
FreeRTOS_Simple_Queue.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006000  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b8  080060c0  080060c0  000160c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006378  08006378  00020060  2**0
                  CONTENTS
  4 .ARM          00000008  08006378  08006378  00016378  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006380  08006380  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006380  08006380  00016380  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006384  08006384  00016384  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  08006388  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000011e0  20000060  080063e8  00020060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001240  080063e8  00021240  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 13 .debug_info   000107e3  00000000  00000000  000200cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002b63  00000000  00000000  000308ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fc0  00000000  00000000  00033418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c2b  00000000  00000000  000343d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015fea  00000000  00000000  00035003  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001325f  00000000  00000000  0004afed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000865e5  00000000  00000000  0005e24c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003c6c  00000000  00000000  000e4834  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000e84a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000060 	.word	0x20000060
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080060a8 	.word	0x080060a8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000064 	.word	0x20000064
 8000104:	080060a8 	.word	0x080060a8

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <__aeabi_uldivmod>:
 8000244:	2b00      	cmp	r3, #0
 8000246:	d111      	bne.n	800026c <__aeabi_uldivmod+0x28>
 8000248:	2a00      	cmp	r2, #0
 800024a:	d10f      	bne.n	800026c <__aeabi_uldivmod+0x28>
 800024c:	2900      	cmp	r1, #0
 800024e:	d100      	bne.n	8000252 <__aeabi_uldivmod+0xe>
 8000250:	2800      	cmp	r0, #0
 8000252:	d002      	beq.n	800025a <__aeabi_uldivmod+0x16>
 8000254:	2100      	movs	r1, #0
 8000256:	43c9      	mvns	r1, r1
 8000258:	0008      	movs	r0, r1
 800025a:	b407      	push	{r0, r1, r2}
 800025c:	4802      	ldr	r0, [pc, #8]	; (8000268 <__aeabi_uldivmod+0x24>)
 800025e:	a102      	add	r1, pc, #8	; (adr r1, 8000268 <__aeabi_uldivmod+0x24>)
 8000260:	1840      	adds	r0, r0, r1
 8000262:	9002      	str	r0, [sp, #8]
 8000264:	bd03      	pop	{r0, r1, pc}
 8000266:	46c0      	nop			; (mov r8, r8)
 8000268:	ffffffd9 	.word	0xffffffd9
 800026c:	b403      	push	{r0, r1}
 800026e:	4668      	mov	r0, sp
 8000270:	b501      	push	{r0, lr}
 8000272:	9802      	ldr	r0, [sp, #8]
 8000274:	f000 f834 	bl	80002e0 <__udivmoddi4>
 8000278:	9b01      	ldr	r3, [sp, #4]
 800027a:	469e      	mov	lr, r3
 800027c:	b002      	add	sp, #8
 800027e:	bc0c      	pop	{r2, r3}
 8000280:	4770      	bx	lr
 8000282:	46c0      	nop			; (mov r8, r8)

08000284 <__aeabi_lmul>:
 8000284:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000286:	46ce      	mov	lr, r9
 8000288:	4699      	mov	r9, r3
 800028a:	0c03      	lsrs	r3, r0, #16
 800028c:	469c      	mov	ip, r3
 800028e:	0413      	lsls	r3, r2, #16
 8000290:	4647      	mov	r7, r8
 8000292:	0c1b      	lsrs	r3, r3, #16
 8000294:	001d      	movs	r5, r3
 8000296:	000e      	movs	r6, r1
 8000298:	4661      	mov	r1, ip
 800029a:	0404      	lsls	r4, r0, #16
 800029c:	0c24      	lsrs	r4, r4, #16
 800029e:	b580      	push	{r7, lr}
 80002a0:	0007      	movs	r7, r0
 80002a2:	0c10      	lsrs	r0, r2, #16
 80002a4:	434b      	muls	r3, r1
 80002a6:	4365      	muls	r5, r4
 80002a8:	4341      	muls	r1, r0
 80002aa:	4360      	muls	r0, r4
 80002ac:	0c2c      	lsrs	r4, r5, #16
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	1820      	adds	r0, r4, r0
 80002b2:	468c      	mov	ip, r1
 80002b4:	4283      	cmp	r3, r0
 80002b6:	d903      	bls.n	80002c0 <__aeabi_lmul+0x3c>
 80002b8:	2380      	movs	r3, #128	; 0x80
 80002ba:	025b      	lsls	r3, r3, #9
 80002bc:	4698      	mov	r8, r3
 80002be:	44c4      	add	ip, r8
 80002c0:	4649      	mov	r1, r9
 80002c2:	4379      	muls	r1, r7
 80002c4:	4356      	muls	r6, r2
 80002c6:	0c03      	lsrs	r3, r0, #16
 80002c8:	042d      	lsls	r5, r5, #16
 80002ca:	0c2d      	lsrs	r5, r5, #16
 80002cc:	1989      	adds	r1, r1, r6
 80002ce:	4463      	add	r3, ip
 80002d0:	0400      	lsls	r0, r0, #16
 80002d2:	1940      	adds	r0, r0, r5
 80002d4:	18c9      	adds	r1, r1, r3
 80002d6:	bcc0      	pop	{r6, r7}
 80002d8:	46b9      	mov	r9, r7
 80002da:	46b0      	mov	r8, r6
 80002dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002de:	46c0      	nop			; (mov r8, r8)

080002e0 <__udivmoddi4>:
 80002e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002e2:	4657      	mov	r7, sl
 80002e4:	464e      	mov	r6, r9
 80002e6:	4645      	mov	r5, r8
 80002e8:	46de      	mov	lr, fp
 80002ea:	b5e0      	push	{r5, r6, r7, lr}
 80002ec:	0004      	movs	r4, r0
 80002ee:	000d      	movs	r5, r1
 80002f0:	4692      	mov	sl, r2
 80002f2:	4699      	mov	r9, r3
 80002f4:	b083      	sub	sp, #12
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d830      	bhi.n	800035c <__udivmoddi4+0x7c>
 80002fa:	d02d      	beq.n	8000358 <__udivmoddi4+0x78>
 80002fc:	4649      	mov	r1, r9
 80002fe:	4650      	mov	r0, sl
 8000300:	f000 f8ba 	bl	8000478 <__clzdi2>
 8000304:	0029      	movs	r1, r5
 8000306:	0006      	movs	r6, r0
 8000308:	0020      	movs	r0, r4
 800030a:	f000 f8b5 	bl	8000478 <__clzdi2>
 800030e:	1a33      	subs	r3, r6, r0
 8000310:	4698      	mov	r8, r3
 8000312:	3b20      	subs	r3, #32
 8000314:	d434      	bmi.n	8000380 <__udivmoddi4+0xa0>
 8000316:	469b      	mov	fp, r3
 8000318:	4653      	mov	r3, sl
 800031a:	465a      	mov	r2, fp
 800031c:	4093      	lsls	r3, r2
 800031e:	4642      	mov	r2, r8
 8000320:	001f      	movs	r7, r3
 8000322:	4653      	mov	r3, sl
 8000324:	4093      	lsls	r3, r2
 8000326:	001e      	movs	r6, r3
 8000328:	42af      	cmp	r7, r5
 800032a:	d83b      	bhi.n	80003a4 <__udivmoddi4+0xc4>
 800032c:	42af      	cmp	r7, r5
 800032e:	d100      	bne.n	8000332 <__udivmoddi4+0x52>
 8000330:	e079      	b.n	8000426 <__udivmoddi4+0x146>
 8000332:	465b      	mov	r3, fp
 8000334:	1ba4      	subs	r4, r4, r6
 8000336:	41bd      	sbcs	r5, r7
 8000338:	2b00      	cmp	r3, #0
 800033a:	da00      	bge.n	800033e <__udivmoddi4+0x5e>
 800033c:	e076      	b.n	800042c <__udivmoddi4+0x14c>
 800033e:	2200      	movs	r2, #0
 8000340:	2300      	movs	r3, #0
 8000342:	9200      	str	r2, [sp, #0]
 8000344:	9301      	str	r3, [sp, #4]
 8000346:	2301      	movs	r3, #1
 8000348:	465a      	mov	r2, fp
 800034a:	4093      	lsls	r3, r2
 800034c:	9301      	str	r3, [sp, #4]
 800034e:	2301      	movs	r3, #1
 8000350:	4642      	mov	r2, r8
 8000352:	4093      	lsls	r3, r2
 8000354:	9300      	str	r3, [sp, #0]
 8000356:	e029      	b.n	80003ac <__udivmoddi4+0xcc>
 8000358:	4282      	cmp	r2, r0
 800035a:	d9cf      	bls.n	80002fc <__udivmoddi4+0x1c>
 800035c:	2200      	movs	r2, #0
 800035e:	2300      	movs	r3, #0
 8000360:	9200      	str	r2, [sp, #0]
 8000362:	9301      	str	r3, [sp, #4]
 8000364:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000366:	2b00      	cmp	r3, #0
 8000368:	d001      	beq.n	800036e <__udivmoddi4+0x8e>
 800036a:	601c      	str	r4, [r3, #0]
 800036c:	605d      	str	r5, [r3, #4]
 800036e:	9800      	ldr	r0, [sp, #0]
 8000370:	9901      	ldr	r1, [sp, #4]
 8000372:	b003      	add	sp, #12
 8000374:	bcf0      	pop	{r4, r5, r6, r7}
 8000376:	46bb      	mov	fp, r7
 8000378:	46b2      	mov	sl, r6
 800037a:	46a9      	mov	r9, r5
 800037c:	46a0      	mov	r8, r4
 800037e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000380:	4642      	mov	r2, r8
 8000382:	469b      	mov	fp, r3
 8000384:	2320      	movs	r3, #32
 8000386:	1a9b      	subs	r3, r3, r2
 8000388:	4652      	mov	r2, sl
 800038a:	40da      	lsrs	r2, r3
 800038c:	4641      	mov	r1, r8
 800038e:	0013      	movs	r3, r2
 8000390:	464a      	mov	r2, r9
 8000392:	408a      	lsls	r2, r1
 8000394:	0017      	movs	r7, r2
 8000396:	4642      	mov	r2, r8
 8000398:	431f      	orrs	r7, r3
 800039a:	4653      	mov	r3, sl
 800039c:	4093      	lsls	r3, r2
 800039e:	001e      	movs	r6, r3
 80003a0:	42af      	cmp	r7, r5
 80003a2:	d9c3      	bls.n	800032c <__udivmoddi4+0x4c>
 80003a4:	2200      	movs	r2, #0
 80003a6:	2300      	movs	r3, #0
 80003a8:	9200      	str	r2, [sp, #0]
 80003aa:	9301      	str	r3, [sp, #4]
 80003ac:	4643      	mov	r3, r8
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d0d8      	beq.n	8000364 <__udivmoddi4+0x84>
 80003b2:	07fb      	lsls	r3, r7, #31
 80003b4:	0872      	lsrs	r2, r6, #1
 80003b6:	431a      	orrs	r2, r3
 80003b8:	4646      	mov	r6, r8
 80003ba:	087b      	lsrs	r3, r7, #1
 80003bc:	e00e      	b.n	80003dc <__udivmoddi4+0xfc>
 80003be:	42ab      	cmp	r3, r5
 80003c0:	d101      	bne.n	80003c6 <__udivmoddi4+0xe6>
 80003c2:	42a2      	cmp	r2, r4
 80003c4:	d80c      	bhi.n	80003e0 <__udivmoddi4+0x100>
 80003c6:	1aa4      	subs	r4, r4, r2
 80003c8:	419d      	sbcs	r5, r3
 80003ca:	2001      	movs	r0, #1
 80003cc:	1924      	adds	r4, r4, r4
 80003ce:	416d      	adcs	r5, r5
 80003d0:	2100      	movs	r1, #0
 80003d2:	3e01      	subs	r6, #1
 80003d4:	1824      	adds	r4, r4, r0
 80003d6:	414d      	adcs	r5, r1
 80003d8:	2e00      	cmp	r6, #0
 80003da:	d006      	beq.n	80003ea <__udivmoddi4+0x10a>
 80003dc:	42ab      	cmp	r3, r5
 80003de:	d9ee      	bls.n	80003be <__udivmoddi4+0xde>
 80003e0:	3e01      	subs	r6, #1
 80003e2:	1924      	adds	r4, r4, r4
 80003e4:	416d      	adcs	r5, r5
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	d1f8      	bne.n	80003dc <__udivmoddi4+0xfc>
 80003ea:	9800      	ldr	r0, [sp, #0]
 80003ec:	9901      	ldr	r1, [sp, #4]
 80003ee:	465b      	mov	r3, fp
 80003f0:	1900      	adds	r0, r0, r4
 80003f2:	4169      	adcs	r1, r5
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	db24      	blt.n	8000442 <__udivmoddi4+0x162>
 80003f8:	002b      	movs	r3, r5
 80003fa:	465a      	mov	r2, fp
 80003fc:	4644      	mov	r4, r8
 80003fe:	40d3      	lsrs	r3, r2
 8000400:	002a      	movs	r2, r5
 8000402:	40e2      	lsrs	r2, r4
 8000404:	001c      	movs	r4, r3
 8000406:	465b      	mov	r3, fp
 8000408:	0015      	movs	r5, r2
 800040a:	2b00      	cmp	r3, #0
 800040c:	db2a      	blt.n	8000464 <__udivmoddi4+0x184>
 800040e:	0026      	movs	r6, r4
 8000410:	409e      	lsls	r6, r3
 8000412:	0033      	movs	r3, r6
 8000414:	0026      	movs	r6, r4
 8000416:	4647      	mov	r7, r8
 8000418:	40be      	lsls	r6, r7
 800041a:	0032      	movs	r2, r6
 800041c:	1a80      	subs	r0, r0, r2
 800041e:	4199      	sbcs	r1, r3
 8000420:	9000      	str	r0, [sp, #0]
 8000422:	9101      	str	r1, [sp, #4]
 8000424:	e79e      	b.n	8000364 <__udivmoddi4+0x84>
 8000426:	42a3      	cmp	r3, r4
 8000428:	d8bc      	bhi.n	80003a4 <__udivmoddi4+0xc4>
 800042a:	e782      	b.n	8000332 <__udivmoddi4+0x52>
 800042c:	4642      	mov	r2, r8
 800042e:	2320      	movs	r3, #32
 8000430:	2100      	movs	r1, #0
 8000432:	1a9b      	subs	r3, r3, r2
 8000434:	2200      	movs	r2, #0
 8000436:	9100      	str	r1, [sp, #0]
 8000438:	9201      	str	r2, [sp, #4]
 800043a:	2201      	movs	r2, #1
 800043c:	40da      	lsrs	r2, r3
 800043e:	9201      	str	r2, [sp, #4]
 8000440:	e785      	b.n	800034e <__udivmoddi4+0x6e>
 8000442:	4642      	mov	r2, r8
 8000444:	2320      	movs	r3, #32
 8000446:	1a9b      	subs	r3, r3, r2
 8000448:	002a      	movs	r2, r5
 800044a:	4646      	mov	r6, r8
 800044c:	409a      	lsls	r2, r3
 800044e:	0023      	movs	r3, r4
 8000450:	40f3      	lsrs	r3, r6
 8000452:	4644      	mov	r4, r8
 8000454:	4313      	orrs	r3, r2
 8000456:	002a      	movs	r2, r5
 8000458:	40e2      	lsrs	r2, r4
 800045a:	001c      	movs	r4, r3
 800045c:	465b      	mov	r3, fp
 800045e:	0015      	movs	r5, r2
 8000460:	2b00      	cmp	r3, #0
 8000462:	dad4      	bge.n	800040e <__udivmoddi4+0x12e>
 8000464:	4642      	mov	r2, r8
 8000466:	002f      	movs	r7, r5
 8000468:	2320      	movs	r3, #32
 800046a:	0026      	movs	r6, r4
 800046c:	4097      	lsls	r7, r2
 800046e:	1a9b      	subs	r3, r3, r2
 8000470:	40de      	lsrs	r6, r3
 8000472:	003b      	movs	r3, r7
 8000474:	4333      	orrs	r3, r6
 8000476:	e7cd      	b.n	8000414 <__udivmoddi4+0x134>

08000478 <__clzdi2>:
 8000478:	b510      	push	{r4, lr}
 800047a:	2900      	cmp	r1, #0
 800047c:	d103      	bne.n	8000486 <__clzdi2+0xe>
 800047e:	f000 f807 	bl	8000490 <__clzsi2>
 8000482:	3020      	adds	r0, #32
 8000484:	e002      	b.n	800048c <__clzdi2+0x14>
 8000486:	0008      	movs	r0, r1
 8000488:	f000 f802 	bl	8000490 <__clzsi2>
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__clzsi2>:
 8000490:	211c      	movs	r1, #28
 8000492:	2301      	movs	r3, #1
 8000494:	041b      	lsls	r3, r3, #16
 8000496:	4298      	cmp	r0, r3
 8000498:	d301      	bcc.n	800049e <__clzsi2+0xe>
 800049a:	0c00      	lsrs	r0, r0, #16
 800049c:	3910      	subs	r1, #16
 800049e:	0a1b      	lsrs	r3, r3, #8
 80004a0:	4298      	cmp	r0, r3
 80004a2:	d301      	bcc.n	80004a8 <__clzsi2+0x18>
 80004a4:	0a00      	lsrs	r0, r0, #8
 80004a6:	3908      	subs	r1, #8
 80004a8:	091b      	lsrs	r3, r3, #4
 80004aa:	4298      	cmp	r0, r3
 80004ac:	d301      	bcc.n	80004b2 <__clzsi2+0x22>
 80004ae:	0900      	lsrs	r0, r0, #4
 80004b0:	3904      	subs	r1, #4
 80004b2:	a202      	add	r2, pc, #8	; (adr r2, 80004bc <__clzsi2+0x2c>)
 80004b4:	5c10      	ldrb	r0, [r2, r0]
 80004b6:	1840      	adds	r0, r0, r1
 80004b8:	4770      	bx	lr
 80004ba:	46c0      	nop			; (mov r8, r8)
 80004bc:	02020304 	.word	0x02020304
 80004c0:	01010101 	.word	0x01010101
	...

080004cc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b084      	sub	sp, #16
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	60f8      	str	r0, [r7, #12]
 80004d4:	60b9      	str	r1, [r7, #8]
 80004d6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80004d8:	68fb      	ldr	r3, [r7, #12]
 80004da:	4a06      	ldr	r2, [pc, #24]	; (80004f4 <vApplicationGetIdleTaskMemory+0x28>)
 80004dc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80004de:	68bb      	ldr	r3, [r7, #8]
 80004e0:	4a05      	ldr	r2, [pc, #20]	; (80004f8 <vApplicationGetIdleTaskMemory+0x2c>)
 80004e2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	2280      	movs	r2, #128	; 0x80
 80004e8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80004ea:	46c0      	nop			; (mov r8, r8)
 80004ec:	46bd      	mov	sp, r7
 80004ee:	b004      	add	sp, #16
 80004f0:	bd80      	pop	{r7, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)
 80004f4:	2000007c 	.word	0x2000007c
 80004f8:	200000d0 	.word	0x200000d0

080004fc <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b084      	sub	sp, #16
 8000500:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000502:	f000 fb9f 	bl	8000c44 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000506:	f000 f871 	bl	80005ec <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800050a:	f000 f911 	bl	8000730 <MX_GPIO_Init>
	MX_USART1_UART_Init();
 800050e:	f000 f8df 	bl	80006d0 <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */

	/**********************  Create Integer Queue *********************/
	SimpleQueue = xQueueCreate(5, sizeof(int));
 8000512:	2200      	movs	r2, #0
 8000514:	2104      	movs	r1, #4
 8000516:	2005      	movs	r0, #5
 8000518:	f003 fce5 	bl	8003ee6 <xQueueGenericCreate>
 800051c:	0002      	movs	r2, r0
 800051e:	4b25      	ldr	r3, [pc, #148]	; (80005b4 <main+0xb8>)
 8000520:	601a      	str	r2, [r3, #0]

	if (SimpleQueue == 0) {
 8000522:	4b24      	ldr	r3, [pc, #144]	; (80005b4 <main+0xb8>)
 8000524:	681b      	ldr	r3, [r3, #0]
 8000526:	2b00      	cmp	r3, #0
 8000528:	d10e      	bne.n	8000548 <main+0x4c>
		char *str = "OOPS!\r\nUnable ton create Integer Queue\r\n\r\n";
 800052a:	4b23      	ldr	r3, [pc, #140]	; (80005b8 <main+0xbc>)
 800052c:	603b      	str	r3, [r7, #0]
		HAL_UART_Transmit(&huart1, (uint8_t*) str, strlen(str), HAL_MAX_DELAY);
 800052e:	683b      	ldr	r3, [r7, #0]
 8000530:	0018      	movs	r0, r3
 8000532:	f7ff fde9 	bl	8000108 <strlen>
 8000536:	0003      	movs	r3, r0
 8000538:	b29a      	uxth	r2, r3
 800053a:	2301      	movs	r3, #1
 800053c:	425b      	negs	r3, r3
 800053e:	6839      	ldr	r1, [r7, #0]
 8000540:	481e      	ldr	r0, [pc, #120]	; (80005bc <main+0xc0>)
 8000542:	f002 f851 	bl	80025e8 <HAL_UART_Transmit>
 8000546:	e00d      	b.n	8000564 <main+0x68>
	} else {
		char *str = "Integer Queue created Successfully.\r\n\r\n";
 8000548:	4b1d      	ldr	r3, [pc, #116]	; (80005c0 <main+0xc4>)
 800054a:	607b      	str	r3, [r7, #4]
		HAL_UART_Transmit(&huart1, (uint8_t*) str, strlen(str), HAL_MAX_DELAY);
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	0018      	movs	r0, r3
 8000550:	f7ff fdda 	bl	8000108 <strlen>
 8000554:	0003      	movs	r3, r0
 8000556:	b29a      	uxth	r2, r3
 8000558:	2301      	movs	r3, #1
 800055a:	425b      	negs	r3, r3
 800055c:	6879      	ldr	r1, [r7, #4]
 800055e:	4817      	ldr	r0, [pc, #92]	; (80005bc <main+0xc0>)
 8000560:	f002 f842 	bl	80025e8 <HAL_UART_Transmit>
	}

	/**********************  Create Task *********************/
	xTaskCreate(Sender_HPT_Task, "HPT_SEND", 128, NULL, 3, &Sender_HPT_Handler);
 8000564:	4917      	ldr	r1, [pc, #92]	; (80005c4 <main+0xc8>)
 8000566:	4818      	ldr	r0, [pc, #96]	; (80005c8 <main+0xcc>)
 8000568:	4b18      	ldr	r3, [pc, #96]	; (80005cc <main+0xd0>)
 800056a:	9301      	str	r3, [sp, #4]
 800056c:	2303      	movs	r3, #3
 800056e:	9300      	str	r3, [sp, #0]
 8000570:	2300      	movs	r3, #0
 8000572:	2280      	movs	r2, #128	; 0x80
 8000574:	f004 f85c 	bl	8004630 <xTaskCreate>
	xTaskCreate(Sender_LPT_Task, "LPT_SEND", 128, (void*) 111, 2,
 8000578:	4915      	ldr	r1, [pc, #84]	; (80005d0 <main+0xd4>)
 800057a:	4816      	ldr	r0, [pc, #88]	; (80005d4 <main+0xd8>)
 800057c:	4b16      	ldr	r3, [pc, #88]	; (80005d8 <main+0xdc>)
 800057e:	9301      	str	r3, [sp, #4]
 8000580:	2302      	movs	r3, #2
 8000582:	9300      	str	r3, [sp, #0]
 8000584:	236f      	movs	r3, #111	; 0x6f
 8000586:	2280      	movs	r2, #128	; 0x80
 8000588:	f004 f852 	bl	8004630 <xTaskCreate>
			&Sender_LPT_Handler);
	xTaskCreate(Receiver_Task, "Receive", 128, NULL, 1, &Receiver_Handler);
 800058c:	4913      	ldr	r1, [pc, #76]	; (80005dc <main+0xe0>)
 800058e:	4814      	ldr	r0, [pc, #80]	; (80005e0 <main+0xe4>)
 8000590:	4b14      	ldr	r3, [pc, #80]	; (80005e4 <main+0xe8>)
 8000592:	9301      	str	r3, [sp, #4]
 8000594:	2301      	movs	r3, #1
 8000596:	9300      	str	r3, [sp, #0]
 8000598:	2300      	movs	r3, #0
 800059a:	2280      	movs	r2, #128	; 0x80
 800059c:	f004 f848 	bl	8004630 <xTaskCreate>

	HAL_UART_Receive_IT(&huart1, &Rx_Data, 1);
 80005a0:	4911      	ldr	r1, [pc, #68]	; (80005e8 <main+0xec>)
 80005a2:	4b06      	ldr	r3, [pc, #24]	; (80005bc <main+0xc0>)
 80005a4:	2201      	movs	r2, #1
 80005a6:	0018      	movs	r0, r3
 80005a8:	f002 f8be 	bl	8002728 <HAL_UART_Receive_IT>

	vTaskStartScheduler();
 80005ac:	f004 f998 	bl	80048e0 <vTaskStartScheduler>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 80005b0:	e7fe      	b.n	80005b0 <main+0xb4>
 80005b2:	46c0      	nop			; (mov r8, r8)
 80005b4:	20000368 	.word	0x20000368
 80005b8:	080060c0 	.word	0x080060c0
 80005bc:	200002d0 	.word	0x200002d0
 80005c0:	080060ec 	.word	0x080060ec
 80005c4:	08006114 	.word	0x08006114
 80005c8:	0800075d 	.word	0x0800075d
 80005cc:	2000035c 	.word	0x2000035c
 80005d0:	08006120 	.word	0x08006120
 80005d4:	080007d9 	.word	0x080007d9
 80005d8:	20000360 	.word	0x20000360
 80005dc:	0800612c 	.word	0x0800612c
 80005e0:	08000851 	.word	0x08000851
 80005e4:	20000364 	.word	0x20000364
 80005e8:	20000358 	.word	0x20000358

080005ec <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80005ec:	b590      	push	{r4, r7, lr}
 80005ee:	b09d      	sub	sp, #116	; 0x74
 80005f0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80005f2:	2438      	movs	r4, #56	; 0x38
 80005f4:	193b      	adds	r3, r7, r4
 80005f6:	0018      	movs	r0, r3
 80005f8:	2338      	movs	r3, #56	; 0x38
 80005fa:	001a      	movs	r2, r3
 80005fc:	2100      	movs	r1, #0
 80005fe:	f005 f8cd 	bl	800579c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000602:	2324      	movs	r3, #36	; 0x24
 8000604:	18fb      	adds	r3, r7, r3
 8000606:	0018      	movs	r0, r3
 8000608:	2314      	movs	r3, #20
 800060a:	001a      	movs	r2, r3
 800060c:	2100      	movs	r1, #0
 800060e:	f005 f8c5 	bl	800579c <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8000612:	003b      	movs	r3, r7
 8000614:	0018      	movs	r0, r3
 8000616:	2324      	movs	r3, #36	; 0x24
 8000618:	001a      	movs	r2, r3
 800061a:	2100      	movs	r1, #0
 800061c:	f005 f8be 	bl	800579c <memset>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000620:	4b29      	ldr	r3, [pc, #164]	; (80006c8 <SystemClock_Config+0xdc>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4a29      	ldr	r2, [pc, #164]	; (80006cc <SystemClock_Config+0xe0>)
 8000626:	401a      	ands	r2, r3
 8000628:	4b27      	ldr	r3, [pc, #156]	; (80006c8 <SystemClock_Config+0xdc>)
 800062a:	2180      	movs	r1, #128	; 0x80
 800062c:	0109      	lsls	r1, r1, #4
 800062e:	430a      	orrs	r2, r1
 8000630:	601a      	str	r2, [r3, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000632:	0021      	movs	r1, r4
 8000634:	187b      	adds	r3, r7, r1
 8000636:	2202      	movs	r2, #2
 8000638:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800063a:	187b      	adds	r3, r7, r1
 800063c:	2201      	movs	r2, #1
 800063e:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000640:	187b      	adds	r3, r7, r1
 8000642:	2210      	movs	r2, #16
 8000644:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000646:	187b      	adds	r3, r7, r1
 8000648:	2202      	movs	r2, #2
 800064a:	629a      	str	r2, [r3, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800064c:	187b      	adds	r3, r7, r1
 800064e:	2200      	movs	r2, #0
 8000650:	62da      	str	r2, [r3, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8000652:	187b      	adds	r3, r7, r1
 8000654:	2280      	movs	r2, #128	; 0x80
 8000656:	02d2      	lsls	r2, r2, #11
 8000658:	631a      	str	r2, [r3, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 800065a:	187b      	adds	r3, r7, r1
 800065c:	2280      	movs	r2, #128	; 0x80
 800065e:	03d2      	lsls	r2, r2, #15
 8000660:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000662:	187b      	adds	r3, r7, r1
 8000664:	0018      	movs	r0, r3
 8000666:	f000 fdd3 	bl	8001210 <HAL_RCC_OscConfig>
 800066a:	1e03      	subs	r3, r0, #0
 800066c:	d001      	beq.n	8000672 <SystemClock_Config+0x86>
		Error_Handler();
 800066e:	f000 f979 	bl	8000964 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000672:	2124      	movs	r1, #36	; 0x24
 8000674:	187b      	adds	r3, r7, r1
 8000676:	220f      	movs	r2, #15
 8000678:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800067a:	187b      	adds	r3, r7, r1
 800067c:	2203      	movs	r2, #3
 800067e:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000680:	187b      	adds	r3, r7, r1
 8000682:	2200      	movs	r2, #0
 8000684:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000686:	187b      	adds	r3, r7, r1
 8000688:	2200      	movs	r2, #0
 800068a:	60da      	str	r2, [r3, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800068c:	187b      	adds	r3, r7, r1
 800068e:	2200      	movs	r2, #0
 8000690:	611a      	str	r2, [r3, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8000692:	187b      	adds	r3, r7, r1
 8000694:	2101      	movs	r1, #1
 8000696:	0018      	movs	r0, r3
 8000698:	f001 f97e 	bl	8001998 <HAL_RCC_ClockConfig>
 800069c:	1e03      	subs	r3, r0, #0
 800069e:	d001      	beq.n	80006a4 <SystemClock_Config+0xb8>
		Error_Handler();
 80006a0:	f000 f960 	bl	8000964 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80006a4:	003b      	movs	r3, r7
 80006a6:	2201      	movs	r2, #1
 80006a8:	601a      	str	r2, [r3, #0]
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80006aa:	003b      	movs	r3, r7
 80006ac:	2200      	movs	r2, #0
 80006ae:	60da      	str	r2, [r3, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 80006b0:	003b      	movs	r3, r7
 80006b2:	0018      	movs	r0, r3
 80006b4:	f001 fbc6 	bl	8001e44 <HAL_RCCEx_PeriphCLKConfig>
 80006b8:	1e03      	subs	r3, r0, #0
 80006ba:	d001      	beq.n	80006c0 <SystemClock_Config+0xd4>
		Error_Handler();
 80006bc:	f000 f952 	bl	8000964 <Error_Handler>
	}
}
 80006c0:	46c0      	nop			; (mov r8, r8)
 80006c2:	46bd      	mov	sp, r7
 80006c4:	b01d      	add	sp, #116	; 0x74
 80006c6:	bd90      	pop	{r4, r7, pc}
 80006c8:	40007000 	.word	0x40007000
 80006cc:	ffffe7ff 	.word	0xffffe7ff

080006d0 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 80006d4:	4b14      	ldr	r3, [pc, #80]	; (8000728 <MX_USART1_UART_Init+0x58>)
 80006d6:	4a15      	ldr	r2, [pc, #84]	; (800072c <MX_USART1_UART_Init+0x5c>)
 80006d8:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 80006da:	4b13      	ldr	r3, [pc, #76]	; (8000728 <MX_USART1_UART_Init+0x58>)
 80006dc:	22e1      	movs	r2, #225	; 0xe1
 80006de:	0252      	lsls	r2, r2, #9
 80006e0:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006e2:	4b11      	ldr	r3, [pc, #68]	; (8000728 <MX_USART1_UART_Init+0x58>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 80006e8:	4b0f      	ldr	r3, [pc, #60]	; (8000728 <MX_USART1_UART_Init+0x58>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80006ee:	4b0e      	ldr	r3, [pc, #56]	; (8000728 <MX_USART1_UART_Init+0x58>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 80006f4:	4b0c      	ldr	r3, [pc, #48]	; (8000728 <MX_USART1_UART_Init+0x58>)
 80006f6:	220c      	movs	r2, #12
 80006f8:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006fa:	4b0b      	ldr	r3, [pc, #44]	; (8000728 <MX_USART1_UART_Init+0x58>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000700:	4b09      	ldr	r3, [pc, #36]	; (8000728 <MX_USART1_UART_Init+0x58>)
 8000702:	2200      	movs	r2, #0
 8000704:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000706:	4b08      	ldr	r3, [pc, #32]	; (8000728 <MX_USART1_UART_Init+0x58>)
 8000708:	2200      	movs	r2, #0
 800070a:	621a      	str	r2, [r3, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800070c:	4b06      	ldr	r3, [pc, #24]	; (8000728 <MX_USART1_UART_Init+0x58>)
 800070e:	2200      	movs	r2, #0
 8000710:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8000712:	4b05      	ldr	r3, [pc, #20]	; (8000728 <MX_USART1_UART_Init+0x58>)
 8000714:	0018      	movs	r0, r3
 8000716:	f001 ff13 	bl	8002540 <HAL_UART_Init>
 800071a:	1e03      	subs	r3, r0, #0
 800071c:	d001      	beq.n	8000722 <MX_USART1_UART_Init+0x52>
		Error_Handler();
 800071e:	f000 f921 	bl	8000964 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8000722:	46c0      	nop			; (mov r8, r8)
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}
 8000728:	200002d0 	.word	0x200002d0
 800072c:	40013800 	.word	0x40013800

08000730 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000736:	4b08      	ldr	r3, [pc, #32]	; (8000758 <MX_GPIO_Init+0x28>)
 8000738:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800073a:	4b07      	ldr	r3, [pc, #28]	; (8000758 <MX_GPIO_Init+0x28>)
 800073c:	2101      	movs	r1, #1
 800073e:	430a      	orrs	r2, r1
 8000740:	62da      	str	r2, [r3, #44]	; 0x2c
 8000742:	4b05      	ldr	r3, [pc, #20]	; (8000758 <MX_GPIO_Init+0x28>)
 8000744:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000746:	2201      	movs	r2, #1
 8000748:	4013      	ands	r3, r2
 800074a:	607b      	str	r3, [r7, #4]
 800074c:	687b      	ldr	r3, [r7, #4]

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 800074e:	46c0      	nop			; (mov r8, r8)
 8000750:	46bd      	mov	sp, r7
 8000752:	b002      	add	sp, #8
 8000754:	bd80      	pop	{r7, pc}
 8000756:	46c0      	nop			; (mov r8, r8)
 8000758:	40021000 	.word	0x40021000

0800075c <Sender_HPT_Task>:

/* USER CODE BEGIN 4 */

void Sender_HPT_Task(void *argument) {
 800075c:	b580      	push	{r7, lr}
 800075e:	b086      	sub	sp, #24
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]

	int i = 222;
 8000764:	23de      	movs	r3, #222	; 0xde
 8000766:	60bb      	str	r3, [r7, #8]
	uint32_t TickDelay = pdMS_TO_TICKS(2000);
 8000768:	23fa      	movs	r3, #250	; 0xfa
 800076a:	00db      	lsls	r3, r3, #3
 800076c:	617b      	str	r3, [r7, #20]
	while (1) {
		char *str =
 800076e:	4b16      	ldr	r3, [pc, #88]	; (80007c8 <Sender_HPT_Task+0x6c>)
 8000770:	613b      	str	r3, [r7, #16]
				"Entered HPT Task\r\nAbout to send data to Integer Queue\r\n\r\n";
		HAL_UART_Transmit(&huart1, (uint8_t*) str, strlen(str), HAL_MAX_DELAY);
 8000772:	693b      	ldr	r3, [r7, #16]
 8000774:	0018      	movs	r0, r3
 8000776:	f7ff fcc7 	bl	8000108 <strlen>
 800077a:	0003      	movs	r3, r0
 800077c:	b29a      	uxth	r2, r3
 800077e:	2301      	movs	r3, #1
 8000780:	425b      	negs	r3, r3
 8000782:	6939      	ldr	r1, [r7, #16]
 8000784:	4811      	ldr	r0, [pc, #68]	; (80007cc <Sender_HPT_Task+0x70>)
 8000786:	f001 ff2f 	bl	80025e8 <HAL_UART_Transmit>

		if (xQueueSend(SimpleQueue, &i, portMAX_DELAY) == pdPASS) {
 800078a:	4b11      	ldr	r3, [pc, #68]	; (80007d0 <Sender_HPT_Task+0x74>)
 800078c:	6818      	ldr	r0, [r3, #0]
 800078e:	2301      	movs	r3, #1
 8000790:	425a      	negs	r2, r3
 8000792:	2308      	movs	r3, #8
 8000794:	18f9      	adds	r1, r7, r3
 8000796:	2300      	movs	r3, #0
 8000798:	f003 fbff 	bl	8003f9a <xQueueGenericSend>
 800079c:	0003      	movs	r3, r0
 800079e:	2b01      	cmp	r3, #1
 80007a0:	d10d      	bne.n	80007be <Sender_HPT_Task+0x62>
			char *str2 =
 80007a2:	4b0c      	ldr	r3, [pc, #48]	; (80007d4 <Sender_HPT_Task+0x78>)
 80007a4:	60fb      	str	r3, [r7, #12]
					"Successfully sent the number to the queue\r\nLeaving SENDER_HPT Task\r\n\r\n\r\n";
			HAL_UART_Transmit(&huart1, (uint8_t*) str2, strlen(str2),
 80007a6:	68fb      	ldr	r3, [r7, #12]
 80007a8:	0018      	movs	r0, r3
 80007aa:	f7ff fcad 	bl	8000108 <strlen>
 80007ae:	0003      	movs	r3, r0
 80007b0:	b29a      	uxth	r2, r3
 80007b2:	2301      	movs	r3, #1
 80007b4:	425b      	negs	r3, r3
 80007b6:	68f9      	ldr	r1, [r7, #12]
 80007b8:	4804      	ldr	r0, [pc, #16]	; (80007cc <Sender_HPT_Task+0x70>)
 80007ba:	f001 ff15 	bl	80025e8 <HAL_UART_Transmit>
			HAL_MAX_DELAY);
		}
		vTaskDelay(TickDelay);
 80007be:	697b      	ldr	r3, [r7, #20]
 80007c0:	0018      	movs	r0, r3
 80007c2:	f004 f867 	bl	8004894 <vTaskDelay>
	while (1) {
 80007c6:	e7d2      	b.n	800076e <Sender_HPT_Task+0x12>
 80007c8:	08006134 	.word	0x08006134
 80007cc:	200002d0 	.word	0x200002d0
 80007d0:	20000368 	.word	0x20000368
 80007d4:	08006170 	.word	0x08006170

080007d8 <Sender_LPT_Task>:

	}
}
void Sender_LPT_Task(void *argument) {
 80007d8:	b580      	push	{r7, lr}
 80007da:	b086      	sub	sp, #24
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]

	int ToSend;
	uint32_t TickDelay = pdMS_TO_TICKS(1000);
 80007e0:	23fa      	movs	r3, #250	; 0xfa
 80007e2:	009b      	lsls	r3, r3, #2
 80007e4:	617b      	str	r3, [r7, #20]
	while (1) {
		ToSend = (int) argument;
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	60bb      	str	r3, [r7, #8]
		char *str =
 80007ea:	4b15      	ldr	r3, [pc, #84]	; (8000840 <Sender_LPT_Task+0x68>)
 80007ec:	613b      	str	r3, [r7, #16]
				"Entered LPT Task\r\nAbout to send data to Integer Queue\r\n\r\n";
		HAL_UART_Transmit(&huart1, (uint8_t*) str, strlen(str), HAL_MAX_DELAY);
 80007ee:	693b      	ldr	r3, [r7, #16]
 80007f0:	0018      	movs	r0, r3
 80007f2:	f7ff fc89 	bl	8000108 <strlen>
 80007f6:	0003      	movs	r3, r0
 80007f8:	b29a      	uxth	r2, r3
 80007fa:	2301      	movs	r3, #1
 80007fc:	425b      	negs	r3, r3
 80007fe:	6939      	ldr	r1, [r7, #16]
 8000800:	4810      	ldr	r0, [pc, #64]	; (8000844 <Sender_LPT_Task+0x6c>)
 8000802:	f001 fef1 	bl	80025e8 <HAL_UART_Transmit>

		xQueueSend(SimpleQueue, &ToSend, portMAX_DELAY);
 8000806:	4b10      	ldr	r3, [pc, #64]	; (8000848 <Sender_LPT_Task+0x70>)
 8000808:	6818      	ldr	r0, [r3, #0]
 800080a:	2301      	movs	r3, #1
 800080c:	425a      	negs	r2, r3
 800080e:	2308      	movs	r3, #8
 8000810:	18f9      	adds	r1, r7, r3
 8000812:	2300      	movs	r3, #0
 8000814:	f003 fbc1 	bl	8003f9a <xQueueGenericSend>

		char *str2 =
 8000818:	4b0c      	ldr	r3, [pc, #48]	; (800084c <Sender_LPT_Task+0x74>)
 800081a:	60fb      	str	r3, [r7, #12]
				"Successfully sent the number to the queue\r\nLeaving SENDER_LPT Task\r\n\r\n\r\n";
		HAL_UART_Transmit(&huart1, (uint8_t*) str2, strlen(str2),
 800081c:	68fb      	ldr	r3, [r7, #12]
 800081e:	0018      	movs	r0, r3
 8000820:	f7ff fc72 	bl	8000108 <strlen>
 8000824:	0003      	movs	r3, r0
 8000826:	b29a      	uxth	r2, r3
 8000828:	2301      	movs	r3, #1
 800082a:	425b      	negs	r3, r3
 800082c:	68f9      	ldr	r1, [r7, #12]
 800082e:	4805      	ldr	r0, [pc, #20]	; (8000844 <Sender_LPT_Task+0x6c>)
 8000830:	f001 feda 	bl	80025e8 <HAL_UART_Transmit>
		HAL_MAX_DELAY);

		vTaskDelay(TickDelay);
 8000834:	697b      	ldr	r3, [r7, #20]
 8000836:	0018      	movs	r0, r3
 8000838:	f004 f82c 	bl	8004894 <vTaskDelay>
	while (1) {
 800083c:	e7d3      	b.n	80007e6 <Sender_LPT_Task+0xe>
 800083e:	46c0      	nop			; (mov r8, r8)
 8000840:	080061bc 	.word	0x080061bc
 8000844:	200002d0 	.word	0x200002d0
 8000848:	20000368 	.word	0x20000368
 800084c:	080061f8 	.word	0x080061f8

08000850 <Receiver_Task>:

	}

}
void Receiver_Task(void *argument) {
 8000850:	b590      	push	{r4, r7, lr}
 8000852:	b09f      	sub	sp, #124	; 0x7c
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]

	int received=0;
 8000858:	2300      	movs	r3, #0
 800085a:	673b      	str	r3, [r7, #112]	; 0x70
		uint32_t TickDelay = pdMS_TO_TICKS(3000);
 800085c:	4b16      	ldr	r3, [pc, #88]	; (80008b8 <Receiver_Task+0x68>)
 800085e:	677b      	str	r3, [r7, #116]	; 0x74
		while (1)
		{
			char str[100];
			if (xQueueReceive(SimpleQueue, &received, portMAX_DELAY) != pdTRUE)
 8000860:	4b16      	ldr	r3, [pc, #88]	; (80008bc <Receiver_Task+0x6c>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	2201      	movs	r2, #1
 8000866:	4252      	negs	r2, r2
 8000868:	2170      	movs	r1, #112	; 0x70
 800086a:	1879      	adds	r1, r7, r1
 800086c:	0018      	movs	r0, r3
 800086e:	f003 fcc9 	bl	8004204 <xQueueReceive>
 8000872:	0003      	movs	r3, r0
 8000874:	2b01      	cmp	r3, #1
 8000876:	d007      	beq.n	8000888 <Receiver_Task+0x38>
			{
				HAL_UART_Transmit(&huart1, (uint8_t *)"Error in Receiving from Queue\r\n\r\n", 31, 1000);
 8000878:	23fa      	movs	r3, #250	; 0xfa
 800087a:	009b      	lsls	r3, r3, #2
 800087c:	4910      	ldr	r1, [pc, #64]	; (80008c0 <Receiver_Task+0x70>)
 800087e:	4811      	ldr	r0, [pc, #68]	; (80008c4 <Receiver_Task+0x74>)
 8000880:	221f      	movs	r2, #31
 8000882:	f001 feb1 	bl	80025e8 <HAL_UART_Transmit>
 8000886:	e012      	b.n	80008ae <Receiver_Task+0x5e>
			}
			else
			{
				sprintf(str, " Successfully RECEIVED the number %d to the queue\r\nLeaving RECEIVER Task\r\n\r\n\r\n",received);
 8000888:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800088a:	490f      	ldr	r1, [pc, #60]	; (80008c8 <Receiver_Task+0x78>)
 800088c:	240c      	movs	r4, #12
 800088e:	193b      	adds	r3, r7, r4
 8000890:	0018      	movs	r0, r3
 8000892:	f004 ff63 	bl	800575c <siprintf>
				HAL_UART_Transmit(&huart1, (uint8_t *)str, strlen (str), HAL_MAX_DELAY);
 8000896:	193b      	adds	r3, r7, r4
 8000898:	0018      	movs	r0, r3
 800089a:	f7ff fc35 	bl	8000108 <strlen>
 800089e:	0003      	movs	r3, r0
 80008a0:	b29a      	uxth	r2, r3
 80008a2:	2301      	movs	r3, #1
 80008a4:	425b      	negs	r3, r3
 80008a6:	1939      	adds	r1, r7, r4
 80008a8:	4806      	ldr	r0, [pc, #24]	; (80008c4 <Receiver_Task+0x74>)
 80008aa:	f001 fe9d 	bl	80025e8 <HAL_UART_Transmit>
			}
			vTaskDelay(TickDelay);
 80008ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80008b0:	0018      	movs	r0, r3
 80008b2:	f003 ffef 	bl	8004894 <vTaskDelay>
		{
 80008b6:	e7d3      	b.n	8000860 <Receiver_Task+0x10>
 80008b8:	00000bb8 	.word	0x00000bb8
 80008bc:	20000368 	.word	0x20000368
 80008c0:	08006244 	.word	0x08006244
 80008c4:	200002d0 	.word	0x200002d0
 80008c8:	08006268 	.word	0x08006268

080008cc <HAL_UART_RxCpltCallback>:
		}
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b084      	sub	sp, #16
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(huart, &Rx_Data, 1);
 80008d4:	4915      	ldr	r1, [pc, #84]	; (800092c <HAL_UART_RxCpltCallback+0x60>)
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	2201      	movs	r2, #1
 80008da:	0018      	movs	r0, r3
 80008dc:	f001 ff24 	bl	8002728 <HAL_UART_Receive_IT>
	int ToSend = 123456789;
 80008e0:	4b13      	ldr	r3, [pc, #76]	; (8000930 <HAL_UART_RxCpltCallback+0x64>)
 80008e2:	60fb      	str	r3, [r7, #12]
	if (Rx_Data == 'r')
 80008e4:	4b11      	ldr	r3, [pc, #68]	; (800092c <HAL_UART_RxCpltCallback+0x60>)
 80008e6:	781b      	ldrb	r3, [r3, #0]
 80008e8:	2b72      	cmp	r3, #114	; 0x72
 80008ea:	d11b      	bne.n	8000924 <HAL_UART_RxCpltCallback+0x58>
	{
		 /* The xHigherPriorityTaskWoken parameter must be initialized to pdFALSE as
		 it will get set to pdTRUE inside the interrupt safe API function if a
		 context switch is required. */
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80008ec:	2300      	movs	r3, #0
 80008ee:	60bb      	str	r3, [r7, #8]

		if (xQueueSendToFrontFromISR(SimpleQueue, &ToSend, &xHigherPriorityTaskWoken) == pdPASS)
 80008f0:	4b10      	ldr	r3, [pc, #64]	; (8000934 <HAL_UART_RxCpltCallback+0x68>)
 80008f2:	6818      	ldr	r0, [r3, #0]
 80008f4:	2308      	movs	r3, #8
 80008f6:	18fa      	adds	r2, r7, r3
 80008f8:	230c      	movs	r3, #12
 80008fa:	18f9      	adds	r1, r7, r3
 80008fc:	2301      	movs	r3, #1
 80008fe:	f003 fc10 	bl	8004122 <xQueueGenericSendFromISR>
 8000902:	0003      	movs	r3, r0
 8000904:	2b01      	cmp	r3, #1
 8000906:	d106      	bne.n	8000916 <HAL_UART_RxCpltCallback+0x4a>
		{
			HAL_UART_Transmit(huart, (uint8_t *)"\r\n\r\nSent from ISR\r\n\r\n\r\n", 23, 500);
 8000908:	23fa      	movs	r3, #250	; 0xfa
 800090a:	005b      	lsls	r3, r3, #1
 800090c:	490a      	ldr	r1, [pc, #40]	; (8000938 <HAL_UART_RxCpltCallback+0x6c>)
 800090e:	6878      	ldr	r0, [r7, #4]
 8000910:	2217      	movs	r2, #23
 8000912:	f001 fe69 	bl	80025e8 <HAL_UART_Transmit>
		 xHigherPriorityTaskWoken was set to pdTRUE inside xSemaphoreGiveFromISR()
		 then calling portEND_SWITCHING_ISR() will request a context switch. If
		 xHigherPriorityTaskWoken is still pdFALSE then calling
		 portEND_SWITCHING_ISR() will have no effect */

		portEND_SWITCHING_ISR(xHigherPriorityTaskWoken);
 8000916:	68bb      	ldr	r3, [r7, #8]
 8000918:	2b00      	cmp	r3, #0
 800091a:	d003      	beq.n	8000924 <HAL_UART_RxCpltCallback+0x58>
 800091c:	4b07      	ldr	r3, [pc, #28]	; (800093c <HAL_UART_RxCpltCallback+0x70>)
 800091e:	2280      	movs	r2, #128	; 0x80
 8000920:	0552      	lsls	r2, r2, #21
 8000922:	601a      	str	r2, [r3, #0]
	}
}
 8000924:	46c0      	nop			; (mov r8, r8)
 8000926:	46bd      	mov	sp, r7
 8000928:	b004      	add	sp, #16
 800092a:	bd80      	pop	{r7, pc}
 800092c:	20000358 	.word	0x20000358
 8000930:	075bcd15 	.word	0x075bcd15
 8000934:	20000368 	.word	0x20000368
 8000938:	080062b8 	.word	0x080062b8
 800093c:	e000ed04 	.word	0xe000ed04

08000940 <HAL_TIM_PeriodElapsedCallback>:
	 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
	 * a global variable "uwTick" used as application time base.
	 * @param  htim : TIM handle
	 * @retval None
	 */
	void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
		/* USER CODE BEGIN Callback 0 */

		/* USER CODE END Callback 0 */
		if (htim->Instance == TIM6) {
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	4a04      	ldr	r2, [pc, #16]	; (8000960 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800094e:	4293      	cmp	r3, r2
 8000950:	d101      	bne.n	8000956 <HAL_TIM_PeriodElapsedCallback+0x16>
			HAL_IncTick();
 8000952:	f000 f997 	bl	8000c84 <HAL_IncTick>
		}
		/* USER CODE BEGIN Callback 1 */

		/* USER CODE END Callback 1 */
	}
 8000956:	46c0      	nop			; (mov r8, r8)
 8000958:	46bd      	mov	sp, r7
 800095a:	b002      	add	sp, #8
 800095c:	bd80      	pop	{r7, pc}
 800095e:	46c0      	nop			; (mov r8, r8)
 8000960:	40001000 	.word	0x40001000

08000964 <Error_Handler>:

	/**
	 * @brief  This function is executed in case of error occurrence.
	 * @retval None
	 */
	void Error_Handler(void) {
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000968:	b672      	cpsid	i
}
 800096a:	46c0      	nop			; (mov r8, r8)
		/* USER CODE BEGIN Error_Handler_Debug */
		/* User can add his own implementation to report the HAL error return state */
		__disable_irq();
		while (1) {
 800096c:	e7fe      	b.n	800096c <Error_Handler+0x8>
	...

08000970 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000974:	4b0b      	ldr	r3, [pc, #44]	; (80009a4 <HAL_MspInit+0x34>)
 8000976:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000978:	4b0a      	ldr	r3, [pc, #40]	; (80009a4 <HAL_MspInit+0x34>)
 800097a:	2101      	movs	r1, #1
 800097c:	430a      	orrs	r2, r1
 800097e:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000980:	4b08      	ldr	r3, [pc, #32]	; (80009a4 <HAL_MspInit+0x34>)
 8000982:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000984:	4b07      	ldr	r3, [pc, #28]	; (80009a4 <HAL_MspInit+0x34>)
 8000986:	2180      	movs	r1, #128	; 0x80
 8000988:	0549      	lsls	r1, r1, #21
 800098a:	430a      	orrs	r2, r1
 800098c:	639a      	str	r2, [r3, #56]	; 0x38

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 800098e:	2302      	movs	r3, #2
 8000990:	425b      	negs	r3, r3
 8000992:	2200      	movs	r2, #0
 8000994:	2103      	movs	r1, #3
 8000996:	0018      	movs	r0, r3
 8000998:	f000 fa18 	bl	8000dcc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800099c:	46c0      	nop			; (mov r8, r8)
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	46c0      	nop			; (mov r8, r8)
 80009a4:	40021000 	.word	0x40021000

080009a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009a8:	b590      	push	{r4, r7, lr}
 80009aa:	b089      	sub	sp, #36	; 0x24
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009b0:	240c      	movs	r4, #12
 80009b2:	193b      	adds	r3, r7, r4
 80009b4:	0018      	movs	r0, r3
 80009b6:	2314      	movs	r3, #20
 80009b8:	001a      	movs	r2, r3
 80009ba:	2100      	movs	r1, #0
 80009bc:	f004 feee 	bl	800579c <memset>
  if(huart->Instance==USART1)
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	4a1c      	ldr	r2, [pc, #112]	; (8000a38 <HAL_UART_MspInit+0x90>)
 80009c6:	4293      	cmp	r3, r2
 80009c8:	d132      	bne.n	8000a30 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80009ca:	4b1c      	ldr	r3, [pc, #112]	; (8000a3c <HAL_UART_MspInit+0x94>)
 80009cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80009ce:	4b1b      	ldr	r3, [pc, #108]	; (8000a3c <HAL_UART_MspInit+0x94>)
 80009d0:	2180      	movs	r1, #128	; 0x80
 80009d2:	01c9      	lsls	r1, r1, #7
 80009d4:	430a      	orrs	r2, r1
 80009d6:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d8:	4b18      	ldr	r3, [pc, #96]	; (8000a3c <HAL_UART_MspInit+0x94>)
 80009da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80009dc:	4b17      	ldr	r3, [pc, #92]	; (8000a3c <HAL_UART_MspInit+0x94>)
 80009de:	2101      	movs	r1, #1
 80009e0:	430a      	orrs	r2, r1
 80009e2:	62da      	str	r2, [r3, #44]	; 0x2c
 80009e4:	4b15      	ldr	r3, [pc, #84]	; (8000a3c <HAL_UART_MspInit+0x94>)
 80009e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009e8:	2201      	movs	r2, #1
 80009ea:	4013      	ands	r3, r2
 80009ec:	60bb      	str	r3, [r7, #8]
 80009ee:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80009f0:	193b      	adds	r3, r7, r4
 80009f2:	22c0      	movs	r2, #192	; 0xc0
 80009f4:	00d2      	lsls	r2, r2, #3
 80009f6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009f8:	0021      	movs	r1, r4
 80009fa:	187b      	adds	r3, r7, r1
 80009fc:	2202      	movs	r2, #2
 80009fe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a00:	187b      	adds	r3, r7, r1
 8000a02:	2200      	movs	r2, #0
 8000a04:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a06:	187b      	adds	r3, r7, r1
 8000a08:	2203      	movs	r2, #3
 8000a0a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000a0c:	187b      	adds	r3, r7, r1
 8000a0e:	2204      	movs	r2, #4
 8000a10:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a12:	187a      	adds	r2, r7, r1
 8000a14:	23a0      	movs	r3, #160	; 0xa0
 8000a16:	05db      	lsls	r3, r3, #23
 8000a18:	0011      	movs	r1, r2
 8000a1a:	0018      	movs	r0, r3
 8000a1c:	f000 fa82 	bl	8000f24 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8000a20:	2200      	movs	r2, #0
 8000a22:	2103      	movs	r1, #3
 8000a24:	201b      	movs	r0, #27
 8000a26:	f000 f9d1 	bl	8000dcc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000a2a:	201b      	movs	r0, #27
 8000a2c:	f000 f9e3 	bl	8000df6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000a30:	46c0      	nop			; (mov r8, r8)
 8000a32:	46bd      	mov	sp, r7
 8000a34:	b009      	add	sp, #36	; 0x24
 8000a36:	bd90      	pop	{r4, r7, pc}
 8000a38:	40013800 	.word	0x40013800
 8000a3c:	40021000 	.word	0x40021000

08000a40 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a40:	b5b0      	push	{r4, r5, r7, lr}
 8000a42:	b08c      	sub	sp, #48	; 0x30
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	0019      	movs	r1, r3
 8000a4e:	2011      	movs	r0, #17
 8000a50:	f000 f9bc 	bl	8000dcc <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000a54:	2011      	movs	r0, #17
 8000a56:	f000 f9ce 	bl	8000df6 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000a5a:	4b32      	ldr	r3, [pc, #200]	; (8000b24 <HAL_InitTick+0xe4>)
 8000a5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000a5e:	4b31      	ldr	r3, [pc, #196]	; (8000b24 <HAL_InitTick+0xe4>)
 8000a60:	2110      	movs	r1, #16
 8000a62:	430a      	orrs	r2, r1
 8000a64:	639a      	str	r2, [r3, #56]	; 0x38

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000a66:	2308      	movs	r3, #8
 8000a68:	18fa      	adds	r2, r7, r3
 8000a6a:	240c      	movs	r4, #12
 8000a6c:	193b      	adds	r3, r7, r4
 8000a6e:	0011      	movs	r1, r2
 8000a70:	0018      	movs	r0, r3
 8000a72:	f001 f9b5 	bl	8001de0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000a76:	193b      	adds	r3, r7, r4
 8000a78:	68db      	ldr	r3, [r3, #12]
 8000a7a:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d104      	bne.n	8000a8c <HAL_InitTick+0x4c>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000a82:	f001 f981 	bl	8001d88 <HAL_RCC_GetPCLK1Freq>
 8000a86:	0003      	movs	r3, r0
 8000a88:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000a8a:	e004      	b.n	8000a96 <HAL_InitTick+0x56>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000a8c:	f001 f97c 	bl	8001d88 <HAL_RCC_GetPCLK1Freq>
 8000a90:	0003      	movs	r3, r0
 8000a92:	005b      	lsls	r3, r3, #1
 8000a94:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000a96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a98:	4923      	ldr	r1, [pc, #140]	; (8000b28 <HAL_InitTick+0xe8>)
 8000a9a:	0018      	movs	r0, r3
 8000a9c:	f7ff fb46 	bl	800012c <__udivsi3>
 8000aa0:	0003      	movs	r3, r0
 8000aa2:	3b01      	subs	r3, #1
 8000aa4:	623b      	str	r3, [r7, #32]

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000aa6:	4b21      	ldr	r3, [pc, #132]	; (8000b2c <HAL_InitTick+0xec>)
 8000aa8:	4a21      	ldr	r2, [pc, #132]	; (8000b30 <HAL_InitTick+0xf0>)
 8000aaa:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000aac:	4b1f      	ldr	r3, [pc, #124]	; (8000b2c <HAL_InitTick+0xec>)
 8000aae:	4a21      	ldr	r2, [pc, #132]	; (8000b34 <HAL_InitTick+0xf4>)
 8000ab0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000ab2:	4b1e      	ldr	r3, [pc, #120]	; (8000b2c <HAL_InitTick+0xec>)
 8000ab4:	6a3a      	ldr	r2, [r7, #32]
 8000ab6:	605a      	str	r2, [r3, #4]
  htim6.Init.ClockDivision = 0;
 8000ab8:	4b1c      	ldr	r3, [pc, #112]	; (8000b2c <HAL_InitTick+0xec>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000abe:	4b1b      	ldr	r3, [pc, #108]	; (8000b2c <HAL_InitTick+0xec>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8000ac4:	252b      	movs	r5, #43	; 0x2b
 8000ac6:	197c      	adds	r4, r7, r5
 8000ac8:	4b18      	ldr	r3, [pc, #96]	; (8000b2c <HAL_InitTick+0xec>)
 8000aca:	0018      	movs	r0, r3
 8000acc:	f001 fb48 	bl	8002160 <HAL_TIM_Base_Init>
 8000ad0:	0003      	movs	r3, r0
 8000ad2:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8000ad4:	197b      	adds	r3, r7, r5
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d11b      	bne.n	8000b14 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000adc:	197c      	adds	r4, r7, r5
 8000ade:	4b13      	ldr	r3, [pc, #76]	; (8000b2c <HAL_InitTick+0xec>)
 8000ae0:	0018      	movs	r0, r3
 8000ae2:	f001 fb85 	bl	80021f0 <HAL_TIM_Base_Start_IT>
 8000ae6:	0003      	movs	r3, r0
 8000ae8:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 8000aea:	197b      	adds	r3, r7, r5
 8000aec:	781b      	ldrb	r3, [r3, #0]
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d110      	bne.n	8000b14 <HAL_InitTick+0xd4>
    {
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	2b03      	cmp	r3, #3
 8000af6:	d809      	bhi.n	8000b0c <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	2200      	movs	r2, #0
 8000afc:	0019      	movs	r1, r3
 8000afe:	2011      	movs	r0, #17
 8000b00:	f000 f964 	bl	8000dcc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b04:	4b0c      	ldr	r3, [pc, #48]	; (8000b38 <HAL_InitTick+0xf8>)
 8000b06:	687a      	ldr	r2, [r7, #4]
 8000b08:	601a      	str	r2, [r3, #0]
 8000b0a:	e003      	b.n	8000b14 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8000b0c:	232b      	movs	r3, #43	; 0x2b
 8000b0e:	18fb      	adds	r3, r7, r3
 8000b10:	2201      	movs	r2, #1
 8000b12:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 8000b14:	232b      	movs	r3, #43	; 0x2b
 8000b16:	18fb      	adds	r3, r7, r3
 8000b18:	781b      	ldrb	r3, [r3, #0]
}
 8000b1a:	0018      	movs	r0, r3
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	b00c      	add	sp, #48	; 0x30
 8000b20:	bdb0      	pop	{r4, r5, r7, pc}
 8000b22:	46c0      	nop			; (mov r8, r8)
 8000b24:	40021000 	.word	0x40021000
 8000b28:	000f4240 	.word	0x000f4240
 8000b2c:	2000036c 	.word	0x2000036c
 8000b30:	40001000 	.word	0x40001000
 8000b34:	000003e7 	.word	0x000003e7
 8000b38:	20000004 	.word	0x20000004

08000b3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b40:	e7fe      	b.n	8000b40 <NMI_Handler+0x4>

08000b42 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b42:	b580      	push	{r7, lr}
 8000b44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b46:	e7fe      	b.n	8000b46 <HardFault_Handler+0x4>

08000b48 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1/DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000b4c:	4b03      	ldr	r3, [pc, #12]	; (8000b5c <TIM6_DAC_IRQHandler+0x14>)
 8000b4e:	0018      	movs	r0, r3
 8000b50:	f001 fb9a 	bl	8002288 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000b54:	46c0      	nop			; (mov r8, r8)
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	46c0      	nop			; (mov r8, r8)
 8000b5c:	2000036c 	.word	0x2000036c

08000b60 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000b64:	4b03      	ldr	r3, [pc, #12]	; (8000b74 <USART1_IRQHandler+0x14>)
 8000b66:	0018      	movs	r0, r3
 8000b68:	f001 fe3c 	bl	80027e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000b6c:	46c0      	nop			; (mov r8, r8)
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	46c0      	nop			; (mov r8, r8)
 8000b74:	200002d0 	.word	0x200002d0

08000b78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b086      	sub	sp, #24
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b80:	4a14      	ldr	r2, [pc, #80]	; (8000bd4 <_sbrk+0x5c>)
 8000b82:	4b15      	ldr	r3, [pc, #84]	; (8000bd8 <_sbrk+0x60>)
 8000b84:	1ad3      	subs	r3, r2, r3
 8000b86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b88:	697b      	ldr	r3, [r7, #20]
 8000b8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b8c:	4b13      	ldr	r3, [pc, #76]	; (8000bdc <_sbrk+0x64>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d102      	bne.n	8000b9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b94:	4b11      	ldr	r3, [pc, #68]	; (8000bdc <_sbrk+0x64>)
 8000b96:	4a12      	ldr	r2, [pc, #72]	; (8000be0 <_sbrk+0x68>)
 8000b98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b9a:	4b10      	ldr	r3, [pc, #64]	; (8000bdc <_sbrk+0x64>)
 8000b9c:	681a      	ldr	r2, [r3, #0]
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	18d3      	adds	r3, r2, r3
 8000ba2:	693a      	ldr	r2, [r7, #16]
 8000ba4:	429a      	cmp	r2, r3
 8000ba6:	d207      	bcs.n	8000bb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ba8:	f004 fe00 	bl	80057ac <__errno>
 8000bac:	0003      	movs	r3, r0
 8000bae:	220c      	movs	r2, #12
 8000bb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	425b      	negs	r3, r3
 8000bb6:	e009      	b.n	8000bcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bb8:	4b08      	ldr	r3, [pc, #32]	; (8000bdc <_sbrk+0x64>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bbe:	4b07      	ldr	r3, [pc, #28]	; (8000bdc <_sbrk+0x64>)
 8000bc0:	681a      	ldr	r2, [r3, #0]
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	18d2      	adds	r2, r2, r3
 8000bc6:	4b05      	ldr	r3, [pc, #20]	; (8000bdc <_sbrk+0x64>)
 8000bc8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000bca:	68fb      	ldr	r3, [r7, #12]
}
 8000bcc:	0018      	movs	r0, r3
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	b006      	add	sp, #24
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	20002000 	.word	0x20002000
 8000bd8:	00000400 	.word	0x00000400
 8000bdc:	200003ac 	.word	0x200003ac
 8000be0:	20001240 	.word	0x20001240

08000be4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000be8:	46c0      	nop			; (mov r8, r8)
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}
	...

08000bf0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8000bf0:	480d      	ldr	r0, [pc, #52]	; (8000c28 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000bf2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000bf4:	f7ff fff6 	bl	8000be4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bf8:	480c      	ldr	r0, [pc, #48]	; (8000c2c <LoopForever+0x6>)
  ldr r1, =_edata
 8000bfa:	490d      	ldr	r1, [pc, #52]	; (8000c30 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000bfc:	4a0d      	ldr	r2, [pc, #52]	; (8000c34 <LoopForever+0xe>)
  movs r3, #0
 8000bfe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c00:	e002      	b.n	8000c08 <LoopCopyDataInit>

08000c02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c06:	3304      	adds	r3, #4

08000c08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c0c:	d3f9      	bcc.n	8000c02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c0e:	4a0a      	ldr	r2, [pc, #40]	; (8000c38 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c10:	4c0a      	ldr	r4, [pc, #40]	; (8000c3c <LoopForever+0x16>)
  movs r3, #0
 8000c12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c14:	e001      	b.n	8000c1a <LoopFillZerobss>

08000c16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c18:	3204      	adds	r2, #4

08000c1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c1c:	d3fb      	bcc.n	8000c16 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c1e:	f004 fdcb 	bl	80057b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c22:	f7ff fc6b 	bl	80004fc <main>

08000c26 <LoopForever>:

LoopForever:
    b LoopForever
 8000c26:	e7fe      	b.n	8000c26 <LoopForever>
  ldr   r0, =_estack
 8000c28:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000c2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c30:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000c34:	08006388 	.word	0x08006388
  ldr r2, =_sbss
 8000c38:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000c3c:	20001240 	.word	0x20001240

08000c40 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c40:	e7fe      	b.n	8000c40 <ADC1_COMP_IRQHandler>
	...

08000c44 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c4a:	1dfb      	adds	r3, r7, #7
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000c50:	4b0b      	ldr	r3, [pc, #44]	; (8000c80 <HAL_Init+0x3c>)
 8000c52:	681a      	ldr	r2, [r3, #0]
 8000c54:	4b0a      	ldr	r3, [pc, #40]	; (8000c80 <HAL_Init+0x3c>)
 8000c56:	2140      	movs	r1, #64	; 0x40
 8000c58:	430a      	orrs	r2, r1
 8000c5a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c5c:	2003      	movs	r0, #3
 8000c5e:	f7ff feef 	bl	8000a40 <HAL_InitTick>
 8000c62:	1e03      	subs	r3, r0, #0
 8000c64:	d003      	beq.n	8000c6e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000c66:	1dfb      	adds	r3, r7, #7
 8000c68:	2201      	movs	r2, #1
 8000c6a:	701a      	strb	r2, [r3, #0]
 8000c6c:	e001      	b.n	8000c72 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c6e:	f7ff fe7f 	bl	8000970 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c72:	1dfb      	adds	r3, r7, #7
 8000c74:	781b      	ldrb	r3, [r3, #0]
}
 8000c76:	0018      	movs	r0, r3
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	b002      	add	sp, #8
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	46c0      	nop			; (mov r8, r8)
 8000c80:	40022000 	.word	0x40022000

08000c84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c88:	4b05      	ldr	r3, [pc, #20]	; (8000ca0 <HAL_IncTick+0x1c>)
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	001a      	movs	r2, r3
 8000c8e:	4b05      	ldr	r3, [pc, #20]	; (8000ca4 <HAL_IncTick+0x20>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	18d2      	adds	r2, r2, r3
 8000c94:	4b03      	ldr	r3, [pc, #12]	; (8000ca4 <HAL_IncTick+0x20>)
 8000c96:	601a      	str	r2, [r3, #0]
}
 8000c98:	46c0      	nop			; (mov r8, r8)
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	46c0      	nop			; (mov r8, r8)
 8000ca0:	20000008 	.word	0x20000008
 8000ca4:	200003b0 	.word	0x200003b0

08000ca8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
  return uwTick;
 8000cac:	4b02      	ldr	r3, [pc, #8]	; (8000cb8 <HAL_GetTick+0x10>)
 8000cae:	681b      	ldr	r3, [r3, #0]
}
 8000cb0:	0018      	movs	r0, r3
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	46c0      	nop			; (mov r8, r8)
 8000cb8:	200003b0 	.word	0x200003b0

08000cbc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b082      	sub	sp, #8
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	0002      	movs	r2, r0
 8000cc4:	1dfb      	adds	r3, r7, #7
 8000cc6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000cc8:	1dfb      	adds	r3, r7, #7
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	2b7f      	cmp	r3, #127	; 0x7f
 8000cce:	d809      	bhi.n	8000ce4 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cd0:	1dfb      	adds	r3, r7, #7
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	001a      	movs	r2, r3
 8000cd6:	231f      	movs	r3, #31
 8000cd8:	401a      	ands	r2, r3
 8000cda:	4b04      	ldr	r3, [pc, #16]	; (8000cec <__NVIC_EnableIRQ+0x30>)
 8000cdc:	2101      	movs	r1, #1
 8000cde:	4091      	lsls	r1, r2
 8000ce0:	000a      	movs	r2, r1
 8000ce2:	601a      	str	r2, [r3, #0]
  }
}
 8000ce4:	46c0      	nop			; (mov r8, r8)
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	b002      	add	sp, #8
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	e000e100 	.word	0xe000e100

08000cf0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cf0:	b590      	push	{r4, r7, lr}
 8000cf2:	b083      	sub	sp, #12
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	0002      	movs	r2, r0
 8000cf8:	6039      	str	r1, [r7, #0]
 8000cfa:	1dfb      	adds	r3, r7, #7
 8000cfc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000cfe:	1dfb      	adds	r3, r7, #7
 8000d00:	781b      	ldrb	r3, [r3, #0]
 8000d02:	2b7f      	cmp	r3, #127	; 0x7f
 8000d04:	d828      	bhi.n	8000d58 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d06:	4a2f      	ldr	r2, [pc, #188]	; (8000dc4 <__NVIC_SetPriority+0xd4>)
 8000d08:	1dfb      	adds	r3, r7, #7
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	b25b      	sxtb	r3, r3
 8000d0e:	089b      	lsrs	r3, r3, #2
 8000d10:	33c0      	adds	r3, #192	; 0xc0
 8000d12:	009b      	lsls	r3, r3, #2
 8000d14:	589b      	ldr	r3, [r3, r2]
 8000d16:	1dfa      	adds	r2, r7, #7
 8000d18:	7812      	ldrb	r2, [r2, #0]
 8000d1a:	0011      	movs	r1, r2
 8000d1c:	2203      	movs	r2, #3
 8000d1e:	400a      	ands	r2, r1
 8000d20:	00d2      	lsls	r2, r2, #3
 8000d22:	21ff      	movs	r1, #255	; 0xff
 8000d24:	4091      	lsls	r1, r2
 8000d26:	000a      	movs	r2, r1
 8000d28:	43d2      	mvns	r2, r2
 8000d2a:	401a      	ands	r2, r3
 8000d2c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d2e:	683b      	ldr	r3, [r7, #0]
 8000d30:	019b      	lsls	r3, r3, #6
 8000d32:	22ff      	movs	r2, #255	; 0xff
 8000d34:	401a      	ands	r2, r3
 8000d36:	1dfb      	adds	r3, r7, #7
 8000d38:	781b      	ldrb	r3, [r3, #0]
 8000d3a:	0018      	movs	r0, r3
 8000d3c:	2303      	movs	r3, #3
 8000d3e:	4003      	ands	r3, r0
 8000d40:	00db      	lsls	r3, r3, #3
 8000d42:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d44:	481f      	ldr	r0, [pc, #124]	; (8000dc4 <__NVIC_SetPriority+0xd4>)
 8000d46:	1dfb      	adds	r3, r7, #7
 8000d48:	781b      	ldrb	r3, [r3, #0]
 8000d4a:	b25b      	sxtb	r3, r3
 8000d4c:	089b      	lsrs	r3, r3, #2
 8000d4e:	430a      	orrs	r2, r1
 8000d50:	33c0      	adds	r3, #192	; 0xc0
 8000d52:	009b      	lsls	r3, r3, #2
 8000d54:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000d56:	e031      	b.n	8000dbc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d58:	4a1b      	ldr	r2, [pc, #108]	; (8000dc8 <__NVIC_SetPriority+0xd8>)
 8000d5a:	1dfb      	adds	r3, r7, #7
 8000d5c:	781b      	ldrb	r3, [r3, #0]
 8000d5e:	0019      	movs	r1, r3
 8000d60:	230f      	movs	r3, #15
 8000d62:	400b      	ands	r3, r1
 8000d64:	3b08      	subs	r3, #8
 8000d66:	089b      	lsrs	r3, r3, #2
 8000d68:	3306      	adds	r3, #6
 8000d6a:	009b      	lsls	r3, r3, #2
 8000d6c:	18d3      	adds	r3, r2, r3
 8000d6e:	3304      	adds	r3, #4
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	1dfa      	adds	r2, r7, #7
 8000d74:	7812      	ldrb	r2, [r2, #0]
 8000d76:	0011      	movs	r1, r2
 8000d78:	2203      	movs	r2, #3
 8000d7a:	400a      	ands	r2, r1
 8000d7c:	00d2      	lsls	r2, r2, #3
 8000d7e:	21ff      	movs	r1, #255	; 0xff
 8000d80:	4091      	lsls	r1, r2
 8000d82:	000a      	movs	r2, r1
 8000d84:	43d2      	mvns	r2, r2
 8000d86:	401a      	ands	r2, r3
 8000d88:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	019b      	lsls	r3, r3, #6
 8000d8e:	22ff      	movs	r2, #255	; 0xff
 8000d90:	401a      	ands	r2, r3
 8000d92:	1dfb      	adds	r3, r7, #7
 8000d94:	781b      	ldrb	r3, [r3, #0]
 8000d96:	0018      	movs	r0, r3
 8000d98:	2303      	movs	r3, #3
 8000d9a:	4003      	ands	r3, r0
 8000d9c:	00db      	lsls	r3, r3, #3
 8000d9e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000da0:	4809      	ldr	r0, [pc, #36]	; (8000dc8 <__NVIC_SetPriority+0xd8>)
 8000da2:	1dfb      	adds	r3, r7, #7
 8000da4:	781b      	ldrb	r3, [r3, #0]
 8000da6:	001c      	movs	r4, r3
 8000da8:	230f      	movs	r3, #15
 8000daa:	4023      	ands	r3, r4
 8000dac:	3b08      	subs	r3, #8
 8000dae:	089b      	lsrs	r3, r3, #2
 8000db0:	430a      	orrs	r2, r1
 8000db2:	3306      	adds	r3, #6
 8000db4:	009b      	lsls	r3, r3, #2
 8000db6:	18c3      	adds	r3, r0, r3
 8000db8:	3304      	adds	r3, #4
 8000dba:	601a      	str	r2, [r3, #0]
}
 8000dbc:	46c0      	nop			; (mov r8, r8)
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	b003      	add	sp, #12
 8000dc2:	bd90      	pop	{r4, r7, pc}
 8000dc4:	e000e100 	.word	0xe000e100
 8000dc8:	e000ed00 	.word	0xe000ed00

08000dcc <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b084      	sub	sp, #16
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	60b9      	str	r1, [r7, #8]
 8000dd4:	607a      	str	r2, [r7, #4]
 8000dd6:	210f      	movs	r1, #15
 8000dd8:	187b      	adds	r3, r7, r1
 8000dda:	1c02      	adds	r2, r0, #0
 8000ddc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000dde:	68ba      	ldr	r2, [r7, #8]
 8000de0:	187b      	adds	r3, r7, r1
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	b25b      	sxtb	r3, r3
 8000de6:	0011      	movs	r1, r2
 8000de8:	0018      	movs	r0, r3
 8000dea:	f7ff ff81 	bl	8000cf0 <__NVIC_SetPriority>
}
 8000dee:	46c0      	nop			; (mov r8, r8)
 8000df0:	46bd      	mov	sp, r7
 8000df2:	b004      	add	sp, #16
 8000df4:	bd80      	pop	{r7, pc}

08000df6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000df6:	b580      	push	{r7, lr}
 8000df8:	b082      	sub	sp, #8
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	0002      	movs	r2, r0
 8000dfe:	1dfb      	adds	r3, r7, #7
 8000e00:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e02:	1dfb      	adds	r3, r7, #7
 8000e04:	781b      	ldrb	r3, [r3, #0]
 8000e06:	b25b      	sxtb	r3, r3
 8000e08:	0018      	movs	r0, r3
 8000e0a:	f7ff ff57 	bl	8000cbc <__NVIC_EnableIRQ>
}
 8000e0e:	46c0      	nop			; (mov r8, r8)
 8000e10:	46bd      	mov	sp, r7
 8000e12:	b002      	add	sp, #8
 8000e14:	bd80      	pop	{r7, pc}

08000e16 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000e16:	b580      	push	{r7, lr}
 8000e18:	b084      	sub	sp, #16
 8000e1a:	af00      	add	r7, sp, #0
 8000e1c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000e1e:	230f      	movs	r3, #15
 8000e20:	18fb      	adds	r3, r7, r3
 8000e22:	2200      	movs	r2, #0
 8000e24:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	2225      	movs	r2, #37	; 0x25
 8000e2a:	5c9b      	ldrb	r3, [r3, r2]
 8000e2c:	b2db      	uxtb	r3, r3
 8000e2e:	2b02      	cmp	r3, #2
 8000e30:	d008      	beq.n	8000e44 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	2204      	movs	r2, #4
 8000e36:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	2224      	movs	r2, #36	; 0x24
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8000e40:	2301      	movs	r3, #1
 8000e42:	e024      	b.n	8000e8e <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	681a      	ldr	r2, [r3, #0]
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	210e      	movs	r1, #14
 8000e50:	438a      	bics	r2, r1
 8000e52:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	681a      	ldr	r2, [r3, #0]
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	2101      	movs	r1, #1
 8000e60:	438a      	bics	r2, r1
 8000e62:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e68:	221c      	movs	r2, #28
 8000e6a:	401a      	ands	r2, r3
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e70:	2101      	movs	r1, #1
 8000e72:	4091      	lsls	r1, r2
 8000e74:	000a      	movs	r2, r1
 8000e76:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	2225      	movs	r2, #37	; 0x25
 8000e7c:	2101      	movs	r1, #1
 8000e7e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	2224      	movs	r2, #36	; 0x24
 8000e84:	2100      	movs	r1, #0
 8000e86:	5499      	strb	r1, [r3, r2]

    return status;
 8000e88:	230f      	movs	r3, #15
 8000e8a:	18fb      	adds	r3, r7, r3
 8000e8c:	781b      	ldrb	r3, [r3, #0]
  }
}
 8000e8e:	0018      	movs	r0, r3
 8000e90:	46bd      	mov	sp, r7
 8000e92:	b004      	add	sp, #16
 8000e94:	bd80      	pop	{r7, pc}

08000e96 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000e96:	b580      	push	{r7, lr}
 8000e98:	b084      	sub	sp, #16
 8000e9a:	af00      	add	r7, sp, #0
 8000e9c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000e9e:	210f      	movs	r1, #15
 8000ea0:	187b      	adds	r3, r7, r1
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	2225      	movs	r2, #37	; 0x25
 8000eaa:	5c9b      	ldrb	r3, [r3, r2]
 8000eac:	b2db      	uxtb	r3, r3
 8000eae:	2b02      	cmp	r3, #2
 8000eb0:	d006      	beq.n	8000ec0 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	2204      	movs	r2, #4
 8000eb6:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8000eb8:	187b      	adds	r3, r7, r1
 8000eba:	2201      	movs	r2, #1
 8000ebc:	701a      	strb	r2, [r3, #0]
 8000ebe:	e02a      	b.n	8000f16 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	681a      	ldr	r2, [r3, #0]
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	210e      	movs	r1, #14
 8000ecc:	438a      	bics	r2, r1
 8000ece:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	681a      	ldr	r2, [r3, #0]
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	2101      	movs	r1, #1
 8000edc:	438a      	bics	r2, r1
 8000ede:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ee4:	221c      	movs	r2, #28
 8000ee6:	401a      	ands	r2, r3
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eec:	2101      	movs	r1, #1
 8000eee:	4091      	lsls	r1, r2
 8000ef0:	000a      	movs	r2, r1
 8000ef2:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	2225      	movs	r2, #37	; 0x25
 8000ef8:	2101      	movs	r1, #1
 8000efa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	2224      	movs	r2, #36	; 0x24
 8000f00:	2100      	movs	r1, #0
 8000f02:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d004      	beq.n	8000f16 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f10:	687a      	ldr	r2, [r7, #4]
 8000f12:	0010      	movs	r0, r2
 8000f14:	4798      	blx	r3
    }
  }
  return status;
 8000f16:	230f      	movs	r3, #15
 8000f18:	18fb      	adds	r3, r7, r3
 8000f1a:	781b      	ldrb	r3, [r3, #0]
}
 8000f1c:	0018      	movs	r0, r3
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	b004      	add	sp, #16
 8000f22:	bd80      	pop	{r7, pc}

08000f24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b086      	sub	sp, #24
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
 8000f2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f32:	2300      	movs	r3, #0
 8000f34:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000f36:	2300      	movs	r3, #0
 8000f38:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000f3a:	e14f      	b.n	80011dc <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	2101      	movs	r1, #1
 8000f42:	697a      	ldr	r2, [r7, #20]
 8000f44:	4091      	lsls	r1, r2
 8000f46:	000a      	movs	r2, r1
 8000f48:	4013      	ands	r3, r2
 8000f4a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d100      	bne.n	8000f54 <HAL_GPIO_Init+0x30>
 8000f52:	e140      	b.n	80011d6 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	685b      	ldr	r3, [r3, #4]
 8000f58:	2203      	movs	r2, #3
 8000f5a:	4013      	ands	r3, r2
 8000f5c:	2b01      	cmp	r3, #1
 8000f5e:	d005      	beq.n	8000f6c <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	2203      	movs	r2, #3
 8000f66:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000f68:	2b02      	cmp	r3, #2
 8000f6a:	d130      	bne.n	8000fce <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	689b      	ldr	r3, [r3, #8]
 8000f70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	005b      	lsls	r3, r3, #1
 8000f76:	2203      	movs	r2, #3
 8000f78:	409a      	lsls	r2, r3
 8000f7a:	0013      	movs	r3, r2
 8000f7c:	43da      	mvns	r2, r3
 8000f7e:	693b      	ldr	r3, [r7, #16]
 8000f80:	4013      	ands	r3, r2
 8000f82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	68da      	ldr	r2, [r3, #12]
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	005b      	lsls	r3, r3, #1
 8000f8c:	409a      	lsls	r2, r3
 8000f8e:	0013      	movs	r3, r2
 8000f90:	693a      	ldr	r2, [r7, #16]
 8000f92:	4313      	orrs	r3, r2
 8000f94:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	693a      	ldr	r2, [r7, #16]
 8000f9a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	685b      	ldr	r3, [r3, #4]
 8000fa0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	409a      	lsls	r2, r3
 8000fa8:	0013      	movs	r3, r2
 8000faa:	43da      	mvns	r2, r3
 8000fac:	693b      	ldr	r3, [r7, #16]
 8000fae:	4013      	ands	r3, r2
 8000fb0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	091b      	lsrs	r3, r3, #4
 8000fb8:	2201      	movs	r2, #1
 8000fba:	401a      	ands	r2, r3
 8000fbc:	697b      	ldr	r3, [r7, #20]
 8000fbe:	409a      	lsls	r2, r3
 8000fc0:	0013      	movs	r3, r2
 8000fc2:	693a      	ldr	r2, [r7, #16]
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	693a      	ldr	r2, [r7, #16]
 8000fcc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	2203      	movs	r2, #3
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	2b03      	cmp	r3, #3
 8000fd8:	d017      	beq.n	800100a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	68db      	ldr	r3, [r3, #12]
 8000fde:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	005b      	lsls	r3, r3, #1
 8000fe4:	2203      	movs	r2, #3
 8000fe6:	409a      	lsls	r2, r3
 8000fe8:	0013      	movs	r3, r2
 8000fea:	43da      	mvns	r2, r3
 8000fec:	693b      	ldr	r3, [r7, #16]
 8000fee:	4013      	ands	r3, r2
 8000ff0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	689a      	ldr	r2, [r3, #8]
 8000ff6:	697b      	ldr	r3, [r7, #20]
 8000ff8:	005b      	lsls	r3, r3, #1
 8000ffa:	409a      	lsls	r2, r3
 8000ffc:	0013      	movs	r3, r2
 8000ffe:	693a      	ldr	r2, [r7, #16]
 8001000:	4313      	orrs	r3, r2
 8001002:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	693a      	ldr	r2, [r7, #16]
 8001008:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	685b      	ldr	r3, [r3, #4]
 800100e:	2203      	movs	r2, #3
 8001010:	4013      	ands	r3, r2
 8001012:	2b02      	cmp	r3, #2
 8001014:	d123      	bne.n	800105e <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	08da      	lsrs	r2, r3, #3
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	3208      	adds	r2, #8
 800101e:	0092      	lsls	r2, r2, #2
 8001020:	58d3      	ldr	r3, [r2, r3]
 8001022:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	2207      	movs	r2, #7
 8001028:	4013      	ands	r3, r2
 800102a:	009b      	lsls	r3, r3, #2
 800102c:	220f      	movs	r2, #15
 800102e:	409a      	lsls	r2, r3
 8001030:	0013      	movs	r3, r2
 8001032:	43da      	mvns	r2, r3
 8001034:	693b      	ldr	r3, [r7, #16]
 8001036:	4013      	ands	r3, r2
 8001038:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	691a      	ldr	r2, [r3, #16]
 800103e:	697b      	ldr	r3, [r7, #20]
 8001040:	2107      	movs	r1, #7
 8001042:	400b      	ands	r3, r1
 8001044:	009b      	lsls	r3, r3, #2
 8001046:	409a      	lsls	r2, r3
 8001048:	0013      	movs	r3, r2
 800104a:	693a      	ldr	r2, [r7, #16]
 800104c:	4313      	orrs	r3, r2
 800104e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	08da      	lsrs	r2, r3, #3
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	3208      	adds	r2, #8
 8001058:	0092      	lsls	r2, r2, #2
 800105a:	6939      	ldr	r1, [r7, #16]
 800105c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	005b      	lsls	r3, r3, #1
 8001068:	2203      	movs	r2, #3
 800106a:	409a      	lsls	r2, r3
 800106c:	0013      	movs	r3, r2
 800106e:	43da      	mvns	r2, r3
 8001070:	693b      	ldr	r3, [r7, #16]
 8001072:	4013      	ands	r3, r2
 8001074:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	2203      	movs	r2, #3
 800107c:	401a      	ands	r2, r3
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	005b      	lsls	r3, r3, #1
 8001082:	409a      	lsls	r2, r3
 8001084:	0013      	movs	r3, r2
 8001086:	693a      	ldr	r2, [r7, #16]
 8001088:	4313      	orrs	r3, r2
 800108a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	693a      	ldr	r2, [r7, #16]
 8001090:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	685a      	ldr	r2, [r3, #4]
 8001096:	23c0      	movs	r3, #192	; 0xc0
 8001098:	029b      	lsls	r3, r3, #10
 800109a:	4013      	ands	r3, r2
 800109c:	d100      	bne.n	80010a0 <HAL_GPIO_Init+0x17c>
 800109e:	e09a      	b.n	80011d6 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010a0:	4b54      	ldr	r3, [pc, #336]	; (80011f4 <HAL_GPIO_Init+0x2d0>)
 80010a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010a4:	4b53      	ldr	r3, [pc, #332]	; (80011f4 <HAL_GPIO_Init+0x2d0>)
 80010a6:	2101      	movs	r1, #1
 80010a8:	430a      	orrs	r2, r1
 80010aa:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80010ac:	4a52      	ldr	r2, [pc, #328]	; (80011f8 <HAL_GPIO_Init+0x2d4>)
 80010ae:	697b      	ldr	r3, [r7, #20]
 80010b0:	089b      	lsrs	r3, r3, #2
 80010b2:	3302      	adds	r3, #2
 80010b4:	009b      	lsls	r3, r3, #2
 80010b6:	589b      	ldr	r3, [r3, r2]
 80010b8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80010ba:	697b      	ldr	r3, [r7, #20]
 80010bc:	2203      	movs	r2, #3
 80010be:	4013      	ands	r3, r2
 80010c0:	009b      	lsls	r3, r3, #2
 80010c2:	220f      	movs	r2, #15
 80010c4:	409a      	lsls	r2, r3
 80010c6:	0013      	movs	r3, r2
 80010c8:	43da      	mvns	r2, r3
 80010ca:	693b      	ldr	r3, [r7, #16]
 80010cc:	4013      	ands	r3, r2
 80010ce:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80010d0:	687a      	ldr	r2, [r7, #4]
 80010d2:	23a0      	movs	r3, #160	; 0xa0
 80010d4:	05db      	lsls	r3, r3, #23
 80010d6:	429a      	cmp	r2, r3
 80010d8:	d019      	beq.n	800110e <HAL_GPIO_Init+0x1ea>
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4a47      	ldr	r2, [pc, #284]	; (80011fc <HAL_GPIO_Init+0x2d8>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d013      	beq.n	800110a <HAL_GPIO_Init+0x1e6>
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	4a46      	ldr	r2, [pc, #280]	; (8001200 <HAL_GPIO_Init+0x2dc>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d00d      	beq.n	8001106 <HAL_GPIO_Init+0x1e2>
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	4a45      	ldr	r2, [pc, #276]	; (8001204 <HAL_GPIO_Init+0x2e0>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d007      	beq.n	8001102 <HAL_GPIO_Init+0x1de>
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	4a44      	ldr	r2, [pc, #272]	; (8001208 <HAL_GPIO_Init+0x2e4>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d101      	bne.n	80010fe <HAL_GPIO_Init+0x1da>
 80010fa:	2305      	movs	r3, #5
 80010fc:	e008      	b.n	8001110 <HAL_GPIO_Init+0x1ec>
 80010fe:	2306      	movs	r3, #6
 8001100:	e006      	b.n	8001110 <HAL_GPIO_Init+0x1ec>
 8001102:	2303      	movs	r3, #3
 8001104:	e004      	b.n	8001110 <HAL_GPIO_Init+0x1ec>
 8001106:	2302      	movs	r3, #2
 8001108:	e002      	b.n	8001110 <HAL_GPIO_Init+0x1ec>
 800110a:	2301      	movs	r3, #1
 800110c:	e000      	b.n	8001110 <HAL_GPIO_Init+0x1ec>
 800110e:	2300      	movs	r3, #0
 8001110:	697a      	ldr	r2, [r7, #20]
 8001112:	2103      	movs	r1, #3
 8001114:	400a      	ands	r2, r1
 8001116:	0092      	lsls	r2, r2, #2
 8001118:	4093      	lsls	r3, r2
 800111a:	693a      	ldr	r2, [r7, #16]
 800111c:	4313      	orrs	r3, r2
 800111e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001120:	4935      	ldr	r1, [pc, #212]	; (80011f8 <HAL_GPIO_Init+0x2d4>)
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	089b      	lsrs	r3, r3, #2
 8001126:	3302      	adds	r3, #2
 8001128:	009b      	lsls	r3, r3, #2
 800112a:	693a      	ldr	r2, [r7, #16]
 800112c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800112e:	4b37      	ldr	r3, [pc, #220]	; (800120c <HAL_GPIO_Init+0x2e8>)
 8001130:	689b      	ldr	r3, [r3, #8]
 8001132:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	43da      	mvns	r2, r3
 8001138:	693b      	ldr	r3, [r7, #16]
 800113a:	4013      	ands	r3, r2
 800113c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	685a      	ldr	r2, [r3, #4]
 8001142:	2380      	movs	r3, #128	; 0x80
 8001144:	035b      	lsls	r3, r3, #13
 8001146:	4013      	ands	r3, r2
 8001148:	d003      	beq.n	8001152 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 800114a:	693a      	ldr	r2, [r7, #16]
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	4313      	orrs	r3, r2
 8001150:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001152:	4b2e      	ldr	r3, [pc, #184]	; (800120c <HAL_GPIO_Init+0x2e8>)
 8001154:	693a      	ldr	r2, [r7, #16]
 8001156:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001158:	4b2c      	ldr	r3, [pc, #176]	; (800120c <HAL_GPIO_Init+0x2e8>)
 800115a:	68db      	ldr	r3, [r3, #12]
 800115c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	43da      	mvns	r2, r3
 8001162:	693b      	ldr	r3, [r7, #16]
 8001164:	4013      	ands	r3, r2
 8001166:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	685a      	ldr	r2, [r3, #4]
 800116c:	2380      	movs	r3, #128	; 0x80
 800116e:	039b      	lsls	r3, r3, #14
 8001170:	4013      	ands	r3, r2
 8001172:	d003      	beq.n	800117c <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8001174:	693a      	ldr	r2, [r7, #16]
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	4313      	orrs	r3, r2
 800117a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800117c:	4b23      	ldr	r3, [pc, #140]	; (800120c <HAL_GPIO_Init+0x2e8>)
 800117e:	693a      	ldr	r2, [r7, #16]
 8001180:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8001182:	4b22      	ldr	r3, [pc, #136]	; (800120c <HAL_GPIO_Init+0x2e8>)
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	43da      	mvns	r2, r3
 800118c:	693b      	ldr	r3, [r7, #16]
 800118e:	4013      	ands	r3, r2
 8001190:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	685a      	ldr	r2, [r3, #4]
 8001196:	2380      	movs	r3, #128	; 0x80
 8001198:	029b      	lsls	r3, r3, #10
 800119a:	4013      	ands	r3, r2
 800119c:	d003      	beq.n	80011a6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800119e:	693a      	ldr	r2, [r7, #16]
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	4313      	orrs	r3, r2
 80011a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80011a6:	4b19      	ldr	r3, [pc, #100]	; (800120c <HAL_GPIO_Init+0x2e8>)
 80011a8:	693a      	ldr	r2, [r7, #16]
 80011aa:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011ac:	4b17      	ldr	r3, [pc, #92]	; (800120c <HAL_GPIO_Init+0x2e8>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	43da      	mvns	r2, r3
 80011b6:	693b      	ldr	r3, [r7, #16]
 80011b8:	4013      	ands	r3, r2
 80011ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	685a      	ldr	r2, [r3, #4]
 80011c0:	2380      	movs	r3, #128	; 0x80
 80011c2:	025b      	lsls	r3, r3, #9
 80011c4:	4013      	ands	r3, r2
 80011c6:	d003      	beq.n	80011d0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80011c8:	693a      	ldr	r2, [r7, #16]
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	4313      	orrs	r3, r2
 80011ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80011d0:	4b0e      	ldr	r3, [pc, #56]	; (800120c <HAL_GPIO_Init+0x2e8>)
 80011d2:	693a      	ldr	r2, [r7, #16]
 80011d4:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80011d6:	697b      	ldr	r3, [r7, #20]
 80011d8:	3301      	adds	r3, #1
 80011da:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	40da      	lsrs	r2, r3
 80011e4:	1e13      	subs	r3, r2, #0
 80011e6:	d000      	beq.n	80011ea <HAL_GPIO_Init+0x2c6>
 80011e8:	e6a8      	b.n	8000f3c <HAL_GPIO_Init+0x18>
  }
}
 80011ea:	46c0      	nop			; (mov r8, r8)
 80011ec:	46c0      	nop			; (mov r8, r8)
 80011ee:	46bd      	mov	sp, r7
 80011f0:	b006      	add	sp, #24
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	40021000 	.word	0x40021000
 80011f8:	40010000 	.word	0x40010000
 80011fc:	50000400 	.word	0x50000400
 8001200:	50000800 	.word	0x50000800
 8001204:	50000c00 	.word	0x50000c00
 8001208:	50001c00 	.word	0x50001c00
 800120c:	40010400 	.word	0x40010400

08001210 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001210:	b5b0      	push	{r4, r5, r7, lr}
 8001212:	b08a      	sub	sp, #40	; 0x28
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d102      	bne.n	8001224 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800121e:	2301      	movs	r3, #1
 8001220:	f000 fbaf 	bl	8001982 <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001224:	4bcf      	ldr	r3, [pc, #828]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 8001226:	68db      	ldr	r3, [r3, #12]
 8001228:	220c      	movs	r2, #12
 800122a:	4013      	ands	r3, r2
 800122c:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800122e:	4bcd      	ldr	r3, [pc, #820]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 8001230:	68da      	ldr	r2, [r3, #12]
 8001232:	2380      	movs	r3, #128	; 0x80
 8001234:	025b      	lsls	r3, r3, #9
 8001236:	4013      	ands	r3, r2
 8001238:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	2201      	movs	r2, #1
 8001240:	4013      	ands	r3, r2
 8001242:	d100      	bne.n	8001246 <HAL_RCC_OscConfig+0x36>
 8001244:	e07e      	b.n	8001344 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001246:	6a3b      	ldr	r3, [r7, #32]
 8001248:	2b08      	cmp	r3, #8
 800124a:	d007      	beq.n	800125c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800124c:	6a3b      	ldr	r3, [r7, #32]
 800124e:	2b0c      	cmp	r3, #12
 8001250:	d112      	bne.n	8001278 <HAL_RCC_OscConfig+0x68>
 8001252:	69fa      	ldr	r2, [r7, #28]
 8001254:	2380      	movs	r3, #128	; 0x80
 8001256:	025b      	lsls	r3, r3, #9
 8001258:	429a      	cmp	r2, r3
 800125a:	d10d      	bne.n	8001278 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800125c:	4bc1      	ldr	r3, [pc, #772]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 800125e:	681a      	ldr	r2, [r3, #0]
 8001260:	2380      	movs	r3, #128	; 0x80
 8001262:	029b      	lsls	r3, r3, #10
 8001264:	4013      	ands	r3, r2
 8001266:	d100      	bne.n	800126a <HAL_RCC_OscConfig+0x5a>
 8001268:	e06b      	b.n	8001342 <HAL_RCC_OscConfig+0x132>
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d167      	bne.n	8001342 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001272:	2301      	movs	r3, #1
 8001274:	f000 fb85 	bl	8001982 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	685a      	ldr	r2, [r3, #4]
 800127c:	2380      	movs	r3, #128	; 0x80
 800127e:	025b      	lsls	r3, r3, #9
 8001280:	429a      	cmp	r2, r3
 8001282:	d107      	bne.n	8001294 <HAL_RCC_OscConfig+0x84>
 8001284:	4bb7      	ldr	r3, [pc, #732]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 8001286:	681a      	ldr	r2, [r3, #0]
 8001288:	4bb6      	ldr	r3, [pc, #728]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 800128a:	2180      	movs	r1, #128	; 0x80
 800128c:	0249      	lsls	r1, r1, #9
 800128e:	430a      	orrs	r2, r1
 8001290:	601a      	str	r2, [r3, #0]
 8001292:	e027      	b.n	80012e4 <HAL_RCC_OscConfig+0xd4>
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	685a      	ldr	r2, [r3, #4]
 8001298:	23a0      	movs	r3, #160	; 0xa0
 800129a:	02db      	lsls	r3, r3, #11
 800129c:	429a      	cmp	r2, r3
 800129e:	d10e      	bne.n	80012be <HAL_RCC_OscConfig+0xae>
 80012a0:	4bb0      	ldr	r3, [pc, #704]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 80012a2:	681a      	ldr	r2, [r3, #0]
 80012a4:	4baf      	ldr	r3, [pc, #700]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 80012a6:	2180      	movs	r1, #128	; 0x80
 80012a8:	02c9      	lsls	r1, r1, #11
 80012aa:	430a      	orrs	r2, r1
 80012ac:	601a      	str	r2, [r3, #0]
 80012ae:	4bad      	ldr	r3, [pc, #692]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 80012b0:	681a      	ldr	r2, [r3, #0]
 80012b2:	4bac      	ldr	r3, [pc, #688]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 80012b4:	2180      	movs	r1, #128	; 0x80
 80012b6:	0249      	lsls	r1, r1, #9
 80012b8:	430a      	orrs	r2, r1
 80012ba:	601a      	str	r2, [r3, #0]
 80012bc:	e012      	b.n	80012e4 <HAL_RCC_OscConfig+0xd4>
 80012be:	4ba9      	ldr	r3, [pc, #676]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 80012c0:	681a      	ldr	r2, [r3, #0]
 80012c2:	4ba8      	ldr	r3, [pc, #672]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 80012c4:	49a8      	ldr	r1, [pc, #672]	; (8001568 <HAL_RCC_OscConfig+0x358>)
 80012c6:	400a      	ands	r2, r1
 80012c8:	601a      	str	r2, [r3, #0]
 80012ca:	4ba6      	ldr	r3, [pc, #664]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 80012cc:	681a      	ldr	r2, [r3, #0]
 80012ce:	2380      	movs	r3, #128	; 0x80
 80012d0:	025b      	lsls	r3, r3, #9
 80012d2:	4013      	ands	r3, r2
 80012d4:	60fb      	str	r3, [r7, #12]
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	4ba2      	ldr	r3, [pc, #648]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 80012da:	681a      	ldr	r2, [r3, #0]
 80012dc:	4ba1      	ldr	r3, [pc, #644]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 80012de:	49a3      	ldr	r1, [pc, #652]	; (800156c <HAL_RCC_OscConfig+0x35c>)
 80012e0:	400a      	ands	r2, r1
 80012e2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d015      	beq.n	8001318 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012ec:	f7ff fcdc 	bl	8000ca8 <HAL_GetTick>
 80012f0:	0003      	movs	r3, r0
 80012f2:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80012f4:	e009      	b.n	800130a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012f6:	f7ff fcd7 	bl	8000ca8 <HAL_GetTick>
 80012fa:	0002      	movs	r2, r0
 80012fc:	69bb      	ldr	r3, [r7, #24]
 80012fe:	1ad3      	subs	r3, r2, r3
 8001300:	2b64      	cmp	r3, #100	; 0x64
 8001302:	d902      	bls.n	800130a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001304:	2303      	movs	r3, #3
 8001306:	f000 fb3c 	bl	8001982 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800130a:	4b96      	ldr	r3, [pc, #600]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	2380      	movs	r3, #128	; 0x80
 8001310:	029b      	lsls	r3, r3, #10
 8001312:	4013      	ands	r3, r2
 8001314:	d0ef      	beq.n	80012f6 <HAL_RCC_OscConfig+0xe6>
 8001316:	e015      	b.n	8001344 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001318:	f7ff fcc6 	bl	8000ca8 <HAL_GetTick>
 800131c:	0003      	movs	r3, r0
 800131e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001320:	e008      	b.n	8001334 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001322:	f7ff fcc1 	bl	8000ca8 <HAL_GetTick>
 8001326:	0002      	movs	r2, r0
 8001328:	69bb      	ldr	r3, [r7, #24]
 800132a:	1ad3      	subs	r3, r2, r3
 800132c:	2b64      	cmp	r3, #100	; 0x64
 800132e:	d901      	bls.n	8001334 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8001330:	2303      	movs	r3, #3
 8001332:	e326      	b.n	8001982 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001334:	4b8b      	ldr	r3, [pc, #556]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 8001336:	681a      	ldr	r2, [r3, #0]
 8001338:	2380      	movs	r3, #128	; 0x80
 800133a:	029b      	lsls	r3, r3, #10
 800133c:	4013      	ands	r3, r2
 800133e:	d1f0      	bne.n	8001322 <HAL_RCC_OscConfig+0x112>
 8001340:	e000      	b.n	8001344 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001342:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	2202      	movs	r2, #2
 800134a:	4013      	ands	r3, r2
 800134c:	d100      	bne.n	8001350 <HAL_RCC_OscConfig+0x140>
 800134e:	e08b      	b.n	8001468 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	68db      	ldr	r3, [r3, #12]
 8001354:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001356:	6a3b      	ldr	r3, [r7, #32]
 8001358:	2b04      	cmp	r3, #4
 800135a:	d005      	beq.n	8001368 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800135c:	6a3b      	ldr	r3, [r7, #32]
 800135e:	2b0c      	cmp	r3, #12
 8001360:	d13e      	bne.n	80013e0 <HAL_RCC_OscConfig+0x1d0>
 8001362:	69fb      	ldr	r3, [r7, #28]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d13b      	bne.n	80013e0 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001368:	4b7e      	ldr	r3, [pc, #504]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	2204      	movs	r2, #4
 800136e:	4013      	ands	r3, r2
 8001370:	d004      	beq.n	800137c <HAL_RCC_OscConfig+0x16c>
 8001372:	697b      	ldr	r3, [r7, #20]
 8001374:	2b00      	cmp	r3, #0
 8001376:	d101      	bne.n	800137c <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8001378:	2301      	movs	r3, #1
 800137a:	e302      	b.n	8001982 <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800137c:	4b79      	ldr	r3, [pc, #484]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	4a7b      	ldr	r2, [pc, #492]	; (8001570 <HAL_RCC_OscConfig+0x360>)
 8001382:	4013      	ands	r3, r2
 8001384:	0019      	movs	r1, r3
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	691b      	ldr	r3, [r3, #16]
 800138a:	021a      	lsls	r2, r3, #8
 800138c:	4b75      	ldr	r3, [pc, #468]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 800138e:	430a      	orrs	r2, r1
 8001390:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001392:	4b74      	ldr	r3, [pc, #464]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	2209      	movs	r2, #9
 8001398:	4393      	bics	r3, r2
 800139a:	0019      	movs	r1, r3
 800139c:	4b71      	ldr	r3, [pc, #452]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 800139e:	697a      	ldr	r2, [r7, #20]
 80013a0:	430a      	orrs	r2, r1
 80013a2:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80013a4:	f000 fc40 	bl	8001c28 <HAL_RCC_GetSysClockFreq>
 80013a8:	0001      	movs	r1, r0
 80013aa:	4b6e      	ldr	r3, [pc, #440]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 80013ac:	68db      	ldr	r3, [r3, #12]
 80013ae:	091b      	lsrs	r3, r3, #4
 80013b0:	220f      	movs	r2, #15
 80013b2:	4013      	ands	r3, r2
 80013b4:	4a6f      	ldr	r2, [pc, #444]	; (8001574 <HAL_RCC_OscConfig+0x364>)
 80013b6:	5cd3      	ldrb	r3, [r2, r3]
 80013b8:	000a      	movs	r2, r1
 80013ba:	40da      	lsrs	r2, r3
 80013bc:	4b6e      	ldr	r3, [pc, #440]	; (8001578 <HAL_RCC_OscConfig+0x368>)
 80013be:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80013c0:	4b6e      	ldr	r3, [pc, #440]	; (800157c <HAL_RCC_OscConfig+0x36c>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	2513      	movs	r5, #19
 80013c6:	197c      	adds	r4, r7, r5
 80013c8:	0018      	movs	r0, r3
 80013ca:	f7ff fb39 	bl	8000a40 <HAL_InitTick>
 80013ce:	0003      	movs	r3, r0
 80013d0:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80013d2:	197b      	adds	r3, r7, r5
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d046      	beq.n	8001468 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 80013da:	197b      	adds	r3, r7, r5
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	e2d0      	b.n	8001982 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d027      	beq.n	8001436 <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80013e6:	4b5f      	ldr	r3, [pc, #380]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	2209      	movs	r2, #9
 80013ec:	4393      	bics	r3, r2
 80013ee:	0019      	movs	r1, r3
 80013f0:	4b5c      	ldr	r3, [pc, #368]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 80013f2:	697a      	ldr	r2, [r7, #20]
 80013f4:	430a      	orrs	r2, r1
 80013f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013f8:	f7ff fc56 	bl	8000ca8 <HAL_GetTick>
 80013fc:	0003      	movs	r3, r0
 80013fe:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001400:	e008      	b.n	8001414 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001402:	f7ff fc51 	bl	8000ca8 <HAL_GetTick>
 8001406:	0002      	movs	r2, r0
 8001408:	69bb      	ldr	r3, [r7, #24]
 800140a:	1ad3      	subs	r3, r2, r3
 800140c:	2b02      	cmp	r3, #2
 800140e:	d901      	bls.n	8001414 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8001410:	2303      	movs	r3, #3
 8001412:	e2b6      	b.n	8001982 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001414:	4b53      	ldr	r3, [pc, #332]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	2204      	movs	r2, #4
 800141a:	4013      	ands	r3, r2
 800141c:	d0f1      	beq.n	8001402 <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800141e:	4b51      	ldr	r3, [pc, #324]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	4a53      	ldr	r2, [pc, #332]	; (8001570 <HAL_RCC_OscConfig+0x360>)
 8001424:	4013      	ands	r3, r2
 8001426:	0019      	movs	r1, r3
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	691b      	ldr	r3, [r3, #16]
 800142c:	021a      	lsls	r2, r3, #8
 800142e:	4b4d      	ldr	r3, [pc, #308]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 8001430:	430a      	orrs	r2, r1
 8001432:	605a      	str	r2, [r3, #4]
 8001434:	e018      	b.n	8001468 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001436:	4b4b      	ldr	r3, [pc, #300]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 8001438:	681a      	ldr	r2, [r3, #0]
 800143a:	4b4a      	ldr	r3, [pc, #296]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 800143c:	2101      	movs	r1, #1
 800143e:	438a      	bics	r2, r1
 8001440:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001442:	f7ff fc31 	bl	8000ca8 <HAL_GetTick>
 8001446:	0003      	movs	r3, r0
 8001448:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800144a:	e008      	b.n	800145e <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800144c:	f7ff fc2c 	bl	8000ca8 <HAL_GetTick>
 8001450:	0002      	movs	r2, r0
 8001452:	69bb      	ldr	r3, [r7, #24]
 8001454:	1ad3      	subs	r3, r2, r3
 8001456:	2b02      	cmp	r3, #2
 8001458:	d901      	bls.n	800145e <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 800145a:	2303      	movs	r3, #3
 800145c:	e291      	b.n	8001982 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800145e:	4b41      	ldr	r3, [pc, #260]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	2204      	movs	r2, #4
 8001464:	4013      	ands	r3, r2
 8001466:	d1f1      	bne.n	800144c <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	2210      	movs	r2, #16
 800146e:	4013      	ands	r3, r2
 8001470:	d100      	bne.n	8001474 <HAL_RCC_OscConfig+0x264>
 8001472:	e0a1      	b.n	80015b8 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001474:	6a3b      	ldr	r3, [r7, #32]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d140      	bne.n	80014fc <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800147a:	4b3a      	ldr	r3, [pc, #232]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	2380      	movs	r3, #128	; 0x80
 8001480:	009b      	lsls	r3, r3, #2
 8001482:	4013      	ands	r3, r2
 8001484:	d005      	beq.n	8001492 <HAL_RCC_OscConfig+0x282>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	69db      	ldr	r3, [r3, #28]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d101      	bne.n	8001492 <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 800148e:	2301      	movs	r3, #1
 8001490:	e277      	b.n	8001982 <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001492:	4b34      	ldr	r3, [pc, #208]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	4a3a      	ldr	r2, [pc, #232]	; (8001580 <HAL_RCC_OscConfig+0x370>)
 8001498:	4013      	ands	r3, r2
 800149a:	0019      	movs	r1, r3
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80014a0:	4b30      	ldr	r3, [pc, #192]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 80014a2:	430a      	orrs	r2, r1
 80014a4:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80014a6:	4b2f      	ldr	r3, [pc, #188]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	021b      	lsls	r3, r3, #8
 80014ac:	0a19      	lsrs	r1, r3, #8
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6a1b      	ldr	r3, [r3, #32]
 80014b2:	061a      	lsls	r2, r3, #24
 80014b4:	4b2b      	ldr	r3, [pc, #172]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 80014b6:	430a      	orrs	r2, r1
 80014b8:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014be:	0b5b      	lsrs	r3, r3, #13
 80014c0:	3301      	adds	r3, #1
 80014c2:	2280      	movs	r2, #128	; 0x80
 80014c4:	0212      	lsls	r2, r2, #8
 80014c6:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80014c8:	4b26      	ldr	r3, [pc, #152]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 80014ca:	68db      	ldr	r3, [r3, #12]
 80014cc:	091b      	lsrs	r3, r3, #4
 80014ce:	210f      	movs	r1, #15
 80014d0:	400b      	ands	r3, r1
 80014d2:	4928      	ldr	r1, [pc, #160]	; (8001574 <HAL_RCC_OscConfig+0x364>)
 80014d4:	5ccb      	ldrb	r3, [r1, r3]
 80014d6:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80014d8:	4b27      	ldr	r3, [pc, #156]	; (8001578 <HAL_RCC_OscConfig+0x368>)
 80014da:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80014dc:	4b27      	ldr	r3, [pc, #156]	; (800157c <HAL_RCC_OscConfig+0x36c>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	2513      	movs	r5, #19
 80014e2:	197c      	adds	r4, r7, r5
 80014e4:	0018      	movs	r0, r3
 80014e6:	f7ff faab 	bl	8000a40 <HAL_InitTick>
 80014ea:	0003      	movs	r3, r0
 80014ec:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80014ee:	197b      	adds	r3, r7, r5
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d060      	beq.n	80015b8 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 80014f6:	197b      	adds	r3, r7, r5
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	e242      	b.n	8001982 <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	69db      	ldr	r3, [r3, #28]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d03f      	beq.n	8001584 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001504:	4b17      	ldr	r3, [pc, #92]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 8001506:	681a      	ldr	r2, [r3, #0]
 8001508:	4b16      	ldr	r3, [pc, #88]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 800150a:	2180      	movs	r1, #128	; 0x80
 800150c:	0049      	lsls	r1, r1, #1
 800150e:	430a      	orrs	r2, r1
 8001510:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001512:	f7ff fbc9 	bl	8000ca8 <HAL_GetTick>
 8001516:	0003      	movs	r3, r0
 8001518:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800151a:	e008      	b.n	800152e <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800151c:	f7ff fbc4 	bl	8000ca8 <HAL_GetTick>
 8001520:	0002      	movs	r2, r0
 8001522:	69bb      	ldr	r3, [r7, #24]
 8001524:	1ad3      	subs	r3, r2, r3
 8001526:	2b02      	cmp	r3, #2
 8001528:	d901      	bls.n	800152e <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 800152a:	2303      	movs	r3, #3
 800152c:	e229      	b.n	8001982 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800152e:	4b0d      	ldr	r3, [pc, #52]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 8001530:	681a      	ldr	r2, [r3, #0]
 8001532:	2380      	movs	r3, #128	; 0x80
 8001534:	009b      	lsls	r3, r3, #2
 8001536:	4013      	ands	r3, r2
 8001538:	d0f0      	beq.n	800151c <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800153a:	4b0a      	ldr	r3, [pc, #40]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	4a10      	ldr	r2, [pc, #64]	; (8001580 <HAL_RCC_OscConfig+0x370>)
 8001540:	4013      	ands	r3, r2
 8001542:	0019      	movs	r1, r3
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001548:	4b06      	ldr	r3, [pc, #24]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 800154a:	430a      	orrs	r2, r1
 800154c:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800154e:	4b05      	ldr	r3, [pc, #20]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	021b      	lsls	r3, r3, #8
 8001554:	0a19      	lsrs	r1, r3, #8
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	6a1b      	ldr	r3, [r3, #32]
 800155a:	061a      	lsls	r2, r3, #24
 800155c:	4b01      	ldr	r3, [pc, #4]	; (8001564 <HAL_RCC_OscConfig+0x354>)
 800155e:	430a      	orrs	r2, r1
 8001560:	605a      	str	r2, [r3, #4]
 8001562:	e029      	b.n	80015b8 <HAL_RCC_OscConfig+0x3a8>
 8001564:	40021000 	.word	0x40021000
 8001568:	fffeffff 	.word	0xfffeffff
 800156c:	fffbffff 	.word	0xfffbffff
 8001570:	ffffe0ff 	.word	0xffffe0ff
 8001574:	080062d8 	.word	0x080062d8
 8001578:	20000000 	.word	0x20000000
 800157c:	20000004 	.word	0x20000004
 8001580:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001584:	4bbd      	ldr	r3, [pc, #756]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 8001586:	681a      	ldr	r2, [r3, #0]
 8001588:	4bbc      	ldr	r3, [pc, #752]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 800158a:	49bd      	ldr	r1, [pc, #756]	; (8001880 <HAL_RCC_OscConfig+0x670>)
 800158c:	400a      	ands	r2, r1
 800158e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001590:	f7ff fb8a 	bl	8000ca8 <HAL_GetTick>
 8001594:	0003      	movs	r3, r0
 8001596:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001598:	e008      	b.n	80015ac <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800159a:	f7ff fb85 	bl	8000ca8 <HAL_GetTick>
 800159e:	0002      	movs	r2, r0
 80015a0:	69bb      	ldr	r3, [r7, #24]
 80015a2:	1ad3      	subs	r3, r2, r3
 80015a4:	2b02      	cmp	r3, #2
 80015a6:	d901      	bls.n	80015ac <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 80015a8:	2303      	movs	r3, #3
 80015aa:	e1ea      	b.n	8001982 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80015ac:	4bb3      	ldr	r3, [pc, #716]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	2380      	movs	r3, #128	; 0x80
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	4013      	ands	r3, r2
 80015b6:	d1f0      	bne.n	800159a <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	2208      	movs	r2, #8
 80015be:	4013      	ands	r3, r2
 80015c0:	d036      	beq.n	8001630 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	695b      	ldr	r3, [r3, #20]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d019      	beq.n	80015fe <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015ca:	4bac      	ldr	r3, [pc, #688]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 80015cc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80015ce:	4bab      	ldr	r3, [pc, #684]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 80015d0:	2101      	movs	r1, #1
 80015d2:	430a      	orrs	r2, r1
 80015d4:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015d6:	f7ff fb67 	bl	8000ca8 <HAL_GetTick>
 80015da:	0003      	movs	r3, r0
 80015dc:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80015de:	e008      	b.n	80015f2 <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015e0:	f7ff fb62 	bl	8000ca8 <HAL_GetTick>
 80015e4:	0002      	movs	r2, r0
 80015e6:	69bb      	ldr	r3, [r7, #24]
 80015e8:	1ad3      	subs	r3, r2, r3
 80015ea:	2b02      	cmp	r3, #2
 80015ec:	d901      	bls.n	80015f2 <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 80015ee:	2303      	movs	r3, #3
 80015f0:	e1c7      	b.n	8001982 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80015f2:	4ba2      	ldr	r3, [pc, #648]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 80015f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80015f6:	2202      	movs	r2, #2
 80015f8:	4013      	ands	r3, r2
 80015fa:	d0f1      	beq.n	80015e0 <HAL_RCC_OscConfig+0x3d0>
 80015fc:	e018      	b.n	8001630 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015fe:	4b9f      	ldr	r3, [pc, #636]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 8001600:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001602:	4b9e      	ldr	r3, [pc, #632]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 8001604:	2101      	movs	r1, #1
 8001606:	438a      	bics	r2, r1
 8001608:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800160a:	f7ff fb4d 	bl	8000ca8 <HAL_GetTick>
 800160e:	0003      	movs	r3, r0
 8001610:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001612:	e008      	b.n	8001626 <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001614:	f7ff fb48 	bl	8000ca8 <HAL_GetTick>
 8001618:	0002      	movs	r2, r0
 800161a:	69bb      	ldr	r3, [r7, #24]
 800161c:	1ad3      	subs	r3, r2, r3
 800161e:	2b02      	cmp	r3, #2
 8001620:	d901      	bls.n	8001626 <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8001622:	2303      	movs	r3, #3
 8001624:	e1ad      	b.n	8001982 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001626:	4b95      	ldr	r3, [pc, #596]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 8001628:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800162a:	2202      	movs	r2, #2
 800162c:	4013      	ands	r3, r2
 800162e:	d1f1      	bne.n	8001614 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	2204      	movs	r2, #4
 8001636:	4013      	ands	r3, r2
 8001638:	d100      	bne.n	800163c <HAL_RCC_OscConfig+0x42c>
 800163a:	e0ae      	b.n	800179a <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800163c:	2027      	movs	r0, #39	; 0x27
 800163e:	183b      	adds	r3, r7, r0
 8001640:	2200      	movs	r2, #0
 8001642:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001644:	4b8d      	ldr	r3, [pc, #564]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 8001646:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001648:	2380      	movs	r3, #128	; 0x80
 800164a:	055b      	lsls	r3, r3, #21
 800164c:	4013      	ands	r3, r2
 800164e:	d109      	bne.n	8001664 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001650:	4b8a      	ldr	r3, [pc, #552]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 8001652:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001654:	4b89      	ldr	r3, [pc, #548]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 8001656:	2180      	movs	r1, #128	; 0x80
 8001658:	0549      	lsls	r1, r1, #21
 800165a:	430a      	orrs	r2, r1
 800165c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800165e:	183b      	adds	r3, r7, r0
 8001660:	2201      	movs	r2, #1
 8001662:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001664:	4b87      	ldr	r3, [pc, #540]	; (8001884 <HAL_RCC_OscConfig+0x674>)
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	2380      	movs	r3, #128	; 0x80
 800166a:	005b      	lsls	r3, r3, #1
 800166c:	4013      	ands	r3, r2
 800166e:	d11a      	bne.n	80016a6 <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001670:	4b84      	ldr	r3, [pc, #528]	; (8001884 <HAL_RCC_OscConfig+0x674>)
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	4b83      	ldr	r3, [pc, #524]	; (8001884 <HAL_RCC_OscConfig+0x674>)
 8001676:	2180      	movs	r1, #128	; 0x80
 8001678:	0049      	lsls	r1, r1, #1
 800167a:	430a      	orrs	r2, r1
 800167c:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800167e:	f7ff fb13 	bl	8000ca8 <HAL_GetTick>
 8001682:	0003      	movs	r3, r0
 8001684:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001686:	e008      	b.n	800169a <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001688:	f7ff fb0e 	bl	8000ca8 <HAL_GetTick>
 800168c:	0002      	movs	r2, r0
 800168e:	69bb      	ldr	r3, [r7, #24]
 8001690:	1ad3      	subs	r3, r2, r3
 8001692:	2b64      	cmp	r3, #100	; 0x64
 8001694:	d901      	bls.n	800169a <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8001696:	2303      	movs	r3, #3
 8001698:	e173      	b.n	8001982 <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800169a:	4b7a      	ldr	r3, [pc, #488]	; (8001884 <HAL_RCC_OscConfig+0x674>)
 800169c:	681a      	ldr	r2, [r3, #0]
 800169e:	2380      	movs	r3, #128	; 0x80
 80016a0:	005b      	lsls	r3, r3, #1
 80016a2:	4013      	ands	r3, r2
 80016a4:	d0f0      	beq.n	8001688 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	689a      	ldr	r2, [r3, #8]
 80016aa:	2380      	movs	r3, #128	; 0x80
 80016ac:	005b      	lsls	r3, r3, #1
 80016ae:	429a      	cmp	r2, r3
 80016b0:	d107      	bne.n	80016c2 <HAL_RCC_OscConfig+0x4b2>
 80016b2:	4b72      	ldr	r3, [pc, #456]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 80016b4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80016b6:	4b71      	ldr	r3, [pc, #452]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 80016b8:	2180      	movs	r1, #128	; 0x80
 80016ba:	0049      	lsls	r1, r1, #1
 80016bc:	430a      	orrs	r2, r1
 80016be:	651a      	str	r2, [r3, #80]	; 0x50
 80016c0:	e031      	b.n	8001726 <HAL_RCC_OscConfig+0x516>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	689b      	ldr	r3, [r3, #8]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d10c      	bne.n	80016e4 <HAL_RCC_OscConfig+0x4d4>
 80016ca:	4b6c      	ldr	r3, [pc, #432]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 80016cc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80016ce:	4b6b      	ldr	r3, [pc, #428]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 80016d0:	496b      	ldr	r1, [pc, #428]	; (8001880 <HAL_RCC_OscConfig+0x670>)
 80016d2:	400a      	ands	r2, r1
 80016d4:	651a      	str	r2, [r3, #80]	; 0x50
 80016d6:	4b69      	ldr	r3, [pc, #420]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 80016d8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80016da:	4b68      	ldr	r3, [pc, #416]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 80016dc:	496a      	ldr	r1, [pc, #424]	; (8001888 <HAL_RCC_OscConfig+0x678>)
 80016de:	400a      	ands	r2, r1
 80016e0:	651a      	str	r2, [r3, #80]	; 0x50
 80016e2:	e020      	b.n	8001726 <HAL_RCC_OscConfig+0x516>
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	689a      	ldr	r2, [r3, #8]
 80016e8:	23a0      	movs	r3, #160	; 0xa0
 80016ea:	00db      	lsls	r3, r3, #3
 80016ec:	429a      	cmp	r2, r3
 80016ee:	d10e      	bne.n	800170e <HAL_RCC_OscConfig+0x4fe>
 80016f0:	4b62      	ldr	r3, [pc, #392]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 80016f2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80016f4:	4b61      	ldr	r3, [pc, #388]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 80016f6:	2180      	movs	r1, #128	; 0x80
 80016f8:	00c9      	lsls	r1, r1, #3
 80016fa:	430a      	orrs	r2, r1
 80016fc:	651a      	str	r2, [r3, #80]	; 0x50
 80016fe:	4b5f      	ldr	r3, [pc, #380]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 8001700:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001702:	4b5e      	ldr	r3, [pc, #376]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 8001704:	2180      	movs	r1, #128	; 0x80
 8001706:	0049      	lsls	r1, r1, #1
 8001708:	430a      	orrs	r2, r1
 800170a:	651a      	str	r2, [r3, #80]	; 0x50
 800170c:	e00b      	b.n	8001726 <HAL_RCC_OscConfig+0x516>
 800170e:	4b5b      	ldr	r3, [pc, #364]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 8001710:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001712:	4b5a      	ldr	r3, [pc, #360]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 8001714:	495a      	ldr	r1, [pc, #360]	; (8001880 <HAL_RCC_OscConfig+0x670>)
 8001716:	400a      	ands	r2, r1
 8001718:	651a      	str	r2, [r3, #80]	; 0x50
 800171a:	4b58      	ldr	r3, [pc, #352]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 800171c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800171e:	4b57      	ldr	r3, [pc, #348]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 8001720:	4959      	ldr	r1, [pc, #356]	; (8001888 <HAL_RCC_OscConfig+0x678>)
 8001722:	400a      	ands	r2, r1
 8001724:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d015      	beq.n	800175a <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800172e:	f7ff fabb 	bl	8000ca8 <HAL_GetTick>
 8001732:	0003      	movs	r3, r0
 8001734:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001736:	e009      	b.n	800174c <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001738:	f7ff fab6 	bl	8000ca8 <HAL_GetTick>
 800173c:	0002      	movs	r2, r0
 800173e:	69bb      	ldr	r3, [r7, #24]
 8001740:	1ad3      	subs	r3, r2, r3
 8001742:	4a52      	ldr	r2, [pc, #328]	; (800188c <HAL_RCC_OscConfig+0x67c>)
 8001744:	4293      	cmp	r3, r2
 8001746:	d901      	bls.n	800174c <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8001748:	2303      	movs	r3, #3
 800174a:	e11a      	b.n	8001982 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800174c:	4b4b      	ldr	r3, [pc, #300]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 800174e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001750:	2380      	movs	r3, #128	; 0x80
 8001752:	009b      	lsls	r3, r3, #2
 8001754:	4013      	ands	r3, r2
 8001756:	d0ef      	beq.n	8001738 <HAL_RCC_OscConfig+0x528>
 8001758:	e014      	b.n	8001784 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800175a:	f7ff faa5 	bl	8000ca8 <HAL_GetTick>
 800175e:	0003      	movs	r3, r0
 8001760:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001762:	e009      	b.n	8001778 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001764:	f7ff faa0 	bl	8000ca8 <HAL_GetTick>
 8001768:	0002      	movs	r2, r0
 800176a:	69bb      	ldr	r3, [r7, #24]
 800176c:	1ad3      	subs	r3, r2, r3
 800176e:	4a47      	ldr	r2, [pc, #284]	; (800188c <HAL_RCC_OscConfig+0x67c>)
 8001770:	4293      	cmp	r3, r2
 8001772:	d901      	bls.n	8001778 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8001774:	2303      	movs	r3, #3
 8001776:	e104      	b.n	8001982 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001778:	4b40      	ldr	r3, [pc, #256]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 800177a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800177c:	2380      	movs	r3, #128	; 0x80
 800177e:	009b      	lsls	r3, r3, #2
 8001780:	4013      	ands	r3, r2
 8001782:	d1ef      	bne.n	8001764 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001784:	2327      	movs	r3, #39	; 0x27
 8001786:	18fb      	adds	r3, r7, r3
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	2b01      	cmp	r3, #1
 800178c:	d105      	bne.n	800179a <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800178e:	4b3b      	ldr	r3, [pc, #236]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 8001790:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001792:	4b3a      	ldr	r3, [pc, #232]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 8001794:	493e      	ldr	r1, [pc, #248]	; (8001890 <HAL_RCC_OscConfig+0x680>)
 8001796:	400a      	ands	r2, r1
 8001798:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	2220      	movs	r2, #32
 80017a0:	4013      	ands	r3, r2
 80017a2:	d049      	beq.n	8001838 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	699b      	ldr	r3, [r3, #24]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d026      	beq.n	80017fa <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80017ac:	4b33      	ldr	r3, [pc, #204]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 80017ae:	689a      	ldr	r2, [r3, #8]
 80017b0:	4b32      	ldr	r3, [pc, #200]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 80017b2:	2101      	movs	r1, #1
 80017b4:	430a      	orrs	r2, r1
 80017b6:	609a      	str	r2, [r3, #8]
 80017b8:	4b30      	ldr	r3, [pc, #192]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 80017ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80017bc:	4b2f      	ldr	r3, [pc, #188]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 80017be:	2101      	movs	r1, #1
 80017c0:	430a      	orrs	r2, r1
 80017c2:	635a      	str	r2, [r3, #52]	; 0x34
 80017c4:	4b33      	ldr	r3, [pc, #204]	; (8001894 <HAL_RCC_OscConfig+0x684>)
 80017c6:	6a1a      	ldr	r2, [r3, #32]
 80017c8:	4b32      	ldr	r3, [pc, #200]	; (8001894 <HAL_RCC_OscConfig+0x684>)
 80017ca:	2180      	movs	r1, #128	; 0x80
 80017cc:	0189      	lsls	r1, r1, #6
 80017ce:	430a      	orrs	r2, r1
 80017d0:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017d2:	f7ff fa69 	bl	8000ca8 <HAL_GetTick>
 80017d6:	0003      	movs	r3, r0
 80017d8:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80017da:	e008      	b.n	80017ee <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80017dc:	f7ff fa64 	bl	8000ca8 <HAL_GetTick>
 80017e0:	0002      	movs	r2, r0
 80017e2:	69bb      	ldr	r3, [r7, #24]
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	2b02      	cmp	r3, #2
 80017e8:	d901      	bls.n	80017ee <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 80017ea:	2303      	movs	r3, #3
 80017ec:	e0c9      	b.n	8001982 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80017ee:	4b23      	ldr	r3, [pc, #140]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 80017f0:	689b      	ldr	r3, [r3, #8]
 80017f2:	2202      	movs	r2, #2
 80017f4:	4013      	ands	r3, r2
 80017f6:	d0f1      	beq.n	80017dc <HAL_RCC_OscConfig+0x5cc>
 80017f8:	e01e      	b.n	8001838 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80017fa:	4b20      	ldr	r3, [pc, #128]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 80017fc:	689a      	ldr	r2, [r3, #8]
 80017fe:	4b1f      	ldr	r3, [pc, #124]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 8001800:	2101      	movs	r1, #1
 8001802:	438a      	bics	r2, r1
 8001804:	609a      	str	r2, [r3, #8]
 8001806:	4b23      	ldr	r3, [pc, #140]	; (8001894 <HAL_RCC_OscConfig+0x684>)
 8001808:	6a1a      	ldr	r2, [r3, #32]
 800180a:	4b22      	ldr	r3, [pc, #136]	; (8001894 <HAL_RCC_OscConfig+0x684>)
 800180c:	4922      	ldr	r1, [pc, #136]	; (8001898 <HAL_RCC_OscConfig+0x688>)
 800180e:	400a      	ands	r2, r1
 8001810:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001812:	f7ff fa49 	bl	8000ca8 <HAL_GetTick>
 8001816:	0003      	movs	r3, r0
 8001818:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800181a:	e008      	b.n	800182e <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800181c:	f7ff fa44 	bl	8000ca8 <HAL_GetTick>
 8001820:	0002      	movs	r2, r0
 8001822:	69bb      	ldr	r3, [r7, #24]
 8001824:	1ad3      	subs	r3, r2, r3
 8001826:	2b02      	cmp	r3, #2
 8001828:	d901      	bls.n	800182e <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 800182a:	2303      	movs	r3, #3
 800182c:	e0a9      	b.n	8001982 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800182e:	4b13      	ldr	r3, [pc, #76]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	2202      	movs	r2, #2
 8001834:	4013      	ands	r3, r2
 8001836:	d1f1      	bne.n	800181c <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800183c:	2b00      	cmp	r3, #0
 800183e:	d100      	bne.n	8001842 <HAL_RCC_OscConfig+0x632>
 8001840:	e09e      	b.n	8001980 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001842:	6a3b      	ldr	r3, [r7, #32]
 8001844:	2b0c      	cmp	r3, #12
 8001846:	d100      	bne.n	800184a <HAL_RCC_OscConfig+0x63a>
 8001848:	e077      	b.n	800193a <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800184e:	2b02      	cmp	r3, #2
 8001850:	d158      	bne.n	8001904 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001852:	4b0a      	ldr	r3, [pc, #40]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 8001854:	681a      	ldr	r2, [r3, #0]
 8001856:	4b09      	ldr	r3, [pc, #36]	; (800187c <HAL_RCC_OscConfig+0x66c>)
 8001858:	4910      	ldr	r1, [pc, #64]	; (800189c <HAL_RCC_OscConfig+0x68c>)
 800185a:	400a      	ands	r2, r1
 800185c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800185e:	f7ff fa23 	bl	8000ca8 <HAL_GetTick>
 8001862:	0003      	movs	r3, r0
 8001864:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001866:	e01b      	b.n	80018a0 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001868:	f7ff fa1e 	bl	8000ca8 <HAL_GetTick>
 800186c:	0002      	movs	r2, r0
 800186e:	69bb      	ldr	r3, [r7, #24]
 8001870:	1ad3      	subs	r3, r2, r3
 8001872:	2b02      	cmp	r3, #2
 8001874:	d914      	bls.n	80018a0 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 8001876:	2303      	movs	r3, #3
 8001878:	e083      	b.n	8001982 <HAL_RCC_OscConfig+0x772>
 800187a:	46c0      	nop			; (mov r8, r8)
 800187c:	40021000 	.word	0x40021000
 8001880:	fffffeff 	.word	0xfffffeff
 8001884:	40007000 	.word	0x40007000
 8001888:	fffffbff 	.word	0xfffffbff
 800188c:	00001388 	.word	0x00001388
 8001890:	efffffff 	.word	0xefffffff
 8001894:	40010000 	.word	0x40010000
 8001898:	ffffdfff 	.word	0xffffdfff
 800189c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80018a0:	4b3a      	ldr	r3, [pc, #232]	; (800198c <HAL_RCC_OscConfig+0x77c>)
 80018a2:	681a      	ldr	r2, [r3, #0]
 80018a4:	2380      	movs	r3, #128	; 0x80
 80018a6:	049b      	lsls	r3, r3, #18
 80018a8:	4013      	ands	r3, r2
 80018aa:	d1dd      	bne.n	8001868 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018ac:	4b37      	ldr	r3, [pc, #220]	; (800198c <HAL_RCC_OscConfig+0x77c>)
 80018ae:	68db      	ldr	r3, [r3, #12]
 80018b0:	4a37      	ldr	r2, [pc, #220]	; (8001990 <HAL_RCC_OscConfig+0x780>)
 80018b2:	4013      	ands	r3, r2
 80018b4:	0019      	movs	r1, r3
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018be:	431a      	orrs	r2, r3
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018c4:	431a      	orrs	r2, r3
 80018c6:	4b31      	ldr	r3, [pc, #196]	; (800198c <HAL_RCC_OscConfig+0x77c>)
 80018c8:	430a      	orrs	r2, r1
 80018ca:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018cc:	4b2f      	ldr	r3, [pc, #188]	; (800198c <HAL_RCC_OscConfig+0x77c>)
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	4b2e      	ldr	r3, [pc, #184]	; (800198c <HAL_RCC_OscConfig+0x77c>)
 80018d2:	2180      	movs	r1, #128	; 0x80
 80018d4:	0449      	lsls	r1, r1, #17
 80018d6:	430a      	orrs	r2, r1
 80018d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018da:	f7ff f9e5 	bl	8000ca8 <HAL_GetTick>
 80018de:	0003      	movs	r3, r0
 80018e0:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80018e2:	e008      	b.n	80018f6 <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018e4:	f7ff f9e0 	bl	8000ca8 <HAL_GetTick>
 80018e8:	0002      	movs	r2, r0
 80018ea:	69bb      	ldr	r3, [r7, #24]
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	2b02      	cmp	r3, #2
 80018f0:	d901      	bls.n	80018f6 <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 80018f2:	2303      	movs	r3, #3
 80018f4:	e045      	b.n	8001982 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80018f6:	4b25      	ldr	r3, [pc, #148]	; (800198c <HAL_RCC_OscConfig+0x77c>)
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	2380      	movs	r3, #128	; 0x80
 80018fc:	049b      	lsls	r3, r3, #18
 80018fe:	4013      	ands	r3, r2
 8001900:	d0f0      	beq.n	80018e4 <HAL_RCC_OscConfig+0x6d4>
 8001902:	e03d      	b.n	8001980 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001904:	4b21      	ldr	r3, [pc, #132]	; (800198c <HAL_RCC_OscConfig+0x77c>)
 8001906:	681a      	ldr	r2, [r3, #0]
 8001908:	4b20      	ldr	r3, [pc, #128]	; (800198c <HAL_RCC_OscConfig+0x77c>)
 800190a:	4922      	ldr	r1, [pc, #136]	; (8001994 <HAL_RCC_OscConfig+0x784>)
 800190c:	400a      	ands	r2, r1
 800190e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001910:	f7ff f9ca 	bl	8000ca8 <HAL_GetTick>
 8001914:	0003      	movs	r3, r0
 8001916:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001918:	e008      	b.n	800192c <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800191a:	f7ff f9c5 	bl	8000ca8 <HAL_GetTick>
 800191e:	0002      	movs	r2, r0
 8001920:	69bb      	ldr	r3, [r7, #24]
 8001922:	1ad3      	subs	r3, r2, r3
 8001924:	2b02      	cmp	r3, #2
 8001926:	d901      	bls.n	800192c <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8001928:	2303      	movs	r3, #3
 800192a:	e02a      	b.n	8001982 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800192c:	4b17      	ldr	r3, [pc, #92]	; (800198c <HAL_RCC_OscConfig+0x77c>)
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	2380      	movs	r3, #128	; 0x80
 8001932:	049b      	lsls	r3, r3, #18
 8001934:	4013      	ands	r3, r2
 8001936:	d1f0      	bne.n	800191a <HAL_RCC_OscConfig+0x70a>
 8001938:	e022      	b.n	8001980 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800193e:	2b01      	cmp	r3, #1
 8001940:	d101      	bne.n	8001946 <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 8001942:	2301      	movs	r3, #1
 8001944:	e01d      	b.n	8001982 <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001946:	4b11      	ldr	r3, [pc, #68]	; (800198c <HAL_RCC_OscConfig+0x77c>)
 8001948:	68db      	ldr	r3, [r3, #12]
 800194a:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800194c:	69fa      	ldr	r2, [r7, #28]
 800194e:	2380      	movs	r3, #128	; 0x80
 8001950:	025b      	lsls	r3, r3, #9
 8001952:	401a      	ands	r2, r3
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001958:	429a      	cmp	r2, r3
 800195a:	d10f      	bne.n	800197c <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800195c:	69fa      	ldr	r2, [r7, #28]
 800195e:	23f0      	movs	r3, #240	; 0xf0
 8001960:	039b      	lsls	r3, r3, #14
 8001962:	401a      	ands	r2, r3
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001968:	429a      	cmp	r2, r3
 800196a:	d107      	bne.n	800197c <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800196c:	69fa      	ldr	r2, [r7, #28]
 800196e:	23c0      	movs	r3, #192	; 0xc0
 8001970:	041b      	lsls	r3, r3, #16
 8001972:	401a      	ands	r2, r3
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001978:	429a      	cmp	r2, r3
 800197a:	d001      	beq.n	8001980 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 800197c:	2301      	movs	r3, #1
 800197e:	e000      	b.n	8001982 <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8001980:	2300      	movs	r3, #0
}
 8001982:	0018      	movs	r0, r3
 8001984:	46bd      	mov	sp, r7
 8001986:	b00a      	add	sp, #40	; 0x28
 8001988:	bdb0      	pop	{r4, r5, r7, pc}
 800198a:	46c0      	nop			; (mov r8, r8)
 800198c:	40021000 	.word	0x40021000
 8001990:	ff02ffff 	.word	0xff02ffff
 8001994:	feffffff 	.word	0xfeffffff

08001998 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001998:	b5b0      	push	{r4, r5, r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d101      	bne.n	80019ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019a8:	2301      	movs	r3, #1
 80019aa:	e128      	b.n	8001bfe <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80019ac:	4b96      	ldr	r3, [pc, #600]	; (8001c08 <HAL_RCC_ClockConfig+0x270>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	2201      	movs	r2, #1
 80019b2:	4013      	ands	r3, r2
 80019b4:	683a      	ldr	r2, [r7, #0]
 80019b6:	429a      	cmp	r2, r3
 80019b8:	d91e      	bls.n	80019f8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ba:	4b93      	ldr	r3, [pc, #588]	; (8001c08 <HAL_RCC_ClockConfig+0x270>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	2201      	movs	r2, #1
 80019c0:	4393      	bics	r3, r2
 80019c2:	0019      	movs	r1, r3
 80019c4:	4b90      	ldr	r3, [pc, #576]	; (8001c08 <HAL_RCC_ClockConfig+0x270>)
 80019c6:	683a      	ldr	r2, [r7, #0]
 80019c8:	430a      	orrs	r2, r1
 80019ca:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80019cc:	f7ff f96c 	bl	8000ca8 <HAL_GetTick>
 80019d0:	0003      	movs	r3, r0
 80019d2:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019d4:	e009      	b.n	80019ea <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019d6:	f7ff f967 	bl	8000ca8 <HAL_GetTick>
 80019da:	0002      	movs	r2, r0
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	1ad3      	subs	r3, r2, r3
 80019e0:	4a8a      	ldr	r2, [pc, #552]	; (8001c0c <HAL_RCC_ClockConfig+0x274>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d901      	bls.n	80019ea <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80019e6:	2303      	movs	r3, #3
 80019e8:	e109      	b.n	8001bfe <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019ea:	4b87      	ldr	r3, [pc, #540]	; (8001c08 <HAL_RCC_ClockConfig+0x270>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	2201      	movs	r2, #1
 80019f0:	4013      	ands	r3, r2
 80019f2:	683a      	ldr	r2, [r7, #0]
 80019f4:	429a      	cmp	r2, r3
 80019f6:	d1ee      	bne.n	80019d6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	2202      	movs	r2, #2
 80019fe:	4013      	ands	r3, r2
 8001a00:	d009      	beq.n	8001a16 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a02:	4b83      	ldr	r3, [pc, #524]	; (8001c10 <HAL_RCC_ClockConfig+0x278>)
 8001a04:	68db      	ldr	r3, [r3, #12]
 8001a06:	22f0      	movs	r2, #240	; 0xf0
 8001a08:	4393      	bics	r3, r2
 8001a0a:	0019      	movs	r1, r3
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	689a      	ldr	r2, [r3, #8]
 8001a10:	4b7f      	ldr	r3, [pc, #508]	; (8001c10 <HAL_RCC_ClockConfig+0x278>)
 8001a12:	430a      	orrs	r2, r1
 8001a14:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	d100      	bne.n	8001a22 <HAL_RCC_ClockConfig+0x8a>
 8001a20:	e089      	b.n	8001b36 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	2b02      	cmp	r3, #2
 8001a28:	d107      	bne.n	8001a3a <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001a2a:	4b79      	ldr	r3, [pc, #484]	; (8001c10 <HAL_RCC_ClockConfig+0x278>)
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	2380      	movs	r3, #128	; 0x80
 8001a30:	029b      	lsls	r3, r3, #10
 8001a32:	4013      	ands	r3, r2
 8001a34:	d120      	bne.n	8001a78 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001a36:	2301      	movs	r3, #1
 8001a38:	e0e1      	b.n	8001bfe <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	2b03      	cmp	r3, #3
 8001a40:	d107      	bne.n	8001a52 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001a42:	4b73      	ldr	r3, [pc, #460]	; (8001c10 <HAL_RCC_ClockConfig+0x278>)
 8001a44:	681a      	ldr	r2, [r3, #0]
 8001a46:	2380      	movs	r3, #128	; 0x80
 8001a48:	049b      	lsls	r3, r3, #18
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	d114      	bne.n	8001a78 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e0d5      	b.n	8001bfe <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	2b01      	cmp	r3, #1
 8001a58:	d106      	bne.n	8001a68 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a5a:	4b6d      	ldr	r3, [pc, #436]	; (8001c10 <HAL_RCC_ClockConfig+0x278>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	2204      	movs	r2, #4
 8001a60:	4013      	ands	r3, r2
 8001a62:	d109      	bne.n	8001a78 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001a64:	2301      	movs	r3, #1
 8001a66:	e0ca      	b.n	8001bfe <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001a68:	4b69      	ldr	r3, [pc, #420]	; (8001c10 <HAL_RCC_ClockConfig+0x278>)
 8001a6a:	681a      	ldr	r2, [r3, #0]
 8001a6c:	2380      	movs	r3, #128	; 0x80
 8001a6e:	009b      	lsls	r3, r3, #2
 8001a70:	4013      	ands	r3, r2
 8001a72:	d101      	bne.n	8001a78 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001a74:	2301      	movs	r3, #1
 8001a76:	e0c2      	b.n	8001bfe <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a78:	4b65      	ldr	r3, [pc, #404]	; (8001c10 <HAL_RCC_ClockConfig+0x278>)
 8001a7a:	68db      	ldr	r3, [r3, #12]
 8001a7c:	2203      	movs	r2, #3
 8001a7e:	4393      	bics	r3, r2
 8001a80:	0019      	movs	r1, r3
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	685a      	ldr	r2, [r3, #4]
 8001a86:	4b62      	ldr	r3, [pc, #392]	; (8001c10 <HAL_RCC_ClockConfig+0x278>)
 8001a88:	430a      	orrs	r2, r1
 8001a8a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a8c:	f7ff f90c 	bl	8000ca8 <HAL_GetTick>
 8001a90:	0003      	movs	r3, r0
 8001a92:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	2b02      	cmp	r3, #2
 8001a9a:	d111      	bne.n	8001ac0 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a9c:	e009      	b.n	8001ab2 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a9e:	f7ff f903 	bl	8000ca8 <HAL_GetTick>
 8001aa2:	0002      	movs	r2, r0
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	1ad3      	subs	r3, r2, r3
 8001aa8:	4a58      	ldr	r2, [pc, #352]	; (8001c0c <HAL_RCC_ClockConfig+0x274>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d901      	bls.n	8001ab2 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	e0a5      	b.n	8001bfe <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ab2:	4b57      	ldr	r3, [pc, #348]	; (8001c10 <HAL_RCC_ClockConfig+0x278>)
 8001ab4:	68db      	ldr	r3, [r3, #12]
 8001ab6:	220c      	movs	r2, #12
 8001ab8:	4013      	ands	r3, r2
 8001aba:	2b08      	cmp	r3, #8
 8001abc:	d1ef      	bne.n	8001a9e <HAL_RCC_ClockConfig+0x106>
 8001abe:	e03a      	b.n	8001b36 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	2b03      	cmp	r3, #3
 8001ac6:	d111      	bne.n	8001aec <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ac8:	e009      	b.n	8001ade <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001aca:	f7ff f8ed 	bl	8000ca8 <HAL_GetTick>
 8001ace:	0002      	movs	r2, r0
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	1ad3      	subs	r3, r2, r3
 8001ad4:	4a4d      	ldr	r2, [pc, #308]	; (8001c0c <HAL_RCC_ClockConfig+0x274>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d901      	bls.n	8001ade <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001ada:	2303      	movs	r3, #3
 8001adc:	e08f      	b.n	8001bfe <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ade:	4b4c      	ldr	r3, [pc, #304]	; (8001c10 <HAL_RCC_ClockConfig+0x278>)
 8001ae0:	68db      	ldr	r3, [r3, #12]
 8001ae2:	220c      	movs	r2, #12
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	2b0c      	cmp	r3, #12
 8001ae8:	d1ef      	bne.n	8001aca <HAL_RCC_ClockConfig+0x132>
 8001aea:	e024      	b.n	8001b36 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	2b01      	cmp	r3, #1
 8001af2:	d11b      	bne.n	8001b2c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001af4:	e009      	b.n	8001b0a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001af6:	f7ff f8d7 	bl	8000ca8 <HAL_GetTick>
 8001afa:	0002      	movs	r2, r0
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	1ad3      	subs	r3, r2, r3
 8001b00:	4a42      	ldr	r2, [pc, #264]	; (8001c0c <HAL_RCC_ClockConfig+0x274>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d901      	bls.n	8001b0a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001b06:	2303      	movs	r3, #3
 8001b08:	e079      	b.n	8001bfe <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b0a:	4b41      	ldr	r3, [pc, #260]	; (8001c10 <HAL_RCC_ClockConfig+0x278>)
 8001b0c:	68db      	ldr	r3, [r3, #12]
 8001b0e:	220c      	movs	r2, #12
 8001b10:	4013      	ands	r3, r2
 8001b12:	2b04      	cmp	r3, #4
 8001b14:	d1ef      	bne.n	8001af6 <HAL_RCC_ClockConfig+0x15e>
 8001b16:	e00e      	b.n	8001b36 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b18:	f7ff f8c6 	bl	8000ca8 <HAL_GetTick>
 8001b1c:	0002      	movs	r2, r0
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	4a3a      	ldr	r2, [pc, #232]	; (8001c0c <HAL_RCC_ClockConfig+0x274>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d901      	bls.n	8001b2c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001b28:	2303      	movs	r3, #3
 8001b2a:	e068      	b.n	8001bfe <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001b2c:	4b38      	ldr	r3, [pc, #224]	; (8001c10 <HAL_RCC_ClockConfig+0x278>)
 8001b2e:	68db      	ldr	r3, [r3, #12]
 8001b30:	220c      	movs	r2, #12
 8001b32:	4013      	ands	r3, r2
 8001b34:	d1f0      	bne.n	8001b18 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b36:	4b34      	ldr	r3, [pc, #208]	; (8001c08 <HAL_RCC_ClockConfig+0x270>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	683a      	ldr	r2, [r7, #0]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d21e      	bcs.n	8001b82 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b44:	4b30      	ldr	r3, [pc, #192]	; (8001c08 <HAL_RCC_ClockConfig+0x270>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	2201      	movs	r2, #1
 8001b4a:	4393      	bics	r3, r2
 8001b4c:	0019      	movs	r1, r3
 8001b4e:	4b2e      	ldr	r3, [pc, #184]	; (8001c08 <HAL_RCC_ClockConfig+0x270>)
 8001b50:	683a      	ldr	r2, [r7, #0]
 8001b52:	430a      	orrs	r2, r1
 8001b54:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001b56:	f7ff f8a7 	bl	8000ca8 <HAL_GetTick>
 8001b5a:	0003      	movs	r3, r0
 8001b5c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b5e:	e009      	b.n	8001b74 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b60:	f7ff f8a2 	bl	8000ca8 <HAL_GetTick>
 8001b64:	0002      	movs	r2, r0
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	1ad3      	subs	r3, r2, r3
 8001b6a:	4a28      	ldr	r2, [pc, #160]	; (8001c0c <HAL_RCC_ClockConfig+0x274>)
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d901      	bls.n	8001b74 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001b70:	2303      	movs	r3, #3
 8001b72:	e044      	b.n	8001bfe <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b74:	4b24      	ldr	r3, [pc, #144]	; (8001c08 <HAL_RCC_ClockConfig+0x270>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	2201      	movs	r2, #1
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	683a      	ldr	r2, [r7, #0]
 8001b7e:	429a      	cmp	r2, r3
 8001b80:	d1ee      	bne.n	8001b60 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	2204      	movs	r2, #4
 8001b88:	4013      	ands	r3, r2
 8001b8a:	d009      	beq.n	8001ba0 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b8c:	4b20      	ldr	r3, [pc, #128]	; (8001c10 <HAL_RCC_ClockConfig+0x278>)
 8001b8e:	68db      	ldr	r3, [r3, #12]
 8001b90:	4a20      	ldr	r2, [pc, #128]	; (8001c14 <HAL_RCC_ClockConfig+0x27c>)
 8001b92:	4013      	ands	r3, r2
 8001b94:	0019      	movs	r1, r3
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	68da      	ldr	r2, [r3, #12]
 8001b9a:	4b1d      	ldr	r3, [pc, #116]	; (8001c10 <HAL_RCC_ClockConfig+0x278>)
 8001b9c:	430a      	orrs	r2, r1
 8001b9e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	2208      	movs	r2, #8
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	d00a      	beq.n	8001bc0 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001baa:	4b19      	ldr	r3, [pc, #100]	; (8001c10 <HAL_RCC_ClockConfig+0x278>)
 8001bac:	68db      	ldr	r3, [r3, #12]
 8001bae:	4a1a      	ldr	r2, [pc, #104]	; (8001c18 <HAL_RCC_ClockConfig+0x280>)
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	0019      	movs	r1, r3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	691b      	ldr	r3, [r3, #16]
 8001bb8:	00da      	lsls	r2, r3, #3
 8001bba:	4b15      	ldr	r3, [pc, #84]	; (8001c10 <HAL_RCC_ClockConfig+0x278>)
 8001bbc:	430a      	orrs	r2, r1
 8001bbe:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001bc0:	f000 f832 	bl	8001c28 <HAL_RCC_GetSysClockFreq>
 8001bc4:	0001      	movs	r1, r0
 8001bc6:	4b12      	ldr	r3, [pc, #72]	; (8001c10 <HAL_RCC_ClockConfig+0x278>)
 8001bc8:	68db      	ldr	r3, [r3, #12]
 8001bca:	091b      	lsrs	r3, r3, #4
 8001bcc:	220f      	movs	r2, #15
 8001bce:	4013      	ands	r3, r2
 8001bd0:	4a12      	ldr	r2, [pc, #72]	; (8001c1c <HAL_RCC_ClockConfig+0x284>)
 8001bd2:	5cd3      	ldrb	r3, [r2, r3]
 8001bd4:	000a      	movs	r2, r1
 8001bd6:	40da      	lsrs	r2, r3
 8001bd8:	4b11      	ldr	r3, [pc, #68]	; (8001c20 <HAL_RCC_ClockConfig+0x288>)
 8001bda:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001bdc:	4b11      	ldr	r3, [pc, #68]	; (8001c24 <HAL_RCC_ClockConfig+0x28c>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	250b      	movs	r5, #11
 8001be2:	197c      	adds	r4, r7, r5
 8001be4:	0018      	movs	r0, r3
 8001be6:	f7fe ff2b 	bl	8000a40 <HAL_InitTick>
 8001bea:	0003      	movs	r3, r0
 8001bec:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001bee:	197b      	adds	r3, r7, r5
 8001bf0:	781b      	ldrb	r3, [r3, #0]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d002      	beq.n	8001bfc <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001bf6:	197b      	adds	r3, r7, r5
 8001bf8:	781b      	ldrb	r3, [r3, #0]
 8001bfa:	e000      	b.n	8001bfe <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001bfc:	2300      	movs	r3, #0
}
 8001bfe:	0018      	movs	r0, r3
 8001c00:	46bd      	mov	sp, r7
 8001c02:	b004      	add	sp, #16
 8001c04:	bdb0      	pop	{r4, r5, r7, pc}
 8001c06:	46c0      	nop			; (mov r8, r8)
 8001c08:	40022000 	.word	0x40022000
 8001c0c:	00001388 	.word	0x00001388
 8001c10:	40021000 	.word	0x40021000
 8001c14:	fffff8ff 	.word	0xfffff8ff
 8001c18:	ffffc7ff 	.word	0xffffc7ff
 8001c1c:	080062d8 	.word	0x080062d8
 8001c20:	20000000 	.word	0x20000000
 8001c24:	20000004 	.word	0x20000004

08001c28 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c28:	b5b0      	push	{r4, r5, r7, lr}
 8001c2a:	b08e      	sub	sp, #56	; 0x38
 8001c2c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001c2e:	4b4c      	ldr	r3, [pc, #304]	; (8001d60 <HAL_RCC_GetSysClockFreq+0x138>)
 8001c30:	68db      	ldr	r3, [r3, #12]
 8001c32:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001c34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c36:	230c      	movs	r3, #12
 8001c38:	4013      	ands	r3, r2
 8001c3a:	2b0c      	cmp	r3, #12
 8001c3c:	d014      	beq.n	8001c68 <HAL_RCC_GetSysClockFreq+0x40>
 8001c3e:	d900      	bls.n	8001c42 <HAL_RCC_GetSysClockFreq+0x1a>
 8001c40:	e07b      	b.n	8001d3a <HAL_RCC_GetSysClockFreq+0x112>
 8001c42:	2b04      	cmp	r3, #4
 8001c44:	d002      	beq.n	8001c4c <HAL_RCC_GetSysClockFreq+0x24>
 8001c46:	2b08      	cmp	r3, #8
 8001c48:	d00b      	beq.n	8001c62 <HAL_RCC_GetSysClockFreq+0x3a>
 8001c4a:	e076      	b.n	8001d3a <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001c4c:	4b44      	ldr	r3, [pc, #272]	; (8001d60 <HAL_RCC_GetSysClockFreq+0x138>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	2210      	movs	r2, #16
 8001c52:	4013      	ands	r3, r2
 8001c54:	d002      	beq.n	8001c5c <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001c56:	4b43      	ldr	r3, [pc, #268]	; (8001d64 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001c58:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001c5a:	e07c      	b.n	8001d56 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8001c5c:	4b42      	ldr	r3, [pc, #264]	; (8001d68 <HAL_RCC_GetSysClockFreq+0x140>)
 8001c5e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001c60:	e079      	b.n	8001d56 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001c62:	4b42      	ldr	r3, [pc, #264]	; (8001d6c <HAL_RCC_GetSysClockFreq+0x144>)
 8001c64:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001c66:	e076      	b.n	8001d56 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001c68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c6a:	0c9a      	lsrs	r2, r3, #18
 8001c6c:	230f      	movs	r3, #15
 8001c6e:	401a      	ands	r2, r3
 8001c70:	4b3f      	ldr	r3, [pc, #252]	; (8001d70 <HAL_RCC_GetSysClockFreq+0x148>)
 8001c72:	5c9b      	ldrb	r3, [r3, r2]
 8001c74:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001c76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c78:	0d9a      	lsrs	r2, r3, #22
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	3301      	adds	r3, #1
 8001c80:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c82:	4b37      	ldr	r3, [pc, #220]	; (8001d60 <HAL_RCC_GetSysClockFreq+0x138>)
 8001c84:	68da      	ldr	r2, [r3, #12]
 8001c86:	2380      	movs	r3, #128	; 0x80
 8001c88:	025b      	lsls	r3, r3, #9
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	d01a      	beq.n	8001cc4 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001c8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c90:	61bb      	str	r3, [r7, #24]
 8001c92:	2300      	movs	r3, #0
 8001c94:	61fb      	str	r3, [r7, #28]
 8001c96:	4a35      	ldr	r2, [pc, #212]	; (8001d6c <HAL_RCC_GetSysClockFreq+0x144>)
 8001c98:	2300      	movs	r3, #0
 8001c9a:	69b8      	ldr	r0, [r7, #24]
 8001c9c:	69f9      	ldr	r1, [r7, #28]
 8001c9e:	f7fe faf1 	bl	8000284 <__aeabi_lmul>
 8001ca2:	0002      	movs	r2, r0
 8001ca4:	000b      	movs	r3, r1
 8001ca6:	0010      	movs	r0, r2
 8001ca8:	0019      	movs	r1, r3
 8001caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cac:	613b      	str	r3, [r7, #16]
 8001cae:	2300      	movs	r3, #0
 8001cb0:	617b      	str	r3, [r7, #20]
 8001cb2:	693a      	ldr	r2, [r7, #16]
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	f7fe fac5 	bl	8000244 <__aeabi_uldivmod>
 8001cba:	0002      	movs	r2, r0
 8001cbc:	000b      	movs	r3, r1
 8001cbe:	0013      	movs	r3, r2
 8001cc0:	637b      	str	r3, [r7, #52]	; 0x34
 8001cc2:	e037      	b.n	8001d34 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001cc4:	4b26      	ldr	r3, [pc, #152]	; (8001d60 <HAL_RCC_GetSysClockFreq+0x138>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	2210      	movs	r2, #16
 8001cca:	4013      	ands	r3, r2
 8001ccc:	d01a      	beq.n	8001d04 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001cce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cd0:	60bb      	str	r3, [r7, #8]
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	60fb      	str	r3, [r7, #12]
 8001cd6:	4a23      	ldr	r2, [pc, #140]	; (8001d64 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001cd8:	2300      	movs	r3, #0
 8001cda:	68b8      	ldr	r0, [r7, #8]
 8001cdc:	68f9      	ldr	r1, [r7, #12]
 8001cde:	f7fe fad1 	bl	8000284 <__aeabi_lmul>
 8001ce2:	0002      	movs	r2, r0
 8001ce4:	000b      	movs	r3, r1
 8001ce6:	0010      	movs	r0, r2
 8001ce8:	0019      	movs	r1, r3
 8001cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cec:	603b      	str	r3, [r7, #0]
 8001cee:	2300      	movs	r3, #0
 8001cf0:	607b      	str	r3, [r7, #4]
 8001cf2:	683a      	ldr	r2, [r7, #0]
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	f7fe faa5 	bl	8000244 <__aeabi_uldivmod>
 8001cfa:	0002      	movs	r2, r0
 8001cfc:	000b      	movs	r3, r1
 8001cfe:	0013      	movs	r3, r2
 8001d00:	637b      	str	r3, [r7, #52]	; 0x34
 8001d02:	e017      	b.n	8001d34 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d06:	0018      	movs	r0, r3
 8001d08:	2300      	movs	r3, #0
 8001d0a:	0019      	movs	r1, r3
 8001d0c:	4a16      	ldr	r2, [pc, #88]	; (8001d68 <HAL_RCC_GetSysClockFreq+0x140>)
 8001d0e:	2300      	movs	r3, #0
 8001d10:	f7fe fab8 	bl	8000284 <__aeabi_lmul>
 8001d14:	0002      	movs	r2, r0
 8001d16:	000b      	movs	r3, r1
 8001d18:	0010      	movs	r0, r2
 8001d1a:	0019      	movs	r1, r3
 8001d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d1e:	001c      	movs	r4, r3
 8001d20:	2300      	movs	r3, #0
 8001d22:	001d      	movs	r5, r3
 8001d24:	0022      	movs	r2, r4
 8001d26:	002b      	movs	r3, r5
 8001d28:	f7fe fa8c 	bl	8000244 <__aeabi_uldivmod>
 8001d2c:	0002      	movs	r2, r0
 8001d2e:	000b      	movs	r3, r1
 8001d30:	0013      	movs	r3, r2
 8001d32:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8001d34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d36:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001d38:	e00d      	b.n	8001d56 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001d3a:	4b09      	ldr	r3, [pc, #36]	; (8001d60 <HAL_RCC_GetSysClockFreq+0x138>)
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	0b5b      	lsrs	r3, r3, #13
 8001d40:	2207      	movs	r2, #7
 8001d42:	4013      	ands	r3, r2
 8001d44:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001d46:	6a3b      	ldr	r3, [r7, #32]
 8001d48:	3301      	adds	r3, #1
 8001d4a:	2280      	movs	r2, #128	; 0x80
 8001d4c:	0212      	lsls	r2, r2, #8
 8001d4e:	409a      	lsls	r2, r3
 8001d50:	0013      	movs	r3, r2
 8001d52:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001d54:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001d56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001d58:	0018      	movs	r0, r3
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	b00e      	add	sp, #56	; 0x38
 8001d5e:	bdb0      	pop	{r4, r5, r7, pc}
 8001d60:	40021000 	.word	0x40021000
 8001d64:	003d0900 	.word	0x003d0900
 8001d68:	00f42400 	.word	0x00f42400
 8001d6c:	007a1200 	.word	0x007a1200
 8001d70:	080062f0 	.word	0x080062f0

08001d74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d78:	4b02      	ldr	r3, [pc, #8]	; (8001d84 <HAL_RCC_GetHCLKFreq+0x10>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
}
 8001d7c:	0018      	movs	r0, r3
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	46c0      	nop			; (mov r8, r8)
 8001d84:	20000000 	.word	0x20000000

08001d88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d8c:	f7ff fff2 	bl	8001d74 <HAL_RCC_GetHCLKFreq>
 8001d90:	0001      	movs	r1, r0
 8001d92:	4b06      	ldr	r3, [pc, #24]	; (8001dac <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d94:	68db      	ldr	r3, [r3, #12]
 8001d96:	0a1b      	lsrs	r3, r3, #8
 8001d98:	2207      	movs	r2, #7
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	4a04      	ldr	r2, [pc, #16]	; (8001db0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001d9e:	5cd3      	ldrb	r3, [r2, r3]
 8001da0:	40d9      	lsrs	r1, r3
 8001da2:	000b      	movs	r3, r1
}
 8001da4:	0018      	movs	r0, r3
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	46c0      	nop			; (mov r8, r8)
 8001dac:	40021000 	.word	0x40021000
 8001db0:	080062e8 	.word	0x080062e8

08001db4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001db8:	f7ff ffdc 	bl	8001d74 <HAL_RCC_GetHCLKFreq>
 8001dbc:	0001      	movs	r1, r0
 8001dbe:	4b06      	ldr	r3, [pc, #24]	; (8001dd8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001dc0:	68db      	ldr	r3, [r3, #12]
 8001dc2:	0adb      	lsrs	r3, r3, #11
 8001dc4:	2207      	movs	r2, #7
 8001dc6:	4013      	ands	r3, r2
 8001dc8:	4a04      	ldr	r2, [pc, #16]	; (8001ddc <HAL_RCC_GetPCLK2Freq+0x28>)
 8001dca:	5cd3      	ldrb	r3, [r2, r3]
 8001dcc:	40d9      	lsrs	r1, r3
 8001dce:	000b      	movs	r3, r1
}
 8001dd0:	0018      	movs	r0, r3
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	46c0      	nop			; (mov r8, r8)
 8001dd8:	40021000 	.word	0x40021000
 8001ddc:	080062e8 	.word	0x080062e8

08001de0 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	220f      	movs	r2, #15
 8001dee:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001df0:	4b12      	ldr	r3, [pc, #72]	; (8001e3c <HAL_RCC_GetClockConfig+0x5c>)
 8001df2:	68db      	ldr	r3, [r3, #12]
 8001df4:	2203      	movs	r2, #3
 8001df6:	401a      	ands	r2, r3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001dfc:	4b0f      	ldr	r3, [pc, #60]	; (8001e3c <HAL_RCC_GetClockConfig+0x5c>)
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	22f0      	movs	r2, #240	; 0xf0
 8001e02:	401a      	ands	r2, r3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001e08:	4b0c      	ldr	r3, [pc, #48]	; (8001e3c <HAL_RCC_GetClockConfig+0x5c>)
 8001e0a:	68da      	ldr	r2, [r3, #12]
 8001e0c:	23e0      	movs	r3, #224	; 0xe0
 8001e0e:	00db      	lsls	r3, r3, #3
 8001e10:	401a      	ands	r2, r3
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001e16:	4b09      	ldr	r3, [pc, #36]	; (8001e3c <HAL_RCC_GetClockConfig+0x5c>)
 8001e18:	68db      	ldr	r3, [r3, #12]
 8001e1a:	08da      	lsrs	r2, r3, #3
 8001e1c:	23e0      	movs	r3, #224	; 0xe0
 8001e1e:	00db      	lsls	r3, r3, #3
 8001e20:	401a      	ands	r2, r3
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001e26:	4b06      	ldr	r3, [pc, #24]	; (8001e40 <HAL_RCC_GetClockConfig+0x60>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	401a      	ands	r2, r3
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	601a      	str	r2, [r3, #0]
}
 8001e32:	46c0      	nop			; (mov r8, r8)
 8001e34:	46bd      	mov	sp, r7
 8001e36:	b002      	add	sp, #8
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	46c0      	nop			; (mov r8, r8)
 8001e3c:	40021000 	.word	0x40021000
 8001e40:	40022000 	.word	0x40022000

08001e44 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b086      	sub	sp, #24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001e4c:	2317      	movs	r3, #23
 8001e4e:	18fb      	adds	r3, r7, r3
 8001e50:	2200      	movs	r2, #0
 8001e52:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	2220      	movs	r2, #32
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	d106      	bne.n	8001e6c <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	2380      	movs	r3, #128	; 0x80
 8001e64:	011b      	lsls	r3, r3, #4
 8001e66:	4013      	ands	r3, r2
 8001e68:	d100      	bne.n	8001e6c <HAL_RCCEx_PeriphCLKConfig+0x28>
 8001e6a:	e104      	b.n	8002076 <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e6c:	4bb1      	ldr	r3, [pc, #708]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001e6e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e70:	2380      	movs	r3, #128	; 0x80
 8001e72:	055b      	lsls	r3, r3, #21
 8001e74:	4013      	ands	r3, r2
 8001e76:	d10a      	bne.n	8001e8e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e78:	4bae      	ldr	r3, [pc, #696]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001e7a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e7c:	4bad      	ldr	r3, [pc, #692]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001e7e:	2180      	movs	r1, #128	; 0x80
 8001e80:	0549      	lsls	r1, r1, #21
 8001e82:	430a      	orrs	r2, r1
 8001e84:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001e86:	2317      	movs	r3, #23
 8001e88:	18fb      	adds	r3, r7, r3
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e8e:	4baa      	ldr	r3, [pc, #680]	; (8002138 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8001e90:	681a      	ldr	r2, [r3, #0]
 8001e92:	2380      	movs	r3, #128	; 0x80
 8001e94:	005b      	lsls	r3, r3, #1
 8001e96:	4013      	ands	r3, r2
 8001e98:	d11a      	bne.n	8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e9a:	4ba7      	ldr	r3, [pc, #668]	; (8002138 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8001e9c:	681a      	ldr	r2, [r3, #0]
 8001e9e:	4ba6      	ldr	r3, [pc, #664]	; (8002138 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8001ea0:	2180      	movs	r1, #128	; 0x80
 8001ea2:	0049      	lsls	r1, r1, #1
 8001ea4:	430a      	orrs	r2, r1
 8001ea6:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ea8:	f7fe fefe 	bl	8000ca8 <HAL_GetTick>
 8001eac:	0003      	movs	r3, r0
 8001eae:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001eb0:	e008      	b.n	8001ec4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001eb2:	f7fe fef9 	bl	8000ca8 <HAL_GetTick>
 8001eb6:	0002      	movs	r2, r0
 8001eb8:	693b      	ldr	r3, [r7, #16]
 8001eba:	1ad3      	subs	r3, r2, r3
 8001ebc:	2b64      	cmp	r3, #100	; 0x64
 8001ebe:	d901      	bls.n	8001ec4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8001ec0:	2303      	movs	r3, #3
 8001ec2:	e133      	b.n	800212c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ec4:	4b9c      	ldr	r3, [pc, #624]	; (8002138 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8001ec6:	681a      	ldr	r2, [r3, #0]
 8001ec8:	2380      	movs	r3, #128	; 0x80
 8001eca:	005b      	lsls	r3, r3, #1
 8001ecc:	4013      	ands	r3, r2
 8001ece:	d0f0      	beq.n	8001eb2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001ed0:	4b98      	ldr	r3, [pc, #608]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	23c0      	movs	r3, #192	; 0xc0
 8001ed6:	039b      	lsls	r3, r3, #14
 8001ed8:	4013      	ands	r3, r2
 8001eda:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	685a      	ldr	r2, [r3, #4]
 8001ee0:	23c0      	movs	r3, #192	; 0xc0
 8001ee2:	039b      	lsls	r3, r3, #14
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	68fa      	ldr	r2, [r7, #12]
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	d107      	bne.n	8001efc <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	689a      	ldr	r2, [r3, #8]
 8001ef0:	23c0      	movs	r3, #192	; 0xc0
 8001ef2:	039b      	lsls	r3, r3, #14
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	68fa      	ldr	r2, [r7, #12]
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	d013      	beq.n	8001f24 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	685a      	ldr	r2, [r3, #4]
 8001f00:	23c0      	movs	r3, #192	; 0xc0
 8001f02:	029b      	lsls	r3, r3, #10
 8001f04:	401a      	ands	r2, r3
 8001f06:	23c0      	movs	r3, #192	; 0xc0
 8001f08:	029b      	lsls	r3, r3, #10
 8001f0a:	429a      	cmp	r2, r3
 8001f0c:	d10a      	bne.n	8001f24 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001f0e:	4b89      	ldr	r3, [pc, #548]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	2380      	movs	r3, #128	; 0x80
 8001f14:	029b      	lsls	r3, r3, #10
 8001f16:	401a      	ands	r2, r3
 8001f18:	2380      	movs	r3, #128	; 0x80
 8001f1a:	029b      	lsls	r3, r3, #10
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	d101      	bne.n	8001f24 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	e103      	b.n	800212c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001f24:	4b83      	ldr	r3, [pc, #524]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f26:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f28:	23c0      	movs	r3, #192	; 0xc0
 8001f2a:	029b      	lsls	r3, r3, #10
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d049      	beq.n	8001fca <HAL_RCCEx_PeriphCLKConfig+0x186>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	685a      	ldr	r2, [r3, #4]
 8001f3a:	23c0      	movs	r3, #192	; 0xc0
 8001f3c:	029b      	lsls	r3, r3, #10
 8001f3e:	4013      	ands	r3, r2
 8001f40:	68fa      	ldr	r2, [r7, #12]
 8001f42:	429a      	cmp	r2, r3
 8001f44:	d004      	beq.n	8001f50 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	2220      	movs	r2, #32
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	d10d      	bne.n	8001f6c <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	689a      	ldr	r2, [r3, #8]
 8001f54:	23c0      	movs	r3, #192	; 0xc0
 8001f56:	029b      	lsls	r3, r3, #10
 8001f58:	4013      	ands	r3, r2
 8001f5a:	68fa      	ldr	r2, [r7, #12]
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	d034      	beq.n	8001fca <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	2380      	movs	r3, #128	; 0x80
 8001f66:	011b      	lsls	r3, r3, #4
 8001f68:	4013      	ands	r3, r2
 8001f6a:	d02e      	beq.n	8001fca <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001f6c:	4b71      	ldr	r3, [pc, #452]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f70:	4a72      	ldr	r2, [pc, #456]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001f72:	4013      	ands	r3, r2
 8001f74:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001f76:	4b6f      	ldr	r3, [pc, #444]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f78:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f7a:	4b6e      	ldr	r3, [pc, #440]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f7c:	2180      	movs	r1, #128	; 0x80
 8001f7e:	0309      	lsls	r1, r1, #12
 8001f80:	430a      	orrs	r2, r1
 8001f82:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001f84:	4b6b      	ldr	r3, [pc, #428]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f86:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f88:	4b6a      	ldr	r3, [pc, #424]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f8a:	496d      	ldr	r1, [pc, #436]	; (8002140 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8001f8c:	400a      	ands	r2, r1
 8001f8e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001f90:	4b68      	ldr	r3, [pc, #416]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f92:	68fa      	ldr	r2, [r7, #12]
 8001f94:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001f96:	68fa      	ldr	r2, [r7, #12]
 8001f98:	2380      	movs	r3, #128	; 0x80
 8001f9a:	005b      	lsls	r3, r3, #1
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	d014      	beq.n	8001fca <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fa0:	f7fe fe82 	bl	8000ca8 <HAL_GetTick>
 8001fa4:	0003      	movs	r3, r0
 8001fa6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001fa8:	e009      	b.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001faa:	f7fe fe7d 	bl	8000ca8 <HAL_GetTick>
 8001fae:	0002      	movs	r2, r0
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	1ad3      	subs	r3, r2, r3
 8001fb4:	4a63      	ldr	r2, [pc, #396]	; (8002144 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d901      	bls.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	e0b6      	b.n	800212c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001fbe:	4b5d      	ldr	r3, [pc, #372]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001fc0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001fc2:	2380      	movs	r3, #128	; 0x80
 8001fc4:	009b      	lsls	r3, r3, #2
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	d0ef      	beq.n	8001faa <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681a      	ldr	r2, [r3, #0]
 8001fce:	2380      	movs	r3, #128	; 0x80
 8001fd0:	011b      	lsls	r3, r3, #4
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	d01f      	beq.n	8002016 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	689a      	ldr	r2, [r3, #8]
 8001fda:	23c0      	movs	r3, #192	; 0xc0
 8001fdc:	029b      	lsls	r3, r3, #10
 8001fde:	401a      	ands	r2, r3
 8001fe0:	23c0      	movs	r3, #192	; 0xc0
 8001fe2:	029b      	lsls	r3, r3, #10
 8001fe4:	429a      	cmp	r2, r3
 8001fe6:	d10c      	bne.n	8002002 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8001fe8:	4b52      	ldr	r3, [pc, #328]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a56      	ldr	r2, [pc, #344]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8001fee:	4013      	ands	r3, r2
 8001ff0:	0019      	movs	r1, r3
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	689a      	ldr	r2, [r3, #8]
 8001ff6:	23c0      	movs	r3, #192	; 0xc0
 8001ff8:	039b      	lsls	r3, r3, #14
 8001ffa:	401a      	ands	r2, r3
 8001ffc:	4b4d      	ldr	r3, [pc, #308]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001ffe:	430a      	orrs	r2, r1
 8002000:	601a      	str	r2, [r3, #0]
 8002002:	4b4c      	ldr	r3, [pc, #304]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002004:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	689a      	ldr	r2, [r3, #8]
 800200a:	23c0      	movs	r3, #192	; 0xc0
 800200c:	029b      	lsls	r3, r3, #10
 800200e:	401a      	ands	r2, r3
 8002010:	4b48      	ldr	r3, [pc, #288]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002012:	430a      	orrs	r2, r1
 8002014:	651a      	str	r2, [r3, #80]	; 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	2220      	movs	r2, #32
 800201c:	4013      	ands	r3, r2
 800201e:	d01f      	beq.n	8002060 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	685a      	ldr	r2, [r3, #4]
 8002024:	23c0      	movs	r3, #192	; 0xc0
 8002026:	029b      	lsls	r3, r3, #10
 8002028:	401a      	ands	r2, r3
 800202a:	23c0      	movs	r3, #192	; 0xc0
 800202c:	029b      	lsls	r3, r3, #10
 800202e:	429a      	cmp	r2, r3
 8002030:	d10c      	bne.n	800204c <HAL_RCCEx_PeriphCLKConfig+0x208>
 8002032:	4b40      	ldr	r3, [pc, #256]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a44      	ldr	r2, [pc, #272]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002038:	4013      	ands	r3, r2
 800203a:	0019      	movs	r1, r3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	685a      	ldr	r2, [r3, #4]
 8002040:	23c0      	movs	r3, #192	; 0xc0
 8002042:	039b      	lsls	r3, r3, #14
 8002044:	401a      	ands	r2, r3
 8002046:	4b3b      	ldr	r3, [pc, #236]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002048:	430a      	orrs	r2, r1
 800204a:	601a      	str	r2, [r3, #0]
 800204c:	4b39      	ldr	r3, [pc, #228]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800204e:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	685a      	ldr	r2, [r3, #4]
 8002054:	23c0      	movs	r3, #192	; 0xc0
 8002056:	029b      	lsls	r3, r3, #10
 8002058:	401a      	ands	r2, r3
 800205a:	4b36      	ldr	r3, [pc, #216]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800205c:	430a      	orrs	r2, r1
 800205e:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002060:	2317      	movs	r3, #23
 8002062:	18fb      	adds	r3, r7, r3
 8002064:	781b      	ldrb	r3, [r3, #0]
 8002066:	2b01      	cmp	r3, #1
 8002068:	d105      	bne.n	8002076 <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800206a:	4b32      	ldr	r3, [pc, #200]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800206c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800206e:	4b31      	ldr	r3, [pc, #196]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002070:	4936      	ldr	r1, [pc, #216]	; (800214c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002072:	400a      	ands	r2, r1
 8002074:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	2201      	movs	r2, #1
 800207c:	4013      	ands	r3, r2
 800207e:	d009      	beq.n	8002094 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002080:	4b2c      	ldr	r3, [pc, #176]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002082:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002084:	2203      	movs	r2, #3
 8002086:	4393      	bics	r3, r2
 8002088:	0019      	movs	r1, r3
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	68da      	ldr	r2, [r3, #12]
 800208e:	4b29      	ldr	r3, [pc, #164]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002090:	430a      	orrs	r2, r1
 8002092:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	2202      	movs	r2, #2
 800209a:	4013      	ands	r3, r2
 800209c:	d009      	beq.n	80020b2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800209e:	4b25      	ldr	r3, [pc, #148]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80020a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020a2:	220c      	movs	r2, #12
 80020a4:	4393      	bics	r3, r2
 80020a6:	0019      	movs	r1, r3
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	691a      	ldr	r2, [r3, #16]
 80020ac:	4b21      	ldr	r3, [pc, #132]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80020ae:	430a      	orrs	r2, r1
 80020b0:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	2204      	movs	r2, #4
 80020b8:	4013      	ands	r3, r2
 80020ba:	d009      	beq.n	80020d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80020bc:	4b1d      	ldr	r3, [pc, #116]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80020be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020c0:	4a23      	ldr	r2, [pc, #140]	; (8002150 <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 80020c2:	4013      	ands	r3, r2
 80020c4:	0019      	movs	r1, r3
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	695a      	ldr	r2, [r3, #20]
 80020ca:	4b1a      	ldr	r3, [pc, #104]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80020cc:	430a      	orrs	r2, r1
 80020ce:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	2208      	movs	r2, #8
 80020d6:	4013      	ands	r3, r2
 80020d8:	d009      	beq.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80020da:	4b16      	ldr	r3, [pc, #88]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80020dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020de:	4a1d      	ldr	r2, [pc, #116]	; (8002154 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80020e0:	4013      	ands	r3, r2
 80020e2:	0019      	movs	r1, r3
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	699a      	ldr	r2, [r3, #24]
 80020e8:	4b12      	ldr	r3, [pc, #72]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80020ea:	430a      	orrs	r2, r1
 80020ec:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	2240      	movs	r2, #64	; 0x40
 80020f4:	4013      	ands	r3, r2
 80020f6:	d009      	beq.n	800210c <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80020f8:	4b0e      	ldr	r3, [pc, #56]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80020fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020fc:	4a16      	ldr	r2, [pc, #88]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80020fe:	4013      	ands	r3, r2
 8002100:	0019      	movs	r1, r3
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6a1a      	ldr	r2, [r3, #32]
 8002106:	4b0b      	ldr	r3, [pc, #44]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002108:	430a      	orrs	r2, r1
 800210a:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	2280      	movs	r2, #128	; 0x80
 8002112:	4013      	ands	r3, r2
 8002114:	d009      	beq.n	800212a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002116:	4b07      	ldr	r3, [pc, #28]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002118:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800211a:	4a10      	ldr	r2, [pc, #64]	; (800215c <HAL_RCCEx_PeriphCLKConfig+0x318>)
 800211c:	4013      	ands	r3, r2
 800211e:	0019      	movs	r1, r3
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	69da      	ldr	r2, [r3, #28]
 8002124:	4b03      	ldr	r3, [pc, #12]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002126:	430a      	orrs	r2, r1
 8002128:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800212a:	2300      	movs	r3, #0
}
 800212c:	0018      	movs	r0, r3
 800212e:	46bd      	mov	sp, r7
 8002130:	b006      	add	sp, #24
 8002132:	bd80      	pop	{r7, pc}
 8002134:	40021000 	.word	0x40021000
 8002138:	40007000 	.word	0x40007000
 800213c:	fffcffff 	.word	0xfffcffff
 8002140:	fff7ffff 	.word	0xfff7ffff
 8002144:	00001388 	.word	0x00001388
 8002148:	ffcfffff 	.word	0xffcfffff
 800214c:	efffffff 	.word	0xefffffff
 8002150:	fffff3ff 	.word	0xfffff3ff
 8002154:	ffffcfff 	.word	0xffffcfff
 8002158:	fbffffff 	.word	0xfbffffff
 800215c:	fff3ffff 	.word	0xfff3ffff

08002160 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d101      	bne.n	8002172 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	e032      	b.n	80021d8 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2239      	movs	r2, #57	; 0x39
 8002176:	5c9b      	ldrb	r3, [r3, r2]
 8002178:	b2db      	uxtb	r3, r3
 800217a:	2b00      	cmp	r3, #0
 800217c:	d107      	bne.n	800218e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2238      	movs	r2, #56	; 0x38
 8002182:	2100      	movs	r1, #0
 8002184:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	0018      	movs	r0, r3
 800218a:	f000 f829 	bl	80021e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2239      	movs	r2, #57	; 0x39
 8002192:	2102      	movs	r1, #2
 8002194:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	3304      	adds	r3, #4
 800219e:	0019      	movs	r1, r3
 80021a0:	0010      	movs	r0, r2
 80021a2:	f000 f979 	bl	8002498 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	223e      	movs	r2, #62	; 0x3e
 80021aa:	2101      	movs	r1, #1
 80021ac:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	223a      	movs	r2, #58	; 0x3a
 80021b2:	2101      	movs	r1, #1
 80021b4:	5499      	strb	r1, [r3, r2]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	223b      	movs	r2, #59	; 0x3b
 80021ba:	2101      	movs	r1, #1
 80021bc:	5499      	strb	r1, [r3, r2]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	223c      	movs	r2, #60	; 0x3c
 80021c2:	2101      	movs	r1, #1
 80021c4:	5499      	strb	r1, [r3, r2]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	223d      	movs	r2, #61	; 0x3d
 80021ca:	2101      	movs	r1, #1
 80021cc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2239      	movs	r2, #57	; 0x39
 80021d2:	2101      	movs	r1, #1
 80021d4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80021d6:	2300      	movs	r3, #0
}
 80021d8:	0018      	movs	r0, r3
 80021da:	46bd      	mov	sp, r7
 80021dc:	b002      	add	sp, #8
 80021de:	bd80      	pop	{r7, pc}

080021e0 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80021e8:	46c0      	nop			; (mov r8, r8)
 80021ea:	46bd      	mov	sp, r7
 80021ec:	b002      	add	sp, #8
 80021ee:	bd80      	pop	{r7, pc}

080021f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b084      	sub	sp, #16
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2239      	movs	r2, #57	; 0x39
 80021fc:	5c9b      	ldrb	r3, [r3, r2]
 80021fe:	b2db      	uxtb	r3, r3
 8002200:	2b01      	cmp	r3, #1
 8002202:	d001      	beq.n	8002208 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002204:	2301      	movs	r3, #1
 8002206:	e036      	b.n	8002276 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2239      	movs	r2, #57	; 0x39
 800220c:	2102      	movs	r1, #2
 800220e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	68da      	ldr	r2, [r3, #12]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	2101      	movs	r1, #1
 800221c:	430a      	orrs	r2, r1
 800221e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681a      	ldr	r2, [r3, #0]
 8002224:	2380      	movs	r3, #128	; 0x80
 8002226:	05db      	lsls	r3, r3, #23
 8002228:	429a      	cmp	r2, r3
 800222a:	d009      	beq.n	8002240 <HAL_TIM_Base_Start_IT+0x50>
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a13      	ldr	r2, [pc, #76]	; (8002280 <HAL_TIM_Base_Start_IT+0x90>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d004      	beq.n	8002240 <HAL_TIM_Base_Start_IT+0x50>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a12      	ldr	r2, [pc, #72]	; (8002284 <HAL_TIM_Base_Start_IT+0x94>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d111      	bne.n	8002264 <HAL_TIM_Base_Start_IT+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	2207      	movs	r2, #7
 8002248:	4013      	ands	r3, r2
 800224a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	2b06      	cmp	r3, #6
 8002250:	d010      	beq.n	8002274 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	2101      	movs	r1, #1
 800225e:	430a      	orrs	r2, r1
 8002260:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002262:	e007      	b.n	8002274 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	681a      	ldr	r2, [r3, #0]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	2101      	movs	r1, #1
 8002270:	430a      	orrs	r2, r1
 8002272:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002274:	2300      	movs	r3, #0
}
 8002276:	0018      	movs	r0, r3
 8002278:	46bd      	mov	sp, r7
 800227a:	b004      	add	sp, #16
 800227c:	bd80      	pop	{r7, pc}
 800227e:	46c0      	nop			; (mov r8, r8)
 8002280:	40010800 	.word	0x40010800
 8002284:	40011400 	.word	0x40011400

08002288 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b082      	sub	sp, #8
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	691b      	ldr	r3, [r3, #16]
 8002296:	2202      	movs	r2, #2
 8002298:	4013      	ands	r3, r2
 800229a:	2b02      	cmp	r3, #2
 800229c:	d124      	bne.n	80022e8 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	68db      	ldr	r3, [r3, #12]
 80022a4:	2202      	movs	r2, #2
 80022a6:	4013      	ands	r3, r2
 80022a8:	2b02      	cmp	r3, #2
 80022aa:	d11d      	bne.n	80022e8 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	2203      	movs	r2, #3
 80022b2:	4252      	negs	r2, r2
 80022b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2201      	movs	r2, #1
 80022ba:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	699b      	ldr	r3, [r3, #24]
 80022c2:	2203      	movs	r2, #3
 80022c4:	4013      	ands	r3, r2
 80022c6:	d004      	beq.n	80022d2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	0018      	movs	r0, r3
 80022cc:	f000 f8cc 	bl	8002468 <HAL_TIM_IC_CaptureCallback>
 80022d0:	e007      	b.n	80022e2 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	0018      	movs	r0, r3
 80022d6:	f000 f8bf 	bl	8002458 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	0018      	movs	r0, r3
 80022de:	f000 f8cb 	bl	8002478 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2200      	movs	r2, #0
 80022e6:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	691b      	ldr	r3, [r3, #16]
 80022ee:	2204      	movs	r2, #4
 80022f0:	4013      	ands	r3, r2
 80022f2:	2b04      	cmp	r3, #4
 80022f4:	d125      	bne.n	8002342 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	2204      	movs	r2, #4
 80022fe:	4013      	ands	r3, r2
 8002300:	2b04      	cmp	r3, #4
 8002302:	d11e      	bne.n	8002342 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2205      	movs	r2, #5
 800230a:	4252      	negs	r2, r2
 800230c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2202      	movs	r2, #2
 8002312:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	699a      	ldr	r2, [r3, #24]
 800231a:	23c0      	movs	r3, #192	; 0xc0
 800231c:	009b      	lsls	r3, r3, #2
 800231e:	4013      	ands	r3, r2
 8002320:	d004      	beq.n	800232c <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	0018      	movs	r0, r3
 8002326:	f000 f89f 	bl	8002468 <HAL_TIM_IC_CaptureCallback>
 800232a:	e007      	b.n	800233c <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	0018      	movs	r0, r3
 8002330:	f000 f892 	bl	8002458 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	0018      	movs	r0, r3
 8002338:	f000 f89e 	bl	8002478 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2200      	movs	r2, #0
 8002340:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	691b      	ldr	r3, [r3, #16]
 8002348:	2208      	movs	r2, #8
 800234a:	4013      	ands	r3, r2
 800234c:	2b08      	cmp	r3, #8
 800234e:	d124      	bne.n	800239a <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	68db      	ldr	r3, [r3, #12]
 8002356:	2208      	movs	r2, #8
 8002358:	4013      	ands	r3, r2
 800235a:	2b08      	cmp	r3, #8
 800235c:	d11d      	bne.n	800239a <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	2209      	movs	r2, #9
 8002364:	4252      	negs	r2, r2
 8002366:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2204      	movs	r2, #4
 800236c:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	69db      	ldr	r3, [r3, #28]
 8002374:	2203      	movs	r2, #3
 8002376:	4013      	ands	r3, r2
 8002378:	d004      	beq.n	8002384 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	0018      	movs	r0, r3
 800237e:	f000 f873 	bl	8002468 <HAL_TIM_IC_CaptureCallback>
 8002382:	e007      	b.n	8002394 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	0018      	movs	r0, r3
 8002388:	f000 f866 	bl	8002458 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	0018      	movs	r0, r3
 8002390:	f000 f872 	bl	8002478 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2200      	movs	r2, #0
 8002398:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	691b      	ldr	r3, [r3, #16]
 80023a0:	2210      	movs	r2, #16
 80023a2:	4013      	ands	r3, r2
 80023a4:	2b10      	cmp	r3, #16
 80023a6:	d125      	bne.n	80023f4 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	68db      	ldr	r3, [r3, #12]
 80023ae:	2210      	movs	r2, #16
 80023b0:	4013      	ands	r3, r2
 80023b2:	2b10      	cmp	r3, #16
 80023b4:	d11e      	bne.n	80023f4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	2211      	movs	r2, #17
 80023bc:	4252      	negs	r2, r2
 80023be:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2208      	movs	r2, #8
 80023c4:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	69da      	ldr	r2, [r3, #28]
 80023cc:	23c0      	movs	r3, #192	; 0xc0
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	4013      	ands	r3, r2
 80023d2:	d004      	beq.n	80023de <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	0018      	movs	r0, r3
 80023d8:	f000 f846 	bl	8002468 <HAL_TIM_IC_CaptureCallback>
 80023dc:	e007      	b.n	80023ee <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	0018      	movs	r0, r3
 80023e2:	f000 f839 	bl	8002458 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	0018      	movs	r0, r3
 80023ea:	f000 f845 	bl	8002478 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2200      	movs	r2, #0
 80023f2:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	691b      	ldr	r3, [r3, #16]
 80023fa:	2201      	movs	r2, #1
 80023fc:	4013      	ands	r3, r2
 80023fe:	2b01      	cmp	r3, #1
 8002400:	d10f      	bne.n	8002422 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	68db      	ldr	r3, [r3, #12]
 8002408:	2201      	movs	r2, #1
 800240a:	4013      	ands	r3, r2
 800240c:	2b01      	cmp	r3, #1
 800240e:	d108      	bne.n	8002422 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	2202      	movs	r2, #2
 8002416:	4252      	negs	r2, r2
 8002418:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	0018      	movs	r0, r3
 800241e:	f7fe fa8f 	bl	8000940 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	691b      	ldr	r3, [r3, #16]
 8002428:	2240      	movs	r2, #64	; 0x40
 800242a:	4013      	ands	r3, r2
 800242c:	2b40      	cmp	r3, #64	; 0x40
 800242e:	d10f      	bne.n	8002450 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	68db      	ldr	r3, [r3, #12]
 8002436:	2240      	movs	r2, #64	; 0x40
 8002438:	4013      	ands	r3, r2
 800243a:	2b40      	cmp	r3, #64	; 0x40
 800243c:	d108      	bne.n	8002450 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	2241      	movs	r2, #65	; 0x41
 8002444:	4252      	negs	r2, r2
 8002446:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	0018      	movs	r0, r3
 800244c:	f000 f81c 	bl	8002488 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002450:	46c0      	nop			; (mov r8, r8)
 8002452:	46bd      	mov	sp, r7
 8002454:	b002      	add	sp, #8
 8002456:	bd80      	pop	{r7, pc}

08002458 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b082      	sub	sp, #8
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002460:	46c0      	nop			; (mov r8, r8)
 8002462:	46bd      	mov	sp, r7
 8002464:	b002      	add	sp, #8
 8002466:	bd80      	pop	{r7, pc}

08002468 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b082      	sub	sp, #8
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002470:	46c0      	nop			; (mov r8, r8)
 8002472:	46bd      	mov	sp, r7
 8002474:	b002      	add	sp, #8
 8002476:	bd80      	pop	{r7, pc}

08002478 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002480:	46c0      	nop			; (mov r8, r8)
 8002482:	46bd      	mov	sp, r7
 8002484:	b002      	add	sp, #8
 8002486:	bd80      	pop	{r7, pc}

08002488 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b082      	sub	sp, #8
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002490:	46c0      	nop			; (mov r8, r8)
 8002492:	46bd      	mov	sp, r7
 8002494:	b002      	add	sp, #8
 8002496:	bd80      	pop	{r7, pc}

08002498 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b084      	sub	sp, #16
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
 80024a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024a8:	687a      	ldr	r2, [r7, #4]
 80024aa:	2380      	movs	r3, #128	; 0x80
 80024ac:	05db      	lsls	r3, r3, #23
 80024ae:	429a      	cmp	r2, r3
 80024b0:	d007      	beq.n	80024c2 <TIM_Base_SetConfig+0x2a>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	4a1f      	ldr	r2, [pc, #124]	; (8002534 <TIM_Base_SetConfig+0x9c>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d003      	beq.n	80024c2 <TIM_Base_SetConfig+0x2a>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	4a1e      	ldr	r2, [pc, #120]	; (8002538 <TIM_Base_SetConfig+0xa0>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d108      	bne.n	80024d4 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	2270      	movs	r2, #112	; 0x70
 80024c6:	4393      	bics	r3, r2
 80024c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	68fa      	ldr	r2, [r7, #12]
 80024d0:	4313      	orrs	r3, r2
 80024d2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80024d4:	687a      	ldr	r2, [r7, #4]
 80024d6:	2380      	movs	r3, #128	; 0x80
 80024d8:	05db      	lsls	r3, r3, #23
 80024da:	429a      	cmp	r2, r3
 80024dc:	d007      	beq.n	80024ee <TIM_Base_SetConfig+0x56>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4a14      	ldr	r2, [pc, #80]	; (8002534 <TIM_Base_SetConfig+0x9c>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d003      	beq.n	80024ee <TIM_Base_SetConfig+0x56>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4a13      	ldr	r2, [pc, #76]	; (8002538 <TIM_Base_SetConfig+0xa0>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d108      	bne.n	8002500 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	4a12      	ldr	r2, [pc, #72]	; (800253c <TIM_Base_SetConfig+0xa4>)
 80024f2:	4013      	ands	r3, r2
 80024f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	68db      	ldr	r3, [r3, #12]
 80024fa:	68fa      	ldr	r2, [r7, #12]
 80024fc:	4313      	orrs	r3, r2
 80024fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	2280      	movs	r2, #128	; 0x80
 8002504:	4393      	bics	r3, r2
 8002506:	001a      	movs	r2, r3
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	691b      	ldr	r3, [r3, #16]
 800250c:	4313      	orrs	r3, r2
 800250e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	68fa      	ldr	r2, [r7, #12]
 8002514:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	689a      	ldr	r2, [r3, #8]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2201      	movs	r2, #1
 800252a:	615a      	str	r2, [r3, #20]
}
 800252c:	46c0      	nop			; (mov r8, r8)
 800252e:	46bd      	mov	sp, r7
 8002530:	b004      	add	sp, #16
 8002532:	bd80      	pop	{r7, pc}
 8002534:	40010800 	.word	0x40010800
 8002538:	40011400 	.word	0x40011400
 800253c:	fffffcff 	.word	0xfffffcff

08002540 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d101      	bne.n	8002552 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e044      	b.n	80025dc <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002556:	2b00      	cmp	r3, #0
 8002558:	d107      	bne.n	800256a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2278      	movs	r2, #120	; 0x78
 800255e:	2100      	movs	r1, #0
 8002560:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	0018      	movs	r0, r3
 8002566:	f7fe fa1f 	bl	80009a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2224      	movs	r2, #36	; 0x24
 800256e:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	2101      	movs	r1, #1
 800257c:	438a      	bics	r2, r1
 800257e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	0018      	movs	r0, r3
 8002584:	f000 fc2c 	bl	8002de0 <UART_SetConfig>
 8002588:	0003      	movs	r3, r0
 800258a:	2b01      	cmp	r3, #1
 800258c:	d101      	bne.n	8002592 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e024      	b.n	80025dc <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002596:	2b00      	cmp	r3, #0
 8002598:	d003      	beq.n	80025a2 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	0018      	movs	r0, r3
 800259e:	f000 fea3 	bl	80032e8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	685a      	ldr	r2, [r3, #4]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	490d      	ldr	r1, [pc, #52]	; (80025e4 <HAL_UART_Init+0xa4>)
 80025ae:	400a      	ands	r2, r1
 80025b0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	689a      	ldr	r2, [r3, #8]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	212a      	movs	r1, #42	; 0x2a
 80025be:	438a      	bics	r2, r1
 80025c0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	2101      	movs	r1, #1
 80025ce:	430a      	orrs	r2, r1
 80025d0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	0018      	movs	r0, r3
 80025d6:	f000 ff3b 	bl	8003450 <UART_CheckIdleState>
 80025da:	0003      	movs	r3, r0
}
 80025dc:	0018      	movs	r0, r3
 80025de:	46bd      	mov	sp, r7
 80025e0:	b002      	add	sp, #8
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	ffffb7ff 	.word	0xffffb7ff

080025e8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b08a      	sub	sp, #40	; 0x28
 80025ec:	af02      	add	r7, sp, #8
 80025ee:	60f8      	str	r0, [r7, #12]
 80025f0:	60b9      	str	r1, [r7, #8]
 80025f2:	603b      	str	r3, [r7, #0]
 80025f4:	1dbb      	adds	r3, r7, #6
 80025f6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80025fc:	2b20      	cmp	r3, #32
 80025fe:	d000      	beq.n	8002602 <HAL_UART_Transmit+0x1a>
 8002600:	e08c      	b.n	800271c <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d003      	beq.n	8002610 <HAL_UART_Transmit+0x28>
 8002608:	1dbb      	adds	r3, r7, #6
 800260a:	881b      	ldrh	r3, [r3, #0]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d101      	bne.n	8002614 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002610:	2301      	movs	r3, #1
 8002612:	e084      	b.n	800271e <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	689a      	ldr	r2, [r3, #8]
 8002618:	2380      	movs	r3, #128	; 0x80
 800261a:	015b      	lsls	r3, r3, #5
 800261c:	429a      	cmp	r2, r3
 800261e:	d109      	bne.n	8002634 <HAL_UART_Transmit+0x4c>
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	691b      	ldr	r3, [r3, #16]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d105      	bne.n	8002634 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	2201      	movs	r2, #1
 800262c:	4013      	ands	r3, r2
 800262e:	d001      	beq.n	8002634 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	e074      	b.n	800271e <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	2284      	movs	r2, #132	; 0x84
 8002638:	2100      	movs	r1, #0
 800263a:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	2221      	movs	r2, #33	; 0x21
 8002640:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002642:	f7fe fb31 	bl	8000ca8 <HAL_GetTick>
 8002646:	0003      	movs	r3, r0
 8002648:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	1dba      	adds	r2, r7, #6
 800264e:	2150      	movs	r1, #80	; 0x50
 8002650:	8812      	ldrh	r2, [r2, #0]
 8002652:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	1dba      	adds	r2, r7, #6
 8002658:	2152      	movs	r1, #82	; 0x52
 800265a:	8812      	ldrh	r2, [r2, #0]
 800265c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	689a      	ldr	r2, [r3, #8]
 8002662:	2380      	movs	r3, #128	; 0x80
 8002664:	015b      	lsls	r3, r3, #5
 8002666:	429a      	cmp	r2, r3
 8002668:	d108      	bne.n	800267c <HAL_UART_Transmit+0x94>
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	691b      	ldr	r3, [r3, #16]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d104      	bne.n	800267c <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8002672:	2300      	movs	r3, #0
 8002674:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002676:	68bb      	ldr	r3, [r7, #8]
 8002678:	61bb      	str	r3, [r7, #24]
 800267a:	e003      	b.n	8002684 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002680:	2300      	movs	r3, #0
 8002682:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002684:	e02f      	b.n	80026e6 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002686:	697a      	ldr	r2, [r7, #20]
 8002688:	68f8      	ldr	r0, [r7, #12]
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	9300      	str	r3, [sp, #0]
 800268e:	0013      	movs	r3, r2
 8002690:	2200      	movs	r2, #0
 8002692:	2180      	movs	r1, #128	; 0x80
 8002694:	f000 ff84 	bl	80035a0 <UART_WaitOnFlagUntilTimeout>
 8002698:	1e03      	subs	r3, r0, #0
 800269a:	d004      	beq.n	80026a6 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	2220      	movs	r2, #32
 80026a0:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e03b      	b.n	800271e <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d10b      	bne.n	80026c4 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80026ac:	69bb      	ldr	r3, [r7, #24]
 80026ae:	881b      	ldrh	r3, [r3, #0]
 80026b0:	001a      	movs	r2, r3
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	05d2      	lsls	r2, r2, #23
 80026b8:	0dd2      	lsrs	r2, r2, #23
 80026ba:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80026bc:	69bb      	ldr	r3, [r7, #24]
 80026be:	3302      	adds	r3, #2
 80026c0:	61bb      	str	r3, [r7, #24]
 80026c2:	e007      	b.n	80026d4 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80026c4:	69fb      	ldr	r3, [r7, #28]
 80026c6:	781a      	ldrb	r2, [r3, #0]
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	3301      	adds	r3, #1
 80026d2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	2252      	movs	r2, #82	; 0x52
 80026d8:	5a9b      	ldrh	r3, [r3, r2]
 80026da:	b29b      	uxth	r3, r3
 80026dc:	3b01      	subs	r3, #1
 80026de:	b299      	uxth	r1, r3
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	2252      	movs	r2, #82	; 0x52
 80026e4:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	2252      	movs	r2, #82	; 0x52
 80026ea:	5a9b      	ldrh	r3, [r3, r2]
 80026ec:	b29b      	uxth	r3, r3
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d1c9      	bne.n	8002686 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80026f2:	697a      	ldr	r2, [r7, #20]
 80026f4:	68f8      	ldr	r0, [r7, #12]
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	9300      	str	r3, [sp, #0]
 80026fa:	0013      	movs	r3, r2
 80026fc:	2200      	movs	r2, #0
 80026fe:	2140      	movs	r1, #64	; 0x40
 8002700:	f000 ff4e 	bl	80035a0 <UART_WaitOnFlagUntilTimeout>
 8002704:	1e03      	subs	r3, r0, #0
 8002706:	d004      	beq.n	8002712 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	2220      	movs	r2, #32
 800270c:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 800270e:	2303      	movs	r3, #3
 8002710:	e005      	b.n	800271e <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2220      	movs	r2, #32
 8002716:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8002718:	2300      	movs	r3, #0
 800271a:	e000      	b.n	800271e <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 800271c:	2302      	movs	r3, #2
  }
}
 800271e:	0018      	movs	r0, r3
 8002720:	46bd      	mov	sp, r7
 8002722:	b008      	add	sp, #32
 8002724:	bd80      	pop	{r7, pc}
	...

08002728 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b088      	sub	sp, #32
 800272c:	af00      	add	r7, sp, #0
 800272e:	60f8      	str	r0, [r7, #12]
 8002730:	60b9      	str	r1, [r7, #8]
 8002732:	1dbb      	adds	r3, r7, #6
 8002734:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	2280      	movs	r2, #128	; 0x80
 800273a:	589b      	ldr	r3, [r3, r2]
 800273c:	2b20      	cmp	r3, #32
 800273e:	d14a      	bne.n	80027d6 <HAL_UART_Receive_IT+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d003      	beq.n	800274e <HAL_UART_Receive_IT+0x26>
 8002746:	1dbb      	adds	r3, r7, #6
 8002748:	881b      	ldrh	r3, [r3, #0]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d101      	bne.n	8002752 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e042      	b.n	80027d8 <HAL_UART_Receive_IT+0xb0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	689a      	ldr	r2, [r3, #8]
 8002756:	2380      	movs	r3, #128	; 0x80
 8002758:	015b      	lsls	r3, r3, #5
 800275a:	429a      	cmp	r2, r3
 800275c:	d109      	bne.n	8002772 <HAL_UART_Receive_IT+0x4a>
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	691b      	ldr	r3, [r3, #16]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d105      	bne.n	8002772 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	2201      	movs	r2, #1
 800276a:	4013      	ands	r3, r2
 800276c:	d001      	beq.n	8002772 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e032      	b.n	80027d8 <HAL_UART_Receive_IT+0xb0>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2200      	movs	r2, #0
 8002776:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a18      	ldr	r2, [pc, #96]	; (80027e0 <HAL_UART_Receive_IT+0xb8>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d020      	beq.n	80027c4 <HAL_UART_Receive_IT+0x9c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	685a      	ldr	r2, [r3, #4]
 8002788:	2380      	movs	r3, #128	; 0x80
 800278a:	041b      	lsls	r3, r3, #16
 800278c:	4013      	ands	r3, r2
 800278e:	d019      	beq.n	80027c4 <HAL_UART_Receive_IT+0x9c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002790:	f3ef 8310 	mrs	r3, PRIMASK
 8002794:	613b      	str	r3, [r7, #16]
  return(result);
 8002796:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002798:	61fb      	str	r3, [r7, #28]
 800279a:	2301      	movs	r3, #1
 800279c:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800279e:	697b      	ldr	r3, [r7, #20]
 80027a0:	f383 8810 	msr	PRIMASK, r3
}
 80027a4:	46c0      	nop			; (mov r8, r8)
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	681a      	ldr	r2, [r3, #0]
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	2180      	movs	r1, #128	; 0x80
 80027b2:	04c9      	lsls	r1, r1, #19
 80027b4:	430a      	orrs	r2, r1
 80027b6:	601a      	str	r2, [r3, #0]
 80027b8:	69fb      	ldr	r3, [r7, #28]
 80027ba:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80027bc:	69bb      	ldr	r3, [r7, #24]
 80027be:	f383 8810 	msr	PRIMASK, r3
}
 80027c2:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80027c4:	1dbb      	adds	r3, r7, #6
 80027c6:	881a      	ldrh	r2, [r3, #0]
 80027c8:	68b9      	ldr	r1, [r7, #8]
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	0018      	movs	r0, r3
 80027ce:	f000 ff51 	bl	8003674 <UART_Start_Receive_IT>
 80027d2:	0003      	movs	r3, r0
 80027d4:	e000      	b.n	80027d8 <HAL_UART_Receive_IT+0xb0>
  }
  else
  {
    return HAL_BUSY;
 80027d6:	2302      	movs	r3, #2
  }
}
 80027d8:	0018      	movs	r0, r3
 80027da:	46bd      	mov	sp, r7
 80027dc:	b008      	add	sp, #32
 80027de:	bd80      	pop	{r7, pc}
 80027e0:	40004800 	.word	0x40004800

080027e4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80027e4:	b590      	push	{r4, r7, lr}
 80027e6:	b0ab      	sub	sp, #172	; 0xac
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	69db      	ldr	r3, [r3, #28]
 80027f2:	22a4      	movs	r2, #164	; 0xa4
 80027f4:	18b9      	adds	r1, r7, r2
 80027f6:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	20a0      	movs	r0, #160	; 0xa0
 8002800:	1839      	adds	r1, r7, r0
 8002802:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	219c      	movs	r1, #156	; 0x9c
 800280c:	1879      	adds	r1, r7, r1
 800280e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002810:	0011      	movs	r1, r2
 8002812:	18bb      	adds	r3, r7, r2
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a99      	ldr	r2, [pc, #612]	; (8002a7c <HAL_UART_IRQHandler+0x298>)
 8002818:	4013      	ands	r3, r2
 800281a:	2298      	movs	r2, #152	; 0x98
 800281c:	18bc      	adds	r4, r7, r2
 800281e:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8002820:	18bb      	adds	r3, r7, r2
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d114      	bne.n	8002852 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002828:	187b      	adds	r3, r7, r1
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	2220      	movs	r2, #32
 800282e:	4013      	ands	r3, r2
 8002830:	d00f      	beq.n	8002852 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002832:	183b      	adds	r3, r7, r0
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	2220      	movs	r2, #32
 8002838:	4013      	ands	r3, r2
 800283a:	d00a      	beq.n	8002852 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002840:	2b00      	cmp	r3, #0
 8002842:	d100      	bne.n	8002846 <HAL_UART_IRQHandler+0x62>
 8002844:	e2a0      	b.n	8002d88 <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800284a:	687a      	ldr	r2, [r7, #4]
 800284c:	0010      	movs	r0, r2
 800284e:	4798      	blx	r3
      }
      return;
 8002850:	e29a      	b.n	8002d88 <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002852:	2398      	movs	r3, #152	; 0x98
 8002854:	18fb      	adds	r3, r7, r3
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d100      	bne.n	800285e <HAL_UART_IRQHandler+0x7a>
 800285c:	e114      	b.n	8002a88 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800285e:	239c      	movs	r3, #156	; 0x9c
 8002860:	18fb      	adds	r3, r7, r3
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	2201      	movs	r2, #1
 8002866:	4013      	ands	r3, r2
 8002868:	d106      	bne.n	8002878 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800286a:	23a0      	movs	r3, #160	; 0xa0
 800286c:	18fb      	adds	r3, r7, r3
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a83      	ldr	r2, [pc, #524]	; (8002a80 <HAL_UART_IRQHandler+0x29c>)
 8002872:	4013      	ands	r3, r2
 8002874:	d100      	bne.n	8002878 <HAL_UART_IRQHandler+0x94>
 8002876:	e107      	b.n	8002a88 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002878:	23a4      	movs	r3, #164	; 0xa4
 800287a:	18fb      	adds	r3, r7, r3
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	2201      	movs	r2, #1
 8002880:	4013      	ands	r3, r2
 8002882:	d012      	beq.n	80028aa <HAL_UART_IRQHandler+0xc6>
 8002884:	23a0      	movs	r3, #160	; 0xa0
 8002886:	18fb      	adds	r3, r7, r3
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	2380      	movs	r3, #128	; 0x80
 800288c:	005b      	lsls	r3, r3, #1
 800288e:	4013      	ands	r3, r2
 8002890:	d00b      	beq.n	80028aa <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	2201      	movs	r2, #1
 8002898:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2284      	movs	r2, #132	; 0x84
 800289e:	589b      	ldr	r3, [r3, r2]
 80028a0:	2201      	movs	r2, #1
 80028a2:	431a      	orrs	r2, r3
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2184      	movs	r1, #132	; 0x84
 80028a8:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80028aa:	23a4      	movs	r3, #164	; 0xa4
 80028ac:	18fb      	adds	r3, r7, r3
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	2202      	movs	r2, #2
 80028b2:	4013      	ands	r3, r2
 80028b4:	d011      	beq.n	80028da <HAL_UART_IRQHandler+0xf6>
 80028b6:	239c      	movs	r3, #156	; 0x9c
 80028b8:	18fb      	adds	r3, r7, r3
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	2201      	movs	r2, #1
 80028be:	4013      	ands	r3, r2
 80028c0:	d00b      	beq.n	80028da <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	2202      	movs	r2, #2
 80028c8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2284      	movs	r2, #132	; 0x84
 80028ce:	589b      	ldr	r3, [r3, r2]
 80028d0:	2204      	movs	r2, #4
 80028d2:	431a      	orrs	r2, r3
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2184      	movs	r1, #132	; 0x84
 80028d8:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80028da:	23a4      	movs	r3, #164	; 0xa4
 80028dc:	18fb      	adds	r3, r7, r3
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	2204      	movs	r2, #4
 80028e2:	4013      	ands	r3, r2
 80028e4:	d011      	beq.n	800290a <HAL_UART_IRQHandler+0x126>
 80028e6:	239c      	movs	r3, #156	; 0x9c
 80028e8:	18fb      	adds	r3, r7, r3
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	2201      	movs	r2, #1
 80028ee:	4013      	ands	r3, r2
 80028f0:	d00b      	beq.n	800290a <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	2204      	movs	r2, #4
 80028f8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2284      	movs	r2, #132	; 0x84
 80028fe:	589b      	ldr	r3, [r3, r2]
 8002900:	2202      	movs	r2, #2
 8002902:	431a      	orrs	r2, r3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2184      	movs	r1, #132	; 0x84
 8002908:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800290a:	23a4      	movs	r3, #164	; 0xa4
 800290c:	18fb      	adds	r3, r7, r3
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	2208      	movs	r2, #8
 8002912:	4013      	ands	r3, r2
 8002914:	d017      	beq.n	8002946 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002916:	23a0      	movs	r3, #160	; 0xa0
 8002918:	18fb      	adds	r3, r7, r3
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	2220      	movs	r2, #32
 800291e:	4013      	ands	r3, r2
 8002920:	d105      	bne.n	800292e <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002922:	239c      	movs	r3, #156	; 0x9c
 8002924:	18fb      	adds	r3, r7, r3
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	2201      	movs	r2, #1
 800292a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800292c:	d00b      	beq.n	8002946 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	2208      	movs	r2, #8
 8002934:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2284      	movs	r2, #132	; 0x84
 800293a:	589b      	ldr	r3, [r3, r2]
 800293c:	2208      	movs	r2, #8
 800293e:	431a      	orrs	r2, r3
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2184      	movs	r1, #132	; 0x84
 8002944:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002946:	23a4      	movs	r3, #164	; 0xa4
 8002948:	18fb      	adds	r3, r7, r3
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	2380      	movs	r3, #128	; 0x80
 800294e:	011b      	lsls	r3, r3, #4
 8002950:	4013      	ands	r3, r2
 8002952:	d013      	beq.n	800297c <HAL_UART_IRQHandler+0x198>
 8002954:	23a0      	movs	r3, #160	; 0xa0
 8002956:	18fb      	adds	r3, r7, r3
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	2380      	movs	r3, #128	; 0x80
 800295c:	04db      	lsls	r3, r3, #19
 800295e:	4013      	ands	r3, r2
 8002960:	d00c      	beq.n	800297c <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	2280      	movs	r2, #128	; 0x80
 8002968:	0112      	lsls	r2, r2, #4
 800296a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2284      	movs	r2, #132	; 0x84
 8002970:	589b      	ldr	r3, [r3, r2]
 8002972:	2220      	movs	r2, #32
 8002974:	431a      	orrs	r2, r3
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2184      	movs	r1, #132	; 0x84
 800297a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2284      	movs	r2, #132	; 0x84
 8002980:	589b      	ldr	r3, [r3, r2]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d100      	bne.n	8002988 <HAL_UART_IRQHandler+0x1a4>
 8002986:	e201      	b.n	8002d8c <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002988:	23a4      	movs	r3, #164	; 0xa4
 800298a:	18fb      	adds	r3, r7, r3
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	2220      	movs	r2, #32
 8002990:	4013      	ands	r3, r2
 8002992:	d00e      	beq.n	80029b2 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002994:	23a0      	movs	r3, #160	; 0xa0
 8002996:	18fb      	adds	r3, r7, r3
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	2220      	movs	r2, #32
 800299c:	4013      	ands	r3, r2
 800299e:	d008      	beq.n	80029b2 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d004      	beq.n	80029b2 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80029ac:	687a      	ldr	r2, [r7, #4]
 80029ae:	0010      	movs	r0, r2
 80029b0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2284      	movs	r2, #132	; 0x84
 80029b6:	589b      	ldr	r3, [r3, r2]
 80029b8:	2194      	movs	r1, #148	; 0x94
 80029ba:	187a      	adds	r2, r7, r1
 80029bc:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	2240      	movs	r2, #64	; 0x40
 80029c6:	4013      	ands	r3, r2
 80029c8:	2b40      	cmp	r3, #64	; 0x40
 80029ca:	d004      	beq.n	80029d6 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80029cc:	187b      	adds	r3, r7, r1
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	2228      	movs	r2, #40	; 0x28
 80029d2:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80029d4:	d047      	beq.n	8002a66 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	0018      	movs	r0, r3
 80029da:	f000 ff15 	bl	8003808 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	2240      	movs	r2, #64	; 0x40
 80029e6:	4013      	ands	r3, r2
 80029e8:	2b40      	cmp	r3, #64	; 0x40
 80029ea:	d137      	bne.n	8002a5c <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80029ec:	f3ef 8310 	mrs	r3, PRIMASK
 80029f0:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 80029f2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80029f4:	2090      	movs	r0, #144	; 0x90
 80029f6:	183a      	adds	r2, r7, r0
 80029f8:	6013      	str	r3, [r2, #0]
 80029fa:	2301      	movs	r3, #1
 80029fc:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029fe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002a00:	f383 8810 	msr	PRIMASK, r3
}
 8002a04:	46c0      	nop			; (mov r8, r8)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	689a      	ldr	r2, [r3, #8]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	2140      	movs	r1, #64	; 0x40
 8002a12:	438a      	bics	r2, r1
 8002a14:	609a      	str	r2, [r3, #8]
 8002a16:	183b      	adds	r3, r7, r0
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a1c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002a1e:	f383 8810 	msr	PRIMASK, r3
}
 8002a22:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d012      	beq.n	8002a52 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a30:	4a14      	ldr	r2, [pc, #80]	; (8002a84 <HAL_UART_IRQHandler+0x2a0>)
 8002a32:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a38:	0018      	movs	r0, r3
 8002a3a:	f7fe fa2c 	bl	8000e96 <HAL_DMA_Abort_IT>
 8002a3e:	1e03      	subs	r3, r0, #0
 8002a40:	d01a      	beq.n	8002a78 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a46:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a4c:	0018      	movs	r0, r3
 8002a4e:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a50:	e012      	b.n	8002a78 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	0018      	movs	r0, r3
 8002a56:	f000 f9af 	bl	8002db8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a5a:	e00d      	b.n	8002a78 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	0018      	movs	r0, r3
 8002a60:	f000 f9aa 	bl	8002db8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a64:	e008      	b.n	8002a78 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	0018      	movs	r0, r3
 8002a6a:	f000 f9a5 	bl	8002db8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2284      	movs	r2, #132	; 0x84
 8002a72:	2100      	movs	r1, #0
 8002a74:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8002a76:	e189      	b.n	8002d8c <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a78:	46c0      	nop			; (mov r8, r8)
    return;
 8002a7a:	e187      	b.n	8002d8c <HAL_UART_IRQHandler+0x5a8>
 8002a7c:	0000080f 	.word	0x0000080f
 8002a80:	04000120 	.word	0x04000120
 8002a84:	080038d1 	.word	0x080038d1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d000      	beq.n	8002a92 <HAL_UART_IRQHandler+0x2ae>
 8002a90:	e13b      	b.n	8002d0a <HAL_UART_IRQHandler+0x526>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002a92:	23a4      	movs	r3, #164	; 0xa4
 8002a94:	18fb      	adds	r3, r7, r3
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	2210      	movs	r2, #16
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	d100      	bne.n	8002aa0 <HAL_UART_IRQHandler+0x2bc>
 8002a9e:	e134      	b.n	8002d0a <HAL_UART_IRQHandler+0x526>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002aa0:	23a0      	movs	r3, #160	; 0xa0
 8002aa2:	18fb      	adds	r3, r7, r3
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	2210      	movs	r2, #16
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	d100      	bne.n	8002aae <HAL_UART_IRQHandler+0x2ca>
 8002aac:	e12d      	b.n	8002d0a <HAL_UART_IRQHandler+0x526>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	2210      	movs	r2, #16
 8002ab4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	689b      	ldr	r3, [r3, #8]
 8002abc:	2240      	movs	r2, #64	; 0x40
 8002abe:	4013      	ands	r3, r2
 8002ac0:	2b40      	cmp	r3, #64	; 0x40
 8002ac2:	d000      	beq.n	8002ac6 <HAL_UART_IRQHandler+0x2e2>
 8002ac4:	e0a1      	b.n	8002c0a <HAL_UART_IRQHandler+0x426>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	685a      	ldr	r2, [r3, #4]
 8002ace:	217e      	movs	r1, #126	; 0x7e
 8002ad0:	187b      	adds	r3, r7, r1
 8002ad2:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8002ad4:	187b      	adds	r3, r7, r1
 8002ad6:	881b      	ldrh	r3, [r3, #0]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d100      	bne.n	8002ade <HAL_UART_IRQHandler+0x2fa>
 8002adc:	e158      	b.n	8002d90 <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2258      	movs	r2, #88	; 0x58
 8002ae2:	5a9b      	ldrh	r3, [r3, r2]
 8002ae4:	187a      	adds	r2, r7, r1
 8002ae6:	8812      	ldrh	r2, [r2, #0]
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	d300      	bcc.n	8002aee <HAL_UART_IRQHandler+0x30a>
 8002aec:	e150      	b.n	8002d90 <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	187a      	adds	r2, r7, r1
 8002af2:	215a      	movs	r1, #90	; 0x5a
 8002af4:	8812      	ldrh	r2, [r2, #0]
 8002af6:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	2220      	movs	r2, #32
 8002b02:	4013      	ands	r3, r2
 8002b04:	d16f      	bne.n	8002be6 <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b06:	f3ef 8310 	mrs	r3, PRIMASK
 8002b0a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8002b0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002b0e:	67bb      	str	r3, [r7, #120]	; 0x78
 8002b10:	2301      	movs	r3, #1
 8002b12:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b16:	f383 8810 	msr	PRIMASK, r3
}
 8002b1a:	46c0      	nop			; (mov r8, r8)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	681a      	ldr	r2, [r3, #0]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	499e      	ldr	r1, [pc, #632]	; (8002da0 <HAL_UART_IRQHandler+0x5bc>)
 8002b28:	400a      	ands	r2, r1
 8002b2a:	601a      	str	r2, [r3, #0]
 8002b2c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002b2e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b32:	f383 8810 	msr	PRIMASK, r3
}
 8002b36:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b38:	f3ef 8310 	mrs	r3, PRIMASK
 8002b3c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8002b3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b40:	677b      	str	r3, [r7, #116]	; 0x74
 8002b42:	2301      	movs	r3, #1
 8002b44:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b48:	f383 8810 	msr	PRIMASK, r3
}
 8002b4c:	46c0      	nop			; (mov r8, r8)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	689a      	ldr	r2, [r3, #8]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	2101      	movs	r1, #1
 8002b5a:	438a      	bics	r2, r1
 8002b5c:	609a      	str	r2, [r3, #8]
 8002b5e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b60:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b62:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b64:	f383 8810 	msr	PRIMASK, r3
}
 8002b68:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b6a:	f3ef 8310 	mrs	r3, PRIMASK
 8002b6e:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8002b70:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b72:	673b      	str	r3, [r7, #112]	; 0x70
 8002b74:	2301      	movs	r3, #1
 8002b76:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b7a:	f383 8810 	msr	PRIMASK, r3
}
 8002b7e:	46c0      	nop			; (mov r8, r8)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	689a      	ldr	r2, [r3, #8]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	2140      	movs	r1, #64	; 0x40
 8002b8c:	438a      	bics	r2, r1
 8002b8e:	609a      	str	r2, [r3, #8]
 8002b90:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002b92:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b94:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002b96:	f383 8810 	msr	PRIMASK, r3
}
 8002b9a:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2280      	movs	r2, #128	; 0x80
 8002ba0:	2120      	movs	r1, #32
 8002ba2:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002baa:	f3ef 8310 	mrs	r3, PRIMASK
 8002bae:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8002bb0:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002bb2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bb8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002bba:	f383 8810 	msr	PRIMASK, r3
}
 8002bbe:	46c0      	nop			; (mov r8, r8)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	2110      	movs	r1, #16
 8002bcc:	438a      	bics	r2, r1
 8002bce:	601a      	str	r2, [r3, #0]
 8002bd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bd2:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bd4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002bd6:	f383 8810 	msr	PRIMASK, r3
}
 8002bda:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002be0:	0018      	movs	r0, r3
 8002be2:	f7fe f918 	bl	8000e16 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2202      	movs	r2, #2
 8002bea:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2258      	movs	r2, #88	; 0x58
 8002bf0:	5a9a      	ldrh	r2, [r3, r2]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	215a      	movs	r1, #90	; 0x5a
 8002bf6:	5a5b      	ldrh	r3, [r3, r1]
 8002bf8:	b29b      	uxth	r3, r3
 8002bfa:	1ad3      	subs	r3, r2, r3
 8002bfc:	b29a      	uxth	r2, r3
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	0011      	movs	r1, r2
 8002c02:	0018      	movs	r0, r3
 8002c04:	f000 f8e0 	bl	8002dc8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002c08:	e0c2      	b.n	8002d90 <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2258      	movs	r2, #88	; 0x58
 8002c0e:	5a99      	ldrh	r1, [r3, r2]
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	225a      	movs	r2, #90	; 0x5a
 8002c14:	5a9b      	ldrh	r3, [r3, r2]
 8002c16:	b29a      	uxth	r2, r3
 8002c18:	208e      	movs	r0, #142	; 0x8e
 8002c1a:	183b      	adds	r3, r7, r0
 8002c1c:	1a8a      	subs	r2, r1, r2
 8002c1e:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	225a      	movs	r2, #90	; 0x5a
 8002c24:	5a9b      	ldrh	r3, [r3, r2]
 8002c26:	b29b      	uxth	r3, r3
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d100      	bne.n	8002c2e <HAL_UART_IRQHandler+0x44a>
 8002c2c:	e0b2      	b.n	8002d94 <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 8002c2e:	183b      	adds	r3, r7, r0
 8002c30:	881b      	ldrh	r3, [r3, #0]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d100      	bne.n	8002c38 <HAL_UART_IRQHandler+0x454>
 8002c36:	e0ad      	b.n	8002d94 <HAL_UART_IRQHandler+0x5b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c38:	f3ef 8310 	mrs	r3, PRIMASK
 8002c3c:	60fb      	str	r3, [r7, #12]
  return(result);
 8002c3e:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c40:	2488      	movs	r4, #136	; 0x88
 8002c42:	193a      	adds	r2, r7, r4
 8002c44:	6013      	str	r3, [r2, #0]
 8002c46:	2301      	movs	r3, #1
 8002c48:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	f383 8810 	msr	PRIMASK, r3
}
 8002c50:	46c0      	nop			; (mov r8, r8)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4951      	ldr	r1, [pc, #324]	; (8002da4 <HAL_UART_IRQHandler+0x5c0>)
 8002c5e:	400a      	ands	r2, r1
 8002c60:	601a      	str	r2, [r3, #0]
 8002c62:	193b      	adds	r3, r7, r4
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	f383 8810 	msr	PRIMASK, r3
}
 8002c6e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c70:	f3ef 8310 	mrs	r3, PRIMASK
 8002c74:	61bb      	str	r3, [r7, #24]
  return(result);
 8002c76:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c78:	2484      	movs	r4, #132	; 0x84
 8002c7a:	193a      	adds	r2, r7, r4
 8002c7c:	6013      	str	r3, [r2, #0]
 8002c7e:	2301      	movs	r3, #1
 8002c80:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c82:	69fb      	ldr	r3, [r7, #28]
 8002c84:	f383 8810 	msr	PRIMASK, r3
}
 8002c88:	46c0      	nop			; (mov r8, r8)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	689a      	ldr	r2, [r3, #8]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	2101      	movs	r1, #1
 8002c96:	438a      	bics	r2, r1
 8002c98:	609a      	str	r2, [r3, #8]
 8002c9a:	193b      	adds	r3, r7, r4
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ca0:	6a3b      	ldr	r3, [r7, #32]
 8002ca2:	f383 8810 	msr	PRIMASK, r3
}
 8002ca6:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2280      	movs	r2, #128	; 0x80
 8002cac:	2120      	movs	r1, #32
 8002cae:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cbc:	f3ef 8310 	mrs	r3, PRIMASK
 8002cc0:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8002cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002cc4:	2480      	movs	r4, #128	; 0x80
 8002cc6:	193a      	adds	r2, r7, r4
 8002cc8:	6013      	str	r3, [r2, #0]
 8002cca:	2301      	movs	r3, #1
 8002ccc:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cd0:	f383 8810 	msr	PRIMASK, r3
}
 8002cd4:	46c0      	nop			; (mov r8, r8)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	681a      	ldr	r2, [r3, #0]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	2110      	movs	r1, #16
 8002ce2:	438a      	bics	r2, r1
 8002ce4:	601a      	str	r2, [r3, #0]
 8002ce6:	193b      	adds	r3, r7, r4
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cee:	f383 8810 	msr	PRIMASK, r3
}
 8002cf2:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2202      	movs	r2, #2
 8002cf8:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002cfa:	183b      	adds	r3, r7, r0
 8002cfc:	881a      	ldrh	r2, [r3, #0]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	0011      	movs	r1, r2
 8002d02:	0018      	movs	r0, r3
 8002d04:	f000 f860 	bl	8002dc8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002d08:	e044      	b.n	8002d94 <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002d0a:	23a4      	movs	r3, #164	; 0xa4
 8002d0c:	18fb      	adds	r3, r7, r3
 8002d0e:	681a      	ldr	r2, [r3, #0]
 8002d10:	2380      	movs	r3, #128	; 0x80
 8002d12:	035b      	lsls	r3, r3, #13
 8002d14:	4013      	ands	r3, r2
 8002d16:	d010      	beq.n	8002d3a <HAL_UART_IRQHandler+0x556>
 8002d18:	239c      	movs	r3, #156	; 0x9c
 8002d1a:	18fb      	adds	r3, r7, r3
 8002d1c:	681a      	ldr	r2, [r3, #0]
 8002d1e:	2380      	movs	r3, #128	; 0x80
 8002d20:	03db      	lsls	r3, r3, #15
 8002d22:	4013      	ands	r3, r2
 8002d24:	d009      	beq.n	8002d3a <HAL_UART_IRQHandler+0x556>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	2280      	movs	r2, #128	; 0x80
 8002d2c:	0352      	lsls	r2, r2, #13
 8002d2e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	0018      	movs	r0, r3
 8002d34:	f000 ffd2 	bl	8003cdc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002d38:	e02f      	b.n	8002d9a <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8002d3a:	23a4      	movs	r3, #164	; 0xa4
 8002d3c:	18fb      	adds	r3, r7, r3
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	2280      	movs	r2, #128	; 0x80
 8002d42:	4013      	ands	r3, r2
 8002d44:	d00f      	beq.n	8002d66 <HAL_UART_IRQHandler+0x582>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8002d46:	23a0      	movs	r3, #160	; 0xa0
 8002d48:	18fb      	adds	r3, r7, r3
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	2280      	movs	r2, #128	; 0x80
 8002d4e:	4013      	ands	r3, r2
 8002d50:	d009      	beq.n	8002d66 <HAL_UART_IRQHandler+0x582>
  {
    if (huart->TxISR != NULL)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d01e      	beq.n	8002d98 <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d5e:	687a      	ldr	r2, [r7, #4]
 8002d60:	0010      	movs	r0, r2
 8002d62:	4798      	blx	r3
    }
    return;
 8002d64:	e018      	b.n	8002d98 <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002d66:	23a4      	movs	r3, #164	; 0xa4
 8002d68:	18fb      	adds	r3, r7, r3
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	2240      	movs	r2, #64	; 0x40
 8002d6e:	4013      	ands	r3, r2
 8002d70:	d013      	beq.n	8002d9a <HAL_UART_IRQHandler+0x5b6>
 8002d72:	23a0      	movs	r3, #160	; 0xa0
 8002d74:	18fb      	adds	r3, r7, r3
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	2240      	movs	r2, #64	; 0x40
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	d00d      	beq.n	8002d9a <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	0018      	movs	r0, r3
 8002d82:	f000 fdbc 	bl	80038fe <UART_EndTransmit_IT>
    return;
 8002d86:	e008      	b.n	8002d9a <HAL_UART_IRQHandler+0x5b6>
      return;
 8002d88:	46c0      	nop			; (mov r8, r8)
 8002d8a:	e006      	b.n	8002d9a <HAL_UART_IRQHandler+0x5b6>
    return;
 8002d8c:	46c0      	nop			; (mov r8, r8)
 8002d8e:	e004      	b.n	8002d9a <HAL_UART_IRQHandler+0x5b6>
      return;
 8002d90:	46c0      	nop			; (mov r8, r8)
 8002d92:	e002      	b.n	8002d9a <HAL_UART_IRQHandler+0x5b6>
      return;
 8002d94:	46c0      	nop			; (mov r8, r8)
 8002d96:	e000      	b.n	8002d9a <HAL_UART_IRQHandler+0x5b6>
    return;
 8002d98:	46c0      	nop			; (mov r8, r8)
  }

}
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	b02b      	add	sp, #172	; 0xac
 8002d9e:	bd90      	pop	{r4, r7, pc}
 8002da0:	fffffeff 	.word	0xfffffeff
 8002da4:	fffffedf 	.word	0xfffffedf

08002da8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b082      	sub	sp, #8
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002db0:	46c0      	nop			; (mov r8, r8)
 8002db2:	46bd      	mov	sp, r7
 8002db4:	b002      	add	sp, #8
 8002db6:	bd80      	pop	{r7, pc}

08002db8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b082      	sub	sp, #8
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002dc0:	46c0      	nop			; (mov r8, r8)
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	b002      	add	sp, #8
 8002dc6:	bd80      	pop	{r7, pc}

08002dc8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b082      	sub	sp, #8
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
 8002dd0:	000a      	movs	r2, r1
 8002dd2:	1cbb      	adds	r3, r7, #2
 8002dd4:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002dd6:	46c0      	nop			; (mov r8, r8)
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	b002      	add	sp, #8
 8002ddc:	bd80      	pop	{r7, pc}
	...

08002de0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002de0:	b5b0      	push	{r4, r5, r7, lr}
 8002de2:	b08e      	sub	sp, #56	; 0x38
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002de8:	231a      	movs	r3, #26
 8002dea:	2218      	movs	r2, #24
 8002dec:	189b      	adds	r3, r3, r2
 8002dee:	19db      	adds	r3, r3, r7
 8002df0:	2200      	movs	r2, #0
 8002df2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002df4:	69fb      	ldr	r3, [r7, #28]
 8002df6:	689a      	ldr	r2, [r3, #8]
 8002df8:	69fb      	ldr	r3, [r7, #28]
 8002dfa:	691b      	ldr	r3, [r3, #16]
 8002dfc:	431a      	orrs	r2, r3
 8002dfe:	69fb      	ldr	r3, [r7, #28]
 8002e00:	695b      	ldr	r3, [r3, #20]
 8002e02:	431a      	orrs	r2, r3
 8002e04:	69fb      	ldr	r3, [r7, #28]
 8002e06:	69db      	ldr	r3, [r3, #28]
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002e0c:	69fb      	ldr	r3, [r7, #28]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4ac6      	ldr	r2, [pc, #792]	; (800312c <UART_SetConfig+0x34c>)
 8002e14:	4013      	ands	r3, r2
 8002e16:	0019      	movs	r1, r3
 8002e18:	69fb      	ldr	r3, [r7, #28]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002e1e:	430a      	orrs	r2, r1
 8002e20:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e22:	69fb      	ldr	r3, [r7, #28]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	4ac1      	ldr	r2, [pc, #772]	; (8003130 <UART_SetConfig+0x350>)
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	0019      	movs	r1, r3
 8002e2e:	69fb      	ldr	r3, [r7, #28]
 8002e30:	68da      	ldr	r2, [r3, #12]
 8002e32:	69fb      	ldr	r3, [r7, #28]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	430a      	orrs	r2, r1
 8002e38:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002e3a:	69fb      	ldr	r3, [r7, #28]
 8002e3c:	699b      	ldr	r3, [r3, #24]
 8002e3e:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002e40:	69fb      	ldr	r3, [r7, #28]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4abb      	ldr	r2, [pc, #748]	; (8003134 <UART_SetConfig+0x354>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d004      	beq.n	8002e54 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002e4a:	69fb      	ldr	r3, [r7, #28]
 8002e4c:	6a1b      	ldr	r3, [r3, #32]
 8002e4e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002e50:	4313      	orrs	r3, r2
 8002e52:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002e54:	69fb      	ldr	r3, [r7, #28]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	4ab7      	ldr	r2, [pc, #732]	; (8003138 <UART_SetConfig+0x358>)
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	0019      	movs	r1, r3
 8002e60:	69fb      	ldr	r3, [r7, #28]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002e66:	430a      	orrs	r2, r1
 8002e68:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002e6a:	69fb      	ldr	r3, [r7, #28]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4ab3      	ldr	r2, [pc, #716]	; (800313c <UART_SetConfig+0x35c>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d131      	bne.n	8002ed8 <UART_SetConfig+0xf8>
 8002e74:	4bb2      	ldr	r3, [pc, #712]	; (8003140 <UART_SetConfig+0x360>)
 8002e76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e78:	2203      	movs	r2, #3
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	2b03      	cmp	r3, #3
 8002e7e:	d01d      	beq.n	8002ebc <UART_SetConfig+0xdc>
 8002e80:	d823      	bhi.n	8002eca <UART_SetConfig+0xea>
 8002e82:	2b02      	cmp	r3, #2
 8002e84:	d00c      	beq.n	8002ea0 <UART_SetConfig+0xc0>
 8002e86:	d820      	bhi.n	8002eca <UART_SetConfig+0xea>
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d002      	beq.n	8002e92 <UART_SetConfig+0xb2>
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d00e      	beq.n	8002eae <UART_SetConfig+0xce>
 8002e90:	e01b      	b.n	8002eca <UART_SetConfig+0xea>
 8002e92:	231b      	movs	r3, #27
 8002e94:	2218      	movs	r2, #24
 8002e96:	189b      	adds	r3, r3, r2
 8002e98:	19db      	adds	r3, r3, r7
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	701a      	strb	r2, [r3, #0]
 8002e9e:	e09c      	b.n	8002fda <UART_SetConfig+0x1fa>
 8002ea0:	231b      	movs	r3, #27
 8002ea2:	2218      	movs	r2, #24
 8002ea4:	189b      	adds	r3, r3, r2
 8002ea6:	19db      	adds	r3, r3, r7
 8002ea8:	2202      	movs	r2, #2
 8002eaa:	701a      	strb	r2, [r3, #0]
 8002eac:	e095      	b.n	8002fda <UART_SetConfig+0x1fa>
 8002eae:	231b      	movs	r3, #27
 8002eb0:	2218      	movs	r2, #24
 8002eb2:	189b      	adds	r3, r3, r2
 8002eb4:	19db      	adds	r3, r3, r7
 8002eb6:	2204      	movs	r2, #4
 8002eb8:	701a      	strb	r2, [r3, #0]
 8002eba:	e08e      	b.n	8002fda <UART_SetConfig+0x1fa>
 8002ebc:	231b      	movs	r3, #27
 8002ebe:	2218      	movs	r2, #24
 8002ec0:	189b      	adds	r3, r3, r2
 8002ec2:	19db      	adds	r3, r3, r7
 8002ec4:	2208      	movs	r2, #8
 8002ec6:	701a      	strb	r2, [r3, #0]
 8002ec8:	e087      	b.n	8002fda <UART_SetConfig+0x1fa>
 8002eca:	231b      	movs	r3, #27
 8002ecc:	2218      	movs	r2, #24
 8002ece:	189b      	adds	r3, r3, r2
 8002ed0:	19db      	adds	r3, r3, r7
 8002ed2:	2210      	movs	r2, #16
 8002ed4:	701a      	strb	r2, [r3, #0]
 8002ed6:	e080      	b.n	8002fda <UART_SetConfig+0x1fa>
 8002ed8:	69fb      	ldr	r3, [r7, #28]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a99      	ldr	r2, [pc, #612]	; (8003144 <UART_SetConfig+0x364>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d131      	bne.n	8002f46 <UART_SetConfig+0x166>
 8002ee2:	4b97      	ldr	r3, [pc, #604]	; (8003140 <UART_SetConfig+0x360>)
 8002ee4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ee6:	220c      	movs	r2, #12
 8002ee8:	4013      	ands	r3, r2
 8002eea:	2b0c      	cmp	r3, #12
 8002eec:	d01d      	beq.n	8002f2a <UART_SetConfig+0x14a>
 8002eee:	d823      	bhi.n	8002f38 <UART_SetConfig+0x158>
 8002ef0:	2b08      	cmp	r3, #8
 8002ef2:	d00c      	beq.n	8002f0e <UART_SetConfig+0x12e>
 8002ef4:	d820      	bhi.n	8002f38 <UART_SetConfig+0x158>
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d002      	beq.n	8002f00 <UART_SetConfig+0x120>
 8002efa:	2b04      	cmp	r3, #4
 8002efc:	d00e      	beq.n	8002f1c <UART_SetConfig+0x13c>
 8002efe:	e01b      	b.n	8002f38 <UART_SetConfig+0x158>
 8002f00:	231b      	movs	r3, #27
 8002f02:	2218      	movs	r2, #24
 8002f04:	189b      	adds	r3, r3, r2
 8002f06:	19db      	adds	r3, r3, r7
 8002f08:	2200      	movs	r2, #0
 8002f0a:	701a      	strb	r2, [r3, #0]
 8002f0c:	e065      	b.n	8002fda <UART_SetConfig+0x1fa>
 8002f0e:	231b      	movs	r3, #27
 8002f10:	2218      	movs	r2, #24
 8002f12:	189b      	adds	r3, r3, r2
 8002f14:	19db      	adds	r3, r3, r7
 8002f16:	2202      	movs	r2, #2
 8002f18:	701a      	strb	r2, [r3, #0]
 8002f1a:	e05e      	b.n	8002fda <UART_SetConfig+0x1fa>
 8002f1c:	231b      	movs	r3, #27
 8002f1e:	2218      	movs	r2, #24
 8002f20:	189b      	adds	r3, r3, r2
 8002f22:	19db      	adds	r3, r3, r7
 8002f24:	2204      	movs	r2, #4
 8002f26:	701a      	strb	r2, [r3, #0]
 8002f28:	e057      	b.n	8002fda <UART_SetConfig+0x1fa>
 8002f2a:	231b      	movs	r3, #27
 8002f2c:	2218      	movs	r2, #24
 8002f2e:	189b      	adds	r3, r3, r2
 8002f30:	19db      	adds	r3, r3, r7
 8002f32:	2208      	movs	r2, #8
 8002f34:	701a      	strb	r2, [r3, #0]
 8002f36:	e050      	b.n	8002fda <UART_SetConfig+0x1fa>
 8002f38:	231b      	movs	r3, #27
 8002f3a:	2218      	movs	r2, #24
 8002f3c:	189b      	adds	r3, r3, r2
 8002f3e:	19db      	adds	r3, r3, r7
 8002f40:	2210      	movs	r2, #16
 8002f42:	701a      	strb	r2, [r3, #0]
 8002f44:	e049      	b.n	8002fda <UART_SetConfig+0x1fa>
 8002f46:	69fb      	ldr	r3, [r7, #28]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a7a      	ldr	r2, [pc, #488]	; (8003134 <UART_SetConfig+0x354>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d13e      	bne.n	8002fce <UART_SetConfig+0x1ee>
 8002f50:	4b7b      	ldr	r3, [pc, #492]	; (8003140 <UART_SetConfig+0x360>)
 8002f52:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002f54:	23c0      	movs	r3, #192	; 0xc0
 8002f56:	011b      	lsls	r3, r3, #4
 8002f58:	4013      	ands	r3, r2
 8002f5a:	22c0      	movs	r2, #192	; 0xc0
 8002f5c:	0112      	lsls	r2, r2, #4
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d027      	beq.n	8002fb2 <UART_SetConfig+0x1d2>
 8002f62:	22c0      	movs	r2, #192	; 0xc0
 8002f64:	0112      	lsls	r2, r2, #4
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d82a      	bhi.n	8002fc0 <UART_SetConfig+0x1e0>
 8002f6a:	2280      	movs	r2, #128	; 0x80
 8002f6c:	0112      	lsls	r2, r2, #4
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d011      	beq.n	8002f96 <UART_SetConfig+0x1b6>
 8002f72:	2280      	movs	r2, #128	; 0x80
 8002f74:	0112      	lsls	r2, r2, #4
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d822      	bhi.n	8002fc0 <UART_SetConfig+0x1e0>
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d004      	beq.n	8002f88 <UART_SetConfig+0x1a8>
 8002f7e:	2280      	movs	r2, #128	; 0x80
 8002f80:	00d2      	lsls	r2, r2, #3
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d00e      	beq.n	8002fa4 <UART_SetConfig+0x1c4>
 8002f86:	e01b      	b.n	8002fc0 <UART_SetConfig+0x1e0>
 8002f88:	231b      	movs	r3, #27
 8002f8a:	2218      	movs	r2, #24
 8002f8c:	189b      	adds	r3, r3, r2
 8002f8e:	19db      	adds	r3, r3, r7
 8002f90:	2200      	movs	r2, #0
 8002f92:	701a      	strb	r2, [r3, #0]
 8002f94:	e021      	b.n	8002fda <UART_SetConfig+0x1fa>
 8002f96:	231b      	movs	r3, #27
 8002f98:	2218      	movs	r2, #24
 8002f9a:	189b      	adds	r3, r3, r2
 8002f9c:	19db      	adds	r3, r3, r7
 8002f9e:	2202      	movs	r2, #2
 8002fa0:	701a      	strb	r2, [r3, #0]
 8002fa2:	e01a      	b.n	8002fda <UART_SetConfig+0x1fa>
 8002fa4:	231b      	movs	r3, #27
 8002fa6:	2218      	movs	r2, #24
 8002fa8:	189b      	adds	r3, r3, r2
 8002faa:	19db      	adds	r3, r3, r7
 8002fac:	2204      	movs	r2, #4
 8002fae:	701a      	strb	r2, [r3, #0]
 8002fb0:	e013      	b.n	8002fda <UART_SetConfig+0x1fa>
 8002fb2:	231b      	movs	r3, #27
 8002fb4:	2218      	movs	r2, #24
 8002fb6:	189b      	adds	r3, r3, r2
 8002fb8:	19db      	adds	r3, r3, r7
 8002fba:	2208      	movs	r2, #8
 8002fbc:	701a      	strb	r2, [r3, #0]
 8002fbe:	e00c      	b.n	8002fda <UART_SetConfig+0x1fa>
 8002fc0:	231b      	movs	r3, #27
 8002fc2:	2218      	movs	r2, #24
 8002fc4:	189b      	adds	r3, r3, r2
 8002fc6:	19db      	adds	r3, r3, r7
 8002fc8:	2210      	movs	r2, #16
 8002fca:	701a      	strb	r2, [r3, #0]
 8002fcc:	e005      	b.n	8002fda <UART_SetConfig+0x1fa>
 8002fce:	231b      	movs	r3, #27
 8002fd0:	2218      	movs	r2, #24
 8002fd2:	189b      	adds	r3, r3, r2
 8002fd4:	19db      	adds	r3, r3, r7
 8002fd6:	2210      	movs	r2, #16
 8002fd8:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a55      	ldr	r2, [pc, #340]	; (8003134 <UART_SetConfig+0x354>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d000      	beq.n	8002fe6 <UART_SetConfig+0x206>
 8002fe4:	e084      	b.n	80030f0 <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002fe6:	231b      	movs	r3, #27
 8002fe8:	2218      	movs	r2, #24
 8002fea:	189b      	adds	r3, r3, r2
 8002fec:	19db      	adds	r3, r3, r7
 8002fee:	781b      	ldrb	r3, [r3, #0]
 8002ff0:	2b08      	cmp	r3, #8
 8002ff2:	d01d      	beq.n	8003030 <UART_SetConfig+0x250>
 8002ff4:	dc20      	bgt.n	8003038 <UART_SetConfig+0x258>
 8002ff6:	2b04      	cmp	r3, #4
 8002ff8:	d015      	beq.n	8003026 <UART_SetConfig+0x246>
 8002ffa:	dc1d      	bgt.n	8003038 <UART_SetConfig+0x258>
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d002      	beq.n	8003006 <UART_SetConfig+0x226>
 8003000:	2b02      	cmp	r3, #2
 8003002:	d005      	beq.n	8003010 <UART_SetConfig+0x230>
 8003004:	e018      	b.n	8003038 <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003006:	f7fe febf 	bl	8001d88 <HAL_RCC_GetPCLK1Freq>
 800300a:	0003      	movs	r3, r0
 800300c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800300e:	e01c      	b.n	800304a <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003010:	4b4b      	ldr	r3, [pc, #300]	; (8003140 <UART_SetConfig+0x360>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	2210      	movs	r2, #16
 8003016:	4013      	ands	r3, r2
 8003018:	d002      	beq.n	8003020 <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800301a:	4b4b      	ldr	r3, [pc, #300]	; (8003148 <UART_SetConfig+0x368>)
 800301c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800301e:	e014      	b.n	800304a <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 8003020:	4b4a      	ldr	r3, [pc, #296]	; (800314c <UART_SetConfig+0x36c>)
 8003022:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003024:	e011      	b.n	800304a <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003026:	f7fe fdff 	bl	8001c28 <HAL_RCC_GetSysClockFreq>
 800302a:	0003      	movs	r3, r0
 800302c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800302e:	e00c      	b.n	800304a <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003030:	2380      	movs	r3, #128	; 0x80
 8003032:	021b      	lsls	r3, r3, #8
 8003034:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003036:	e008      	b.n	800304a <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 8003038:	2300      	movs	r3, #0
 800303a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800303c:	231a      	movs	r3, #26
 800303e:	2218      	movs	r2, #24
 8003040:	189b      	adds	r3, r3, r2
 8003042:	19db      	adds	r3, r3, r7
 8003044:	2201      	movs	r2, #1
 8003046:	701a      	strb	r2, [r3, #0]
        break;
 8003048:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800304a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800304c:	2b00      	cmp	r3, #0
 800304e:	d100      	bne.n	8003052 <UART_SetConfig+0x272>
 8003050:	e132      	b.n	80032b8 <UART_SetConfig+0x4d8>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003052:	69fb      	ldr	r3, [r7, #28]
 8003054:	685a      	ldr	r2, [r3, #4]
 8003056:	0013      	movs	r3, r2
 8003058:	005b      	lsls	r3, r3, #1
 800305a:	189b      	adds	r3, r3, r2
 800305c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800305e:	429a      	cmp	r2, r3
 8003060:	d305      	bcc.n	800306e <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003062:	69fb      	ldr	r3, [r7, #28]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003068:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800306a:	429a      	cmp	r2, r3
 800306c:	d906      	bls.n	800307c <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 800306e:	231a      	movs	r3, #26
 8003070:	2218      	movs	r2, #24
 8003072:	189b      	adds	r3, r3, r2
 8003074:	19db      	adds	r3, r3, r7
 8003076:	2201      	movs	r2, #1
 8003078:	701a      	strb	r2, [r3, #0]
 800307a:	e11d      	b.n	80032b8 <UART_SetConfig+0x4d8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800307c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800307e:	613b      	str	r3, [r7, #16]
 8003080:	2300      	movs	r3, #0
 8003082:	617b      	str	r3, [r7, #20]
 8003084:	6939      	ldr	r1, [r7, #16]
 8003086:	697a      	ldr	r2, [r7, #20]
 8003088:	000b      	movs	r3, r1
 800308a:	0e1b      	lsrs	r3, r3, #24
 800308c:	0010      	movs	r0, r2
 800308e:	0205      	lsls	r5, r0, #8
 8003090:	431d      	orrs	r5, r3
 8003092:	000b      	movs	r3, r1
 8003094:	021c      	lsls	r4, r3, #8
 8003096:	69fb      	ldr	r3, [r7, #28]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	085b      	lsrs	r3, r3, #1
 800309c:	60bb      	str	r3, [r7, #8]
 800309e:	2300      	movs	r3, #0
 80030a0:	60fb      	str	r3, [r7, #12]
 80030a2:	68b8      	ldr	r0, [r7, #8]
 80030a4:	68f9      	ldr	r1, [r7, #12]
 80030a6:	1900      	adds	r0, r0, r4
 80030a8:	4169      	adcs	r1, r5
 80030aa:	69fb      	ldr	r3, [r7, #28]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	603b      	str	r3, [r7, #0]
 80030b0:	2300      	movs	r3, #0
 80030b2:	607b      	str	r3, [r7, #4]
 80030b4:	683a      	ldr	r2, [r7, #0]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	f7fd f8c4 	bl	8000244 <__aeabi_uldivmod>
 80030bc:	0002      	movs	r2, r0
 80030be:	000b      	movs	r3, r1
 80030c0:	0013      	movs	r3, r2
 80030c2:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80030c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80030c6:	23c0      	movs	r3, #192	; 0xc0
 80030c8:	009b      	lsls	r3, r3, #2
 80030ca:	429a      	cmp	r2, r3
 80030cc:	d309      	bcc.n	80030e2 <UART_SetConfig+0x302>
 80030ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80030d0:	2380      	movs	r3, #128	; 0x80
 80030d2:	035b      	lsls	r3, r3, #13
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d204      	bcs.n	80030e2 <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 80030d8:	69fb      	ldr	r3, [r7, #28]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80030de:	60da      	str	r2, [r3, #12]
 80030e0:	e0ea      	b.n	80032b8 <UART_SetConfig+0x4d8>
        }
        else
        {
          ret = HAL_ERROR;
 80030e2:	231a      	movs	r3, #26
 80030e4:	2218      	movs	r2, #24
 80030e6:	189b      	adds	r3, r3, r2
 80030e8:	19db      	adds	r3, r3, r7
 80030ea:	2201      	movs	r2, #1
 80030ec:	701a      	strb	r2, [r3, #0]
 80030ee:	e0e3      	b.n	80032b8 <UART_SetConfig+0x4d8>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80030f0:	69fb      	ldr	r3, [r7, #28]
 80030f2:	69da      	ldr	r2, [r3, #28]
 80030f4:	2380      	movs	r3, #128	; 0x80
 80030f6:	021b      	lsls	r3, r3, #8
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d000      	beq.n	80030fe <UART_SetConfig+0x31e>
 80030fc:	e085      	b.n	800320a <UART_SetConfig+0x42a>
  {
    switch (clocksource)
 80030fe:	231b      	movs	r3, #27
 8003100:	2218      	movs	r2, #24
 8003102:	189b      	adds	r3, r3, r2
 8003104:	19db      	adds	r3, r3, r7
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	2b08      	cmp	r3, #8
 800310a:	d837      	bhi.n	800317c <UART_SetConfig+0x39c>
 800310c:	009a      	lsls	r2, r3, #2
 800310e:	4b10      	ldr	r3, [pc, #64]	; (8003150 <UART_SetConfig+0x370>)
 8003110:	18d3      	adds	r3, r2, r3
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003116:	f7fe fe37 	bl	8001d88 <HAL_RCC_GetPCLK1Freq>
 800311a:	0003      	movs	r3, r0
 800311c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800311e:	e036      	b.n	800318e <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003120:	f7fe fe48 	bl	8001db4 <HAL_RCC_GetPCLK2Freq>
 8003124:	0003      	movs	r3, r0
 8003126:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003128:	e031      	b.n	800318e <UART_SetConfig+0x3ae>
 800312a:	46c0      	nop			; (mov r8, r8)
 800312c:	efff69f3 	.word	0xefff69f3
 8003130:	ffffcfff 	.word	0xffffcfff
 8003134:	40004800 	.word	0x40004800
 8003138:	fffff4ff 	.word	0xfffff4ff
 800313c:	40013800 	.word	0x40013800
 8003140:	40021000 	.word	0x40021000
 8003144:	40004400 	.word	0x40004400
 8003148:	003d0900 	.word	0x003d0900
 800314c:	00f42400 	.word	0x00f42400
 8003150:	080062fc 	.word	0x080062fc
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003154:	4b60      	ldr	r3, [pc, #384]	; (80032d8 <UART_SetConfig+0x4f8>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	2210      	movs	r2, #16
 800315a:	4013      	ands	r3, r2
 800315c:	d002      	beq.n	8003164 <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800315e:	4b5f      	ldr	r3, [pc, #380]	; (80032dc <UART_SetConfig+0x4fc>)
 8003160:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003162:	e014      	b.n	800318e <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 8003164:	4b5e      	ldr	r3, [pc, #376]	; (80032e0 <UART_SetConfig+0x500>)
 8003166:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003168:	e011      	b.n	800318e <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800316a:	f7fe fd5d 	bl	8001c28 <HAL_RCC_GetSysClockFreq>
 800316e:	0003      	movs	r3, r0
 8003170:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003172:	e00c      	b.n	800318e <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003174:	2380      	movs	r3, #128	; 0x80
 8003176:	021b      	lsls	r3, r3, #8
 8003178:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800317a:	e008      	b.n	800318e <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 800317c:	2300      	movs	r3, #0
 800317e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003180:	231a      	movs	r3, #26
 8003182:	2218      	movs	r2, #24
 8003184:	189b      	adds	r3, r3, r2
 8003186:	19db      	adds	r3, r3, r7
 8003188:	2201      	movs	r2, #1
 800318a:	701a      	strb	r2, [r3, #0]
        break;
 800318c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800318e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003190:	2b00      	cmp	r3, #0
 8003192:	d100      	bne.n	8003196 <UART_SetConfig+0x3b6>
 8003194:	e090      	b.n	80032b8 <UART_SetConfig+0x4d8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003196:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003198:	005a      	lsls	r2, r3, #1
 800319a:	69fb      	ldr	r3, [r7, #28]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	085b      	lsrs	r3, r3, #1
 80031a0:	18d2      	adds	r2, r2, r3
 80031a2:	69fb      	ldr	r3, [r7, #28]
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	0019      	movs	r1, r3
 80031a8:	0010      	movs	r0, r2
 80031aa:	f7fc ffbf 	bl	800012c <__udivsi3>
 80031ae:	0003      	movs	r3, r0
 80031b0:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80031b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031b4:	2b0f      	cmp	r3, #15
 80031b6:	d921      	bls.n	80031fc <UART_SetConfig+0x41c>
 80031b8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80031ba:	2380      	movs	r3, #128	; 0x80
 80031bc:	025b      	lsls	r3, r3, #9
 80031be:	429a      	cmp	r2, r3
 80031c0:	d21c      	bcs.n	80031fc <UART_SetConfig+0x41c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80031c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031c4:	b29a      	uxth	r2, r3
 80031c6:	200e      	movs	r0, #14
 80031c8:	2418      	movs	r4, #24
 80031ca:	1903      	adds	r3, r0, r4
 80031cc:	19db      	adds	r3, r3, r7
 80031ce:	210f      	movs	r1, #15
 80031d0:	438a      	bics	r2, r1
 80031d2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80031d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031d6:	085b      	lsrs	r3, r3, #1
 80031d8:	b29b      	uxth	r3, r3
 80031da:	2207      	movs	r2, #7
 80031dc:	4013      	ands	r3, r2
 80031de:	b299      	uxth	r1, r3
 80031e0:	1903      	adds	r3, r0, r4
 80031e2:	19db      	adds	r3, r3, r7
 80031e4:	1902      	adds	r2, r0, r4
 80031e6:	19d2      	adds	r2, r2, r7
 80031e8:	8812      	ldrh	r2, [r2, #0]
 80031ea:	430a      	orrs	r2, r1
 80031ec:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80031ee:	69fb      	ldr	r3, [r7, #28]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	1902      	adds	r2, r0, r4
 80031f4:	19d2      	adds	r2, r2, r7
 80031f6:	8812      	ldrh	r2, [r2, #0]
 80031f8:	60da      	str	r2, [r3, #12]
 80031fa:	e05d      	b.n	80032b8 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 80031fc:	231a      	movs	r3, #26
 80031fe:	2218      	movs	r2, #24
 8003200:	189b      	adds	r3, r3, r2
 8003202:	19db      	adds	r3, r3, r7
 8003204:	2201      	movs	r2, #1
 8003206:	701a      	strb	r2, [r3, #0]
 8003208:	e056      	b.n	80032b8 <UART_SetConfig+0x4d8>
      }
    }
  }
  else
  {
    switch (clocksource)
 800320a:	231b      	movs	r3, #27
 800320c:	2218      	movs	r2, #24
 800320e:	189b      	adds	r3, r3, r2
 8003210:	19db      	adds	r3, r3, r7
 8003212:	781b      	ldrb	r3, [r3, #0]
 8003214:	2b08      	cmp	r3, #8
 8003216:	d822      	bhi.n	800325e <UART_SetConfig+0x47e>
 8003218:	009a      	lsls	r2, r3, #2
 800321a:	4b32      	ldr	r3, [pc, #200]	; (80032e4 <UART_SetConfig+0x504>)
 800321c:	18d3      	adds	r3, r2, r3
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003222:	f7fe fdb1 	bl	8001d88 <HAL_RCC_GetPCLK1Freq>
 8003226:	0003      	movs	r3, r0
 8003228:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800322a:	e021      	b.n	8003270 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800322c:	f7fe fdc2 	bl	8001db4 <HAL_RCC_GetPCLK2Freq>
 8003230:	0003      	movs	r3, r0
 8003232:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003234:	e01c      	b.n	8003270 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003236:	4b28      	ldr	r3, [pc, #160]	; (80032d8 <UART_SetConfig+0x4f8>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	2210      	movs	r2, #16
 800323c:	4013      	ands	r3, r2
 800323e:	d002      	beq.n	8003246 <UART_SetConfig+0x466>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003240:	4b26      	ldr	r3, [pc, #152]	; (80032dc <UART_SetConfig+0x4fc>)
 8003242:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003244:	e014      	b.n	8003270 <UART_SetConfig+0x490>
          pclk = (uint32_t) HSI_VALUE;
 8003246:	4b26      	ldr	r3, [pc, #152]	; (80032e0 <UART_SetConfig+0x500>)
 8003248:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800324a:	e011      	b.n	8003270 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800324c:	f7fe fcec 	bl	8001c28 <HAL_RCC_GetSysClockFreq>
 8003250:	0003      	movs	r3, r0
 8003252:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003254:	e00c      	b.n	8003270 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003256:	2380      	movs	r3, #128	; 0x80
 8003258:	021b      	lsls	r3, r3, #8
 800325a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800325c:	e008      	b.n	8003270 <UART_SetConfig+0x490>
      default:
        pclk = 0U;
 800325e:	2300      	movs	r3, #0
 8003260:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003262:	231a      	movs	r3, #26
 8003264:	2218      	movs	r2, #24
 8003266:	189b      	adds	r3, r3, r2
 8003268:	19db      	adds	r3, r3, r7
 800326a:	2201      	movs	r2, #1
 800326c:	701a      	strb	r2, [r3, #0]
        break;
 800326e:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003270:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003272:	2b00      	cmp	r3, #0
 8003274:	d020      	beq.n	80032b8 <UART_SetConfig+0x4d8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003276:	69fb      	ldr	r3, [r7, #28]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	085a      	lsrs	r2, r3, #1
 800327c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800327e:	18d2      	adds	r2, r2, r3
 8003280:	69fb      	ldr	r3, [r7, #28]
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	0019      	movs	r1, r3
 8003286:	0010      	movs	r0, r2
 8003288:	f7fc ff50 	bl	800012c <__udivsi3>
 800328c:	0003      	movs	r3, r0
 800328e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003290:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003292:	2b0f      	cmp	r3, #15
 8003294:	d90a      	bls.n	80032ac <UART_SetConfig+0x4cc>
 8003296:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003298:	2380      	movs	r3, #128	; 0x80
 800329a:	025b      	lsls	r3, r3, #9
 800329c:	429a      	cmp	r2, r3
 800329e:	d205      	bcs.n	80032ac <UART_SetConfig+0x4cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80032a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032a2:	b29a      	uxth	r2, r3
 80032a4:	69fb      	ldr	r3, [r7, #28]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	60da      	str	r2, [r3, #12]
 80032aa:	e005      	b.n	80032b8 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 80032ac:	231a      	movs	r3, #26
 80032ae:	2218      	movs	r2, #24
 80032b0:	189b      	adds	r3, r3, r2
 80032b2:	19db      	adds	r3, r3, r7
 80032b4:	2201      	movs	r2, #1
 80032b6:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	2200      	movs	r2, #0
 80032bc:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80032be:	69fb      	ldr	r3, [r7, #28]
 80032c0:	2200      	movs	r2, #0
 80032c2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80032c4:	231a      	movs	r3, #26
 80032c6:	2218      	movs	r2, #24
 80032c8:	189b      	adds	r3, r3, r2
 80032ca:	19db      	adds	r3, r3, r7
 80032cc:	781b      	ldrb	r3, [r3, #0]
}
 80032ce:	0018      	movs	r0, r3
 80032d0:	46bd      	mov	sp, r7
 80032d2:	b00e      	add	sp, #56	; 0x38
 80032d4:	bdb0      	pop	{r4, r5, r7, pc}
 80032d6:	46c0      	nop			; (mov r8, r8)
 80032d8:	40021000 	.word	0x40021000
 80032dc:	003d0900 	.word	0x003d0900
 80032e0:	00f42400 	.word	0x00f42400
 80032e4:	08006320 	.word	0x08006320

080032e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b082      	sub	sp, #8
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f4:	2201      	movs	r2, #1
 80032f6:	4013      	ands	r3, r2
 80032f8:	d00b      	beq.n	8003312 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	4a4a      	ldr	r2, [pc, #296]	; (800342c <UART_AdvFeatureConfig+0x144>)
 8003302:	4013      	ands	r3, r2
 8003304:	0019      	movs	r1, r3
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	430a      	orrs	r2, r1
 8003310:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003316:	2202      	movs	r2, #2
 8003318:	4013      	ands	r3, r2
 800331a:	d00b      	beq.n	8003334 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	4a43      	ldr	r2, [pc, #268]	; (8003430 <UART_AdvFeatureConfig+0x148>)
 8003324:	4013      	ands	r3, r2
 8003326:	0019      	movs	r1, r3
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	430a      	orrs	r2, r1
 8003332:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003338:	2204      	movs	r2, #4
 800333a:	4013      	ands	r3, r2
 800333c:	d00b      	beq.n	8003356 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	4a3b      	ldr	r2, [pc, #236]	; (8003434 <UART_AdvFeatureConfig+0x14c>)
 8003346:	4013      	ands	r3, r2
 8003348:	0019      	movs	r1, r3
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	430a      	orrs	r2, r1
 8003354:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800335a:	2208      	movs	r2, #8
 800335c:	4013      	ands	r3, r2
 800335e:	d00b      	beq.n	8003378 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	4a34      	ldr	r2, [pc, #208]	; (8003438 <UART_AdvFeatureConfig+0x150>)
 8003368:	4013      	ands	r3, r2
 800336a:	0019      	movs	r1, r3
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	430a      	orrs	r2, r1
 8003376:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800337c:	2210      	movs	r2, #16
 800337e:	4013      	ands	r3, r2
 8003380:	d00b      	beq.n	800339a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	4a2c      	ldr	r2, [pc, #176]	; (800343c <UART_AdvFeatureConfig+0x154>)
 800338a:	4013      	ands	r3, r2
 800338c:	0019      	movs	r1, r3
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	430a      	orrs	r2, r1
 8003398:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800339e:	2220      	movs	r2, #32
 80033a0:	4013      	ands	r3, r2
 80033a2:	d00b      	beq.n	80033bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	689b      	ldr	r3, [r3, #8]
 80033aa:	4a25      	ldr	r2, [pc, #148]	; (8003440 <UART_AdvFeatureConfig+0x158>)
 80033ac:	4013      	ands	r3, r2
 80033ae:	0019      	movs	r1, r3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	430a      	orrs	r2, r1
 80033ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c0:	2240      	movs	r2, #64	; 0x40
 80033c2:	4013      	ands	r3, r2
 80033c4:	d01d      	beq.n	8003402 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	4a1d      	ldr	r2, [pc, #116]	; (8003444 <UART_AdvFeatureConfig+0x15c>)
 80033ce:	4013      	ands	r3, r2
 80033d0:	0019      	movs	r1, r3
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	430a      	orrs	r2, r1
 80033dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033e2:	2380      	movs	r3, #128	; 0x80
 80033e4:	035b      	lsls	r3, r3, #13
 80033e6:	429a      	cmp	r2, r3
 80033e8:	d10b      	bne.n	8003402 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	4a15      	ldr	r2, [pc, #84]	; (8003448 <UART_AdvFeatureConfig+0x160>)
 80033f2:	4013      	ands	r3, r2
 80033f4:	0019      	movs	r1, r3
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	430a      	orrs	r2, r1
 8003400:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003406:	2280      	movs	r2, #128	; 0x80
 8003408:	4013      	ands	r3, r2
 800340a:	d00b      	beq.n	8003424 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	4a0e      	ldr	r2, [pc, #56]	; (800344c <UART_AdvFeatureConfig+0x164>)
 8003414:	4013      	ands	r3, r2
 8003416:	0019      	movs	r1, r3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	430a      	orrs	r2, r1
 8003422:	605a      	str	r2, [r3, #4]
  }
}
 8003424:	46c0      	nop			; (mov r8, r8)
 8003426:	46bd      	mov	sp, r7
 8003428:	b002      	add	sp, #8
 800342a:	bd80      	pop	{r7, pc}
 800342c:	fffdffff 	.word	0xfffdffff
 8003430:	fffeffff 	.word	0xfffeffff
 8003434:	fffbffff 	.word	0xfffbffff
 8003438:	ffff7fff 	.word	0xffff7fff
 800343c:	ffffefff 	.word	0xffffefff
 8003440:	ffffdfff 	.word	0xffffdfff
 8003444:	ffefffff 	.word	0xffefffff
 8003448:	ff9fffff 	.word	0xff9fffff
 800344c:	fff7ffff 	.word	0xfff7ffff

08003450 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b092      	sub	sp, #72	; 0x48
 8003454:	af02      	add	r7, sp, #8
 8003456:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2284      	movs	r2, #132	; 0x84
 800345c:	2100      	movs	r1, #0
 800345e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003460:	f7fd fc22 	bl	8000ca8 <HAL_GetTick>
 8003464:	0003      	movs	r3, r0
 8003466:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	2208      	movs	r2, #8
 8003470:	4013      	ands	r3, r2
 8003472:	2b08      	cmp	r3, #8
 8003474:	d12c      	bne.n	80034d0 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003476:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003478:	2280      	movs	r2, #128	; 0x80
 800347a:	0391      	lsls	r1, r2, #14
 800347c:	6878      	ldr	r0, [r7, #4]
 800347e:	4a46      	ldr	r2, [pc, #280]	; (8003598 <UART_CheckIdleState+0x148>)
 8003480:	9200      	str	r2, [sp, #0]
 8003482:	2200      	movs	r2, #0
 8003484:	f000 f88c 	bl	80035a0 <UART_WaitOnFlagUntilTimeout>
 8003488:	1e03      	subs	r3, r0, #0
 800348a:	d021      	beq.n	80034d0 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800348c:	f3ef 8310 	mrs	r3, PRIMASK
 8003490:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003494:	63bb      	str	r3, [r7, #56]	; 0x38
 8003496:	2301      	movs	r3, #1
 8003498:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800349a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800349c:	f383 8810 	msr	PRIMASK, r3
}
 80034a0:	46c0      	nop			; (mov r8, r8)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	2180      	movs	r1, #128	; 0x80
 80034ae:	438a      	bics	r2, r1
 80034b0:	601a      	str	r2, [r3, #0]
 80034b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034b8:	f383 8810 	msr	PRIMASK, r3
}
 80034bc:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2220      	movs	r2, #32
 80034c2:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2278      	movs	r2, #120	; 0x78
 80034c8:	2100      	movs	r1, #0
 80034ca:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80034cc:	2303      	movs	r3, #3
 80034ce:	e05f      	b.n	8003590 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	2204      	movs	r2, #4
 80034d8:	4013      	ands	r3, r2
 80034da:	2b04      	cmp	r3, #4
 80034dc:	d146      	bne.n	800356c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80034de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80034e0:	2280      	movs	r2, #128	; 0x80
 80034e2:	03d1      	lsls	r1, r2, #15
 80034e4:	6878      	ldr	r0, [r7, #4]
 80034e6:	4a2c      	ldr	r2, [pc, #176]	; (8003598 <UART_CheckIdleState+0x148>)
 80034e8:	9200      	str	r2, [sp, #0]
 80034ea:	2200      	movs	r2, #0
 80034ec:	f000 f858 	bl	80035a0 <UART_WaitOnFlagUntilTimeout>
 80034f0:	1e03      	subs	r3, r0, #0
 80034f2:	d03b      	beq.n	800356c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034f4:	f3ef 8310 	mrs	r3, PRIMASK
 80034f8:	60fb      	str	r3, [r7, #12]
  return(result);
 80034fa:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034fc:	637b      	str	r3, [r7, #52]	; 0x34
 80034fe:	2301      	movs	r3, #1
 8003500:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	f383 8810 	msr	PRIMASK, r3
}
 8003508:	46c0      	nop			; (mov r8, r8)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4921      	ldr	r1, [pc, #132]	; (800359c <UART_CheckIdleState+0x14c>)
 8003516:	400a      	ands	r2, r1
 8003518:	601a      	str	r2, [r3, #0]
 800351a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800351c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	f383 8810 	msr	PRIMASK, r3
}
 8003524:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003526:	f3ef 8310 	mrs	r3, PRIMASK
 800352a:	61bb      	str	r3, [r7, #24]
  return(result);
 800352c:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800352e:	633b      	str	r3, [r7, #48]	; 0x30
 8003530:	2301      	movs	r3, #1
 8003532:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003534:	69fb      	ldr	r3, [r7, #28]
 8003536:	f383 8810 	msr	PRIMASK, r3
}
 800353a:	46c0      	nop			; (mov r8, r8)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	689a      	ldr	r2, [r3, #8]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	2101      	movs	r1, #1
 8003548:	438a      	bics	r2, r1
 800354a:	609a      	str	r2, [r3, #8]
 800354c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800354e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003550:	6a3b      	ldr	r3, [r7, #32]
 8003552:	f383 8810 	msr	PRIMASK, r3
}
 8003556:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2280      	movs	r2, #128	; 0x80
 800355c:	2120      	movs	r1, #32
 800355e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2278      	movs	r2, #120	; 0x78
 8003564:	2100      	movs	r1, #0
 8003566:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003568:	2303      	movs	r3, #3
 800356a:	e011      	b.n	8003590 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2220      	movs	r2, #32
 8003570:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2280      	movs	r2, #128	; 0x80
 8003576:	2120      	movs	r1, #32
 8003578:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2200      	movs	r2, #0
 800357e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2200      	movs	r2, #0
 8003584:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2278      	movs	r2, #120	; 0x78
 800358a:	2100      	movs	r1, #0
 800358c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800358e:	2300      	movs	r3, #0
}
 8003590:	0018      	movs	r0, r3
 8003592:	46bd      	mov	sp, r7
 8003594:	b010      	add	sp, #64	; 0x40
 8003596:	bd80      	pop	{r7, pc}
 8003598:	01ffffff 	.word	0x01ffffff
 800359c:	fffffedf 	.word	0xfffffedf

080035a0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b084      	sub	sp, #16
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	60f8      	str	r0, [r7, #12]
 80035a8:	60b9      	str	r1, [r7, #8]
 80035aa:	603b      	str	r3, [r7, #0]
 80035ac:	1dfb      	adds	r3, r7, #7
 80035ae:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035b0:	e04b      	b.n	800364a <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035b2:	69bb      	ldr	r3, [r7, #24]
 80035b4:	3301      	adds	r3, #1
 80035b6:	d048      	beq.n	800364a <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035b8:	f7fd fb76 	bl	8000ca8 <HAL_GetTick>
 80035bc:	0002      	movs	r2, r0
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	1ad3      	subs	r3, r2, r3
 80035c2:	69ba      	ldr	r2, [r7, #24]
 80035c4:	429a      	cmp	r2, r3
 80035c6:	d302      	bcc.n	80035ce <UART_WaitOnFlagUntilTimeout+0x2e>
 80035c8:	69bb      	ldr	r3, [r7, #24]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d101      	bne.n	80035d2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80035ce:	2303      	movs	r3, #3
 80035d0:	e04b      	b.n	800366a <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	2204      	movs	r2, #4
 80035da:	4013      	ands	r3, r2
 80035dc:	d035      	beq.n	800364a <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	69db      	ldr	r3, [r3, #28]
 80035e4:	2208      	movs	r2, #8
 80035e6:	4013      	ands	r3, r2
 80035e8:	2b08      	cmp	r3, #8
 80035ea:	d111      	bne.n	8003610 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	2208      	movs	r2, #8
 80035f2:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	0018      	movs	r0, r3
 80035f8:	f000 f906 	bl	8003808 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2284      	movs	r2, #132	; 0x84
 8003600:	2108      	movs	r1, #8
 8003602:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2278      	movs	r2, #120	; 0x78
 8003608:	2100      	movs	r1, #0
 800360a:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	e02c      	b.n	800366a <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	69da      	ldr	r2, [r3, #28]
 8003616:	2380      	movs	r3, #128	; 0x80
 8003618:	011b      	lsls	r3, r3, #4
 800361a:	401a      	ands	r2, r3
 800361c:	2380      	movs	r3, #128	; 0x80
 800361e:	011b      	lsls	r3, r3, #4
 8003620:	429a      	cmp	r2, r3
 8003622:	d112      	bne.n	800364a <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	2280      	movs	r2, #128	; 0x80
 800362a:	0112      	lsls	r2, r2, #4
 800362c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	0018      	movs	r0, r3
 8003632:	f000 f8e9 	bl	8003808 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	2284      	movs	r2, #132	; 0x84
 800363a:	2120      	movs	r1, #32
 800363c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	2278      	movs	r2, #120	; 0x78
 8003642:	2100      	movs	r1, #0
 8003644:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003646:	2303      	movs	r3, #3
 8003648:	e00f      	b.n	800366a <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	69db      	ldr	r3, [r3, #28]
 8003650:	68ba      	ldr	r2, [r7, #8]
 8003652:	4013      	ands	r3, r2
 8003654:	68ba      	ldr	r2, [r7, #8]
 8003656:	1ad3      	subs	r3, r2, r3
 8003658:	425a      	negs	r2, r3
 800365a:	4153      	adcs	r3, r2
 800365c:	b2db      	uxtb	r3, r3
 800365e:	001a      	movs	r2, r3
 8003660:	1dfb      	adds	r3, r7, #7
 8003662:	781b      	ldrb	r3, [r3, #0]
 8003664:	429a      	cmp	r2, r3
 8003666:	d0a4      	beq.n	80035b2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003668:	2300      	movs	r3, #0
}
 800366a:	0018      	movs	r0, r3
 800366c:	46bd      	mov	sp, r7
 800366e:	b004      	add	sp, #16
 8003670:	bd80      	pop	{r7, pc}
	...

08003674 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b090      	sub	sp, #64	; 0x40
 8003678:	af00      	add	r7, sp, #0
 800367a:	60f8      	str	r0, [r7, #12]
 800367c:	60b9      	str	r1, [r7, #8]
 800367e:	1dbb      	adds	r3, r7, #6
 8003680:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	68ba      	ldr	r2, [r7, #8]
 8003686:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	1dba      	adds	r2, r7, #6
 800368c:	2158      	movs	r1, #88	; 0x58
 800368e:	8812      	ldrh	r2, [r2, #0]
 8003690:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	1dba      	adds	r2, r7, #6
 8003696:	215a      	movs	r1, #90	; 0x5a
 8003698:	8812      	ldrh	r2, [r2, #0]
 800369a:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2200      	movs	r2, #0
 80036a0:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	689a      	ldr	r2, [r3, #8]
 80036a6:	2380      	movs	r3, #128	; 0x80
 80036a8:	015b      	lsls	r3, r3, #5
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d10d      	bne.n	80036ca <UART_Start_Receive_IT+0x56>
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	691b      	ldr	r3, [r3, #16]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d104      	bne.n	80036c0 <UART_Start_Receive_IT+0x4c>
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	225c      	movs	r2, #92	; 0x5c
 80036ba:	4950      	ldr	r1, [pc, #320]	; (80037fc <UART_Start_Receive_IT+0x188>)
 80036bc:	5299      	strh	r1, [r3, r2]
 80036be:	e02e      	b.n	800371e <UART_Start_Receive_IT+0xaa>
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	225c      	movs	r2, #92	; 0x5c
 80036c4:	21ff      	movs	r1, #255	; 0xff
 80036c6:	5299      	strh	r1, [r3, r2]
 80036c8:	e029      	b.n	800371e <UART_Start_Receive_IT+0xaa>
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d10d      	bne.n	80036ee <UART_Start_Receive_IT+0x7a>
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	691b      	ldr	r3, [r3, #16]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d104      	bne.n	80036e4 <UART_Start_Receive_IT+0x70>
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	225c      	movs	r2, #92	; 0x5c
 80036de:	21ff      	movs	r1, #255	; 0xff
 80036e0:	5299      	strh	r1, [r3, r2]
 80036e2:	e01c      	b.n	800371e <UART_Start_Receive_IT+0xaa>
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	225c      	movs	r2, #92	; 0x5c
 80036e8:	217f      	movs	r1, #127	; 0x7f
 80036ea:	5299      	strh	r1, [r3, r2]
 80036ec:	e017      	b.n	800371e <UART_Start_Receive_IT+0xaa>
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	689a      	ldr	r2, [r3, #8]
 80036f2:	2380      	movs	r3, #128	; 0x80
 80036f4:	055b      	lsls	r3, r3, #21
 80036f6:	429a      	cmp	r2, r3
 80036f8:	d10d      	bne.n	8003716 <UART_Start_Receive_IT+0xa2>
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	691b      	ldr	r3, [r3, #16]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d104      	bne.n	800370c <UART_Start_Receive_IT+0x98>
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	225c      	movs	r2, #92	; 0x5c
 8003706:	217f      	movs	r1, #127	; 0x7f
 8003708:	5299      	strh	r1, [r3, r2]
 800370a:	e008      	b.n	800371e <UART_Start_Receive_IT+0xaa>
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	225c      	movs	r2, #92	; 0x5c
 8003710:	213f      	movs	r1, #63	; 0x3f
 8003712:	5299      	strh	r1, [r3, r2]
 8003714:	e003      	b.n	800371e <UART_Start_Receive_IT+0xaa>
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	225c      	movs	r2, #92	; 0x5c
 800371a:	2100      	movs	r1, #0
 800371c:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2284      	movs	r2, #132	; 0x84
 8003722:	2100      	movs	r1, #0
 8003724:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2280      	movs	r2, #128	; 0x80
 800372a:	2122      	movs	r1, #34	; 0x22
 800372c:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800372e:	f3ef 8310 	mrs	r3, PRIMASK
 8003732:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003734:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003736:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003738:	2301      	movs	r3, #1
 800373a:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800373c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800373e:	f383 8810 	msr	PRIMASK, r3
}
 8003742:	46c0      	nop			; (mov r8, r8)
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	689a      	ldr	r2, [r3, #8]
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	2101      	movs	r1, #1
 8003750:	430a      	orrs	r2, r1
 8003752:	609a      	str	r2, [r3, #8]
 8003754:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003756:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800375a:	f383 8810 	msr	PRIMASK, r3
}
 800375e:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	689a      	ldr	r2, [r3, #8]
 8003764:	2380      	movs	r3, #128	; 0x80
 8003766:	015b      	lsls	r3, r3, #5
 8003768:	429a      	cmp	r2, r3
 800376a:	d107      	bne.n	800377c <UART_Start_Receive_IT+0x108>
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	691b      	ldr	r3, [r3, #16]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d103      	bne.n	800377c <UART_Start_Receive_IT+0x108>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	4a22      	ldr	r2, [pc, #136]	; (8003800 <UART_Start_Receive_IT+0x18c>)
 8003778:	669a      	str	r2, [r3, #104]	; 0x68
 800377a:	e002      	b.n	8003782 <UART_Start_Receive_IT+0x10e>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	4a21      	ldr	r2, [pc, #132]	; (8003804 <UART_Start_Receive_IT+0x190>)
 8003780:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	691b      	ldr	r3, [r3, #16]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d019      	beq.n	80037be <UART_Start_Receive_IT+0x14a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800378a:	f3ef 8310 	mrs	r3, PRIMASK
 800378e:	61fb      	str	r3, [r7, #28]
  return(result);
 8003790:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003792:	637b      	str	r3, [r7, #52]	; 0x34
 8003794:	2301      	movs	r3, #1
 8003796:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003798:	6a3b      	ldr	r3, [r7, #32]
 800379a:	f383 8810 	msr	PRIMASK, r3
}
 800379e:	46c0      	nop			; (mov r8, r8)
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	2190      	movs	r1, #144	; 0x90
 80037ac:	0049      	lsls	r1, r1, #1
 80037ae:	430a      	orrs	r2, r1
 80037b0:	601a      	str	r2, [r3, #0]
 80037b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037b4:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037b8:	f383 8810 	msr	PRIMASK, r3
}
 80037bc:	e018      	b.n	80037f0 <UART_Start_Receive_IT+0x17c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037be:	f3ef 8310 	mrs	r3, PRIMASK
 80037c2:	613b      	str	r3, [r7, #16]
  return(result);
 80037c4:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80037c6:	63bb      	str	r3, [r7, #56]	; 0x38
 80037c8:	2301      	movs	r3, #1
 80037ca:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	f383 8810 	msr	PRIMASK, r3
}
 80037d2:	46c0      	nop			; (mov r8, r8)
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	2120      	movs	r1, #32
 80037e0:	430a      	orrs	r2, r1
 80037e2:	601a      	str	r2, [r3, #0]
 80037e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037e6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037e8:	69bb      	ldr	r3, [r7, #24]
 80037ea:	f383 8810 	msr	PRIMASK, r3
}
 80037ee:	46c0      	nop			; (mov r8, r8)
  }
  return HAL_OK;
 80037f0:	2300      	movs	r3, #0
}
 80037f2:	0018      	movs	r0, r3
 80037f4:	46bd      	mov	sp, r7
 80037f6:	b010      	add	sp, #64	; 0x40
 80037f8:	bd80      	pop	{r7, pc}
 80037fa:	46c0      	nop			; (mov r8, r8)
 80037fc:	000001ff 	.word	0x000001ff
 8003800:	08003b19 	.word	0x08003b19
 8003804:	08003955 	.word	0x08003955

08003808 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b08e      	sub	sp, #56	; 0x38
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003810:	f3ef 8310 	mrs	r3, PRIMASK
 8003814:	617b      	str	r3, [r7, #20]
  return(result);
 8003816:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003818:	637b      	str	r3, [r7, #52]	; 0x34
 800381a:	2301      	movs	r3, #1
 800381c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800381e:	69bb      	ldr	r3, [r7, #24]
 8003820:	f383 8810 	msr	PRIMASK, r3
}
 8003824:	46c0      	nop			; (mov r8, r8)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4926      	ldr	r1, [pc, #152]	; (80038cc <UART_EndRxTransfer+0xc4>)
 8003832:	400a      	ands	r2, r1
 8003834:	601a      	str	r2, [r3, #0]
 8003836:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003838:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800383a:	69fb      	ldr	r3, [r7, #28]
 800383c:	f383 8810 	msr	PRIMASK, r3
}
 8003840:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003842:	f3ef 8310 	mrs	r3, PRIMASK
 8003846:	623b      	str	r3, [r7, #32]
  return(result);
 8003848:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800384a:	633b      	str	r3, [r7, #48]	; 0x30
 800384c:	2301      	movs	r3, #1
 800384e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003852:	f383 8810 	msr	PRIMASK, r3
}
 8003856:	46c0      	nop			; (mov r8, r8)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	689a      	ldr	r2, [r3, #8]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	2101      	movs	r1, #1
 8003864:	438a      	bics	r2, r1
 8003866:	609a      	str	r2, [r3, #8]
 8003868:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800386a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800386c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800386e:	f383 8810 	msr	PRIMASK, r3
}
 8003872:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003878:	2b01      	cmp	r3, #1
 800387a:	d118      	bne.n	80038ae <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800387c:	f3ef 8310 	mrs	r3, PRIMASK
 8003880:	60bb      	str	r3, [r7, #8]
  return(result);
 8003882:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003884:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003886:	2301      	movs	r3, #1
 8003888:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	f383 8810 	msr	PRIMASK, r3
}
 8003890:	46c0      	nop			; (mov r8, r8)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	2110      	movs	r1, #16
 800389e:	438a      	bics	r2, r1
 80038a0:	601a      	str	r2, [r3, #0]
 80038a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038a4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	f383 8810 	msr	PRIMASK, r3
}
 80038ac:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2280      	movs	r2, #128	; 0x80
 80038b2:	2120      	movs	r1, #32
 80038b4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2200      	movs	r2, #0
 80038ba:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2200      	movs	r2, #0
 80038c0:	669a      	str	r2, [r3, #104]	; 0x68
}
 80038c2:	46c0      	nop			; (mov r8, r8)
 80038c4:	46bd      	mov	sp, r7
 80038c6:	b00e      	add	sp, #56	; 0x38
 80038c8:	bd80      	pop	{r7, pc}
 80038ca:	46c0      	nop			; (mov r8, r8)
 80038cc:	fffffedf 	.word	0xfffffedf

080038d0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b084      	sub	sp, #16
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038dc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	225a      	movs	r2, #90	; 0x5a
 80038e2:	2100      	movs	r1, #0
 80038e4:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	2252      	movs	r2, #82	; 0x52
 80038ea:	2100      	movs	r1, #0
 80038ec:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	0018      	movs	r0, r3
 80038f2:	f7ff fa61 	bl	8002db8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80038f6:	46c0      	nop			; (mov r8, r8)
 80038f8:	46bd      	mov	sp, r7
 80038fa:	b004      	add	sp, #16
 80038fc:	bd80      	pop	{r7, pc}

080038fe <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80038fe:	b580      	push	{r7, lr}
 8003900:	b086      	sub	sp, #24
 8003902:	af00      	add	r7, sp, #0
 8003904:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003906:	f3ef 8310 	mrs	r3, PRIMASK
 800390a:	60bb      	str	r3, [r7, #8]
  return(result);
 800390c:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800390e:	617b      	str	r3, [r7, #20]
 8003910:	2301      	movs	r3, #1
 8003912:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	f383 8810 	msr	PRIMASK, r3
}
 800391a:	46c0      	nop			; (mov r8, r8)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	2140      	movs	r1, #64	; 0x40
 8003928:	438a      	bics	r2, r1
 800392a:	601a      	str	r2, [r3, #0]
 800392c:	697b      	ldr	r3, [r7, #20]
 800392e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	f383 8810 	msr	PRIMASK, r3
}
 8003936:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2220      	movs	r2, #32
 800393c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2200      	movs	r2, #0
 8003942:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	0018      	movs	r0, r3
 8003948:	f7ff fa2e 	bl	8002da8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800394c:	46c0      	nop			; (mov r8, r8)
 800394e:	46bd      	mov	sp, r7
 8003950:	b006      	add	sp, #24
 8003952:	bd80      	pop	{r7, pc}

08003954 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b094      	sub	sp, #80	; 0x50
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800395c:	204e      	movs	r0, #78	; 0x4e
 800395e:	183b      	adds	r3, r7, r0
 8003960:	687a      	ldr	r2, [r7, #4]
 8003962:	215c      	movs	r1, #92	; 0x5c
 8003964:	5a52      	ldrh	r2, [r2, r1]
 8003966:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2280      	movs	r2, #128	; 0x80
 800396c:	589b      	ldr	r3, [r3, r2]
 800396e:	2b22      	cmp	r3, #34	; 0x22
 8003970:	d000      	beq.n	8003974 <UART_RxISR_8BIT+0x20>
 8003972:	e0bf      	b.n	8003af4 <UART_RxISR_8BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800397a:	214c      	movs	r1, #76	; 0x4c
 800397c:	187b      	adds	r3, r7, r1
 800397e:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003980:	187b      	adds	r3, r7, r1
 8003982:	881b      	ldrh	r3, [r3, #0]
 8003984:	b2da      	uxtb	r2, r3
 8003986:	183b      	adds	r3, r7, r0
 8003988:	881b      	ldrh	r3, [r3, #0]
 800398a:	b2d9      	uxtb	r1, r3
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003990:	400a      	ands	r2, r1
 8003992:	b2d2      	uxtb	r2, r2
 8003994:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800399a:	1c5a      	adds	r2, r3, #1
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	225a      	movs	r2, #90	; 0x5a
 80039a4:	5a9b      	ldrh	r3, [r3, r2]
 80039a6:	b29b      	uxth	r3, r3
 80039a8:	3b01      	subs	r3, #1
 80039aa:	b299      	uxth	r1, r3
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	225a      	movs	r2, #90	; 0x5a
 80039b0:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	225a      	movs	r2, #90	; 0x5a
 80039b6:	5a9b      	ldrh	r3, [r3, r2]
 80039b8:	b29b      	uxth	r3, r3
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d000      	beq.n	80039c0 <UART_RxISR_8BIT+0x6c>
 80039be:	e0a1      	b.n	8003b04 <UART_RxISR_8BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039c0:	f3ef 8310 	mrs	r3, PRIMASK
 80039c4:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80039c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80039c8:	64bb      	str	r3, [r7, #72]	; 0x48
 80039ca:	2301      	movs	r3, #1
 80039cc:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039d0:	f383 8810 	msr	PRIMASK, r3
}
 80039d4:	46c0      	nop			; (mov r8, r8)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	494a      	ldr	r1, [pc, #296]	; (8003b0c <UART_RxISR_8BIT+0x1b8>)
 80039e2:	400a      	ands	r2, r1
 80039e4:	601a      	str	r2, [r3, #0]
 80039e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80039e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039ec:	f383 8810 	msr	PRIMASK, r3
}
 80039f0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039f2:	f3ef 8310 	mrs	r3, PRIMASK
 80039f6:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80039f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039fa:	647b      	str	r3, [r7, #68]	; 0x44
 80039fc:	2301      	movs	r3, #1
 80039fe:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a02:	f383 8810 	msr	PRIMASK, r3
}
 8003a06:	46c0      	nop			; (mov r8, r8)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	689a      	ldr	r2, [r3, #8]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	2101      	movs	r1, #1
 8003a14:	438a      	bics	r2, r1
 8003a16:	609a      	str	r2, [r3, #8]
 8003a18:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a1a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a1e:	f383 8810 	msr	PRIMASK, r3
}
 8003a22:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2280      	movs	r2, #128	; 0x80
 8003a28:	2120      	movs	r1, #32
 8003a2a:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2200      	movs	r2, #0
 8003a36:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a34      	ldr	r2, [pc, #208]	; (8003b10 <UART_RxISR_8BIT+0x1bc>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d01f      	beq.n	8003a82 <UART_RxISR_8BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	685a      	ldr	r2, [r3, #4]
 8003a48:	2380      	movs	r3, #128	; 0x80
 8003a4a:	041b      	lsls	r3, r3, #16
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	d018      	beq.n	8003a82 <UART_RxISR_8BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a50:	f3ef 8310 	mrs	r3, PRIMASK
 8003a54:	61bb      	str	r3, [r7, #24]
  return(result);
 8003a56:	69bb      	ldr	r3, [r7, #24]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003a58:	643b      	str	r3, [r7, #64]	; 0x40
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a5e:	69fb      	ldr	r3, [r7, #28]
 8003a60:	f383 8810 	msr	PRIMASK, r3
}
 8003a64:	46c0      	nop			; (mov r8, r8)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4928      	ldr	r1, [pc, #160]	; (8003b14 <UART_RxISR_8BIT+0x1c0>)
 8003a72:	400a      	ands	r2, r1
 8003a74:	601a      	str	r2, [r3, #0]
 8003a76:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a78:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a7a:	6a3b      	ldr	r3, [r7, #32]
 8003a7c:	f383 8810 	msr	PRIMASK, r3
}
 8003a80:	46c0      	nop			; (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d12f      	bne.n	8003aea <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a90:	f3ef 8310 	mrs	r3, PRIMASK
 8003a94:	60fb      	str	r3, [r7, #12]
  return(result);
 8003a96:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a98:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	f383 8810 	msr	PRIMASK, r3
}
 8003aa4:	46c0      	nop			; (mov r8, r8)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	2110      	movs	r1, #16
 8003ab2:	438a      	bics	r2, r1
 8003ab4:	601a      	str	r2, [r3, #0]
 8003ab6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ab8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	f383 8810 	msr	PRIMASK, r3
}
 8003ac0:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	69db      	ldr	r3, [r3, #28]
 8003ac8:	2210      	movs	r2, #16
 8003aca:	4013      	ands	r3, r2
 8003acc:	2b10      	cmp	r3, #16
 8003ace:	d103      	bne.n	8003ad8 <UART_RxISR_8BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	2210      	movs	r2, #16
 8003ad6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2258      	movs	r2, #88	; 0x58
 8003adc:	5a9a      	ldrh	r2, [r3, r2]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	0011      	movs	r1, r2
 8003ae2:	0018      	movs	r0, r3
 8003ae4:	f7ff f970 	bl	8002dc8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003ae8:	e00c      	b.n	8003b04 <UART_RxISR_8BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	0018      	movs	r0, r3
 8003aee:	f7fc feed 	bl	80008cc <HAL_UART_RxCpltCallback>
}
 8003af2:	e007      	b.n	8003b04 <UART_RxISR_8BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	699a      	ldr	r2, [r3, #24]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	2108      	movs	r1, #8
 8003b00:	430a      	orrs	r2, r1
 8003b02:	619a      	str	r2, [r3, #24]
}
 8003b04:	46c0      	nop			; (mov r8, r8)
 8003b06:	46bd      	mov	sp, r7
 8003b08:	b014      	add	sp, #80	; 0x50
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	fffffedf 	.word	0xfffffedf
 8003b10:	40004800 	.word	0x40004800
 8003b14:	fbffffff 	.word	0xfbffffff

08003b18 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b094      	sub	sp, #80	; 0x50
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8003b20:	204e      	movs	r0, #78	; 0x4e
 8003b22:	183b      	adds	r3, r7, r0
 8003b24:	687a      	ldr	r2, [r7, #4]
 8003b26:	215c      	movs	r1, #92	; 0x5c
 8003b28:	5a52      	ldrh	r2, [r2, r1]
 8003b2a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2280      	movs	r2, #128	; 0x80
 8003b30:	589b      	ldr	r3, [r3, r2]
 8003b32:	2b22      	cmp	r3, #34	; 0x22
 8003b34:	d000      	beq.n	8003b38 <UART_RxISR_16BIT+0x20>
 8003b36:	e0bf      	b.n	8003cb8 <UART_RxISR_16BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b3e:	214c      	movs	r1, #76	; 0x4c
 8003b40:	187b      	adds	r3, r7, r1
 8003b42:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b48:	64bb      	str	r3, [r7, #72]	; 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 8003b4a:	187b      	adds	r3, r7, r1
 8003b4c:	183a      	adds	r2, r7, r0
 8003b4e:	881b      	ldrh	r3, [r3, #0]
 8003b50:	8812      	ldrh	r2, [r2, #0]
 8003b52:	4013      	ands	r3, r2
 8003b54:	b29a      	uxth	r2, r3
 8003b56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b58:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b5e:	1c9a      	adds	r2, r3, #2
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	225a      	movs	r2, #90	; 0x5a
 8003b68:	5a9b      	ldrh	r3, [r3, r2]
 8003b6a:	b29b      	uxth	r3, r3
 8003b6c:	3b01      	subs	r3, #1
 8003b6e:	b299      	uxth	r1, r3
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	225a      	movs	r2, #90	; 0x5a
 8003b74:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	225a      	movs	r2, #90	; 0x5a
 8003b7a:	5a9b      	ldrh	r3, [r3, r2]
 8003b7c:	b29b      	uxth	r3, r3
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d000      	beq.n	8003b84 <UART_RxISR_16BIT+0x6c>
 8003b82:	e0a1      	b.n	8003cc8 <UART_RxISR_16BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b84:	f3ef 8310 	mrs	r3, PRIMASK
 8003b88:	623b      	str	r3, [r7, #32]
  return(result);
 8003b8a:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b8c:	647b      	str	r3, [r7, #68]	; 0x44
 8003b8e:	2301      	movs	r3, #1
 8003b90:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b94:	f383 8810 	msr	PRIMASK, r3
}
 8003b98:	46c0      	nop			; (mov r8, r8)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	494a      	ldr	r1, [pc, #296]	; (8003cd0 <UART_RxISR_16BIT+0x1b8>)
 8003ba6:	400a      	ands	r2, r1
 8003ba8:	601a      	str	r2, [r3, #0]
 8003baa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003bac:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bb0:	f383 8810 	msr	PRIMASK, r3
}
 8003bb4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bb6:	f3ef 8310 	mrs	r3, PRIMASK
 8003bba:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8003bbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bbe:	643b      	str	r3, [r7, #64]	; 0x40
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bc6:	f383 8810 	msr	PRIMASK, r3
}
 8003bca:	46c0      	nop			; (mov r8, r8)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	689a      	ldr	r2, [r3, #8]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	2101      	movs	r1, #1
 8003bd8:	438a      	bics	r2, r1
 8003bda:	609a      	str	r2, [r3, #8]
 8003bdc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003bde:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003be0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003be2:	f383 8810 	msr	PRIMASK, r3
}
 8003be6:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2280      	movs	r2, #128	; 0x80
 8003bec:	2120      	movs	r1, #32
 8003bee:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a34      	ldr	r2, [pc, #208]	; (8003cd4 <UART_RxISR_16BIT+0x1bc>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d01f      	beq.n	8003c46 <UART_RxISR_16BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	685a      	ldr	r2, [r3, #4]
 8003c0c:	2380      	movs	r3, #128	; 0x80
 8003c0e:	041b      	lsls	r3, r3, #16
 8003c10:	4013      	ands	r3, r2
 8003c12:	d018      	beq.n	8003c46 <UART_RxISR_16BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c14:	f3ef 8310 	mrs	r3, PRIMASK
 8003c18:	617b      	str	r3, [r7, #20]
  return(result);
 8003c1a:	697b      	ldr	r3, [r7, #20]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003c1c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003c1e:	2301      	movs	r3, #1
 8003c20:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c22:	69bb      	ldr	r3, [r7, #24]
 8003c24:	f383 8810 	msr	PRIMASK, r3
}
 8003c28:	46c0      	nop			; (mov r8, r8)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	681a      	ldr	r2, [r3, #0]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4928      	ldr	r1, [pc, #160]	; (8003cd8 <UART_RxISR_16BIT+0x1c0>)
 8003c36:	400a      	ands	r2, r1
 8003c38:	601a      	str	r2, [r3, #0]
 8003c3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c3c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c3e:	69fb      	ldr	r3, [r7, #28]
 8003c40:	f383 8810 	msr	PRIMASK, r3
}
 8003c44:	46c0      	nop			; (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d12f      	bne.n	8003cae <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2200      	movs	r2, #0
 8003c52:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c54:	f3ef 8310 	mrs	r3, PRIMASK
 8003c58:	60bb      	str	r3, [r7, #8]
  return(result);
 8003c5a:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c5c:	63bb      	str	r3, [r7, #56]	; 0x38
 8003c5e:	2301      	movs	r3, #1
 8003c60:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	f383 8810 	msr	PRIMASK, r3
}
 8003c68:	46c0      	nop			; (mov r8, r8)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	2110      	movs	r1, #16
 8003c76:	438a      	bics	r2, r1
 8003c78:	601a      	str	r2, [r3, #0]
 8003c7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c7c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	f383 8810 	msr	PRIMASK, r3
}
 8003c84:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	69db      	ldr	r3, [r3, #28]
 8003c8c:	2210      	movs	r2, #16
 8003c8e:	4013      	ands	r3, r2
 8003c90:	2b10      	cmp	r3, #16
 8003c92:	d103      	bne.n	8003c9c <UART_RxISR_16BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	2210      	movs	r2, #16
 8003c9a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2258      	movs	r2, #88	; 0x58
 8003ca0:	5a9a      	ldrh	r2, [r3, r2]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	0011      	movs	r1, r2
 8003ca6:	0018      	movs	r0, r3
 8003ca8:	f7ff f88e 	bl	8002dc8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003cac:	e00c      	b.n	8003cc8 <UART_RxISR_16BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	0018      	movs	r0, r3
 8003cb2:	f7fc fe0b 	bl	80008cc <HAL_UART_RxCpltCallback>
}
 8003cb6:	e007      	b.n	8003cc8 <UART_RxISR_16BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	699a      	ldr	r2, [r3, #24]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	2108      	movs	r1, #8
 8003cc4:	430a      	orrs	r2, r1
 8003cc6:	619a      	str	r2, [r3, #24]
}
 8003cc8:	46c0      	nop			; (mov r8, r8)
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	b014      	add	sp, #80	; 0x50
 8003cce:	bd80      	pop	{r7, pc}
 8003cd0:	fffffedf 	.word	0xfffffedf
 8003cd4:	40004800 	.word	0x40004800
 8003cd8:	fbffffff 	.word	0xfbffffff

08003cdc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b082      	sub	sp, #8
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003ce4:	46c0      	nop			; (mov r8, r8)
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	b002      	add	sp, #8
 8003cea:	bd80      	pop	{r7, pc}

08003cec <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b082      	sub	sp, #8
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	3308      	adds	r3, #8
 8003cf8:	001a      	movs	r2, r3
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2201      	movs	r2, #1
 8003d02:	4252      	negs	r2, r2
 8003d04:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	3308      	adds	r3, #8
 8003d0a:	001a      	movs	r2, r3
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	3308      	adds	r3, #8
 8003d14:	001a      	movs	r2, r3
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003d20:	46c0      	nop			; (mov r8, r8)
 8003d22:	46bd      	mov	sp, r7
 8003d24:	b002      	add	sp, #8
 8003d26:	bd80      	pop	{r7, pc}

08003d28 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b082      	sub	sp, #8
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003d36:	46c0      	nop			; (mov r8, r8)
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	b002      	add	sp, #8
 8003d3c:	bd80      	pop	{r7, pc}

08003d3e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003d3e:	b580      	push	{r7, lr}
 8003d40:	b084      	sub	sp, #16
 8003d42:	af00      	add	r7, sp, #0
 8003d44:	6078      	str	r0, [r7, #4]
 8003d46:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	68fa      	ldr	r2, [r7, #12]
 8003d52:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	689a      	ldr	r2, [r3, #8]
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	683a      	ldr	r2, [r7, #0]
 8003d62:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	683a      	ldr	r2, [r7, #0]
 8003d68:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	687a      	ldr	r2, [r7, #4]
 8003d6e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	1c5a      	adds	r2, r3, #1
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	601a      	str	r2, [r3, #0]
}
 8003d7a:	46c0      	nop			; (mov r8, r8)
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	b004      	add	sp, #16
 8003d80:	bd80      	pop	{r7, pc}

08003d82 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003d82:	b580      	push	{r7, lr}
 8003d84:	b084      	sub	sp, #16
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	6078      	str	r0, [r7, #4]
 8003d8a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	3301      	adds	r3, #1
 8003d96:	d103      	bne.n	8003da0 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	691b      	ldr	r3, [r3, #16]
 8003d9c:	60fb      	str	r3, [r7, #12]
 8003d9e:	e00c      	b.n	8003dba <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	3308      	adds	r3, #8
 8003da4:	60fb      	str	r3, [r7, #12]
 8003da6:	e002      	b.n	8003dae <vListInsert+0x2c>
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	60fb      	str	r3, [r7, #12]
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	68ba      	ldr	r2, [r7, #8]
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d2f6      	bcs.n	8003da8 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	685a      	ldr	r2, [r3, #4]
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	683a      	ldr	r2, [r7, #0]
 8003dc8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	68fa      	ldr	r2, [r7, #12]
 8003dce:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	683a      	ldr	r2, [r7, #0]
 8003dd4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	687a      	ldr	r2, [r7, #4]
 8003dda:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	1c5a      	adds	r2, r3, #1
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	601a      	str	r2, [r3, #0]
}
 8003de6:	46c0      	nop			; (mov r8, r8)
 8003de8:	46bd      	mov	sp, r7
 8003dea:	b004      	add	sp, #16
 8003dec:	bd80      	pop	{r7, pc}

08003dee <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003dee:	b580      	push	{r7, lr}
 8003df0:	b084      	sub	sp, #16
 8003df2:	af00      	add	r7, sp, #0
 8003df4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	691b      	ldr	r3, [r3, #16]
 8003dfa:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	687a      	ldr	r2, [r7, #4]
 8003e02:	6892      	ldr	r2, [r2, #8]
 8003e04:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	687a      	ldr	r2, [r7, #4]
 8003e0c:	6852      	ldr	r2, [r2, #4]
 8003e0e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	687a      	ldr	r2, [r7, #4]
 8003e16:	429a      	cmp	r2, r3
 8003e18:	d103      	bne.n	8003e22 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	689a      	ldr	r2, [r3, #8]
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2200      	movs	r2, #0
 8003e26:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	1e5a      	subs	r2, r3, #1
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
}
 8003e36:	0018      	movs	r0, r3
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	b004      	add	sp, #16
 8003e3c:	bd80      	pop	{r7, pc}

08003e3e <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003e3e:	b580      	push	{r7, lr}
 8003e40:	b084      	sub	sp, #16
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	6078      	str	r0, [r7, #4]
 8003e46:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d101      	bne.n	8003e56 <xQueueGenericReset+0x18>
 8003e52:	b672      	cpsid	i
 8003e54:	e7fe      	b.n	8003e54 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 8003e56:	f001 fa43 	bl	80052e0 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e66:	434b      	muls	r3, r1
 8003e68:	18d2      	adds	r2, r2, r3
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2200      	movs	r2, #0
 8003e72:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681a      	ldr	r2, [r3, #0]
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e84:	1e59      	subs	r1, r3, #1
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e8a:	434b      	muls	r3, r1
 8003e8c:	18d2      	adds	r2, r2, r3
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	2244      	movs	r2, #68	; 0x44
 8003e96:	21ff      	movs	r1, #255	; 0xff
 8003e98:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2245      	movs	r2, #69	; 0x45
 8003e9e:	21ff      	movs	r1, #255	; 0xff
 8003ea0:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d10d      	bne.n	8003ec4 <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	691b      	ldr	r3, [r3, #16]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d013      	beq.n	8003ed8 <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	3310      	adds	r3, #16
 8003eb4:	0018      	movs	r0, r3
 8003eb6:	f000 ff19 	bl	8004cec <xTaskRemoveFromEventList>
 8003eba:	1e03      	subs	r3, r0, #0
 8003ebc:	d00c      	beq.n	8003ed8 <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003ebe:	f001 f9ff 	bl	80052c0 <vPortYield>
 8003ec2:	e009      	b.n	8003ed8 <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	3310      	adds	r3, #16
 8003ec8:	0018      	movs	r0, r3
 8003eca:	f7ff ff0f 	bl	8003cec <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	3324      	adds	r3, #36	; 0x24
 8003ed2:	0018      	movs	r0, r3
 8003ed4:	f7ff ff0a 	bl	8003cec <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003ed8:	f001 fa14 	bl	8005304 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003edc:	2301      	movs	r3, #1
}
 8003ede:	0018      	movs	r0, r3
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	b004      	add	sp, #16
 8003ee4:	bd80      	pop	{r7, pc}

08003ee6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003ee6:	b590      	push	{r4, r7, lr}
 8003ee8:	b08b      	sub	sp, #44	; 0x2c
 8003eea:	af02      	add	r7, sp, #8
 8003eec:	60f8      	str	r0, [r7, #12]
 8003eee:	60b9      	str	r1, [r7, #8]
 8003ef0:	1dfb      	adds	r3, r7, #7
 8003ef2:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d101      	bne.n	8003efe <xQueueGenericCreate+0x18>
 8003efa:	b672      	cpsid	i
 8003efc:	e7fe      	b.n	8003efc <xQueueGenericCreate+0x16>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d102      	bne.n	8003f0a <xQueueGenericCreate+0x24>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8003f04:	2300      	movs	r3, #0
 8003f06:	61fb      	str	r3, [r7, #28]
 8003f08:	e003      	b.n	8003f12 <xQueueGenericCreate+0x2c>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	68ba      	ldr	r2, [r7, #8]
 8003f0e:	4353      	muls	r3, r2
 8003f10:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003f12:	69fb      	ldr	r3, [r7, #28]
 8003f14:	3348      	adds	r3, #72	; 0x48
 8003f16:	0018      	movs	r0, r3
 8003f18:	f001 fa7a 	bl	8005410 <pvPortMalloc>
 8003f1c:	0003      	movs	r3, r0
 8003f1e:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 8003f20:	69bb      	ldr	r3, [r7, #24]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d012      	beq.n	8003f4c <xQueueGenericCreate+0x66>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003f26:	69bb      	ldr	r3, [r7, #24]
 8003f28:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	3348      	adds	r3, #72	; 0x48
 8003f2e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003f30:	69bb      	ldr	r3, [r7, #24]
 8003f32:	2246      	movs	r2, #70	; 0x46
 8003f34:	2100      	movs	r1, #0
 8003f36:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003f38:	1dfb      	adds	r3, r7, #7
 8003f3a:	781c      	ldrb	r4, [r3, #0]
 8003f3c:	697a      	ldr	r2, [r7, #20]
 8003f3e:	68b9      	ldr	r1, [r7, #8]
 8003f40:	68f8      	ldr	r0, [r7, #12]
 8003f42:	69bb      	ldr	r3, [r7, #24]
 8003f44:	9300      	str	r3, [sp, #0]
 8003f46:	0023      	movs	r3, r4
 8003f48:	f000 f805 	bl	8003f56 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003f4c:	69bb      	ldr	r3, [r7, #24]
	}
 8003f4e:	0018      	movs	r0, r3
 8003f50:	46bd      	mov	sp, r7
 8003f52:	b009      	add	sp, #36	; 0x24
 8003f54:	bd90      	pop	{r4, r7, pc}

08003f56 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003f56:	b580      	push	{r7, lr}
 8003f58:	b084      	sub	sp, #16
 8003f5a:	af00      	add	r7, sp, #0
 8003f5c:	60f8      	str	r0, [r7, #12]
 8003f5e:	60b9      	str	r1, [r7, #8]
 8003f60:	607a      	str	r2, [r7, #4]
 8003f62:	001a      	movs	r2, r3
 8003f64:	1cfb      	adds	r3, r7, #3
 8003f66:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d103      	bne.n	8003f76 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003f6e:	69bb      	ldr	r3, [r7, #24]
 8003f70:	69ba      	ldr	r2, [r7, #24]
 8003f72:	601a      	str	r2, [r3, #0]
 8003f74:	e002      	b.n	8003f7c <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003f76:	69bb      	ldr	r3, [r7, #24]
 8003f78:	687a      	ldr	r2, [r7, #4]
 8003f7a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003f7c:	69bb      	ldr	r3, [r7, #24]
 8003f7e:	68fa      	ldr	r2, [r7, #12]
 8003f80:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003f82:	69bb      	ldr	r3, [r7, #24]
 8003f84:	68ba      	ldr	r2, [r7, #8]
 8003f86:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003f88:	69bb      	ldr	r3, [r7, #24]
 8003f8a:	2101      	movs	r1, #1
 8003f8c:	0018      	movs	r0, r3
 8003f8e:	f7ff ff56 	bl	8003e3e <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003f92:	46c0      	nop			; (mov r8, r8)
 8003f94:	46bd      	mov	sp, r7
 8003f96:	b004      	add	sp, #16
 8003f98:	bd80      	pop	{r7, pc}

08003f9a <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003f9a:	b580      	push	{r7, lr}
 8003f9c:	b08a      	sub	sp, #40	; 0x28
 8003f9e:	af00      	add	r7, sp, #0
 8003fa0:	60f8      	str	r0, [r7, #12]
 8003fa2:	60b9      	str	r1, [r7, #8]
 8003fa4:	607a      	str	r2, [r7, #4]
 8003fa6:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003fa8:	2300      	movs	r3, #0
 8003faa:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8003fb0:	6a3b      	ldr	r3, [r7, #32]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d101      	bne.n	8003fba <xQueueGenericSend+0x20>
 8003fb6:	b672      	cpsid	i
 8003fb8:	e7fe      	b.n	8003fb8 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d103      	bne.n	8003fc8 <xQueueGenericSend+0x2e>
 8003fc0:	6a3b      	ldr	r3, [r7, #32]
 8003fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d101      	bne.n	8003fcc <xQueueGenericSend+0x32>
 8003fc8:	2301      	movs	r3, #1
 8003fca:	e000      	b.n	8003fce <xQueueGenericSend+0x34>
 8003fcc:	2300      	movs	r3, #0
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d101      	bne.n	8003fd6 <xQueueGenericSend+0x3c>
 8003fd2:	b672      	cpsid	i
 8003fd4:	e7fe      	b.n	8003fd4 <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	2b02      	cmp	r3, #2
 8003fda:	d103      	bne.n	8003fe4 <xQueueGenericSend+0x4a>
 8003fdc:	6a3b      	ldr	r3, [r7, #32]
 8003fde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d101      	bne.n	8003fe8 <xQueueGenericSend+0x4e>
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e000      	b.n	8003fea <xQueueGenericSend+0x50>
 8003fe8:	2300      	movs	r3, #0
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d101      	bne.n	8003ff2 <xQueueGenericSend+0x58>
 8003fee:	b672      	cpsid	i
 8003ff0:	e7fe      	b.n	8003ff0 <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003ff2:	f001 f80d 	bl	8005010 <xTaskGetSchedulerState>
 8003ff6:	1e03      	subs	r3, r0, #0
 8003ff8:	d102      	bne.n	8004000 <xQueueGenericSend+0x66>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d101      	bne.n	8004004 <xQueueGenericSend+0x6a>
 8004000:	2301      	movs	r3, #1
 8004002:	e000      	b.n	8004006 <xQueueGenericSend+0x6c>
 8004004:	2300      	movs	r3, #0
 8004006:	2b00      	cmp	r3, #0
 8004008:	d101      	bne.n	800400e <xQueueGenericSend+0x74>
 800400a:	b672      	cpsid	i
 800400c:	e7fe      	b.n	800400c <xQueueGenericSend+0x72>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800400e:	f001 f967 	bl	80052e0 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004012:	6a3b      	ldr	r3, [r7, #32]
 8004014:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004016:	6a3b      	ldr	r3, [r7, #32]
 8004018:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800401a:	429a      	cmp	r2, r3
 800401c:	d302      	bcc.n	8004024 <xQueueGenericSend+0x8a>
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	2b02      	cmp	r3, #2
 8004022:	d11e      	bne.n	8004062 <xQueueGenericSend+0xc8>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004024:	683a      	ldr	r2, [r7, #0]
 8004026:	68b9      	ldr	r1, [r7, #8]
 8004028:	6a3b      	ldr	r3, [r7, #32]
 800402a:	0018      	movs	r0, r3
 800402c:	f000 f99f 	bl	800436e <prvCopyDataToQueue>
 8004030:	0003      	movs	r3, r0
 8004032:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004034:	6a3b      	ldr	r3, [r7, #32]
 8004036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004038:	2b00      	cmp	r3, #0
 800403a:	d009      	beq.n	8004050 <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800403c:	6a3b      	ldr	r3, [r7, #32]
 800403e:	3324      	adds	r3, #36	; 0x24
 8004040:	0018      	movs	r0, r3
 8004042:	f000 fe53 	bl	8004cec <xTaskRemoveFromEventList>
 8004046:	1e03      	subs	r3, r0, #0
 8004048:	d007      	beq.n	800405a <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800404a:	f001 f939 	bl	80052c0 <vPortYield>
 800404e:	e004      	b.n	800405a <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004050:	69fb      	ldr	r3, [r7, #28]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d001      	beq.n	800405a <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004056:	f001 f933 	bl	80052c0 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800405a:	f001 f953 	bl	8005304 <vPortExitCritical>
				return pdPASS;
 800405e:	2301      	movs	r3, #1
 8004060:	e05b      	b.n	800411a <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d103      	bne.n	8004070 <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004068:	f001 f94c 	bl	8005304 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800406c:	2300      	movs	r3, #0
 800406e:	e054      	b.n	800411a <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004072:	2b00      	cmp	r3, #0
 8004074:	d106      	bne.n	8004084 <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004076:	2314      	movs	r3, #20
 8004078:	18fb      	adds	r3, r7, r3
 800407a:	0018      	movs	r0, r3
 800407c:	f000 fe92 	bl	8004da4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004080:	2301      	movs	r3, #1
 8004082:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004084:	f001 f93e 	bl	8005304 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004088:	f000 fc78 	bl	800497c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800408c:	f001 f928 	bl	80052e0 <vPortEnterCritical>
 8004090:	6a3b      	ldr	r3, [r7, #32]
 8004092:	2244      	movs	r2, #68	; 0x44
 8004094:	5c9b      	ldrb	r3, [r3, r2]
 8004096:	b25b      	sxtb	r3, r3
 8004098:	3301      	adds	r3, #1
 800409a:	d103      	bne.n	80040a4 <xQueueGenericSend+0x10a>
 800409c:	6a3b      	ldr	r3, [r7, #32]
 800409e:	2244      	movs	r2, #68	; 0x44
 80040a0:	2100      	movs	r1, #0
 80040a2:	5499      	strb	r1, [r3, r2]
 80040a4:	6a3b      	ldr	r3, [r7, #32]
 80040a6:	2245      	movs	r2, #69	; 0x45
 80040a8:	5c9b      	ldrb	r3, [r3, r2]
 80040aa:	b25b      	sxtb	r3, r3
 80040ac:	3301      	adds	r3, #1
 80040ae:	d103      	bne.n	80040b8 <xQueueGenericSend+0x11e>
 80040b0:	6a3b      	ldr	r3, [r7, #32]
 80040b2:	2245      	movs	r2, #69	; 0x45
 80040b4:	2100      	movs	r1, #0
 80040b6:	5499      	strb	r1, [r3, r2]
 80040b8:	f001 f924 	bl	8005304 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80040bc:	1d3a      	adds	r2, r7, #4
 80040be:	2314      	movs	r3, #20
 80040c0:	18fb      	adds	r3, r7, r3
 80040c2:	0011      	movs	r1, r2
 80040c4:	0018      	movs	r0, r3
 80040c6:	f000 fe81 	bl	8004dcc <xTaskCheckForTimeOut>
 80040ca:	1e03      	subs	r3, r0, #0
 80040cc:	d11e      	bne.n	800410c <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80040ce:	6a3b      	ldr	r3, [r7, #32]
 80040d0:	0018      	movs	r0, r3
 80040d2:	f000 fa51 	bl	8004578 <prvIsQueueFull>
 80040d6:	1e03      	subs	r3, r0, #0
 80040d8:	d011      	beq.n	80040fe <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80040da:	6a3b      	ldr	r3, [r7, #32]
 80040dc:	3310      	adds	r3, #16
 80040de:	687a      	ldr	r2, [r7, #4]
 80040e0:	0011      	movs	r1, r2
 80040e2:	0018      	movs	r0, r3
 80040e4:	f000 fde4 	bl	8004cb0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80040e8:	6a3b      	ldr	r3, [r7, #32]
 80040ea:	0018      	movs	r0, r3
 80040ec:	f000 f9d0 	bl	8004490 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80040f0:	f000 fc50 	bl	8004994 <xTaskResumeAll>
 80040f4:	1e03      	subs	r3, r0, #0
 80040f6:	d18a      	bne.n	800400e <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 80040f8:	f001 f8e2 	bl	80052c0 <vPortYield>
 80040fc:	e787      	b.n	800400e <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80040fe:	6a3b      	ldr	r3, [r7, #32]
 8004100:	0018      	movs	r0, r3
 8004102:	f000 f9c5 	bl	8004490 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004106:	f000 fc45 	bl	8004994 <xTaskResumeAll>
 800410a:	e780      	b.n	800400e <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800410c:	6a3b      	ldr	r3, [r7, #32]
 800410e:	0018      	movs	r0, r3
 8004110:	f000 f9be 	bl	8004490 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004114:	f000 fc3e 	bl	8004994 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004118:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800411a:	0018      	movs	r0, r3
 800411c:	46bd      	mov	sp, r7
 800411e:	b00a      	add	sp, #40	; 0x28
 8004120:	bd80      	pop	{r7, pc}

08004122 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004122:	b590      	push	{r4, r7, lr}
 8004124:	b089      	sub	sp, #36	; 0x24
 8004126:	af00      	add	r7, sp, #0
 8004128:	60f8      	str	r0, [r7, #12]
 800412a:	60b9      	str	r1, [r7, #8]
 800412c:	607a      	str	r2, [r7, #4]
 800412e:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
 8004134:	69bb      	ldr	r3, [r7, #24]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d101      	bne.n	800413e <xQueueGenericSendFromISR+0x1c>
 800413a:	b672      	cpsid	i
 800413c:	e7fe      	b.n	800413c <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d103      	bne.n	800414c <xQueueGenericSendFromISR+0x2a>
 8004144:	69bb      	ldr	r3, [r7, #24]
 8004146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004148:	2b00      	cmp	r3, #0
 800414a:	d101      	bne.n	8004150 <xQueueGenericSendFromISR+0x2e>
 800414c:	2301      	movs	r3, #1
 800414e:	e000      	b.n	8004152 <xQueueGenericSendFromISR+0x30>
 8004150:	2300      	movs	r3, #0
 8004152:	2b00      	cmp	r3, #0
 8004154:	d101      	bne.n	800415a <xQueueGenericSendFromISR+0x38>
 8004156:	b672      	cpsid	i
 8004158:	e7fe      	b.n	8004158 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	2b02      	cmp	r3, #2
 800415e:	d103      	bne.n	8004168 <xQueueGenericSendFromISR+0x46>
 8004160:	69bb      	ldr	r3, [r7, #24]
 8004162:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004164:	2b01      	cmp	r3, #1
 8004166:	d101      	bne.n	800416c <xQueueGenericSendFromISR+0x4a>
 8004168:	2301      	movs	r3, #1
 800416a:	e000      	b.n	800416e <xQueueGenericSendFromISR+0x4c>
 800416c:	2300      	movs	r3, #0
 800416e:	2b00      	cmp	r3, #0
 8004170:	d101      	bne.n	8004176 <xQueueGenericSendFromISR+0x54>
 8004172:	b672      	cpsid	i
 8004174:	e7fe      	b.n	8004174 <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004176:	f001 f8dd 	bl	8005334 <ulSetInterruptMaskFromISR>
 800417a:	0003      	movs	r3, r0
 800417c:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800417e:	69bb      	ldr	r3, [r7, #24]
 8004180:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004182:	69bb      	ldr	r3, [r7, #24]
 8004184:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004186:	429a      	cmp	r2, r3
 8004188:	d302      	bcc.n	8004190 <xQueueGenericSendFromISR+0x6e>
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	2b02      	cmp	r3, #2
 800418e:	d12e      	bne.n	80041ee <xQueueGenericSendFromISR+0xcc>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004190:	2413      	movs	r4, #19
 8004192:	193b      	adds	r3, r7, r4
 8004194:	69ba      	ldr	r2, [r7, #24]
 8004196:	2145      	movs	r1, #69	; 0x45
 8004198:	5c52      	ldrb	r2, [r2, r1]
 800419a:	701a      	strb	r2, [r3, #0]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800419c:	683a      	ldr	r2, [r7, #0]
 800419e:	68b9      	ldr	r1, [r7, #8]
 80041a0:	69bb      	ldr	r3, [r7, #24]
 80041a2:	0018      	movs	r0, r3
 80041a4:	f000 f8e3 	bl	800436e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80041a8:	193b      	adds	r3, r7, r4
 80041aa:	781b      	ldrb	r3, [r3, #0]
 80041ac:	b25b      	sxtb	r3, r3
 80041ae:	3301      	adds	r3, #1
 80041b0:	d111      	bne.n	80041d6 <xQueueGenericSendFromISR+0xb4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80041b2:	69bb      	ldr	r3, [r7, #24]
 80041b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d016      	beq.n	80041e8 <xQueueGenericSendFromISR+0xc6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80041ba:	69bb      	ldr	r3, [r7, #24]
 80041bc:	3324      	adds	r3, #36	; 0x24
 80041be:	0018      	movs	r0, r3
 80041c0:	f000 fd94 	bl	8004cec <xTaskRemoveFromEventList>
 80041c4:	1e03      	subs	r3, r0, #0
 80041c6:	d00f      	beq.n	80041e8 <xQueueGenericSendFromISR+0xc6>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d00c      	beq.n	80041e8 <xQueueGenericSendFromISR+0xc6>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2201      	movs	r2, #1
 80041d2:	601a      	str	r2, [r3, #0]
 80041d4:	e008      	b.n	80041e8 <xQueueGenericSendFromISR+0xc6>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80041d6:	2313      	movs	r3, #19
 80041d8:	18fb      	adds	r3, r7, r3
 80041da:	781b      	ldrb	r3, [r3, #0]
 80041dc:	3301      	adds	r3, #1
 80041de:	b2db      	uxtb	r3, r3
 80041e0:	b259      	sxtb	r1, r3
 80041e2:	69bb      	ldr	r3, [r7, #24]
 80041e4:	2245      	movs	r2, #69	; 0x45
 80041e6:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 80041e8:	2301      	movs	r3, #1
 80041ea:	61fb      	str	r3, [r7, #28]
		{
 80041ec:	e001      	b.n	80041f2 <xQueueGenericSendFromISR+0xd0>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80041ee:	2300      	movs	r3, #0
 80041f0:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	0018      	movs	r0, r3
 80041f6:	f001 f8a3 	bl	8005340 <vClearInterruptMaskFromISR>

	return xReturn;
 80041fa:	69fb      	ldr	r3, [r7, #28]
}
 80041fc:	0018      	movs	r0, r3
 80041fe:	46bd      	mov	sp, r7
 8004200:	b009      	add	sp, #36	; 0x24
 8004202:	bd90      	pop	{r4, r7, pc}

08004204 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b08a      	sub	sp, #40	; 0x28
 8004208:	af00      	add	r7, sp, #0
 800420a:	60f8      	str	r0, [r7, #12]
 800420c:	60b9      	str	r1, [r7, #8]
 800420e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004210:	2300      	movs	r3, #0
 8004212:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004218:	6a3b      	ldr	r3, [r7, #32]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d101      	bne.n	8004222 <xQueueReceive+0x1e>
 800421e:	b672      	cpsid	i
 8004220:	e7fe      	b.n	8004220 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d103      	bne.n	8004230 <xQueueReceive+0x2c>
 8004228:	6a3b      	ldr	r3, [r7, #32]
 800422a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800422c:	2b00      	cmp	r3, #0
 800422e:	d101      	bne.n	8004234 <xQueueReceive+0x30>
 8004230:	2301      	movs	r3, #1
 8004232:	e000      	b.n	8004236 <xQueueReceive+0x32>
 8004234:	2300      	movs	r3, #0
 8004236:	2b00      	cmp	r3, #0
 8004238:	d101      	bne.n	800423e <xQueueReceive+0x3a>
 800423a:	b672      	cpsid	i
 800423c:	e7fe      	b.n	800423c <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800423e:	f000 fee7 	bl	8005010 <xTaskGetSchedulerState>
 8004242:	1e03      	subs	r3, r0, #0
 8004244:	d102      	bne.n	800424c <xQueueReceive+0x48>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d101      	bne.n	8004250 <xQueueReceive+0x4c>
 800424c:	2301      	movs	r3, #1
 800424e:	e000      	b.n	8004252 <xQueueReceive+0x4e>
 8004250:	2300      	movs	r3, #0
 8004252:	2b00      	cmp	r3, #0
 8004254:	d101      	bne.n	800425a <xQueueReceive+0x56>
 8004256:	b672      	cpsid	i
 8004258:	e7fe      	b.n	8004258 <xQueueReceive+0x54>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800425a:	f001 f841 	bl	80052e0 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800425e:	6a3b      	ldr	r3, [r7, #32]
 8004260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004262:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004264:	69fb      	ldr	r3, [r7, #28]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d01a      	beq.n	80042a0 <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800426a:	68ba      	ldr	r2, [r7, #8]
 800426c:	6a3b      	ldr	r3, [r7, #32]
 800426e:	0011      	movs	r1, r2
 8004270:	0018      	movs	r0, r3
 8004272:	f000 f8e7 	bl	8004444 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004276:	69fb      	ldr	r3, [r7, #28]
 8004278:	1e5a      	subs	r2, r3, #1
 800427a:	6a3b      	ldr	r3, [r7, #32]
 800427c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800427e:	6a3b      	ldr	r3, [r7, #32]
 8004280:	691b      	ldr	r3, [r3, #16]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d008      	beq.n	8004298 <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004286:	6a3b      	ldr	r3, [r7, #32]
 8004288:	3310      	adds	r3, #16
 800428a:	0018      	movs	r0, r3
 800428c:	f000 fd2e 	bl	8004cec <xTaskRemoveFromEventList>
 8004290:	1e03      	subs	r3, r0, #0
 8004292:	d001      	beq.n	8004298 <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004294:	f001 f814 	bl	80052c0 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004298:	f001 f834 	bl	8005304 <vPortExitCritical>
				return pdPASS;
 800429c:	2301      	movs	r3, #1
 800429e:	e062      	b.n	8004366 <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d103      	bne.n	80042ae <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80042a6:	f001 f82d 	bl	8005304 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80042aa:	2300      	movs	r3, #0
 80042ac:	e05b      	b.n	8004366 <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 80042ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d106      	bne.n	80042c2 <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80042b4:	2314      	movs	r3, #20
 80042b6:	18fb      	adds	r3, r7, r3
 80042b8:	0018      	movs	r0, r3
 80042ba:	f000 fd73 	bl	8004da4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80042be:	2301      	movs	r3, #1
 80042c0:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80042c2:	f001 f81f 	bl	8005304 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80042c6:	f000 fb59 	bl	800497c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80042ca:	f001 f809 	bl	80052e0 <vPortEnterCritical>
 80042ce:	6a3b      	ldr	r3, [r7, #32]
 80042d0:	2244      	movs	r2, #68	; 0x44
 80042d2:	5c9b      	ldrb	r3, [r3, r2]
 80042d4:	b25b      	sxtb	r3, r3
 80042d6:	3301      	adds	r3, #1
 80042d8:	d103      	bne.n	80042e2 <xQueueReceive+0xde>
 80042da:	6a3b      	ldr	r3, [r7, #32]
 80042dc:	2244      	movs	r2, #68	; 0x44
 80042de:	2100      	movs	r1, #0
 80042e0:	5499      	strb	r1, [r3, r2]
 80042e2:	6a3b      	ldr	r3, [r7, #32]
 80042e4:	2245      	movs	r2, #69	; 0x45
 80042e6:	5c9b      	ldrb	r3, [r3, r2]
 80042e8:	b25b      	sxtb	r3, r3
 80042ea:	3301      	adds	r3, #1
 80042ec:	d103      	bne.n	80042f6 <xQueueReceive+0xf2>
 80042ee:	6a3b      	ldr	r3, [r7, #32]
 80042f0:	2245      	movs	r2, #69	; 0x45
 80042f2:	2100      	movs	r1, #0
 80042f4:	5499      	strb	r1, [r3, r2]
 80042f6:	f001 f805 	bl	8005304 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80042fa:	1d3a      	adds	r2, r7, #4
 80042fc:	2314      	movs	r3, #20
 80042fe:	18fb      	adds	r3, r7, r3
 8004300:	0011      	movs	r1, r2
 8004302:	0018      	movs	r0, r3
 8004304:	f000 fd62 	bl	8004dcc <xTaskCheckForTimeOut>
 8004308:	1e03      	subs	r3, r0, #0
 800430a:	d11e      	bne.n	800434a <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800430c:	6a3b      	ldr	r3, [r7, #32]
 800430e:	0018      	movs	r0, r3
 8004310:	f000 f91c 	bl	800454c <prvIsQueueEmpty>
 8004314:	1e03      	subs	r3, r0, #0
 8004316:	d011      	beq.n	800433c <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004318:	6a3b      	ldr	r3, [r7, #32]
 800431a:	3324      	adds	r3, #36	; 0x24
 800431c:	687a      	ldr	r2, [r7, #4]
 800431e:	0011      	movs	r1, r2
 8004320:	0018      	movs	r0, r3
 8004322:	f000 fcc5 	bl	8004cb0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004326:	6a3b      	ldr	r3, [r7, #32]
 8004328:	0018      	movs	r0, r3
 800432a:	f000 f8b1 	bl	8004490 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800432e:	f000 fb31 	bl	8004994 <xTaskResumeAll>
 8004332:	1e03      	subs	r3, r0, #0
 8004334:	d191      	bne.n	800425a <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 8004336:	f000 ffc3 	bl	80052c0 <vPortYield>
 800433a:	e78e      	b.n	800425a <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800433c:	6a3b      	ldr	r3, [r7, #32]
 800433e:	0018      	movs	r0, r3
 8004340:	f000 f8a6 	bl	8004490 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004344:	f000 fb26 	bl	8004994 <xTaskResumeAll>
 8004348:	e787      	b.n	800425a <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800434a:	6a3b      	ldr	r3, [r7, #32]
 800434c:	0018      	movs	r0, r3
 800434e:	f000 f89f 	bl	8004490 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004352:	f000 fb1f 	bl	8004994 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004356:	6a3b      	ldr	r3, [r7, #32]
 8004358:	0018      	movs	r0, r3
 800435a:	f000 f8f7 	bl	800454c <prvIsQueueEmpty>
 800435e:	1e03      	subs	r3, r0, #0
 8004360:	d100      	bne.n	8004364 <xQueueReceive+0x160>
 8004362:	e77a      	b.n	800425a <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004364:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004366:	0018      	movs	r0, r3
 8004368:	46bd      	mov	sp, r7
 800436a:	b00a      	add	sp, #40	; 0x28
 800436c:	bd80      	pop	{r7, pc}

0800436e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800436e:	b580      	push	{r7, lr}
 8004370:	b086      	sub	sp, #24
 8004372:	af00      	add	r7, sp, #0
 8004374:	60f8      	str	r0, [r7, #12]
 8004376:	60b9      	str	r1, [r7, #8]
 8004378:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800437a:	2300      	movs	r3, #0
 800437c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004382:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004388:	2b00      	cmp	r3, #0
 800438a:	d10e      	bne.n	80043aa <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d14e      	bne.n	8004432 <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	689b      	ldr	r3, [r3, #8]
 8004398:	0018      	movs	r0, r3
 800439a:	f000 fe55 	bl	8005048 <xTaskPriorityDisinherit>
 800439e:	0003      	movs	r3, r0
 80043a0:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2200      	movs	r2, #0
 80043a6:	609a      	str	r2, [r3, #8]
 80043a8:	e043      	b.n	8004432 <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d119      	bne.n	80043e4 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	6858      	ldr	r0, [r3, #4]
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	0019      	movs	r1, r3
 80043bc:	f001 fa22 	bl	8005804 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	685a      	ldr	r2, [r3, #4]
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043c8:	18d2      	adds	r2, r2, r3
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	685a      	ldr	r2, [r3, #4]
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	689b      	ldr	r3, [r3, #8]
 80043d6:	429a      	cmp	r2, r3
 80043d8:	d32b      	bcc.n	8004432 <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	605a      	str	r2, [r3, #4]
 80043e2:	e026      	b.n	8004432 <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	68d8      	ldr	r0, [r3, #12]
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	0019      	movs	r1, r3
 80043f0:	f001 fa08 	bl	8005804 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	68da      	ldr	r2, [r3, #12]
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043fc:	425b      	negs	r3, r3
 80043fe:	18d2      	adds	r2, r2, r3
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	68da      	ldr	r2, [r3, #12]
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	429a      	cmp	r2, r3
 800440e:	d207      	bcs.n	8004420 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	689a      	ldr	r2, [r3, #8]
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004418:	425b      	negs	r3, r3
 800441a:	18d2      	adds	r2, r2, r3
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2b02      	cmp	r3, #2
 8004424:	d105      	bne.n	8004432 <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d002      	beq.n	8004432 <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800442c:	693b      	ldr	r3, [r7, #16]
 800442e:	3b01      	subs	r3, #1
 8004430:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	1c5a      	adds	r2, r3, #1
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800443a:	697b      	ldr	r3, [r7, #20]
}
 800443c:	0018      	movs	r0, r3
 800443e:	46bd      	mov	sp, r7
 8004440:	b006      	add	sp, #24
 8004442:	bd80      	pop	{r7, pc}

08004444 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b082      	sub	sp, #8
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
 800444c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004452:	2b00      	cmp	r3, #0
 8004454:	d018      	beq.n	8004488 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	68da      	ldr	r2, [r3, #12]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800445e:	18d2      	adds	r2, r2, r3
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	68da      	ldr	r2, [r3, #12]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	429a      	cmp	r2, r3
 800446e:	d303      	bcc.n	8004478 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681a      	ldr	r2, [r3, #0]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	68d9      	ldr	r1, [r3, #12]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	0018      	movs	r0, r3
 8004484:	f001 f9be 	bl	8005804 <memcpy>
	}
}
 8004488:	46c0      	nop			; (mov r8, r8)
 800448a:	46bd      	mov	sp, r7
 800448c:	b002      	add	sp, #8
 800448e:	bd80      	pop	{r7, pc}

08004490 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b084      	sub	sp, #16
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004498:	f000 ff22 	bl	80052e0 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800449c:	230f      	movs	r3, #15
 800449e:	18fb      	adds	r3, r7, r3
 80044a0:	687a      	ldr	r2, [r7, #4]
 80044a2:	2145      	movs	r1, #69	; 0x45
 80044a4:	5c52      	ldrb	r2, [r2, r1]
 80044a6:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80044a8:	e013      	b.n	80044d2 <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d016      	beq.n	80044e0 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	3324      	adds	r3, #36	; 0x24
 80044b6:	0018      	movs	r0, r3
 80044b8:	f000 fc18 	bl	8004cec <xTaskRemoveFromEventList>
 80044bc:	1e03      	subs	r3, r0, #0
 80044be:	d001      	beq.n	80044c4 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80044c0:	f000 fcd4 	bl	8004e6c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80044c4:	210f      	movs	r1, #15
 80044c6:	187b      	adds	r3, r7, r1
 80044c8:	781b      	ldrb	r3, [r3, #0]
 80044ca:	3b01      	subs	r3, #1
 80044cc:	b2da      	uxtb	r2, r3
 80044ce:	187b      	adds	r3, r7, r1
 80044d0:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80044d2:	230f      	movs	r3, #15
 80044d4:	18fb      	adds	r3, r7, r3
 80044d6:	781b      	ldrb	r3, [r3, #0]
 80044d8:	b25b      	sxtb	r3, r3
 80044da:	2b00      	cmp	r3, #0
 80044dc:	dce5      	bgt.n	80044aa <prvUnlockQueue+0x1a>
 80044de:	e000      	b.n	80044e2 <prvUnlockQueue+0x52>
					break;
 80044e0:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2245      	movs	r2, #69	; 0x45
 80044e6:	21ff      	movs	r1, #255	; 0xff
 80044e8:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 80044ea:	f000 ff0b 	bl	8005304 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80044ee:	f000 fef7 	bl	80052e0 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80044f2:	230e      	movs	r3, #14
 80044f4:	18fb      	adds	r3, r7, r3
 80044f6:	687a      	ldr	r2, [r7, #4]
 80044f8:	2144      	movs	r1, #68	; 0x44
 80044fa:	5c52      	ldrb	r2, [r2, r1]
 80044fc:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80044fe:	e013      	b.n	8004528 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	691b      	ldr	r3, [r3, #16]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d016      	beq.n	8004536 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	3310      	adds	r3, #16
 800450c:	0018      	movs	r0, r3
 800450e:	f000 fbed 	bl	8004cec <xTaskRemoveFromEventList>
 8004512:	1e03      	subs	r3, r0, #0
 8004514:	d001      	beq.n	800451a <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 8004516:	f000 fca9 	bl	8004e6c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800451a:	210e      	movs	r1, #14
 800451c:	187b      	adds	r3, r7, r1
 800451e:	781b      	ldrb	r3, [r3, #0]
 8004520:	3b01      	subs	r3, #1
 8004522:	b2da      	uxtb	r2, r3
 8004524:	187b      	adds	r3, r7, r1
 8004526:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004528:	230e      	movs	r3, #14
 800452a:	18fb      	adds	r3, r7, r3
 800452c:	781b      	ldrb	r3, [r3, #0]
 800452e:	b25b      	sxtb	r3, r3
 8004530:	2b00      	cmp	r3, #0
 8004532:	dce5      	bgt.n	8004500 <prvUnlockQueue+0x70>
 8004534:	e000      	b.n	8004538 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 8004536:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2244      	movs	r2, #68	; 0x44
 800453c:	21ff      	movs	r1, #255	; 0xff
 800453e:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8004540:	f000 fee0 	bl	8005304 <vPortExitCritical>
}
 8004544:	46c0      	nop			; (mov r8, r8)
 8004546:	46bd      	mov	sp, r7
 8004548:	b004      	add	sp, #16
 800454a:	bd80      	pop	{r7, pc}

0800454c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b084      	sub	sp, #16
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004554:	f000 fec4 	bl	80052e0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800455c:	2b00      	cmp	r3, #0
 800455e:	d102      	bne.n	8004566 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004560:	2301      	movs	r3, #1
 8004562:	60fb      	str	r3, [r7, #12]
 8004564:	e001      	b.n	800456a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004566:	2300      	movs	r3, #0
 8004568:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800456a:	f000 fecb 	bl	8005304 <vPortExitCritical>

	return xReturn;
 800456e:	68fb      	ldr	r3, [r7, #12]
}
 8004570:	0018      	movs	r0, r3
 8004572:	46bd      	mov	sp, r7
 8004574:	b004      	add	sp, #16
 8004576:	bd80      	pop	{r7, pc}

08004578 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b084      	sub	sp, #16
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004580:	f000 feae 	bl	80052e0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800458c:	429a      	cmp	r2, r3
 800458e:	d102      	bne.n	8004596 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004590:	2301      	movs	r3, #1
 8004592:	60fb      	str	r3, [r7, #12]
 8004594:	e001      	b.n	800459a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004596:	2300      	movs	r3, #0
 8004598:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800459a:	f000 feb3 	bl	8005304 <vPortExitCritical>

	return xReturn;
 800459e:	68fb      	ldr	r3, [r7, #12]
}
 80045a0:	0018      	movs	r0, r3
 80045a2:	46bd      	mov	sp, r7
 80045a4:	b004      	add	sp, #16
 80045a6:	bd80      	pop	{r7, pc}

080045a8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80045a8:	b590      	push	{r4, r7, lr}
 80045aa:	b08d      	sub	sp, #52	; 0x34
 80045ac:	af04      	add	r7, sp, #16
 80045ae:	60f8      	str	r0, [r7, #12]
 80045b0:	60b9      	str	r1, [r7, #8]
 80045b2:	607a      	str	r2, [r7, #4]
 80045b4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80045b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d101      	bne.n	80045c0 <xTaskCreateStatic+0x18>
 80045bc:	b672      	cpsid	i
 80045be:	e7fe      	b.n	80045be <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 80045c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d101      	bne.n	80045ca <xTaskCreateStatic+0x22>
 80045c6:	b672      	cpsid	i
 80045c8:	e7fe      	b.n	80045c8 <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80045ca:	2354      	movs	r3, #84	; 0x54
 80045cc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	2b54      	cmp	r3, #84	; 0x54
 80045d2:	d001      	beq.n	80045d8 <xTaskCreateStatic+0x30>
 80045d4:	b672      	cpsid	i
 80045d6:	e7fe      	b.n	80045d6 <xTaskCreateStatic+0x2e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80045d8:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80045da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d020      	beq.n	8004622 <xTaskCreateStatic+0x7a>
 80045e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d01d      	beq.n	8004622 <xTaskCreateStatic+0x7a>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80045e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045e8:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80045ea:	69fb      	ldr	r3, [r7, #28]
 80045ec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80045ee:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80045f0:	69fb      	ldr	r3, [r7, #28]
 80045f2:	2251      	movs	r2, #81	; 0x51
 80045f4:	2102      	movs	r1, #2
 80045f6:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80045f8:	683c      	ldr	r4, [r7, #0]
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	68b9      	ldr	r1, [r7, #8]
 80045fe:	68f8      	ldr	r0, [r7, #12]
 8004600:	2300      	movs	r3, #0
 8004602:	9303      	str	r3, [sp, #12]
 8004604:	69fb      	ldr	r3, [r7, #28]
 8004606:	9302      	str	r3, [sp, #8]
 8004608:	2318      	movs	r3, #24
 800460a:	18fb      	adds	r3, r7, r3
 800460c:	9301      	str	r3, [sp, #4]
 800460e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004610:	9300      	str	r3, [sp, #0]
 8004612:	0023      	movs	r3, r4
 8004614:	f000 f858 	bl	80046c8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004618:	69fb      	ldr	r3, [r7, #28]
 800461a:	0018      	movs	r0, r3
 800461c:	f000 f8d6 	bl	80047cc <prvAddNewTaskToReadyList>
 8004620:	e001      	b.n	8004626 <xTaskCreateStatic+0x7e>
		}
		else
		{
			xReturn = NULL;
 8004622:	2300      	movs	r3, #0
 8004624:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004626:	69bb      	ldr	r3, [r7, #24]
	}
 8004628:	0018      	movs	r0, r3
 800462a:	46bd      	mov	sp, r7
 800462c:	b009      	add	sp, #36	; 0x24
 800462e:	bd90      	pop	{r4, r7, pc}

08004630 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004630:	b590      	push	{r4, r7, lr}
 8004632:	b08d      	sub	sp, #52	; 0x34
 8004634:	af04      	add	r7, sp, #16
 8004636:	60f8      	str	r0, [r7, #12]
 8004638:	60b9      	str	r1, [r7, #8]
 800463a:	603b      	str	r3, [r7, #0]
 800463c:	1dbb      	adds	r3, r7, #6
 800463e:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004640:	1dbb      	adds	r3, r7, #6
 8004642:	881b      	ldrh	r3, [r3, #0]
 8004644:	009b      	lsls	r3, r3, #2
 8004646:	0018      	movs	r0, r3
 8004648:	f000 fee2 	bl	8005410 <pvPortMalloc>
 800464c:	0003      	movs	r3, r0
 800464e:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8004650:	697b      	ldr	r3, [r7, #20]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d010      	beq.n	8004678 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004656:	2054      	movs	r0, #84	; 0x54
 8004658:	f000 feda 	bl	8005410 <pvPortMalloc>
 800465c:	0003      	movs	r3, r0
 800465e:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8004660:	69fb      	ldr	r3, [r7, #28]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d003      	beq.n	800466e <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004666:	69fb      	ldr	r3, [r7, #28]
 8004668:	697a      	ldr	r2, [r7, #20]
 800466a:	631a      	str	r2, [r3, #48]	; 0x30
 800466c:	e006      	b.n	800467c <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	0018      	movs	r0, r3
 8004672:	f000 ff73 	bl	800555c <vPortFree>
 8004676:	e001      	b.n	800467c <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004678:	2300      	movs	r3, #0
 800467a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800467c:	69fb      	ldr	r3, [r7, #28]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d01a      	beq.n	80046b8 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004682:	69fb      	ldr	r3, [r7, #28]
 8004684:	2251      	movs	r2, #81	; 0x51
 8004686:	2100      	movs	r1, #0
 8004688:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800468a:	1dbb      	adds	r3, r7, #6
 800468c:	881a      	ldrh	r2, [r3, #0]
 800468e:	683c      	ldr	r4, [r7, #0]
 8004690:	68b9      	ldr	r1, [r7, #8]
 8004692:	68f8      	ldr	r0, [r7, #12]
 8004694:	2300      	movs	r3, #0
 8004696:	9303      	str	r3, [sp, #12]
 8004698:	69fb      	ldr	r3, [r7, #28]
 800469a:	9302      	str	r3, [sp, #8]
 800469c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800469e:	9301      	str	r3, [sp, #4]
 80046a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046a2:	9300      	str	r3, [sp, #0]
 80046a4:	0023      	movs	r3, r4
 80046a6:	f000 f80f 	bl	80046c8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80046aa:	69fb      	ldr	r3, [r7, #28]
 80046ac:	0018      	movs	r0, r3
 80046ae:	f000 f88d 	bl	80047cc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80046b2:	2301      	movs	r3, #1
 80046b4:	61bb      	str	r3, [r7, #24]
 80046b6:	e002      	b.n	80046be <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80046b8:	2301      	movs	r3, #1
 80046ba:	425b      	negs	r3, r3
 80046bc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80046be:	69bb      	ldr	r3, [r7, #24]
	}
 80046c0:	0018      	movs	r0, r3
 80046c2:	46bd      	mov	sp, r7
 80046c4:	b009      	add	sp, #36	; 0x24
 80046c6:	bd90      	pop	{r4, r7, pc}

080046c8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b086      	sub	sp, #24
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	60f8      	str	r0, [r7, #12]
 80046d0:	60b9      	str	r1, [r7, #8]
 80046d2:	607a      	str	r2, [r7, #4]
 80046d4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80046d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	493a      	ldr	r1, [pc, #232]	; (80047c8 <prvInitialiseNewTask+0x100>)
 80046de:	468c      	mov	ip, r1
 80046e0:	4463      	add	r3, ip
 80046e2:	009b      	lsls	r3, r3, #2
 80046e4:	18d3      	adds	r3, r2, r3
 80046e6:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80046e8:	693b      	ldr	r3, [r7, #16]
 80046ea:	2207      	movs	r2, #7
 80046ec:	4393      	bics	r3, r2
 80046ee:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	2207      	movs	r2, #7
 80046f4:	4013      	ands	r3, r2
 80046f6:	d001      	beq.n	80046fc <prvInitialiseNewTask+0x34>
 80046f8:	b672      	cpsid	i
 80046fa:	e7fe      	b.n	80046fa <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d020      	beq.n	8004744 <prvInitialiseNewTask+0x7c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004702:	2300      	movs	r3, #0
 8004704:	617b      	str	r3, [r7, #20]
 8004706:	e013      	b.n	8004730 <prvInitialiseNewTask+0x68>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004708:	68ba      	ldr	r2, [r7, #8]
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	18d3      	adds	r3, r2, r3
 800470e:	7818      	ldrb	r0, [r3, #0]
 8004710:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004712:	2134      	movs	r1, #52	; 0x34
 8004714:	697b      	ldr	r3, [r7, #20]
 8004716:	18d3      	adds	r3, r2, r3
 8004718:	185b      	adds	r3, r3, r1
 800471a:	1c02      	adds	r2, r0, #0
 800471c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800471e:	68ba      	ldr	r2, [r7, #8]
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	18d3      	adds	r3, r2, r3
 8004724:	781b      	ldrb	r3, [r3, #0]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d006      	beq.n	8004738 <prvInitialiseNewTask+0x70>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	3301      	adds	r3, #1
 800472e:	617b      	str	r3, [r7, #20]
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	2b0f      	cmp	r3, #15
 8004734:	d9e8      	bls.n	8004708 <prvInitialiseNewTask+0x40>
 8004736:	e000      	b.n	800473a <prvInitialiseNewTask+0x72>
			{
				break;
 8004738:	46c0      	nop			; (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800473a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800473c:	2243      	movs	r2, #67	; 0x43
 800473e:	2100      	movs	r1, #0
 8004740:	5499      	strb	r1, [r3, r2]
 8004742:	e003      	b.n	800474c <prvInitialiseNewTask+0x84>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004744:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004746:	2234      	movs	r2, #52	; 0x34
 8004748:	2100      	movs	r1, #0
 800474a:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800474c:	6a3b      	ldr	r3, [r7, #32]
 800474e:	2b06      	cmp	r3, #6
 8004750:	d901      	bls.n	8004756 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004752:	2306      	movs	r3, #6
 8004754:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004756:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004758:	6a3a      	ldr	r2, [r7, #32]
 800475a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800475c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800475e:	6a3a      	ldr	r2, [r7, #32]
 8004760:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004762:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004764:	2200      	movs	r2, #0
 8004766:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004768:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800476a:	3304      	adds	r3, #4
 800476c:	0018      	movs	r0, r3
 800476e:	f7ff fadb 	bl	8003d28 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004774:	3318      	adds	r3, #24
 8004776:	0018      	movs	r0, r3
 8004778:	f7ff fad6 	bl	8003d28 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800477c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800477e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004780:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004782:	6a3b      	ldr	r3, [r7, #32]
 8004784:	2207      	movs	r2, #7
 8004786:	1ad2      	subs	r2, r2, r3
 8004788:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800478a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800478c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800478e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004790:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004794:	2200      	movs	r2, #0
 8004796:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800479a:	2250      	movs	r2, #80	; 0x50
 800479c:	2100      	movs	r1, #0
 800479e:	5499      	strb	r1, [r3, r2]
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80047a0:	683a      	ldr	r2, [r7, #0]
 80047a2:	68f9      	ldr	r1, [r7, #12]
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	0018      	movs	r0, r3
 80047a8:	f000 fcfe 	bl	80051a8 <pxPortInitialiseStack>
 80047ac:	0002      	movs	r2, r0
 80047ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047b0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80047b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d002      	beq.n	80047be <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80047b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80047bc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80047be:	46c0      	nop			; (mov r8, r8)
 80047c0:	46bd      	mov	sp, r7
 80047c2:	b006      	add	sp, #24
 80047c4:	bd80      	pop	{r7, pc}
 80047c6:	46c0      	nop			; (mov r8, r8)
 80047c8:	3fffffff 	.word	0x3fffffff

080047cc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b082      	sub	sp, #8
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80047d4:	f000 fd84 	bl	80052e0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80047d8:	4b28      	ldr	r3, [pc, #160]	; (800487c <prvAddNewTaskToReadyList+0xb0>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	1c5a      	adds	r2, r3, #1
 80047de:	4b27      	ldr	r3, [pc, #156]	; (800487c <prvAddNewTaskToReadyList+0xb0>)
 80047e0:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 80047e2:	4b27      	ldr	r3, [pc, #156]	; (8004880 <prvAddNewTaskToReadyList+0xb4>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d109      	bne.n	80047fe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80047ea:	4b25      	ldr	r3, [pc, #148]	; (8004880 <prvAddNewTaskToReadyList+0xb4>)
 80047ec:	687a      	ldr	r2, [r7, #4]
 80047ee:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80047f0:	4b22      	ldr	r3, [pc, #136]	; (800487c <prvAddNewTaskToReadyList+0xb0>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d110      	bne.n	800481a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80047f8:	f000 fb52 	bl	8004ea0 <prvInitialiseTaskLists>
 80047fc:	e00d      	b.n	800481a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80047fe:	4b21      	ldr	r3, [pc, #132]	; (8004884 <prvAddNewTaskToReadyList+0xb8>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d109      	bne.n	800481a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004806:	4b1e      	ldr	r3, [pc, #120]	; (8004880 <prvAddNewTaskToReadyList+0xb4>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004810:	429a      	cmp	r2, r3
 8004812:	d802      	bhi.n	800481a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004814:	4b1a      	ldr	r3, [pc, #104]	; (8004880 <prvAddNewTaskToReadyList+0xb4>)
 8004816:	687a      	ldr	r2, [r7, #4]
 8004818:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800481a:	4b1b      	ldr	r3, [pc, #108]	; (8004888 <prvAddNewTaskToReadyList+0xbc>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	1c5a      	adds	r2, r3, #1
 8004820:	4b19      	ldr	r3, [pc, #100]	; (8004888 <prvAddNewTaskToReadyList+0xbc>)
 8004822:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004828:	4b18      	ldr	r3, [pc, #96]	; (800488c <prvAddNewTaskToReadyList+0xc0>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	429a      	cmp	r2, r3
 800482e:	d903      	bls.n	8004838 <prvAddNewTaskToReadyList+0x6c>
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004834:	4b15      	ldr	r3, [pc, #84]	; (800488c <prvAddNewTaskToReadyList+0xc0>)
 8004836:	601a      	str	r2, [r3, #0]
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800483c:	0013      	movs	r3, r2
 800483e:	009b      	lsls	r3, r3, #2
 8004840:	189b      	adds	r3, r3, r2
 8004842:	009b      	lsls	r3, r3, #2
 8004844:	4a12      	ldr	r2, [pc, #72]	; (8004890 <prvAddNewTaskToReadyList+0xc4>)
 8004846:	189a      	adds	r2, r3, r2
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	3304      	adds	r3, #4
 800484c:	0019      	movs	r1, r3
 800484e:	0010      	movs	r0, r2
 8004850:	f7ff fa75 	bl	8003d3e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004854:	f000 fd56 	bl	8005304 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004858:	4b0a      	ldr	r3, [pc, #40]	; (8004884 <prvAddNewTaskToReadyList+0xb8>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d008      	beq.n	8004872 <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004860:	4b07      	ldr	r3, [pc, #28]	; (8004880 <prvAddNewTaskToReadyList+0xb4>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800486a:	429a      	cmp	r2, r3
 800486c:	d201      	bcs.n	8004872 <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800486e:	f000 fd27 	bl	80052c0 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004872:	46c0      	nop			; (mov r8, r8)
 8004874:	46bd      	mov	sp, r7
 8004876:	b002      	add	sp, #8
 8004878:	bd80      	pop	{r7, pc}
 800487a:	46c0      	nop			; (mov r8, r8)
 800487c:	200004b4 	.word	0x200004b4
 8004880:	200003b4 	.word	0x200003b4
 8004884:	200004c0 	.word	0x200004c0
 8004888:	200004d0 	.word	0x200004d0
 800488c:	200004bc 	.word	0x200004bc
 8004890:	200003b8 	.word	0x200003b8

08004894 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004894:	b580      	push	{r7, lr}
 8004896:	b084      	sub	sp, #16
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800489c:	2300      	movs	r3, #0
 800489e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d010      	beq.n	80048c8 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80048a6:	4b0d      	ldr	r3, [pc, #52]	; (80048dc <vTaskDelay+0x48>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d001      	beq.n	80048b2 <vTaskDelay+0x1e>
 80048ae:	b672      	cpsid	i
 80048b0:	e7fe      	b.n	80048b0 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 80048b2:	f000 f863 	bl	800497c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2100      	movs	r1, #0
 80048ba:	0018      	movs	r0, r3
 80048bc:	f000 fc20 	bl	8005100 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80048c0:	f000 f868 	bl	8004994 <xTaskResumeAll>
 80048c4:	0003      	movs	r3, r0
 80048c6:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d101      	bne.n	80048d2 <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 80048ce:	f000 fcf7 	bl	80052c0 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80048d2:	46c0      	nop			; (mov r8, r8)
 80048d4:	46bd      	mov	sp, r7
 80048d6:	b004      	add	sp, #16
 80048d8:	bd80      	pop	{r7, pc}
 80048da:	46c0      	nop			; (mov r8, r8)
 80048dc:	200004dc 	.word	0x200004dc

080048e0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80048e0:	b590      	push	{r4, r7, lr}
 80048e2:	b089      	sub	sp, #36	; 0x24
 80048e4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80048e6:	2300      	movs	r3, #0
 80048e8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80048ea:	2300      	movs	r3, #0
 80048ec:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80048ee:	003a      	movs	r2, r7
 80048f0:	1d39      	adds	r1, r7, #4
 80048f2:	2308      	movs	r3, #8
 80048f4:	18fb      	adds	r3, r7, r3
 80048f6:	0018      	movs	r0, r3
 80048f8:	f7fb fde8 	bl	80004cc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80048fc:	683c      	ldr	r4, [r7, #0]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	68ba      	ldr	r2, [r7, #8]
 8004902:	4918      	ldr	r1, [pc, #96]	; (8004964 <vTaskStartScheduler+0x84>)
 8004904:	4818      	ldr	r0, [pc, #96]	; (8004968 <vTaskStartScheduler+0x88>)
 8004906:	9202      	str	r2, [sp, #8]
 8004908:	9301      	str	r3, [sp, #4]
 800490a:	2300      	movs	r3, #0
 800490c:	9300      	str	r3, [sp, #0]
 800490e:	2300      	movs	r3, #0
 8004910:	0022      	movs	r2, r4
 8004912:	f7ff fe49 	bl	80045a8 <xTaskCreateStatic>
 8004916:	0002      	movs	r2, r0
 8004918:	4b14      	ldr	r3, [pc, #80]	; (800496c <vTaskStartScheduler+0x8c>)
 800491a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800491c:	4b13      	ldr	r3, [pc, #76]	; (800496c <vTaskStartScheduler+0x8c>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d002      	beq.n	800492a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004924:	2301      	movs	r3, #1
 8004926:	60fb      	str	r3, [r7, #12]
 8004928:	e001      	b.n	800492e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800492a:	2300      	movs	r3, #0
 800492c:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2b01      	cmp	r3, #1
 8004932:	d10d      	bne.n	8004950 <vTaskStartScheduler+0x70>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8004934:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004936:	4b0e      	ldr	r3, [pc, #56]	; (8004970 <vTaskStartScheduler+0x90>)
 8004938:	2201      	movs	r2, #1
 800493a:	4252      	negs	r2, r2
 800493c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800493e:	4b0d      	ldr	r3, [pc, #52]	; (8004974 <vTaskStartScheduler+0x94>)
 8004940:	2201      	movs	r2, #1
 8004942:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004944:	4b0c      	ldr	r3, [pc, #48]	; (8004978 <vTaskStartScheduler+0x98>)
 8004946:	2200      	movs	r2, #0
 8004948:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800494a:	f000 fc95 	bl	8005278 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800494e:	e004      	b.n	800495a <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	3301      	adds	r3, #1
 8004954:	d101      	bne.n	800495a <vTaskStartScheduler+0x7a>
 8004956:	b672      	cpsid	i
 8004958:	e7fe      	b.n	8004958 <vTaskStartScheduler+0x78>
}
 800495a:	46c0      	nop			; (mov r8, r8)
 800495c:	46bd      	mov	sp, r7
 800495e:	b005      	add	sp, #20
 8004960:	bd90      	pop	{r4, r7, pc}
 8004962:	46c0      	nop			; (mov r8, r8)
 8004964:	080062d0 	.word	0x080062d0
 8004968:	08004e81 	.word	0x08004e81
 800496c:	200004d8 	.word	0x200004d8
 8004970:	200004d4 	.word	0x200004d4
 8004974:	200004c0 	.word	0x200004c0
 8004978:	200004b8 	.word	0x200004b8

0800497c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800497c:	b580      	push	{r7, lr}
 800497e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004980:	4b03      	ldr	r3, [pc, #12]	; (8004990 <vTaskSuspendAll+0x14>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	1c5a      	adds	r2, r3, #1
 8004986:	4b02      	ldr	r3, [pc, #8]	; (8004990 <vTaskSuspendAll+0x14>)
 8004988:	601a      	str	r2, [r3, #0]
	portMEMORY_BARRIER();
}
 800498a:	46c0      	nop			; (mov r8, r8)
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}
 8004990:	200004dc 	.word	0x200004dc

08004994 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b084      	sub	sp, #16
 8004998:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800499a:	2300      	movs	r3, #0
 800499c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800499e:	2300      	movs	r3, #0
 80049a0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80049a2:	4b3a      	ldr	r3, [pc, #232]	; (8004a8c <xTaskResumeAll+0xf8>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d101      	bne.n	80049ae <xTaskResumeAll+0x1a>
 80049aa:	b672      	cpsid	i
 80049ac:	e7fe      	b.n	80049ac <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80049ae:	f000 fc97 	bl	80052e0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80049b2:	4b36      	ldr	r3, [pc, #216]	; (8004a8c <xTaskResumeAll+0xf8>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	1e5a      	subs	r2, r3, #1
 80049b8:	4b34      	ldr	r3, [pc, #208]	; (8004a8c <xTaskResumeAll+0xf8>)
 80049ba:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80049bc:	4b33      	ldr	r3, [pc, #204]	; (8004a8c <xTaskResumeAll+0xf8>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d15b      	bne.n	8004a7c <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80049c4:	4b32      	ldr	r3, [pc, #200]	; (8004a90 <xTaskResumeAll+0xfc>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d057      	beq.n	8004a7c <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80049cc:	e02f      	b.n	8004a2e <xTaskResumeAll+0x9a>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80049ce:	4b31      	ldr	r3, [pc, #196]	; (8004a94 <xTaskResumeAll+0x100>)
 80049d0:	68db      	ldr	r3, [r3, #12]
 80049d2:	68db      	ldr	r3, [r3, #12]
 80049d4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	3318      	adds	r3, #24
 80049da:	0018      	movs	r0, r3
 80049dc:	f7ff fa07 	bl	8003dee <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	3304      	adds	r3, #4
 80049e4:	0018      	movs	r0, r3
 80049e6:	f7ff fa02 	bl	8003dee <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049ee:	4b2a      	ldr	r3, [pc, #168]	; (8004a98 <xTaskResumeAll+0x104>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	429a      	cmp	r2, r3
 80049f4:	d903      	bls.n	80049fe <xTaskResumeAll+0x6a>
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049fa:	4b27      	ldr	r3, [pc, #156]	; (8004a98 <xTaskResumeAll+0x104>)
 80049fc:	601a      	str	r2, [r3, #0]
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a02:	0013      	movs	r3, r2
 8004a04:	009b      	lsls	r3, r3, #2
 8004a06:	189b      	adds	r3, r3, r2
 8004a08:	009b      	lsls	r3, r3, #2
 8004a0a:	4a24      	ldr	r2, [pc, #144]	; (8004a9c <xTaskResumeAll+0x108>)
 8004a0c:	189a      	adds	r2, r3, r2
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	3304      	adds	r3, #4
 8004a12:	0019      	movs	r1, r3
 8004a14:	0010      	movs	r0, r2
 8004a16:	f7ff f992 	bl	8003d3e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a1e:	4b20      	ldr	r3, [pc, #128]	; (8004aa0 <xTaskResumeAll+0x10c>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a24:	429a      	cmp	r2, r3
 8004a26:	d302      	bcc.n	8004a2e <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 8004a28:	4b1e      	ldr	r3, [pc, #120]	; (8004aa4 <xTaskResumeAll+0x110>)
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004a2e:	4b19      	ldr	r3, [pc, #100]	; (8004a94 <xTaskResumeAll+0x100>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d1cb      	bne.n	80049ce <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d001      	beq.n	8004a40 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004a3c:	f000 faca 	bl	8004fd4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004a40:	4b19      	ldr	r3, [pc, #100]	; (8004aa8 <xTaskResumeAll+0x114>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d00f      	beq.n	8004a6c <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004a4c:	f000 f82e 	bl	8004aac <xTaskIncrementTick>
 8004a50:	1e03      	subs	r3, r0, #0
 8004a52:	d002      	beq.n	8004a5a <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 8004a54:	4b13      	ldr	r3, [pc, #76]	; (8004aa4 <xTaskResumeAll+0x110>)
 8004a56:	2201      	movs	r2, #1
 8004a58:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	3b01      	subs	r3, #1
 8004a5e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d1f2      	bne.n	8004a4c <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
 8004a66:	4b10      	ldr	r3, [pc, #64]	; (8004aa8 <xTaskResumeAll+0x114>)
 8004a68:	2200      	movs	r2, #0
 8004a6a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004a6c:	4b0d      	ldr	r3, [pc, #52]	; (8004aa4 <xTaskResumeAll+0x110>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d003      	beq.n	8004a7c <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004a74:	2301      	movs	r3, #1
 8004a76:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004a78:	f000 fc22 	bl	80052c0 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004a7c:	f000 fc42 	bl	8005304 <vPortExitCritical>

	return xAlreadyYielded;
 8004a80:	68bb      	ldr	r3, [r7, #8]
}
 8004a82:	0018      	movs	r0, r3
 8004a84:	46bd      	mov	sp, r7
 8004a86:	b004      	add	sp, #16
 8004a88:	bd80      	pop	{r7, pc}
 8004a8a:	46c0      	nop			; (mov r8, r8)
 8004a8c:	200004dc 	.word	0x200004dc
 8004a90:	200004b4 	.word	0x200004b4
 8004a94:	20000474 	.word	0x20000474
 8004a98:	200004bc 	.word	0x200004bc
 8004a9c:	200003b8 	.word	0x200003b8
 8004aa0:	200003b4 	.word	0x200003b4
 8004aa4:	200004c8 	.word	0x200004c8
 8004aa8:	200004c4 	.word	0x200004c4

08004aac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b086      	sub	sp, #24
 8004ab0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004ab6:	4b4a      	ldr	r3, [pc, #296]	; (8004be0 <xTaskIncrementTick+0x134>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d000      	beq.n	8004ac0 <xTaskIncrementTick+0x14>
 8004abe:	e07e      	b.n	8004bbe <xTaskIncrementTick+0x112>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004ac0:	4b48      	ldr	r3, [pc, #288]	; (8004be4 <xTaskIncrementTick+0x138>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	3301      	adds	r3, #1
 8004ac6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004ac8:	4b46      	ldr	r3, [pc, #280]	; (8004be4 <xTaskIncrementTick+0x138>)
 8004aca:	693a      	ldr	r2, [r7, #16]
 8004acc:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d117      	bne.n	8004b04 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 8004ad4:	4b44      	ldr	r3, [pc, #272]	; (8004be8 <xTaskIncrementTick+0x13c>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d001      	beq.n	8004ae2 <xTaskIncrementTick+0x36>
 8004ade:	b672      	cpsid	i
 8004ae0:	e7fe      	b.n	8004ae0 <xTaskIncrementTick+0x34>
 8004ae2:	4b41      	ldr	r3, [pc, #260]	; (8004be8 <xTaskIncrementTick+0x13c>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	60fb      	str	r3, [r7, #12]
 8004ae8:	4b40      	ldr	r3, [pc, #256]	; (8004bec <xTaskIncrementTick+0x140>)
 8004aea:	681a      	ldr	r2, [r3, #0]
 8004aec:	4b3e      	ldr	r3, [pc, #248]	; (8004be8 <xTaskIncrementTick+0x13c>)
 8004aee:	601a      	str	r2, [r3, #0]
 8004af0:	4b3e      	ldr	r3, [pc, #248]	; (8004bec <xTaskIncrementTick+0x140>)
 8004af2:	68fa      	ldr	r2, [r7, #12]
 8004af4:	601a      	str	r2, [r3, #0]
 8004af6:	4b3e      	ldr	r3, [pc, #248]	; (8004bf0 <xTaskIncrementTick+0x144>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	1c5a      	adds	r2, r3, #1
 8004afc:	4b3c      	ldr	r3, [pc, #240]	; (8004bf0 <xTaskIncrementTick+0x144>)
 8004afe:	601a      	str	r2, [r3, #0]
 8004b00:	f000 fa68 	bl	8004fd4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004b04:	4b3b      	ldr	r3, [pc, #236]	; (8004bf4 <xTaskIncrementTick+0x148>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	693a      	ldr	r2, [r7, #16]
 8004b0a:	429a      	cmp	r2, r3
 8004b0c:	d349      	bcc.n	8004ba2 <xTaskIncrementTick+0xf6>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004b0e:	4b36      	ldr	r3, [pc, #216]	; (8004be8 <xTaskIncrementTick+0x13c>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d104      	bne.n	8004b22 <xTaskIncrementTick+0x76>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b18:	4b36      	ldr	r3, [pc, #216]	; (8004bf4 <xTaskIncrementTick+0x148>)
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	4252      	negs	r2, r2
 8004b1e:	601a      	str	r2, [r3, #0]
					break;
 8004b20:	e03f      	b.n	8004ba2 <xTaskIncrementTick+0xf6>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004b22:	4b31      	ldr	r3, [pc, #196]	; (8004be8 <xTaskIncrementTick+0x13c>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	68db      	ldr	r3, [r3, #12]
 8004b28:	68db      	ldr	r3, [r3, #12]
 8004b2a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004b32:	693a      	ldr	r2, [r7, #16]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	429a      	cmp	r2, r3
 8004b38:	d203      	bcs.n	8004b42 <xTaskIncrementTick+0x96>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004b3a:	4b2e      	ldr	r3, [pc, #184]	; (8004bf4 <xTaskIncrementTick+0x148>)
 8004b3c:	687a      	ldr	r2, [r7, #4]
 8004b3e:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004b40:	e02f      	b.n	8004ba2 <xTaskIncrementTick+0xf6>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	3304      	adds	r3, #4
 8004b46:	0018      	movs	r0, r3
 8004b48:	f7ff f951 	bl	8003dee <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004b4c:	68bb      	ldr	r3, [r7, #8]
 8004b4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d004      	beq.n	8004b5e <xTaskIncrementTick+0xb2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	3318      	adds	r3, #24
 8004b58:	0018      	movs	r0, r3
 8004b5a:	f7ff f948 	bl	8003dee <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b62:	4b25      	ldr	r3, [pc, #148]	; (8004bf8 <xTaskIncrementTick+0x14c>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	429a      	cmp	r2, r3
 8004b68:	d903      	bls.n	8004b72 <xTaskIncrementTick+0xc6>
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b6e:	4b22      	ldr	r3, [pc, #136]	; (8004bf8 <xTaskIncrementTick+0x14c>)
 8004b70:	601a      	str	r2, [r3, #0]
 8004b72:	68bb      	ldr	r3, [r7, #8]
 8004b74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b76:	0013      	movs	r3, r2
 8004b78:	009b      	lsls	r3, r3, #2
 8004b7a:	189b      	adds	r3, r3, r2
 8004b7c:	009b      	lsls	r3, r3, #2
 8004b7e:	4a1f      	ldr	r2, [pc, #124]	; (8004bfc <xTaskIncrementTick+0x150>)
 8004b80:	189a      	adds	r2, r3, r2
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	3304      	adds	r3, #4
 8004b86:	0019      	movs	r1, r3
 8004b88:	0010      	movs	r0, r2
 8004b8a:	f7ff f8d8 	bl	8003d3e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b92:	4b1b      	ldr	r3, [pc, #108]	; (8004c00 <xTaskIncrementTick+0x154>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b98:	429a      	cmp	r2, r3
 8004b9a:	d3b8      	bcc.n	8004b0e <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004ba0:	e7b5      	b.n	8004b0e <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004ba2:	4b17      	ldr	r3, [pc, #92]	; (8004c00 <xTaskIncrementTick+0x154>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ba8:	4914      	ldr	r1, [pc, #80]	; (8004bfc <xTaskIncrementTick+0x150>)
 8004baa:	0013      	movs	r3, r2
 8004bac:	009b      	lsls	r3, r3, #2
 8004bae:	189b      	adds	r3, r3, r2
 8004bb0:	009b      	lsls	r3, r3, #2
 8004bb2:	585b      	ldr	r3, [r3, r1]
 8004bb4:	2b01      	cmp	r3, #1
 8004bb6:	d907      	bls.n	8004bc8 <xTaskIncrementTick+0x11c>
			{
				xSwitchRequired = pdTRUE;
 8004bb8:	2301      	movs	r3, #1
 8004bba:	617b      	str	r3, [r7, #20]
 8004bbc:	e004      	b.n	8004bc8 <xTaskIncrementTick+0x11c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004bbe:	4b11      	ldr	r3, [pc, #68]	; (8004c04 <xTaskIncrementTick+0x158>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	1c5a      	adds	r2, r3, #1
 8004bc4:	4b0f      	ldr	r3, [pc, #60]	; (8004c04 <xTaskIncrementTick+0x158>)
 8004bc6:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004bc8:	4b0f      	ldr	r3, [pc, #60]	; (8004c08 <xTaskIncrementTick+0x15c>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d001      	beq.n	8004bd4 <xTaskIncrementTick+0x128>
		{
			xSwitchRequired = pdTRUE;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8004bd4:	697b      	ldr	r3, [r7, #20]
}
 8004bd6:	0018      	movs	r0, r3
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	b006      	add	sp, #24
 8004bdc:	bd80      	pop	{r7, pc}
 8004bde:	46c0      	nop			; (mov r8, r8)
 8004be0:	200004dc 	.word	0x200004dc
 8004be4:	200004b8 	.word	0x200004b8
 8004be8:	2000046c 	.word	0x2000046c
 8004bec:	20000470 	.word	0x20000470
 8004bf0:	200004cc 	.word	0x200004cc
 8004bf4:	200004d4 	.word	0x200004d4
 8004bf8:	200004bc 	.word	0x200004bc
 8004bfc:	200003b8 	.word	0x200003b8
 8004c00:	200003b4 	.word	0x200003b4
 8004c04:	200004c4 	.word	0x200004c4
 8004c08:	200004c8 	.word	0x200004c8

08004c0c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b082      	sub	sp, #8
 8004c10:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004c12:	4b22      	ldr	r3, [pc, #136]	; (8004c9c <vTaskSwitchContext+0x90>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d003      	beq.n	8004c22 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004c1a:	4b21      	ldr	r3, [pc, #132]	; (8004ca0 <vTaskSwitchContext+0x94>)
 8004c1c:	2201      	movs	r2, #1
 8004c1e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004c20:	e037      	b.n	8004c92 <vTaskSwitchContext+0x86>
		xYieldPending = pdFALSE;
 8004c22:	4b1f      	ldr	r3, [pc, #124]	; (8004ca0 <vTaskSwitchContext+0x94>)
 8004c24:	2200      	movs	r2, #0
 8004c26:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c28:	4b1e      	ldr	r3, [pc, #120]	; (8004ca4 <vTaskSwitchContext+0x98>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	607b      	str	r3, [r7, #4]
 8004c2e:	e007      	b.n	8004c40 <vTaskSwitchContext+0x34>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d101      	bne.n	8004c3a <vTaskSwitchContext+0x2e>
 8004c36:	b672      	cpsid	i
 8004c38:	e7fe      	b.n	8004c38 <vTaskSwitchContext+0x2c>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	3b01      	subs	r3, #1
 8004c3e:	607b      	str	r3, [r7, #4]
 8004c40:	4919      	ldr	r1, [pc, #100]	; (8004ca8 <vTaskSwitchContext+0x9c>)
 8004c42:	687a      	ldr	r2, [r7, #4]
 8004c44:	0013      	movs	r3, r2
 8004c46:	009b      	lsls	r3, r3, #2
 8004c48:	189b      	adds	r3, r3, r2
 8004c4a:	009b      	lsls	r3, r3, #2
 8004c4c:	585b      	ldr	r3, [r3, r1]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d0ee      	beq.n	8004c30 <vTaskSwitchContext+0x24>
 8004c52:	687a      	ldr	r2, [r7, #4]
 8004c54:	0013      	movs	r3, r2
 8004c56:	009b      	lsls	r3, r3, #2
 8004c58:	189b      	adds	r3, r3, r2
 8004c5a:	009b      	lsls	r3, r3, #2
 8004c5c:	4a12      	ldr	r2, [pc, #72]	; (8004ca8 <vTaskSwitchContext+0x9c>)
 8004c5e:	189b      	adds	r3, r3, r2
 8004c60:	603b      	str	r3, [r7, #0]
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	685a      	ldr	r2, [r3, #4]
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	605a      	str	r2, [r3, #4]
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	685a      	ldr	r2, [r3, #4]
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	3308      	adds	r3, #8
 8004c74:	429a      	cmp	r2, r3
 8004c76:	d104      	bne.n	8004c82 <vTaskSwitchContext+0x76>
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	685a      	ldr	r2, [r3, #4]
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	605a      	str	r2, [r3, #4]
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	68da      	ldr	r2, [r3, #12]
 8004c88:	4b08      	ldr	r3, [pc, #32]	; (8004cac <vTaskSwitchContext+0xa0>)
 8004c8a:	601a      	str	r2, [r3, #0]
 8004c8c:	4b05      	ldr	r3, [pc, #20]	; (8004ca4 <vTaskSwitchContext+0x98>)
 8004c8e:	687a      	ldr	r2, [r7, #4]
 8004c90:	601a      	str	r2, [r3, #0]
}
 8004c92:	46c0      	nop			; (mov r8, r8)
 8004c94:	46bd      	mov	sp, r7
 8004c96:	b002      	add	sp, #8
 8004c98:	bd80      	pop	{r7, pc}
 8004c9a:	46c0      	nop			; (mov r8, r8)
 8004c9c:	200004dc 	.word	0x200004dc
 8004ca0:	200004c8 	.word	0x200004c8
 8004ca4:	200004bc 	.word	0x200004bc
 8004ca8:	200003b8 	.word	0x200003b8
 8004cac:	200003b4 	.word	0x200003b4

08004cb0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b082      	sub	sp, #8
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
 8004cb8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d101      	bne.n	8004cc4 <vTaskPlaceOnEventList+0x14>
 8004cc0:	b672      	cpsid	i
 8004cc2:	e7fe      	b.n	8004cc2 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004cc4:	4b08      	ldr	r3, [pc, #32]	; (8004ce8 <vTaskPlaceOnEventList+0x38>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	3318      	adds	r3, #24
 8004cca:	001a      	movs	r2, r3
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	0011      	movs	r1, r2
 8004cd0:	0018      	movs	r0, r3
 8004cd2:	f7ff f856 	bl	8003d82 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	2101      	movs	r1, #1
 8004cda:	0018      	movs	r0, r3
 8004cdc:	f000 fa10 	bl	8005100 <prvAddCurrentTaskToDelayedList>
}
 8004ce0:	46c0      	nop			; (mov r8, r8)
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	b002      	add	sp, #8
 8004ce6:	bd80      	pop	{r7, pc}
 8004ce8:	200003b4 	.word	0x200003b4

08004cec <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b084      	sub	sp, #16
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	68db      	ldr	r3, [r3, #12]
 8004cf8:	68db      	ldr	r3, [r3, #12]
 8004cfa:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d101      	bne.n	8004d06 <xTaskRemoveFromEventList+0x1a>
 8004d02:	b672      	cpsid	i
 8004d04:	e7fe      	b.n	8004d04 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	3318      	adds	r3, #24
 8004d0a:	0018      	movs	r0, r3
 8004d0c:	f7ff f86f 	bl	8003dee <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004d10:	4b1e      	ldr	r3, [pc, #120]	; (8004d8c <xTaskRemoveFromEventList+0xa0>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d11d      	bne.n	8004d54 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	3304      	adds	r3, #4
 8004d1c:	0018      	movs	r0, r3
 8004d1e:	f7ff f866 	bl	8003dee <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d26:	4b1a      	ldr	r3, [pc, #104]	; (8004d90 <xTaskRemoveFromEventList+0xa4>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	429a      	cmp	r2, r3
 8004d2c:	d903      	bls.n	8004d36 <xTaskRemoveFromEventList+0x4a>
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d32:	4b17      	ldr	r3, [pc, #92]	; (8004d90 <xTaskRemoveFromEventList+0xa4>)
 8004d34:	601a      	str	r2, [r3, #0]
 8004d36:	68bb      	ldr	r3, [r7, #8]
 8004d38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d3a:	0013      	movs	r3, r2
 8004d3c:	009b      	lsls	r3, r3, #2
 8004d3e:	189b      	adds	r3, r3, r2
 8004d40:	009b      	lsls	r3, r3, #2
 8004d42:	4a14      	ldr	r2, [pc, #80]	; (8004d94 <xTaskRemoveFromEventList+0xa8>)
 8004d44:	189a      	adds	r2, r3, r2
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	3304      	adds	r3, #4
 8004d4a:	0019      	movs	r1, r3
 8004d4c:	0010      	movs	r0, r2
 8004d4e:	f7fe fff6 	bl	8003d3e <vListInsertEnd>
 8004d52:	e007      	b.n	8004d64 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	3318      	adds	r3, #24
 8004d58:	001a      	movs	r2, r3
 8004d5a:	4b0f      	ldr	r3, [pc, #60]	; (8004d98 <xTaskRemoveFromEventList+0xac>)
 8004d5c:	0011      	movs	r1, r2
 8004d5e:	0018      	movs	r0, r3
 8004d60:	f7fe ffed 	bl	8003d3e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d68:	4b0c      	ldr	r3, [pc, #48]	; (8004d9c <xTaskRemoveFromEventList+0xb0>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d6e:	429a      	cmp	r2, r3
 8004d70:	d905      	bls.n	8004d7e <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004d72:	2301      	movs	r3, #1
 8004d74:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004d76:	4b0a      	ldr	r3, [pc, #40]	; (8004da0 <xTaskRemoveFromEventList+0xb4>)
 8004d78:	2201      	movs	r2, #1
 8004d7a:	601a      	str	r2, [r3, #0]
 8004d7c:	e001      	b.n	8004d82 <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 8004d7e:	2300      	movs	r3, #0
 8004d80:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8004d82:	68fb      	ldr	r3, [r7, #12]
}
 8004d84:	0018      	movs	r0, r3
 8004d86:	46bd      	mov	sp, r7
 8004d88:	b004      	add	sp, #16
 8004d8a:	bd80      	pop	{r7, pc}
 8004d8c:	200004dc 	.word	0x200004dc
 8004d90:	200004bc 	.word	0x200004bc
 8004d94:	200003b8 	.word	0x200003b8
 8004d98:	20000474 	.word	0x20000474
 8004d9c:	200003b4 	.word	0x200003b4
 8004da0:	200004c8 	.word	0x200004c8

08004da4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b082      	sub	sp, #8
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004dac:	4b05      	ldr	r3, [pc, #20]	; (8004dc4 <vTaskInternalSetTimeOutState+0x20>)
 8004dae:	681a      	ldr	r2, [r3, #0]
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004db4:	4b04      	ldr	r3, [pc, #16]	; (8004dc8 <vTaskInternalSetTimeOutState+0x24>)
 8004db6:	681a      	ldr	r2, [r3, #0]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	605a      	str	r2, [r3, #4]
}
 8004dbc:	46c0      	nop			; (mov r8, r8)
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	b002      	add	sp, #8
 8004dc2:	bd80      	pop	{r7, pc}
 8004dc4:	200004cc 	.word	0x200004cc
 8004dc8:	200004b8 	.word	0x200004b8

08004dcc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b086      	sub	sp, #24
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
 8004dd4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d101      	bne.n	8004de0 <xTaskCheckForTimeOut+0x14>
 8004ddc:	b672      	cpsid	i
 8004dde:	e7fe      	b.n	8004dde <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d101      	bne.n	8004dea <xTaskCheckForTimeOut+0x1e>
 8004de6:	b672      	cpsid	i
 8004de8:	e7fe      	b.n	8004de8 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 8004dea:	f000 fa79 	bl	80052e0 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004dee:	4b1d      	ldr	r3, [pc, #116]	; (8004e64 <xTaskCheckForTimeOut+0x98>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	693a      	ldr	r2, [r7, #16]
 8004dfa:	1ad3      	subs	r3, r2, r3
 8004dfc:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	3301      	adds	r3, #1
 8004e04:	d102      	bne.n	8004e0c <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004e06:	2300      	movs	r3, #0
 8004e08:	617b      	str	r3, [r7, #20]
 8004e0a:	e024      	b.n	8004e56 <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681a      	ldr	r2, [r3, #0]
 8004e10:	4b15      	ldr	r3, [pc, #84]	; (8004e68 <xTaskCheckForTimeOut+0x9c>)
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	429a      	cmp	r2, r3
 8004e16:	d007      	beq.n	8004e28 <xTaskCheckForTimeOut+0x5c>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	693a      	ldr	r2, [r7, #16]
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	d302      	bcc.n	8004e28 <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004e22:	2301      	movs	r3, #1
 8004e24:	617b      	str	r3, [r7, #20]
 8004e26:	e016      	b.n	8004e56 <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	68fa      	ldr	r2, [r7, #12]
 8004e2e:	429a      	cmp	r2, r3
 8004e30:	d20c      	bcs.n	8004e4c <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	1ad2      	subs	r2, r2, r3
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	0018      	movs	r0, r3
 8004e42:	f7ff ffaf 	bl	8004da4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004e46:	2300      	movs	r3, #0
 8004e48:	617b      	str	r3, [r7, #20]
 8004e4a:	e004      	b.n	8004e56 <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004e52:	2301      	movs	r3, #1
 8004e54:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8004e56:	f000 fa55 	bl	8005304 <vPortExitCritical>

	return xReturn;
 8004e5a:	697b      	ldr	r3, [r7, #20]
}
 8004e5c:	0018      	movs	r0, r3
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	b006      	add	sp, #24
 8004e62:	bd80      	pop	{r7, pc}
 8004e64:	200004b8 	.word	0x200004b8
 8004e68:	200004cc 	.word	0x200004cc

08004e6c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004e70:	4b02      	ldr	r3, [pc, #8]	; (8004e7c <vTaskMissedYield+0x10>)
 8004e72:	2201      	movs	r2, #1
 8004e74:	601a      	str	r2, [r3, #0]
}
 8004e76:	46c0      	nop			; (mov r8, r8)
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}
 8004e7c:	200004c8 	.word	0x200004c8

08004e80 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b082      	sub	sp, #8
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004e88:	f000 f84e 	bl	8004f28 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004e8c:	4b03      	ldr	r3, [pc, #12]	; (8004e9c <prvIdleTask+0x1c>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	d9f9      	bls.n	8004e88 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004e94:	f000 fa14 	bl	80052c0 <vPortYield>
		prvCheckTasksWaitingTermination();
 8004e98:	e7f6      	b.n	8004e88 <prvIdleTask+0x8>
 8004e9a:	46c0      	nop			; (mov r8, r8)
 8004e9c:	200003b8 	.word	0x200003b8

08004ea0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b082      	sub	sp, #8
 8004ea4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	607b      	str	r3, [r7, #4]
 8004eaa:	e00c      	b.n	8004ec6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004eac:	687a      	ldr	r2, [r7, #4]
 8004eae:	0013      	movs	r3, r2
 8004eb0:	009b      	lsls	r3, r3, #2
 8004eb2:	189b      	adds	r3, r3, r2
 8004eb4:	009b      	lsls	r3, r3, #2
 8004eb6:	4a14      	ldr	r2, [pc, #80]	; (8004f08 <prvInitialiseTaskLists+0x68>)
 8004eb8:	189b      	adds	r3, r3, r2
 8004eba:	0018      	movs	r0, r3
 8004ebc:	f7fe ff16 	bl	8003cec <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	3301      	adds	r3, #1
 8004ec4:	607b      	str	r3, [r7, #4]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2b06      	cmp	r3, #6
 8004eca:	d9ef      	bls.n	8004eac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004ecc:	4b0f      	ldr	r3, [pc, #60]	; (8004f0c <prvInitialiseTaskLists+0x6c>)
 8004ece:	0018      	movs	r0, r3
 8004ed0:	f7fe ff0c 	bl	8003cec <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004ed4:	4b0e      	ldr	r3, [pc, #56]	; (8004f10 <prvInitialiseTaskLists+0x70>)
 8004ed6:	0018      	movs	r0, r3
 8004ed8:	f7fe ff08 	bl	8003cec <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004edc:	4b0d      	ldr	r3, [pc, #52]	; (8004f14 <prvInitialiseTaskLists+0x74>)
 8004ede:	0018      	movs	r0, r3
 8004ee0:	f7fe ff04 	bl	8003cec <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004ee4:	4b0c      	ldr	r3, [pc, #48]	; (8004f18 <prvInitialiseTaskLists+0x78>)
 8004ee6:	0018      	movs	r0, r3
 8004ee8:	f7fe ff00 	bl	8003cec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004eec:	4b0b      	ldr	r3, [pc, #44]	; (8004f1c <prvInitialiseTaskLists+0x7c>)
 8004eee:	0018      	movs	r0, r3
 8004ef0:	f7fe fefc 	bl	8003cec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004ef4:	4b0a      	ldr	r3, [pc, #40]	; (8004f20 <prvInitialiseTaskLists+0x80>)
 8004ef6:	4a05      	ldr	r2, [pc, #20]	; (8004f0c <prvInitialiseTaskLists+0x6c>)
 8004ef8:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004efa:	4b0a      	ldr	r3, [pc, #40]	; (8004f24 <prvInitialiseTaskLists+0x84>)
 8004efc:	4a04      	ldr	r2, [pc, #16]	; (8004f10 <prvInitialiseTaskLists+0x70>)
 8004efe:	601a      	str	r2, [r3, #0]
}
 8004f00:	46c0      	nop			; (mov r8, r8)
 8004f02:	46bd      	mov	sp, r7
 8004f04:	b002      	add	sp, #8
 8004f06:	bd80      	pop	{r7, pc}
 8004f08:	200003b8 	.word	0x200003b8
 8004f0c:	20000444 	.word	0x20000444
 8004f10:	20000458 	.word	0x20000458
 8004f14:	20000474 	.word	0x20000474
 8004f18:	20000488 	.word	0x20000488
 8004f1c:	200004a0 	.word	0x200004a0
 8004f20:	2000046c 	.word	0x2000046c
 8004f24:	20000470 	.word	0x20000470

08004f28 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b082      	sub	sp, #8
 8004f2c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004f2e:	e01a      	b.n	8004f66 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8004f30:	f000 f9d6 	bl	80052e0 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f34:	4b10      	ldr	r3, [pc, #64]	; (8004f78 <prvCheckTasksWaitingTermination+0x50>)
 8004f36:	68db      	ldr	r3, [r3, #12]
 8004f38:	68db      	ldr	r3, [r3, #12]
 8004f3a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	3304      	adds	r3, #4
 8004f40:	0018      	movs	r0, r3
 8004f42:	f7fe ff54 	bl	8003dee <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004f46:	4b0d      	ldr	r3, [pc, #52]	; (8004f7c <prvCheckTasksWaitingTermination+0x54>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	1e5a      	subs	r2, r3, #1
 8004f4c:	4b0b      	ldr	r3, [pc, #44]	; (8004f7c <prvCheckTasksWaitingTermination+0x54>)
 8004f4e:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004f50:	4b0b      	ldr	r3, [pc, #44]	; (8004f80 <prvCheckTasksWaitingTermination+0x58>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	1e5a      	subs	r2, r3, #1
 8004f56:	4b0a      	ldr	r3, [pc, #40]	; (8004f80 <prvCheckTasksWaitingTermination+0x58>)
 8004f58:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 8004f5a:	f000 f9d3 	bl	8005304 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	0018      	movs	r0, r3
 8004f62:	f000 f80f 	bl	8004f84 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004f66:	4b06      	ldr	r3, [pc, #24]	; (8004f80 <prvCheckTasksWaitingTermination+0x58>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d1e0      	bne.n	8004f30 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004f6e:	46c0      	nop			; (mov r8, r8)
 8004f70:	46c0      	nop			; (mov r8, r8)
 8004f72:	46bd      	mov	sp, r7
 8004f74:	b002      	add	sp, #8
 8004f76:	bd80      	pop	{r7, pc}
 8004f78:	20000488 	.word	0x20000488
 8004f7c:	200004b4 	.word	0x200004b4
 8004f80:	2000049c 	.word	0x2000049c

08004f84 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b082      	sub	sp, #8
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2251      	movs	r2, #81	; 0x51
 8004f90:	5c9b      	ldrb	r3, [r3, r2]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d109      	bne.n	8004faa <prvDeleteTCB+0x26>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f9a:	0018      	movs	r0, r3
 8004f9c:	f000 fade 	bl	800555c <vPortFree>
				vPortFree( pxTCB );
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	0018      	movs	r0, r3
 8004fa4:	f000 fada 	bl	800555c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004fa8:	e010      	b.n	8004fcc <prvDeleteTCB+0x48>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2251      	movs	r2, #81	; 0x51
 8004fae:	5c9b      	ldrb	r3, [r3, r2]
 8004fb0:	2b01      	cmp	r3, #1
 8004fb2:	d104      	bne.n	8004fbe <prvDeleteTCB+0x3a>
				vPortFree( pxTCB );
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	0018      	movs	r0, r3
 8004fb8:	f000 fad0 	bl	800555c <vPortFree>
	}
 8004fbc:	e006      	b.n	8004fcc <prvDeleteTCB+0x48>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2251      	movs	r2, #81	; 0x51
 8004fc2:	5c9b      	ldrb	r3, [r3, r2]
 8004fc4:	2b02      	cmp	r3, #2
 8004fc6:	d001      	beq.n	8004fcc <prvDeleteTCB+0x48>
 8004fc8:	b672      	cpsid	i
 8004fca:	e7fe      	b.n	8004fca <prvDeleteTCB+0x46>
	}
 8004fcc:	46c0      	nop			; (mov r8, r8)
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	b002      	add	sp, #8
 8004fd2:	bd80      	pop	{r7, pc}

08004fd4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b082      	sub	sp, #8
 8004fd8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004fda:	4b0b      	ldr	r3, [pc, #44]	; (8005008 <prvResetNextTaskUnblockTime+0x34>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d104      	bne.n	8004fee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004fe4:	4b09      	ldr	r3, [pc, #36]	; (800500c <prvResetNextTaskUnblockTime+0x38>)
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	4252      	negs	r2, r2
 8004fea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004fec:	e008      	b.n	8005000 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004fee:	4b06      	ldr	r3, [pc, #24]	; (8005008 <prvResetNextTaskUnblockTime+0x34>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	68db      	ldr	r3, [r3, #12]
 8004ff4:	68db      	ldr	r3, [r3, #12]
 8004ff6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	685a      	ldr	r2, [r3, #4]
 8004ffc:	4b03      	ldr	r3, [pc, #12]	; (800500c <prvResetNextTaskUnblockTime+0x38>)
 8004ffe:	601a      	str	r2, [r3, #0]
}
 8005000:	46c0      	nop			; (mov r8, r8)
 8005002:	46bd      	mov	sp, r7
 8005004:	b002      	add	sp, #8
 8005006:	bd80      	pop	{r7, pc}
 8005008:	2000046c 	.word	0x2000046c
 800500c:	200004d4 	.word	0x200004d4

08005010 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005010:	b580      	push	{r7, lr}
 8005012:	b082      	sub	sp, #8
 8005014:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005016:	4b0a      	ldr	r3, [pc, #40]	; (8005040 <xTaskGetSchedulerState+0x30>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d102      	bne.n	8005024 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800501e:	2301      	movs	r3, #1
 8005020:	607b      	str	r3, [r7, #4]
 8005022:	e008      	b.n	8005036 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005024:	4b07      	ldr	r3, [pc, #28]	; (8005044 <xTaskGetSchedulerState+0x34>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d102      	bne.n	8005032 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800502c:	2302      	movs	r3, #2
 800502e:	607b      	str	r3, [r7, #4]
 8005030:	e001      	b.n	8005036 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005032:	2300      	movs	r3, #0
 8005034:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005036:	687b      	ldr	r3, [r7, #4]
	}
 8005038:	0018      	movs	r0, r3
 800503a:	46bd      	mov	sp, r7
 800503c:	b002      	add	sp, #8
 800503e:	bd80      	pop	{r7, pc}
 8005040:	200004c0 	.word	0x200004c0
 8005044:	200004dc 	.word	0x200004dc

08005048 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005048:	b580      	push	{r7, lr}
 800504a:	b084      	sub	sp, #16
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005054:	2300      	movs	r3, #0
 8005056:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d044      	beq.n	80050e8 <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800505e:	4b25      	ldr	r3, [pc, #148]	; (80050f4 <xTaskPriorityDisinherit+0xac>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	68ba      	ldr	r2, [r7, #8]
 8005064:	429a      	cmp	r2, r3
 8005066:	d001      	beq.n	800506c <xTaskPriorityDisinherit+0x24>
 8005068:	b672      	cpsid	i
 800506a:	e7fe      	b.n	800506a <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005070:	2b00      	cmp	r3, #0
 8005072:	d101      	bne.n	8005078 <xTaskPriorityDisinherit+0x30>
 8005074:	b672      	cpsid	i
 8005076:	e7fe      	b.n	8005076 <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800507c:	1e5a      	subs	r2, r3, #1
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800508a:	429a      	cmp	r2, r3
 800508c:	d02c      	beq.n	80050e8 <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005092:	2b00      	cmp	r3, #0
 8005094:	d128      	bne.n	80050e8 <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	3304      	adds	r3, #4
 800509a:	0018      	movs	r0, r3
 800509c:	f7fe fea7 	bl	8003dee <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050ac:	2207      	movs	r2, #7
 80050ae:	1ad2      	subs	r2, r2, r3
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050b8:	4b0f      	ldr	r3, [pc, #60]	; (80050f8 <xTaskPriorityDisinherit+0xb0>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	429a      	cmp	r2, r3
 80050be:	d903      	bls.n	80050c8 <xTaskPriorityDisinherit+0x80>
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050c4:	4b0c      	ldr	r3, [pc, #48]	; (80050f8 <xTaskPriorityDisinherit+0xb0>)
 80050c6:	601a      	str	r2, [r3, #0]
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050cc:	0013      	movs	r3, r2
 80050ce:	009b      	lsls	r3, r3, #2
 80050d0:	189b      	adds	r3, r3, r2
 80050d2:	009b      	lsls	r3, r3, #2
 80050d4:	4a09      	ldr	r2, [pc, #36]	; (80050fc <xTaskPriorityDisinherit+0xb4>)
 80050d6:	189a      	adds	r2, r3, r2
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	3304      	adds	r3, #4
 80050dc:	0019      	movs	r1, r3
 80050de:	0010      	movs	r0, r2
 80050e0:	f7fe fe2d 	bl	8003d3e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80050e4:	2301      	movs	r3, #1
 80050e6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80050e8:	68fb      	ldr	r3, [r7, #12]
	}
 80050ea:	0018      	movs	r0, r3
 80050ec:	46bd      	mov	sp, r7
 80050ee:	b004      	add	sp, #16
 80050f0:	bd80      	pop	{r7, pc}
 80050f2:	46c0      	nop			; (mov r8, r8)
 80050f4:	200003b4 	.word	0x200003b4
 80050f8:	200004bc 	.word	0x200004bc
 80050fc:	200003b8 	.word	0x200003b8

08005100 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b084      	sub	sp, #16
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
 8005108:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800510a:	4b21      	ldr	r3, [pc, #132]	; (8005190 <prvAddCurrentTaskToDelayedList+0x90>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005110:	4b20      	ldr	r3, [pc, #128]	; (8005194 <prvAddCurrentTaskToDelayedList+0x94>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	3304      	adds	r3, #4
 8005116:	0018      	movs	r0, r3
 8005118:	f7fe fe69 	bl	8003dee <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	3301      	adds	r3, #1
 8005120:	d10b      	bne.n	800513a <prvAddCurrentTaskToDelayedList+0x3a>
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d008      	beq.n	800513a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005128:	4b1a      	ldr	r3, [pc, #104]	; (8005194 <prvAddCurrentTaskToDelayedList+0x94>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	1d1a      	adds	r2, r3, #4
 800512e:	4b1a      	ldr	r3, [pc, #104]	; (8005198 <prvAddCurrentTaskToDelayedList+0x98>)
 8005130:	0011      	movs	r1, r2
 8005132:	0018      	movs	r0, r3
 8005134:	f7fe fe03 	bl	8003d3e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005138:	e026      	b.n	8005188 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800513a:	68fa      	ldr	r2, [r7, #12]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	18d3      	adds	r3, r2, r3
 8005140:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005142:	4b14      	ldr	r3, [pc, #80]	; (8005194 <prvAddCurrentTaskToDelayedList+0x94>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	68ba      	ldr	r2, [r7, #8]
 8005148:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800514a:	68ba      	ldr	r2, [r7, #8]
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	429a      	cmp	r2, r3
 8005150:	d209      	bcs.n	8005166 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005152:	4b12      	ldr	r3, [pc, #72]	; (800519c <prvAddCurrentTaskToDelayedList+0x9c>)
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	4b0f      	ldr	r3, [pc, #60]	; (8005194 <prvAddCurrentTaskToDelayedList+0x94>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	3304      	adds	r3, #4
 800515c:	0019      	movs	r1, r3
 800515e:	0010      	movs	r0, r2
 8005160:	f7fe fe0f 	bl	8003d82 <vListInsert>
}
 8005164:	e010      	b.n	8005188 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005166:	4b0e      	ldr	r3, [pc, #56]	; (80051a0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005168:	681a      	ldr	r2, [r3, #0]
 800516a:	4b0a      	ldr	r3, [pc, #40]	; (8005194 <prvAddCurrentTaskToDelayedList+0x94>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	3304      	adds	r3, #4
 8005170:	0019      	movs	r1, r3
 8005172:	0010      	movs	r0, r2
 8005174:	f7fe fe05 	bl	8003d82 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005178:	4b0a      	ldr	r3, [pc, #40]	; (80051a4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	68ba      	ldr	r2, [r7, #8]
 800517e:	429a      	cmp	r2, r3
 8005180:	d202      	bcs.n	8005188 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005182:	4b08      	ldr	r3, [pc, #32]	; (80051a4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005184:	68ba      	ldr	r2, [r7, #8]
 8005186:	601a      	str	r2, [r3, #0]
}
 8005188:	46c0      	nop			; (mov r8, r8)
 800518a:	46bd      	mov	sp, r7
 800518c:	b004      	add	sp, #16
 800518e:	bd80      	pop	{r7, pc}
 8005190:	200004b8 	.word	0x200004b8
 8005194:	200003b4 	.word	0x200003b4
 8005198:	200004a0 	.word	0x200004a0
 800519c:	20000470 	.word	0x20000470
 80051a0:	2000046c 	.word	0x2000046c
 80051a4:	200004d4 	.word	0x200004d4

080051a8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b084      	sub	sp, #16
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	60f8      	str	r0, [r7, #12]
 80051b0:	60b9      	str	r1, [r7, #8]
 80051b2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	3b04      	subs	r3, #4
 80051b8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2280      	movs	r2, #128	; 0x80
 80051be:	0452      	lsls	r2, r2, #17
 80051c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	3b04      	subs	r3, #4
 80051c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 80051c8:	68ba      	ldr	r2, [r7, #8]
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	3b04      	subs	r3, #4
 80051d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80051d4:	4a08      	ldr	r2, [pc, #32]	; (80051f8 <pxPortInitialiseStack+0x50>)
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	3b14      	subs	r3, #20
 80051de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80051e0:	687a      	ldr	r2, [r7, #4]
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	3b20      	subs	r3, #32
 80051ea:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80051ec:	68fb      	ldr	r3, [r7, #12]
}
 80051ee:	0018      	movs	r0, r3
 80051f0:	46bd      	mov	sp, r7
 80051f2:	b004      	add	sp, #16
 80051f4:	bd80      	pop	{r7, pc}
 80051f6:	46c0      	nop			; (mov r8, r8)
 80051f8:	080051fd 	.word	0x080051fd

080051fc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b082      	sub	sp, #8
 8005200:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8005202:	2300      	movs	r3, #0
 8005204:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005206:	4b08      	ldr	r3, [pc, #32]	; (8005228 <prvTaskExitError+0x2c>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	3301      	adds	r3, #1
 800520c:	d001      	beq.n	8005212 <prvTaskExitError+0x16>
 800520e:	b672      	cpsid	i
 8005210:	e7fe      	b.n	8005210 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8005212:	b672      	cpsid	i
	while( ulDummy == 0 )
 8005214:	46c0      	nop			; (mov r8, r8)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d0fc      	beq.n	8005216 <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800521c:	46c0      	nop			; (mov r8, r8)
 800521e:	46c0      	nop			; (mov r8, r8)
 8005220:	46bd      	mov	sp, r7
 8005222:	b002      	add	sp, #8
 8005224:	bd80      	pop	{r7, pc}
 8005226:	46c0      	nop			; (mov r8, r8)
 8005228:	2000000c 	.word	0x2000000c

0800522c <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 800522c:	b580      	push	{r7, lr}
 800522e:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8005230:	46c0      	nop			; (mov r8, r8)
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}
	...

08005240 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8005240:	4a0b      	ldr	r2, [pc, #44]	; (8005270 <pxCurrentTCBConst2>)
 8005242:	6813      	ldr	r3, [r2, #0]
 8005244:	6818      	ldr	r0, [r3, #0]
 8005246:	3020      	adds	r0, #32
 8005248:	f380 8809 	msr	PSP, r0
 800524c:	2002      	movs	r0, #2
 800524e:	f380 8814 	msr	CONTROL, r0
 8005252:	f3bf 8f6f 	isb	sy
 8005256:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8005258:	46ae      	mov	lr, r5
 800525a:	bc08      	pop	{r3}
 800525c:	bc04      	pop	{r2}
 800525e:	b662      	cpsie	i
 8005260:	4718      	bx	r3
 8005262:	46c0      	nop			; (mov r8, r8)
 8005264:	46c0      	nop			; (mov r8, r8)
 8005266:	46c0      	nop			; (mov r8, r8)
 8005268:	46c0      	nop			; (mov r8, r8)
 800526a:	46c0      	nop			; (mov r8, r8)
 800526c:	46c0      	nop			; (mov r8, r8)
 800526e:	46c0      	nop			; (mov r8, r8)

08005270 <pxCurrentTCBConst2>:
 8005270:	200003b4 	.word	0x200003b4
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8005274:	46c0      	nop			; (mov r8, r8)
 8005276:	46c0      	nop			; (mov r8, r8)

08005278 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005278:	b580      	push	{r7, lr}
 800527a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 800527c:	4b0e      	ldr	r3, [pc, #56]	; (80052b8 <xPortStartScheduler+0x40>)
 800527e:	681a      	ldr	r2, [r3, #0]
 8005280:	4b0d      	ldr	r3, [pc, #52]	; (80052b8 <xPortStartScheduler+0x40>)
 8005282:	21ff      	movs	r1, #255	; 0xff
 8005284:	0409      	lsls	r1, r1, #16
 8005286:	430a      	orrs	r2, r1
 8005288:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 800528a:	4b0b      	ldr	r3, [pc, #44]	; (80052b8 <xPortStartScheduler+0x40>)
 800528c:	681a      	ldr	r2, [r3, #0]
 800528e:	4b0a      	ldr	r3, [pc, #40]	; (80052b8 <xPortStartScheduler+0x40>)
 8005290:	21ff      	movs	r1, #255	; 0xff
 8005292:	0609      	lsls	r1, r1, #24
 8005294:	430a      	orrs	r2, r1
 8005296:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 8005298:	f000 f898 	bl	80053cc <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800529c:	4b07      	ldr	r3, [pc, #28]	; (80052bc <xPortStartScheduler+0x44>)
 800529e:	2200      	movs	r2, #0
 80052a0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 80052a2:	f7ff ffcd 	bl	8005240 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80052a6:	f7ff fcb1 	bl	8004c0c <vTaskSwitchContext>
	prvTaskExitError();
 80052aa:	f7ff ffa7 	bl	80051fc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80052ae:	2300      	movs	r3, #0
}
 80052b0:	0018      	movs	r0, r3
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd80      	pop	{r7, pc}
 80052b6:	46c0      	nop			; (mov r8, r8)
 80052b8:	e000ed20 	.word	0xe000ed20
 80052bc:	2000000c 	.word	0x2000000c

080052c0 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 80052c4:	4b05      	ldr	r3, [pc, #20]	; (80052dc <vPortYield+0x1c>)
 80052c6:	2280      	movs	r2, #128	; 0x80
 80052c8:	0552      	lsls	r2, r2, #21
 80052ca:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 80052cc:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80052d0:	f3bf 8f6f 	isb	sy
}
 80052d4:	46c0      	nop			; (mov r8, r8)
 80052d6:	46bd      	mov	sp, r7
 80052d8:	bd80      	pop	{r7, pc}
 80052da:	46c0      	nop			; (mov r8, r8)
 80052dc:	e000ed04 	.word	0xe000ed04

080052e0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 80052e4:	b672      	cpsid	i
    uxCriticalNesting++;
 80052e6:	4b06      	ldr	r3, [pc, #24]	; (8005300 <vPortEnterCritical+0x20>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	1c5a      	adds	r2, r3, #1
 80052ec:	4b04      	ldr	r3, [pc, #16]	; (8005300 <vPortEnterCritical+0x20>)
 80052ee:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 80052f0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80052f4:	f3bf 8f6f 	isb	sy
}
 80052f8:	46c0      	nop			; (mov r8, r8)
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}
 80052fe:	46c0      	nop			; (mov r8, r8)
 8005300:	2000000c 	.word	0x2000000c

08005304 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005304:	b580      	push	{r7, lr}
 8005306:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005308:	4b09      	ldr	r3, [pc, #36]	; (8005330 <vPortExitCritical+0x2c>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d101      	bne.n	8005314 <vPortExitCritical+0x10>
 8005310:	b672      	cpsid	i
 8005312:	e7fe      	b.n	8005312 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 8005314:	4b06      	ldr	r3, [pc, #24]	; (8005330 <vPortExitCritical+0x2c>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	1e5a      	subs	r2, r3, #1
 800531a:	4b05      	ldr	r3, [pc, #20]	; (8005330 <vPortExitCritical+0x2c>)
 800531c:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 800531e:	4b04      	ldr	r3, [pc, #16]	; (8005330 <vPortExitCritical+0x2c>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d100      	bne.n	8005328 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 8005326:	b662      	cpsie	i
    }
}
 8005328:	46c0      	nop			; (mov r8, r8)
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}
 800532e:	46c0      	nop			; (mov r8, r8)
 8005330:	2000000c 	.word	0x2000000c

08005334 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8005334:	f3ef 8010 	mrs	r0, PRIMASK
 8005338:	b672      	cpsid	i
 800533a:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 800533c:	46c0      	nop			; (mov r8, r8)
 800533e:	0018      	movs	r0, r3

08005340 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8005340:	f380 8810 	msr	PRIMASK, r0
 8005344:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 8005346:	46c0      	nop			; (mov r8, r8)
	...

08005350 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005350:	f3ef 8009 	mrs	r0, PSP
 8005354:	4b0e      	ldr	r3, [pc, #56]	; (8005390 <pxCurrentTCBConst>)
 8005356:	681a      	ldr	r2, [r3, #0]
 8005358:	3820      	subs	r0, #32
 800535a:	6010      	str	r0, [r2, #0]
 800535c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800535e:	4644      	mov	r4, r8
 8005360:	464d      	mov	r5, r9
 8005362:	4656      	mov	r6, sl
 8005364:	465f      	mov	r7, fp
 8005366:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8005368:	b508      	push	{r3, lr}
 800536a:	b672      	cpsid	i
 800536c:	f7ff fc4e 	bl	8004c0c <vTaskSwitchContext>
 8005370:	b662      	cpsie	i
 8005372:	bc0c      	pop	{r2, r3}
 8005374:	6811      	ldr	r1, [r2, #0]
 8005376:	6808      	ldr	r0, [r1, #0]
 8005378:	3010      	adds	r0, #16
 800537a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800537c:	46a0      	mov	r8, r4
 800537e:	46a9      	mov	r9, r5
 8005380:	46b2      	mov	sl, r6
 8005382:	46bb      	mov	fp, r7
 8005384:	f380 8809 	msr	PSP, r0
 8005388:	3820      	subs	r0, #32
 800538a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800538c:	4718      	bx	r3
 800538e:	46c0      	nop			; (mov r8, r8)

08005390 <pxCurrentTCBConst>:
 8005390:	200003b4 	.word	0x200003b4
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8005394:	46c0      	nop			; (mov r8, r8)
 8005396:	46c0      	nop			; (mov r8, r8)

08005398 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b082      	sub	sp, #8
 800539c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800539e:	f7ff ffc9 	bl	8005334 <ulSetInterruptMaskFromISR>
 80053a2:	0003      	movs	r3, r0
 80053a4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80053a6:	f7ff fb81 	bl	8004aac <xTaskIncrementTick>
 80053aa:	1e03      	subs	r3, r0, #0
 80053ac:	d003      	beq.n	80053b6 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 80053ae:	4b06      	ldr	r3, [pc, #24]	; (80053c8 <SysTick_Handler+0x30>)
 80053b0:	2280      	movs	r2, #128	; 0x80
 80053b2:	0552      	lsls	r2, r2, #21
 80053b4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	0018      	movs	r0, r3
 80053ba:	f7ff ffc1 	bl	8005340 <vClearInterruptMaskFromISR>
}
 80053be:	46c0      	nop			; (mov r8, r8)
 80053c0:	46bd      	mov	sp, r7
 80053c2:	b002      	add	sp, #8
 80053c4:	bd80      	pop	{r7, pc}
 80053c6:	46c0      	nop			; (mov r8, r8)
 80053c8:	e000ed04 	.word	0xe000ed04

080053cc <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 80053d0:	4b0b      	ldr	r3, [pc, #44]	; (8005400 <prvSetupTimerInterrupt+0x34>)
 80053d2:	2200      	movs	r2, #0
 80053d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 80053d6:	4b0b      	ldr	r3, [pc, #44]	; (8005404 <prvSetupTimerInterrupt+0x38>)
 80053d8:	2200      	movs	r2, #0
 80053da:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80053dc:	4b0a      	ldr	r3, [pc, #40]	; (8005408 <prvSetupTimerInterrupt+0x3c>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	22fa      	movs	r2, #250	; 0xfa
 80053e2:	0091      	lsls	r1, r2, #2
 80053e4:	0018      	movs	r0, r3
 80053e6:	f7fa fea1 	bl	800012c <__udivsi3>
 80053ea:	0003      	movs	r3, r0
 80053ec:	001a      	movs	r2, r3
 80053ee:	4b07      	ldr	r3, [pc, #28]	; (800540c <prvSetupTimerInterrupt+0x40>)
 80053f0:	3a01      	subs	r2, #1
 80053f2:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 80053f4:	4b02      	ldr	r3, [pc, #8]	; (8005400 <prvSetupTimerInterrupt+0x34>)
 80053f6:	2207      	movs	r2, #7
 80053f8:	601a      	str	r2, [r3, #0]
}
 80053fa:	46c0      	nop			; (mov r8, r8)
 80053fc:	46bd      	mov	sp, r7
 80053fe:	bd80      	pop	{r7, pc}
 8005400:	e000e010 	.word	0xe000e010
 8005404:	e000e018 	.word	0xe000e018
 8005408:	20000000 	.word	0x20000000
 800540c:	e000e014 	.word	0xe000e014

08005410 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b086      	sub	sp, #24
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005418:	2300      	movs	r3, #0
 800541a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800541c:	f7ff faae 	bl	800497c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005420:	4b49      	ldr	r3, [pc, #292]	; (8005548 <pvPortMalloc+0x138>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d101      	bne.n	800542c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005428:	f000 f8e0 	bl	80055ec <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800542c:	4b47      	ldr	r3, [pc, #284]	; (800554c <pvPortMalloc+0x13c>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	687a      	ldr	r2, [r7, #4]
 8005432:	4013      	ands	r3, r2
 8005434:	d000      	beq.n	8005438 <pvPortMalloc+0x28>
 8005436:	e079      	b.n	800552c <pvPortMalloc+0x11c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d012      	beq.n	8005464 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 800543e:	2208      	movs	r2, #8
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	189b      	adds	r3, r3, r2
 8005444:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2207      	movs	r2, #7
 800544a:	4013      	ands	r3, r2
 800544c:	d00a      	beq.n	8005464 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2207      	movs	r2, #7
 8005452:	4393      	bics	r3, r2
 8005454:	3308      	adds	r3, #8
 8005456:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2207      	movs	r2, #7
 800545c:	4013      	ands	r3, r2
 800545e:	d001      	beq.n	8005464 <pvPortMalloc+0x54>
 8005460:	b672      	cpsid	i
 8005462:	e7fe      	b.n	8005462 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d060      	beq.n	800552c <pvPortMalloc+0x11c>
 800546a:	4b39      	ldr	r3, [pc, #228]	; (8005550 <pvPortMalloc+0x140>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	687a      	ldr	r2, [r7, #4]
 8005470:	429a      	cmp	r2, r3
 8005472:	d85b      	bhi.n	800552c <pvPortMalloc+0x11c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005474:	4b37      	ldr	r3, [pc, #220]	; (8005554 <pvPortMalloc+0x144>)
 8005476:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8005478:	4b36      	ldr	r3, [pc, #216]	; (8005554 <pvPortMalloc+0x144>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800547e:	e004      	b.n	800548a <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 8005480:	697b      	ldr	r3, [r7, #20]
 8005482:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800548a:	697b      	ldr	r3, [r7, #20]
 800548c:	685b      	ldr	r3, [r3, #4]
 800548e:	687a      	ldr	r2, [r7, #4]
 8005490:	429a      	cmp	r2, r3
 8005492:	d903      	bls.n	800549c <pvPortMalloc+0x8c>
 8005494:	697b      	ldr	r3, [r7, #20]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d1f1      	bne.n	8005480 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800549c:	4b2a      	ldr	r3, [pc, #168]	; (8005548 <pvPortMalloc+0x138>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	697a      	ldr	r2, [r7, #20]
 80054a2:	429a      	cmp	r2, r3
 80054a4:	d042      	beq.n	800552c <pvPortMalloc+0x11c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	2208      	movs	r2, #8
 80054ac:	189b      	adds	r3, r3, r2
 80054ae:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80054b0:	697b      	ldr	r3, [r7, #20]
 80054b2:	681a      	ldr	r2, [r3, #0]
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	685a      	ldr	r2, [r3, #4]
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	1ad2      	subs	r2, r2, r3
 80054c0:	2308      	movs	r3, #8
 80054c2:	005b      	lsls	r3, r3, #1
 80054c4:	429a      	cmp	r2, r3
 80054c6:	d916      	bls.n	80054f6 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80054c8:	697a      	ldr	r2, [r7, #20]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	18d3      	adds	r3, r2, r3
 80054ce:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	2207      	movs	r2, #7
 80054d4:	4013      	ands	r3, r2
 80054d6:	d001      	beq.n	80054dc <pvPortMalloc+0xcc>
 80054d8:	b672      	cpsid	i
 80054da:	e7fe      	b.n	80054da <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80054dc:	697b      	ldr	r3, [r7, #20]
 80054de:	685a      	ldr	r2, [r3, #4]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	1ad2      	subs	r2, r2, r3
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	687a      	ldr	r2, [r7, #4]
 80054ec:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80054ee:	68bb      	ldr	r3, [r7, #8]
 80054f0:	0018      	movs	r0, r3
 80054f2:	f000 f8db 	bl	80056ac <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80054f6:	4b16      	ldr	r3, [pc, #88]	; (8005550 <pvPortMalloc+0x140>)
 80054f8:	681a      	ldr	r2, [r3, #0]
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	1ad2      	subs	r2, r2, r3
 8005500:	4b13      	ldr	r3, [pc, #76]	; (8005550 <pvPortMalloc+0x140>)
 8005502:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005504:	4b12      	ldr	r3, [pc, #72]	; (8005550 <pvPortMalloc+0x140>)
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	4b13      	ldr	r3, [pc, #76]	; (8005558 <pvPortMalloc+0x148>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	429a      	cmp	r2, r3
 800550e:	d203      	bcs.n	8005518 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005510:	4b0f      	ldr	r3, [pc, #60]	; (8005550 <pvPortMalloc+0x140>)
 8005512:	681a      	ldr	r2, [r3, #0]
 8005514:	4b10      	ldr	r3, [pc, #64]	; (8005558 <pvPortMalloc+0x148>)
 8005516:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	685a      	ldr	r2, [r3, #4]
 800551c:	4b0b      	ldr	r3, [pc, #44]	; (800554c <pvPortMalloc+0x13c>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	431a      	orrs	r2, r3
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005526:	697b      	ldr	r3, [r7, #20]
 8005528:	2200      	movs	r2, #0
 800552a:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800552c:	f7ff fa32 	bl	8004994 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2207      	movs	r2, #7
 8005534:	4013      	ands	r3, r2
 8005536:	d001      	beq.n	800553c <pvPortMalloc+0x12c>
 8005538:	b672      	cpsid	i
 800553a:	e7fe      	b.n	800553a <pvPortMalloc+0x12a>
	return pvReturn;
 800553c:	68fb      	ldr	r3, [r7, #12]
}
 800553e:	0018      	movs	r0, r3
 8005540:	46bd      	mov	sp, r7
 8005542:	b006      	add	sp, #24
 8005544:	bd80      	pop	{r7, pc}
 8005546:	46c0      	nop			; (mov r8, r8)
 8005548:	200010e8 	.word	0x200010e8
 800554c:	200010f4 	.word	0x200010f4
 8005550:	200010ec 	.word	0x200010ec
 8005554:	200010e0 	.word	0x200010e0
 8005558:	200010f0 	.word	0x200010f0

0800555c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b084      	sub	sp, #16
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d035      	beq.n	80055da <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800556e:	2308      	movs	r3, #8
 8005570:	425b      	negs	r3, r3
 8005572:	68fa      	ldr	r2, [r7, #12]
 8005574:	18d3      	adds	r3, r2, r3
 8005576:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800557c:	68bb      	ldr	r3, [r7, #8]
 800557e:	685a      	ldr	r2, [r3, #4]
 8005580:	4b18      	ldr	r3, [pc, #96]	; (80055e4 <vPortFree+0x88>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4013      	ands	r3, r2
 8005586:	d101      	bne.n	800558c <vPortFree+0x30>
 8005588:	b672      	cpsid	i
 800558a:	e7fe      	b.n	800558a <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d001      	beq.n	8005598 <vPortFree+0x3c>
 8005594:	b672      	cpsid	i
 8005596:	e7fe      	b.n	8005596 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	685a      	ldr	r2, [r3, #4]
 800559c:	4b11      	ldr	r3, [pc, #68]	; (80055e4 <vPortFree+0x88>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4013      	ands	r3, r2
 80055a2:	d01a      	beq.n	80055da <vPortFree+0x7e>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d116      	bne.n	80055da <vPortFree+0x7e>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	685a      	ldr	r2, [r3, #4]
 80055b0:	4b0c      	ldr	r3, [pc, #48]	; (80055e4 <vPortFree+0x88>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	43db      	mvns	r3, r3
 80055b6:	401a      	ands	r2, r3
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80055bc:	f7ff f9de 	bl	800497c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	685a      	ldr	r2, [r3, #4]
 80055c4:	4b08      	ldr	r3, [pc, #32]	; (80055e8 <vPortFree+0x8c>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	18d2      	adds	r2, r2, r3
 80055ca:	4b07      	ldr	r3, [pc, #28]	; (80055e8 <vPortFree+0x8c>)
 80055cc:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80055ce:	68bb      	ldr	r3, [r7, #8]
 80055d0:	0018      	movs	r0, r3
 80055d2:	f000 f86b 	bl	80056ac <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80055d6:	f7ff f9dd 	bl	8004994 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80055da:	46c0      	nop			; (mov r8, r8)
 80055dc:	46bd      	mov	sp, r7
 80055de:	b004      	add	sp, #16
 80055e0:	bd80      	pop	{r7, pc}
 80055e2:	46c0      	nop			; (mov r8, r8)
 80055e4:	200010f4 	.word	0x200010f4
 80055e8:	200010ec 	.word	0x200010ec

080055ec <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b084      	sub	sp, #16
 80055f0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80055f2:	23c0      	movs	r3, #192	; 0xc0
 80055f4:	011b      	lsls	r3, r3, #4
 80055f6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80055f8:	4b26      	ldr	r3, [pc, #152]	; (8005694 <prvHeapInit+0xa8>)
 80055fa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	2207      	movs	r2, #7
 8005600:	4013      	ands	r3, r2
 8005602:	d00c      	beq.n	800561e <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	3307      	adds	r3, #7
 8005608:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	2207      	movs	r2, #7
 800560e:	4393      	bics	r3, r2
 8005610:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005612:	68ba      	ldr	r2, [r7, #8]
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	1ad2      	subs	r2, r2, r3
 8005618:	4b1e      	ldr	r3, [pc, #120]	; (8005694 <prvHeapInit+0xa8>)
 800561a:	18d3      	adds	r3, r2, r3
 800561c:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005622:	4b1d      	ldr	r3, [pc, #116]	; (8005698 <prvHeapInit+0xac>)
 8005624:	687a      	ldr	r2, [r7, #4]
 8005626:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005628:	4b1b      	ldr	r3, [pc, #108]	; (8005698 <prvHeapInit+0xac>)
 800562a:	2200      	movs	r2, #0
 800562c:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	68ba      	ldr	r2, [r7, #8]
 8005632:	18d3      	adds	r3, r2, r3
 8005634:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005636:	2208      	movs	r2, #8
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	1a9b      	subs	r3, r3, r2
 800563c:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	2207      	movs	r2, #7
 8005642:	4393      	bics	r3, r2
 8005644:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005646:	68fa      	ldr	r2, [r7, #12]
 8005648:	4b14      	ldr	r3, [pc, #80]	; (800569c <prvHeapInit+0xb0>)
 800564a:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 800564c:	4b13      	ldr	r3, [pc, #76]	; (800569c <prvHeapInit+0xb0>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	2200      	movs	r2, #0
 8005652:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005654:	4b11      	ldr	r3, [pc, #68]	; (800569c <prvHeapInit+0xb0>)
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	2200      	movs	r2, #0
 800565a:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	68fa      	ldr	r2, [r7, #12]
 8005664:	1ad2      	subs	r2, r2, r3
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800566a:	4b0c      	ldr	r3, [pc, #48]	; (800569c <prvHeapInit+0xb0>)
 800566c:	681a      	ldr	r2, [r3, #0]
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	685a      	ldr	r2, [r3, #4]
 8005676:	4b0a      	ldr	r3, [pc, #40]	; (80056a0 <prvHeapInit+0xb4>)
 8005678:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	685a      	ldr	r2, [r3, #4]
 800567e:	4b09      	ldr	r3, [pc, #36]	; (80056a4 <prvHeapInit+0xb8>)
 8005680:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005682:	4b09      	ldr	r3, [pc, #36]	; (80056a8 <prvHeapInit+0xbc>)
 8005684:	2280      	movs	r2, #128	; 0x80
 8005686:	0612      	lsls	r2, r2, #24
 8005688:	601a      	str	r2, [r3, #0]
}
 800568a:	46c0      	nop			; (mov r8, r8)
 800568c:	46bd      	mov	sp, r7
 800568e:	b004      	add	sp, #16
 8005690:	bd80      	pop	{r7, pc}
 8005692:	46c0      	nop			; (mov r8, r8)
 8005694:	200004e0 	.word	0x200004e0
 8005698:	200010e0 	.word	0x200010e0
 800569c:	200010e8 	.word	0x200010e8
 80056a0:	200010f0 	.word	0x200010f0
 80056a4:	200010ec 	.word	0x200010ec
 80056a8:	200010f4 	.word	0x200010f4

080056ac <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b084      	sub	sp, #16
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80056b4:	4b27      	ldr	r3, [pc, #156]	; (8005754 <prvInsertBlockIntoFreeList+0xa8>)
 80056b6:	60fb      	str	r3, [r7, #12]
 80056b8:	e002      	b.n	80056c0 <prvInsertBlockIntoFreeList+0x14>
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	60fb      	str	r3, [r7, #12]
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	687a      	ldr	r2, [r7, #4]
 80056c6:	429a      	cmp	r2, r3
 80056c8:	d8f7      	bhi.n	80056ba <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	68ba      	ldr	r2, [r7, #8]
 80056d4:	18d3      	adds	r3, r2, r3
 80056d6:	687a      	ldr	r2, [r7, #4]
 80056d8:	429a      	cmp	r2, r3
 80056da:	d108      	bne.n	80056ee <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	685a      	ldr	r2, [r3, #4]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	18d2      	adds	r2, r2, r3
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	68ba      	ldr	r2, [r7, #8]
 80056f8:	18d2      	adds	r2, r2, r3
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	429a      	cmp	r2, r3
 8005700:	d118      	bne.n	8005734 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681a      	ldr	r2, [r3, #0]
 8005706:	4b14      	ldr	r3, [pc, #80]	; (8005758 <prvInsertBlockIntoFreeList+0xac>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	429a      	cmp	r2, r3
 800570c:	d00d      	beq.n	800572a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	685a      	ldr	r2, [r3, #4]
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	685b      	ldr	r3, [r3, #4]
 8005718:	18d2      	adds	r2, r2, r3
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	681a      	ldr	r2, [r3, #0]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	601a      	str	r2, [r3, #0]
 8005728:	e008      	b.n	800573c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800572a:	4b0b      	ldr	r3, [pc, #44]	; (8005758 <prvInsertBlockIntoFreeList+0xac>)
 800572c:	681a      	ldr	r2, [r3, #0]
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	601a      	str	r2, [r3, #0]
 8005732:	e003      	b.n	800573c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681a      	ldr	r2, [r3, #0]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800573c:	68fa      	ldr	r2, [r7, #12]
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	429a      	cmp	r2, r3
 8005742:	d002      	beq.n	800574a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	687a      	ldr	r2, [r7, #4]
 8005748:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800574a:	46c0      	nop			; (mov r8, r8)
 800574c:	46bd      	mov	sp, r7
 800574e:	b004      	add	sp, #16
 8005750:	bd80      	pop	{r7, pc}
 8005752:	46c0      	nop			; (mov r8, r8)
 8005754:	200010e0 	.word	0x200010e0
 8005758:	200010e8 	.word	0x200010e8

0800575c <siprintf>:
 800575c:	b40e      	push	{r1, r2, r3}
 800575e:	b500      	push	{lr}
 8005760:	490b      	ldr	r1, [pc, #44]	; (8005790 <siprintf+0x34>)
 8005762:	b09c      	sub	sp, #112	; 0x70
 8005764:	ab1d      	add	r3, sp, #116	; 0x74
 8005766:	9002      	str	r0, [sp, #8]
 8005768:	9006      	str	r0, [sp, #24]
 800576a:	9107      	str	r1, [sp, #28]
 800576c:	9104      	str	r1, [sp, #16]
 800576e:	4809      	ldr	r0, [pc, #36]	; (8005794 <siprintf+0x38>)
 8005770:	4909      	ldr	r1, [pc, #36]	; (8005798 <siprintf+0x3c>)
 8005772:	cb04      	ldmia	r3!, {r2}
 8005774:	9105      	str	r1, [sp, #20]
 8005776:	6800      	ldr	r0, [r0, #0]
 8005778:	a902      	add	r1, sp, #8
 800577a:	9301      	str	r3, [sp, #4]
 800577c:	f000 f9ac 	bl	8005ad8 <_svfiprintf_r>
 8005780:	2200      	movs	r2, #0
 8005782:	9b02      	ldr	r3, [sp, #8]
 8005784:	701a      	strb	r2, [r3, #0]
 8005786:	b01c      	add	sp, #112	; 0x70
 8005788:	bc08      	pop	{r3}
 800578a:	b003      	add	sp, #12
 800578c:	4718      	bx	r3
 800578e:	46c0      	nop			; (mov r8, r8)
 8005790:	7fffffff 	.word	0x7fffffff
 8005794:	2000005c 	.word	0x2000005c
 8005798:	ffff0208 	.word	0xffff0208

0800579c <memset>:
 800579c:	0003      	movs	r3, r0
 800579e:	1882      	adds	r2, r0, r2
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d100      	bne.n	80057a6 <memset+0xa>
 80057a4:	4770      	bx	lr
 80057a6:	7019      	strb	r1, [r3, #0]
 80057a8:	3301      	adds	r3, #1
 80057aa:	e7f9      	b.n	80057a0 <memset+0x4>

080057ac <__errno>:
 80057ac:	4b01      	ldr	r3, [pc, #4]	; (80057b4 <__errno+0x8>)
 80057ae:	6818      	ldr	r0, [r3, #0]
 80057b0:	4770      	bx	lr
 80057b2:	46c0      	nop			; (mov r8, r8)
 80057b4:	2000005c 	.word	0x2000005c

080057b8 <__libc_init_array>:
 80057b8:	b570      	push	{r4, r5, r6, lr}
 80057ba:	2600      	movs	r6, #0
 80057bc:	4c0c      	ldr	r4, [pc, #48]	; (80057f0 <__libc_init_array+0x38>)
 80057be:	4d0d      	ldr	r5, [pc, #52]	; (80057f4 <__libc_init_array+0x3c>)
 80057c0:	1b64      	subs	r4, r4, r5
 80057c2:	10a4      	asrs	r4, r4, #2
 80057c4:	42a6      	cmp	r6, r4
 80057c6:	d109      	bne.n	80057dc <__libc_init_array+0x24>
 80057c8:	2600      	movs	r6, #0
 80057ca:	f000 fc6d 	bl	80060a8 <_init>
 80057ce:	4c0a      	ldr	r4, [pc, #40]	; (80057f8 <__libc_init_array+0x40>)
 80057d0:	4d0a      	ldr	r5, [pc, #40]	; (80057fc <__libc_init_array+0x44>)
 80057d2:	1b64      	subs	r4, r4, r5
 80057d4:	10a4      	asrs	r4, r4, #2
 80057d6:	42a6      	cmp	r6, r4
 80057d8:	d105      	bne.n	80057e6 <__libc_init_array+0x2e>
 80057da:	bd70      	pop	{r4, r5, r6, pc}
 80057dc:	00b3      	lsls	r3, r6, #2
 80057de:	58eb      	ldr	r3, [r5, r3]
 80057e0:	4798      	blx	r3
 80057e2:	3601      	adds	r6, #1
 80057e4:	e7ee      	b.n	80057c4 <__libc_init_array+0xc>
 80057e6:	00b3      	lsls	r3, r6, #2
 80057e8:	58eb      	ldr	r3, [r5, r3]
 80057ea:	4798      	blx	r3
 80057ec:	3601      	adds	r6, #1
 80057ee:	e7f2      	b.n	80057d6 <__libc_init_array+0x1e>
 80057f0:	08006380 	.word	0x08006380
 80057f4:	08006380 	.word	0x08006380
 80057f8:	08006384 	.word	0x08006384
 80057fc:	08006380 	.word	0x08006380

08005800 <__retarget_lock_acquire_recursive>:
 8005800:	4770      	bx	lr

08005802 <__retarget_lock_release_recursive>:
 8005802:	4770      	bx	lr

08005804 <memcpy>:
 8005804:	2300      	movs	r3, #0
 8005806:	b510      	push	{r4, lr}
 8005808:	429a      	cmp	r2, r3
 800580a:	d100      	bne.n	800580e <memcpy+0xa>
 800580c:	bd10      	pop	{r4, pc}
 800580e:	5ccc      	ldrb	r4, [r1, r3]
 8005810:	54c4      	strb	r4, [r0, r3]
 8005812:	3301      	adds	r3, #1
 8005814:	e7f8      	b.n	8005808 <memcpy+0x4>
	...

08005818 <_free_r>:
 8005818:	b570      	push	{r4, r5, r6, lr}
 800581a:	0005      	movs	r5, r0
 800581c:	2900      	cmp	r1, #0
 800581e:	d010      	beq.n	8005842 <_free_r+0x2a>
 8005820:	1f0c      	subs	r4, r1, #4
 8005822:	6823      	ldr	r3, [r4, #0]
 8005824:	2b00      	cmp	r3, #0
 8005826:	da00      	bge.n	800582a <_free_r+0x12>
 8005828:	18e4      	adds	r4, r4, r3
 800582a:	0028      	movs	r0, r5
 800582c:	f000 f8e2 	bl	80059f4 <__malloc_lock>
 8005830:	4a1d      	ldr	r2, [pc, #116]	; (80058a8 <_free_r+0x90>)
 8005832:	6813      	ldr	r3, [r2, #0]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d105      	bne.n	8005844 <_free_r+0x2c>
 8005838:	6063      	str	r3, [r4, #4]
 800583a:	6014      	str	r4, [r2, #0]
 800583c:	0028      	movs	r0, r5
 800583e:	f000 f8e1 	bl	8005a04 <__malloc_unlock>
 8005842:	bd70      	pop	{r4, r5, r6, pc}
 8005844:	42a3      	cmp	r3, r4
 8005846:	d908      	bls.n	800585a <_free_r+0x42>
 8005848:	6820      	ldr	r0, [r4, #0]
 800584a:	1821      	adds	r1, r4, r0
 800584c:	428b      	cmp	r3, r1
 800584e:	d1f3      	bne.n	8005838 <_free_r+0x20>
 8005850:	6819      	ldr	r1, [r3, #0]
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	1809      	adds	r1, r1, r0
 8005856:	6021      	str	r1, [r4, #0]
 8005858:	e7ee      	b.n	8005838 <_free_r+0x20>
 800585a:	001a      	movs	r2, r3
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d001      	beq.n	8005866 <_free_r+0x4e>
 8005862:	42a3      	cmp	r3, r4
 8005864:	d9f9      	bls.n	800585a <_free_r+0x42>
 8005866:	6811      	ldr	r1, [r2, #0]
 8005868:	1850      	adds	r0, r2, r1
 800586a:	42a0      	cmp	r0, r4
 800586c:	d10b      	bne.n	8005886 <_free_r+0x6e>
 800586e:	6820      	ldr	r0, [r4, #0]
 8005870:	1809      	adds	r1, r1, r0
 8005872:	1850      	adds	r0, r2, r1
 8005874:	6011      	str	r1, [r2, #0]
 8005876:	4283      	cmp	r3, r0
 8005878:	d1e0      	bne.n	800583c <_free_r+0x24>
 800587a:	6818      	ldr	r0, [r3, #0]
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	1841      	adds	r1, r0, r1
 8005880:	6011      	str	r1, [r2, #0]
 8005882:	6053      	str	r3, [r2, #4]
 8005884:	e7da      	b.n	800583c <_free_r+0x24>
 8005886:	42a0      	cmp	r0, r4
 8005888:	d902      	bls.n	8005890 <_free_r+0x78>
 800588a:	230c      	movs	r3, #12
 800588c:	602b      	str	r3, [r5, #0]
 800588e:	e7d5      	b.n	800583c <_free_r+0x24>
 8005890:	6820      	ldr	r0, [r4, #0]
 8005892:	1821      	adds	r1, r4, r0
 8005894:	428b      	cmp	r3, r1
 8005896:	d103      	bne.n	80058a0 <_free_r+0x88>
 8005898:	6819      	ldr	r1, [r3, #0]
 800589a:	685b      	ldr	r3, [r3, #4]
 800589c:	1809      	adds	r1, r1, r0
 800589e:	6021      	str	r1, [r4, #0]
 80058a0:	6063      	str	r3, [r4, #4]
 80058a2:	6054      	str	r4, [r2, #4]
 80058a4:	e7ca      	b.n	800583c <_free_r+0x24>
 80058a6:	46c0      	nop			; (mov r8, r8)
 80058a8:	20001238 	.word	0x20001238

080058ac <sbrk_aligned>:
 80058ac:	b570      	push	{r4, r5, r6, lr}
 80058ae:	4e0f      	ldr	r6, [pc, #60]	; (80058ec <sbrk_aligned+0x40>)
 80058b0:	000d      	movs	r5, r1
 80058b2:	6831      	ldr	r1, [r6, #0]
 80058b4:	0004      	movs	r4, r0
 80058b6:	2900      	cmp	r1, #0
 80058b8:	d102      	bne.n	80058c0 <sbrk_aligned+0x14>
 80058ba:	f000 fba1 	bl	8006000 <_sbrk_r>
 80058be:	6030      	str	r0, [r6, #0]
 80058c0:	0029      	movs	r1, r5
 80058c2:	0020      	movs	r0, r4
 80058c4:	f000 fb9c 	bl	8006000 <_sbrk_r>
 80058c8:	1c43      	adds	r3, r0, #1
 80058ca:	d00a      	beq.n	80058e2 <sbrk_aligned+0x36>
 80058cc:	2303      	movs	r3, #3
 80058ce:	1cc5      	adds	r5, r0, #3
 80058d0:	439d      	bics	r5, r3
 80058d2:	42a8      	cmp	r0, r5
 80058d4:	d007      	beq.n	80058e6 <sbrk_aligned+0x3a>
 80058d6:	1a29      	subs	r1, r5, r0
 80058d8:	0020      	movs	r0, r4
 80058da:	f000 fb91 	bl	8006000 <_sbrk_r>
 80058de:	3001      	adds	r0, #1
 80058e0:	d101      	bne.n	80058e6 <sbrk_aligned+0x3a>
 80058e2:	2501      	movs	r5, #1
 80058e4:	426d      	negs	r5, r5
 80058e6:	0028      	movs	r0, r5
 80058e8:	bd70      	pop	{r4, r5, r6, pc}
 80058ea:	46c0      	nop			; (mov r8, r8)
 80058ec:	2000123c 	.word	0x2000123c

080058f0 <_malloc_r>:
 80058f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80058f2:	2203      	movs	r2, #3
 80058f4:	1ccb      	adds	r3, r1, #3
 80058f6:	4393      	bics	r3, r2
 80058f8:	3308      	adds	r3, #8
 80058fa:	0006      	movs	r6, r0
 80058fc:	001f      	movs	r7, r3
 80058fe:	2b0c      	cmp	r3, #12
 8005900:	d238      	bcs.n	8005974 <_malloc_r+0x84>
 8005902:	270c      	movs	r7, #12
 8005904:	42b9      	cmp	r1, r7
 8005906:	d837      	bhi.n	8005978 <_malloc_r+0x88>
 8005908:	0030      	movs	r0, r6
 800590a:	f000 f873 	bl	80059f4 <__malloc_lock>
 800590e:	4b38      	ldr	r3, [pc, #224]	; (80059f0 <_malloc_r+0x100>)
 8005910:	9300      	str	r3, [sp, #0]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	001c      	movs	r4, r3
 8005916:	2c00      	cmp	r4, #0
 8005918:	d133      	bne.n	8005982 <_malloc_r+0x92>
 800591a:	0039      	movs	r1, r7
 800591c:	0030      	movs	r0, r6
 800591e:	f7ff ffc5 	bl	80058ac <sbrk_aligned>
 8005922:	0004      	movs	r4, r0
 8005924:	1c43      	adds	r3, r0, #1
 8005926:	d15e      	bne.n	80059e6 <_malloc_r+0xf6>
 8005928:	9b00      	ldr	r3, [sp, #0]
 800592a:	681c      	ldr	r4, [r3, #0]
 800592c:	0025      	movs	r5, r4
 800592e:	2d00      	cmp	r5, #0
 8005930:	d14e      	bne.n	80059d0 <_malloc_r+0xe0>
 8005932:	2c00      	cmp	r4, #0
 8005934:	d051      	beq.n	80059da <_malloc_r+0xea>
 8005936:	6823      	ldr	r3, [r4, #0]
 8005938:	0029      	movs	r1, r5
 800593a:	18e3      	adds	r3, r4, r3
 800593c:	0030      	movs	r0, r6
 800593e:	9301      	str	r3, [sp, #4]
 8005940:	f000 fb5e 	bl	8006000 <_sbrk_r>
 8005944:	9b01      	ldr	r3, [sp, #4]
 8005946:	4283      	cmp	r3, r0
 8005948:	d147      	bne.n	80059da <_malloc_r+0xea>
 800594a:	6823      	ldr	r3, [r4, #0]
 800594c:	0030      	movs	r0, r6
 800594e:	1aff      	subs	r7, r7, r3
 8005950:	0039      	movs	r1, r7
 8005952:	f7ff ffab 	bl	80058ac <sbrk_aligned>
 8005956:	3001      	adds	r0, #1
 8005958:	d03f      	beq.n	80059da <_malloc_r+0xea>
 800595a:	6823      	ldr	r3, [r4, #0]
 800595c:	19db      	adds	r3, r3, r7
 800595e:	6023      	str	r3, [r4, #0]
 8005960:	9b00      	ldr	r3, [sp, #0]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d040      	beq.n	80059ea <_malloc_r+0xfa>
 8005968:	685a      	ldr	r2, [r3, #4]
 800596a:	42a2      	cmp	r2, r4
 800596c:	d133      	bne.n	80059d6 <_malloc_r+0xe6>
 800596e:	2200      	movs	r2, #0
 8005970:	605a      	str	r2, [r3, #4]
 8005972:	e014      	b.n	800599e <_malloc_r+0xae>
 8005974:	2b00      	cmp	r3, #0
 8005976:	dac5      	bge.n	8005904 <_malloc_r+0x14>
 8005978:	230c      	movs	r3, #12
 800597a:	2500      	movs	r5, #0
 800597c:	6033      	str	r3, [r6, #0]
 800597e:	0028      	movs	r0, r5
 8005980:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005982:	6821      	ldr	r1, [r4, #0]
 8005984:	1bc9      	subs	r1, r1, r7
 8005986:	d420      	bmi.n	80059ca <_malloc_r+0xda>
 8005988:	290b      	cmp	r1, #11
 800598a:	d918      	bls.n	80059be <_malloc_r+0xce>
 800598c:	19e2      	adds	r2, r4, r7
 800598e:	6027      	str	r7, [r4, #0]
 8005990:	42a3      	cmp	r3, r4
 8005992:	d112      	bne.n	80059ba <_malloc_r+0xca>
 8005994:	9b00      	ldr	r3, [sp, #0]
 8005996:	601a      	str	r2, [r3, #0]
 8005998:	6863      	ldr	r3, [r4, #4]
 800599a:	6011      	str	r1, [r2, #0]
 800599c:	6053      	str	r3, [r2, #4]
 800599e:	0030      	movs	r0, r6
 80059a0:	0025      	movs	r5, r4
 80059a2:	f000 f82f 	bl	8005a04 <__malloc_unlock>
 80059a6:	2207      	movs	r2, #7
 80059a8:	350b      	adds	r5, #11
 80059aa:	1d23      	adds	r3, r4, #4
 80059ac:	4395      	bics	r5, r2
 80059ae:	1aea      	subs	r2, r5, r3
 80059b0:	429d      	cmp	r5, r3
 80059b2:	d0e4      	beq.n	800597e <_malloc_r+0x8e>
 80059b4:	1b5b      	subs	r3, r3, r5
 80059b6:	50a3      	str	r3, [r4, r2]
 80059b8:	e7e1      	b.n	800597e <_malloc_r+0x8e>
 80059ba:	605a      	str	r2, [r3, #4]
 80059bc:	e7ec      	b.n	8005998 <_malloc_r+0xa8>
 80059be:	6862      	ldr	r2, [r4, #4]
 80059c0:	42a3      	cmp	r3, r4
 80059c2:	d1d5      	bne.n	8005970 <_malloc_r+0x80>
 80059c4:	9b00      	ldr	r3, [sp, #0]
 80059c6:	601a      	str	r2, [r3, #0]
 80059c8:	e7e9      	b.n	800599e <_malloc_r+0xae>
 80059ca:	0023      	movs	r3, r4
 80059cc:	6864      	ldr	r4, [r4, #4]
 80059ce:	e7a2      	b.n	8005916 <_malloc_r+0x26>
 80059d0:	002c      	movs	r4, r5
 80059d2:	686d      	ldr	r5, [r5, #4]
 80059d4:	e7ab      	b.n	800592e <_malloc_r+0x3e>
 80059d6:	0013      	movs	r3, r2
 80059d8:	e7c4      	b.n	8005964 <_malloc_r+0x74>
 80059da:	230c      	movs	r3, #12
 80059dc:	0030      	movs	r0, r6
 80059de:	6033      	str	r3, [r6, #0]
 80059e0:	f000 f810 	bl	8005a04 <__malloc_unlock>
 80059e4:	e7cb      	b.n	800597e <_malloc_r+0x8e>
 80059e6:	6027      	str	r7, [r4, #0]
 80059e8:	e7d9      	b.n	800599e <_malloc_r+0xae>
 80059ea:	605b      	str	r3, [r3, #4]
 80059ec:	deff      	udf	#255	; 0xff
 80059ee:	46c0      	nop			; (mov r8, r8)
 80059f0:	20001238 	.word	0x20001238

080059f4 <__malloc_lock>:
 80059f4:	b510      	push	{r4, lr}
 80059f6:	4802      	ldr	r0, [pc, #8]	; (8005a00 <__malloc_lock+0xc>)
 80059f8:	f7ff ff02 	bl	8005800 <__retarget_lock_acquire_recursive>
 80059fc:	bd10      	pop	{r4, pc}
 80059fe:	46c0      	nop			; (mov r8, r8)
 8005a00:	20001234 	.word	0x20001234

08005a04 <__malloc_unlock>:
 8005a04:	b510      	push	{r4, lr}
 8005a06:	4802      	ldr	r0, [pc, #8]	; (8005a10 <__malloc_unlock+0xc>)
 8005a08:	f7ff fefb 	bl	8005802 <__retarget_lock_release_recursive>
 8005a0c:	bd10      	pop	{r4, pc}
 8005a0e:	46c0      	nop			; (mov r8, r8)
 8005a10:	20001234 	.word	0x20001234

08005a14 <__ssputs_r>:
 8005a14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a16:	b085      	sub	sp, #20
 8005a18:	9301      	str	r3, [sp, #4]
 8005a1a:	9203      	str	r2, [sp, #12]
 8005a1c:	688e      	ldr	r6, [r1, #8]
 8005a1e:	9a01      	ldr	r2, [sp, #4]
 8005a20:	0007      	movs	r7, r0
 8005a22:	000c      	movs	r4, r1
 8005a24:	680b      	ldr	r3, [r1, #0]
 8005a26:	4296      	cmp	r6, r2
 8005a28:	d831      	bhi.n	8005a8e <__ssputs_r+0x7a>
 8005a2a:	898a      	ldrh	r2, [r1, #12]
 8005a2c:	2190      	movs	r1, #144	; 0x90
 8005a2e:	00c9      	lsls	r1, r1, #3
 8005a30:	420a      	tst	r2, r1
 8005a32:	d029      	beq.n	8005a88 <__ssputs_r+0x74>
 8005a34:	2003      	movs	r0, #3
 8005a36:	6921      	ldr	r1, [r4, #16]
 8005a38:	1a5b      	subs	r3, r3, r1
 8005a3a:	9302      	str	r3, [sp, #8]
 8005a3c:	6963      	ldr	r3, [r4, #20]
 8005a3e:	4343      	muls	r3, r0
 8005a40:	0fdd      	lsrs	r5, r3, #31
 8005a42:	18ed      	adds	r5, r5, r3
 8005a44:	9b01      	ldr	r3, [sp, #4]
 8005a46:	9802      	ldr	r0, [sp, #8]
 8005a48:	3301      	adds	r3, #1
 8005a4a:	181b      	adds	r3, r3, r0
 8005a4c:	106d      	asrs	r5, r5, #1
 8005a4e:	42ab      	cmp	r3, r5
 8005a50:	d900      	bls.n	8005a54 <__ssputs_r+0x40>
 8005a52:	001d      	movs	r5, r3
 8005a54:	0552      	lsls	r2, r2, #21
 8005a56:	d529      	bpl.n	8005aac <__ssputs_r+0x98>
 8005a58:	0029      	movs	r1, r5
 8005a5a:	0038      	movs	r0, r7
 8005a5c:	f7ff ff48 	bl	80058f0 <_malloc_r>
 8005a60:	1e06      	subs	r6, r0, #0
 8005a62:	d02d      	beq.n	8005ac0 <__ssputs_r+0xac>
 8005a64:	9a02      	ldr	r2, [sp, #8]
 8005a66:	6921      	ldr	r1, [r4, #16]
 8005a68:	f7ff fecc 	bl	8005804 <memcpy>
 8005a6c:	89a2      	ldrh	r2, [r4, #12]
 8005a6e:	4b19      	ldr	r3, [pc, #100]	; (8005ad4 <__ssputs_r+0xc0>)
 8005a70:	401a      	ands	r2, r3
 8005a72:	2380      	movs	r3, #128	; 0x80
 8005a74:	4313      	orrs	r3, r2
 8005a76:	81a3      	strh	r3, [r4, #12]
 8005a78:	9b02      	ldr	r3, [sp, #8]
 8005a7a:	6126      	str	r6, [r4, #16]
 8005a7c:	18f6      	adds	r6, r6, r3
 8005a7e:	6026      	str	r6, [r4, #0]
 8005a80:	6165      	str	r5, [r4, #20]
 8005a82:	9e01      	ldr	r6, [sp, #4]
 8005a84:	1aed      	subs	r5, r5, r3
 8005a86:	60a5      	str	r5, [r4, #8]
 8005a88:	9b01      	ldr	r3, [sp, #4]
 8005a8a:	429e      	cmp	r6, r3
 8005a8c:	d900      	bls.n	8005a90 <__ssputs_r+0x7c>
 8005a8e:	9e01      	ldr	r6, [sp, #4]
 8005a90:	0032      	movs	r2, r6
 8005a92:	9903      	ldr	r1, [sp, #12]
 8005a94:	6820      	ldr	r0, [r4, #0]
 8005a96:	f000 fa9f 	bl	8005fd8 <memmove>
 8005a9a:	2000      	movs	r0, #0
 8005a9c:	68a3      	ldr	r3, [r4, #8]
 8005a9e:	1b9b      	subs	r3, r3, r6
 8005aa0:	60a3      	str	r3, [r4, #8]
 8005aa2:	6823      	ldr	r3, [r4, #0]
 8005aa4:	199b      	adds	r3, r3, r6
 8005aa6:	6023      	str	r3, [r4, #0]
 8005aa8:	b005      	add	sp, #20
 8005aaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005aac:	002a      	movs	r2, r5
 8005aae:	0038      	movs	r0, r7
 8005ab0:	f000 fac3 	bl	800603a <_realloc_r>
 8005ab4:	1e06      	subs	r6, r0, #0
 8005ab6:	d1df      	bne.n	8005a78 <__ssputs_r+0x64>
 8005ab8:	0038      	movs	r0, r7
 8005aba:	6921      	ldr	r1, [r4, #16]
 8005abc:	f7ff feac 	bl	8005818 <_free_r>
 8005ac0:	230c      	movs	r3, #12
 8005ac2:	2001      	movs	r0, #1
 8005ac4:	603b      	str	r3, [r7, #0]
 8005ac6:	89a2      	ldrh	r2, [r4, #12]
 8005ac8:	3334      	adds	r3, #52	; 0x34
 8005aca:	4313      	orrs	r3, r2
 8005acc:	81a3      	strh	r3, [r4, #12]
 8005ace:	4240      	negs	r0, r0
 8005ad0:	e7ea      	b.n	8005aa8 <__ssputs_r+0x94>
 8005ad2:	46c0      	nop			; (mov r8, r8)
 8005ad4:	fffffb7f 	.word	0xfffffb7f

08005ad8 <_svfiprintf_r>:
 8005ad8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ada:	b0a1      	sub	sp, #132	; 0x84
 8005adc:	9003      	str	r0, [sp, #12]
 8005ade:	001d      	movs	r5, r3
 8005ae0:	898b      	ldrh	r3, [r1, #12]
 8005ae2:	000f      	movs	r7, r1
 8005ae4:	0016      	movs	r6, r2
 8005ae6:	061b      	lsls	r3, r3, #24
 8005ae8:	d511      	bpl.n	8005b0e <_svfiprintf_r+0x36>
 8005aea:	690b      	ldr	r3, [r1, #16]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d10e      	bne.n	8005b0e <_svfiprintf_r+0x36>
 8005af0:	2140      	movs	r1, #64	; 0x40
 8005af2:	f7ff fefd 	bl	80058f0 <_malloc_r>
 8005af6:	6038      	str	r0, [r7, #0]
 8005af8:	6138      	str	r0, [r7, #16]
 8005afa:	2800      	cmp	r0, #0
 8005afc:	d105      	bne.n	8005b0a <_svfiprintf_r+0x32>
 8005afe:	230c      	movs	r3, #12
 8005b00:	9a03      	ldr	r2, [sp, #12]
 8005b02:	3801      	subs	r0, #1
 8005b04:	6013      	str	r3, [r2, #0]
 8005b06:	b021      	add	sp, #132	; 0x84
 8005b08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b0a:	2340      	movs	r3, #64	; 0x40
 8005b0c:	617b      	str	r3, [r7, #20]
 8005b0e:	2300      	movs	r3, #0
 8005b10:	ac08      	add	r4, sp, #32
 8005b12:	6163      	str	r3, [r4, #20]
 8005b14:	3320      	adds	r3, #32
 8005b16:	7663      	strb	r3, [r4, #25]
 8005b18:	3310      	adds	r3, #16
 8005b1a:	76a3      	strb	r3, [r4, #26]
 8005b1c:	9507      	str	r5, [sp, #28]
 8005b1e:	0035      	movs	r5, r6
 8005b20:	782b      	ldrb	r3, [r5, #0]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d001      	beq.n	8005b2a <_svfiprintf_r+0x52>
 8005b26:	2b25      	cmp	r3, #37	; 0x25
 8005b28:	d148      	bne.n	8005bbc <_svfiprintf_r+0xe4>
 8005b2a:	1bab      	subs	r3, r5, r6
 8005b2c:	9305      	str	r3, [sp, #20]
 8005b2e:	42b5      	cmp	r5, r6
 8005b30:	d00b      	beq.n	8005b4a <_svfiprintf_r+0x72>
 8005b32:	0032      	movs	r2, r6
 8005b34:	0039      	movs	r1, r7
 8005b36:	9803      	ldr	r0, [sp, #12]
 8005b38:	f7ff ff6c 	bl	8005a14 <__ssputs_r>
 8005b3c:	3001      	adds	r0, #1
 8005b3e:	d100      	bne.n	8005b42 <_svfiprintf_r+0x6a>
 8005b40:	e0af      	b.n	8005ca2 <_svfiprintf_r+0x1ca>
 8005b42:	6963      	ldr	r3, [r4, #20]
 8005b44:	9a05      	ldr	r2, [sp, #20]
 8005b46:	189b      	adds	r3, r3, r2
 8005b48:	6163      	str	r3, [r4, #20]
 8005b4a:	782b      	ldrb	r3, [r5, #0]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d100      	bne.n	8005b52 <_svfiprintf_r+0x7a>
 8005b50:	e0a7      	b.n	8005ca2 <_svfiprintf_r+0x1ca>
 8005b52:	2201      	movs	r2, #1
 8005b54:	2300      	movs	r3, #0
 8005b56:	4252      	negs	r2, r2
 8005b58:	6062      	str	r2, [r4, #4]
 8005b5a:	a904      	add	r1, sp, #16
 8005b5c:	3254      	adds	r2, #84	; 0x54
 8005b5e:	1852      	adds	r2, r2, r1
 8005b60:	1c6e      	adds	r6, r5, #1
 8005b62:	6023      	str	r3, [r4, #0]
 8005b64:	60e3      	str	r3, [r4, #12]
 8005b66:	60a3      	str	r3, [r4, #8]
 8005b68:	7013      	strb	r3, [r2, #0]
 8005b6a:	65a3      	str	r3, [r4, #88]	; 0x58
 8005b6c:	4b55      	ldr	r3, [pc, #340]	; (8005cc4 <_svfiprintf_r+0x1ec>)
 8005b6e:	2205      	movs	r2, #5
 8005b70:	0018      	movs	r0, r3
 8005b72:	7831      	ldrb	r1, [r6, #0]
 8005b74:	9305      	str	r3, [sp, #20]
 8005b76:	f000 fa55 	bl	8006024 <memchr>
 8005b7a:	1c75      	adds	r5, r6, #1
 8005b7c:	2800      	cmp	r0, #0
 8005b7e:	d11f      	bne.n	8005bc0 <_svfiprintf_r+0xe8>
 8005b80:	6822      	ldr	r2, [r4, #0]
 8005b82:	06d3      	lsls	r3, r2, #27
 8005b84:	d504      	bpl.n	8005b90 <_svfiprintf_r+0xb8>
 8005b86:	2353      	movs	r3, #83	; 0x53
 8005b88:	a904      	add	r1, sp, #16
 8005b8a:	185b      	adds	r3, r3, r1
 8005b8c:	2120      	movs	r1, #32
 8005b8e:	7019      	strb	r1, [r3, #0]
 8005b90:	0713      	lsls	r3, r2, #28
 8005b92:	d504      	bpl.n	8005b9e <_svfiprintf_r+0xc6>
 8005b94:	2353      	movs	r3, #83	; 0x53
 8005b96:	a904      	add	r1, sp, #16
 8005b98:	185b      	adds	r3, r3, r1
 8005b9a:	212b      	movs	r1, #43	; 0x2b
 8005b9c:	7019      	strb	r1, [r3, #0]
 8005b9e:	7833      	ldrb	r3, [r6, #0]
 8005ba0:	2b2a      	cmp	r3, #42	; 0x2a
 8005ba2:	d016      	beq.n	8005bd2 <_svfiprintf_r+0xfa>
 8005ba4:	0035      	movs	r5, r6
 8005ba6:	2100      	movs	r1, #0
 8005ba8:	200a      	movs	r0, #10
 8005baa:	68e3      	ldr	r3, [r4, #12]
 8005bac:	782a      	ldrb	r2, [r5, #0]
 8005bae:	1c6e      	adds	r6, r5, #1
 8005bb0:	3a30      	subs	r2, #48	; 0x30
 8005bb2:	2a09      	cmp	r2, #9
 8005bb4:	d94e      	bls.n	8005c54 <_svfiprintf_r+0x17c>
 8005bb6:	2900      	cmp	r1, #0
 8005bb8:	d111      	bne.n	8005bde <_svfiprintf_r+0x106>
 8005bba:	e017      	b.n	8005bec <_svfiprintf_r+0x114>
 8005bbc:	3501      	adds	r5, #1
 8005bbe:	e7af      	b.n	8005b20 <_svfiprintf_r+0x48>
 8005bc0:	9b05      	ldr	r3, [sp, #20]
 8005bc2:	6822      	ldr	r2, [r4, #0]
 8005bc4:	1ac0      	subs	r0, r0, r3
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	4083      	lsls	r3, r0
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	002e      	movs	r6, r5
 8005bce:	6023      	str	r3, [r4, #0]
 8005bd0:	e7cc      	b.n	8005b6c <_svfiprintf_r+0x94>
 8005bd2:	9b07      	ldr	r3, [sp, #28]
 8005bd4:	1d19      	adds	r1, r3, #4
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	9107      	str	r1, [sp, #28]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	db01      	blt.n	8005be2 <_svfiprintf_r+0x10a>
 8005bde:	930b      	str	r3, [sp, #44]	; 0x2c
 8005be0:	e004      	b.n	8005bec <_svfiprintf_r+0x114>
 8005be2:	425b      	negs	r3, r3
 8005be4:	60e3      	str	r3, [r4, #12]
 8005be6:	2302      	movs	r3, #2
 8005be8:	4313      	orrs	r3, r2
 8005bea:	6023      	str	r3, [r4, #0]
 8005bec:	782b      	ldrb	r3, [r5, #0]
 8005bee:	2b2e      	cmp	r3, #46	; 0x2e
 8005bf0:	d10a      	bne.n	8005c08 <_svfiprintf_r+0x130>
 8005bf2:	786b      	ldrb	r3, [r5, #1]
 8005bf4:	2b2a      	cmp	r3, #42	; 0x2a
 8005bf6:	d135      	bne.n	8005c64 <_svfiprintf_r+0x18c>
 8005bf8:	9b07      	ldr	r3, [sp, #28]
 8005bfa:	3502      	adds	r5, #2
 8005bfc:	1d1a      	adds	r2, r3, #4
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	9207      	str	r2, [sp, #28]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	db2b      	blt.n	8005c5e <_svfiprintf_r+0x186>
 8005c06:	9309      	str	r3, [sp, #36]	; 0x24
 8005c08:	4e2f      	ldr	r6, [pc, #188]	; (8005cc8 <_svfiprintf_r+0x1f0>)
 8005c0a:	2203      	movs	r2, #3
 8005c0c:	0030      	movs	r0, r6
 8005c0e:	7829      	ldrb	r1, [r5, #0]
 8005c10:	f000 fa08 	bl	8006024 <memchr>
 8005c14:	2800      	cmp	r0, #0
 8005c16:	d006      	beq.n	8005c26 <_svfiprintf_r+0x14e>
 8005c18:	2340      	movs	r3, #64	; 0x40
 8005c1a:	1b80      	subs	r0, r0, r6
 8005c1c:	4083      	lsls	r3, r0
 8005c1e:	6822      	ldr	r2, [r4, #0]
 8005c20:	3501      	adds	r5, #1
 8005c22:	4313      	orrs	r3, r2
 8005c24:	6023      	str	r3, [r4, #0]
 8005c26:	7829      	ldrb	r1, [r5, #0]
 8005c28:	2206      	movs	r2, #6
 8005c2a:	4828      	ldr	r0, [pc, #160]	; (8005ccc <_svfiprintf_r+0x1f4>)
 8005c2c:	1c6e      	adds	r6, r5, #1
 8005c2e:	7621      	strb	r1, [r4, #24]
 8005c30:	f000 f9f8 	bl	8006024 <memchr>
 8005c34:	2800      	cmp	r0, #0
 8005c36:	d03c      	beq.n	8005cb2 <_svfiprintf_r+0x1da>
 8005c38:	4b25      	ldr	r3, [pc, #148]	; (8005cd0 <_svfiprintf_r+0x1f8>)
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d125      	bne.n	8005c8a <_svfiprintf_r+0x1b2>
 8005c3e:	2207      	movs	r2, #7
 8005c40:	9b07      	ldr	r3, [sp, #28]
 8005c42:	3307      	adds	r3, #7
 8005c44:	4393      	bics	r3, r2
 8005c46:	3308      	adds	r3, #8
 8005c48:	9307      	str	r3, [sp, #28]
 8005c4a:	6963      	ldr	r3, [r4, #20]
 8005c4c:	9a04      	ldr	r2, [sp, #16]
 8005c4e:	189b      	adds	r3, r3, r2
 8005c50:	6163      	str	r3, [r4, #20]
 8005c52:	e764      	b.n	8005b1e <_svfiprintf_r+0x46>
 8005c54:	4343      	muls	r3, r0
 8005c56:	0035      	movs	r5, r6
 8005c58:	2101      	movs	r1, #1
 8005c5a:	189b      	adds	r3, r3, r2
 8005c5c:	e7a6      	b.n	8005bac <_svfiprintf_r+0xd4>
 8005c5e:	2301      	movs	r3, #1
 8005c60:	425b      	negs	r3, r3
 8005c62:	e7d0      	b.n	8005c06 <_svfiprintf_r+0x12e>
 8005c64:	2300      	movs	r3, #0
 8005c66:	200a      	movs	r0, #10
 8005c68:	001a      	movs	r2, r3
 8005c6a:	3501      	adds	r5, #1
 8005c6c:	6063      	str	r3, [r4, #4]
 8005c6e:	7829      	ldrb	r1, [r5, #0]
 8005c70:	1c6e      	adds	r6, r5, #1
 8005c72:	3930      	subs	r1, #48	; 0x30
 8005c74:	2909      	cmp	r1, #9
 8005c76:	d903      	bls.n	8005c80 <_svfiprintf_r+0x1a8>
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d0c5      	beq.n	8005c08 <_svfiprintf_r+0x130>
 8005c7c:	9209      	str	r2, [sp, #36]	; 0x24
 8005c7e:	e7c3      	b.n	8005c08 <_svfiprintf_r+0x130>
 8005c80:	4342      	muls	r2, r0
 8005c82:	0035      	movs	r5, r6
 8005c84:	2301      	movs	r3, #1
 8005c86:	1852      	adds	r2, r2, r1
 8005c88:	e7f1      	b.n	8005c6e <_svfiprintf_r+0x196>
 8005c8a:	aa07      	add	r2, sp, #28
 8005c8c:	9200      	str	r2, [sp, #0]
 8005c8e:	0021      	movs	r1, r4
 8005c90:	003a      	movs	r2, r7
 8005c92:	4b10      	ldr	r3, [pc, #64]	; (8005cd4 <_svfiprintf_r+0x1fc>)
 8005c94:	9803      	ldr	r0, [sp, #12]
 8005c96:	e000      	b.n	8005c9a <_svfiprintf_r+0x1c2>
 8005c98:	bf00      	nop
 8005c9a:	9004      	str	r0, [sp, #16]
 8005c9c:	9b04      	ldr	r3, [sp, #16]
 8005c9e:	3301      	adds	r3, #1
 8005ca0:	d1d3      	bne.n	8005c4a <_svfiprintf_r+0x172>
 8005ca2:	89bb      	ldrh	r3, [r7, #12]
 8005ca4:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005ca6:	065b      	lsls	r3, r3, #25
 8005ca8:	d400      	bmi.n	8005cac <_svfiprintf_r+0x1d4>
 8005caa:	e72c      	b.n	8005b06 <_svfiprintf_r+0x2e>
 8005cac:	2001      	movs	r0, #1
 8005cae:	4240      	negs	r0, r0
 8005cb0:	e729      	b.n	8005b06 <_svfiprintf_r+0x2e>
 8005cb2:	aa07      	add	r2, sp, #28
 8005cb4:	9200      	str	r2, [sp, #0]
 8005cb6:	0021      	movs	r1, r4
 8005cb8:	003a      	movs	r2, r7
 8005cba:	4b06      	ldr	r3, [pc, #24]	; (8005cd4 <_svfiprintf_r+0x1fc>)
 8005cbc:	9803      	ldr	r0, [sp, #12]
 8005cbe:	f000 f87b 	bl	8005db8 <_printf_i>
 8005cc2:	e7ea      	b.n	8005c9a <_svfiprintf_r+0x1c2>
 8005cc4:	08006344 	.word	0x08006344
 8005cc8:	0800634a 	.word	0x0800634a
 8005ccc:	0800634e 	.word	0x0800634e
 8005cd0:	00000000 	.word	0x00000000
 8005cd4:	08005a15 	.word	0x08005a15

08005cd8 <_printf_common>:
 8005cd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005cda:	0016      	movs	r6, r2
 8005cdc:	9301      	str	r3, [sp, #4]
 8005cde:	688a      	ldr	r2, [r1, #8]
 8005ce0:	690b      	ldr	r3, [r1, #16]
 8005ce2:	000c      	movs	r4, r1
 8005ce4:	9000      	str	r0, [sp, #0]
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	da00      	bge.n	8005cec <_printf_common+0x14>
 8005cea:	0013      	movs	r3, r2
 8005cec:	0022      	movs	r2, r4
 8005cee:	6033      	str	r3, [r6, #0]
 8005cf0:	3243      	adds	r2, #67	; 0x43
 8005cf2:	7812      	ldrb	r2, [r2, #0]
 8005cf4:	2a00      	cmp	r2, #0
 8005cf6:	d001      	beq.n	8005cfc <_printf_common+0x24>
 8005cf8:	3301      	adds	r3, #1
 8005cfa:	6033      	str	r3, [r6, #0]
 8005cfc:	6823      	ldr	r3, [r4, #0]
 8005cfe:	069b      	lsls	r3, r3, #26
 8005d00:	d502      	bpl.n	8005d08 <_printf_common+0x30>
 8005d02:	6833      	ldr	r3, [r6, #0]
 8005d04:	3302      	adds	r3, #2
 8005d06:	6033      	str	r3, [r6, #0]
 8005d08:	6822      	ldr	r2, [r4, #0]
 8005d0a:	2306      	movs	r3, #6
 8005d0c:	0015      	movs	r5, r2
 8005d0e:	401d      	ands	r5, r3
 8005d10:	421a      	tst	r2, r3
 8005d12:	d027      	beq.n	8005d64 <_printf_common+0x8c>
 8005d14:	0023      	movs	r3, r4
 8005d16:	3343      	adds	r3, #67	; 0x43
 8005d18:	781b      	ldrb	r3, [r3, #0]
 8005d1a:	1e5a      	subs	r2, r3, #1
 8005d1c:	4193      	sbcs	r3, r2
 8005d1e:	6822      	ldr	r2, [r4, #0]
 8005d20:	0692      	lsls	r2, r2, #26
 8005d22:	d430      	bmi.n	8005d86 <_printf_common+0xae>
 8005d24:	0022      	movs	r2, r4
 8005d26:	9901      	ldr	r1, [sp, #4]
 8005d28:	9800      	ldr	r0, [sp, #0]
 8005d2a:	9d08      	ldr	r5, [sp, #32]
 8005d2c:	3243      	adds	r2, #67	; 0x43
 8005d2e:	47a8      	blx	r5
 8005d30:	3001      	adds	r0, #1
 8005d32:	d025      	beq.n	8005d80 <_printf_common+0xa8>
 8005d34:	2206      	movs	r2, #6
 8005d36:	6823      	ldr	r3, [r4, #0]
 8005d38:	2500      	movs	r5, #0
 8005d3a:	4013      	ands	r3, r2
 8005d3c:	2b04      	cmp	r3, #4
 8005d3e:	d105      	bne.n	8005d4c <_printf_common+0x74>
 8005d40:	6833      	ldr	r3, [r6, #0]
 8005d42:	68e5      	ldr	r5, [r4, #12]
 8005d44:	1aed      	subs	r5, r5, r3
 8005d46:	43eb      	mvns	r3, r5
 8005d48:	17db      	asrs	r3, r3, #31
 8005d4a:	401d      	ands	r5, r3
 8005d4c:	68a3      	ldr	r3, [r4, #8]
 8005d4e:	6922      	ldr	r2, [r4, #16]
 8005d50:	4293      	cmp	r3, r2
 8005d52:	dd01      	ble.n	8005d58 <_printf_common+0x80>
 8005d54:	1a9b      	subs	r3, r3, r2
 8005d56:	18ed      	adds	r5, r5, r3
 8005d58:	2600      	movs	r6, #0
 8005d5a:	42b5      	cmp	r5, r6
 8005d5c:	d120      	bne.n	8005da0 <_printf_common+0xc8>
 8005d5e:	2000      	movs	r0, #0
 8005d60:	e010      	b.n	8005d84 <_printf_common+0xac>
 8005d62:	3501      	adds	r5, #1
 8005d64:	68e3      	ldr	r3, [r4, #12]
 8005d66:	6832      	ldr	r2, [r6, #0]
 8005d68:	1a9b      	subs	r3, r3, r2
 8005d6a:	42ab      	cmp	r3, r5
 8005d6c:	ddd2      	ble.n	8005d14 <_printf_common+0x3c>
 8005d6e:	0022      	movs	r2, r4
 8005d70:	2301      	movs	r3, #1
 8005d72:	9901      	ldr	r1, [sp, #4]
 8005d74:	9800      	ldr	r0, [sp, #0]
 8005d76:	9f08      	ldr	r7, [sp, #32]
 8005d78:	3219      	adds	r2, #25
 8005d7a:	47b8      	blx	r7
 8005d7c:	3001      	adds	r0, #1
 8005d7e:	d1f0      	bne.n	8005d62 <_printf_common+0x8a>
 8005d80:	2001      	movs	r0, #1
 8005d82:	4240      	negs	r0, r0
 8005d84:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005d86:	2030      	movs	r0, #48	; 0x30
 8005d88:	18e1      	adds	r1, r4, r3
 8005d8a:	3143      	adds	r1, #67	; 0x43
 8005d8c:	7008      	strb	r0, [r1, #0]
 8005d8e:	0021      	movs	r1, r4
 8005d90:	1c5a      	adds	r2, r3, #1
 8005d92:	3145      	adds	r1, #69	; 0x45
 8005d94:	7809      	ldrb	r1, [r1, #0]
 8005d96:	18a2      	adds	r2, r4, r2
 8005d98:	3243      	adds	r2, #67	; 0x43
 8005d9a:	3302      	adds	r3, #2
 8005d9c:	7011      	strb	r1, [r2, #0]
 8005d9e:	e7c1      	b.n	8005d24 <_printf_common+0x4c>
 8005da0:	0022      	movs	r2, r4
 8005da2:	2301      	movs	r3, #1
 8005da4:	9901      	ldr	r1, [sp, #4]
 8005da6:	9800      	ldr	r0, [sp, #0]
 8005da8:	9f08      	ldr	r7, [sp, #32]
 8005daa:	321a      	adds	r2, #26
 8005dac:	47b8      	blx	r7
 8005dae:	3001      	adds	r0, #1
 8005db0:	d0e6      	beq.n	8005d80 <_printf_common+0xa8>
 8005db2:	3601      	adds	r6, #1
 8005db4:	e7d1      	b.n	8005d5a <_printf_common+0x82>
	...

08005db8 <_printf_i>:
 8005db8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005dba:	b08b      	sub	sp, #44	; 0x2c
 8005dbc:	9206      	str	r2, [sp, #24]
 8005dbe:	000a      	movs	r2, r1
 8005dc0:	3243      	adds	r2, #67	; 0x43
 8005dc2:	9307      	str	r3, [sp, #28]
 8005dc4:	9005      	str	r0, [sp, #20]
 8005dc6:	9204      	str	r2, [sp, #16]
 8005dc8:	7e0a      	ldrb	r2, [r1, #24]
 8005dca:	000c      	movs	r4, r1
 8005dcc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005dce:	2a78      	cmp	r2, #120	; 0x78
 8005dd0:	d809      	bhi.n	8005de6 <_printf_i+0x2e>
 8005dd2:	2a62      	cmp	r2, #98	; 0x62
 8005dd4:	d80b      	bhi.n	8005dee <_printf_i+0x36>
 8005dd6:	2a00      	cmp	r2, #0
 8005dd8:	d100      	bne.n	8005ddc <_printf_i+0x24>
 8005dda:	e0be      	b.n	8005f5a <_printf_i+0x1a2>
 8005ddc:	497c      	ldr	r1, [pc, #496]	; (8005fd0 <_printf_i+0x218>)
 8005dde:	9103      	str	r1, [sp, #12]
 8005de0:	2a58      	cmp	r2, #88	; 0x58
 8005de2:	d100      	bne.n	8005de6 <_printf_i+0x2e>
 8005de4:	e093      	b.n	8005f0e <_printf_i+0x156>
 8005de6:	0026      	movs	r6, r4
 8005de8:	3642      	adds	r6, #66	; 0x42
 8005dea:	7032      	strb	r2, [r6, #0]
 8005dec:	e022      	b.n	8005e34 <_printf_i+0x7c>
 8005dee:	0010      	movs	r0, r2
 8005df0:	3863      	subs	r0, #99	; 0x63
 8005df2:	2815      	cmp	r0, #21
 8005df4:	d8f7      	bhi.n	8005de6 <_printf_i+0x2e>
 8005df6:	f7fa f98f 	bl	8000118 <__gnu_thumb1_case_shi>
 8005dfa:	0016      	.short	0x0016
 8005dfc:	fff6001f 	.word	0xfff6001f
 8005e00:	fff6fff6 	.word	0xfff6fff6
 8005e04:	001ffff6 	.word	0x001ffff6
 8005e08:	fff6fff6 	.word	0xfff6fff6
 8005e0c:	fff6fff6 	.word	0xfff6fff6
 8005e10:	003600a3 	.word	0x003600a3
 8005e14:	fff60083 	.word	0xfff60083
 8005e18:	00b4fff6 	.word	0x00b4fff6
 8005e1c:	0036fff6 	.word	0x0036fff6
 8005e20:	fff6fff6 	.word	0xfff6fff6
 8005e24:	0087      	.short	0x0087
 8005e26:	0026      	movs	r6, r4
 8005e28:	681a      	ldr	r2, [r3, #0]
 8005e2a:	3642      	adds	r6, #66	; 0x42
 8005e2c:	1d11      	adds	r1, r2, #4
 8005e2e:	6019      	str	r1, [r3, #0]
 8005e30:	6813      	ldr	r3, [r2, #0]
 8005e32:	7033      	strb	r3, [r6, #0]
 8005e34:	2301      	movs	r3, #1
 8005e36:	e0a2      	b.n	8005f7e <_printf_i+0x1c6>
 8005e38:	6818      	ldr	r0, [r3, #0]
 8005e3a:	6809      	ldr	r1, [r1, #0]
 8005e3c:	1d02      	adds	r2, r0, #4
 8005e3e:	060d      	lsls	r5, r1, #24
 8005e40:	d50b      	bpl.n	8005e5a <_printf_i+0xa2>
 8005e42:	6805      	ldr	r5, [r0, #0]
 8005e44:	601a      	str	r2, [r3, #0]
 8005e46:	2d00      	cmp	r5, #0
 8005e48:	da03      	bge.n	8005e52 <_printf_i+0x9a>
 8005e4a:	232d      	movs	r3, #45	; 0x2d
 8005e4c:	9a04      	ldr	r2, [sp, #16]
 8005e4e:	426d      	negs	r5, r5
 8005e50:	7013      	strb	r3, [r2, #0]
 8005e52:	4b5f      	ldr	r3, [pc, #380]	; (8005fd0 <_printf_i+0x218>)
 8005e54:	270a      	movs	r7, #10
 8005e56:	9303      	str	r3, [sp, #12]
 8005e58:	e01b      	b.n	8005e92 <_printf_i+0xda>
 8005e5a:	6805      	ldr	r5, [r0, #0]
 8005e5c:	601a      	str	r2, [r3, #0]
 8005e5e:	0649      	lsls	r1, r1, #25
 8005e60:	d5f1      	bpl.n	8005e46 <_printf_i+0x8e>
 8005e62:	b22d      	sxth	r5, r5
 8005e64:	e7ef      	b.n	8005e46 <_printf_i+0x8e>
 8005e66:	680d      	ldr	r5, [r1, #0]
 8005e68:	6819      	ldr	r1, [r3, #0]
 8005e6a:	1d08      	adds	r0, r1, #4
 8005e6c:	6018      	str	r0, [r3, #0]
 8005e6e:	062e      	lsls	r6, r5, #24
 8005e70:	d501      	bpl.n	8005e76 <_printf_i+0xbe>
 8005e72:	680d      	ldr	r5, [r1, #0]
 8005e74:	e003      	b.n	8005e7e <_printf_i+0xc6>
 8005e76:	066d      	lsls	r5, r5, #25
 8005e78:	d5fb      	bpl.n	8005e72 <_printf_i+0xba>
 8005e7a:	680d      	ldr	r5, [r1, #0]
 8005e7c:	b2ad      	uxth	r5, r5
 8005e7e:	4b54      	ldr	r3, [pc, #336]	; (8005fd0 <_printf_i+0x218>)
 8005e80:	2708      	movs	r7, #8
 8005e82:	9303      	str	r3, [sp, #12]
 8005e84:	2a6f      	cmp	r2, #111	; 0x6f
 8005e86:	d000      	beq.n	8005e8a <_printf_i+0xd2>
 8005e88:	3702      	adds	r7, #2
 8005e8a:	0023      	movs	r3, r4
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	3343      	adds	r3, #67	; 0x43
 8005e90:	701a      	strb	r2, [r3, #0]
 8005e92:	6863      	ldr	r3, [r4, #4]
 8005e94:	60a3      	str	r3, [r4, #8]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	db03      	blt.n	8005ea2 <_printf_i+0xea>
 8005e9a:	2104      	movs	r1, #4
 8005e9c:	6822      	ldr	r2, [r4, #0]
 8005e9e:	438a      	bics	r2, r1
 8005ea0:	6022      	str	r2, [r4, #0]
 8005ea2:	2d00      	cmp	r5, #0
 8005ea4:	d102      	bne.n	8005eac <_printf_i+0xf4>
 8005ea6:	9e04      	ldr	r6, [sp, #16]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d00c      	beq.n	8005ec6 <_printf_i+0x10e>
 8005eac:	9e04      	ldr	r6, [sp, #16]
 8005eae:	0028      	movs	r0, r5
 8005eb0:	0039      	movs	r1, r7
 8005eb2:	f7fa f9c1 	bl	8000238 <__aeabi_uidivmod>
 8005eb6:	9b03      	ldr	r3, [sp, #12]
 8005eb8:	3e01      	subs	r6, #1
 8005eba:	5c5b      	ldrb	r3, [r3, r1]
 8005ebc:	7033      	strb	r3, [r6, #0]
 8005ebe:	002b      	movs	r3, r5
 8005ec0:	0005      	movs	r5, r0
 8005ec2:	429f      	cmp	r7, r3
 8005ec4:	d9f3      	bls.n	8005eae <_printf_i+0xf6>
 8005ec6:	2f08      	cmp	r7, #8
 8005ec8:	d109      	bne.n	8005ede <_printf_i+0x126>
 8005eca:	6823      	ldr	r3, [r4, #0]
 8005ecc:	07db      	lsls	r3, r3, #31
 8005ece:	d506      	bpl.n	8005ede <_printf_i+0x126>
 8005ed0:	6862      	ldr	r2, [r4, #4]
 8005ed2:	6923      	ldr	r3, [r4, #16]
 8005ed4:	429a      	cmp	r2, r3
 8005ed6:	dc02      	bgt.n	8005ede <_printf_i+0x126>
 8005ed8:	2330      	movs	r3, #48	; 0x30
 8005eda:	3e01      	subs	r6, #1
 8005edc:	7033      	strb	r3, [r6, #0]
 8005ede:	9b04      	ldr	r3, [sp, #16]
 8005ee0:	1b9b      	subs	r3, r3, r6
 8005ee2:	6123      	str	r3, [r4, #16]
 8005ee4:	9b07      	ldr	r3, [sp, #28]
 8005ee6:	0021      	movs	r1, r4
 8005ee8:	9300      	str	r3, [sp, #0]
 8005eea:	9805      	ldr	r0, [sp, #20]
 8005eec:	9b06      	ldr	r3, [sp, #24]
 8005eee:	aa09      	add	r2, sp, #36	; 0x24
 8005ef0:	f7ff fef2 	bl	8005cd8 <_printf_common>
 8005ef4:	3001      	adds	r0, #1
 8005ef6:	d147      	bne.n	8005f88 <_printf_i+0x1d0>
 8005ef8:	2001      	movs	r0, #1
 8005efa:	4240      	negs	r0, r0
 8005efc:	b00b      	add	sp, #44	; 0x2c
 8005efe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f00:	2220      	movs	r2, #32
 8005f02:	6809      	ldr	r1, [r1, #0]
 8005f04:	430a      	orrs	r2, r1
 8005f06:	6022      	str	r2, [r4, #0]
 8005f08:	2278      	movs	r2, #120	; 0x78
 8005f0a:	4932      	ldr	r1, [pc, #200]	; (8005fd4 <_printf_i+0x21c>)
 8005f0c:	9103      	str	r1, [sp, #12]
 8005f0e:	0021      	movs	r1, r4
 8005f10:	3145      	adds	r1, #69	; 0x45
 8005f12:	700a      	strb	r2, [r1, #0]
 8005f14:	6819      	ldr	r1, [r3, #0]
 8005f16:	6822      	ldr	r2, [r4, #0]
 8005f18:	c920      	ldmia	r1!, {r5}
 8005f1a:	0610      	lsls	r0, r2, #24
 8005f1c:	d402      	bmi.n	8005f24 <_printf_i+0x16c>
 8005f1e:	0650      	lsls	r0, r2, #25
 8005f20:	d500      	bpl.n	8005f24 <_printf_i+0x16c>
 8005f22:	b2ad      	uxth	r5, r5
 8005f24:	6019      	str	r1, [r3, #0]
 8005f26:	07d3      	lsls	r3, r2, #31
 8005f28:	d502      	bpl.n	8005f30 <_printf_i+0x178>
 8005f2a:	2320      	movs	r3, #32
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	6023      	str	r3, [r4, #0]
 8005f30:	2710      	movs	r7, #16
 8005f32:	2d00      	cmp	r5, #0
 8005f34:	d1a9      	bne.n	8005e8a <_printf_i+0xd2>
 8005f36:	2220      	movs	r2, #32
 8005f38:	6823      	ldr	r3, [r4, #0]
 8005f3a:	4393      	bics	r3, r2
 8005f3c:	6023      	str	r3, [r4, #0]
 8005f3e:	e7a4      	b.n	8005e8a <_printf_i+0xd2>
 8005f40:	681a      	ldr	r2, [r3, #0]
 8005f42:	680d      	ldr	r5, [r1, #0]
 8005f44:	1d10      	adds	r0, r2, #4
 8005f46:	6949      	ldr	r1, [r1, #20]
 8005f48:	6018      	str	r0, [r3, #0]
 8005f4a:	6813      	ldr	r3, [r2, #0]
 8005f4c:	062e      	lsls	r6, r5, #24
 8005f4e:	d501      	bpl.n	8005f54 <_printf_i+0x19c>
 8005f50:	6019      	str	r1, [r3, #0]
 8005f52:	e002      	b.n	8005f5a <_printf_i+0x1a2>
 8005f54:	066d      	lsls	r5, r5, #25
 8005f56:	d5fb      	bpl.n	8005f50 <_printf_i+0x198>
 8005f58:	8019      	strh	r1, [r3, #0]
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	9e04      	ldr	r6, [sp, #16]
 8005f5e:	6123      	str	r3, [r4, #16]
 8005f60:	e7c0      	b.n	8005ee4 <_printf_i+0x12c>
 8005f62:	681a      	ldr	r2, [r3, #0]
 8005f64:	1d11      	adds	r1, r2, #4
 8005f66:	6019      	str	r1, [r3, #0]
 8005f68:	6816      	ldr	r6, [r2, #0]
 8005f6a:	2100      	movs	r1, #0
 8005f6c:	0030      	movs	r0, r6
 8005f6e:	6862      	ldr	r2, [r4, #4]
 8005f70:	f000 f858 	bl	8006024 <memchr>
 8005f74:	2800      	cmp	r0, #0
 8005f76:	d001      	beq.n	8005f7c <_printf_i+0x1c4>
 8005f78:	1b80      	subs	r0, r0, r6
 8005f7a:	6060      	str	r0, [r4, #4]
 8005f7c:	6863      	ldr	r3, [r4, #4]
 8005f7e:	6123      	str	r3, [r4, #16]
 8005f80:	2300      	movs	r3, #0
 8005f82:	9a04      	ldr	r2, [sp, #16]
 8005f84:	7013      	strb	r3, [r2, #0]
 8005f86:	e7ad      	b.n	8005ee4 <_printf_i+0x12c>
 8005f88:	0032      	movs	r2, r6
 8005f8a:	6923      	ldr	r3, [r4, #16]
 8005f8c:	9906      	ldr	r1, [sp, #24]
 8005f8e:	9805      	ldr	r0, [sp, #20]
 8005f90:	9d07      	ldr	r5, [sp, #28]
 8005f92:	47a8      	blx	r5
 8005f94:	3001      	adds	r0, #1
 8005f96:	d0af      	beq.n	8005ef8 <_printf_i+0x140>
 8005f98:	6823      	ldr	r3, [r4, #0]
 8005f9a:	079b      	lsls	r3, r3, #30
 8005f9c:	d415      	bmi.n	8005fca <_printf_i+0x212>
 8005f9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fa0:	68e0      	ldr	r0, [r4, #12]
 8005fa2:	4298      	cmp	r0, r3
 8005fa4:	daaa      	bge.n	8005efc <_printf_i+0x144>
 8005fa6:	0018      	movs	r0, r3
 8005fa8:	e7a8      	b.n	8005efc <_printf_i+0x144>
 8005faa:	0022      	movs	r2, r4
 8005fac:	2301      	movs	r3, #1
 8005fae:	9906      	ldr	r1, [sp, #24]
 8005fb0:	9805      	ldr	r0, [sp, #20]
 8005fb2:	9e07      	ldr	r6, [sp, #28]
 8005fb4:	3219      	adds	r2, #25
 8005fb6:	47b0      	blx	r6
 8005fb8:	3001      	adds	r0, #1
 8005fba:	d09d      	beq.n	8005ef8 <_printf_i+0x140>
 8005fbc:	3501      	adds	r5, #1
 8005fbe:	68e3      	ldr	r3, [r4, #12]
 8005fc0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005fc2:	1a9b      	subs	r3, r3, r2
 8005fc4:	42ab      	cmp	r3, r5
 8005fc6:	dcf0      	bgt.n	8005faa <_printf_i+0x1f2>
 8005fc8:	e7e9      	b.n	8005f9e <_printf_i+0x1e6>
 8005fca:	2500      	movs	r5, #0
 8005fcc:	e7f7      	b.n	8005fbe <_printf_i+0x206>
 8005fce:	46c0      	nop			; (mov r8, r8)
 8005fd0:	08006355 	.word	0x08006355
 8005fd4:	08006366 	.word	0x08006366

08005fd8 <memmove>:
 8005fd8:	b510      	push	{r4, lr}
 8005fda:	4288      	cmp	r0, r1
 8005fdc:	d902      	bls.n	8005fe4 <memmove+0xc>
 8005fde:	188b      	adds	r3, r1, r2
 8005fe0:	4298      	cmp	r0, r3
 8005fe2:	d303      	bcc.n	8005fec <memmove+0x14>
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	e007      	b.n	8005ff8 <memmove+0x20>
 8005fe8:	5c8b      	ldrb	r3, [r1, r2]
 8005fea:	5483      	strb	r3, [r0, r2]
 8005fec:	3a01      	subs	r2, #1
 8005fee:	d2fb      	bcs.n	8005fe8 <memmove+0x10>
 8005ff0:	bd10      	pop	{r4, pc}
 8005ff2:	5ccc      	ldrb	r4, [r1, r3]
 8005ff4:	54c4      	strb	r4, [r0, r3]
 8005ff6:	3301      	adds	r3, #1
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	d1fa      	bne.n	8005ff2 <memmove+0x1a>
 8005ffc:	e7f8      	b.n	8005ff0 <memmove+0x18>
	...

08006000 <_sbrk_r>:
 8006000:	2300      	movs	r3, #0
 8006002:	b570      	push	{r4, r5, r6, lr}
 8006004:	4d06      	ldr	r5, [pc, #24]	; (8006020 <_sbrk_r+0x20>)
 8006006:	0004      	movs	r4, r0
 8006008:	0008      	movs	r0, r1
 800600a:	602b      	str	r3, [r5, #0]
 800600c:	f7fa fdb4 	bl	8000b78 <_sbrk>
 8006010:	1c43      	adds	r3, r0, #1
 8006012:	d103      	bne.n	800601c <_sbrk_r+0x1c>
 8006014:	682b      	ldr	r3, [r5, #0]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d000      	beq.n	800601c <_sbrk_r+0x1c>
 800601a:	6023      	str	r3, [r4, #0]
 800601c:	bd70      	pop	{r4, r5, r6, pc}
 800601e:	46c0      	nop			; (mov r8, r8)
 8006020:	20001230 	.word	0x20001230

08006024 <memchr>:
 8006024:	b2c9      	uxtb	r1, r1
 8006026:	1882      	adds	r2, r0, r2
 8006028:	4290      	cmp	r0, r2
 800602a:	d101      	bne.n	8006030 <memchr+0xc>
 800602c:	2000      	movs	r0, #0
 800602e:	4770      	bx	lr
 8006030:	7803      	ldrb	r3, [r0, #0]
 8006032:	428b      	cmp	r3, r1
 8006034:	d0fb      	beq.n	800602e <memchr+0xa>
 8006036:	3001      	adds	r0, #1
 8006038:	e7f6      	b.n	8006028 <memchr+0x4>

0800603a <_realloc_r>:
 800603a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800603c:	0007      	movs	r7, r0
 800603e:	000e      	movs	r6, r1
 8006040:	0014      	movs	r4, r2
 8006042:	2900      	cmp	r1, #0
 8006044:	d105      	bne.n	8006052 <_realloc_r+0x18>
 8006046:	0011      	movs	r1, r2
 8006048:	f7ff fc52 	bl	80058f0 <_malloc_r>
 800604c:	0005      	movs	r5, r0
 800604e:	0028      	movs	r0, r5
 8006050:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006052:	2a00      	cmp	r2, #0
 8006054:	d103      	bne.n	800605e <_realloc_r+0x24>
 8006056:	f7ff fbdf 	bl	8005818 <_free_r>
 800605a:	0025      	movs	r5, r4
 800605c:	e7f7      	b.n	800604e <_realloc_r+0x14>
 800605e:	f000 f81b 	bl	8006098 <_malloc_usable_size_r>
 8006062:	9001      	str	r0, [sp, #4]
 8006064:	4284      	cmp	r4, r0
 8006066:	d803      	bhi.n	8006070 <_realloc_r+0x36>
 8006068:	0035      	movs	r5, r6
 800606a:	0843      	lsrs	r3, r0, #1
 800606c:	42a3      	cmp	r3, r4
 800606e:	d3ee      	bcc.n	800604e <_realloc_r+0x14>
 8006070:	0021      	movs	r1, r4
 8006072:	0038      	movs	r0, r7
 8006074:	f7ff fc3c 	bl	80058f0 <_malloc_r>
 8006078:	1e05      	subs	r5, r0, #0
 800607a:	d0e8      	beq.n	800604e <_realloc_r+0x14>
 800607c:	9b01      	ldr	r3, [sp, #4]
 800607e:	0022      	movs	r2, r4
 8006080:	429c      	cmp	r4, r3
 8006082:	d900      	bls.n	8006086 <_realloc_r+0x4c>
 8006084:	001a      	movs	r2, r3
 8006086:	0031      	movs	r1, r6
 8006088:	0028      	movs	r0, r5
 800608a:	f7ff fbbb 	bl	8005804 <memcpy>
 800608e:	0031      	movs	r1, r6
 8006090:	0038      	movs	r0, r7
 8006092:	f7ff fbc1 	bl	8005818 <_free_r>
 8006096:	e7da      	b.n	800604e <_realloc_r+0x14>

08006098 <_malloc_usable_size_r>:
 8006098:	1f0b      	subs	r3, r1, #4
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	1f18      	subs	r0, r3, #4
 800609e:	2b00      	cmp	r3, #0
 80060a0:	da01      	bge.n	80060a6 <_malloc_usable_size_r+0xe>
 80060a2:	580b      	ldr	r3, [r1, r0]
 80060a4:	18c0      	adds	r0, r0, r3
 80060a6:	4770      	bx	lr

080060a8 <_init>:
 80060a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060aa:	46c0      	nop			; (mov r8, r8)
 80060ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060ae:	bc08      	pop	{r3}
 80060b0:	469e      	mov	lr, r3
 80060b2:	4770      	bx	lr

080060b4 <_fini>:
 80060b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060b6:	46c0      	nop			; (mov r8, r8)
 80060b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060ba:	bc08      	pop	{r3}
 80060bc:	469e      	mov	lr, r3
 80060be:	4770      	bx	lr
