

================================================================
== Vitis HLS Report for 'process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10'
================================================================
* Date:           Fri May 16 00:07:42 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLSEindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.837 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_82_9_VITIS_LOOP_83_10  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    422|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|     265|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     265|    503|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln82_1_fu_175_p2            |         +|   0|  0|  69|          62|           1|
    |add_ln82_fu_227_p2              |         +|   0|  0|  38|          31|           1|
    |add_ln83_fu_214_p2              |         +|   0|  0|  38|          31|           1|
    |add_ln86_fu_261_p2              |         +|   0|  0|  23|          16|          16|
    |ap_block_pp0_stage0_01001_grp1  |       and|   0|  0|   2|           1|           1|
    |p_last_fu_279_p2                |       and|   0|  0|   2|           1|           1|
    |cmp177_fu_256_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln82_fu_170_p2             |      icmp|   0|  0|  69|          62|          62|
    |icmp_ln83_fu_188_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln89_fu_209_p2             |      icmp|   0|  0|  39|          32|          32|
    |select_ln82_1_fu_233_p3         |    select|   0|  0|  31|           1|          31|
    |select_ln82_fu_193_p3           |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 422|         303|         243|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten36_load  |   9|          2|   62|        124|
    |ap_sig_allocacmp_x_2                    |   9|          2|   31|         62|
    |conv_out_TDATA_blk_n                    |   9|          2|    1|          2|
    |indvar_flatten36_fu_80                  |   9|          2|   62|        124|
    |x_fu_72                                 |   9|          2|   31|         62|
    |y_fu_76                                 |   9|          2|   31|         62|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|  221|        442|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln82_1_reg_328                |  62|   0|   62|          0|
    |add_ln83_reg_348                  |  31|   0|   31|          0|
    |add_ln86_reg_358                  |  16|   0|   16|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |cmp177_reg_353                    |   1|   0|    1|          0|
    |icmp_ln82_reg_324                 |   1|   0|    1|          0|
    |icmp_ln83_reg_333                 |   1|   0|    1|          0|
    |icmp_ln89_reg_343                 |   1|   0|    1|          0|
    |icmp_ln89_reg_343_pp0_iter3_reg   |   1|   0|    1|          0|
    |indvar_flatten36_fu_80            |  62|   0|   62|          0|
    |p_last_reg_368                    |   1|   0|    1|          0|
    |trunc_ln86_reg_338                |  16|   0|   16|          0|
    |x_fu_72                           |  31|   0|   31|          0|
    |y_fu_76                           |  31|   0|   31|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 265|   0|  265|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10|  return value|
|conv_out_TREADY       |   in|    1|        axis|                                         conv_out_V_data_V|       pointer|
|conv_out_TDATA        |  out|    8|        axis|                                         conv_out_V_data_V|       pointer|
|img_width             |   in|   32|     ap_none|                                                 img_width|        scalar|
|mul_ln3               |   in|   62|     ap_none|                                                   mul_ln3|        scalar|
|sub                   |   in|   32|     ap_none|                                                       sub|        scalar|
|conv_result_address0  |  out|   16|   ap_memory|                                               conv_result|         array|
|conv_result_ce0       |  out|    1|   ap_memory|                                               conv_result|         array|
|conv_result_q0        |   in|    8|   ap_memory|                                               conv_result|         array|
|sub17                 |   in|   32|     ap_none|                                                     sub17|        scalar|
|conv_out_TVALID       |  out|    1|        axis|                                         conv_out_V_dest_V|       pointer|
|conv_out_TDEST        |  out|    1|        axis|                                         conv_out_V_dest_V|       pointer|
|conv_out_TKEEP        |  out|    1|        axis|                                         conv_out_V_keep_V|       pointer|
|conv_out_TSTRB        |  out|    1|        axis|                                         conv_out_V_strb_V|       pointer|
|conv_out_TUSER        |  out|    1|        axis|                                         conv_out_V_user_V|       pointer|
|conv_out_TLAST        |  out|    1|        axis|                                         conv_out_V_last_V|       pointer|
|conv_out_TID          |  out|    1|        axis|                                           conv_out_V_id_V|       pointer|
+----------------------+-----+-----+------------+----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [HLSEindoefening/hls_process_images.cpp:83]   --->   Operation 8 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 9 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten36 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %conv_out_V_data_V, i1 %conv_out_V_keep_V, i1 %conv_out_V_strb_V, i1 %conv_out_V_user_V, i1 %conv_out_V_last_V, i1 %conv_out_V_id_V, i1 %conv_out_V_dest_V, void @empty_7"   --->   Operation 11 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %conv_out_V_dest_V, i1 %conv_out_V_id_V, i1 %conv_out_V_last_V, i1 %conv_out_V_user_V, i1 %conv_out_V_strb_V, i1 %conv_out_V_keep_V, i8 %conv_out_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sub17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub17"   --->   Operation 13 'read' 'sub17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 14 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mul_ln3_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %mul_ln3"   --->   Operation 15 'read' 'mul_ln3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%img_width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %img_width"   --->   Operation 16 'read' 'img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i62 0, i62 %indvar_flatten36"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln82 = store i31 0, i31 %y" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 18 'store' 'store_ln82' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln83 = store i31 0, i31 %x" [HLSEindoefening/hls_process_images.cpp:83]   --->   Operation 19 'store' 'store_ln83' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln82 = br void %for.body167" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 20 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.46>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten36_load = load i62 %indvar_flatten36" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 21 'load' 'indvar_flatten36_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.46ns)   --->   "%icmp_ln82 = icmp_eq  i62 %indvar_flatten36_load, i62 %mul_ln3_read" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 22 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 3.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (3.46ns)   --->   "%add_ln82_1 = add i62 %indvar_flatten36_load, i62 1" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 23 'add' 'add_ln82_1' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %for.inc183.loopexit, void %for.end185.loopexit.exitStub" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 24 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.83>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%x_2 = load i31 %x" [HLSEindoefening/hls_process_images.cpp:83]   --->   Operation 25 'load' 'x_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i31 %x_2" [HLSEindoefening/hls_process_images.cpp:83]   --->   Operation 26 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.55ns)   --->   "%icmp_ln83 = icmp_slt  i32 %zext_ln83, i32 %img_width_read" [HLSEindoefening/hls_process_images.cpp:83]   --->   Operation 27 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.73ns)   --->   "%select_ln82 = select i1 %icmp_ln83, i31 %x_2, i31 0" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 28 'select' 'select_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i31 %select_ln82" [HLSEindoefening/hls_process_images.cpp:86]   --->   Operation 29 'zext' 'zext_ln86' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i31 %select_ln82" [HLSEindoefening/hls_process_images.cpp:86]   --->   Operation 30 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (2.55ns)   --->   "%icmp_ln89 = icmp_eq  i32 %zext_ln86, i32 %sub17_read" [HLSEindoefening/hls_process_images.cpp:89]   --->   Operation 31 'icmp' 'icmp_ln89' <Predicate = (!icmp_ln82)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (2.52ns)   --->   "%add_ln83 = add i31 %select_ln82, i31 1" [HLSEindoefening/hls_process_images.cpp:83]   --->   Operation 32 'add' 'add_ln83' <Predicate = (!icmp_ln82)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln82 = store i62 %add_ln82_1, i62 %indvar_flatten36" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 33 'store' 'store_ln82' <Predicate = (!icmp_ln82)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.80>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%y_load = load i31 %y" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 34 'load' 'y_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (2.52ns)   --->   "%add_ln82 = add i31 %y_load, i31 1" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 35 'add' 'add_ln82' <Predicate = (!icmp_ln83)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.73ns)   --->   "%select_ln82_1 = select i1 %icmp_ln83, i31 %y_load, i31 %add_ln82" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 36 'select' 'select_ln82_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i31 %select_ln82_1" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 37 'trunc' 'trunc_ln82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i31 %select_ln82_1" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 38 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln82, i8 0" [HLSEindoefening/hls_process_images.cpp:86]   --->   Operation 39 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (2.55ns)   --->   "%cmp177 = icmp_eq  i32 %zext_ln82, i32 %sub_read" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 40 'icmp' 'cmp177' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (2.07ns)   --->   "%add_ln86 = add i16 %tmp_s, i16 %trunc_ln86" [HLSEindoefening/hls_process_images.cpp:86]   --->   Operation 41 'add' 'add_ln86' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln82 = store i31 %select_ln82_1, i31 %y" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 42 'store' 'store_ln82' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln83 = store i31 %add_ln83, i31 %x" [HLSEindoefening/hls_process_images.cpp:83]   --->   Operation 43 'store' 'store_ln83' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i16 %add_ln86" [HLSEindoefening/hls_process_images.cpp:86]   --->   Operation 44 'zext' 'zext_ln86_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%conv_result_addr = getelementptr i8 %conv_result, i64 0, i64 %zext_ln86_1" [HLSEindoefening/hls_process_images.cpp:86]   --->   Operation 45 'getelementptr' 'conv_result_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (3.25ns)   --->   "%p_data = load i16 %conv_result_addr" [HLSEindoefening/hls_process_images.cpp:86]   --->   Operation 46 'load' 'p_data' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_5 : Operation 47 [1/1] (0.97ns)   --->   "%p_last = and i1 %cmp177, i1 %icmp_ln89" [HLSEindoefening/hls_process_images.cpp:89]   --->   Operation 47 'and' 'p_last' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln82)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 4.82>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_82_9_VITIS_LOOP_83_10_str"   --->   Operation 48 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln84 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [HLSEindoefening/hls_process_images.cpp:84]   --->   Operation 49 'specpipeline' 'specpipeline_ln84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_data = load i16 %conv_result_addr" [HLSEindoefening/hls_process_images.cpp:86]   --->   Operation 50 'load' 'p_data' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_6 : Operation 51 [1/1] (1.57ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %conv_out_V_data_V, i1 %conv_out_V_keep_V, i1 %conv_out_V_strb_V, i1 %conv_out_V_user_V, i1 %conv_out_V_last_V, i1 %conv_out_V_id_V, i1 %conv_out_V_dest_V, i8 %p_data, i1 1, i1 1, i1 0, i1 %p_last, i1 0, i1 0" [HLSEindoefening/hls_process_images.cpp:90]   --->   Operation 51 'write' 'write_ln90' <Predicate = true> <Delay = 1.57> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.22> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln83 = br void %for.body167" [HLSEindoefening/hls_process_images.cpp:83]   --->   Operation 52 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_result]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sub17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ conv_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ conv_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ conv_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ conv_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ conv_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ conv_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                       (alloca             ) [ 0111100]
y                       (alloca             ) [ 0111100]
indvar_flatten36        (alloca             ) [ 0111000]
specaxissidechannel_ln0 (specaxissidechannel) [ 0000000]
specinterface_ln0       (specinterface      ) [ 0000000]
sub17_read              (read               ) [ 0111000]
sub_read                (read               ) [ 0111100]
mul_ln3_read            (read               ) [ 0110000]
img_width_read          (read               ) [ 0111000]
store_ln0               (store              ) [ 0000000]
store_ln82              (store              ) [ 0000000]
store_ln83              (store              ) [ 0000000]
br_ln82                 (br                 ) [ 0000000]
indvar_flatten36_load   (load               ) [ 0000000]
icmp_ln82               (icmp               ) [ 0101110]
add_ln82_1              (add                ) [ 0101000]
br_ln82                 (br                 ) [ 0000000]
x_2                     (load               ) [ 0000000]
zext_ln83               (zext               ) [ 0000000]
icmp_ln83               (icmp               ) [ 0100100]
select_ln82             (select             ) [ 0000000]
zext_ln86               (zext               ) [ 0000000]
trunc_ln86              (trunc              ) [ 0100100]
icmp_ln89               (icmp               ) [ 0100110]
add_ln83                (add                ) [ 0100100]
store_ln82              (store              ) [ 0000000]
y_load                  (load               ) [ 0000000]
add_ln82                (add                ) [ 0000000]
select_ln82_1           (select             ) [ 0000000]
trunc_ln82              (trunc              ) [ 0000000]
zext_ln82               (zext               ) [ 0000000]
tmp_s                   (bitconcatenate     ) [ 0000000]
cmp177                  (icmp               ) [ 0100010]
add_ln86                (add                ) [ 0100010]
store_ln82              (store              ) [ 0000000]
store_ln83              (store              ) [ 0000000]
zext_ln86_1             (zext               ) [ 0000000]
conv_result_addr        (getelementptr      ) [ 0100001]
p_last                  (and                ) [ 0100001]
specloopname_ln0        (specloopname       ) [ 0000000]
specpipeline_ln84       (specpipeline       ) [ 0000000]
p_data                  (load               ) [ 0000000]
write_ln90              (write              ) [ 0000000]
br_ln83                 (br                 ) [ 0000000]
ret_ln0                 (ret                ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_width">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_width"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sub">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_result">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_result"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sub17">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub17"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_out_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_out_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_out_V_strb_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_out_V_user_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_out_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_out_V_id_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_out_V_dest_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_82_9_VITIS_LOOP_83_10_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="x_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="y_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="indvar_flatten36_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten36/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sub17_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub17_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sub_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="mul_ln3_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="62" slack="0"/>
<pin id="98" dir="0" index="1" bw="62" slack="0"/>
<pin id="99" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln3_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="img_width_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_width_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln90_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="0" index="3" bw="1" slack="0"/>
<pin id="113" dir="0" index="4" bw="1" slack="0"/>
<pin id="114" dir="0" index="5" bw="1" slack="0"/>
<pin id="115" dir="0" index="6" bw="1" slack="0"/>
<pin id="116" dir="0" index="7" bw="1" slack="0"/>
<pin id="117" dir="0" index="8" bw="8" slack="0"/>
<pin id="118" dir="0" index="9" bw="1" slack="0"/>
<pin id="119" dir="0" index="10" bw="1" slack="0"/>
<pin id="120" dir="0" index="11" bw="1" slack="0"/>
<pin id="121" dir="0" index="12" bw="1" slack="1"/>
<pin id="122" dir="0" index="13" bw="1" slack="0"/>
<pin id="123" dir="0" index="14" bw="1" slack="0"/>
<pin id="124" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln90/6 "/>
</bind>
</comp>

<comp id="138" class="1004" name="conv_result_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="16" slack="0"/>
<pin id="142" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_result_addr/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_data/5 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln0_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="62" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln82_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="31" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln83_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="31" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="indvar_flatten36_load_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="62" slack="1"/>
<pin id="169" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten36_load/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln82_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="62" slack="0"/>
<pin id="172" dir="0" index="1" bw="62" slack="1"/>
<pin id="173" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln82_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="62" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_1/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="x_2_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="31" slack="2"/>
<pin id="183" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln83_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="31" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln83_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="2"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="select_ln82_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="31" slack="0"/>
<pin id="196" dir="0" index="2" bw="31" slack="0"/>
<pin id="197" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln86_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="31" slack="0"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="trunc_ln86_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="31" slack="0"/>
<pin id="207" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln89_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="2"/>
<pin id="212" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln83_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="31" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln82_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="62" slack="1"/>
<pin id="222" dir="0" index="1" bw="62" slack="2"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="y_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="31" slack="3"/>
<pin id="226" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln82_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="31" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="select_ln82_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="31" slack="0"/>
<pin id="236" dir="0" index="2" bw="31" slack="0"/>
<pin id="237" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82_1/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="trunc_ln82_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="31" slack="0"/>
<pin id="242" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln82_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="31" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_s_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="cmp177_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="3"/>
<pin id="259" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp177/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln86_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="0"/>
<pin id="263" dir="0" index="1" bw="16" slack="1"/>
<pin id="264" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln82_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="31" slack="0"/>
<pin id="268" dir="0" index="1" bw="31" slack="3"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln83_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="31" slack="1"/>
<pin id="273" dir="0" index="1" bw="31" slack="3"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln86_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="1"/>
<pin id="277" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_1/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="p_last_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="0" index="1" bw="1" slack="2"/>
<pin id="282" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_last/5 "/>
</bind>
</comp>

<comp id="283" class="1005" name="x_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="31" slack="0"/>
<pin id="285" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="290" class="1005" name="y_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="31" slack="0"/>
<pin id="292" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="297" class="1005" name="indvar_flatten36_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="62" slack="0"/>
<pin id="299" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten36 "/>
</bind>
</comp>

<comp id="304" class="1005" name="sub17_read_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="2"/>
<pin id="306" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sub17_read "/>
</bind>
</comp>

<comp id="309" class="1005" name="sub_read_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="3"/>
<pin id="311" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sub_read "/>
</bind>
</comp>

<comp id="314" class="1005" name="mul_ln3_read_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="62" slack="1"/>
<pin id="316" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln3_read "/>
</bind>
</comp>

<comp id="319" class="1005" name="img_width_read_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="2"/>
<pin id="321" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="img_width_read "/>
</bind>
</comp>

<comp id="324" class="1005" name="icmp_ln82_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln82 "/>
</bind>
</comp>

<comp id="328" class="1005" name="add_ln82_1_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="62" slack="1"/>
<pin id="330" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="add_ln82_1 "/>
</bind>
</comp>

<comp id="333" class="1005" name="icmp_ln83_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln83 "/>
</bind>
</comp>

<comp id="338" class="1005" name="trunc_ln86_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="1"/>
<pin id="340" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln86 "/>
</bind>
</comp>

<comp id="343" class="1005" name="icmp_ln89_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="2"/>
<pin id="345" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln89 "/>
</bind>
</comp>

<comp id="348" class="1005" name="add_ln83_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="31" slack="1"/>
<pin id="350" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln83 "/>
</bind>
</comp>

<comp id="353" class="1005" name="cmp177_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp177 "/>
</bind>
</comp>

<comp id="358" class="1005" name="add_ln86_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="1"/>
<pin id="360" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln86 "/>
</bind>
</comp>

<comp id="363" class="1005" name="conv_result_addr_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="1"/>
<pin id="365" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_result_addr "/>
</bind>
</comp>

<comp id="368" class="1005" name="p_last_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="1"/>
<pin id="370" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_last "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="42" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="42" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="44" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="42" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="125"><net_src comp="66" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="108" pin=4"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="108" pin=5"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="108" pin=6"/></net>

<net id="132"><net_src comp="22" pin="0"/><net_sink comp="108" pin=7"/></net>

<net id="133"><net_src comp="68" pin="0"/><net_sink comp="108" pin=9"/></net>

<net id="134"><net_src comp="68" pin="0"/><net_sink comp="108" pin=10"/></net>

<net id="135"><net_src comp="70" pin="0"/><net_sink comp="108" pin=11"/></net>

<net id="136"><net_src comp="70" pin="0"/><net_sink comp="108" pin=13"/></net>

<net id="137"><net_src comp="70" pin="0"/><net_sink comp="108" pin=14"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="58" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="145" pin="3"/><net_sink comp="108" pin=8"/></net>

<net id="151"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="48" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="48" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="174"><net_src comp="167" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="167" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="50" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="181" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="181" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="48" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="204"><net_src comp="193" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="193" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="201" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="193" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="52" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="231"><net_src comp="224" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="52" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="224" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="239"><net_src comp="227" pin="2"/><net_sink comp="233" pin=2"/></net>

<net id="243"><net_src comp="233" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="233" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="54" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="240" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="56" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="260"><net_src comp="244" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="248" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="233" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="278"><net_src comp="275" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="286"><net_src comp="72" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="293"><net_src comp="76" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="300"><net_src comp="80" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="303"><net_src comp="297" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="307"><net_src comp="84" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="312"><net_src comp="90" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="317"><net_src comp="96" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="322"><net_src comp="102" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="327"><net_src comp="170" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="175" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="336"><net_src comp="188" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="341"><net_src comp="205" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="346"><net_src comp="209" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="351"><net_src comp="214" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="356"><net_src comp="256" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="361"><net_src comp="261" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="366"><net_src comp="138" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="371"><net_src comp="279" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="108" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out_V_data_V | {6 }
	Port: conv_out_V_keep_V | {6 }
	Port: conv_out_V_strb_V | {6 }
	Port: conv_out_V_user_V | {6 }
	Port: conv_out_V_last_V | {6 }
	Port: conv_out_V_id_V | {6 }
	Port: conv_out_V_dest_V | {6 }
 - Input state : 
	Port: process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 : img_width | {1 }
	Port: process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 : mul_ln3 | {1 }
	Port: process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 : sub | {1 }
	Port: process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 : conv_result | {5 6 }
	Port: process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 : sub17 | {1 }
	Port: process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 : conv_out_V_data_V | {}
	Port: process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 : conv_out_V_keep_V | {}
	Port: process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 : conv_out_V_strb_V | {}
	Port: process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 : conv_out_V_user_V | {}
	Port: process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 : conv_out_V_last_V | {}
	Port: process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 : conv_out_V_id_V | {}
	Port: process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 : conv_out_V_dest_V | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln82 : 1
		store_ln83 : 1
	State 2
		icmp_ln82 : 1
		add_ln82_1 : 1
		br_ln82 : 2
	State 3
		zext_ln83 : 1
		icmp_ln83 : 2
		select_ln82 : 3
		zext_ln86 : 4
		trunc_ln86 : 4
		icmp_ln89 : 5
		add_ln83 : 4
	State 4
		add_ln82 : 1
		select_ln82_1 : 2
		trunc_ln82 : 3
		zext_ln82 : 3
		tmp_s : 4
		cmp177 : 4
		add_ln86 : 5
		store_ln82 : 3
	State 5
		conv_result_addr : 1
		p_data : 2
	State 6
		write_ln90 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln82_fu_170      |    0    |    69   |
|   icmp   |      icmp_ln83_fu_188      |    0    |    39   |
|          |      icmp_ln89_fu_209      |    0    |    39   |
|          |        cmp177_fu_256       |    0    |    39   |
|----------|----------------------------|---------|---------|
|          |      add_ln82_1_fu_175     |    0    |    69   |
|    add   |       add_ln83_fu_214      |    0    |    38   |
|          |       add_ln82_fu_227      |    0    |    38   |
|          |       add_ln86_fu_261      |    0    |    23   |
|----------|----------------------------|---------|---------|
|  select  |     select_ln82_fu_193     |    0    |    31   |
|          |    select_ln82_1_fu_233    |    0    |    31   |
|----------|----------------------------|---------|---------|
|    and   |        p_last_fu_279       |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |    sub17_read_read_fu_84   |    0    |    0    |
|   read   |     sub_read_read_fu_90    |    0    |    0    |
|          |   mul_ln3_read_read_fu_96  |    0    |    0    |
|          | img_width_read_read_fu_102 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln90_write_fu_108  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln83_fu_184      |    0    |    0    |
|   zext   |      zext_ln86_fu_201      |    0    |    0    |
|          |      zext_ln82_fu_244      |    0    |    0    |
|          |     zext_ln86_1_fu_275     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln86_fu_205     |    0    |    0    |
|          |      trunc_ln82_fu_240     |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_s_fu_248        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   418   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln82_1_reg_328   |   62   |
|    add_ln83_reg_348    |   31   |
|    add_ln86_reg_358    |   16   |
|     cmp177_reg_353     |    1   |
|conv_result_addr_reg_363|   16   |
|    icmp_ln82_reg_324   |    1   |
|    icmp_ln83_reg_333   |    1   |
|    icmp_ln89_reg_343   |    1   |
| img_width_read_reg_319 |   32   |
|indvar_flatten36_reg_297|   62   |
|  mul_ln3_read_reg_314  |   62   |
|     p_last_reg_368     |    1   |
|   sub17_read_reg_304   |   32   |
|    sub_read_reg_309    |   32   |
|   trunc_ln86_reg_338   |   16   |
|        x_reg_283       |   31   |
|        y_reg_290       |   31   |
+------------------------+--------+
|          Total         |   428  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_145 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   32   ||  1.588  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   418  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   428  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   428  |   427  |
+-----------+--------+--------+--------+
