C51 COMPILER V9.59.0.0   MIIO_OPERATE                                                      03/22/2024 16:29:16 PAGE 1   
C51 COMPILER V9.59.0.0, COMPILATION OF MODULE MIIO_OPERATE
OBJECT MODULE PLACED IN D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\Output\MIIO_OPERATE.obj
COMPILER INVOKED BY: D:\Keil_v5\C51\bin\C51.exe ..\IOT_DRIVER\XIAOMI\MIIO_OPERATE.C OMF2 INTVECTOR(0X2800) DEFINE(SC95F8
                    -x1xB) LARGE INCDIR(D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\FWLib\SC95F_Lib\inc;D:\tfxu\Project\AM901_0308\APP\K
                    -eil_C\Project\..\User;D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\IOT_DRIVER\XIAOMI;D:\tfxu\Project\AM901_0308\APP\
                    -Keil_C\Project\..\Drivers;D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\Drivers\TKDriver\C;D:\tfxu\Project\AM901_0308
                    -\APP\Keil_C\Project\..\List\..\Apps;D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\Apps) BROWSE DEBUG OBJECTEXTEND OPT
                    -IMIZE(8,SIZE) CODE NOCOND SYMBOLS LISTINCLUDE PRINT(D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\List\MIIO_OPERATE.l
                    -st) OBJECT(D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\Output\MIIO_OPERATE.obj)
line level    source
   1          #include "IOTCONFIG_XIAOMI.H"
   1      =1  #ifndef __IOTCONFIG_XIAOMI_H
   2      =1  #define __IOTCONFIG_XIAOMI_H
   3      =1  
   4      =1  #include "IOTCONFIG.H"
   1      =2  #ifndef __IOTCONFIG_H
   2      =2  #define __IOTCONFIG_H
   3      =2  
   4      =2  #include "SC_Init.h"
   1      =3  
   2      =3  
   3      =3  
   4      =3  
   5      =3  
   6      =3  
   7      =3  
   8      =3  #ifndef _SC_INIT_H_
   9      =3  #define _SC_INIT_H_
  10      =3  
  11      =3  #if defined (SC95F8x1x) || defined (SC95F7x1x) || defined (SC95F8x2x)  || defined (SC95F7x2x)  || defined 
             -(SC95F8x3x)  || defined (SC95F7x3x) \
  12      =3   || defined (SC95F8x6x)  || defined (SC95F7x6x)  || defined (SC95F8x1xB)  || defined (SC95F7x1xB)  || defi
             -ned (SC95FWxx) || defined (SC95R751) \
  13      =3   || defined (SC95F7610B) || defined (SC95F7619B) || defined (SC95FS52x) || defined (SC95R602) || defined (
             -SC95R605) \
  14      =3   || defined     (SC95F8x7x) || defined(SC95F7x7x) || defined(SC95F7x0x)
  15      =3  #include "sc95f_conf.h"
   1      =4  
   2      =4  
   3      =4  
   4      =4  
   5      =4  
   6      =4  
   7      =4  
   8      =4  
   9      =4  
  10      =4  
  11      =4  #ifndef _sc95f_CONF_H_
  12      =4  #define _sc95f_CONF_H_
  13      =4  
  14      =4  
  15      =4  #include "sc95f_gpio.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_GPIO_H_
  12      =5  #define _sc95f_GPIO_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  12      =6  #define _sc95f_H
  13      =6  
  14      =6  #ifdef SC95F8x1x
  17      =6  #ifdef SC95F7x1x
  20      =6  #ifdef SC95F8x2x 
  23      =6  #ifdef SC95F7x2x
  26      =6  #ifdef SC95FWxx
  29      =6  #ifdef SC95F8x3x
  32      =6  #ifdef SC95F7x3x
  35      =6  #ifdef SC95F8x6x
  38      =6  #ifdef SC95F7x6x
  41      =6  #ifdef SC95F8x1xB
  42      =6    #include "SC95F8x1xB_C.H"
   1      =7  
  11      =7  #ifndef _SC95F861xB_H_
  12      =7  #define _SC95F861xB_H_
  13      =7  
  14      =7  
  15      =7  
  16      =7  sfr   SP    = 0X81;  
  17      =7  sfr   DPL   = 0X82;  
  18      =7  sfr   DPH   = 0X83;  
  19      =7  sfr   DPL1  = 0X84;  
  20      =7  sfr   DPH1  = 0X85;  
  21      =7  sfr   DPS   = 0X86;  
  22      =7  sfr   PSW   = 0XD0;  
  23      =7  sfr   ACC   = 0XE0;  
  24      =7  sfr   EXA0  = 0XE9;  
  25      =7  sfr   EXA1  = 0XEA;  
  26      =7  sfr   EXA2  = 0XEB;  
  27      =7  sfr   EXA3  = 0XEC;  
  28      =7  sfr   EXBL  = 0XED;  
  29      =7  sfr   EXBH  = 0XEE;  
  30      =7  sfr   B     = 0XF0;  
  31      =7  
  32      =7  
  33      =7  sfr   EXADH = 0XF7;  
  34      =7  
  35      =7  
  36      =7  sfr   ROMBNK = 0XDF;  
  37      =7  
  38      =7  
  39      =7  sfr   PCON = 0X87;  
  40      =7  
  41      =7  
  42      =7  sfr   IE  = 0XA8;  
  43      =7  sfr   IE1 = 0XA9;  
  44      =7  sfr   IE2 = 0XAA;  
  45      =7  sfr   IP  = 0XB8;  
  46      =7  sfr   IP1 = 0XB9;  
  47      =7  sfr   IP2 = 0XBA;  
  48      =7  
  49      =7  
  50      =7  sfr   P0      = 0X80;  
  51      =7  sfr   P1      = 0X90;  
  52      =7  sfr       P1CON   = 0X91;  
  53      =7  sfr   P1PH        = 0X92;  
  54      =7  sfr   DDRCON  = 0X93;  
  55      =7  sfr   P1VO    = 0X94;  
  56      =7  sfr   IOHCON0 = 0X96;  
  57      =7  sfr   IOHCON1 = 0X97;  
  58      =7  sfr       P0CON   = 0X9A;  
  59      =7  sfr       P0PH    = 0X9B;  
  60      =7  sfr   P0VO    = 0X9C;  
  61      =7  sfr   P2      = 0XA0;  
  62      =7  sfr       P2CON   = 0XA1;  
  63      =7  sfr   P2PH        = 0XA2;  
  64      =7  sfr   P2VO    = 0XA3;  
  65      =7  sfr   P3      = 0XB0;  
  66      =7  sfr   P3CON   = 0XB1;  
  67      =7  sfr   P3PH    = 0XB2;  
  68      =7  sfr   P3VO    = 0XB3;  
  69      =7  sfr   P4      = 0XC0;  
  70      =7  sfr   P4CON   = 0XC1;  
  71      =7  sfr   P4PH    = 0XC2;  
  72      =7  sfr   P5      = 0XD8;  
  73      =7  sfr   P5CON   = 0XD9;  
  74      =7  sfr   P5PH    = 0XDA;  
  75      =7  
  76      =7  
  77      =7  sfr   CMPCFG  = 0XB6;  
  78      =7  sfr   CMPCON  = 0XB7;  
  79      =7  
  80      =7         
  81      =7  sfr   TCON   = 0X88;  
  82      =7  sfr   TMOD   = 0X89;  
  83      =7  sfr   TL0    = 0X8A;  
  84      =7  sfr   TL1    = 0X8B;  
  85      =7  sfr   TH0    = 0X8C;  
  86      =7  sfr   TH1    = 0X8D;  
  87      =7  sfr   TMCON  = 0X8E;  
  88      =7  sfr   TXCON  = 0XC8;  
  89      =7  sfr   TXMOD  = 0XC9;  
  90      =7  sfr   RCAPXL = 0XCA;  
  91      =7  sfr   RCAPXH = 0XCB;  
  92      =7  sfr   TLX    = 0XCC;  
  93      =7  sfr   THX    = 0XCD;  
  94      =7  sfr   TXINX  = 0XCE;  
  95      =7  
  96      =7  
  97      =7  sfr       ADCCFG0 = 0XAB;  
  98      =7  sfr       ADCCFG1 = 0XAC;  
  99      =7  sfr   ADCCON  = 0XAD;  
 100      =7  sfr   ADCVL   = 0XAE;  
 101      =7  sfr   ADCVH   = 0XAF;  
 102      =7  sfr   ADCCFG2 = 0XB5;  
 103      =7  
 104      =7  
 105      =7  sfr   PWMCFG  = 0XD1;  
 106      =7  sfr   PWMCON0 = 0XD2;  
 107      =7  sfr   PWMCON1 = 0XD3;  
 108      =7  sfr   PWMPDL  = 0XD4;  
 109      =7  sfr   PWMPDH  = 0XD5;  
 110      =7  sfr   PWMDFR  = 0XD6;  
 111      =7  sfr   PWMFLT  = 0XD7;  
 112      =7  
 113      =7  
 114      =7  sfr   WDTCON = 0XCF;  
 115      =7  
 116      =7  
 117      =7  sfr       BTMCON = 0XFB;  
 118      =7  
 119      =7  
 120      =7  sfr   INT0F = 0XB4;  
 121      =7  sfr   INT0R = 0XBB;  
 122      =7  sfr   INT1F = 0XBC;  
 123      =7  sfr   INT1R = 0XBD;  
 124      =7  sfr   INT2F = 0XBE;  
 125      =7  sfr   INT2R = 0XBF;  
 126      =7  
 127      =7  
 128      =7  sfr   IAPKEY = 0XF1;  
 129      =7  sfr   IAPADL = 0XF2;  
 130      =7  sfr   IAPADH = 0XF3;  
 131      =7  sfr   IAPADE = 0XF4;  
 132      =7  sfr   IAPDAT = 0XF5;  
 133      =7  sfr   IAPCTL = 0XF6;  
 134      =7  
 135      =7  
 136      =7  sfr   OTCON = 0X8F;  
 137      =7  sfr   SCON  = 0X98;  
 138      =7  sfr   SBUF  = 0X99;  
 139      =7  
 140      =7  
 141      =7  sfr   US0CON0 = 0X95;  
 142      =7  sfr   US0CON1 = 0X9D;  
 143      =7  sfr   US0CON2 = 0X9E;  
 144      =7  sfr   US0CON3 = 0X9F;  
 145      =7  sfr   US1CON0 = 0XA4;  
 146      =7  sfr   US1CON1 = 0XA5;  
 147      =7  sfr   US1CON2 = 0XA6;  
 148      =7  sfr   US1CON3 = 0XA7;  
 149      =7  sfr   USXCON0 = 0XC4;  
 150      =7  sfr   USXCON1 = 0XC5;  
 151      =7  sfr   USXCON2 = 0XC6;  
 152      =7  sfr   USXCON3 = 0XC7;  
 153      =7  sfr   USXINX  = 0XDC;  
 154      =7  
 155      =7  
 156      =7  
 157      =7  sfr   OPINX = 0XFE;  
 158      =7  sfr   OPREG = 0XFF;  
 159      =7  
 160      =7  
 161      =7  sfr   OPERCON = 0XEF;  
 162      =7  sfr   CRCINX  = 0XFC;  
 163      =7  sfr   CRCREG  = 0XFD;  
 164      =7  
 165      =7  
 166      =7  
 167      =7  
 168      =7  sbit  CY  = PSW^7;  
             -薪位，或者减法运算最高位有借位?
 169      =7  sbit  AC  = PSW^6;  
             -?
 170      =7  sbit  F0  = PSW^5;  
 171      =7  sbit  RS1 = PSW^4;  
 172      =7  sbit  RS0 = PSW^3;  
 173      =7  sbit  OV  = PSW^2;  
 174      =7  sbit  F1  = PSW^1;  
 175      =7  sbit  P   = PSW^0;  
 176      =7  
 177      =7  
 178      =7  sbit  TFX   = TXCON^7;  
 179      =7  sbit  EXFX  = TXCON^6;  
 180      =7  sbit  RCLKX = TXCON^5;  
 181      =7  sbit  TCLKX = TXCON^4;  
 182      =7  sbit  EXENX = TXCON^3;  
 183      =7  sbit  TRX   = TXCON^2;  
 184      =7  sbit  TX    = TXCON^1;  
 185      =7  sbit  CP    = TXCON^0;  
 186      =7  
 187      =7  
 188      =7  sbit  IPADC  = IP^6;  
             -热ㄊ?“高”
 189      =7  sbit  IPT2   = IP^5;  
             -嫌畔热ㄊ?“高”
 190      =7  sbit  IPUART = IP^4;  
             -先权是 “高”
 191      =7  sbit  IPT1   = IP^3;  
             -嫌畔热ㄊ?“高”
 192      =7  sbit  IPINT1 = IP^2;  
             -先权是 “高”
 193      =7  sbit  IPT0   = IP^1;  
             -嫌畔热ㄊ?“高”
 194      =7  sbit  IPINT0 = IP^0;  
             -高
 195      =7  
 196      =7  
 197      =7  sbit  EA    = IE^7;  
 198      =7  sbit  EADC  = IE^6;  
 199      =7  sbit  ET2   = IE^5;  
 200      =7  sbit  EUART = IE^4;  
 201      =7  sbit  ET1   = IE^3;  
 202      =7  sbit  EINT1 = IE^2;  
 203      =7  sbit  ET0   = IE^1;  
 204      =7  sbit  EINT0 = IE^0;  
 205      =7  
 206      =7  
 207      =7  sbit  TF1 = TCON^7;  
             -保硬件清?”。
 208      =7  sbit  TR1 = TCON^6;  
 209      =7  sbit  TF0 = TCON^5;  
             -保硬件清?”。
 210      =7  sbit  TR0 = TCON^4;  
 211      =7  
 212      =7  
 213      =7  sbit  SM0 = SCON^7;  
             -双工异步通信 11: 模式3，11位全双工异步通信
 214      =7  sbit  SM1 = SCON^6;  
 215      =7  sbit  SM2 = SCON^5;  
             -锨肭?  1：收到一个完整的数据帧时，只有当RB8=1时才会置位RI产生中断请求
 216      =7  sbit  REN = SCON^4;  
 217      =7  sbit  TB8 = SCON^3;  
 218      =7  sbit  RB8 = SCON^2;  
 219      =7  sbit  TI  = SCON^1;  
 220      =7  sbit  RI  = SCON^0;  
 221      =7  
 222      =7  
 223      =7  
 230      =7  sbit  P07 = P0^7;
 231      =7  sbit  P06 = P0^6;
 232      =7  sbit  P05 = P0^5;
 233      =7  sbit  P04 = P0^4;
 234      =7  sbit  P03 = P0^3;
 235      =7  sbit  P02 = P0^2;
 236      =7  sbit  P01 = P0^1;
 237      =7  sbit  P00 = P0^0;
 238      =7  
 239      =7  
 240      =7  
 247      =7  sbit  P17 = P1^7;
 248      =7  sbit  P16 = P1^6;
 249      =7  sbit  P15 = P1^5;
 250      =7  sbit  P14 = P1^4;
 251      =7  sbit  P13 = P1^3;
 252      =7  sbit  P12 = P1^2;
 253      =7  sbit  P11 = P1^1;
 254      =7  sbit  P10 = P1^0;
 255      =7  
 256      =7  
 263      =7  sbit  P27 = P2^7;
 264      =7  sbit  P26 = P2^6;
 265      =7  sbit  P25 = P2^5;
 266      =7  sbit  P24 = P2^4;
 267      =7  sbit  P23 = P2^3;
 268      =7  sbit  P22 = P2^2;
 269      =7  sbit  P21 = P2^1;
 270      =7  sbit  P20 = P2^0;
 271      =7  
 272      =7  
 279      =7  sbit  P37 = P3^7;
 280      =7  sbit  P36 = P3^6;
 281      =7  sbit  P35 = P3^5;
 282      =7  sbit  P34 = P3^4;
 283      =7  sbit  P33 = P3^3;
 284      =7  sbit  P32 = P3^2;
 285      =7  sbit  P31 = P3^1;
 286      =7  sbit  P30 = P3^0;
 287      =7  
 288      =7  
 295      =7  sbit  P47 = P4^7;
 296      =7  sbit  P46 = P4^6;
 297      =7  sbit  P45 = P4^5;
 298      =7  sbit  P44 = P4^4;
 299      =7  sbit  P43 = P4^3;
 300      =7  sbit  P42 = P4^2;
 301      =7  sbit  P41 = P4^1;
 302      =7  sbit  P40 = P4^0;
 303      =7  
 304      =7  
 311      =7  sbit  P55 = P5^5;
 312      =7  sbit  P54 = P5^4;
 313      =7  sbit  P53 = P5^3;
 314      =7  sbit  P52 = P5^2;
 315      =7  sbit  P51 = P5^1;
 316      =7  sbit  P50 = P5^0;
 317      =7  
 318      =7                              
             -        
 323      =7  #define  SC95F8616B_NIO_Init()   {P4CON|=0xC0,P5CON|=0x30;}                                               
             -  
 324      =7  #define  SC95F8615B_NIO_Init()   {P0CON|=0x0F,P1CON|=0xF0,P3CON|=0xF0,P4CON|=0xC0,P5CON|=0xF0;}           
             -  
 325      =7  #define  SC95F8613B_NIO_Init()   {P0CON|=0x0F,P1CON|=0xF0,P3CON|=0xF0,P4CON|=0xC0,P5CON|=0xFF;}           
             -  
 326      =7  #define  SC95F8612B_NIO_Init()   {P0CON|=0x0F,P1CON|=0xF0,P2CON|=0XF0,P3CON|=0xF0,P4CON|=0xF0,P5CON|=0xFF;
             -} 
 327      =7  #endif
  43      =6  #endif
  44      =6  #ifdef SC95F7x1xB
  47      =6  #ifdef SC95R751
  50      =6  #ifdef SC95F7610B
  53      =6  #ifdef SC95F7619B
  56      =6  #ifdef SC95FS52x
  59      =6  #ifdef SC95R602
  62      =6  #ifdef SC95R605
  65      =6  #ifdef SC95F8x7x
  68      =6  #ifdef SC95F7x7x
  71      =6  #ifdef SC95R503
  74      =6  
  75      =6  #define enableInterrupts()    EA=1       
  76      =6  #define disableInterrupts()   EA=0       
  77      =6  
  78      =6  #define     __I     volatile const   
  79      =6  #define     __O     volatile         
  80      =6  #define     __IO    volatile         
  81      =6  
  82      =6  
  83      =6  typedef   signed char     int8_t;
  84      =6  typedef   signed short    int16_t;
  85      =6  typedef   signed long     int32_t;
  86      =6  
  87      =6  
  88      =6  typedef unsigned char     uint8_t;
  89      =6  typedef unsigned short    uint16_t;
  90      =6  typedef unsigned long     uint32_t;
  91      =6  
  92      =6  typedef int32_t  s32;
  93      =6  typedef int16_t  s16;
  94      =6  typedef int8_t   s8;
  95      =6  
  96      =6  typedef uint32_t  u32;
  97      =6  typedef uint16_t  u16;
  98      =6  typedef uint8_t   u8;
  99      =6  
 100      =6  
 101      =6  typedef enum {FALSE = 0, TRUE = !FALSE} bool;
 102      =6  
 103      =6  typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus, BitStatus;
 104      =6  
 105      =6  typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;
 106      =6  
 107      =6  typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;
 108      =6  
 109      =6  typedef enum 
 110      =6  {
 111      =6    Status_ERROR          = 0x00U,
 112      =6    Status_OK                     = 0x01U,
 113      =6    Status_BUSY           = 0x02U,
 114      =6    Status_TIMEOUT        = 0x03U
 115      =6  } StatusTypeDef;
 116      =6  
 117      =6  typedef enum {LOW = 0, HIGH = !LOW} PriorityStatus;
 118      =6  
 119      =6  #define SET_BIT(SFR,BIT)                                ((SFR) |= (BIT))
 120      =6  
 121      =6  #define CLEAR_BIT(SFR,BIT)                      ((SFR) &= ~(BIT))
 122      =6  
 123      =6  #define READ_BIT(SFR, BIT)      ((SFR) & (BIT))
 124      =6  
 125      =6  #define CLEAR_REG(SFR)          ((SFR) = (0x0))
 126      =6  
 127      =6  #define WRITE_REG(SFR, VAL)     ((SFR) = (VAL))
 128      =6  
 129      =6  #endif
  15      =5  
  16      =5  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx) || defined(SC95F8x3x) || defined(SC95F7x
             -3x)\
  17      =5                  || defined (SC95F8x6x) || defined (SC95F7x6x)  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || define
             -d (SC95R751)\
  18      =5                  || defined (SC95F7610B) || defined (SC95R602)  || defined (SC95R605)
  19      =5  typedef enum
  20      =5  {
  21      =5    GPIO0 = (uint8_t)0x00, 
  22      =5    GPIO1 = (uint8_t)0x01, 
  23      =5    GPIO2 = (uint8_t)0x02, 
  24      =5    GPIO3 = (uint8_t)0x03, 
  25      =5    GPIO4 = (uint8_t)0x04, 
  26      =5    GPIO5 = (uint8_t)0x05  
  27      =5  } GPIO_TypeDef;
  28      =5  #elif defined (SC95F7619B)
  46      =5  
  47      =5  typedef enum
  48      =5  {
  49      =5    GPIO_MODE_IN_HI = (uint8_t)0x00, 
  50      =5    GPIO_MODE_IN_PU = (uint8_t)0x01, 
  51      =5    GPIO_MODE_OUT_PP = (uint8_t)0x02 
  52      =5  } GPIO_Mode_TypeDef;
  53      =5  
  54      =5  typedef enum
  55      =5  {
  56      =5    GPIO_PIN_0 = ((uint8_t)0x01),    
  57      =5    GPIO_PIN_1 = ((uint8_t)0x02),    
  58      =5    GPIO_PIN_2 = ((uint8_t)0x04),    
  59      =5    GPIO_PIN_3 = ((uint8_t)0x08),    
  60      =5    GPIO_PIN_4 = ((uint8_t)0x10),    
  61      =5    GPIO_PIN_5 = ((uint8_t)0x20),    
  62      =5    GPIO_PIN_6 = ((uint8_t)0x40),    
  63      =5    GPIO_PIN_7 = ((uint8_t)0x80),    
  64      =5    GPIO_PIN_LNIB = ((uint8_t)0x0F), 
  65      =5    GPIO_PIN_HNIB = ((uint8_t)0xF0), 
  66      =5    GPIO_PIN_ALL = ((uint8_t)0xFF)   
  67      =5  } GPIO_Pin_TypeDef;
  68      =5  
  69      =5  typedef enum
  70      =5  {
  71      =5    IOH_Grade_0 = ((uint8_t)0x00), 
  72      =5    IOH_Grade_1 = ((uint8_t)0x01), 
  73      =5    IOH_Grade_2 = ((uint8_t)0x02), 
  74      =5    IOH_Grade_3 = ((uint8_t)0x03), 
  75      =5  } GPIO_IOH_Grade_TypeDef;
  76      =5  
  77      =5  void GPIO_IOH_Config(GPIO_TypeDef GPIOx, GPIO_Pin_TypeDef PortPins, GPIO_IOH_Grade_TypeDef GPIO_IOH_Grade)
             -;
  78      =5  
  79      =5  void GPIO_DeInit(void);
  80      =5  void GPIO_Init(GPIO_TypeDef GPIOx, uint8_t PortPins, GPIO_Mode_TypeDef GPIO_Mode);
  81      =5  void GPIO_Write(GPIO_TypeDef GPIOx, uint8_t PortVal);
  82      =5  void GPIO_WriteHigh(GPIO_TypeDef GPIOx, uint8_t PortPins);
  83      =5  void GPIO_WriteLow(GPIO_TypeDef GPIOx, uint8_t PortPins);
  84      =5  void GPIO_TogglePin(GPIO_TypeDef GPIOx, uint8_t PortPins);
  85      =5  uint8_t GPIO_ReadPort(GPIO_TypeDef GPIOx);
  86      =5  uint8_t GPIO_ReadPin(GPIO_TypeDef GPIOx, uint8_t PortPins);
  87      =5  
  88      =5  #endif
  89      =5  
  90      =5  
  16      =4  #include "sc95f_timer0.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_TIMER0_H_
  12      =5  #define _sc95f_TIMER0_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  typedef enum
  17      =5  {
  18      =5    TIM0_PRESSEL_FSYS_D12 = ((uint8_t)0x00), 
  19      =5    TIM0_PRESSEL_FSYS_D1 = ((uint8_t)0x01)   
  20      =5  } TIM0_PresSel_TypeDef;
  21      =5  
  22      =5  typedef enum
  23      =5  {
  24      =5    TIM0_MODE_TIMER = ((uint8_t)0x01),  
  25      =5    TIM0_MODE_COUNTER = ((uint8_t)0x02) 
  26      =5  } TIM0_CountMode_TypeDef;
  27      =5  
  28      =5  typedef enum
  29      =5  {
  30      =5    TIM0_WORK_MODE0 = ((uint8_t)0x00), 
  31      =5    TIM0_WORK_MODE1 = ((uint8_t)0x01), 
  32      =5    TIM0_WORK_MODE2 = ((uint8_t)0x02), 
  33      =5    TIM0_WORK_MODE3 = ((uint8_t)0x03)  
  34      =5  } TIM0_WorkMode_TypeDef;
  35      =5  
  36      =5  
  37      =5  
  44      =5  #define TIM0_GetFlagStatus() (TF0)
  45      =5  
  46      =5  
  52      =5  #define TIM0_ClearFlag() (TF0 = 0)
  53      =5  
  54      =5  void TIM0_DeInit(void);
  55      =5  void TIM0_TimeBaseInit(TIM0_PresSel_TypeDef TIM0_PrescalerSelection,
  56      =5                         TIM0_CountMode_TypeDef TIM0_CountMode);
  57      =5  void TIM0_WorkMode0Config(uint16_t TIM0_SetCounter);
  58      =5  void TIM0_WorkMode1Config(uint16_t TIM0_SetCounter);
  59      =5  void TIM0_WorkMode2Config(uint8_t TIM0_SetCounter);
  60      =5  void TIM0_WorkMode3Config(uint8_t TIM0_SetCounter, uint8_t TIM1_SetCounter);
  61      =5  void TIM0_Mode0SetReloadCounter(uint16_t TIM0_SetCounter);
  62      =5  void TIM0_Mode1SetReloadCounter(uint16_t TIM0_SetCounter);
  63      =5  void TIM0_SetTL0Counter(uint8_t TIM0_SetCounter);
  64      =5  void TIM0_SetTH0Counter(uint8_t TIM0_SetCounter);
  65      =5  void TIM0_Cmd(FunctionalState NewState);
  66      =5  void TIM0_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  67      =5  void TIM0_WorkModeConfig(TIM0_WorkMode_TypeDef TIM0_WorkMode, uint16_t TIM0_SetCounter1,
  68      =5                           uint16_t TIM0_SetCounter2);
  69      =5  
  70      =5  #endif
  71      =5  
  72      =5  
  17      =4  #include "sc95f_timer1.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_TIMER1_H_
  12      =5  #define _sc95f_TIMER1_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  typedef enum
  17      =5  {
  18      =5    TIM1_PRESSEL_FSYS_D12 = ((uint8_t)0x00), 
  19      =5    TIM1_PRESSEL_FSYS_D1 = ((uint8_t)0x01)   
  20      =5  } TIM1_PresSel_TypeDef;
  21      =5  
  22      =5  typedef enum
  23      =5  {
  24      =5    TIM1_MODE_TIMER = ((uint8_t)0x01),  
  25      =5    TIM1_MODE_COUNTER = ((uint8_t)0x02) 
  26      =5  } TIM1_CountMode_TypeDef;
  27      =5  
  28      =5  typedef enum
  29      =5  {
  30      =5    TIM1_WORK_MODE0 = ((uint8_t)0x00), 
  31      =5    TIM1_WORK_MODE1 = ((uint8_t)0x01), 
  32      =5    TIM1_WORK_MODE2 = ((uint8_t)0x02), 
  33      =5  } TIM1_WorkMode_TypeDef;
  34      =5  
  35      =5  
  36      =5  
  43      =5  #define TIM1_GetFlagStatus() (TF1)
  44      =5  
  45      =5  
  51      =5  #define TIM1_ClearFlag() (TF1 = 0)
  52      =5  
  53      =5  
  54      =5  void TIM1_DeInit(void);
  55      =5  void TIM1_TimeBaseInit(TIM1_PresSel_TypeDef TIM1_PrescalerSelection,
  56      =5                         TIM1_CountMode_TypeDef TIM1_CountMode);
  57      =5  void TIM1_WorkMode0Config(uint16_t TIM1_SetCounter);
  58      =5  void TIM1_WorkMode1Config(uint16_t TIM1_SetCounter);
  59      =5  void TIM1_WorkMode2Config(uint8_t TIM1_SetCounter);
  60      =5  void TIM1_Mode0SetReloadCounter(uint16_t TIM1_SetCounter);
  61      =5  void TIM1_Mode1SetReloadCounter(uint16_t TIM1_SetCounter);
  62      =5  void TIM1_Cmd(FunctionalState NewState);
  63      =5  void TIM1_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  64      =5  void TIM1_WorkModeConfig(TIM1_WorkMode_TypeDef TIM1_WorkMode, uint16_t TIM1_SetCounter);
  65      =5  
  66      =5  #endif
  67      =5  
  68      =5  
  18      =4  #include "sc95f_timer2.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_TIMER2_H_
  12      =5  #define _sc95f_TIMER2_H_
  13      =5  
  14      =5  #include "sc95f.H"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  typedef enum
  17      =5  {
  18      =5    TIM2_PRESSEL_FSYS_D12 = ((uint8_t)0x00), 
  19      =5    TIM2_PRESSEL_FSYS_D1 = ((uint8_t)0x01)   
  20      =5  } TIM2_PresSel_TypeDef;
  21      =5  
  22      =5  typedef enum
  23      =5  {
  24      =5    TIM2_MODE_TIMER = ((uint8_t)0x01),  
  25      =5    TIM2_MODE_COUNTER = ((uint8_t)0x02) 
  26      =5  } TIM2_CountMode_TypeDef;
  27      =5  
  28      =5  typedef enum
  29      =5  {
  30      =5    TIM2_COUNTDIRECTION_UP = ((uint8_t)0x00),     
  31      =5    TIM2_COUNTDIRECTION_DOWN_UP = ((uint8_t)0x10) 
  32      =5  } TIM2_CountDirection_TypeDef;
  33      =5  
  34      =5  typedef enum
  35      =5  {
  36      =5    TIM2_FLAG_TF2 = (uint8_t)0x80, 
  37      =5    TIM2_FLAG_EXF2 = (uint8_t)0x40 
  38      =5  } TIM2_Flag_TypeDef;
  39      =5  
  40      =5  typedef enum
  41      =5  {
  42      =5    TIM2_WORK_MODE0 = ((uint8_t)0x00), 
  43      =5    TIM2_WORK_MODE1 = ((uint8_t)0x01), 
  44      =5    TIM2_WORK_MODE3 = ((uint8_t)0x03), 
  45      =5  } TIM2_WorkMode_TypeDef;
  46      =5  
  47      =5  
  48      =5  
  49      =5  void TIM2_DeInit();
  50      =5  void TIM2_PrescalerSelection(TIM2_PresSel_TypeDef TIM2_PrescalerSelection);
  51      =5  void TIM2_TimeBaseInit(TIM2_PresSel_TypeDef TIM2_PrescalerSelection,
  52      =5                         TIM2_CountMode_TypeDef TIM2_CountMode,
  53      =5                         TIM2_CountDirection_TypeDef TIM2_CountDirection);
  54      =5  void TIM2_WorkMode0Config(uint16_t TIM2_SetCounter);
  55      =5  void TIM2_WorkMode1Config(uint16_t TIM2_SetCounter);
  56      =5  void TIM2_WorkMode3Config(uint16_t TIM2_SetCounter);
  57      =5  void TIM2_WorkModeConfig(TIM2_WorkMode_TypeDef TIM2_WorkMode, uint16_t TIM2_SetCounter);
  58      =5  void TIM2_SetEXEN2(FunctionalState NewState);
  59      =5  void TIM2_Cmd(FunctionalState NewState);
  60      =5  uint16_t TIM2_GetCapture(void);
  61      =5  void TIM2_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  62      =5  FlagStatus TIM2_GetFlagStatus(TIM2_Flag_TypeDef TIM2_Flag);
  63      =5  void TIM2_ClearFlag(TIM2_Flag_TypeDef TIM2_Flag);
  64      =5  
  65      =5  #endif
  66      =5  
  67      =5  
  19      =4  #include "sc95f_timer3.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_TIMER3_H_
  12      =5  #define _sc95f_TIMER3_H_
  13      =5  
  14      =5  #include "sc95f.H"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  typedef enum
  17      =5  {
  18      =5    TIM3_PRESSEL_FSYS_D12 = ((uint8_t)0x00), 
  19      =5    TIM3_PRESSEL_FSYS_D1 = ((uint8_t)0x01)   
  20      =5  } TIM3_PresSel_TypeDef;
  21      =5  
  22      =5  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx)
  28      =5  
  29      =5  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
  30      =5                  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined (SC95R751) || defined (SC95F7610B) || defined
             - (SC95F7619B) || defined(SC95FS52x)\
  31      =5                  || defined (SC95R602)  || defined (SC95R605) || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R
             -503)
  32      =5  typedef enum
  33      =5  {
  34      =5    TIM3_MODE_TIMER = ((uint8_t)0x01),  
  35      =5    TIM3_MODE_COUNTER = ((uint8_t)0x02) 
  36      =5  } TIM3_CountMode_TypeDef;
  37      =5  
  38      =5  typedef enum
  39      =5  {
  40      =5    TIM3_COUNTDIRECTION_UP = ((uint8_t)0x00),     
  41      =5    TIM3_COUNTDIRECTION_DOWN_UP = ((uint8_t)0x10) 
  42      =5  } TIM3_CountDirection_TypeDef;
  43      =5  
  44      =5  typedef enum
  45      =5  {
  46      =5    TIM3_FLAG_TF3 = (uint8_t)0x80, 
  47      =5    TIM3_FLAG_EXF3 = (uint8_t)0x40 
  48      =5  } TIM3_Flag_TypeDef;
  49      =5  
  50      =5  typedef enum
  51      =5  {
  52      =5    TIM3_WORK_MODE0 = ((uint8_t)0x00), 
  53      =5    TIM3_WORK_MODE1 = ((uint8_t)0x01), 
  54      =5    TIM3_WORK_MODE3 = ((uint8_t)0x03), 
  55      =5  } TIM3_WorkMode_TypeDef;
  56      =5  #endif
  57      =5  
  58      =5  void TIM3_DeInit();
  59      =5  void TIM3_PrescalerSelection(TIM3_PresSel_TypeDef TIM3_PrescalerSelection);
  60      =5  void TIM3_WorkMode1Config(uint16_t TIM3_SetCounter);
  61      =5  void TIM3_Cmd(FunctionalState NewState);
  62      =5  void TIM3_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  63      =5  FlagStatus TIM3_GetFlagStatus(TIM3_Flag_TypeDef TIM3_Flag);
  64      =5  void TIM3_ClearFlag(TIM3_Flag_TypeDef TIM3_Flag);
  65      =5  
  66      =5  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
  67      =5                  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined (SC95R751) || defined (SC95F7610B) || defined
             - (SC95F7619B) || defined(SC95FS52x)\
  68      =5                  || defined (SC95R602)  || defined (SC95R605) || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R
             -503)
  69      =5  void TIM3_TimeBaseInit(TIM3_CountMode_TypeDef TIM3_CountMode,
  70      =5                         TIM3_CountDirection_TypeDef TIM3_CountDirection);
  71      =5  void TIM3_WorkMode0Config(uint16_t TIM3_SetCounter);
  72      =5  void TIM3_WorkMode3Config(uint16_t TIM3_SetCounter);
  73      =5  void TIM3_WorkModeConfig(TIM3_WorkMode_TypeDef TIM3_WorkMode, uint16_t TIM3_SetCounter);
  74      =5  void TIM3_SetEXEN3(FunctionalState NewState);
  75      =5  #endif
  76      =5  
  77      =5  #endif
  78      =5  
  20      =4  #include "sc95f_timer4.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_TIMER4_H_
  12      =5  #define _sc95f_TIMER4_H_
  13      =5  
  14      =5  #include "sc95f.H"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  typedef enum
  17      =5  {
  18      =5    TIM4_PRESSEL_FSYS_D12 = ((uint8_t)0x00), 
  19      =5    TIM4_PRESSEL_FSYS_D1 = ((uint8_t)0x01)   
  20      =5  } TIM4_PresSel_TypeDef;
  21      =5  
  22      =5  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx)
  28      =5  
  29      =5  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
  30      =5                  || defined (SC95F8x1xB) || defined (SC95F7x1xB)  || defined (SC95R751) || defined (SC95F7610B) || define
             -d (SC95F7619B) || defined(SC95FS52x)\
  31      =5                  || defined (SC95R602)  || defined (SC95R605) || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R
             -503)
  32      =5  typedef enum
  33      =5  {
  34      =5    TIM4_MODE_TIMER = ((uint8_t)0x01),  
  35      =5    TIM4_MODE_COUNTER = ((uint8_t)0x02) 
  36      =5  } TIM4_CountMode_TypeDef;
  37      =5  
  38      =5  typedef enum
  39      =5  {
  40      =5    TIM4_COUNTDIRECTION_UP = ((uint8_t)0x00),     
  41      =5    TIM4_COUNTDIRECTION_DOWN_UP = ((uint8_t)0x10) 
  42      =5  } TIM4_CountDirection_TypeDef;
  43      =5  
  44      =5  typedef enum
  45      =5  {
  46      =5    TIM4_FLAG_TF4 = (uint8_t)0x80, 
  47      =5    TIM4_FLAG_EXF4 = (uint8_t)0x40 
  48      =5  } TIM4_Flag_TypeDef;
  49      =5  
  50      =5  typedef enum
  51      =5  {
  52      =5    TIM4_WORK_MODE0 = ((uint8_t)0x00), 
  53      =5    TIM4_WORK_MODE1 = ((uint8_t)0x01), 
  54      =5    TIM4_WORK_MODE3 = ((uint8_t)0x03), 
  55      =5  } TIM4_WorkMode_TypeDef;
  56      =5  #endif
  57      =5  
  58      =5  void TIM4_DeInit();
  59      =5  void TIM4_PrescalerSelection(TIM4_PresSel_TypeDef TIM4_PrescalerSelection);
  60      =5  void TIM4_WorkMode1Config(uint16_t TIM4_SetCounter);
  61      =5  void TIM4_Cmd(FunctionalState NewState);
  62      =5  void TIM4_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  63      =5  FlagStatus TIM4_GetFlagStatus(TIM4_Flag_TypeDef TIM4_Flag);
  64      =5  void TIM4_ClearFlag(TIM4_Flag_TypeDef TIM4_Flag);
  65      =5  
  66      =5  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
  67      =5                  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined (SC95R751) || defined (SC95F7610B) || defined
             - (SC95F7619B) || defined(SC95FS52x)\
  68      =5                  || defined (SC95R602)  || defined (SC95R605) || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R
             -503)
  69      =5  void TIM4_TimeBaseInit(TIM4_CountMode_TypeDef TIM4_CountMode,
  70      =5                         TIM4_CountDirection_TypeDef TIM4_CountDirection);
  71      =5  void TIM4_WorkMode0Config(uint16_t TIM4_SetCounter);
  72      =5  void TIM4_WorkMode3Config(uint16_t TIM4_SetCounter);
  73      =5  void TIM4_WorkModeConfig(TIM4_WorkMode_TypeDef TIM4_WorkMode, uint16_t TIM4_SetCounter);
  74      =5  void TIM4_SetEXEN4(FunctionalState NewState);
  75      =5  #endif
  76      =5  
  77      =5  #endif
  21      =4  #include "sc95f_adc.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_ADC_H_
  12      =5  #define _sc95f_ADC_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  #include "sc95f_option.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_OPTION_H_
  12      =6  #define _sc95f_OPTION_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  
  17      =6  typedef enum
  18      =6  {
  19      =6    SYSCLK_PRESSEL_FOSC_D1 = (uint8_t)0x00, 
  20      =6    SYSCLK_PRESSEL_FOSC_D2 = (uint8_t)0x10, 
  21      =6    SYSCLK_PRESSEL_FOSC_D4 = (uint8_t)0x20, 
  22      =6    SYSCLK_PRESSEL_FOSC_D8 = (uint8_t)0x30  
  23      =6  } SYSCLK_PresSel_TypeDef;
  24      =6  
  25      =6  
  26      =6  typedef enum
  27      =6  {
  28      =6    LVR_INVALID = (uint8_t)0x04, 
  29      =6    LVR_1_9V = (uint8_t)0x00,    
  30      =6    LVR_2_9V = (uint8_t)0x01,    
  31      =6    LVR_3_7V = (uint8_t)0x02,    
  32      =6    LVR_4_3V = (uint8_t)0x03     
  33      =6  } LVR_Config_TypeDef;
  34      =6  
  35      =6  
  36      =6  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx)
  45      =6  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
  46      =6                  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined (SC95R751) || defined (SC95F7610B) || defined
             - (SC95F7619B) || defined(SC95FS52x)\
  47      =6                  || defined (SC95R602)  || defined (SC95R605) || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R
             -503)
  48      =6  typedef enum
  49      =6  {
  50      =6    IAP_OPERATERANGE__LAST_0K_CODEREGION = (uint8_t)0x00, 
  51      =6    IAP_OPERATERANGE__LAST_1K_CODEREGION = (uint8_t)0x04, 
  52      =6    IAP_OPERATERANGE__LAST_2K_CODEREGION = (uint8_t)0x08, 
  53      =6    IAP_OPERATERANGE__ALL_CODEREGION = (uint8_t)0x0c      
  54      =6  } IAP_OperateRange_TypeDef;
  55      =6  #endif
  56      =6  
  57      =6  #if defined (SC95F8x6x) || defined (SC95F7x6x)  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined
             - (SC95R751)\
  58      =6                  || defined (SC95F7610B) || defined (SC95F7619B) || defined (SC95R602)  || defined (SC95R605) || defined(
             -SC95F8x7x) || defined(SC95F7x7x)\
  59      =6      || defined(SC95R503)
  60      =6  
  61      =6  typedef enum
  62      =6  {
  63      =6    ADC_VREF_VDD = 0x00,    
  64      =6    ADC_VREF_2_048V = 0x40,       
  65      =6    ADC_VREF_1_024V = 0x80, 
  66      =6    ADC_VREF_2_4V = 0xC0          
  67      =6  } ADC_Vref_TypeDef;
  68      =6  #else
  77      =6  
  78      =6  void OPTION_WDT_Cmd(FunctionalState NewState);
  79      =6  void OPTION_XTIPLL_Cmd(FunctionalState NewState);
  80      =6  void OPTION_SYSCLK_Init(SYSCLK_PresSel_TypeDef SYSCLK_PresSel);
  81      =6  void OPTION_LVR_Init(LVR_Config_TypeDef LVR_Config);
  82      =6  void OPTION_ADC_VrefConfig(ADC_Vref_TypeDef ADC_Vref);
  83      =6  void OPTION_IAP_SetOperateRange(IAP_OperateRange_TypeDef IAP_OperateRange);
  84      =6  void OPTION_JTG_Cmd(FunctionalState NewState);
  85      =6  
  86      =6  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx) ||  defined(SC95F8x2x) || defined(SC95F7
             -x2x) || defined(SC95FS52x)\
  87      =6      || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R503)
  90      =6  
  91      =6  #endif
  17      =5  
  18      =5  typedef enum
  19      =5  {
  20      =5    ADC_PRESSEL_3CLOCK = (uint8_t)0x10,  
  21      =5    ADC_PRESSEL_6CLOCK = (uint8_t)0x14,  
  22      =5    ADC_PRESSEL_16CLOCK = (uint8_t)0x18, 
  23      =5    ADC_PRESSEL_32CLOCK = (uint8_t)0x1c  
  24      =5  } ADC_PresSel_TypeDef;
  25      =5  
  26      =5  
  27      =5  typedef enum
  28      =5  {
  29      =5    ADC_Cycle_Null = 0x00 
  30      =5  } ADC_Cycle_TypeDef;
  31      =5  
  32      =5  
  33      =5  typedef enum
  34      =5  {
  35      =5    ADC_SamplesNum_FourTimes = 0x04,                      
  36      =5    ADC_SamplesNum_SixTimes = 0x06,                               
  37      =5    ADC_SamplesNum_EightTimes = 0x08,                     
  38      =5    ADC_SamplesNum_TenTimes = 0x0A,                               
  39      =5  } ADC_SamplesNum_TypeDef;
  40      =5  
  41      =5  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx) || defined(SC95F8x3x) || defined(SC95F7x
             -3x) || defined (SC95F8x6x) || defined (SC95F7x6x)\
  42      =5                  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined (SC95R602)  || defined (SC95R605)
  43      =5  
  44      =5  typedef enum
  45      =5  {
  46      =5    ADC_CHANNEL_0 = (uint8_t)0x00,     
  47      =5    ADC_CHANNEL_1 = (uint8_t)0x01,     
  48      =5    ADC_CHANNEL_2 = (uint8_t)0x02,     
  49      =5    ADC_CHANNEL_3 = (uint8_t)0x03,     
  50      =5    ADC_CHANNEL_4 = (uint8_t)0x04,     
  51      =5    ADC_CHANNEL_5 = (uint8_t)0x05,     
  52      =5    ADC_CHANNEL_6 = (uint8_t)0x06,     
  53      =5    ADC_CHANNEL_7 = (uint8_t)0x07,     
  54      =5    ADC_CHANNEL_8 = (uint8_t)0x08,     
  55      =5    ADC_CHANNEL_9 = (uint8_t)0x09,     
  56      =5    ADC_CHANNEL_10 = (uint8_t)0x0A,    
  57      =5    ADC_CHANNEL_11 = (uint8_t)0x0B,    
  58      =5    ADC_CHANNEL_12 = (uint8_t)0x0C,    
  59      =5    ADC_CHANNEL_13 = (uint8_t)0x0D,    
  60      =5    ADC_CHANNEL_14 = (uint8_t)0x0E,    
  61      =5    ADC_CHANNEL_15 = (uint8_t)0x0F,    
  62      =5    ADC_CHANNEL_VDD_D4 = (uint8_t)0x1f 
  63      =5  } ADC_Channel_TypeDef;
  64      =5  
  65      =5  
  66      =5  typedef enum
  67      =5  {
  68      =5    ADC_EAIN_0 = (uint16_t)0x0001,  
  69      =5    ADC_EAIN_1 = (uint16_t)0x0002,  
  70      =5    ADC_EAIN_2 = (uint16_t)0x0004,  
  71      =5    ADC_EAIN_3 = (uint16_t)0x0008,  
  72      =5    ADC_EAIN_4 = (uint16_t)0x0010,  
  73      =5    ADC_EAIN_5 = (uint16_t)0x0020,  
  74      =5    ADC_EAIN_6 = (uint16_t)0x0040,  
  75      =5    ADC_EAIN_7 = (uint16_t)0x0080,  
  76      =5    ADC_EAIN_8 = (uint16_t)0x0100,  
  77      =5    ADC_EAIN_9 = (uint16_t)0x0200,  
  78      =5    ADC_EAIN_10 = (uint16_t)0x0400, 
  79      =5    ADC_EAIN_11 = (uint16_t)0x0800, 
  80      =5    ADC_EAIN_12 = (uint16_t)0x1000, 
  81      =5    ADC_EAIN_13 = (uint16_t)0x2000, 
  82      =5    ADC_EAIN_14 = (uint16_t)0x4000, 
  83      =5    ADC_EAIN_15 = (uint16_t)0x8000  
  84      =5  } ADC_EAIN_TypeDef;
  85      =5  #endif
  86      =5  
  87      =5  #if defined(SC95F8x7x) || defined(SC95F7x7x) || defined(SC95R503) 
 123      =5  
 124      =5  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95FS52x)
 156      =5  
 157      =5  #if defined(SC95R751)
 191      =5  
 192      =5  #if defined(SC95F7610B)
 228      =5  
 229      =5  
 230      =5  #if defined(SC95F7619B)
 265      =5  
 266      =5  
 272      =5  #define ADC_StartConversion() SET_BIT(ADCCON,0X40)
 273      =5  
 274      =5  
 282      =5  #define ADC_ITConfig(NewState,Priority)                                                                         \
 283      =5                                          do{                                                                                                                                     \
 284      =5                                                          EADC = (bit)NewState;                                                                   \
 285      =5                                                          IPADC = (bit)Priority;                                                                  \
 286      =5                                          }while(0)
 287      =5  
 288      =5  
 295      =5  #define ADC_GetFlagStatus() ((READ_BIT(ADCCON,0x20)) ? (SET):(RESET))
 296      =5  
 297      =5  
 303      =5  #define ADC_ClearFlag() CLEAR_BIT(ADCCON,0x20)
 304      =5  
 305      =5  void ADC_DeInit(void);
 306      =5  void ADC_Init(ADC_PresSel_TypeDef ADC_PrescalerSelection, ADC_Cycle_TypeDef ADC_Cycle);
 307      =5  void ADC_ChannelConfig(ADC_Channel_TypeDef ADC_Channel, FunctionalState NewState);
 308      =5  void ADC_EAINConfig(uint16_t ADC_EAIN_Select, FunctionalState NewState);
 309      =5  void ADC_Cmd(FunctionalState NewState);
 310      =5  uint16_t ADC_GetConversionValue(void);
 311      =5  void ADC_VrefConfig(ADC_Vref_TypeDef ADC_Vref);
 312      =5  uint16_t ADC_GetConversionAverageValue(ADC_SamplesNum_TypeDef ADC_SamplesNum);
 313      =5  
 314      =5  #endif
 315      =5  
 316      =5  
  22      =4  #include "sc95f_btm.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  #ifndef _sc95f_BTM_H_
  11      =5  #define _sc95f_BTM_H_
  12      =5  
  13      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  14      =5  
  15      =5  
  16      =5  typedef enum
  17      =5  {
  18      =5    BTM_TIMEBASE_15_625MS = (uint8_t)0x00, 
  19      =5    BTM_TIMEBASE_31_25MS = (uint8_t)0x01,  
  20      =5    BTM_TIMEBASE_62_5MS = (uint8_t)0x02,   
  21      =5    BTM_TIMEBASE_125MS = (uint8_t)0x03,    
  22      =5    BTM_TIMEBASE_250MS = (uint8_t)0x04,    
  23      =5    BTM_TIMEBASE_500MS = (uint8_t)0x05,    
  24      =5    BTM_TIMEBASE_1S = (uint8_t)0x06,       
  25      =5    BTM_TIMEBASE_2S = (uint8_t)0x07,       
  26      =5    BTM_TIMEBASE_4S = (uint8_t)0x08,       
  27      =5    BTM_TIMEBASE_8S = (uint8_t)0x09,       
  28      =5    BTM_TIMEBASE_16S = (uint8_t)0x0a,      
  29      =5    BTM_TIMEBASE_32S = (uint8_t)0x0b       
  30      =5  } BTM_Timebase_TypeDef;
  31      =5  
  32      =5  
  33      =5  
  39      =5  #define BTM_DeInit() CLEAR_REG(BTMCON)
  40      =5  
  41      =5  
  48      =5  #define BTM_GetFlagStatus() ((READ_BIT(BTMCON,0x40)) ? (SET):(RESET))
  49      =5  
  50      =5  
  56      =5  #define BTM_ClearFlag() CLEAR_BIT(BTMCON,0x40)
  57      =5  
  58      =5  void BTM_Init(BTM_Timebase_TypeDef BTM_Timebase);
  59      =5  void BTM_Cmd(FunctionalState NewState);
  60      =5  void BTM_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  61      =5  
  62      =5  #endif
  63      =5  
  64      =5  
  23      =4  #include "sc95f_pwm.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_PWM_H_
  12      =5  #define _sc95f_PWM_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  #if defined(SC95F8x1x) || defined(SC95F7x1x)
  77      =5  
  78      =5  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95FS52x)
 141      =5  
 142      =5  #if defined(SC95FWxx)
 249      =5  
 250      =5  #if defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F8x6x) || defined (SC95F7x6x)  || defined (SC
             -95F8x1xB) || defined (SC95F7x1xB)\
 251      =5           || defined (SC95R602)  || defined (SC95R605) || defined (SC95F8x7x) || defined (SC95F7x7x)|| defined(SC9
             -5R503)
 252      =5  
 253      =5  #if defined (SC95F8x7x) || defined (SC95F7x7x)|| defined(SC95R503)
 265      =5  
 266      =5  typedef enum
 267      =5  {
 268      =5    PWM0_PRESSEL_FHRC_D1 = (uint8_t)0x00, 
 269      =5    PWM0_PRESSEL_FHRC_D2 = (uint8_t)0x10, 
 270      =5    PWM0_PRESSEL_FHRC_D4 = (uint8_t)0x20, 
 271      =5    PWM0_PRESSEL_FHRC_D8 = (uint8_t)0x30, 
 272      =5    PWM2_PRESSEL_FHRC_D1 = (uint8_t)0x02, 
 273      =5    PWM3_PRESSEL_FHRC_D1 = (uint8_t)0x03, 
 274      =5    PWM4_PRESSEL_FHRC_D1 = (uint8_t)0x04, 
 275      =5  } PWM_PresSel_TypeDef;
 276      =5  #endif
 277      =5  
 278      =5  
 279      =5  typedef enum
 280      =5  {
 281      =5    PWM00 = (uint8_t)0x00, 
 282      =5    PWM01 = (uint8_t)0x01, 
 283      =5    PWM02 = (uint8_t)0x02, 
 284      =5    PWM03 = (uint8_t)0x03, 
 285      =5    PWM04 = (uint8_t)0x04, 
 286      =5    PWM05 = (uint8_t)0x05, 
 287      =5    PWM06 = (uint8_t)0x06, 
 288      =5    PWM07 = (uint8_t)0x07, 
 289      =5    PWM20 = (uint8_t)0x20, 
 290      =5    PWM21 = (uint8_t)0x21, 
 291      =5    PWM30 = (uint8_t)0x32, 
 292      =5    PWM31 = (uint8_t)0x33, 
 293      =5    PWM40 = (uint8_t)0x44, 
 294      =5    PWM41 = (uint8_t)0x45, 
 295      =5  } PWM_OutputPin_TypeDef;
 296      =5  
 297      =5  
 298      =5  typedef enum
 299      =5  {
 300      =5    PWM00PWM01 = (uint8_t)0x00, 
 301      =5    PWM02PWM03 = (uint8_t)0x02, 
 302      =5    PWM04PWM05 = (uint8_t)0x04, 
 303      =5    PWM06PWM07 = (uint8_t)0x06  
 304      =5  } PWM_ComplementaryOutputPin_TypeDef;
 305      =5  
 306      =5  
 307      =5  typedef enum
 308      =5  {
 309      =5    PWM0_Edge_Aligned_Mode = (uint8_t)0x00,     
 310      =5    PWM0_Center_Alignment_Mode = (uint8_t)0x01, 
 311      =5  } PWM_Aligned_Mode_TypeDef;
 312      =5  
 313      =5  
 314      =5  typedef enum
 315      =5  {
 316      =5    PWM0_Latch_Mode = ((uint8_t)0x00),    
 317      =5    PWM0_Immediate_Mode = ((uint8_t)0x20) 
 318      =5  } PWM_FaultDetectionMode_TypeDef;
 319      =5  
 320      =5  
 321      =5  typedef enum
 322      =5  {
 323      =5    PWM0_FaultDetectionVoltage_Low = ((uint8_t)0x00), 
 324      =5    PWM0_FaultDetectionVoltage_high = ((uint8_t)0x10) 
 325      =5  } PWM_FaultDetectionVoltageSelect_TypeDef;
 326      =5  
 327      =5  
 328      =5  typedef enum
 329      =5  {
 330      =5    PWM0_WaveFilteringTime_0us = ((uint8_t)0x00), 
 331      =5    PWM0_WaveFilteringTime_1us = ((uint8_t)0x01), 
 332      =5    PWM0_WaveFilteringTime_4us = ((uint8_t)0x02), 
 333      =5    PWM0_WaveFilteringTime_16us = ((uint8_t)0x03) 
 334      =5  } PWM_FaultDetectionWaveFilteringTime_TypeDef;
 335      =5  
 336      =5  
 337      =5  typedef enum
 338      =5  {
 339      =5    PWM0_Type = (uint8_t)0x00, 
 340      =5    PWM2_Type = (uint8_t)0x02, 
 341      =5    PWM3_Type = (uint8_t)0x03, 
 342      =5    PWM4_Type = (uint8_t)0x04, 
 343      =5  } PWM_Type_TypeDef;
 344      =5  #endif
 345      =5  
 346      =5  #if defined (SC95R751)
 414      =5  
 415      =5  #if defined(SC95F7610B)
 466      =5  
 467      =5  #if defined(SC95F7619B)
 517      =5  
 518      =5  
 519      =5  typedef enum
 520      =5  {
 521      =5    PWM_OUTPUTSTATE_DISABLE = ((uint8_t)0x00), 
 522      =5    PWM_OUTPUTSTATE_ENABLE = ((uint8_t)0x01)   
 523      =5  } PWM_OutputState_TypeDef;
 524      =5  
 525      =5  
 526      =5  typedef enum
 527      =5  {
 528      =5    PWM_POLARITY_NON_INVERT = ((uint8_t)0x00), 
 529      =5    PWM_POLARITY_INVERT = ((uint8_t)0x01)      
 530      =5  } PWM_Polarity_TypeDef;
 531      =5  
 532      =5  
 533      =5  typedef enum
 534      =5  {
 535      =5    PWM_DutyChange_Up = (uint8_t)0x01,            
 536      =5          PWM_DutyChange_Dowm = (uint8_t)0x00,    
 537      =5  } PWM_DutyChange_TypeDef;
 538      =5  
 539      =5  #if defined(SC95FWxx) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F8x6x) || defined (SC95F
             -7x6x)\
 540      =5                  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined (SC95R751) || defined (SC95F7610B) || defined
             - (SC95F7619B)\
 541      =5                  || defined (SC95R602)  || defined (SC95R605) || defined (SC95F8x7x) || defined (SC95F7x7x)|| defined(SC9
             -5R503)
 542      =5  
 543      =5  void PWM_CmdEX(PWM_Type_TypeDef PWM_Type, FunctionalState NewState);
 544      =5  FlagStatus PWM_GetFlagStatusEX(PWM_Type_TypeDef PWM_Type);
 545      =5  void PWM_ClearFlagEX(PWM_Type_TypeDef PWM_Type);
 546      =5  void PWM_IndependentModeConfigEX(PWM_OutputPin_TypeDef PWM_OutputPin, uint16_t PWM_DutyCycle,
 547      =5                                   PWM_OutputState_TypeDef PWM_OutputState);
 548      =5  void PWM_ComplementaryModeConfigEX(PWM_ComplementaryOutputPin_TypeDef PWM_ComplementaryOutputPin,
 549      =5                                     uint16_t PWM_DutyCycle,
 550      =5                                     PWM_OutputState_TypeDef PWM_OutputState);
 551      =5  
 552      =5  void PWM_DeadTimeConfigEX(PWM_Type_TypeDef PWM_Type, uint8_t PWM_RisingDeadTime, uint8_t PWM_FallingDeadTi
             -me);
 553      =5  #if !defined (SC95F7610B) && !defined (SC95F7619B)
 554      =5  FlagStatus PWM_GetFaultDetectionFlagStatusEX(PWM_Type_TypeDef PWM_Type);
 555      =5  void PWM_ClearFaultDetectionFlagEX(PWM_Type_TypeDef PWM_Type);
 556      =5  void PWM_FaultDetectionConfigEX(PWM_Type_TypeDef PWM_Type, FunctionalState NewState);
 557      =5  void PWM_FaultDetectionModeConfigEX(PWM_Type_TypeDef PWM_Type,
 558      =5                                      PWM_FaultDetectionMode_TypeDef FaultDetectionMode,
 559      =5                                      PWM_FaultDetectionVoltageSelect_TypeDef FaultDetectionVoltageSelect,
 560      =5                                      PWM_FaultDetectionWaveFilteringTime_TypeDef FaultDetectionWaveFilterin
             -gTime);
 561      =5  #endif
 562      =5  void PWM_ITConfigEX(PWM_Type_TypeDef PWM_Type, FunctionalState NewState, PriorityStatus Priority);
 563      =5  #endif
 564      =5  
 565      =5  void PWM_DeInit(void);
 566      =5  void PWM_Init(PWM_PresSel_TypeDef PWM_PresSel, uint16_t PWM_Period);
 567      =5  void PWM_OutputStateConfig(uint8_t PWM_OutputPin, PWM_OutputState_TypeDef PWM_OutputState);
 568      =5  void PWM_PolarityConfig(uint8_t PWM_OutputPin, PWM_Polarity_TypeDef PWM_Polarity);
 569      =5  void PWM_IndependentModeConfig(PWM_OutputPin_TypeDef PWM_OutputPin, uint16_t PWM_DutyCycle);
 570      =5  void PWM_ComplementaryModeConfig(PWM_ComplementaryOutputPin_TypeDef PWM_ComplementaryOutputPin,
 571      =5                                   uint16_t PWM_DutyCycle);
 572      =5  void PWM_DeadTimeConfig(uint8_t PWM_RisingDeadTime, uint8_t PWM_fallingDeadTime);
 573      =5  void PWM_Cmd(FunctionalState NewState);
 574      =5  void PWM_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 575      =5  
 576      =5  void PWM_Aligned_Mode_Select(PWM_Aligned_Mode_TypeDef PWM_Aligned_Mode);
 577      =5  FlagStatus PWM_GetFlagStatus(void);
 578      =5  void PWM_ClearFlag(void);
 579      =5  #if !defined (SC95F7610B) && !defined (SC95F7619B)
 580      =5  void PWM_ClearFaultDetectionFlag(void);
 581      =5  void PWM_FaultDetectionConfig(FunctionalState NewState);
 582      =5  void PWM_FaultDetectionModeConfig(PWM_FaultDetectionMode_TypeDef FaultDetectionMode,
 583      =5                                    PWM_FaultDetectionVoltageSelect_TypeDef FaultDetectionVoltageSelect,
 584      =5                                    PWM_FaultDetectionWaveFilteringTime_TypeDef FaultDetectionWaveFilteringT
             -ime);
 585      =5  ErrorStatus PWM_IndependentMode_DutyChange(PWM_OutputPin_TypeDef PWM_OutputPin, PWM_DutyChange_TypeDef Cha
             -nge_Direction, uint16_t DutyIncremental);
 586      =5  ErrorStatus PWM_ComplementaryMode_DutyChange(PWM_ComplementaryOutputPin_TypeDef PWM_ComplementaryOutputPin
             -,PWM_DutyChange_TypeDef Change_Direction, uint16_t DutyIncremental);
 587      =5  
 588      =5  FlagStatus PWM_GetFaultDetectionFlagStatus(void);
 589      =5  #endif
 590      =5  #endif
 591      =5  
 592      =5  
  24      =4  #include "sc95f_int.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_INT_H_
  12      =5  #define _sc95f_INT_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  
  17      =5  typedef enum
  18      =5  {
  19      =5    INT_TRIGGER_RISE_ONLY = (uint8_t)0x01, 
  20      =5    INT_TRIGGER_FALL_ONLY = (uint8_t)0x02, 
  21      =5    INT_TRIGGER_RISE_FALL = (uint8_t)0x03, 
  22      =5    INT_TRIGGER_DISABLE = (uint8_t)0x04    
  23      =5  } INT_TriggerMode_Typedef;
  24      =5  
  25      =5  
  26      =5  typedef enum
  27      =5  {
  28      =5    INT0 = (uint8_t)0x00, 
  29      =5    INT1 = (uint8_t)0x01, 
  30      =5    INT2 = (uint8_t)0x02  
  31      =5  } INTx_Typedef;
  32      =5  
  33      =5  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx) || defined(SC95F8x3x) || defined(SC95F7x
             -3x)\
  34      =5                  || defined (SC95F8x6x) || defined (SC95F7x6x) || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined
             - (SC95F7619B)\
  35      =5                  || defined (SC95R602)  || defined (SC95R605)
  36      =5  
  37      =5  typedef enum
  38      =5  {
  39      =5    INT04 = (uint8_t)0x10, 
  40      =5    INT05 = (uint8_t)0x20, 
  41      =5    INT06 = (uint8_t)0x40, 
  42      =5    INT07 = (uint8_t)0x80  
  43      =5  } INT0x_Typedef;
  44      =5  
  45      =5  
  46      =5  typedef enum
  47      =5  {
  48      =5    INT10 = (uint8_t)0x01, 
  49      =5    INT11 = (uint8_t)0x02, 
  50      =5    INT12 = (uint8_t)0x04, 
  51      =5    INT13 = (uint8_t)0x08, 
  52      =5    INT14 = (uint8_t)0x10, 
  53      =5    INT15 = (uint8_t)0x20, 
  54      =5    INT16 = (uint8_t)0x40, 
  55      =5    INT17 = (uint8_t)0x80  
  56      =5  } INT1x_Typedef;
  57      =5  
  58      =5  
  59      =5  typedef enum
  60      =5  {
  61      =5    INT20 = (uint8_t)0x01, 
  62      =5    INT21 = (uint8_t)0x02, 
  63      =5    INT22 = (uint8_t)0x04, 
  64      =5    INT23 = (uint8_t)0x08  
  65      =5  } INT2x_Typedef;
  66      =5  #endif
  67      =5  
  68      =5  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95FS52x) || defined (SC95F8x7x) || defined (SC95
             -F7x7x) || defined(SC95R503)
  97      =5  
  98      =5  #if defined (SC95R751)
 118      =5  
 119      =5  #if defined (SC95F7610B)
 145      =5  
 146      =5  
 147      =5  void INT_DeInit(INTx_Typedef INTx);
 148      =5  void INT0_SetTriggerMode(uint8_t INT0x, INT_TriggerMode_Typedef TriggerMode);
 149      =5  void INT1_SetTriggerMode(uint8_t INT1x, INT_TriggerMode_Typedef TriggerMode);
 150      =5  #if !defined (SC95R751)
 151      =5  void INT2_SetTriggerMode(uint8_t INT2x, INT_TriggerMode_Typedef TriggerMode);
 152      =5  #endif
 153      =5  void INT0_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 154      =5  void INT1_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 155      =5  #if !defined (SC95R751)
 156      =5  void INT2_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 157      =5  #endif
 158      =5  
 159      =5  #endif
 160      =5  
 161      =5  
  25      =4  #include "sc95f_uart0.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  #ifndef _sc95f_UART0_H_
  11      =5  #define _sc95f_UART0_H_
  12      =5  
  13      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  14      =5  
  15      =5  #if !defined (SC95R751)
  16      =5  
  17      =5  #define UART0_BaudRate_FsysDIV12 0X00 
  18      =5  #define UART0_BaudRate_FsysDIV4 0X01  
  19      =5  
  20      =5  typedef enum
  21      =5  {
  22      =5    UART0_CLOCK_TIMER1 = (uint8_t)0X00, 
  23      =5    UART0_CLOCK_TIMER2 = (uint8_t)0X30  
  24      =5  } UART0_Clock_Typedef;
  25      =5  
  26      =5  typedef enum
  27      =5  {
  28      =5    UART0_Mode_8B = 0X00,  
  29      =5    UART0_Mode_10B = 0X40, 
  30      =5    UART0_Mode_11B = 0XC0  
  31      =5  } UART0_Mode_Typedef;
  32      =5  
  33      =5  typedef enum
  34      =5  {
  35      =5    UART0_RX_ENABLE = 0x10, 
  36      =5    UART0_RX_DISABLE = 0x00 
  37      =5  } UART0_RX_Typedef;
  38      =5  
  39      =5  typedef enum
  40      =5  {
  41      =5    UART0_FLAG_RI = 0X01, 
  42      =5    UART0_FLAG_TI = 0X02  
  43      =5  } UART0_Flag_Typedef;
  44      =5  
  45      =5  typedef enum
  46      =5  {
  47      =5    UART0_STATE_READY = 0x00,   
  48      =5    UART0_STATE_BUSY = 0x01,    
  49      =5    UART0_STATE_ERROR = 0x02,   
  50      =5    UART0_STATE_TIMEOUT = 0x03  
  51      =5  } UART0_StatusTypeDef;
  52      =5  
  53      =5  typedef struct __UART0_HandleInfoDef
  54      =5  {
  55      =5    union
  56      =5    {
  57      =5      uint8_t* Size_u8;             
  58      =5      uint16_t* Size_u16;           
  59      =5    } pTxBuffPtr;                                                                         
  60      =5    uint8_t TxXferSize;             
  61      =5    uint8_t TxXferCount;            
  62      =5    union
  63      =5    {
  64      =5      uint8_t* Size_u8;              
  65      =5      uint16_t* Size_u16;           
  66      =5    } pRxBuffPtr;                                                                         
  67      =5    uint8_t RxXferSize;              
  68      =5    uint8_t RxXferCount;              
  69      =5    UART0_StatusTypeDef TxState;      
  70      =5    UART0_StatusTypeDef RxState;      
  71      =5  } UART0_HandleInfoDef;
  72      =5  
  73      =5  
  74      =5  
  82      =5  #define UART0_GetFlagStatus(UART0_Flag) ((UART0_Flag == UART0_FLAG_TI) ? (TI):(RI))
  83      =5  
  84      =5  
  91      =5  #define UART0_ClearFlag(UART0_Flag) CLEAR_BIT(SCON,UART0_Flag)
  92      =5  
  93      =5  void UART0_DeInit(void);
  94      =5  void UART0_Init(uint32_t Uart0Fsys, uint32_t BaudRate, UART0_Mode_Typedef Mode,
  95      =5                  UART0_Clock_Typedef ClockMode, UART0_RX_Typedef RxMode);
  96      =5  void UART0_SendData8(uint8_t Data);
  97      =5  uint8_t UART0_ReceiveData8(void);
  98      =5  void UART0_SendData9(uint16_t Data);
  99      =5  uint16_t UART0_ReceiveData9(void);
 100      =5  void UART0_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 101      =5  
 102      =5  StatusTypeDef UART0_Transmit(UART0_HandleInfoDef* UART_HANDLE, uint8_t* pData, uint8_t Size, uint32_t Time
             -out);
 103      =5  StatusTypeDef UART0_Transmit_IT(UART0_HandleInfoDef* UART_HANDLE, uint8_t* pData, uint8_t Size);
 104      =5  StatusTypeDef UART0_Transmit_IRQHandler(UART0_HandleInfoDef* UART_HANDLE);
 105      =5  
 106      =5  StatusTypeDef UART0_Receive(UART0_HandleInfoDef* UART_HANDLE, uint8_t* pData, uint8_t Size, uint32_t Timeo
             -ut);
 107      =5  StatusTypeDef UART0_Receive_IT(UART0_HandleInfoDef* UART_HANDLE, uint8_t* pData, uint8_t Size);
 108      =5  StatusTypeDef UART0_Receive_IRQHandler(UART0_HandleInfoDef* UART_HANDLE);
 109      =5  
 110      =5  #endif
 111      =5  #endif
 112      =5  
  26      =4  #include "sc95f_usci0.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_USCI0_H_
  12      =5  #define _sc95f_USCI0_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  #define USCI0_UART_BaudRate_FsysDIV12 0X00 
  17      =5  #define USCI0_UART_BaudRate_FsysDIV4 0X01  
  18      =5  
  19      =5  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
  20      =5          || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined(SC95FS52x) || defined (SC95R602)  || defined (
             -SC95R605)
  21      =5  typedef enum
  22      =5  {
  23      =5    USCI0_Mode_SC = (uint8_t)0x00,  
  24      =5    USCI0_Mode_SPI = (uint8_t)0x01, 
  25      =5    USCI0_Mode_TWI = (uint8_t)0x02, 
  26      =5    USCI0_Mode_UART = (uint8_t)0x03 
  27      =5  } USCI0_CommunicationMode_TypeDef;
  28      =5  #else
  36      =5  
  37      =5  typedef enum
  38      =5  {
  39      =5    USCI0_SPI_FIRSTBIT_MSB = (uint8_t)0x00, 
  40      =5    USCI0_SPI_FIRSTBIT_LSB = (uint8_t)0x04  
  41      =5  } USCI0_SPI_FirstBit_TypeDef;
  42      =5  
  43      =5  typedef enum
  44      =5  {
  45      =5    USCI0_SPI_BAUDRATEPRESCALER_1 = (uint8_t)0x00,  
  46      =5    USCI0_SPI_BAUDRATEPRESCALER_2 = (uint8_t)0x01,  
  47      =5    USCI0_SPI_BAUDRATEPRESCALER_4 = (uint8_t)0x02,  
  48      =5    USCI0_SPI_BAUDRATEPRESCALER_8 = (uint8_t)0x03,  
  49      =5    USCI0_SPI_BAUDRATEPRESCALER_16 = (uint8_t)0x04, 
  50      =5    USCI0_SPI_BAUDRATEPRESCALER_32 = (uint8_t)0x05, 
  51      =5    USCI0_SPI_BAUDRATEPRESCALER_64 = (uint8_t)0x06, 
  52      =5    USCI0_SPI_BAUDRATEPRESCALER_128 = (uint8_t)0x07 
  53      =5  } USCI0_SPI_BaudRatePrescaler_TypeDef;
  54      =5  
  55      =5  typedef enum
  56      =5  {
  57      =5    USCI0_SPI_MODE_MASTER = (uint8_t)0x20, 
  58      =5    USCI0_SPI_MODE_SLAVE = (uint8_t)0x00   
  59      =5  } USCI0_SPI_Mode_TypeDef;
  60      =5  
  61      =5  typedef enum
  62      =5  {
  63      =5    USCI0_SPI_CLOCKPOLARITY_LOW = (uint8_t)0x00, 
  64      =5    USCI0_SPI_CLOCKPOLARITY_HIGH = (uint8_t)0x10 
  65      =5  } USCI0_SPI_ClockPolarity_TypeDef;
  66      =5  
  67      =5  typedef enum
  68      =5  {
  69      =5    USCI0_SPI_CLOCKPHASE_1EDGE = (uint8_t)0x00, 
  70      =5    USCI0_SPI_CLOCKPHASE_2EDGE = (uint8_t)0x08  
  71      =5  } USCI0_SPI_ClockPhase_TypeDef;
  72      =5  
  73      =5  typedef enum
  74      =5  {
  75      =5    USCI0_SPI_TXE_DISINT = (uint8_t)0x00, 
  76      =5    USCI0_SPI_TXE_ENINT = (uint8_t)0x01   
  77      =5  } USCI0_SPI_TXE_INT_TypeDef;
  78      =5  
  79      =5  typedef enum
  80      =5  {
  81      =5    USCI0_SPI_DATA8 = (uint8_t)0x00, 
  82      =5    USCI0_SPI_DATA16 = (uint8_t)0x02 
  83      =5  } USCI0_TransmissionMode_TypeDef;
  84      =5  
  85      =5  typedef enum
  86      =5  {
  87      =5    USCI0_TWI_1024 = (uint8_t)0x00, 
  88      =5    USCI0_TWI_512 = (uint8_t)0x01,  
  89      =5    USCI0_TWI_256 = (uint8_t)0x02,  
  90      =5    USCI0_TWI_128 = (uint8_t)0x03,  
  91      =5    USCI0_TWI_64 = (uint8_t)0x04,   
  92      =5    USCI0_TWI_32 = (uint8_t)0x05,   
  93      =5    USCI0_TWI_16 = (uint8_t)0x06,   
  94      =5  } USCI0_TWI_MasterCommunicationRate_TypeDef;
  95      =5  
  96      =5  typedef enum
  97      =5  {
  98      =5    
  99      =5    USCI0_TWI_SlaveIdle = 0x00,           
 100      =5    USCI0_TWI_SlaveReceivedaAddress = 0x01,
 101      =5    USCI0_TWI_SlaveReceivedaData = 0x02,
 102      =5    USCI0_TWI_SlaveSendData = 0x03,
 103      =5    USCI0_TWI_SlaveReceivedaUACK = 0x04,
 104      =5    USCI0_TWI_SlaveDisableACK = 0x05,
 105      =5    USCI0_TWI_SlaveAddressError = 0x06,
 106      =5    
 107      =5    USCI0_TWI_MasterIdle = 0x00,          
 108      =5    USCI0_TWI_MasterSendAddress = 0x01,
 109      =5    USCI0_TWI_MasterSendData = 0x02,
 110      =5    USCI0_TWI_MasterReceivedaData = 0x03,
 111      =5    USCI0_TWI_MasterReceivedaUACK = 0x04,
 112      =5  } USCI0_TWIState_TypeDef;
 113      =5  
 114      =5  typedef enum
 115      =5  {
 116      =5    USCI0_UART_Mode_8B = 0X00,  
 117      =5    USCI0_UART_Mode_10B = 0X40, 
 118      =5    USCI0_UART_Mode_11B = 0X80  
 119      =5  } USCI0_UART_Mode_TypeDef;
 120      =5  
 121      =5  typedef enum
 122      =5  {
 123      =5    USCI0_UART_RX_ENABLE = 0X10, 
 124      =5    USCI0_UART_RX_DISABLE = 0X00 
 125      =5  } USCI0_UART_RX_TypeDef;
 126      =5  
 127      =5  typedef enum
 128      =5  {
 129      =5    USCI0_SPI_FLAG_SPIF = (uint8_t)0x80, 
 130      =5    USCI0_SPI_FLAG_WCOL = (uint8_t)0x40, 
 131      =5    USCI0_SPI_FLAG_TXE = (uint8_t)0x08,  
 132      =5    USCI0_TWI_FLAG_TWIF = (uint8_t)0x40, 
 133      =5    USCI0_TWI_FLAG_GCA = (uint8_t)0x10,  
 134      =5    USCI0_TWI_FLAG_MSTR = (uint8_t)0x20, 
 135      =5    USCI0_TWI_FLAG_TXRXnE = (uint8_t)0x80,
 136      =5    USCI0_UART_FLAG_RI = (uint8_t)0x01, 
 137      =5    USCI0_UART_FLAG_TI = (uint8_t)0x02, 
 138      =5  } USCI0_Flag_TypeDef;
 139      =5  
 140      =5  typedef enum
 141      =5  {
 142      =5    USCI0_TWI_Write = 0x00, 
 143      =5    USCI0_TWI_Read = 0x01,  
 144      =5  } USCI0_TWI_RWType;
 145      =5  
 146      =5  typedef enum
 147      =5  {
 148      =5    USCI0_STATE_READY = 0x00,   
 149      =5    USCI0_STATE_BUSY = 0x01,    
 150      =5    USCI0_STATE_ERROR = 0x02,   
 151      =5    USCI0_STATE_TIMEOUT = 0x03,  
 152      =5    USCI0_STATE_WAIT = 0x04,   
 153      =5  } USCI0_StatusTypeDef;
 154      =5  
 155      =5  typedef struct __USCI0_HandleInfoDef
 156      =5  {
 157      =5    union
 158      =5    {
 159      =5      uint8_t* Size_u8;              
 160      =5      uint16_t* Size_u16;           
 161      =5    } pTxBuffPtr;
 162      =5    uint8_t TxXferSize;              
 163      =5    uint8_t TxXferCount;            
 164      =5    union
 165      =5    {
 166      =5      uint8_t* Size_u8;              
 167      =5      uint16_t* Size_u16;           
 168      =5    } pRxBuffPtr;
 169      =5    uint8_t RxXferSize;              
 170      =5    uint8_t RxXferCount;              
 171      =5    USCI0_StatusTypeDef TxState;      
 172      =5    USCI0_StatusTypeDef RxState;      
 173      =5  } USCI0_HandleInfoDef;
 174      =5  
 175      =5  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95FS52x)
 237      =5  
 238      =5  void USCI0_DeInit(void);
 239      =5  
 240      =5  
 241      =5  void USCI0_SPI_Init(USCI0_SPI_FirstBit_TypeDef FirstBit,
 242      =5                      USCI0_SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, USCI0_SPI_Mode_TypeDef Mode,
 243      =5                      USCI0_SPI_ClockPolarity_TypeDef ClockPolarity, USCI0_SPI_ClockPhase_TypeDef ClockPhase
             -,
 244      =5                      USCI0_SPI_TXE_INT_TypeDef SPI_TXE_INT, USCI0_TransmissionMode_TypeDef TransmissionMode
             -);
 245      =5  void USCI0_TransmissionMode(USCI0_TransmissionMode_TypeDef TransmissionMode);
 246      =5  void USCI0_SPI_Cmd(FunctionalState NewState);
 247      =5  void USCI0_SPI_SendData_8(uint8_t Data);
 248      =5  uint8_t USCI0_SPI_ReceiveData_8(void);
 249      =5  void USCI0_SPI_SendData_16(uint16_t Data);
 250      =5  uint16_t USCI0_SPI_ReceiveData_16(void);
 251      =5  
 252      =5  StatusTypeDef USCI0_SPI_Receive(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size, uint32_t 
             -Timeout);
 253      =5  StatusTypeDef USCI0_SPI_Transmit(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 254      =5  StatusTypeDef USCI0_SPI_TransmitReceive(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pTxData, uint8_t* pRxD
             -ata, uint8_t Size, uint32_t Timeout);
 255      =5  
 256      =5  StatusTypeDef USCI0_SPI_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 257      =5  StatusTypeDef USCI0_SPI_Receive_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size);
 258      =5  StatusTypeDef USCI0_SPI_Transmit_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size);
 259      =5  StatusTypeDef USCI0_SPI_TransmitReceive_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pTxData, uint8_t* p
             -RxData, uint8_t Size);
 260      =5  
 261      =5  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
 262      =5          || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined(SC95FS52x) || defined (SC95R602)  || defined (
             -SC95R605)\
 263      =5          || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R503)
 264      =5  uint8_t USCI0_SPI_WriteFIFO(uint16_t* sbuf, uint8_t length);
 265      =5  void USCI0_SPIFIFO_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 266      =5  USCI0_StatusTypeDef USCI0_SPI_Receive_FIFO(USCI0_HandleInfoDef* USCI0_HANDLE);
 267      =5  USCI0_StatusTypeDef USCI0_SPI_TransmitReceive_FIFO(USCI0_HandleInfoDef* USCI0_HANDLE);
 268      =5  #endif
 269      =5  
 270      =5  
 271      =5  void USCI0_TWI_Slave_Init(uint8_t TWI_Address);
 272      =5  void USCI0_TWI_MasterCommunicationRate(USCI0_TWI_MasterCommunicationRate_TypeDef
 273      =5                                         TWI_MasterCommunicationRate);
 274      =5  void USCI0_TWI_Start(void);
 275      =5  void USCI0_TWI_MasterModeStop(void);
 276      =5  void USCI0_TWI_SendAddr(uint8_t Addr, USCI0_TWI_RWType RW);
 277      =5  void USCI0_TWI_SlaveClockExtension(FunctionalState NewState);
 278      =5  void USCI0_TWI_AcknowledgeConfig(FunctionalState NewState);
 279      =5  void USCI0_TWI_GeneralCallCmd(FunctionalState NewState);
 280      =5  FlagStatus USCI0_GetTWIStatus(USCI0_TWIState_TypeDef USCI0_TWIState);
 281      =5  void USCI0_TWI_Cmd(FunctionalState NewState);
 282      =5  void USCI0_TWI_SendData(uint8_t Data);
 283      =5  uint8_t USCI0_TWI_ReceiveData(void);
 284      =5  
 285      =5  StatusTypeDef USCI0_TWI_Master_Transmit(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t slaveAddr, uint8_t* pDa
             -ta, uint8_t Size, uint32_t Timeout);
 286      =5  StatusTypeDef USCI0_TWI_Slave_Transmit(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size, ui
             -nt32_t Timeout);
 287      =5  
 288      =5  StatusTypeDef USCI0_TWI_Master_Transmit_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t slaveAddr, uint8_t* 
             -pData, uint8_t Size);
 289      =5  StatusTypeDef USCI0_TWI_Master_Transmit_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 290      =5  
 291      =5  StatusTypeDef USCI0_TWI_Slave_Transmit_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size)
             -;
 292      =5  StatusTypeDef USCI0_TWI_Slave_Transmit_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 293      =5  
 294      =5  StatusTypeDef USCI0_TWI_Master_Receive(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t slaveAddr, uint8_t* pDat
             -a, uint8_t Size, uint32_t Timeout);
 295      =5  StatusTypeDef USCI0_TWI_Slave_Receive(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size, uin
             -t32_t Timeout);
 296      =5  
 297      =5  StatusTypeDef USCI0_TWI_Master_Receive_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t slaveAddr, uint8_t* p
             -Data, uint8_t Size);
 298      =5  StatusTypeDef USCI0_TWI_Master_Receive_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 299      =5  
 300      =5  StatusTypeDef USCI0_TWI_Slave_Receive_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size);
 301      =5  StatusTypeDef USCI0_TWI_Slave_Receive_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 302      =5  
 303      =5  
 304      =5  void USCI0_UART_Init(uint32_t UART1Fsys, uint32_t BaudRate, USCI0_UART_Mode_TypeDef Mode,
 305      =5                       USCI0_UART_RX_TypeDef RxMode);
 306      =5  void USCI0_UART_SendData8(uint8_t Data);
 307      =5  uint8_t USCI0_UART_ReceiveData8(void);
 308      =5  void USCI0_UART_SendData9(uint16_t Data);
 309      =5  uint16_t USCI0_UART_ReceiveData9(void);
 310      =5  
 311      =5  StatusTypeDef USCI0_UART_Transmit(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size, uint32_
             -t Timeout);
 312      =5  StatusTypeDef USCI0_UART_Transmit_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size);
 313      =5  StatusTypeDef USCI0_UART_Transmit_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 314      =5  StatusTypeDef USCI0_UART_Receive(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 315      =5  StatusTypeDef USCI0_UART_Receive_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size);
 316      =5  StatusTypeDef USCI0_UART_Receive_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 317      =5  
 318      =5  
 319      =5  void USCI0_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 320      =5  FlagStatus USCI0_GetFlagStatus(USCI0_Flag_TypeDef USCI0_FLAG);
 321      =5  void USCI0_ClearFlag(USCI0_Flag_TypeDef USCI0_FLAG);
 322      =5  
 323      =5  
 324      =5  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95FS52x)
 339      =5  
 340      =5  #endif
 341      =5  
 342      =5  
  27      =4  #include "sc95f_usci1.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_USCI1_H_
  12      =5  #define _sc95f_USCI1_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  
  17      =5  #define USCI1_UART_BaudRate_FsysDIV12 0X00 
  18      =5  #define USCI1_UART_BaudRate_FsysDIV4 0X01  
  19      =5  
  20      =5  typedef enum
  21      =5  {
  22      =5    USCI1_Mode_SPI = (uint8_t)0x01, 
  23      =5    USCI1_Mode_TWI = (uint8_t)0x02, 
  24      =5    USCI1_Mode_UART = (uint8_t)0x03 
  25      =5  } USCI1_CommunicationMode_TypeDef;
  26      =5  
  27      =5  typedef enum
  28      =5  {
  29      =5    USCI1_SPI_FIRSTBIT_MSB = (uint8_t)0x00, 
  30      =5    USCI1_SPI_FIRSTBIT_LSB = (uint8_t)0x04  
  31      =5  } USCI1_SPI_FirstBit_TypeDef;
  32      =5  
  33      =5  typedef enum
  34      =5  {
  35      =5    USCI1_SPI_BAUDRATEPRESCALER_1 = (uint8_t)0x00,  
  36      =5    USCI1_SPI_BAUDRATEPRESCALER_2 = (uint8_t)0x01,  
  37      =5    USCI1_SPI_BAUDRATEPRESCALER_4 = (uint8_t)0x02,  
  38      =5    USCI1_SPI_BAUDRATEPRESCALER_8 = (uint8_t)0x03,  
  39      =5    USCI1_SPI_BAUDRATEPRESCALER_16 = (uint8_t)0x04, 
  40      =5    USCI1_SPI_BAUDRATEPRESCALER_32 = (uint8_t)0x05, 
  41      =5    USCI1_SPI_BAUDRATEPRESCALER_64 = (uint8_t)0x06, 
  42      =5    USCI1_SPI_BAUDRATEPRESCALER_128 = (uint8_t)0x07 
  43      =5  } USCI1_SPI_BaudRatePrescaler_TypeDef;
  44      =5  
  45      =5  typedef enum
  46      =5  {
  47      =5    USCI1_SPI_MODE_MASTER = (uint8_t)0x20, 
  48      =5    USCI1_SPI_MODE_SLAVE = (uint8_t)0x00   
  49      =5  } USCI1_SPI_Mode_TypeDef;
  50      =5  
  51      =5  typedef enum
  52      =5  {
  53      =5    USCI1_SPI_CLOCKPOLARITY_LOW = (uint8_t)0x00, 
  54      =5    USCI1_SPI_CLOCKPOLARITY_HIGH = (uint8_t)0x10 
  55      =5  } USCI1_SPI_ClockPolarity_TypeDef;
  56      =5  
  57      =5  typedef enum
  58      =5  {
  59      =5    USCI1_SPI_CLOCKPHASE_1EDGE = (uint8_t)0x00, 
  60      =5    USCI1_SPI_CLOCKPHASE_2EDGE = (uint8_t)0x08  
  61      =5  } USCI1_SPI_ClockPhase_TypeDef;
  62      =5  
  63      =5  typedef enum
  64      =5  {
  65      =5    USCI1_SPI_TXE_DISINT = (uint8_t)0x00, 
  66      =5    USCI1_SPI_TXE_ENINT = (uint8_t)0x01   
  67      =5  } USCI1_SPI_TXE_INT_TypeDef;
  68      =5  
  69      =5  typedef enum
  70      =5  {
  71      =5    USCI1_SPI_DATA8 = (uint8_t)0x00, 
  72      =5    USCI1_SPI_DATA16 = (uint8_t)0x02 
  73      =5  } USCI1_TransmissionMode_TypeDef;
  74      =5  
  75      =5  typedef enum
  76      =5  {
  77      =5    USCI1_TWI_1024 = (uint8_t)0x00, 
  78      =5    USCI1_TWI_512 = (uint8_t)0x01,  
  79      =5    USCI1_TWI_256 = (uint8_t)0x02,  
  80      =5    USCI1_TWI_128 = (uint8_t)0x03,  
  81      =5    USCI1_TWI_64 = (uint8_t)0x04,   
  82      =5    USCI1_TWI_32 = (uint8_t)0x05,   
  83      =5    USCI1_TWI_16 = (uint8_t)0x06,   
  84      =5  } USCI1_TWI_MasterCommunicationRate_TypeDef;
  85      =5  
  86      =5  typedef enum
  87      =5  {
  88      =5    
  89      =5    USCI1_TWI_SlaveIdle = 0x00,           
  90      =5    USCI1_TWI_SlaveReceivedaAddress = 0x01,
  91      =5    USCI1_TWI_SlaveReceivedaData = 0x02,
  92      =5    USCI1_TWI_SlaveSendData = 0x03,
  93      =5    USCI1_TWI_SlaveReceivedaUACK = 0x04,
  94      =5    USCI1_TWI_SlaveDisableACK = 0x05,
  95      =5    USCI1_TWI_SlaveAddressError = 0x06,
  96      =5    
  97      =5    USCI1_TWI_MasterIdle = 0x00,          
  98      =5    USCI1_TWI_MasterSendAddress = 0x01,
  99      =5    USCI1_TWI_MasterSendData = 0x02,
 100      =5    USCI1_TWI_MasterReceivedaData = 0x03,
 101      =5    USCI1_TWI_MasterReceivedaUACK = 0x04,
 102      =5  } USCI1_TWIState_TypeDef;
 103      =5  
 104      =5  typedef enum
 105      =5  {
 106      =5    USCI1_UART_Mode_8B = 0X00,  
 107      =5    USCI1_UART_Mode_10B = 0X40, 
 108      =5    USCI1_UART_Mode_11B = 0X80  
 109      =5  } USCI1_UART_Mode_TypeDef;
 110      =5  
 111      =5  typedef enum
 112      =5  {
 113      =5    USCI1_UART_RX_ENABLE = 0X10, 
 114      =5    USCI1_UART_RX_DISABLE = 0X00 
 115      =5  } USCI1_UART_RX_TypeDef;
 116      =5  
 117      =5  typedef enum
 118      =5  {
 119      =5    USCI1_SPI_FLAG_SPIF = (uint8_t)0x80, 
 120      =5    USCI1_SPI_FLAG_WCOL = (uint8_t)0x40, 
 121      =5    USCI1_SPI_FLAG_TXE = (uint8_t)0x08,  
 122      =5    USCI1_TWI_FLAG_TWIF = (uint8_t)0x40, 
 123      =5    USCI1_TWI_FLAG_GCA = (uint8_t)0x10,  
 124      =5    USCI1_TWI_FLAG_MSTR = (uint8_t)0x20, 
 125      =5    USCI1_TWI_FLAG_TXRXnE = (uint8_t)0x80,
 126      =5    USCI1_UART_FLAG_RI = (uint8_t)0x01, 
 127      =5    USCI1_UART_FLAG_TI = (uint8_t)0x02, 
 128      =5  } USCI1_Flag_TypeDef;
 129      =5  
 130      =5  typedef enum
 131      =5  {
 132      =5    USCI1_TWI_Write = 0x00, 
 133      =5    USCI1_TWI_Read = 0x01,  
 134      =5  } USCI1_TWI_RWType;
 135      =5  
 136      =5  typedef enum
 137      =5  {
 138      =5    USCI1_STATE_READY = 0x00,   
 139      =5    USCI1_STATE_BUSY = 0x01,    
 140      =5    USCI1_STATE_ERROR = 0x02,   
 141      =5    USCI1_STATE_TIMEOUT = 0x03,  
 142      =5          USCI1_STATE_WAIT = 0x04,   
 143      =5  } USCI1_StatusTypeDef;
 144      =5  
 145      =5  typedef struct __USCI1_HandleInfoDef
 146      =5  {
 147      =5    union 
 148      =5    {
 149      =5      uint8_t* Size_u8;              
 150      =5      uint16_t* Size_u16;           
 151      =5    }pTxBuffPtr;
 152      =5    uint8_t TxXferSize;              
 153      =5          uint8_t TxXferCount;            
 154      =5    union 
 155      =5    {
 156      =5      uint8_t* Size_u8;              
 157      =5      uint16_t* Size_u16;           
 158      =5    }pRxBuffPtr;
 159      =5    uint8_t RxXferSize;              
 160      =5          uint8_t RxXferCount;              
 161      =5    USCI1_StatusTypeDef TxState;      
 162      =5    USCI1_StatusTypeDef RxState;      
 163      =5  } USCI1_HandleInfoDef;
 164      =5  
 165      =5  
 166      =5  void USCI1_DeInit(void);
 167      =5  
 168      =5  
 169      =5  void USCI1_SPI_Init(USCI1_SPI_FirstBit_TypeDef FirstBit,
 170      =5                      USCI1_SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, USCI1_SPI_Mode_TypeDef Mode,
 171      =5                      USCI1_SPI_ClockPolarity_TypeDef ClockPolarity, USCI1_SPI_ClockPhase_TypeDef ClockPhase
             -,
 172      =5                      USCI1_SPI_TXE_INT_TypeDef SPI_TXE_INT, USCI1_TransmissionMode_TypeDef TransmissionMode
             -);
 173      =5  void USCI1_TransmissionMode(USCI1_TransmissionMode_TypeDef TransmissionMode);
 174      =5  void USCI1_SPI_Cmd(FunctionalState NewState);
 175      =5  void USCI1_SPI_SendData_8(uint8_t Data);
 176      =5  uint8_t USCI1_SPI_ReceiveData_8(void);
 177      =5  void USCI1_SPI_SendData_16(uint16_t Data);
 178      =5  uint16_t USCI1_SPI_ReceiveData_16(void);
 179      =5  
 180      =5  StatusTypeDef USCI1_SPI_Receive(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t *pData, uint8_t Size, uint32_t 
             -Timeout);
 181      =5  StatusTypeDef USCI1_SPI_Transmit(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t *pData, uint8_t Size, uint32_t
             - Timeout);
 182      =5  StatusTypeDef USCI1_SPI_TransmitReceive(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t* pTxData, uint8_t* pRxD
             -ata, uint8_t Size, uint32_t Timeout);
 183      =5  
 184      =5  StatusTypeDef USCI1_SPI_IRQHandler(USCI1_HandleInfoDef* USCI1_HANDLE);
 185      =5  StatusTypeDef USCI1_SPI_Receive_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t *pData, uint8_t Size);
 186      =5  StatusTypeDef USCI1_SPI_Transmit_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t *pData, uint8_t Size);
 187      =5  StatusTypeDef USCI1_SPI_TransmitReceive_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t* pTxData, uint8_t* p
             -RxData, uint8_t Size);
 188      =5  
 189      =5  
 190      =5  void USCI1_TWI_Slave_Init(uint8_t TWI_Address);
 191      =5  void USCI1_TWI_MasterCommunicationRate(USCI1_TWI_MasterCommunicationRate_TypeDef
 192      =5                                         TWI_MasterCommunicationRate);
 193      =5  void USCI1_TWI_Start(void);
 194      =5  void USCI1_TWI_MasterModeStop(void);
 195      =5  void USCI1_TWI_SendAddr(uint8_t Addr, USCI1_TWI_RWType RW);
 196      =5  void USCI1_TWI_SlaveClockExtension(FunctionalState NewState);
 197      =5  void USCI1_TWI_AcknowledgeConfig(FunctionalState NewState);
 198      =5  void USCI1_TWI_GeneralCallCmd(FunctionalState NewState);
 199      =5  FlagStatus USCI1_GetTWIStatus(USCI1_TWIState_TypeDef USCI1_TWIState);
 200      =5  void USCI1_TWI_Cmd(FunctionalState NewState);
 201      =5  void USCI1_TWI_SendData(uint8_t Data);
 202      =5  uint8_t USCI1_TWI_ReceiveData(void);
 203      =5  
 204      =5  StatusTypeDef USCI1_TWI_Master_Transmit(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t slaveAddr, uint8_t* pDa
             -ta, uint8_t Size, uint32_t Timeout);
 205      =5  StatusTypeDef USCI1_TWI_Slave_Transmit(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t* pData, uint8_t Size, ui
             -nt32_t Timeout);
 206      =5  
 207      =5  StatusTypeDef USCI1_TWI_Master_Transmit_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t slaveAddr, uint8_t* 
             -pData, uint8_t Size);
 208      =5  StatusTypeDef USCI1_TWI_Master_Transmit_IRQHandler(USCI1_HandleInfoDef* USCI1_HANDLE);
 209      =5  
 210      =5  StatusTypeDef USCI1_TWI_Slave_Transmit_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t* pData, uint8_t Size)
             -;
 211      =5  StatusTypeDef USCI1_TWI_Slave_Transmit_IRQHandler(USCI1_HandleInfoDef* USCI1_HANDLE);
 212      =5  
 213      =5  StatusTypeDef USCI1_TWI_Master_Receive(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t slaveAddr, uint8_t* pDat
             -a, uint8_t Size, uint32_t Timeout);
 214      =5  StatusTypeDef USCI1_TWI_Slave_Receive(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t* pData, uint8_t Size, uin
             -t32_t Timeout);
 215      =5  
 216      =5  StatusTypeDef USCI1_TWI_Master_Receive_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t slaveAddr, uint8_t* p
             -Data, uint8_t Size);
 217      =5  StatusTypeDef USCI1_TWI_Master_Receive_IRQHandler(USCI1_HandleInfoDef* USCI1_HANDLE);
 218      =5  
 219      =5  StatusTypeDef USCI1_TWI_Slave_Receive_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t* pData, uint8_t Size);
 220      =5  StatusTypeDef USCI1_TWI_Slave_Receive_IRQHandler(USCI1_HandleInfoDef* USCI1_HANDLE);
 221      =5  
 222      =5  
 223      =5  void USCI1_UART_Init(uint32_t UART1Fsys, uint32_t BaudRate, USCI1_UART_Mode_TypeDef Mode,
 224      =5                       USCI1_UART_RX_TypeDef RxMode);
 225      =5  void USCI1_UART_SendData8(uint8_t Data);
 226      =5  uint8_t USCI1_UART_ReceiveData8(void);
 227      =5  void USCI1_UART_SendData9(uint16_t Data);
 228      =5  uint16_t USCI1_UART_ReceiveData9(void);
 229      =5  
 230      =5  StatusTypeDef USCI1_UART_Transmit(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t *pData, uint8_t Size, uint32_
             -t Timeout);
 231      =5  StatusTypeDef USCI1_UART_Transmit_IT(USCI1_HandleInfoDef *USCI1_HANDLE, uint8_t *pData, uint8_t Size);
 232      =5  StatusTypeDef USCI1_UART_Transmit_IRQHandler(USCI1_HandleInfoDef *USCI1_HANDLE);
 233      =5  StatusTypeDef USCI1_UART_Receive(USCI1_HandleInfoDef *USCI1_HANDLE, uint8_t *pData, uint8_t Size, uint32_t
             - Timeout);
 234      =5  StatusTypeDef USCI1_UART_Receive_IT(USCI1_HandleInfoDef *USCI1_HANDLE, uint8_t *pData, uint8_t Size);
 235      =5  StatusTypeDef USCI1_UART_Receive_IRQHandler(USCI1_HandleInfoDef *USCI1_HANDLE);
 236      =5  
 237      =5  
 238      =5  void USCI1_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 239      =5  FlagStatus USCI1_GetFlagStatus(USCI1_Flag_TypeDef USCI1_FLAG);
 240      =5  void USCI1_ClearFlag(USCI1_Flag_TypeDef USCI1_FLAG);
 241      =5  
 242      =5  #endif
 243      =5  
 244      =5  
  28      =4  #include "sc95f_usci2.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_USCI2_H_
  12      =5  #define _sc95f_USCI2_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  #define USCI2_UART_BaudRate_FsysDIV12 0X00 
  17      =5  #define USCI2_UART_BaudRate_FsysDIV4 0X01  
  18      =5  
  19      =5  typedef enum
  20      =5  {
  21      =5    USCI2_Mode_SPI = (uint8_t)0x01, 
  22      =5    USCI2_Mode_TWI = (uint8_t)0x02, 
  23      =5    USCI2_Mode_UART = (uint8_t)0x03 
  24      =5  } USCI2_CommunicationMode_TypeDef;
  25      =5  
  26      =5  typedef enum
  27      =5  {
  28      =5    USCI2_SPI_FIRSTBIT_MSB = (uint8_t)0x00, 
  29      =5    USCI2_SPI_FIRSTBIT_LSB = (uint8_t)0x04  
  30      =5  } USCI2_SPI_FirstBit_TypeDef;
  31      =5  
  32      =5  typedef enum
  33      =5  {
  34      =5    USCI2_SPI_BAUDRATEPRESCALER_1 = (uint8_t)0x00,  
  35      =5    USCI2_SPI_BAUDRATEPRESCALER_2 = (uint8_t)0x01,  
  36      =5    USCI2_SPI_BAUDRATEPRESCALER_4 = (uint8_t)0x02,  
  37      =5    USCI2_SPI_BAUDRATEPRESCALER_8 = (uint8_t)0x03,  
  38      =5    USCI2_SPI_BAUDRATEPRESCALER_16 = (uint8_t)0x04, 
  39      =5    USCI2_SPI_BAUDRATEPRESCALER_32 = (uint8_t)0x05, 
  40      =5    USCI2_SPI_BAUDRATEPRESCALER_64 = (uint8_t)0x06, 
  41      =5    USCI2_SPI_BAUDRATEPRESCALER_128 = (uint8_t)0x07 
  42      =5  } USCI2_SPI_BaudRatePrescaler_TypeDef;
  43      =5  
  44      =5  typedef enum
  45      =5  {
  46      =5    USCI2_SPI_MODE_MASTER = (uint8_t)0x20, 
  47      =5    USCI2_SPI_MODE_SLAVE = (uint8_t)0x00   
  48      =5  } USCI2_SPI_Mode_TypeDef;
  49      =5  
  50      =5  typedef enum
  51      =5  {
  52      =5    USCI2_SPI_CLOCKPOLARITY_LOW = (uint8_t)0x00, 
  53      =5    USCI2_SPI_CLOCKPOLARITY_HIGH = (uint8_t)0x10 
  54      =5  } USCI2_SPI_ClockPolarity_TypeDef;
  55      =5  
  56      =5  typedef enum
  57      =5  {
  58      =5    USCI2_SPI_CLOCKPHASE_1EDGE = (uint8_t)0x00, 
  59      =5    USCI2_SPI_CLOCKPHASE_2EDGE = (uint8_t)0x08  
  60      =5  } USCI2_SPI_ClockPhase_TypeDef;
  61      =5  
  62      =5  typedef enum
  63      =5  {
  64      =5    USCI2_SPI_TXE_DISINT = (uint8_t)0x00, 
  65      =5    USCI2_SPI_TXE_ENINT = (uint8_t)0x01   
  66      =5  } USCI2_SPI_TXE_INT_TypeDef;
  67      =5  
  68      =5  typedef enum
  69      =5  {
  70      =5    USCI2_SPI_DATA8 = (uint8_t)0x00, 
  71      =5    USCI2_SPI_DATA16 = (uint8_t)0x01 
  72      =5  } USCI2_TransmissionMode_TypeDef;
  73      =5  
  74      =5  typedef enum
  75      =5  {
  76      =5    USCI2_TWI_1024 = (uint8_t)0x00, 
  77      =5    USCI2_TWI_512 = (uint8_t)0x01,  
  78      =5    USCI2_TWI_256 = (uint8_t)0x02,  
  79      =5    USCI2_TWI_128 = (uint8_t)0x03,  
  80      =5    USCI2_TWI_64 = (uint8_t)0x04,   
  81      =5    USCI2_TWI_32 = (uint8_t)0x05,   
  82      =5    USCI2_TWI_16 = (uint8_t)0x06,   
  83      =5  } USCI2_TWI_MasterCommunicationRate_TypeDef;
  84      =5  
  85      =5  typedef enum
  86      =5  {
  87      =5    USCI2_TWI_SlaveIdle = 0x00,
  88      =5    USCI2_TWI_SlaveReceivedaAddress = 0x01,
  89      =5    USCI2_TWI_SlaveReceivedaData = 0x02,
  90      =5    USCI2_TWI_SlaveSendData = 0x03,
  91      =5    USCI2_TWI_SlaveReceivedaUACK = 0x04,
  92      =5    USCI2_TWI_SlaveDisableACK = 0x05,
  93      =5    USCI2_TWI_SlaveAddressError = 0x06,
  94      =5    USCI2_TWI_MasterIdle = 0x00,
  95      =5    USCI2_TWI_MasterSendAddress = 0x01,
  96      =5    USCI2_TWI_MasterSendData = 0x02,
  97      =5    USCI2_TWI_MasterReceivedaData = 0x03,
  98      =5    USCI2_TWI_MasterReceivedaUACK = 0x04,
  99      =5  } USCI2_TWIState_TypeDef;
 100      =5  
 101      =5  typedef enum
 102      =5  {
 103      =5    USCI2_UART_Mode_8B = 0X00,  
 104      =5    USCI2_UART_Mode_10B = 0X40, 
 105      =5    USCI2_UART_Mode_11B = 0X80  
 106      =5  } USCI2_UART_Mode_TypeDef;
 107      =5  
 108      =5  typedef enum
 109      =5  {
 110      =5    USCI2_UART_RX_ENABLE = 0X10, 
 111      =5    USCI2_UART_RX_DISABLE = 0X00 
 112      =5  } USCI2_UART_RX_TypeDef;
 113      =5  
 114      =5  typedef enum
 115      =5  {
 116      =5    USCI2_SPI_FLAG_SPIF = (uint8_t)0x80, 
 117      =5    USCI2_SPI_FLAG_WCOL = (uint8_t)0x40, 
 118      =5    USCI2_SPI_FLAG_TXE = (uint8_t)0x08,  
 119      =5    USCI2_TWI_FLAG_TWIF = (uint8_t)0x40, 
 120      =5    USCI2_TWI_FLAG_GCA = (uint8_t)0x10,  
 121      =5    USCI2_TWI_FLAG_MSTR = (uint8_t)0x20, 
 122      =5    USCI2_TWI_FLAG_TXRXnE = (uint8_t)0x80,
 123      =5    USCI2_UART_FLAG_RI = (uint8_t)0x01, 
 124      =5    USCI2_UART_FLAG_TI = (uint8_t)0x02, 
 125      =5  } USCI2_Flag_TypeDef;
 126      =5  
 127      =5  typedef enum
 128      =5  {
 129      =5    USCI2_TWI_Write = 0x00, 
 130      =5    USCI2_TWI_Read = 0x01,  
 131      =5  } USCI2_TWI_RWType;
 132      =5  
 133      =5  typedef enum
 134      =5  {
 135      =5    USCI2_STATE_READY = 0x00,   
 136      =5    USCI2_STATE_BUSY = 0x01,    
 137      =5    USCI2_STATE_ERROR = 0x02,   
 138      =5    USCI2_STATE_TIMEOUT = 0x03,  
 139      =5          USCI2_STATE_WAIT = 0x04,   
 140      =5  } USCI2_StatusTypeDef;
 141      =5  
 142      =5  typedef struct __USCI2_HandleInfoDef
 143      =5  {
 144      =5    union
 145      =5    {
 146      =5      uint8_t* Size_u8;              
 147      =5      uint16_t* Size_u16;           
 148      =5    } pTxBuffPtr;
 149      =5    uint8_t TxXferSize;              
 150      =5    uint8_t TxXferCount;            
 151      =5    union
 152      =5    {
 153      =5      uint8_t* Size_u8;              
 154      =5      uint16_t* Size_u16;           
 155      =5    } pRxBuffPtr;
 156      =5    uint8_t RxXferSize;              
 157      =5    uint8_t RxXferCount;              
 158      =5    USCI2_StatusTypeDef TxState;      
 159      =5    USCI2_StatusTypeDef RxState;      
 160      =5  } USCI2_HandleInfoDef;
 161      =5  
 162      =5  void USCI2_DeInit(void);
 163      =5  
 164      =5  void USCI2_SPI_Init(USCI2_SPI_FirstBit_TypeDef FirstBit,
 165      =5                      USCI2_SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, USCI2_SPI_Mode_TypeDef Mode,
 166      =5                      USCI2_SPI_ClockPolarity_TypeDef ClockPolarity, USCI2_SPI_ClockPhase_TypeDef ClockPhase
             -,
 167      =5                      USCI2_SPI_TXE_INT_TypeDef SPI_TXE_INT, USCI2_TransmissionMode_TypeDef TransmissionMode
             -);
 168      =5  void USCI2_TransmissionMode(USCI2_TransmissionMode_TypeDef TransmissionMode);
 169      =5  void USCI2_SPI_Cmd(FunctionalState NewState);
 170      =5  void USCI2_SPI_SendData_8(uint8_t Data);
 171      =5  uint8_t USCI2_SPI_ReceiveData_8(void);
 172      =5  void USCI2_SPI_SendData_16(uint16_t Data);
 173      =5  uint16_t USCI2_SPI_ReceiveData_16(void);
 174      =5  
 175      =5  StatusTypeDef USCI2_SPI_Receive(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size, uint32_t 
             -Timeout);
 176      =5  StatusTypeDef USCI2_SPI_Transmit(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 177      =5  StatusTypeDef USCI2_SPI_TransmitReceive(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pTxData, uint8_t* pRxD
             -ata, uint8_t Size, uint32_t Timeout);
 178      =5  
 179      =5  StatusTypeDef USCI2_SPI_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 180      =5  StatusTypeDef USCI2_SPI_Receive_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size);
 181      =5  StatusTypeDef USCI2_SPI_Transmit_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size);
 182      =5  StatusTypeDef USCI2_SPI_TransmitReceive_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pTxData, uint8_t* p
             -RxData, uint8_t Size);
 183      =5  
 184      =5  
 185      =5  void USCI2_TWI_Slave_Init(uint8_t TWI_Address);
 186      =5  void USCI2_TWI_MasterCommunicationRate(USCI2_TWI_MasterCommunicationRate_TypeDef
 187      =5                                         TWI_MasterCommunicationRate);
 188      =5  void USCI2_TWI_Start(void);
 189      =5  void USCI2_TWI_MasterModeStop(void);
 190      =5  void USCI2_TWI_SlaveClockExtension(FunctionalState NewState);
 191      =5  void USCI2_TWI_AcknowledgeConfig(FunctionalState NewState);
 192      =5  void USCI2_TWI_GeneralCallCmd(FunctionalState NewState);
 193      =5  FlagStatus USCI2_GetTWIStatus(USCI2_TWIState_TypeDef USCI2_TWIState);
 194      =5  void USCI2_TWI_Cmd(FunctionalState NewState);
 195      =5  void USCI2_TWI_SendAddr(uint8_t Addr, USCI2_TWI_RWType RW);
 196      =5  void USCI2_TWI_SendData(uint8_t Data);
 197      =5  uint8_t USCI2_TWI_ReceiveData(void);
 198      =5  
 199      =5  StatusTypeDef USCI2_TWI_Master_Transmit(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t slaveAddr, uint8_t* pDa
             -ta, uint8_t Size, uint32_t Timeout);
 200      =5  StatusTypeDef USCI2_TWI_Slave_Transmit(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size, ui
             -nt32_t Timeout);
 201      =5  
 202      =5  StatusTypeDef USCI2_TWI_Master_Transmit_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t slaveAddr, uint8_t* 
             -pData, uint8_t Size);
 203      =5  StatusTypeDef USCI2_TWI_Master_Transmit_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 204      =5  
 205      =5  StatusTypeDef USCI2_TWI_Slave_Transmit_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size)
             -;
 206      =5  StatusTypeDef USCI2_TWI_Slave_Transmit_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 207      =5  
 208      =5  StatusTypeDef USCI2_TWI_Master_Receive(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t slaveAddr, uint8_t* pDat
             -a, uint8_t Size, uint32_t Timeout);
 209      =5  StatusTypeDef USCI2_TWI_Slave_Receive(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size, uin
             -t32_t Timeout);
 210      =5  
 211      =5  StatusTypeDef USCI2_TWI_Master_Receive_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t slaveAddr, uint8_t* p
             -Data, uint8_t Size);
 212      =5  StatusTypeDef USCI2_TWI_Master_Receive_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 213      =5  
 214      =5  StatusTypeDef USCI2_TWI_Slave_Receive_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size);
 215      =5  StatusTypeDef USCI2_TWI_Slave_Receive_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 216      =5  
 217      =5  
 218      =5  void USCI2_UART_Init(uint32_t UART1Fsys, uint32_t BaudRate, USCI2_UART_Mode_TypeDef Mode,
 219      =5                       USCI2_UART_RX_TypeDef RxMode);
 220      =5  void USCI2_UART_SendData8(uint8_t Data);
 221      =5  uint8_t USCI2_UART_ReceiveData8(void);
 222      =5  void USCI2_UART_SendData9(uint16_t Data);
 223      =5  uint16_t USCI2_UART_ReceiveData9(void);
 224      =5  
 225      =5  StatusTypeDef USCI2_UART_Transmit(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size, uint32_
             -t Timeout);
 226      =5  StatusTypeDef USCI2_UART_Transmit_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size);
 227      =5  StatusTypeDef USCI2_UART_Transmit_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 228      =5  StatusTypeDef USCI2_UART_Receive(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 229      =5  StatusTypeDef USCI2_UART_Receive_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size);
 230      =5  StatusTypeDef USCI2_UART_Receive_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 231      =5  
 232      =5  
 233      =5  void USCI2_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 234      =5  FlagStatus USCI2_GetFlagStatus(USCI2_Flag_TypeDef USCI2_FLAG);
 235      =5  void USCI2_ClearFlag(USCI2_Flag_TypeDef USCI2_FLAG);
 236      =5  
 237      =5  #endif
 238      =5  
 239      =5  
  29      =4  #include "sc95f_usci3.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_USCI3_H_
  12      =5  #define _sc95f_USCI3_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  #define USCI3_UART_BaudRate_FsysDIV12 0X00 
  17      =5  #define USCI3_UART_BaudRate_FsysDIV4 0X01  
  18      =5  
  19      =5  typedef enum
  20      =5  {
  21      =5    USCI3_Mode_SPI = (uint8_t)0x01, 
  22      =5    USCI3_Mode_TWI = (uint8_t)0x02, 
  23      =5    USCI3_Mode_UART = (uint8_t)0x03 
  24      =5  } USCI3_CommunicationMode_TypeDef;
  25      =5  
  26      =5  typedef enum
  27      =5  {
  28      =5    USCI3_SPI_FIRSTBIT_MSB = (uint8_t)0x00, 
  29      =5    USCI3_SPI_FIRSTBIT_LSB = (uint8_t)0x04  
  30      =5  } USCI3_SPI_FirstBit_TypeDef;
  31      =5  
  32      =5  typedef enum
  33      =5  {
  34      =5    USCI3_SPI_BAUDRATEPRESCALER_1 = (uint8_t)0x00,  
  35      =5    USCI3_SPI_BAUDRATEPRESCALER_2 = (uint8_t)0x01,  
  36      =5    USCI3_SPI_BAUDRATEPRESCALER_4 = (uint8_t)0x02,  
  37      =5    USCI3_SPI_BAUDRATEPRESCALER_8 = (uint8_t)0x03,  
  38      =5    USCI3_SPI_BAUDRATEPRESCALER_16 = (uint8_t)0x04, 
  39      =5    USCI3_SPI_BAUDRATEPRESCALER_32 = (uint8_t)0x05, 
  40      =5    USCI3_SPI_BAUDRATEPRESCALER_64 = (uint8_t)0x06, 
  41      =5    USCI3_SPI_BAUDRATEPRESCALER_128 = (uint8_t)0x07 
  42      =5  } USCI3_SPI_BaudRatePrescaler_TypeDef;
  43      =5  
  44      =5  typedef enum
  45      =5  {
  46      =5    USCI3_SPI_MODE_MASTER = (uint8_t)0x20, 
  47      =5    USCI3_SPI_MODE_SLAVE = (uint8_t)0x00   
  48      =5  } USCI3_SPI_Mode_TypeDef;
  49      =5  
  50      =5  typedef enum
  51      =5  {
  52      =5    USCI3_SPI_CLOCKPOLARITY_LOW = (uint8_t)0x00, 
  53      =5    USCI3_SPI_CLOCKPOLARITY_HIGH = (uint8_t)0x10 
  54      =5  } USCI3_SPI_ClockPolarity_TypeDef;
  55      =5  
  56      =5  typedef enum
  57      =5  {
  58      =5    USCI3_SPI_CLOCKPHASE_1EDGE = (uint8_t)0x00, 
  59      =5    USCI3_SPI_CLOCKPHASE_2EDGE = (uint8_t)0x08  
  60      =5  } USCI3_SPI_ClockPhase_TypeDef;
  61      =5  
  62      =5  typedef enum
  63      =5  {
  64      =5    USCI3_SPI_TXE_DISINT = (uint8_t)0x00, 
  65      =5    USCI3_SPI_TXE_ENINT = (uint8_t)0x01   
  66      =5  } USCI3_SPI_TXE_INT_TypeDef;
  67      =5  
  68      =5  typedef enum
  69      =5  {
  70      =5    USCI3_SPI_DATA8 = (uint8_t)0x00, 
  71      =5    USCI3_SPI_DATA16 = (uint8_t)0x01 
  72      =5  } USCI3_TransmissionMode_TypeDef;
  73      =5  
  74      =5  typedef enum
  75      =5  {
  76      =5    USCI3_TWI_1024 = (uint8_t)0x00, 
  77      =5    USCI3_TWI_512 = (uint8_t)0x01,  
  78      =5    USCI3_TWI_256 = (uint8_t)0x02,  
  79      =5    USCI3_TWI_128 = (uint8_t)0x03,  
  80      =5    USCI3_TWI_64 = (uint8_t)0x04,   
  81      =5    USCI3_TWI_32 = (uint8_t)0x05,   
  82      =5    USCI3_TWI_16 = (uint8_t)0x06,   
  83      =5  } USCI3_TWI_MasterCommunicationRate_TypeDef;
  84      =5  
  85      =5  typedef enum
  86      =5  {
  87      =5    USCI3_TWI_SlaveIdle = 0x00,
  88      =5    USCI3_TWI_SlaveReceivedaAddress = 0x01,
  89      =5    USCI3_TWI_SlaveReceivedaData = 0x02,
  90      =5    USCI3_TWI_SlaveSendData = 0x03,
  91      =5    USCI3_TWI_SlaveReceivedaUACK = 0x04,
  92      =5    USCI3_TWI_SlaveDisableACK = 0x05,
  93      =5    USCI3_TWI_SlaveAddressError = 0x06,
  94      =5    USCI3_TWI_MasterIdle = 0x00,
  95      =5    USCI3_TWI_MasterSendAddress = 0x01,
  96      =5    USCI3_TWI_MasterSendData = 0x02,
  97      =5    USCI3_TWI_MasterReceivedaData = 0x03,
  98      =5    USCI3_TWI_MasterReceivedaUACK = 0x04,
  99      =5  } USCI3_TWIState_TypeDef;
 100      =5  
 101      =5  typedef enum
 102      =5  {
 103      =5    USCI3_UART_Mode_8B = 0X00,  
 104      =5    USCI3_UART_Mode_10B = 0X40, 
 105      =5    USCI3_UART_Mode_11B = 0X80  
 106      =5  } USCI3_UART_Mode_TypeDef;
 107      =5  
 108      =5  typedef enum
 109      =5  {
 110      =5    USCI3_UART_RX_ENABLE = 0X10, 
 111      =5    USCI3_UART_RX_DISABLE = 0X00 
 112      =5  } USCI3_UART_RX_TypeDef;
 113      =5  
 114      =5  typedef enum
 115      =5  {
 116      =5    USCI3_SPI_FLAG_SPIF = (uint8_t)0x80, 
 117      =5    USCI3_SPI_FLAG_WCOL = (uint8_t)0x40, 
 118      =5    USCI3_SPI_FLAG_TXE = (uint8_t)0x08,  
 119      =5    USCI3_TWI_FLAG_TWIF = (uint8_t)0x40, 
 120      =5    USCI3_TWI_FLAG_GCA = (uint8_t)0x10,  
 121      =5    USCI3_TWI_FLAG_MSTR = (uint8_t)0x20, 
 122      =5    USCI3_TWI_FLAG_TXRXnE = (uint8_t)0x80,
 123      =5    USCI3_UART_FLAG_RI = (uint8_t)0x01, 
 124      =5    USCI3_UART_FLAG_TI = (uint8_t)0x02, 
 125      =5  } USCI3_Flag_TypeDef;
 126      =5  
 127      =5  
 128      =5  typedef enum
 129      =5  {
 130      =5    USCI3_STATE_READY = 0x00,   
 131      =5    USCI3_STATE_BUSY = 0x01,    
 132      =5    USCI3_STATE_ERROR = 0x02,   
 133      =5    USCI3_STATE_TIMEOUT = 0x03,  
 134      =5    USCI3_STATE_WAIT = 0x04,   
 135      =5  } USCI3_StatusTypeDef;
 136      =5  
 137      =5  typedef struct __USCI3_HandleInfoDef
 138      =5  {
 139      =5    union
 140      =5    {
 141      =5      uint8_t* Size_u8;              
 142      =5      uint16_t* Size_u16;           
 143      =5    } pTxBuffPtr;
 144      =5    uint8_t TxXferSize;              
 145      =5    uint8_t TxXferCount;            
 146      =5    union
 147      =5    {
 148      =5      uint8_t* Size_u8;              
 149      =5      uint16_t* Size_u16;           
 150      =5    } pRxBuffPtr;
 151      =5    uint8_t RxXferSize;              
 152      =5    uint8_t RxXferCount;              
 153      =5    USCI3_StatusTypeDef TxState;      
 154      =5    USCI3_StatusTypeDef RxState;      
 155      =5  } USCI3_HandleInfoDef;
 156      =5  typedef enum
 157      =5  {
 158      =5    USCI3_TWI_Write = 0x00, 
 159      =5    USCI3_TWI_Read = 0x01,  
 160      =5  } USCI3_TWI_RWType;
 161      =5  
 162      =5  void USCI3_DeInit(void);
 163      =5  
 164      =5  void USCI3_SPI_Init(USCI3_SPI_FirstBit_TypeDef FirstBit,
 165      =5                      USCI3_SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, USCI3_SPI_Mode_TypeDef Mode,
 166      =5                      USCI3_SPI_ClockPolarity_TypeDef ClockPolarity, USCI3_SPI_ClockPhase_TypeDef ClockPhase
             -,
 167      =5                      USCI3_SPI_TXE_INT_TypeDef SPI_TXE_INT, USCI3_TransmissionMode_TypeDef TransmissionMode
             -);
 168      =5  void USCI3_TransmissionMode(USCI3_TransmissionMode_TypeDef TransmissionMode);
 169      =5  void USCI3_SPI_Cmd(FunctionalState NewState);
 170      =5  void USCI3_SPI_SendData_8(uint8_t Data);
 171      =5  uint8_t USCI3_SPI_ReceiveData_8(void);
 172      =5  void USCI3_SPI_SendData_16(uint16_t Data);
 173      =5  uint16_t USCI3_SPI_ReceiveData_16(void);
 174      =5  StatusTypeDef USCI3_SPI_Receive(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size, uint32_t 
             -Timeout);
 175      =5  StatusTypeDef USCI3_SPI_Transmit(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 176      =5  StatusTypeDef USCI3_SPI_TransmitReceive(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pTxData, uint8_t* pRxD
             -ata, uint8_t Size, uint32_t Timeout);
 177      =5  
 178      =5  StatusTypeDef USCI3_SPI_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 179      =5  StatusTypeDef USCI3_SPI_Receive_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size);
 180      =5  StatusTypeDef USCI3_SPI_Transmit_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size);
 181      =5  StatusTypeDef USCI3_SPI_TransmitReceive_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pTxData, uint8_t* p
             -RxData, uint8_t Size);
 182      =5  
 183      =5  
 184      =5  void USCI3_TWI_Slave_Init(uint8_t TWI_Address);
 185      =5  void USCI3_TWI_MasterCommunicationRate(USCI3_TWI_MasterCommunicationRate_TypeDef
 186      =5                                         TWI_MasterCommunicationRate);
 187      =5  void USCI3_TWI_Start(void);
 188      =5  void USCI3_TWI_MasterModeStop(void);
 189      =5  void USCI3_TWI_SlaveClockExtension(FunctionalState NewState);
 190      =5  void USCI3_TWI_AcknowledgeConfig(FunctionalState NewState);
 191      =5  void USCI3_TWI_GeneralCallCmd(FunctionalState NewState);
 192      =5  FlagStatus USCI3_GetTWIStatus(USCI3_TWIState_TypeDef USCI3_TWIState);
 193      =5  void USCI3_TWI_Cmd(FunctionalState NewState);
 194      =5  void USCI3_TWI_SendData(uint8_t Data);
 195      =5  uint8_t USCI3_TWI_ReceiveData(void);
 196      =5  
 197      =5  StatusTypeDef USCI3_TWI_Master_Transmit(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t slaveAddr, uint8_t* pDa
             -ta, uint8_t Size, uint32_t Timeout);
 198      =5  StatusTypeDef USCI3_TWI_Slave_Transmit(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size, ui
             -nt32_t Timeout);
 199      =5  
 200      =5  StatusTypeDef USCI3_TWI_Master_Transmit_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t slaveAddr, uint8_t* 
             -pData, uint8_t Size);
 201      =5  StatusTypeDef USCI3_TWI_Master_Transmit_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 202      =5  
 203      =5  StatusTypeDef USCI3_TWI_Slave_Transmit_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size)
             -;
 204      =5  StatusTypeDef USCI3_TWI_Slave_Transmit_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 205      =5  
 206      =5  StatusTypeDef USCI3_TWI_Master_Receive(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t slaveAddr, uint8_t* pDat
             -a, uint8_t Size, uint32_t Timeout);
 207      =5  StatusTypeDef USCI3_TWI_Slave_Receive(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size, uin
             -t32_t Timeout);
 208      =5  
 209      =5  StatusTypeDef USCI3_TWI_Master_Receive_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t slaveAddr, uint8_t* p
             -Data, uint8_t Size);
 210      =5  StatusTypeDef USCI3_TWI_Master_Receive_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 211      =5  
 212      =5  StatusTypeDef USCI3_TWI_Slave_Receive_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size);
 213      =5  StatusTypeDef USCI3_TWI_Slave_Receive_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 214      =5  
 215      =5  
 216      =5  void USCI3_UART_Init(uint32_t UART1Fsys, uint32_t BaudRate, USCI3_UART_Mode_TypeDef Mode,
 217      =5                       USCI3_UART_RX_TypeDef RxMode);
 218      =5  void USCI3_UART_SendData8(uint8_t Data);
 219      =5  uint8_t USCI3_UART_ReceiveData8(void);
 220      =5  void USCI3_UART_SendData9(uint16_t Data);
 221      =5  uint16_t USCI3_UART_ReceiveData9(void);
 222      =5  uint16_t USCI3_UART_ReceiveData9(void);
 223      =5  
 224      =5  StatusTypeDef USCI3_UART_Transmit(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size, uint32_
             -t Timeout);
 225      =5  StatusTypeDef USCI3_UART_Transmit_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size);
 226      =5  StatusTypeDef USCI3_UART_Transmit_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 227      =5  StatusTypeDef USCI3_UART_Receive(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 228      =5  StatusTypeDef USCI3_UART_Receive_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size);
 229      =5  StatusTypeDef USCI3_UART_Receive_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 230      =5  
 231      =5  void USCI3_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 232      =5  FlagStatus USCI3_GetFlagStatus(USCI3_Flag_TypeDef USCI3_FLAG);
 233      =5  void USCI3_ClearFlag(USCI3_Flag_TypeDef USCI3_FLAG);
 234      =5  void USCI3_TWI_SendAddr(uint8_t Addr, USCI3_TWI_RWType RW);
 235      =5  
 236      =5  #endif
 237      =5  
 238      =5  
  30      =4  #include "sc95f_usci4.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_USCI4_H_
  12      =5  #define _sc95f_USCI4_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  #define USCI4_UART_BaudRate_FsysDIV12 0X00 
  17      =5  #define USCI4_UART_BaudRate_FsysDIV4 0X01  
  18      =5  
  19      =5  typedef enum
  20      =5  {
  21      =5    USCI4_Mode_SPI = (uint8_t)0x01, 
  22      =5    USCI4_Mode_TWI = (uint8_t)0x02, 
  23      =5    USCI4_Mode_UART = (uint8_t)0x03 
  24      =5  } USCI4_CommunicationMode_TypeDef;
  25      =5  
  26      =5  typedef enum
  27      =5  {
  28      =5    USCI4_SPI_FIRSTBIT_MSB = (uint8_t)0x00, 
  29      =5    USCI4_SPI_FIRSTBIT_LSB = (uint8_t)0x04  
  30      =5  } USCI4_SPI_FirstBit_TypeDef;
  31      =5  
  32      =5  typedef enum
  33      =5  {
  34      =5    USCI4_SPI_BAUDRATEPRESCALER_1 = (uint8_t)0x00,  
  35      =5    USCI4_SPI_BAUDRATEPRESCALER_2 = (uint8_t)0x01,  
  36      =5    USCI4_SPI_BAUDRATEPRESCALER_4 = (uint8_t)0x02,  
  37      =5    USCI4_SPI_BAUDRATEPRESCALER_8 = (uint8_t)0x03,  
  38      =5    USCI4_SPI_BAUDRATEPRESCALER_16 = (uint8_t)0x04, 
  39      =5    USCI4_SPI_BAUDRATEPRESCALER_32 = (uint8_t)0x05, 
  40      =5    USCI4_SPI_BAUDRATEPRESCALER_64 = (uint8_t)0x06, 
  41      =5    USCI4_SPI_BAUDRATEPRESCALER_128 = (uint8_t)0x07 
  42      =5  } USCI4_SPI_BaudRatePrescaler_TypeDef;
  43      =5  
  44      =5  typedef enum
  45      =5  {
  46      =5    USCI4_SPI_MODE_MASTER = (uint8_t)0x20, 
  47      =5    USCI4_SPI_MODE_SLAVE = (uint8_t)0x00   
  48      =5  } USCI4_SPI_Mode_TypeDef;
  49      =5  
  50      =5  typedef enum
  51      =5  {
  52      =5    USCI4_SPI_CLOCKPOLARITY_LOW = (uint8_t)0x00, 
  53      =5    USCI4_SPI_CLOCKPOLARITY_HIGH = (uint8_t)0x10 
  54      =5  } USCI4_SPI_ClockPolarity_TypeDef;
  55      =5  
  56      =5  typedef enum
  57      =5  {
  58      =5    USCI4_SPI_CLOCKPHASE_1EDGE = (uint8_t)0x00, 
  59      =5    USCI4_SPI_CLOCKPHASE_2EDGE = (uint8_t)0x08  
  60      =5  } USCI4_SPI_ClockPhase_TypeDef;
  61      =5  
  62      =5  typedef enum
  63      =5  {
  64      =5    USCI4_SPI_TXE_DISINT = (uint8_t)0x00, 
  65      =5    USCI4_SPI_TXE_ENINT = (uint8_t)0x01   
  66      =5  } USCI4_SPI_TXE_INT_TypeDef;
  67      =5  
  68      =5  typedef enum
  69      =5  {
  70      =5    USCI4_SPI_DATA8 = (uint8_t)0x00, 
  71      =5    USCI4_SPI_DATA16 = (uint8_t)0x01 
  72      =5  } USCI4_TransmissionMode_TypeDef;
  73      =5  
  74      =5  typedef enum
  75      =5  {
  76      =5    USCI4_TWI_1024 = (uint8_t)0x00, 
  77      =5    USCI4_TWI_512 = (uint8_t)0x01,  
  78      =5    USCI4_TWI_256 = (uint8_t)0x02,  
  79      =5    USCI4_TWI_128 = (uint8_t)0x03,  
  80      =5    USCI4_TWI_64 = (uint8_t)0x04,   
  81      =5    USCI4_TWI_32 = (uint8_t)0x05,   
  82      =5    USCI4_TWI_16 = (uint8_t)0x06,   
  83      =5  } USCI4_TWI_MasterCommunicationRate_TypeDef;
  84      =5  
  85      =5  typedef enum
  86      =5  {
  87      =5    USCI4_TWI_SlaveIdle = 0x00,
  88      =5    USCI4_TWI_SlaveReceivedaAddress = 0x01,
  89      =5    USCI4_TWI_SlaveReceivedaData = 0x02,
  90      =5    USCI4_TWI_SlaveSendData = 0x03,
  91      =5    USCI4_TWI_SlaveReceivedaUACK = 0x04,
  92      =5    USCI4_TWI_SlaveDisableACK = 0x05,
  93      =5    USCI4_TWI_SlaveAddressError = 0x06,
  94      =5    USCI4_TWI_MasterIdle = 0x00,
  95      =5    USCI4_TWI_MasterSendAddress = 0x01,
  96      =5    USCI4_TWI_MasterSendData = 0x02,
  97      =5    USCI4_TWI_MasterReceivedaData = 0x03,
  98      =5    USCI4_TWI_MasterReceivedaUACK = 0x04,
  99      =5  } USCI4_TWIState_TypeDef;
 100      =5  
 101      =5  typedef enum
 102      =5  {
 103      =5    USCI4_UART_Mode_8B = 0X00,  
 104      =5    USCI4_UART_Mode_10B = 0X40, 
 105      =5    USCI4_UART_Mode_11B = 0X80  
 106      =5  } USCI4_UART_Mode_TypeDef;
 107      =5  
 108      =5  typedef enum
 109      =5  {
 110      =5    USCI4_UART_RX_ENABLE = 0X10, 
 111      =5    USCI4_UART_RX_DISABLE = 0X00 
 112      =5  } USCI4_UART_RX_TypeDef;
 113      =5  
 114      =5  typedef enum
 115      =5  {
 116      =5    USCI4_SPI_FLAG_SPIF = (uint8_t)0x80, 
 117      =5    USCI4_SPI_FLAG_WCOL = (uint8_t)0x40, 
 118      =5    USCI4_SPI_FLAG_TXE = (uint8_t)0x08,  
 119      =5    USCI4_TWI_FLAG_TWIF = (uint8_t)0x40, 
 120      =5    USCI4_TWI_FLAG_GCA = (uint8_t)0x10,  
 121      =5    USCI4_TWI_FLAG_MSTR = (uint8_t)0x20, 
 122      =5    USCI4_TWI_FLAG_TXRXnE = (uint8_t)0x80,
 123      =5    USCI4_UART_FLAG_RI = (uint8_t)0x01, 
 124      =5    USCI4_UART_FLAG_TI = (uint8_t)0x02, 
 125      =5  } USCI4_Flag_TypeDef;
 126      =5  
 127      =5  typedef enum
 128      =5  {
 129      =5    USCI4_STATE_READY = 0x00,   
 130      =5    USCI4_STATE_BUSY = 0x01,    
 131      =5    USCI4_STATE_ERROR = 0x02,   
 132      =5    USCI4_STATE_TIMEOUT = 0x03,  
 133      =5    USCI4_STATE_WAIT = 0x04,   
 134      =5  } USCI4_StatusTypeDef;
 135      =5  
 136      =5  typedef struct __USCI4_HandleInfoDef
 137      =5  {
 138      =5    union
 139      =5    {
 140      =5      uint8_t* Size_u8;              
 141      =5      uint16_t* Size_u16;           
 142      =5    } pTxBuffPtr;
 143      =5    uint8_t TxXferSize;              
 144      =5    uint8_t TxXferCount;            
 145      =5    union
 146      =5    {
 147      =5      uint8_t* Size_u8;              
 148      =5      uint16_t* Size_u16;           
 149      =5    } pRxBuffPtr;
 150      =5    uint8_t RxXferSize;              
 151      =5    uint8_t RxXferCount;              
 152      =5    USCI4_StatusTypeDef TxState;      
 153      =5    USCI4_StatusTypeDef RxState;      
 154      =5  } USCI4_HandleInfoDef;
 155      =5  
 156      =5  typedef enum
 157      =5  {
 158      =5    USCI4_TWI_Write = 0x00, 
 159      =5    USCI4_TWI_Read = 0x01,  
 160      =5  } USCI4_TWI_RWType;
 161      =5  
 162      =5  void USCI4_DeInit(void);
 163      =5  
 164      =5  void USCI4_SPI_Init(USCI4_SPI_FirstBit_TypeDef FirstBit,
 165      =5                      USCI4_SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, USCI4_SPI_Mode_TypeDef Mode,
 166      =5                      USCI4_SPI_ClockPolarity_TypeDef ClockPolarity, USCI4_SPI_ClockPhase_TypeDef ClockPhase
             -,
 167      =5                      USCI4_SPI_TXE_INT_TypeDef SPI_TXE_INT, USCI4_TransmissionMode_TypeDef TransmissionMode
             -);
 168      =5  void USCI4_TransmissionMode(USCI4_TransmissionMode_TypeDef TransmissionMode);
 169      =5  void USCI4_SPI_Cmd(FunctionalState NewState);
 170      =5  void USCI4_SPI_SendData_8(uint8_t Data);
 171      =5  uint8_t USCI4_SPI_ReceiveData_8(void);
 172      =5  void USCI4_SPI_SendData_16(uint16_t Data);
 173      =5  uint16_t USCI4_SPI_ReceiveData_16(void);
 174      =5  
 175      =5  StatusTypeDef USCI4_SPI_Receive(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size, uint32_t 
             -Timeout);
 176      =5  StatusTypeDef USCI4_SPI_Transmit(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 177      =5  StatusTypeDef USCI4_SPI_TransmitReceive(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pTxData, uint8_t* pRxD
             -ata, uint8_t Size, uint32_t Timeout);
 178      =5  
 179      =5  StatusTypeDef USCI4_SPI_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 180      =5  StatusTypeDef USCI4_SPI_Receive_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size);
 181      =5  StatusTypeDef USCI4_SPI_Transmit_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size);
 182      =5  StatusTypeDef USCI4_SPI_TransmitReceive_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pTxData, uint8_t* p
             -RxData, uint8_t Size);
 183      =5  
 184      =5  
 185      =5  void USCI4_TWI_Slave_Init(uint8_t TWI_Address);
 186      =5  void USCI4_TWI_MasterCommunicationRate(USCI4_TWI_MasterCommunicationRate_TypeDef
 187      =5                                         TWI_MasterCommunicationRate);
 188      =5  void USCI4_TWI_Start(void);
 189      =5  void USCI4_TWI_MasterModeStop(void);
 190      =5  void USCI4_TWI_SlaveClockExtension(FunctionalState NewState);
 191      =5  void USCI4_TWI_AcknowledgeConfig(FunctionalState NewState);
 192      =5  void USCI4_TWI_GeneralCallCmd(FunctionalState NewState);
 193      =5  FlagStatus USCI4_GetTWIStatus(USCI4_TWIState_TypeDef USCI4_TWIState);
 194      =5  void USCI4_TWI_Cmd(FunctionalState NewState);
 195      =5  void USCI4_TWI_SendAddr(uint8_t Addr, USCI4_TWI_RWType RW);
 196      =5  void USCI4_TWI_SendData(uint8_t Data);
 197      =5  uint8_t USCI4_TWI_ReceiveData(void);
 198      =5  
 199      =5  StatusTypeDef USCI4_TWI_Master_Transmit(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t slaveAddr, uint8_t* pDa
             -ta, uint8_t Size, uint32_t Timeout);
 200      =5  StatusTypeDef USCI4_TWI_Slave_Transmit(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size, ui
             -nt32_t Timeout);
 201      =5  
 202      =5  StatusTypeDef USCI4_TWI_Master_Transmit_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t slaveAddr, uint8_t* 
             -pData, uint8_t Size);
 203      =5  StatusTypeDef USCI4_TWI_Master_Transmit_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 204      =5  
 205      =5  StatusTypeDef USCI4_TWI_Slave_Transmit_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size)
             -;
 206      =5  StatusTypeDef USCI4_TWI_Slave_Transmit_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 207      =5  
 208      =5  StatusTypeDef USCI4_TWI_Master_Receive(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t slaveAddr, uint8_t* pDat
             -a, uint8_t Size, uint32_t Timeout);
 209      =5  StatusTypeDef USCI4_TWI_Slave_Receive(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size, uin
             -t32_t Timeout);
 210      =5  
 211      =5  StatusTypeDef USCI4_TWI_Master_Receive_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t slaveAddr, uint8_t* p
             -Data, uint8_t Size);
 212      =5  StatusTypeDef USCI4_TWI_Master_Receive_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 213      =5  
 214      =5  StatusTypeDef USCI4_TWI_Slave_Receive_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size);
 215      =5  StatusTypeDef USCI4_TWI_Slave_Receive_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 216      =5  
 217      =5  
 218      =5  void USCI4_UART_Init(uint32_t UART1Fsys, uint32_t BaudRate, USCI4_UART_Mode_TypeDef Mode,
 219      =5                       USCI4_UART_RX_TypeDef RxMode);
 220      =5  void USCI4_UART_SendData8(uint8_t Data);
 221      =5  uint8_t USCI4_UART_ReceiveData8(void);
 222      =5  void USCI4_UART_SendData9(uint16_t Data);
 223      =5  uint16_t USCI4_UART_ReceiveData9(void);
 224      =5  uint16_t USCI4_UART_ReceiveData9(void);
 225      =5  
 226      =5  StatusTypeDef USCI4_UART_Transmit(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size, uint32_
             -t Timeout);
 227      =5  StatusTypeDef USCI4_UART_Transmit_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size);
 228      =5  StatusTypeDef USCI4_UART_Transmit_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 229      =5  StatusTypeDef USCI4_UART_Receive(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 230      =5  StatusTypeDef USCI4_UART_Receive_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size);
 231      =5  StatusTypeDef USCI4_UART_Receive_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 232      =5  
 233      =5  
 234      =5  void USCI4_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 235      =5  FlagStatus USCI4_GetFlagStatus(USCI4_Flag_TypeDef USCI4_FLAG);
 236      =5  void USCI4_ClearFlag(USCI4_Flag_TypeDef USCI4_FLAG);
 237      =5  
 238      =5  #endif
 239      =5  
 240      =5  
  31      =4  #include "sc95f_usci5.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_USCI5_H_
  12      =5  #define _sc95f_USCI5_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  #define USCI5_UART_BaudRate_FsysDIV12 0X00 
  17      =5  #define USCI5_UART_BaudRate_FsysDIV4 0X01  
  18      =5  
  19      =5  typedef enum
  20      =5  {
  21      =5    USCI5_Mode_SPI = (uint8_t)0x01, 
  22      =5    USCI5_Mode_TWI = (uint8_t)0x02, 
  23      =5    USCI5_Mode_UART = (uint8_t)0x03 
  24      =5  } USCI5_CommunicationMode_TypeDef;
  25      =5  
  26      =5  typedef enum
  27      =5  {
  28      =5    USCI5_SPI_FIRSTBIT_MSB = (uint8_t)0x00, 
  29      =5    USCI5_SPI_FIRSTBIT_LSB = (uint8_t)0x04  
  30      =5  } USCI5_SPI_FirstBit_TypeDef;
  31      =5  
  32      =5  typedef enum
  33      =5  {
  34      =5    USCI5_SPI_BAUDRATEPRESCALER_1 = (uint8_t)0x00,  
  35      =5    USCI5_SPI_BAUDRATEPRESCALER_2 = (uint8_t)0x01,  
  36      =5    USCI5_SPI_BAUDRATEPRESCALER_4 = (uint8_t)0x02,  
  37      =5    USCI5_SPI_BAUDRATEPRESCALER_8 = (uint8_t)0x03,  
  38      =5    USCI5_SPI_BAUDRATEPRESCALER_16 = (uint8_t)0x04, 
  39      =5    USCI5_SPI_BAUDRATEPRESCALER_32 = (uint8_t)0x05, 
  40      =5    USCI5_SPI_BAUDRATEPRESCALER_64 = (uint8_t)0x06, 
  41      =5    USCI5_SPI_BAUDRATEPRESCALER_128 = (uint8_t)0x07 
  42      =5  } USCI5_SPI_BaudRatePrescaler_TypeDef;
  43      =5  
  44      =5  typedef enum
  45      =5  {
  46      =5    USCI5_SPI_MODE_MASTER = (uint8_t)0x20, 
  47      =5    USCI5_SPI_MODE_SLAVE = (uint8_t)0x00   
  48      =5  } USCI5_SPI_Mode_TypeDef;
  49      =5  
  50      =5  typedef enum
  51      =5  {
  52      =5    USCI5_SPI_CLOCKPOLARITY_LOW = (uint8_t)0x00, 
  53      =5    USCI5_SPI_CLOCKPOLARITY_HIGH = (uint8_t)0x10 
  54      =5  } USCI5_SPI_ClockPolarity_TypeDef;
  55      =5  
  56      =5  typedef enum
  57      =5  {
  58      =5    USCI5_SPI_CLOCKPHASE_1EDGE = (uint8_t)0x00, 
  59      =5    USCI5_SPI_CLOCKPHASE_2EDGE = (uint8_t)0x08  
  60      =5  } USCI5_SPI_ClockPhase_TypeDef;
  61      =5  
  62      =5  typedef enum
  63      =5  {
  64      =5    USCI5_SPI_TXE_DISINT = (uint8_t)0x00, 
  65      =5    USCI5_SPI_TXE_ENINT = (uint8_t)0x01   
  66      =5  } USCI5_SPI_TXE_INT_TypeDef;
  67      =5  
  68      =5  typedef enum
  69      =5  {
  70      =5    USCI5_SPI_DATA8 = (uint8_t)0x00, 
  71      =5    USCI5_SPI_DATA16 = (uint8_t)0x01 
  72      =5  } USCI5_TransmissionMode_TypeDef;
  73      =5  
  74      =5  typedef enum
  75      =5  {
  76      =5    USCI5_TWI_1024 = (uint8_t)0x00, 
  77      =5    USCI5_TWI_512 = (uint8_t)0x01,  
  78      =5    USCI5_TWI_256 = (uint8_t)0x02,  
  79      =5    USCI5_TWI_128 = (uint8_t)0x03,  
  80      =5    USCI5_TWI_64 = (uint8_t)0x04,   
  81      =5    USCI5_TWI_32 = (uint8_t)0x05,   
  82      =5    USCI5_TWI_16 = (uint8_t)0x06,   
  83      =5  } USCI5_TWI_MasterCommunicationRate_TypeDef;
  84      =5  
  85      =5  typedef enum
  86      =5  {
  87      =5    USCI5_TWI_SlaveIdle = 0x00,
  88      =5    USCI5_TWI_SlaveReceivedaAddress = 0x01,
  89      =5    USCI5_TWI_SlaveReceivedaData = 0x02,
  90      =5    USCI5_TWI_SlaveSendData = 0x03,
  91      =5    USCI5_TWI_SlaveReceivedaUACK = 0x04,
  92      =5    USCI5_TWI_SlaveDisableACK = 0x05,
  93      =5    USCI5_TWI_SlaveAddressError = 0x06,
  94      =5    USCI5_TWI_MasterIdle = 0x00,
  95      =5    USCI5_TWI_MasterSendAddress = 0x01,
  96      =5    USCI5_TWI_MasterSendData = 0x02,
  97      =5    USCI5_TWI_MasterReceivedaData = 0x03,
  98      =5    USCI5_TWI_MasterReceivedaUACK = 0x04,
  99      =5  } USCI5_TWIState_TypeDef;
 100      =5  
 101      =5  typedef enum
 102      =5  {
 103      =5    USCI5_UART_Mode_8B = 0X00,  
 104      =5    USCI5_UART_Mode_10B = 0X40, 
 105      =5    USCI5_UART_Mode_11B = 0X80  
 106      =5  } USCI5_UART_Mode_TypeDef;
 107      =5  
 108      =5  typedef enum
 109      =5  {
 110      =5    USCI5_UART_RX_ENABLE = 0X10, 
 111      =5    USCI5_UART_RX_DISABLE = 0X00 
 112      =5  } USCI5_UART_RX_TypeDef;
 113      =5  
 114      =5  typedef enum
 115      =5  {
 116      =5    USCI5_SPI_FLAG_SPIF = (uint8_t)0x80, 
 117      =5    USCI5_SPI_FLAG_WCOL = (uint8_t)0x40, 
 118      =5    USCI5_SPI_FLAG_TXE = (uint8_t)0x08,  
 119      =5    USCI5_TWI_FLAG_TWIF = (uint8_t)0x40, 
 120      =5    USCI5_TWI_FLAG_GCA = (uint8_t)0x10,  
 121      =5    USCI5_TWI_FLAG_MSTR = (uint8_t)0x20, 
 122      =5    USCI5_TWI_FLAG_TXRXnE = (uint8_t)0x80,
 123      =5    USCI5_UART_FLAG_RI = (uint8_t)0x01, 
 124      =5    USCI5_UART_FLAG_TI = (uint8_t)0x02, 
 125      =5  } USCI5_Flag_TypeDef;
 126      =5  
 127      =5  typedef enum
 128      =5  {
 129      =5    USCI5_TWI_Write = 0x00, 
 130      =5    USCI5_TWI_Read = 0x01,  
 131      =5  } USCI5_TWI_RWType;
 132      =5  
 133      =5  typedef enum
 134      =5  {
 135      =5    USCI5_STATE_READY = 0x00,   
 136      =5    USCI5_STATE_BUSY = 0x01,    
 137      =5    USCI5_STATE_ERROR = 0x02,   
 138      =5    USCI5_STATE_TIMEOUT = 0x03,  
 139      =5    USCI5_STATE_WAIT = 0x04,   
 140      =5  } USCI5_StatusTypeDef;
 141      =5  
 142      =5  typedef struct __USCI5_HandleInfoDef
 143      =5  {
 144      =5    union
 145      =5    {
 146      =5      uint8_t* Size_u8;              
 147      =5      uint16_t* Size_u16;           
 148      =5    } pTxBuffPtr;
 149      =5    uint8_t TxXferSize;              
 150      =5    uint8_t TxXferCount;            
 151      =5    union
 152      =5    {
 153      =5      uint8_t* Size_u8;              
 154      =5      uint16_t* Size_u16;           
 155      =5    } pRxBuffPtr;
 156      =5    uint8_t RxXferSize;              
 157      =5    uint8_t RxXferCount;              
 158      =5    USCI5_StatusTypeDef TxState;      
 159      =5    USCI5_StatusTypeDef RxState;      
 160      =5  } USCI5_HandleInfoDef;
 161      =5  
 162      =5  void USCI5_DeInit(void);
 163      =5  
 164      =5  void USCI5_SPI_Init(USCI5_SPI_FirstBit_TypeDef FirstBit,
 165      =5                      USCI5_SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, USCI5_SPI_Mode_TypeDef Mode,
 166      =5                      USCI5_SPI_ClockPolarity_TypeDef ClockPolarity, USCI5_SPI_ClockPhase_TypeDef ClockPhase
             -,
 167      =5                      USCI5_SPI_TXE_INT_TypeDef SPI_TXE_INT, USCI5_TransmissionMode_TypeDef TransmissionMode
             -);
 168      =5  void USCI5_TransmissionMode(USCI5_TransmissionMode_TypeDef TransmissionMode);
 169      =5  void USCI5_SPI_Cmd(FunctionalState NewState);
 170      =5  void USCI5_SPI_SendData_8(uint8_t Data);
 171      =5  uint8_t USCI5_SPI_ReceiveData_8(void);
 172      =5  void USCI5_SPI_SendData_16(uint16_t Data);
 173      =5  uint16_t USCI5_SPI_ReceiveData_16(void);
 174      =5  StatusTypeDef USCI5_SPI_Receive(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size, uint32_t 
             -Timeout);
 175      =5  StatusTypeDef USCI5_SPI_Transmit(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 176      =5  StatusTypeDef USCI5_SPI_TransmitReceive(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pTxData, uint8_t* pRxD
             -ata, uint8_t Size, uint32_t Timeout);
 177      =5  
 178      =5  StatusTypeDef USCI5_SPI_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 179      =5  StatusTypeDef USCI5_SPI_Receive_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size);
 180      =5  StatusTypeDef USCI5_SPI_Transmit_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size);
 181      =5  StatusTypeDef USCI5_SPI_TransmitReceive_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pTxData, uint8_t* p
             -RxData, uint8_t Size);
 182      =5  
 183      =5  
 184      =5  void USCI5_TWI_Slave_Init(uint8_t TWI_Address);
 185      =5  void USCI5_TWI_MasterCommunicationRate(USCI5_TWI_MasterCommunicationRate_TypeDef
 186      =5                                         TWI_MasterCommunicationRate);
 187      =5  void USCI5_TWI_Start(void);
 188      =5  void USCI5_TWI_MasterModeStop(void);
 189      =5  void USCI5_TWI_SlaveClockExtension(FunctionalState NewState);
 190      =5  void USCI5_TWI_AcknowledgeConfig(FunctionalState NewState);
 191      =5  void USCI5_TWI_GeneralCallCmd(FunctionalState NewState);
 192      =5  FlagStatus USCI5_GetTWIStatus(USCI5_TWIState_TypeDef USCI5_TWIState);
 193      =5  void USCI5_TWI_Cmd(FunctionalState NewState);
 194      =5  void USCI5_TWI_SendAddr(uint8_t Addr, USCI5_TWI_RWType RW);
 195      =5  void USCI5_TWI_SendData(uint8_t Data);
 196      =5  uint8_t USCI5_TWI_ReceiveData(void);
 197      =5  
 198      =5  StatusTypeDef USCI5_TWI_Master_Transmit(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t slaveAddr, uint8_t* pDa
             -ta, uint8_t Size, uint32_t Timeout);
 199      =5  StatusTypeDef USCI5_TWI_Slave_Transmit(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size, ui
             -nt32_t Timeout);
 200      =5  
 201      =5  StatusTypeDef USCI5_TWI_Master_Transmit_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t slaveAddr, uint8_t* 
             -pData, uint8_t Size);
 202      =5  StatusTypeDef USCI5_TWI_Master_Transmit_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 203      =5  
 204      =5  StatusTypeDef USCI5_TWI_Slave_Transmit_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size)
             -;
 205      =5  StatusTypeDef USCI5_TWI_Slave_Transmit_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 206      =5  
 207      =5  StatusTypeDef USCI5_TWI_Master_Receive(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t slaveAddr, uint8_t* pDat
             -a, uint8_t Size, uint32_t Timeout);
 208      =5  StatusTypeDef USCI5_TWI_Slave_Receive(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size, uin
             -t32_t Timeout);
 209      =5  
 210      =5  StatusTypeDef USCI5_TWI_Master_Receive_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t slaveAddr, uint8_t* p
             -Data, uint8_t Size);
 211      =5  StatusTypeDef USCI5_TWI_Master_Receive_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 212      =5  
 213      =5  StatusTypeDef USCI5_TWI_Slave_Receive_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size);
 214      =5  StatusTypeDef USCI5_TWI_Slave_Receive_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 215      =5  
 216      =5  
 217      =5  void USCI5_UART_Init(uint32_t UART1Fsys, uint32_t BaudRate, USCI5_UART_Mode_TypeDef Mode,
 218      =5                       USCI5_UART_RX_TypeDef RxMode);
 219      =5  void USCI5_UART_SendData8(uint8_t Data);
 220      =5  uint8_t USCI5_UART_ReceiveData8(void);
 221      =5  void USCI5_UART_SendData9(uint16_t Data);
 222      =5  uint16_t USCI5_UART_ReceiveData9(void);
 223      =5  uint16_t USCI5_UART_ReceiveData9(void);
 224      =5  
 225      =5  StatusTypeDef USCI5_UART_Transmit(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size, uint32_
             -t Timeout);
 226      =5  StatusTypeDef USCI5_UART_Transmit_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size);
 227      =5  StatusTypeDef USCI5_UART_Transmit_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 228      =5  StatusTypeDef USCI5_UART_Receive(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 229      =5  StatusTypeDef USCI5_UART_Receive_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size);
 230      =5  StatusTypeDef USCI5_UART_Receive_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 231      =5  
 232      =5  
 233      =5  void USCI5_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 234      =5  FlagStatus USCI5_GetFlagStatus(USCI5_Flag_TypeDef USCI5_FLAG);
 235      =5  void USCI5_ClearFlag(USCI5_Flag_TypeDef USCI5_FLAG);
 236      =5  
 237      =5  #endif
 238      =5  
 239      =5  
  32      =4  #include "sc95f_crc.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_CRC_H_
  12      =5  #define _sc95f_CRC_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  uint32_t CRC_All(void); 
  17      =5  uint32_t CRC_Frame(uint8_t *buff,
  18      =5                     uint8_t Length); 
  19      =5  
  20      =5  #endif
  21      =5  
  22      =5  
  33      =4  #include "sc95f_iap.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_IAP_H_
  12      =5  #define _sc95f_IAP_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  #include "intrins.h"
   1      =6  
   8      =6  
   9      =6  #ifndef __INTRINS_H__
  10      =6  #define __INTRINS_H__
  11      =6  
  12      =6  #pragma SAVE
  13      =6  
  14      =6  #if defined (__CX2__)
  18      =6  
  19      =6  extern void          _nop_     (void);
  20      =6  extern bit           _testbit_ (bit);
  21      =6  extern unsigned char _cror_    (unsigned char, unsigned char);
  22      =6  extern unsigned int  _iror_    (unsigned int,  unsigned char);
  23      =6  extern unsigned long _lror_    (unsigned long, unsigned char);
  24      =6  extern unsigned char _crol_    (unsigned char, unsigned char);
  25      =6  extern unsigned int  _irol_    (unsigned int,  unsigned char);
  26      =6  extern unsigned long _lrol_    (unsigned long, unsigned char);
  27      =6  extern unsigned char _chkfloat_(float);
  28      =6  #if defined (__CX2__)
  32      =6  #if !defined (__CX2__)
  33      =6  extern void          _push_    (unsigned char _sfr);
  34      =6  extern void          _pop_     (unsigned char _sfr);
  35      =6  #endif
  36      =6  
  37      =6  #pragma RESTORE
  38      =6  
  39      =6  #endif
  40      =6  
  16      =5  
  17      =5  #if defined (SC95F8x3x) || defined (SC95F7x3x) || defined (SC95F8x6x) || defined (SC95F7x6x)  || defined (
             -SC95F8x1xB) || defined (SC95F7x1xB)\
  18      =5          || defined (SC95R751) || defined (SC95F7610B) || defined (SC95F7619B) || defined (SC95R602)  || defined (
             -SC95R605) || defined(SC95F8x7x) || defined(SC95F7x7x)\
  19      =5          || defined (SC95R503)
  20      =5  
  21      =5  typedef enum
  22      =5  {
  23      =5    IAP_MEMTYPE_ROM = (uint8_t)0x00, 
  24      =5    IAP_MEMTYPE_UID = (uint8_t)0x01, 
  25      =5    IAP_MEMTYPE_EEPROM = (uint8_t)0x02,   
  26      =5    IAP_MEMTYPE_LDROM = (uint8_t)0x03,    
  27      =5  } IAP_MemType_TypeDef;
  28      =5  #else
  36      =5  
  37      =5  
  38      =5  #if defined (SC95F8x3x) || defined (SC95F7x3x) || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R
             -503)
  45      =5  typedef enum
  46      =5  {
  47      =5    IAP_BTLDType_APPROM = (uint8_t)0x00, 
  48      =5    IAP_BTLDType_LDROM = (uint8_t)0x01,  
  49      =5  } IAP_BTLDType_TypeDef;
  50      =5  #endif
  51      =5  
  52      =5  void IAP_DeInit(void);
  53      =5  ErrorStatus IAP_ProgramByte(uint32_t Address, uint8_t Data, IAP_MemType_TypeDef IAP_MemType,
  54      =5                              uint8_t WriteTimeLimit);
  55      =5  uint8_t IAP_ProgramByteArray(uint32_t Address, uint8_t* ByteArray, uint8_t ArraySize, IAP_MemType_TypeDef 
             -IAP_MemType,
  56      =5                               uint8_t WriteTimeLimit);
  57      =5  uint8_t IAP_ReadByte(uint32_t Address, IAP_MemType_TypeDef IAP_MemType);
  58      =5  uint8_t IAP_ReadByteArray(uint32_t Address, uint8_t* ByteArray, uint8_t ArraySize, IAP_MemType_TypeDef IAP
             -_MemType);
  59      =5  void IAP_SectorErase(IAP_MemType_TypeDef IAP_MemType, uint32_t IAP_SectorEraseAddress,
  60      =5                       uint8_t WriteTimeLimit);
  61      =5  void IAP_BootLoaderControl(IAP_BTLDType_TypeDef IAP_BTLDType);
  62      =5  
  63      =5  #endif
  64      =5  
  65      =5  
  34      =4  #include "sc95f_option.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_OPTION_H_
  35      =4  #include "sc95f_wdt.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_WDT_H_
  12      =5  #define _sc95f_WDT_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  typedef enum
  17      =5  {
  18      =5    WDT_OverflowTime_500MS = (uint8_t)0x00,   
  19      =5    WDT_OverflowTime_250MS = (uint8_t)0x01,   
  20      =5    WDT_OverflowTime_125MS = (uint8_t)0x02,   
  21      =5    WDT_OverflowTime_62_5MS = (uint8_t)0x03,  
  22      =5    WDT_OverflowTime_31_5MS = (uint8_t)0x04,  
  23      =5    WDT_OverflowTime_15_75MS = (uint8_t)0x05, 
  24      =5    WDT_OverflowTime_7_88MS = (uint8_t)0x06,  
  25      =5    WDT_OverflowTime_3_94MS = (uint8_t)0x07   
  26      =5  } WDT_OverflowTime_TypeDef;
  27      =5  
  28      =5  
  29      =5  
  35      =5  #define WDT_SetReload() SET_BIT(WDTCON,0x10)
  36      =5  
  37      =5  
  38      =5  void WDT_DeInit(void);
  39      =5  void WDT_Init(WDT_OverflowTime_TypeDef OverflowTime);
  40      =5  void WDT_Cmd(FunctionalState NewState);
  41      =5  
  42      =5  #endif
  43      =5  
  44      =5  
  36      =4  #include "sc95f_pwr.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_PWR_H_
  12      =5  #define _sc95f_PWR_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  #include <intrins.h>
   1      =6  
   8      =6  
   9      =6  #ifndef __INTRINS_H__
  40      =6  
  16      =5  
  17      =5  void PWR_DeInit(void);
  18      =5  void PWR_EnterSTOPMode(void);
  19      =5  void PWR_EnterIDLEMode(void);
  20      =5  void PWR_SoftwareReset(void);
  21      =5  
  22      =5  #endif
  23      =5  
  24      =5  
  37      =4  #include "sc95f_ddic.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  #ifndef _sc95f_DDIC_H_
  11      =5  #define _sc95f_DDIC_H_
  12      =5  
  13      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  14      =5  
  15      =5  
  16      =5  typedef enum
  17      =5  {
  18      =5    DDIC_PIN_X0 = ((uint8_t)0x01), 
  19      =5    DDIC_PIN_X1 = ((uint8_t)0x02), 
  20      =5    DDIC_PIN_X2 = ((uint8_t)0x04), 
  21      =5    DDIC_PIN_X3 = ((uint8_t)0x08), 
  22      =5    DDIC_PIN_X4 = ((uint8_t)0x10), 
  23      =5    DDIC_PIN_X5 = ((uint8_t)0x20), 
  24      =5    DDIC_PIN_X6 = ((uint8_t)0x40), 
  25      =5    DDIC_PIN_X7 = ((uint8_t)0x80), 
  26      =5  } DDIC_Pin_TypeDef;
  27      =5  
  28      =5  
  29      =5  typedef enum
  30      =5  {
  31      =5    DDIC_DUTYCYCLE_D8 = (uint8_t)0x00, 
  32      =5    DDIC_DUTYCYCLE_D6 = (uint8_t)0x10, 
  33      =5    DDIC_DUTYCYCLE_D5 = (uint8_t)0x20, 
  34      =5    DDIC_DUTYCYCLE_D4 = (uint8_t)0x30  
  35      =5  } DDIC_DutyCycle_TypeDef;
  36      =5  
  37      =5  
  38      =5  typedef enum
  39      =5  {
  40      =5    DDIC_ResSel_100K = (uint8_t)0X00, 
  41      =5    DDIC_ResSel_200K = (uint8_t)0X04, 
  42      =5    DDIC_ResSel_400K = (uint8_t)0X08, 
  43      =5    DDIC_ResSel_800K = (uint8_t)0X0C  
  44      =5  } DDIC_ResSel_Typedef;
  45      =5  
  46      =5  
  47      =5  typedef enum
  48      =5  {
  49      =5    DDIC_BIAS_D3 = 0X01, 
  50      =5    DDIC_BIAS_D4 = 0X00  
  51      =5  } DDIC_BiasVoltage_Typedef;
  52      =5  
  53      =5  
  54      =5  typedef enum
  55      =5  {
  56      =5    SEG0_27COM4_7 = (uint8_t)0x00, 
  57      =5    SEG4_27COM0_3 = (uint8_t)0x01  
  58      =5  } DDIC_OutputPin_TypeDef;
  59      =5  
  60      =5  
  61      =5  typedef enum
  62      =5  {
  63      =5    DMOD_LCD = (uint8_t)0x00, 
  64      =5    DMOD_LED = (uint8_t)0x01  
  65      =5  } DDIC_DMOD_TypeDef;
  66      =5  
  67      =5  #if defined (SC95R751)
 112      =5  typedef enum
 113      =5  {
 114      =5    DDIC_SEG0 = (uint8_t)0,   
 115      =5    DDIC_SEG1 = (uint8_t)1,   
 116      =5    DDIC_SEG2 = (uint8_t)2,   
 117      =5    DDIC_SEG3 = (uint8_t)3,   
 118      =5    DDIC_SEG4 = (uint8_t)4,   
 119      =5    DDIC_SEG5 = (uint8_t)5,   
 120      =5    DDIC_SEG6 = (uint8_t)6,   
 121      =5    DDIC_SEG7 = (uint8_t)7,   
 122      =5    DDIC_SEG8 = (uint8_t)8,   
 123      =5    DDIC_SEG9 = (uint8_t)9,   
 124      =5    DDIC_SEG10 = (uint8_t)10, 
 125      =5    DDIC_SEG11 = (uint8_t)11, 
 126      =5    DDIC_SEG12 = (uint8_t)12, 
 127      =5    DDIC_SEG13 = (uint8_t)13, 
 128      =5    DDIC_SEG14 = (uint8_t)14, 
 129      =5    DDIC_SEG15 = (uint8_t)15, 
 130      =5    DDIC_SEG16 = (uint8_t)16, 
 131      =5    DDIC_SEG17 = (uint8_t)17, 
 132      =5    DDIC_SEG18 = (uint8_t)18, 
 133      =5    DDIC_SEG19 = (uint8_t)19, 
 134      =5    DDIC_SEG20 = (uint8_t)20, 
 135      =5    DDIC_SEG21 = (uint8_t)21, 
 136      =5    DDIC_SEG22 = (uint8_t)22, 
 137      =5    DDIC_SEG23 = (uint8_t)23, 
 138      =5    DDIC_SEG24 = (uint8_t)24, 
 139      =5    DDIC_SEG25 = (uint8_t)25, 
 140      =5    DDIC_SEG26 = (uint8_t)26, 
 141      =5    DDIC_SEG27 = (uint8_t)27, 
 142      =5  } DDIC_Control_SEG_TypeDef;
 143      =5  #endif
 144      =5  
 145      =5  
 146      =5  typedef enum
 147      =5  {
 148      =5    DDIC_COM0 = (uint8_t)0x01, 
 149      =5    DDIC_COM1 = (uint8_t)0x02, 
 150      =5    DDIC_COM2 = (uint8_t)0x04, 
 151      =5    DDIC_COM3 = (uint8_t)0x08, 
 152      =5    DDIC_COM4 = (uint8_t)0x10, 
 153      =5    DDIC_COM5 = (uint8_t)0x20, 
 154      =5    DDIC_COM6 = (uint8_t)0x40, 
 155      =5    DDIC_COM7 = (uint8_t)0x80  
 156      =5  } DDIC_Control_COM_TypeDef;
 157      =5  
 158      =5  
 159      =5  typedef enum
 160      =5  {
 161      =5    DDIC_Control_ON = (uint8_t)0x01, 
 162      =5    DDIC_Control_OFF = (uint8_t)0x00 
 163      =5  } DDIC_Control_Status;
 164      =5  
 165      =5  void DDIC_DeInit(void);
 166      =5  void DDIC_Init(DDIC_DutyCycle_TypeDef DDIC_DutyCylce, uint8_t P0OutputPin, uint8_t P1OutputPin,
 167      =5                 uint8_t P2OutputPin, uint8_t P3OutputPin);
 168      =5  void DDIC_LEDConfig(void);
 169      =5  void DDIC_LCDConfig(uint8_t LCDVoltage, DDIC_ResSel_Typedef DDIC_ResSel,
 170      =5                      DDIC_BiasVoltage_Typedef DDIC_BiasVoltage);
 171      =5  void DDIC_Cmd(FunctionalState NewState);
 172      =5  void DDIC_OutputPinOfDutycycleD4(DDIC_OutputPin_TypeDef DDIC_OutputPin);
 173      =5  void DDIC_DMOD_Selcet(DDIC_DMOD_TypeDef DDIC_DMOD);
 174      =5  void DDIC_Control(DDIC_Control_SEG_TypeDef DDIC_Seg, uint8_t DDIC_Com,
 175      =5                    DDIC_Control_Status DDIC_Contr);
 176      =5  
 177      =5  #endif
 178      =5  
 179      =5  
  38      =4  #include "sc95f_acmp.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_ACMP_H_
  12      =5  #define _sc95f_ACMP_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  
  17      =5  typedef enum
  18      =5  {
  19      =5    ACMP_VREF_EXTERNAL = (uint8_t)0X00, 
  20      =5    ACMP_VREF_1D16VDD = (uint8_t)0X01,  
  21      =5    ACMP_VREF_2D16VDD = (uint8_t)0X02,  
  22      =5    ACMP_VREF_3D16VDD = (uint8_t)0X03,  
  23      =5    ACMP_VREF_4D16VDD = (uint8_t)0X04,  
  24      =5    ACMP_VREF_5D16VDD = (uint8_t)0X05,  
  25      =5    ACMP_VREF_6D16VDD = (uint8_t)0X06,  
  26      =5    ACMP_VREF_7D16VDD = (uint8_t)0X07,  
  27      =5    ACMP_VREF_8D16VDD = (uint8_t)0X08,  
  28      =5    ACMP_VREF_9D16VDD = (uint8_t)0X09,  
  29      =5    ACMP_VREF_10D16VDD = (uint8_t)0X0A, 
  30      =5    ACMP_VREF_11D16VDD = (uint8_t)0X0B, 
  31      =5    ACMP_VREF_12D16VDD = (uint8_t)0X0C, 
  32      =5    ACMP_VREF_13D16VDD = (uint8_t)0X0D, 
  33      =5    ACMP_VREF_14D16VDD = (uint8_t)0X0E, 
  34      =5    ACMP_VREF_15D16VDD = (uint8_t)0X0F  
  35      =5  } ACMP_Vref_Typedef;
  36      =5  
  37      =5  
  38      =5  typedef enum
  39      =5  {
  40      =5          #if !defined(SC95R751)
  41      =5    ACMP_CHANNEL_0 = (uint8_t)0x00, 
  42      =5          #endif
  43      =5    ACMP_CHANNEL_1 = (uint8_t)0x01, 
  44      =5    ACMP_CHANNEL_2 = (uint8_t)0x02, 
  45      =5    ACMP_CHANNEL_3 = (uint8_t)0x03, 
  46      =5          #if defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F8x6x) || defined (SC95F7x6x)|| defined (SC9
             -5F8x1xB) || defined (SC95F7x1xB)\
  47      =5                   || defined (SC95R751) || defined (SC95F7610B) || defined (SC95F7619B) || defined (SC95R602)  || defined
             - (SC95R605)
  48      =5          ACMP_CHANNEL_P = (uint8_t)0x10, 
  49      =5          #endif
  50      =5  } ACMP_Channel_TypeDef;
  51      =5  
  52      =5  
  53      =5  typedef enum
  54      =5  {
  55      =5    ACMP_TRIGGER_NO = (uint8_t)0x00,        
  56      =5    ACMP_TRIGGER_RISE_ONLY = (uint8_t)0x04, 
  57      =5    ACMP_TRIGGER_FALL_ONLY = (uint8_t)0x08, 
  58      =5    ACMP_TRIGGER_RISE_FALL = (uint8_t)0x0C  
  59      =5  } ACMP_TriggerMode_Typedef;
  60      =5  
  61      =5  
  62      =5  typedef enum
  63      =5  {
  64      =5    ACMP_FLAG_CMPIF = (uint8_t)0x40, 
  65      =5    ACMP_FLAG_CMPSTA = (uint8_t)0x20 
  66      =5  } ACMP_Flag_TypeDef;
  67      =5  
  68      =5  void ACMP_DeInit(void);
  69      =5  void ACMP_Init(ACMP_Vref_Typedef ACMP_Vref, ACMP_Channel_TypeDef ACMP_Channel);
  70      =5  void ACMP_SetTriggerMode(ACMP_TriggerMode_Typedef ACMP_TriggerMode);
  71      =5  void ACMP_Cmd(FunctionalState NewState);
  72      =5  void ACMP_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  73      =5  FlagStatus ACMP_GetFlagStatus(ACMP_Flag_TypeDef ACMP_Flag);
  74      =5  void ACMP_ClearFlag(void);
  75      =5  
  76      =5  #endif
  77      =5  
  78      =5  
  39      =4  #include "sc95f_mdu.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_MDU_H_
  12      =5  #define _sc95f_MDU_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  typedef struct
  17      =5  {
  18      =5    uint8_t MDU_EXA3Reg; 
  19      =5    uint8_t MDU_EXA2Reg; 
  20      =5    uint8_t MDU_EXA1Reg; 
  21      =5    uint8_t MDU_EXA0Reg; 
  22      =5  } MDU_EXAxReg_Typedef;
  23      =5  
  24      =5  typedef union
  25      =5  {
  26      =5    MDU_EXAxReg_Typedef MDU_EXAxReg;
  27      =5    uint32_t MDU_Temp;
  28      =5  } MDU_Temp_Union;
  29      =5  
  30      =5  void MDU_DeInit(void);
  31      =5  void MDU_MultiplicationConfig(uint16_t Multiplicand, uint16_t Multiplier);
  32      =5  void MDU_DivisionConfig(uint32_t Dividend, uint16_t Divisor);
  33      =5  void MDU_StartOperation(void);
  34      =5  uint32_t MDU_GetProduct(void);
  35      =5  uint32_t MDU_GetQuotient(void);
  36      =5  uint16_t MDU_GetRemainder(void);
  37      =5  
  38      =5  #endif
  39      =5  
  40      =5  
  40      =4  
  41      =4  #endif
  16      =3  #else
  19      =3  
  20      =3  void SC_Init(void);
  21      =3  
  22      =3  void SC_OPTION_Init(void);
  23      =3  void SC_GPIO_Init(void);
  24      =3  void SC_UART0_Init(void);
  25      =3  void SC_TIM0_Init(void);
  26      =3  void SC_TIM1_Init(void);
  27      =3  void SC_TIM2_Init(void);
  28      =3  void SC_TIM3_Init(void);
  29      =3  void SC_TIM4_Init(void);
  30      =3  void SC_PWM_Init(void);
  31      =3  void SC_PWM0_Init(void);
  32      =3  void SC_PWM1_Init(void);
  33      =3  void SC_INT_Init(void);
  34      =3  void SC_ADC_Init(void);
  35      =3  void SC_IAP_Init(void);
  36      =3  void SC_USCI0_Init(void);
  37      =3  void SC_USCI1_Init(void);
  38      =3  void SC_USCI2_Init(void);
  39      =3  void SC_BTM_Init(void);
  40      =3  void SC_CRC_Init(void);
  41      =3  void SC_WDT_Init(void);
  42      =3  void SC_PWR_Init(void);
  43      =3  void SC_DDIC_Init(void);
  44      =3  void SC_MDU_Init(void);
  45      =3  void SC_ACMP_Init(void);
  46      =3  void SC_USCI3_Init(void);
  47      =3  void SC_USCI4_Init(void);
  48      =3  void SC_USCI5_Init(void);
  49      =3  void SC_PWM2_Init(void);
  50      =3  void SC_PWM3_Init(void);
  51      =3  void SC_PWM4_Init(void);
  52      =3  
  53      =3  void SC_PGA_Init(void);
  54      =3  void SC_SSI_Init(void);
  55      =3  void SC_SSI0_Init(void);
  56      =3  void SC_SSI1_Init(void);
  57      =3  void SC_CHKSUM_Init(void);
  58      =3  void SC_LPD_Init(void);
  59      =3  #endif
  60      =3  
  61      =3  
  62      =3  
  63      =3  
   5      =2  #include "SCDriver_list.h"
   1      =3  
   2      =3  
   3      =3  
   4      =3  
   5      =3  
   6      =3  
   7      =3  
   8      =3  
   9      =3  
  10      =3  #ifndef _SCDriver_List_H_
  11      =3  #define _SCDriver_List_H_
  12      =3  
  13      =3  #include ".\TKDriver\C\TKDriver.h"
   1      =4  
   2      =4  
   3      =4  
   4      =4  
   5      =4  
   6      =4  
   7      =4  
   8      =4  
   9      =4  
  10      =4  #ifndef _TKDriver_H
  11      =4  #define _TKDriver_H
  12      =4  
  13      =4  
  14      =4  
  15      =4  #define SCD_TK_Type 1
  16      =4  #define SCD_Wheel 0
  17      =4  #define SCD_Slider 0
  18      =4  #define SCD_Key 1
  19      =4  extern unsigned char xdata SOCAPI_TouchKeyStatus;
  20      =4  
  21      =4  extern unsigned long int TouchKeyScan();
  22      =4  extern void TouchKeyInit();
  23      =4  extern void TouchKeyRestart();
  24      =4  
  25      =4  
  26      =4  
  27      =4  extern  unsigned        char    xdata   SOCAPI_TouchKeyStatus;                  
  28      =4  extern  unsigned        char    xdata   ConfirmTouchCnt;                                                                                                                
  29      =4  extern  unsigned        int             xdata   RawData[];                                                      
  30      =4  extern  unsigned        int             xdata   BaseLine[];     
  31      =4  extern  unsigned        int             xdata   FilterData[];   
  32      =4  extern  unsigned        int     xdata   CurrentSensorKey;                                               
  33      =4  extern  unsigned        char    xdata   RestAreaCnt[];                                   
  34      =4  extern  unsigned        char    xdata   TouchCnt[];
  35      =4  extern  unsigned        char    xdata   NoTouchCnt[];                                                     
  36      =4  extern  unsigned        char    xdata   CurrentChannel[];
  37      =4  extern  unsigned    char    xdata   LowFingerDataCnt[];                          
  38      =4  extern                          int     xdata   DifferAccum[];
  39      =4  extern  unsigned        char    xdata   FloatAreaCnt[]; 
  40      =4  extern                          char    xdata   SetNoiseThreshold;
  41      =4  extern  unsigned        char    xdata   MultipleDealTpye;       
  42      =4  extern  unsigned        char    xdata   ICHG_RawData_Ratio;
  43      =4  
  44      =4                                  
  45      =4  
  46      =4  #endif 
  14      =3  #include ".\OTADriver\H\OTADriver_Statement.h"
   1      =4  #ifndef _OTADriver_Statement_H_
   2      =4  #define _OTADriver_Statement_H_
   3      =4  
   4      =4  #define BOOT 0X00               
   5      =4  #define APP      0x01                           
   6      =4  #define OTA_UARTHANDLE() Uart_Handle()
   7      =4  
   8      =4  typedef enum
   9      =4  {
  10      =4                  OTA_STANDBY  = 0x00,
  11      =4          OTA_READY    = 0x01,
  12      =4              OTA_BUSY     = 0x02,
  13      =4          OTA_IAPWRITED   = 0x03,
  14      =4          OTA_COMPLETE = 0x04,
  15      =4              OTA_FAULT    = 0x0F,
  16      =4  } OTASTATE;
  17      =4  
  18      =4  typedef struct APPMemoryInfoStruct
  19      =4  {
  20      =4          unsigned char UpdateSucceededFlagNumber[4];
  21      =4          unsigned long APPSize;
  22      =4          unsigned long APPChecksums;
  23      =4          unsigned long InitFlag;
  24      =4  }APPMemoryInfoStruct;
  25      =4  
  26      =4  typedef struct _IAPDATA_INFO
  27      =4      {
  28      =4                  OTASTATE      State;
  29      =4          unsigned int  PacketNumber;   
  30      =4          unsigned int  Size;           
  31      =4          unsigned char *Memory;        
  32      =4      } IAPDATA_INFO;
  33      =4          
  34      =4  #include "..\H\OTADriver.h"
   1      =5  #ifndef _OTADriver_H_
   2      =5  #define _OTADriver_H_
   3      =5  
   4      =5  
   5      =5  #define UartSelect 0
   6      =5  #define UartBaud 115200
   7      =5  #define Fsoc X
   8      =5  #define CheckMode 0
   9      =5  #define Encryption 0
  10      =5  #define EncryptionKeyH 0x181D050C
  11      =5  #define EncryptionKeyL 0x000D1517
  12      =5  #define FLASH_SIZE 0x10000
  13      =5  #define BOOTLOAD_SPACE_SIZE 0x2800
  14      =5  #define MEMORY_AREA_SPACE_SIZE 0x200
  15      =5  #define PROJECT_SWITCH 0x01
  16      =5  #define LDROM_MODE 0
  17      =5  #define BACKUPS_MODE 1
  18      =5  #define FORCE_UPDATA 0
  19      =5  #define VERSION_DATE 0x20230414
  20      =5  #define ISP_TIME_WINDOW 4
  21      =5  #define DEBUG_WAITCH 1
  22      =5  #define DEBUG_PLATFORM 1
  23      =5  #define FIRMWARE_DOWMLOADER_MODE 1
  24      =5  
  25      =5  
  26      =5  #if LDROM_MODE == 1 
  30      =5  
  31      =5  #define CUSTOMERADRESS  BeginAddr>=BOOTLOAD_SPACE_SIZE          
  32      =5  #define INTERRUPT_ADDRESS_APP              BOOTLOAD_SPACE_SIZE          
  33      =5  #define INTERRUPT_ADDRESS_BOOT           0x0100         
  34      =5  #endif
  35      =5  
  36      =5  #if(CheckMode==1)
  39      =5  #if(CheckMode==0)
  40      =5  #define CommunicationLength1          64+3          
  41      =5  #endif
  42      =5  
  43      =5  #if (LDROM_MODE == 0)
  44      =5  #define BOOTLOAD_END_ADDRESS                            BOOTLOAD_SPACE_SIZE
  45      =5  #else
  48      =5  
  49      =5  
             -置应该为512B的倍数
  50      =5  #if  (BACKUPS_MODE == 1)        
  51      =5      #if((((FLASH_SIZE - BOOTLOAD_SPACE_SIZE - MEMORY_AREA_SPACE_SIZE)/2)&0xFFFE00)+BOOTLOAD_END_ADDRESS)<0
             -x10000
  52      =5          #define APP_SPACE_SIZE    (((FLASH_SIZE - BOOTLOAD_SPACE_SIZE - MEMORY_AREA_SPACE_SIZE)/2)&0xFFFE00
             -)        
  53      =5      #else
  56      =5  #else
  59      =5  
  60      =5  
  61      =5  #define     INITFLAG                                                 0XA55A0FF0          
             -的APP
  62      =5  #define APP_UPDATA_FLAG_NUMBER              0XAA,0X55,0X55,0XAA         
             -耄最?6Byte
  63      =5  
  64      =5  #define APP_STARTUP_DEVIATION_BEGIN_ADDRESS     BOOTLOAD_END_ADDRESS+0x100                                      
             -偏移*地址,既APP程序Keil Option 中设置的STARTUP地址
  65      =5  #define APP_INFO_DEVIATION_BEGIN_ADDRESS                        APP_STARTUP_DEVIATION_BEGIN_ADDRESS+0x100                       
             -信息位置的*偏移*地址,既APP程序Keil Option 中设置的APP_INFO地址
  66      =5  
  67      =5  #define RUN_APP_BEGIN_ADDRESS                           BOOTLOAD_END_ADDRESS                                            
  68      =5  #define RUN_APP_END_ADDRESS                             (RUN_APP_BEGIN_ADDRESS + APP_SPACE_SIZE)                        
  69      =5  #define RUN_APP_STARTUP_ADDRESS                         (RUN_APP_BEGIN_ADDRESS+0X100L)                                  
  70      =5  #define RUN_APP_INFO_ADDRESS                            (RUN_APP_BEGIN_ADDRESS+0X100L+0X100L)                   
  71      =5  #define RUN_APP_MEMORY_INFO_ADRESS                      (RUN_APP_END_ADDRESS - 0x10)                                    
  72      =5  
  73      =5  
  74      =5  #if  BACKUPS_MODE
  75      =5      #define BACKUPS_APP_BEGIN_ADDRESS                   RUN_APP_END_ADDRESS                         
             -APP起始地址在运行区APP区后面
  76      =5  #else
  79      =5  #define BACKUPS_APP_END_ADDRESS                         (BACKUPS_APP_BEGIN_ADDRESS+ APP_SPACE_SIZE)             
  80      =5  #define BACKUPS_APP_INFO_ADDRESS                                        (BACKUPS_APP_BEGIN_ADDRESS +0x100L + 0x100L)           
             -                
  81      =5  #define BACKUPS_APP_MEMORY_INFO_ADRESS                          (BACKUPS_APP_END_ADDRESS - 0x10)                          
             -     
  82      =5  
  83      =5  #define MEMORY_AREA_BEGIN_ADDRESS                       BACKUPS_APP_END_ADDRESS                                                         
  84      =5  #define MEMORY_AREA_END_ADDRESS                 (MEMORY_AREA_BEGIN_ADDRESS + MEMORY_AREA_SPACE_SIZE)
  85      =5  
  86      =5  
  87      =5  
  88      =5  
  89      =5  
  90      =5  
  91      =5  #define CommunicationLength0             3                      
  92      =5  #define CommunicationDataHeader                        0X55             
  93      =5  #define CommunicationCommandHeader               0Xaa           
  94      =5  #define CommunicationCommandEnd          0xEF           
  95      =5  #define IAPMODEENTER                     0X01           
  96      =5  #define IAPMODEEXIT                     0xff            
  97      =5  #define IAPSUCCESS                                      0X02            
  98      =5  #define IAPFAIL                                          0x03           
  99      =5  #define IAPIDLE                                          0x00       
 100      =5  #define IAPWRITE                                         0X10           
 101      =5  #define IAPREALLY                                        0x11           
 102      =5  #define IAPADRESSERROR                           0X44           
 103      =5  
 104      =5  
 105      =5  
 106      =5  #define CHECKOK         0xaa            
 107      =5  #define CHECKFAIL   0x55                
 108      =5  
 109      =5  
 110      =5  
 111      =5  
 112      =5  #endif
  35      =4  #include "IOTCONFIG.H"
  35      =3  #ifndef _OTADriver_Statement_H_
  35      =3  #define _OTADriver_Statement_H_
  35      =3  
  35      =3  #define BOOT 0X00               
  35      =3  #define APP      0x01                           
  35      =3  #define OTA_UARTHANDLE() Uart_Handle()
  35      =3  
  35      =3  typedef enum
  35      =3  {
  35      =3                  OTA_STANDBY  = 0x00,
  35      =3          OTA_READY    = 0x01,
  35      =3              OTA_BUSY     = 0x02,
  35      =3          OTA_IAPWRITED   = 0x03,
  35      =3          OTA_COMPLETE = 0x04,
  35      =3              OTA_FAULT    = 0x0F,
  35      =3  } OTASTATE;
  35      =3  
  35      =3  typedef struct APPMemoryInfoStruct
  35      =3  {
  35      =3          unsigned char UpdateSucceededFlagNumber[4];
  35      =3          unsigned long APPSize;
  35      =3          unsigned long APPChecksums;
  35      =3          unsigned long InitFlag;
  35      =3  }APPMemoryInfoStruct;
  35      =3  
  35      =3  typedef struct _IAPDATA_INFO
  35      =3      {
  35      =3                  OTASTATE      State;
  35      =3          unsigned int  PacketNumber;   
  35      =3          unsigned int  Size;           
  35      =3          unsigned char *Memory;        
  35      =3      } IAPDATA_INFO;
  35      =3          
  35      =3  #include "..\H\OTADriver.h"
  35      =3  #include "IOTCONFIG.H"
  36      =3  
  37      =3  extern unsigned char code UpdateSucceededFlagNumber[4];
  38      =3  extern unsigned long code VersionDate;
  39      =3  extern IAPDATA_INFO IAP_Pack;
  40      =3  extern unsigned long  IAP_Checksum;
  41      =3  extern unsigned long IAP_Size;
  42      =3  extern unsigned char BOOT_WaitTime;
  43      =3          
  44      =3  extern void BootLoadInit();
  45      =3  extern void BootLoad_DeInit();
  46      =3  extern void  GOTO_Reset(unsigned char mode);
  47      =3  extern void  OTA_JumpBoot(void);                
  48      =3  extern void  OTA_JumpApp(void); 
  49      =3  extern void  SetInterruptAPP();
  50      =3  extern void  SetInterruptBOOT();
  51      =3  
  52      =3  
  53      =3  extern void OTA_Init(void UartReceiveHandle(char Data),char *UartReceiveBuf);
  54      =3  extern void UART_SendByte(uint8_t UartData);
  55      =3  extern void UART_SendString(char *str);         
  56      =3  extern void Uart_Handle(void);
  57      =3                  
  58      =3  unsigned long ReadAppDate();            
  59      =3  unsigned char AppCompleteCheck();               
  60      =3  unsigned char AppUpdataFlagCheck(char region);
  61      =3  unsigned char IAP_BacksArea_CrcCheck();
  62      =3  
  63      =3  void EraseSpace(unsigned long BeginAddr,unsigned long EndAddr);
  64      =3  unsigned int SaveOTA_to_BacksArea(IAPDATA_INFO *IAP_Pack);
  65      =3  unsigned char BackupsToRunCopy();
  66      =3  unsigned char WriteAPPMemoryInfo(APPMemoryInfoStruct APPMemoryInfo);
  67      =3  unsigned char WriteBackupsAppData(unsigned int OffsetAddress, unsigned char *Data, unsigned int Length);
  68      =3  unsigned char IAP_Check_APFLASH(unsigned char Crc);
  69      =3  
  70      =3  unsigned long CheckSum32(uint32_t cs, u8 *Pdata, uint32_t length);
  71      =3  
  72      =3  #endif
  14      =4  
  14      =4  
  14      =4  
  14      =4  
  14      =4  
  14      =4  
  14      =4  
  14      =4  
  14      =4  
  14      =4  #ifndef _SCDriver_List_H_
  14      =4  #define _SCDriver_List_H_
  14      =4  
  14      =4  #include ".\TKDriver\C\TKDriver.h"
  14      =4  #include ".\OTADriver\H\OTADriver_Statement.h"
  15      =4  #include ".\OTADriver\H\OTADriver.h"
   1      =5  #ifndef _OTADriver_H_
  16      =4  #endif
   5      =1  
   6      =1  #include "CRC_util.h"
   1      =2  
   3      =2  
   4      =2  #ifndef __CRC_UTIL_H
   5      =2  #define __CRC_UTIL_H
   6      =2  
   7      =2  #ifdef __cplusplus
  11      =2  
  12      =2  
  13      =2  
  14      =2      u16 CRC16_Xmodem(u16 crc, u8 *Udata, u32 length);
  15      =2      u16 CheckSum16(u16 cs, u8 *Updata, u32 length);
  16      =2      uint32_t CRC32_Xmodem(uint32_t crc,u8 *Data, u32 data_size );
  17      =2  #ifdef __cplusplus
  20      =2  
  21      =2  #endif
   7      =1  #include "MIIO_OPERATE.h"
   1      =2  
   4      =2  
   5      =2  #ifndef __MIIO_OPERATE_H
   6      =2  #define __MIIO_OPERATE_H
   7      =2  
   8      =2  #ifdef __cplusplus
  12      =2  #include "SC_Init.h"
   1      =3  
   2      =3  
   3      =3  
   4      =3  
   5      =3  
   6      =3  
   7      =3  
   8      =3  #ifndef _SC_INIT_H_
  60      =3  
  61      =3  
  62      =3  
  63      =3  
  13      =2  
  14      =2  
  15      =2  #define MIIO_RESEND_COUNT (10)
  16      =2  #define MIIO_RXCOUNT_LIMIT (512)
  17      =2  
  18      =2  #define XMODERN_BUFFER_SIZE (133)
  19      =2  
  20      =2      typedef enum
  21      =2      {
  22      =2          MI_Tx,
  23      =2          MI_Wait,
  24      =2          MI_TO,
  25      =2          MI_Rx,
  26      =2      } MIIO_State_t;
  27      =2  
  28      =2      typedef enum
  29      =2      {
  30      =2          MIR_NA,
  31      =2          MIR_TO,
  32      =2          MIR_R1,
  33      =2          MIR_R2,
  34      =2      } MIIO_Result_t;
  35      =2  
  36      =2      typedef struct
  37      =2      {
  38      =2          u16 Count;
  39      =2          u16 Loop;
  40      =2      } MIIO_Time_t;
  41      =2  
  42      =2      typedef struct
  43      =2      {
  44      =2          u16 Count;
  45      =2          char Memory[512];
  46      =2      } MIIO_Buffer_t;
  47      =2  
  48      =2      typedef struct
  49      =2      {
  50      =2          MIIO_State_t State;
  51      =2          MIIO_Time_t Time;
  52      =2          MIIO_Buffer_t Buffer;
  53      =2          u8 ReSendCount;
  54      =2      } MIIO_IAP_t;
  55      =2  
  56      =2  
  57      =2      typedef enum
  58      =2      {
  59      =2          XS_Comm,
  60      =2          XS_Finish,
  61      =2          XS_Warn,
  62      =2          XS_Fault,
  63      =2                  XS_Can,
  64      =2      } XmodemStatus_t;
  65      =2  
  66      =2      typedef enum
  67      =2      {
  68      =2          XR_NA   = 0x00,
  69      =2                  XR_SOH  = 0x01,
  70      =2                  XR_EOT  = 0x04,
  71      =2          XR_ACK  = 0x06,
  72      =2          XR_NACK = 0x15,
  73      =2          XR_CAN  = 0x18,
  74      =2          XR_C    = 0x43,
  75      =2      } XmodemReply_t;
  76      =2  
  77      =2      typedef enum
  78      =2      {
  79      =2          XM_CS,
  80      =2          XM_CRC,
  81      =2      } XmodemModeVER_t;
  82      =2  
  83      =2      typedef enum
  84      =2      {
  85      =2          XS_Send,
  86      =2          XS_Receive,
  87      =2          XS_ReceiveEnd,
  88      =2          XS_Update,
  89      =2          XS_UpFinish,
  90      =2          XS_Error,
  91      =2          
  92      =2          XS_ErrFUNC,   
  93      =2          XS_ErrSOH,    
  94      =2          XS_ErrPN,     
  95      =2          XS_ErrVERIFY, 
  96      =2          XS_ErrPNS,    
  97      =2          XS_ErrTO,     
  98      =2          XS_ErrOV,     
  99      =2          XS_ErrPF,     
 100      =2      } XmodemState_t;
 101      =2  
 102      =2      typedef enum
 103      =2      {
 104      =2          XP_Start,
 105      =2          XP_Packing,
 106      =2          XP_PackEnd,
 107      =2      } XmodemPhase_t;
 108      =2  
 109      =2      typedef struct
 110      =2      {
 111      =2          u16 Limit;
 112      =2          u16 Count;
 113      =2      } XmodemTime_t;
 114      =2  
 115      =2      typedef struct
 116      =2      {
 117      =2          u8 EndCount;
 118      =2          u8 PNSeq;
 119      =2          u16 PNTotal;
 120      =2      } XmodemOp_t;
 121      =2  
 122      =2      typedef struct
 123      =2      {
 124      =2          u16 Count;
 125      =2          u16 Size;
 126      =2          u8 *Memory;
 127      =2      } XmodemPackage_t;
 128      =2  
 129      =2      typedef struct
 130      =2      {
 131      =2          void (*SendByte)(u8 Udata);
 132      =2          u16 (*Verify)(u16 init, u8 *Udata, u32 length);
 133      =2          bool (*PackProess)(u32 seq, u8 *Udata, u32 length);
 134      =2          bool (*PackFinish)(void);
 135      =2          bool (*PackError)(void);
 136      =2      } XmodemFunc_t;
 137      =2  
 138      =2      typedef struct
 139      =2      {
 140      =2                  XmodemModeVER_t ModeVER;
 141      =2          XmodemState_t State;
 142      =2          XmodemPhase_t Phase;
 143      =2          XmodemReply_t Reply;
 144      =2  
 145      =2          XmodemTime_t Time;
 146      =2                  XmodemPackage_t Package;
 147      =2      } XmodemClient_t;
 148      =2  
 149      =2      extern XmodemClient_t XMClient;
 150      =2  
 151      =2          extern u16 IAP_crc;
 152      =2          extern u32 IAP_Size;
 153      =2          extern u8  FileCrcerror;
 154      =2          
 155      =2      void XmodemClient_ModeInit(     
 156      =2                                 XmodemModeVER_t modever, 
 157      =2                                 u8 *PackMemory);         
 158      =2  
 159      =2      void XmodemClient_FuncInit(XmodemClient_t *pXC,
 160      =2                                 void (*SendByte)(u8 Udata));
 161      =2  
 162      =2      XmodemStatus_t XmodemClient_Proess(IAPDATA_INFO *OTA_Data);
 163      =2          void XmodemClient_ACK(void);
 164      =2      void XmodemClient_ReceiveHandle(u8 Udata);
 165      =2      bool IAP_Update_WriteErase_Process(u32 seq, u8 *Updata, u32 length);
 166      =2  
 167      =2  
 168      =2  extern volatile MIIO_IAP_t MIIO_IAP;
 169      =2  bool CmpStr(char *Uart_Rdata,unsigned char* string);
 170      =2  void MIIO_IAP_InData(s8 Data);
 171      =2  
 172      =2  MIIO_Result_t MIIO_IAP_Cmd(char *cmd,                 
 173      =2                                 char *reply1,              
 174      =2                                 char *reply2,              
 175      =2                                 u32 TimeOut,               
 176      =2                                 void UR_Send(char *Udata)); 
 177      =2     
 178      =2  
 179      =2  #ifdef __cplusplus
 182      =2  
 183      =2  #endif
   8      =1  
   9      =1  
  10      =1  #define false FALSE
  11      =1  #define true  TRUE
  12      =1  
  13      =1  #define IAP_TIME_WINDOW   (ISP_TIME_WINDOW*1000)  
  14      =1  #define IAP_TIME_BOOT     (5000)  
  15      =1  #define IAP_TIME_BOOTFIAL (12000) 
  16      =1  
  17      =1      typedef enum
  18      =1      {
  19      =1          sMIIO_Standby,
  20      =1          sMIIO_Ready,
  21      =1          sIAP,
  22      =1          sAP,
  23      =1          sMIIO_Fault,
  24      =1                  sMIIO_Model,
  25      =1                  sMIIO_Ble_config,
  26      =1                  sMIIO_Mcu_version,
  27      =1                  sMIIO_Get_down, 
  28      =1      } SystemMode_t;
  29      =1  
  30      =1      typedef struct
  31      =1      {
  32      =1          SystemMode_t Mode;
  33      =1          u32 TimeCount;
  34      =1          u32 TimeLimit;
  35      =1      } System_t;
  36      =1          
  37      =1      extern System_t System;
  38      =1      extern u8 XMClient_Buffer[];
  39      =1      extern XmodemStatus_t XS_Result;
  40      =1      extern MIIO_Result_t miio_result;   
  41      =1      extern unsigned char  IOT_Uart_DataBuf[];
  42      =1  
  43      =1      extern void Systime_Count();
  44      =1      extern void  IOT_Init(char Select);
  45      =1      extern void  IOT_Uart_Receiver(char Data);
  46      =1      extern IOT_State  IOT_Work();
  47      =1      extern void  OTA_FirmwareDownload(IAPDATA_INFO *IAP_Pack);
  48      =1                  
  49      =1      extern void Systime_Time(u8 slice);
  50      =1      extern void Systime_Set(SystemMode_t mode, u32 TimeLimit);
  51      =1      extern void MIIO_OTA_Init(SystemMode_t mode);
  52      =1  #endif  
   2          
   3          unsigned char  IOT_Uart_DataBuf[256];
   4          
   5          unsigned char XMClient_Buffer[XMODERN_BUFFER_SIZE];
   6          volatile System_t System;
   7          XmodemStatus_t XS_Result;
   8          MIIO_Result_t miio_result = MIR_NA;     
   9          
  10          
  11          volatile MIIO_IAP_t MIIO_IAP;
  12          
  13          
  14          XmodemClient_t XMClient;
  15          
  16          u32 File_crc;
  17          u8  FileCrcerror=0;
  18          u8 SaveXmodemData[256];
  19          
  20          
  21          
  22          bool CmpStr(char *Uart_Rdata,unsigned char* string)
  23          {
  24   1              unsigned int i=0;
  25   1          while(*string)
  26   1          {
  27   2                      if(Uart_Rdata[i++]!=*string++)
  28   2                      {
  29   3                              return false;
  30   3                      }
  31   2          }
  32   1              return true;
  33   1      }
  34          
  35          
  36          void MIIO_IAP_InData(s8 Data)
  37          {
  38   1              MIIO_IAP.Buffer.Memory[MIIO_IAP.Buffer.Count]=Data;
  39   1              MIIO_IAP.Buffer.Count++;
  40   1              if(MIIO_IAP.Buffer.Count>sizeof(MIIO_IAP.Buffer.Memory))
  41   1              {
  42   2                      MIIO_IAP.Buffer.Count=0;
  43   2              }
  44   1              if(Data=='\r')
  45   1              {       
  46   2                      MIIO_IAP.State=MI_Rx;
  47   2              }
  48   1      }
  49          
  50          
  51          MIIO_Result_t MIIO_IAP_Cmd(char *cmd,                     
  52                                     char *reply1,              
  53                                     char *reply2,              
  54                                     u32 TimeOut,               
  55                                     void UR_Send(char *Udata)) 
  56          {
  57   1              
  58   1              if((MIIO_IAP.State!=MI_Tx)&&(MIIO_IAP.State!=MI_Rx))
  59   1              {
  60   2                      UR_Send(cmd);
  61   2                      MIIO_IAP.State=MI_Tx;
  62   2                      MIIO_IAP.Time.Count=0;
  63   2              }
  64   1              if(MIIO_IAP.State==MI_Rx)
  65   1              {
  66   2                      MIIO_IAP.Buffer.Count=0;
  67   2                      MIIO_IAP.State=MI_Wait;
  68   2                      if(CmpStr(MIIO_IAP.Buffer.Memory,reply1))
  69   2                      {
  70   3                              return MIR_R1;
  71   3                      }
  72   2                      if(CmpStr(MIIO_IAP.Buffer.Memory,reply2))
  73   2                      {
  74   3                              return MIR_R2;
  75   3                      }               
  76   2                      return MIR_NA;
  77   2              }
  78   1              if(MIIO_IAP.Time.Count>TimeOut)
  79   1              {
  80   2                      MIIO_IAP.Time.Count=0;
  81   2                      MIIO_IAP.State=MIR_TO;
  82   2              }
  83   1              
  84   1              return MIR_NA;
  85   1      }
  86          
  87          
  88          void XmodemClient_ModeInit(XmodemModeVER_t modever, 
  89                                     u8 *PackMemory)          
  90          {
  91   1              XMClient.ModeVER=modever;
  92   1              XMClient.Time.Limit=1000;  
  93   1              XMClient.Package.Memory=PackMemory;
  94   1              XMClient.Package.Count=0;
  95   1              XMClient.Package.Size=0;
  96   1              XMClient.Phase=XP_Start;
  97   1      }
  98          
  99          XmodemStatus_t XmodemClient_Proess(IAPDATA_INFO *OTA_Data)
 100          {
 101   1              static u16  IAP_Count;
 102   1              static u8  ErrorCount;
 103   1              u16 crc=0;
 104   1              
 105   1              u8  IapLen;
 106   1              
 107   1              if(XMClient.Phase==XP_Start)
 108   1              {
 109   2                      UART_SendByte(XR_C);
 110   2                      XMClient.Phase=XP_Packing;
 111   2                      XMClient.State=XS_Receive;
 112   2                      XMClient.Time.Count=0;
 113   2                      ErrorCount=0;
 114   2                      IAP_Size=0;
 115   2                      IAP_Count=1;
 116   2                      FileCrcerror=0;
 117   2                      File_crc=0;
 118   2              }
 119   1              if((XMClient.Time.Count>XMClient.Time.Limit))
 120   1              {
 121   2                      ErrorCount+=1;
 122   2                      UART_SendByte(XR_NACK);
 123   2                      XMClient.Time.Count=0;
 124   2              }
 125   1                      
 126   1              if((XMClient.Phase==XS_Receive)&&(XMClient.Package.Size>=1))
 127   1              {
 128   2                      if(XMClient.Package.Memory[0]==XR_EOT) 
 129   2                      {
 130   3                              u8  i,j;
 131   3                              
 132   3                              for(i=0;i<255;i++)
 133   3                              {
 134   4                                      if((0xFF==SaveXmodemData[255-i])&&(0x1A==SaveXmodemData[255-i-1]))
 135   4                                      {
 136   5                                              break;
 137   5                                      }
 138   4                                              
 139   4                              }
 140   3                              i=i+2+4;
 141   3                              File_crc=CRC32_Xmodem(File_crc,&SaveXmodemData[0],256-i);
 142   3      
 143   3                              for(j=0;j<4;j++)
 144   3                              {
 145   4                                      if((uint8_t)File_crc!=SaveXmodemData[256-i+j])
 146   4                                      {
 147   5                                              FileCrcerror=1;
 148   5                                              break;
 149   5                                      }
 150   4                                      File_crc=File_crc>>8;
 151   4                              }                               
 152   3                              
 153   3                              XMClient.Time.Count=0;
 154   3                              XMClient.Package.Size=0;
 155   3      
 156   3                              XMClient.State=XS_ReceiveEnd;
 157   3                              XMClient.Phase=XP_PackEnd;
 158   3                              UART_SendByte(XR_ACK);
 159   3                              return XS_Finish;
 160   3                      }
 161   2                      if(XMClient.Package.Memory[0]==XR_CAN) 
 162   2                      {
 163   3                      
 164   3                              
 165   3                              
 166   3                              XMClient.Time.Count=0;
 167   3                              XMClient.Package.Size=0;
 168   3      
 169   3                              XMClient.State=XS_Error;
 170   3                              XMClient.Phase=XP_PackEnd;
 171   3                              UART_SendByte(XR_ACK);
 172   3                              return XS_Fault;
 173   3                      }               
 174   2                      if(XMClient.Package.Size>XMODERN_BUFFER_SIZE) 
 175   2                      {
 176   3                              XMClient.Time.Count=0;
 177   3                              ErrorCount+=1;
 178   3                              XMClient.Package.Size=0;
 179   3                              UART_SendByte(XR_NACK);
 180   3                      }                               
 181   2                      if((XMClient.Package.Memory[0]==XR_SOH)&&(XMClient.Package.Size==XMODERN_BUFFER_SIZE))
 182   2                      {
 183   3                              XMClient.Time.Count=0;
 184   3                          XMClient.Package.Size=0;
 185   3                              if(XMClient.Package.Memory[1]==(IAP_Count&0xFF))
 186   3                              {
 187   4                                      ErrorCount=0;
 188   4                                      
 189   4                                      {
 190   5                                              u8 i;
 191   5                                              if(IAP_Count>=3)
 192   5                                              {                       
 193   6                                                      File_crc=CRC32_Xmodem(File_crc,&SaveXmodemData[0],XMODERN_BUFFER_SIZE-5);
 194   6                                              }                                       
 195   5                                              for(i=0;i<128;i++)
 196   5                                              {
 197   6                                                      SaveXmodemData[i]=SaveXmodemData[i+128];
 198   6                                                      SaveXmodemData[i+128]=XMClient.Package.Memory[3+i];
 199   6                                              }
 200   5                                  }                           
 201   4                                      
 202   4                                      
 203   4                                      crc=CRC16_Xmodem(crc,&XMClient.Package.Memory[3],XMODERN_BUFFER_SIZE-5);
 204   4                                      if((crc-XMClient.Package.Memory[XMODERN_BUFFER_SIZE-2]*0x100-XMClient.Package.Memory[XMODERN_BUFFER_SI
             -ZE-1])==0)
 205   4                                      {
 206   5                      
 207   5                                              OTA_Data->PacketNumber=IAP_Count-1;
 208   5                              OTA_Data->Size=XMODERN_BUFFER_SIZE-5;
 209   5                                              for(IapLen=0;IapLen<OTA_Data->Size;IapLen++)
 210   5                                              {
 211   6                                  OTA_Data->Memory[IapLen]=XMClient.Package.Memory[IapLen+3];
 212   6                                              }
 213   5                                              
 214   5                                              IAP_Count++;
 215   5                                      }
 216   4                                      else  
 217   4                                      {
 218   5                                              ErrorCount+=2;
 219   5                                              UART_SendByte(XR_NACK);
 220   5                                      }
 221   4                              }
 222   3                              else  
 223   3                              {
 224   4                                      ErrorCount+=2;
 225   4                                      UART_SendByte(XR_NACK);
 226   4                              }
 227   3                      }
 228   2                      
 229   2              }
 230   1              if(ErrorCount>=25)  
 231   1              {
 232   2                      UART_SendByte(XR_CAN);
 233   2                      UART_SendByte(XR_CAN);
 234   2                      UART_SendByte(XR_CAN);
 235   2                                                      
 236   2                      XMClient.Package.Size=0;
 237   2                      XMClient.State=XS_Error;
 238   2                      XMClient.Phase=XP_PackEnd;;
 239   2                      return XS_Fault;
 240   2              }       
 241   1              return XS_Comm;
 242   1      }
 243          void XmodemClient_ACK(void)
 244          {
 245   1              UART_SendByte(XR_ACK);
 246   1      }
 247          void XmodemClient_ReceiveHandle(u8 Data)
 248          {
 249   1              XMClient.Package.Memory[XMClient.Package.Count]=Data;
 250   1              XMClient.Package.Count++;
 251   1              XMClient.Package.Size++;
 252   1              
 253   1              if((XMClient.Package.Memory[0]==XR_CAN)||(XMClient.Package.Memory[0]==XR_EOT))
 254   1              {
 255   2                      XMClient.Package.Count=0;
 256   2              }
 257   1              
 258   1              if(XMClient.Package.Count>=XMODERN_BUFFER_SIZE)
 259   1              {
 260   2                      XMClient.Package.Count=0;
 261   2              }
 262   1      }
 263          
 264          
 265          void  IOT_Uart_Receiver(char Data)
 266          {
 267   1          switch (System.Mode)
 268   1          {
 269   2              case sMIIO_Standby:
 270   2              case sMIIO_Ready:
 271   2              case sMIIO_Fault:
 272   2              MIIO_IAP_InData(Data);
 273   2              break;
 274   2              case sIAP:
 275   2              XmodemClient_ReceiveHandle(Data);
 276   2              break;
 277   2              case sAP:
 278   2              MIIO_IAP_InData(Data); 
 279   2              break;
 280   2              default:
 281   2              MIIO_IAP_InData(Data);
 282   2              break;
 283   2          }           
 284   1      }
 285          
 286          
 287          void  IOT_Init(char Select)
 288          {
 289   1              if(Select==0)
 290   1              { 
 291   2                      MIIO_OTA_Init(sMIIO_Model);    
 292   2              }
 293   1              else
 294   1              { 
 295   2                      MIIO_OTA_Init(sMIIO_Standby);  
 296   2              }       
 297   1      }
 298          
 299          
 300          IOT_State IOT_Work()
 301          {
 302   1              static unsigned char Send_IOT_State=0;
 303   1              
 304   1              char   Net_State=IOT_NORMAL;
 305   1              
 306   1              if((u8)System.Mode>=sMIIO_Model)
 307   1              {
 308   2                      if(((u8)System.Mode==sMIIO_Get_down)||(Send_IOT_State>32))
 309   2                      {
 310   3                                       if(System.TimeCount>=300)  
 311   3                          {
 312   4                              System.TimeCount=0;
 313   4                              UART_SendString("get_down\r");
 314   4                                                      Send_IOT_State++;
 315   4                                                      Send_IOT_State &=0x7F;
 316   4                          }
 317   3                          if(MIIO_IAP.State==MI_Rx)
 318   3                          {
 319   4                              MIIO_IAP.State=MI_Wait;
 320   4                              MIIO_IAP.Buffer.Count=0;
 321   4                              if((u8)System.Mode==sMIIO_Get_down)
 322   4                                                      {
 323   5                                                              if(CmpStr(&MIIO_IAP.Buffer.Memory,"down none\r"))
 324   5                                                              {
 325   6                                                                      UART_SendString("result\r");
 326   6                                                              }
 327   5                                                              if(CmpStr(&MIIO_IAP.Buffer.Memory,"down unknown_command\r"))
 328   5                                                              {
 329   6                                                                      UART_SendString("result\r");
 330   6                                                              }
 331   5                                                              if(CmpStr(&MIIO_IAP.Buffer.Memory,"down MIIO_mcu_version_req\r"))
 332   5                                                              {
 333   6                                                                      UART_SendString("mcu_version 0001\r");
 334   6                                                              }                               
 335   5                                                              if(CmpStr(&MIIO_IAP.Buffer.Memory,"down get_properties"))
 336   5                                                              {
 337   6                                                                      UART_SendString("result\r");
 338   6                                                              }
 339   5                                                      }
 340   4                              if(CmpStr(&MIIO_IAP.Buffer.Memory,"down update_fw\r"))
 341   4                              {
 342   5                                  Systime_Set(sMIIO_Standby, IAP_TIME_WINDOW); 
 343   5                                                              
 344   5                                                              Net_State=IOT_GET_FW;  
 345   5                              }                                                               
 346   4                          }
 347   3                      }
 348   2                      else
 349   2                      {
 350   3                              if(System.TimeCount>=300)  
 351   3                 {
 352   4                                      System.TimeCount=0;
 353   4                                      Send_IOT_State++;
 354   4                                 Send_IOT_State &=0x7F;
 355   4                 }
 356   3                              switch ((u8)System.Mode)
 357   3                              {
 358   4                                      case sMIIO_Model:
 359   4                      {
 360   5                              
 361   5                          miio_result = MIIO_IAP_Cmd("model sasesi.srser.sas01\r", 
 362   5                          "ok",                 
 363   5                          "error",              
 364   5                          100,                  
 365   5                          UART_SendString);    
 366   5                          if (miio_result == MIR_R1)
 367   5                          {
 368   6                              Systime_Set(sMIIO_Ble_config, IAP_TIME_WINDOW);
 369   6                          }
 370   5                          break;
 371   5                                      }
 372   4                                      case sMIIO_Ble_config:
 373   4                      {
 374   5                          miio_result = MIIO_IAP_Cmd("ble_config set 156 0001\r", 
 375   5                          "ok",                 
 376   5                          "error",              
 377   5                          100,                  
 378   5                          UART_SendString);    
 379   5                          if (miio_result == MIR_R1)
 380   5                          {
 381   6                              Systime_Set(sMIIO_Mcu_version, IAP_TIME_WINDOW);
 382   6                          }
 383   5                          break;
 384   5                                      }       
 385   4                                      case sMIIO_Mcu_version:
 386   4                      {
 387   5                          miio_result = MIIO_IAP_Cmd("mcu_version 0001\r", 
 388   5                          "ok",                 
 389   5                          "error",              
 390   5                          100,                  
 391   5                          UART_SendString);    
 392   5                          if (miio_result == MIR_R1)
 393   5                          {
 394   6                              Systime_Set(sMIIO_Get_down, IAP_TIME_WINDOW);
 395   6                              MIIO_IAP.Time.Count=0;
 396   6                          }
 397   5                          break;
 398   5                                      }       
 399   4                                      default:
 400   4                                              System.Mode = sMIIO_Model;
 401   4                                              break;
 402   4                              }                               
 403   3                      }
 404   2              }
 405   1              return  Net_State;
 406   1      }
 407          
 408          
 409          void OTA_FirmwareDownload(IAPDATA_INFO *IAP_Pack)
 410          {
 411   1              switch ((u8)System.Mode)
 412   1              {
 413   2                  case sMIIO_Standby:    
 414   2                      miio_result = MIIO_IAP_Cmd("get_down\r",     
 415   2                      "down update_fw", 
 416   2                      "down none",      
 417   2                      100,              
 418   2                      UART_SendString);
 419   2                      if (miio_result == MIR_R1) 
 420   2                      {
 421   3                          Systime_Set(sMIIO_Ready, IAP_TIME_BOOT);
 422   3                      }
 423   2                      break;
 424   2                  case sMIIO_Ready:     
 425   2                      miio_result = MIIO_IAP_Cmd("result \"ready\"\r", 
 426   2                      "ok",                 
 427   2                      "error",              
 428   2                      100,                  
 429   2                      UART_SendString);    
 430   2                      if (miio_result == MIR_R1)
 431   2                      {
 432   3                          Systime_Set(sIAP, IAP_TIME_BOOT);
 433   3                      }
 434   2                      break;
 435   2                  case sIAP:       
 436   2                      System.TimeCount=0;
 437   2                                      
 438   2                                      if((IAP_Pack->State==OTA_IAPWRITED)&&(IAP_Pack->Size==0)) 
 439   2                                      {
 440   3                                              XmodemClient_ACK();            
 441   3                                              IAP_Pack->State=OTA_READY;
 442   3                                      }
 443   2                                      if(IAP_Pack->State==OTA_FAULT)      
 444   2                                      {
 445   3                                              IAP_Pack->State=OTA_READY;
 446   3                                              XS_Result = XS_Fault;
 447   3                                      }
 448   2                              
 449   2                              
 450   2                      XS_Result = XmodemClient_Proess(IAP_Pack);
 451   2          
 452   2                      if (XS_Result == XS_Finish)        
 453   2                      {
 454   3                              if(FileCrcerror==0)                                     
 455   3                                                      {
 456   4                                                              AppCompleteCheck();                                                                                                     
 457   4                                                              IAP_Pack->State=OTA_COMPLETE;
 458   4                                                      XmodemClient_ACK();
 459   4                                                      }
 460   3                                                      else
 461   3                                                      {
 462   4                                                              IAP_Pack->State=OTA_FAULT;
 463   4                                                              MIIO_IAP.ReSendCount = 0;
 464   4                                                              Systime_Set(sMIIO_Fault, IAP_TIME_BOOTFIAL);
 465   4                                                              XmodemClient_ACK();
 466   4                                                      }                                       
 467   3                      }
 468   2                      else if (XS_Result == XS_Fault)
 469   2                      {
 470   3                          MIIO_IAP.ReSendCount = 0;
 471   3                          Systime_Set(sMIIO_Fault, IAP_TIME_BOOTFIAL);
 472   3                      }
 473   2                      else
 474   2                      {
 475   3                          Systime_Set(sIAP, IAP_TIME_BOOT);
 476   3                      }
 477   2                      break;
 478   2                  case sAP:   
 479   2                      {       
 480   3                      break;
 481   3                  }
 482   2                  case sMIIO_Fault:  
 483   2                      {
 484   3                          unsigned char i;
 485   3                          for(i=0;i<10;i++)
 486   3                          {
 487   4                              UART_SendString("mcu_boot fail\r");
 488   4                              System.TimeCount=0;
 489   4                              while(System.TimeCount<200)
 490   4                              {
 491   5                                  WDTCON |=0X10;
 492   5                              }
 493   4                          }
 494   3                          System.Mode = sMIIO_Standby;
 495   3                                              MIIO_OTA_Init(sMIIO_Standby);  
 496   3                          break;
 497   3                  }
 498   2                  default:
 499   2                   
 500   2                      break;
 501   2              }               
 502   1      }
 503          
 504          
 505          void Systime_Count()
 506          {
 507   1              System.TimeCount++;
 508   1              XMClient.Time.Count++;
 509   1              MIIO_IAP.Time.Count++;
 510   1      }
 511          
 512          
 513          void Systime_Set(SystemMode_t mode, u32 TimeLimit)
 514          {
 515   1          System.Mode      = mode;
 516   1          System.TimeCount = 0;
 517   1          System.TimeLimit = TimeLimit;
 518   1          MIIO_IAP.State=MI_Wait;
 519   1      }
 520          
 521          
 522          void MIIO_OTA_Init(SystemMode_t mode)
 523          {
 524   1              XmodemClient_ModeInit(XM_CRC,XMClient_Buffer);
 525   1          Systime_Set(mode, IAP_TIME_WINDOW); 
 526   1      }
 527          
 528          
ASSEMBLY LISTING OF GENERATED OBJECT CODE
             ; FUNCTION _CmpStr (BEGIN)
                                           ; SOURCE LINE # 22
0000 900000      R     MOV     DPTR,#Uart_Rdata
0003 120000      E     LCALL   ?C?PSTXDATA
                                           ; SOURCE LINE # 23
                                           ; SOURCE LINE # 24
;---- Variable 'i' assigned to Register 'R6/R7' ----
0006 E4                CLR     A
0007 FF                MOV     R7,A
0008 FE                MOV     R6,A
0009         ?C0001:
                                           ; SOURCE LINE # 25
0009 900000      R     MOV     DPTR,#string
000C 120000      E     LCALL   ?C?PLDXDATA
000F 120000      E     LCALL   ?C?CLDPTR
0012 6029              JZ      ?C0002
                                           ; SOURCE LINE # 26
                                           ; SOURCE LINE # 27
0014 900000      R     MOV     DPTR,#Uart_Rdata
0017 120000      E     LCALL   ?C?PLDXDATA
001A 0F                INC     R7
001B EF                MOV     A,R7
001C AC06              MOV     R4,AR6
001E 7001              JNZ     ?C0107
0020 0E                INC     R6
0021         ?C0107:
0021 14                DEC     A
0022 F582              MOV     DPL,A
0024 8C83              MOV     DPH,R4
0026 120000      E     LCALL   ?C?CLDOPTR
0029 FD                MOV     R5,A
002A 900000      R     MOV     DPTR,#string
002D E4                CLR     A
002E 75F001            MOV     B,#01H
0031 120000      E     LCALL   ?C?PLDIXDATA
0034 120000      E     LCALL   ?C?CLDPTR
0037 6D                XRL     A,R5
0038 60CF              JZ      ?C0001
                                           ; SOURCE LINE # 28
                                           ; SOURCE LINE # 29
003A 7F00              MOV     R7,#00H
003C 22                RET     
                                           ; SOURCE LINE # 30
                                           ; SOURCE LINE # 31
003D         ?C0002:
                                           ; SOURCE LINE # 32
003D 7F01              MOV     R7,#01H
                                           ; SOURCE LINE # 33
003F         ?C0004:
003F 22                RET     
             ; FUNCTION _CmpStr (END)
             ; FUNCTION _MIIO_IAP_InData (BEGIN)
                                           ; SOURCE LINE # 36
;---- Variable 'Data' assigned to Register 'R7' ----
                                           ; SOURCE LINE # 37
                                           ; SOURCE LINE # 38
0000 900000      R     MOV     DPTR,#MIIO_IAP+05H
0003 E0                MOVX    A,@DPTR
0004 FC                MOV     R4,A
0005 A3                INC     DPTR
0006 E0                MOVX    A,@DPTR
0007 2400        R     ADD     A,#LOW MIIO_IAP+07H
0009 F582              MOV     DPL,A
000B 7400        R     MOV     A,#HIGH MIIO_IAP+07H
000D 3C                ADDC    A,R4
000E F583              MOV     DPH,A
0010 EF                MOV     A,R7
0011 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 39
0012 900000      R     MOV     DPTR,#MIIO_IAP+05H
0015 E4                CLR     A
0016 75F001            MOV     B,#01H
0019 120000      E     LCALL   ?C?IILDX
                                           ; SOURCE LINE # 40
001C D3                SETB    C
001D 900000      R     MOV     DPTR,#MIIO_IAP+06H
0020 E0                MOVX    A,@DPTR
0021 9400              SUBB    A,#00H
0023 900000      R     MOV     DPTR,#MIIO_IAP+05H
0026 E0                MOVX    A,@DPTR
0027 9402              SUBB    A,#02H
0029 4004              JC      ?C0005
                                           ; SOURCE LINE # 41
                                           ; SOURCE LINE # 42
002B E4                CLR     A
002C F0                MOVX    @DPTR,A
002D A3                INC     DPTR
002E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 43
002F         ?C0005:
                                           ; SOURCE LINE # 44
002F EF                MOV     A,R7
0030 B40D06            CJNE    A,#0DH,?C0007
                                           ; SOURCE LINE # 45
                                           ; SOURCE LINE # 46
0033 900000      R     MOV     DPTR,#MIIO_IAP
0036 7403              MOV     A,#03H
0038 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 47
                                           ; SOURCE LINE # 48
0039         ?C0007:
0039 22                RET     
             ; FUNCTION _MIIO_IAP_InData (END)
             ; FUNCTION _MIIO_IAP_Cmd (BEGIN)
                                           ; SOURCE LINE # 51
;---- Variable 'cmd' assigned to Register 'R1/R2/R3' ----
                                           ; SOURCE LINE # 56
                                           ; SOURCE LINE # 58
0000 900000      R     MOV     DPTR,#MIIO_IAP
0003 E0                MOVX    A,@DPTR
0004 6027              JZ      ?C0008
0006 E0                MOVX    A,@DPTR
0007 6403              XRL     A,#03H
0009 6022              JZ      ?C0008
                                           ; SOURCE LINE # 59
                                           ; SOURCE LINE # 60
000B C003              PUSH    AR3
000D C002              PUSH    AR2
000F C001              PUSH    AR1
0011 900000      R     MOV     DPTR,#UR_Send
0014 120000      E     LCALL   ?C?PLDXDATA
0017 8982              MOV     DPL,R1
0019 8A83              MOV     DPH,R2
001B D001              POP     AR1
001D D002              POP     AR2
001F D003              POP     AR3
0021 120000      E     LCALL   ?C?ICALL2
                                           ; SOURCE LINE # 61
0024 E4                CLR     A
0025 900000      R     MOV     DPTR,#MIIO_IAP
0028 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 62
0029 A3                INC     DPTR
002A F0                MOVX    @DPTR,A
002B A3                INC     DPTR
002C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 63
002D         ?C0008:
                                           ; SOURCE LINE # 64
002D 900000      R     MOV     DPTR,#MIIO_IAP
0030 E0                MOVX    A,@DPTR
0031 6403              XRL     A,#03H
0033 7043              JNZ     ?C0009
                                           ; SOURCE LINE # 65
                                           ; SOURCE LINE # 66
0035 900000      R     MOV     DPTR,#MIIO_IAP+05H
0038 F0                MOVX    @DPTR,A
0039 A3                INC     DPTR
003A F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 67
003B 900000      R     MOV     DPTR,#MIIO_IAP
003E 04                INC     A
003F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 68
0040 900000      R     MOV     DPTR,#reply1
0043 120000      E     LCALL   ?C?PLDXDATA
0046 900000      R     MOV     DPTR,#?_CmpStr?BYTE+03H
0049 120000      E     LCALL   ?C?PSTXDATA
004C 7B01              MOV     R3,#01H
004E 7A00        R     MOV     R2,#HIGH MIIO_IAP+07H
0050 7900        R     MOV     R1,#LOW MIIO_IAP+07H
0052 120000      R     LCALL   _CmpStr
0055 EF                MOV     A,R7
0056 6003              JZ      ?C0010
                                           ; SOURCE LINE # 69
                                           ; SOURCE LINE # 70
0058 7F02              MOV     R7,#02H
005A 22                RET     
                                           ; SOURCE LINE # 71
005B         ?C0010:
                                           ; SOURCE LINE # 72
005B 900000      R     MOV     DPTR,#reply2
005E 120000      E     LCALL   ?C?PLDXDATA
0061 900000      R     MOV     DPTR,#?_CmpStr?BYTE+03H
0064 120000      E     LCALL   ?C?PSTXDATA
0067 7B01              MOV     R3,#01H
0069 7A00        R     MOV     R2,#HIGH MIIO_IAP+07H
006B 7900        R     MOV     R1,#LOW MIIO_IAP+07H
006D 120000      R     LCALL   _CmpStr
0070 EF                MOV     A,R7
0071 7F00              MOV     R7,#00H
0073 6028              JZ      ?C0011
                                           ; SOURCE LINE # 73
                                           ; SOURCE LINE # 74
0075 7F03              MOV     R7,#03H
                                           ; SOURCE LINE # 75
0077         ?C0012:
                                           ; SOURCE LINE # 76
0077 22                RET     
                                           ; SOURCE LINE # 77
0078         ?C0009:
                                           ; SOURCE LINE # 78
0078 900000      R     MOV     DPTR,#MIIO_IAP+01H
007B E0                MOVX    A,@DPTR
007C FE                MOV     R6,A
007D A3                INC     DPTR
007E E0                MOVX    A,@DPTR
007F FF                MOV     R7,A
0080 E4                CLR     A
0081 FC                MOV     R4,A
0082 FD                MOV     R5,A
0083 900000      R     MOV     DPTR,#TimeOut
0086 120000      E     LCALL   ?C?LLDXDATA0
0089 C3                CLR     C
008A 120000      E     LCALL   ?C?ULCMP
008D 500C              JNC     ?C0013
                                           ; SOURCE LINE # 79
                                           ; SOURCE LINE # 80
008F E4                CLR     A
0090 900000      R     MOV     DPTR,#MIIO_IAP+01H
0093 F0                MOVX    @DPTR,A
0094 A3                INC     DPTR
0095 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 81
0096 900000      R     MOV     DPTR,#MIIO_IAP
0099 04                INC     A
009A F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 82
009B         ?C0013:
                                           ; SOURCE LINE # 84
009B 7F00              MOV     R7,#00H
                                           ; SOURCE LINE # 85
009D         ?C0011:
009D 22                RET     
             ; FUNCTION _MIIO_IAP_Cmd (END)
             ; FUNCTION _XmodemClient_ModeInit (BEGIN)
                                           ; SOURCE LINE # 88
;---- Variable 'PackMemory' assigned to Register 'R1/R2/R3' ----
;---- Variable 'modever' assigned to Register 'R7' ----
                                           ; SOURCE LINE # 90
                                           ; SOURCE LINE # 91
0000 900000      R     MOV     DPTR,#XMClient
0003 EF                MOV     A,R7
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 92
0005 900000      R     MOV     DPTR,#XMClient+04H
0008 7403              MOV     A,#03H
000A F0                MOVX    @DPTR,A
000B A3                INC     DPTR
000C 74E8              MOV     A,#0E8H
000E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 93
000F 900000      R     MOV     DPTR,#XMClient+0CH
0012 120000      E     LCALL   ?C?PSTXDATA
                                           ; SOURCE LINE # 94
0015 E4                CLR     A
0016 900000      R     MOV     DPTR,#XMClient+08H
0019 F0                MOVX    @DPTR,A
001A A3                INC     DPTR
001B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 95
001C A3                INC     DPTR
001D F0                MOVX    @DPTR,A
001E A3                INC     DPTR
001F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 96
0020 900000      R     MOV     DPTR,#XMClient+02H
0023 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 97
0024 22                RET     
             ; FUNCTION _XmodemClient_ModeInit (END)
             ; FUNCTION _XmodemClient_Proess (BEGIN)
                                           ; SOURCE LINE # 99
0000 900000      R     MOV     DPTR,#OTA_Data
0003 120000      E     LCALL   ?C?PSTXDATA
                                           ; SOURCE LINE # 100
                                           ; SOURCE LINE # 103
0006 E4                CLR     A
0007 900000      R     MOV     DPTR,#crc
000A F0                MOVX    @DPTR,A
000B A3                INC     DPTR
000C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 107
000D 900000      R     MOV     DPTR,#XMClient+02H
0010 E0                MOVX    A,@DPTR
0011 703B              JNZ     ?C0015
                                           ; SOURCE LINE # 108
                                           ; SOURCE LINE # 109
0013 7F43              MOV     R7,#043H
0015 120000      E     LCALL   _UART_SendByte
                                           ; SOURCE LINE # 110
0018 900000      R     MOV     DPTR,#XMClient+02H
001B 7401              MOV     A,#01H
001D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 111
001E 900000      R     MOV     DPTR,#XMClient+01H
0021 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 112
0022 E4                CLR     A
0023 900000      R     MOV     DPTR,#XMClient+06H
0026 F0                MOVX    @DPTR,A
0027 A3                INC     DPTR
0028 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 113
0029 900000      R     MOV     DPTR,#ErrorCount
002C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 114
002D 900000      E     MOV     DPTR,#IAP_Size
0030 120000      E     LCALL   ?C?LSTKXDATA
0033 00                DB      00H
0034 00                DB      00H
0035 00                DB      00H
0036 00                DB      00H
                                           ; SOURCE LINE # 115
0037 900000      R     MOV     DPTR,#IAP_Count
003A E4                CLR     A
003B F0                MOVX    @DPTR,A
003C A3                INC     DPTR
003D 04                INC     A
003E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 116
003F E4                CLR     A
0040 900000      R     MOV     DPTR,#FileCrcerror
0043 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 117
0044 900000      R     MOV     DPTR,#File_crc
0047 120000      E     LCALL   ?C?LSTKXDATA
004A 00                DB      00H
004B 00                DB      00H
004C 00                DB      00H
004D 00                DB      00H
                                           ; SOURCE LINE # 118
004E         ?C0015:
                                           ; SOURCE LINE # 119
004E 900000      R     MOV     DPTR,#XMClient+04H
0051 E0                MOVX    A,@DPTR
0052 FE                MOV     R6,A
0053 A3                INC     DPTR
0054 E0                MOVX    A,@DPTR
0055 FF                MOV     R7,A
0056 D3                SETB    C
0057 900000      R     MOV     DPTR,#XMClient+07H
005A E0                MOVX    A,@DPTR
005B 9F                SUBB    A,R7
005C 900000      R     MOV     DPTR,#XMClient+06H
005F E0                MOVX    A,@DPTR
0060 9E                SUBB    A,R6
0061 4012              JC      ?C0016
                                           ; SOURCE LINE # 120
                                           ; SOURCE LINE # 121
0063 900000      R     MOV     DPTR,#ErrorCount
0066 E0                MOVX    A,@DPTR
0067 04                INC     A
0068 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 122
0069 7F15              MOV     R7,#015H
006B 120000      E     LCALL   _UART_SendByte
                                           ; SOURCE LINE # 123
006E E4                CLR     A
006F 900000      R     MOV     DPTR,#XMClient+06H
0072 F0                MOVX    @DPTR,A
0073 A3                INC     DPTR
0074 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 124
0075         ?C0016:
                                           ; SOURCE LINE # 126
0075 900000      R     MOV     DPTR,#XMClient+02H
0078 E0                MOVX    A,@DPTR
0079 6401              XRL     A,#01H
007B 6003              JZ      $ + 5H
007D 020000      R     LJMP    ?C0017
0080 C3                CLR     C
0081 900000      R     MOV     DPTR,#XMClient+0BH
0084 E0                MOVX    A,@DPTR
0085 9401              SUBB    A,#01H
0087 900000      R     MOV     DPTR,#XMClient+0AH
008A E0                MOVX    A,@DPTR
008B 9400              SUBB    A,#00H
008D 5003              JNC     $ + 5H
008F 020000      R     LJMP    ?C0017
                                           ; SOURCE LINE # 127
                                           ; SOURCE LINE # 128
0092 900000      R     MOV     DPTR,#XMClient+0CH
0095 120000      E     LCALL   ?C?PLDXDATA
0098 120000      E     LCALL   ?C?CLDPTR
009B 6404              XRL     A,#04H
009D 6003              JZ      $ + 5H
009F 020000      R     LJMP    ?C0018
                                           ; SOURCE LINE # 129
                                           ; SOURCE LINE # 132
00A2 900000      R     MOV     DPTR,#i
00A5 F0                MOVX    @DPTR,A
00A6         ?C0019:
00A6 900000      R     MOV     DPTR,#i
00A9 E0                MOVX    A,@DPTR
00AA FF                MOV     R7,A
00AB 7E00              MOV     R6,#00H
00AD C3                CLR     C
00AE 94FF              SUBB    A,#0FFH
00B0 7480              MOV     A,#080H
00B2 9480              SUBB    A,#080H
00B4 503B              JNC     ?C0020
                                           ; SOURCE LINE # 133
                                           ; SOURCE LINE # 134
00B6 C3                CLR     C
00B7 74FF              MOV     A,#0FFH
00B9 9F                SUBB    A,R7
00BA FF                MOV     R7,A
00BB E4                CLR     A
00BC 9E                SUBB    A,R6
00BD FE                MOV     R6,A
00BE 7400        R     MOV     A,#LOW SaveXmodemData
00C0 2F                ADD     A,R7
00C1 F582              MOV     DPL,A
00C3 7400        R     MOV     A,#HIGH SaveXmodemData
00C5 3E                ADDC    A,R6
00C6 F583              MOV     DPH,A
00C8 E0                MOVX    A,@DPTR
00C9 F4                CPL     A
00CA 701D              JNZ     ?C0021
00CC 900000      R     MOV     DPTR,#i
00CF E0                MOVX    A,@DPTR
00D0 FF                MOV     R7,A
00D1 C3                CLR     C
00D2 74FF              MOV     A,#0FFH
00D4 9F                SUBB    A,R7
00D5 FF                MOV     R7,A
00D6 E4                CLR     A
00D7 9400              SUBB    A,#00H
00D9 FE                MOV     R6,A
00DA 7400        R     MOV     A,#LOW SaveXmodemData+0FFFFH
00DC 2F                ADD     A,R7
00DD F582              MOV     DPL,A
00DF 7400        R     MOV     A,#HIGH SaveXmodemData+0FFFFH
00E1 3E                ADDC    A,R6
00E2 F583              MOV     DPH,A
00E4 E0                MOVX    A,@DPTR
00E5 641A              XRL     A,#01AH
00E7 6008              JZ      ?C0020
                                           ; SOURCE LINE # 135
                                           ; SOURCE LINE # 136
                                           ; SOURCE LINE # 137
                                           ; SOURCE LINE # 139
00E9         ?C0021:
00E9 900000      R     MOV     DPTR,#i
00EC E0                MOVX    A,@DPTR
00ED 04                INC     A
00EE F0                MOVX    @DPTR,A
00EF 80B5              SJMP    ?C0019
00F1         ?C0020:
                                           ; SOURCE LINE # 140
00F1 900000      R     MOV     DPTR,#i
00F4 E0                MOVX    A,@DPTR
00F5 2406              ADD     A,#06H
00F7 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 141
00F8 7B01              MOV     R3,#01H
00FA 7A00        R     MOV     R2,#HIGH SaveXmodemData
00FC 7900        R     MOV     R1,#LOW SaveXmodemData
00FE E0                MOVX    A,@DPTR
00FF FF                MOV     R7,A
0100 C3                CLR     C
0101 E4                CLR     A
0102 9F                SUBB    A,R7
0103 FF                MOV     R7,A
0104 7401              MOV     A,#01H
0106 9400              SUBB    A,#00H
0108 FE                MOV     R6,A
0109 E4                CLR     A
010A FC                MOV     R4,A
010B FD                MOV     R5,A
010C 900000      E     MOV     DPTR,#?_CRC32_Xmodem?BYTE+07H
010F 120000      E     LCALL   ?C?LSTXDATA
0112 900000      R     MOV     DPTR,#File_crc
0115 120000      E     LCALL   ?C?LLDXDATA
0118 120000      E     LCALL   _CRC32_Xmodem
011B 900000      R     MOV     DPTR,#File_crc
011E 120000      E     LCALL   ?C?LSTXDATA
                                           ; SOURCE LINE # 143
0121 E4                CLR     A
0122 900000      R     MOV     DPTR,#j
0125 F0                MOVX    @DPTR,A
0126         ?C0023:
0126 900000      R     MOV     DPTR,#j
0129 E0                MOVX    A,@DPTR
012A FF                MOV     R7,A
012B C3                CLR     C
012C 9404              SUBB    A,#04H
012E 7480              MOV     A,#080H
0130 9480              SUBB    A,#080H
0132 504D              JNC     ?C0024
                                           ; SOURCE LINE # 144
                                           ; SOURCE LINE # 145
0134 900000      R     MOV     DPTR,#i
0137 E0                MOVX    A,@DPTR
0138 FD                MOV     R5,A
0139 C3                CLR     C
013A E4                CLR     A
013B 9D                SUBB    A,R5
013C FD                MOV     R5,A
013D 7401              MOV     A,#01H
013F 9400              SUBB    A,#00H
0141 FC                MOV     R4,A
0142 7E00              MOV     R6,#00H
0144 ED                MOV     A,R5
0145 2F                ADD     A,R7
0146 FF                MOV     R7,A
0147 EE                MOV     A,R6
0148 3C                ADDC    A,R4
0149 FE                MOV     R6,A
014A 7400        R     MOV     A,#LOW SaveXmodemData
014C 2F                ADD     A,R7
014D F582              MOV     DPL,A
014F 7400        R     MOV     A,#HIGH SaveXmodemData
0151 3E                ADDC    A,R6
0152 F583              MOV     DPH,A
0154 E0                MOVX    A,@DPTR
0155 FB                MOV     R3,A
0156 900000      R     MOV     DPTR,#File_crc
0159 120000      E     LCALL   ?C?LLDXDATA
015C EF                MOV     A,R7
015D 6B                XRL     A,R3
015E 6008              JZ      ?C0026
                                           ; SOURCE LINE # 146
                                           ; SOURCE LINE # 147
0160 900000      R     MOV     DPTR,#FileCrcerror
0163 7401              MOV     A,#01H
0165 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 148
0166 8019              SJMP    ?C0024
                                           ; SOURCE LINE # 149
0168         ?C0026:
                                           ; SOURCE LINE # 150
0168 900000      R     MOV     DPTR,#File_crc
016B 120000      E     LCALL   ?C?LLDXDATA
016E 7808              MOV     R0,#08H
0170 120000      E     LCALL   ?C?ULSHR
0173 900000      R     MOV     DPTR,#File_crc
0176 120000      E     LCALL   ?C?LSTXDATA
                                           ; SOURCE LINE # 151
0179 900000      R     MOV     DPTR,#j
017C E0                MOVX    A,@DPTR
017D 04                INC     A
017E F0                MOVX    @DPTR,A
017F 80A5              SJMP    ?C0023
0181         ?C0024:
                                           ; SOURCE LINE # 153
0181 E4                CLR     A
0182 900000      R     MOV     DPTR,#XMClient+06H
0185 F0                MOVX    @DPTR,A
0186 A3                INC     DPTR
0187 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 154
0188 900000      R     MOV     DPTR,#XMClient+0AH
018B F0                MOVX    @DPTR,A
018C A3                INC     DPTR
018D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 156
018E 900000      R     MOV     DPTR,#XMClient+01H
0191 7402              MOV     A,#02H
0193 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 157
0194 A3                INC     DPTR
0195 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 158
0196 7F06              MOV     R7,#06H
0198 120000      E     LCALL   _UART_SendByte
                                           ; SOURCE LINE # 159
019B 7F01              MOV     R7,#01H
019D 22                RET     
                                           ; SOURCE LINE # 160
019E         ?C0018:
                                           ; SOURCE LINE # 161
019E 900000      R     MOV     DPTR,#XMClient+0CH
01A1 120000      E     LCALL   ?C?PLDXDATA
01A4 120000      E     LCALL   ?C?CLDPTR
01A7 6418              XRL     A,#018H
01A9 701E              JNZ     ?C0028
                                           ; SOURCE LINE # 162
                                           ; SOURCE LINE # 166
01AB 900000      R     MOV     DPTR,#XMClient+06H
01AE F0                MOVX    @DPTR,A
01AF A3                INC     DPTR
01B0 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 167
01B1 900000      R     MOV     DPTR,#XMClient+0AH
01B4 F0                MOVX    @DPTR,A
01B5 A3                INC     DPTR
01B6 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 169
01B7 900000      R     MOV     DPTR,#XMClient+01H
01BA 7405              MOV     A,#05H
01BC F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 170
01BD A3                INC     DPTR
01BE 7402              MOV     A,#02H
01C0 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 171
01C1 7F06              MOV     R7,#06H
01C3 120000      E     LCALL   _UART_SendByte
                                           ; SOURCE LINE # 172
01C6 7F03              MOV     R7,#03H
01C8 22                RET     
                                           ; SOURCE LINE # 173
01C9         ?C0028:
                                           ; SOURCE LINE # 174
01C9 D3                SETB    C
01CA 900000      R     MOV     DPTR,#XMClient+0BH
01CD E0                MOVX    A,@DPTR
01CE 9485              SUBB    A,#085H
01D0 900000      R     MOV     DPTR,#XMClient+0AH
01D3 E0                MOVX    A,@DPTR
01D4 9400              SUBB    A,#00H
01D6 4019              JC      ?C0029
                                           ; SOURCE LINE # 175
                                           ; SOURCE LINE # 176
01D8 E4                CLR     A
01D9 900000      R     MOV     DPTR,#XMClient+06H
01DC F0                MOVX    @DPTR,A
01DD A3                INC     DPTR
01DE F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 177
01DF 900000      R     MOV     DPTR,#ErrorCount
01E2 E0                MOVX    A,@DPTR
01E3 04                INC     A
01E4 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 178
01E5 E4                CLR     A
01E6 900000      R     MOV     DPTR,#XMClient+0AH
01E9 F0                MOVX    @DPTR,A
01EA A3                INC     DPTR
01EB F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 179
01EC 7F15              MOV     R7,#015H
01EE 120000      E     LCALL   _UART_SendByte
                                           ; SOURCE LINE # 180
01F1         ?C0029:
                                           ; SOURCE LINE # 181
01F1 900000      R     MOV     DPTR,#XMClient+0CH
01F4 120000      E     LCALL   ?C?PLDXDATA
01F7 120000      E     LCALL   ?C?CLDPTR
01FA 6401              XRL     A,#01H
01FC 6003              JZ      $ + 5H
01FE 020000      R     LJMP    ?C0017
0201 900000      R     MOV     DPTR,#XMClient+0AH
0204 E0                MOVX    A,@DPTR
0205 7004              JNZ     ?C0108
0207 A3                INC     DPTR
0208 E0                MOVX    A,@DPTR
0209 6485              XRL     A,#085H
020B         ?C0108:
020B 6003              JZ      $ + 5H
020D 020000      R     LJMP    ?C0017
                                           ; SOURCE LINE # 182
                                           ; SOURCE LINE # 183
0210 900000      R     MOV     DPTR,#XMClient+06H
0213 F0                MOVX    @DPTR,A
0214 A3                INC     DPTR
0215 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 184
0216 900000      R     MOV     DPTR,#XMClient+0AH
0219 F0                MOVX    @DPTR,A
021A A3                INC     DPTR
021B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 185
021C A3                INC     DPTR
021D 120000      E     LCALL   ?C?PLDXDATA
0220 900001            MOV     DPTR,#01H
0223 120000      E     LCALL   ?C?CLDOPTR
0226 FF                MOV     R7,A
0227 900000      R     MOV     DPTR,#IAP_Count
022A E0                MOVX    A,@DPTR
022B FC                MOV     R4,A
022C A3                INC     DPTR
022D E0                MOVX    A,@DPTR
022E FD                MOV     R5,A
022F 6F                XRL     A,R7
0230 7001              JNZ     ?C0109
0232 E4                CLR     A
0233         ?C0109:
0233 6003              JZ      $ + 5H
0235 020000      R     LJMP    ?C0031
                                           ; SOURCE LINE # 186
                                           ; SOURCE LINE # 187
0238 A3                INC     DPTR
0239 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 189
                                           ; SOURCE LINE # 191
023A C3                CLR     C
023B ED                MOV     A,R5
023C 9403              SUBB    A,#03H
023E EC                MOV     A,R4
023F 9400              SUBB    A,#00H
0241 401F              JC      ?C0032
                                           ; SOURCE LINE # 192
                                           ; SOURCE LINE # 193
0243 7B01              MOV     R3,#01H
0245 7A00        R     MOV     R2,#HIGH SaveXmodemData
0247 7900        R     MOV     R1,#LOW SaveXmodemData
0249 900000      E     MOV     DPTR,#?_CRC32_Xmodem?BYTE+07H
024C 120000      E     LCALL   ?C?LSTKXDATA
024F 00                DB      00H
0250 00                DB      00H
0251 00                DB      00H
0252 80                DB      080H
0253 900000      R     MOV     DPTR,#File_crc
0256 120000      E     LCALL   ?C?LLDXDATA
0259 120000      E     LCALL   _CRC32_Xmodem
025C 900000      R     MOV     DPTR,#File_crc
025F 120000      E     LCALL   ?C?LSTXDATA
                                           ; SOURCE LINE # 194
0262         ?C0032:
                                           ; SOURCE LINE # 195
0262 E4                CLR     A
0263 900000      R     MOV     DPTR,#i
0266 F0                MOVX    @DPTR,A
0267         ?C0033:
0267 900000      R     MOV     DPTR,#i
026A E0                MOVX    A,@DPTR
026B FF                MOV     R7,A
026C C3                CLR     C
026D 9480              SUBB    A,#080H
026F 7480              MOV     A,#080H
0271 9480              SUBB    A,#080H
0273 5042              JNC     ?C0034
                                           ; SOURCE LINE # 196
                                           ; SOURCE LINE # 197
0275 E0                MOVX    A,@DPTR
0276 FE                MOV     R6,A
0277 2400        R     ADD     A,#LOW SaveXmodemData+080H
0279 F582              MOV     DPL,A
027B E4                CLR     A
027C 3400        R     ADDC    A,#HIGH SaveXmodemData+080H
027E F583              MOV     DPH,A
0280 E0                MOVX    A,@DPTR
0281 FD                MOV     R5,A
0282 7400        R     MOV     A,#LOW SaveXmodemData
0284 2E                ADD     A,R6
0285 F582              MOV     DPL,A
0287 E4                CLR     A
0288 3400        R     ADDC    A,#HIGH SaveXmodemData
028A F583              MOV     DPH,A
028C ED                MOV     A,R5
028D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 198
028E EF                MOV     A,R7
028F 2403              ADD     A,#03H
0291 FD                MOV     R5,A
0292 E4                CLR     A
0293 33                RLC     A
0294 FC                MOV     R4,A
0295 900000      R     MOV     DPTR,#XMClient+0CH
0298 120000      E     LCALL   ?C?PLDXDATA
029B 8D82              MOV     DPL,R5
029D 8C83              MOV     DPH,R4
029F 120000      E     LCALL   ?C?CLDOPTR
02A2 FE                MOV     R6,A
02A3 7400        R     MOV     A,#LOW SaveXmodemData+080H
02A5 2F                ADD     A,R7
02A6 F582              MOV     DPL,A
02A8 E4                CLR     A
02A9 3400        R     ADDC    A,#HIGH SaveXmodemData+080H
02AB F583              MOV     DPH,A
02AD EE                MOV     A,R6
02AE F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 199
02AF 900000      R     MOV     DPTR,#i
02B2 E0                MOVX    A,@DPTR
02B3 04                INC     A
02B4 F0                MOVX    @DPTR,A
02B5 80B0              SJMP    ?C0033
02B7         ?C0034:
                                           ; SOURCE LINE # 200
                                           ; SOURCE LINE # 203
02B7 900000      R     MOV     DPTR,#XMClient+0CH
02BA 120000      E     LCALL   ?C?PLDXDATA
02BD E9                MOV     A,R1
02BE 2403              ADD     A,#03H
02C0 F9                MOV     R1,A
02C1 E4                CLR     A
02C2 3A                ADDC    A,R2
02C3 FA                MOV     R2,A
02C4 900000      E     MOV     DPTR,#?_CRC16_Xmodem?BYTE+05H
02C7 120000      E     LCALL   ?C?LSTKXDATA
02CA 00                DB      00H
02CB 00                DB      00H
02CC 00                DB      00H
02CD 80                DB      080H
02CE 900000      R     MOV     DPTR,#crc
02D1 E0                MOVX    A,@DPTR
02D2 FE                MOV     R6,A
02D3 A3                INC     DPTR
02D4 E0                MOVX    A,@DPTR
02D5 FF                MOV     R7,A
02D6 120000      E     LCALL   _CRC16_Xmodem
02D9 900000      R     MOV     DPTR,#crc
02DC EE                MOV     A,R6
02DD F0                MOVX    @DPTR,A
02DE FC                MOV     R4,A
02DF A3                INC     DPTR
02E0 EF                MOV     A,R7
02E1 F0                MOVX    @DPTR,A
02E2 FD                MOV     R5,A
                                           ; SOURCE LINE # 204
02E3 900000      R     MOV     DPTR,#XMClient+0CH
02E6 120000      E     LCALL   ?C?PLDXDATA
02E9 900083            MOV     DPTR,#083H
02EC 120000      E     LCALL   ?C?CLDOPTR
02EF FE                MOV     R6,A
02F0 C3                CLR     C
02F1 ED                MOV     A,R5
02F2 9400              SUBB    A,#00H
02F4 FF                MOV     R7,A
02F5 EC                MOV     A,R4
02F6 9E                SUBB    A,R6
02F7 FE                MOV     R6,A
02F8 900084            MOV     DPTR,#084H
02FB 120000      E     LCALL   ?C?CLDOPTR
02FE FD                MOV     R5,A
02FF C3                CLR     C
0300 EF                MOV     A,R7
0301 9D                SUBB    A,R5
0302 FF                MOV     R7,A
0303 EE                MOV     A,R6
0304 9400              SUBB    A,#00H
0306 4F                ORL     A,R7
0307 6003              JZ      $ + 5H
0309 020000      R     LJMP    ?C0110
                                           ; SOURCE LINE # 205
                                           ; SOURCE LINE # 207
030C 900000      R     MOV     DPTR,#IAP_Count+01H
030F E0                MOVX    A,@DPTR
0310 24FF              ADD     A,#0FFH
0312 FF                MOV     R7,A
0313 900000      R     MOV     DPTR,#IAP_Count
0316 E0                MOVX    A,@DPTR
0317 34FF              ADDC    A,#0FFH
0319 FE                MOV     R6,A
031A 900000      R     MOV     DPTR,#OTA_Data
031D 120000      E     LCALL   ?C?PLDXDATA
0320 900001            MOV     DPTR,#01H
0323 EE                MOV     A,R6
0324 8FF0              MOV     B,R7
0326 120000      E     LCALL   ?C?ISTOPTR
                                           ; SOURCE LINE # 208
0329 900003            MOV     DPTR,#03H
032C E4                CLR     A
032D 75F080            MOV     B,#080H
0330 120000      E     LCALL   ?C?ISTOPTR
                                           ; SOURCE LINE # 209
0333 E4                CLR     A
0334 900000      R     MOV     DPTR,#IapLen
0337 F0                MOVX    @DPTR,A
0338         ?C0037:
0338 900000      R     MOV     DPTR,#OTA_Data
033B 120000      E     LCALL   ?C?PLDXDATA
033E 900003            MOV     DPTR,#03H
0341 120000      E     LCALL   ?C?ILDOPTR
0344 FF                MOV     R7,A
0345 900000      R     MOV     DPTR,#IapLen
0348 E0                MOVX    A,@DPTR
0349 7C00              MOV     R4,#00H
034B C3                CLR     C
034C 9F                SUBB    A,R7
034D EC                MOV     A,R4
034E 95F0              SUBB    A,B
0350 5033              JNC     ?C0038
                                           ; SOURCE LINE # 210
                                           ; SOURCE LINE # 211
0352 E0                MOVX    A,@DPTR
0353 FF                MOV     R7,A
0354 2403              ADD     A,#03H
0356 FD                MOV     R5,A
0357 EC                MOV     A,R4
0358 33                RLC     A
0359 FC                MOV     R4,A
035A 900000      R     MOV     DPTR,#XMClient+0CH
035D 120000      E     LCALL   ?C?PLDXDATA
0360 8D82              MOV     DPL,R5
0362 8C83              MOV     DPH,R4
0364 120000      E     LCALL   ?C?CLDOPTR
0367 FE                MOV     R6,A
0368 900000      R     MOV     DPTR,#OTA_Data
036B 120000      E     LCALL   ?C?PLDXDATA
036E 900005            MOV     DPTR,#05H
0371 120000      E     LCALL   ?C?PLDOPTR
0374 8F82              MOV     DPL,R7
0376 758300            MOV     DPH,#00H
0379 EE                MOV     A,R6
037A 120000      E     LCALL   ?C?CSTOPTR
                                           ; SOURCE LINE # 212
037D 900000      R     MOV     DPTR,#IapLen
0380 E0                MOVX    A,@DPTR
0381 04                INC     A
0382 F0                MOVX    @DPTR,A
0383 80B3              SJMP    ?C0037
0385         ?C0038:
                                           ; SOURCE LINE # 214
0385 900000      R     MOV     DPTR,#IAP_Count
0388 E4                CLR     A
0389 75F001            MOV     B,#01H
038C 120000      E     LCALL   ?C?IILDX
                                           ; SOURCE LINE # 215
038F 800C              SJMP    ?C0017
0391         ?C0031:
                                           ; SOURCE LINE # 223
                                           ; SOURCE LINE # 224
0391         ?C0110:
0391 900000      R     MOV     DPTR,#ErrorCount
0394 E0                MOVX    A,@DPTR
0395 2402              ADD     A,#02H
0397 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 225
0398 7F15              MOV     R7,#015H
039A 120000      E     LCALL   _UART_SendByte
                                           ; SOURCE LINE # 226
                                           ; SOURCE LINE # 227
                                           ; SOURCE LINE # 229
039D         ?C0017:
                                           ; SOURCE LINE # 230
039D 900000      R     MOV     DPTR,#ErrorCount
03A0 E0                MOVX    A,@DPTR
03A1 C3                CLR     C
03A2 9419              SUBB    A,#019H
03A4 7480              MOV     A,#080H
03A6 9480              SUBB    A,#080H
03A8 4023              JC      ?C0042
                                           ; SOURCE LINE # 231
                                           ; SOURCE LINE # 232
03AA 7F18              MOV     R7,#018H
03AC 120000      E     LCALL   _UART_SendByte
                                           ; SOURCE LINE # 233
03AF 7F18              MOV     R7,#018H
03B1 120000      E     LCALL   _UART_SendByte
                                           ; SOURCE LINE # 234
03B4 7F18              MOV     R7,#018H
03B6 120000      E     LCALL   _UART_SendByte
                                           ; SOURCE LINE # 236
03B9 E4                CLR     A
03BA 900000      R     MOV     DPTR,#XMClient+0AH
03BD F0                MOVX    @DPTR,A
03BE A3                INC     DPTR
03BF F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 237
03C0 900000      R     MOV     DPTR,#XMClient+01H
03C3 7405              MOV     A,#05H
03C5 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 238
03C6 A3                INC     DPTR
03C7 7402              MOV     A,#02H
03C9 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 239
03CA 7F03              MOV     R7,#03H
03CC 22                RET     
                                           ; SOURCE LINE # 240
03CD         ?C0042:
                                           ; SOURCE LINE # 241
03CD 7F00              MOV     R7,#00H
                                           ; SOURCE LINE # 242
03CF         ?C0027:
03CF 22                RET     
             ; FUNCTION _XmodemClient_Proess (END)
             ; FUNCTION XmodemClient_ACK (BEGIN)
                                           ; SOURCE LINE # 243
                                           ; SOURCE LINE # 244
                                           ; SOURCE LINE # 245
0000 7F06              MOV     R7,#06H
0002 020000      E     LJMP    _UART_SendByte
             ; FUNCTION XmodemClient_ACK (END)
             ; FUNCTION _XmodemClient_ReceiveHandle (BEGIN)
                                           ; SOURCE LINE # 247
;---- Variable 'Data' assigned to Register 'R7' ----
                                           ; SOURCE LINE # 248
                                           ; SOURCE LINE # 249
0000 900000      R     MOV     DPTR,#XMClient+0CH
0003 120000      E     LCALL   ?C?PLDXDATA
0006 900000      R     MOV     DPTR,#XMClient+08H
0009 E0                MOVX    A,@DPTR
000A FC                MOV     R4,A
000B A3                INC     DPTR
000C E0                MOVX    A,@DPTR
000D F582              MOV     DPL,A
000F 8C83              MOV     DPH,R4
0011 EF                MOV     A,R7
0012 120000      E     LCALL   ?C?CSTOPTR
                                           ; SOURCE LINE # 250
0015 900000      R     MOV     DPTR,#XMClient+08H
0018 E4                CLR     A
0019 75F001            MOV     B,#01H
001C 120000      E     LCALL   ?C?IILDX
                                           ; SOURCE LINE # 251
001F 900000      R     MOV     DPTR,#XMClient+0AH
0022 E4                CLR     A
0023 75F001            MOV     B,#01H
0026 120000      E     LCALL   ?C?IILDX
                                           ; SOURCE LINE # 253
0029 900000      R     MOV     DPTR,#XMClient+0CH
002C 120000      E     LCALL   ?C?PLDXDATA
002F 120000      E     LCALL   ?C?CLDPTR
0032 FF                MOV     R7,A
0033 6418              XRL     A,#018H
0035 6005              JZ      ?C0045
0037 EF                MOV     A,R7
0038 6404              XRL     A,#04H
003A 7007              JNZ     ?C0044
003C         ?C0045:
                                           ; SOURCE LINE # 254
                                           ; SOURCE LINE # 255
003C E4                CLR     A
003D 900000      R     MOV     DPTR,#XMClient+08H
0040 F0                MOVX    @DPTR,A
0041 A3                INC     DPTR
0042 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 256
0043         ?C0044:
                                           ; SOURCE LINE # 258
0043 C3                CLR     C
0044 900000      R     MOV     DPTR,#XMClient+09H
0047 E0                MOVX    A,@DPTR
0048 9485              SUBB    A,#085H
004A 900000      R     MOV     DPTR,#XMClient+08H
004D E0                MOVX    A,@DPTR
004E 9400              SUBB    A,#00H
0050 4004              JC      ?C0047
                                           ; SOURCE LINE # 259
                                           ; SOURCE LINE # 260
0052 E4                CLR     A
0053 F0                MOVX    @DPTR,A
0054 A3                INC     DPTR
0055 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 261
                                           ; SOURCE LINE # 262
0056         ?C0047:
0056 22                RET     
             ; FUNCTION _XmodemClient_ReceiveHandle (END)
             ; FUNCTION _IOT_Uart_Receiver (BEGIN)
                                           ; SOURCE LINE # 265
;---- Variable 'Data' assigned to Register 'R7' ----
                                           ; SOURCE LINE # 266
                                           ; SOURCE LINE # 267
0000 900000      R     MOV     DPTR,#System
0003 E0                MOVX    A,@DPTR
0004 24FE              ADD     A,#0FEH
0006 600D              JZ      ?C0052
0008 14                DEC     A
0009 6008              JZ      ?C0051
000B 2403              ADD     A,#03H
000D 24FB              ADD     A,#0FBH
000F 5002              JNC     ?C0051
0011 8000              SJMP    ?C0051
                                           ; SOURCE LINE # 268
                                           ; SOURCE LINE # 269
                                           ; SOURCE LINE # 270
                                           ; SOURCE LINE # 271
0013         ?C0051:
                                           ; SOURCE LINE # 272
                                           ; SOURCE LINE # 273
0013 8003              SJMP    ?C0112
                                           ; SOURCE LINE # 274
0015         ?C0052:
                                           ; SOURCE LINE # 275
0015 020000      R     LJMP    _XmodemClient_ReceiveHandle
                                           ; SOURCE LINE # 276
                                           ; SOURCE LINE # 277
                                           ; SOURCE LINE # 280
0018         ?C0112:
0018 120000      R     LCALL   _MIIO_IAP_InData
                                           ; SOURCE LINE # 282
                                           ; SOURCE LINE # 283
                                           ; SOURCE LINE # 284
001B         ?C0055:
001B 22                RET     
             ; FUNCTION _IOT_Uart_Receiver (END)
             ; FUNCTION _IOT_Init (BEGIN)
                                           ; SOURCE LINE # 287
;---- Variable 'Select' assigned to Register 'R7' ----
                                           ; SOURCE LINE # 288
                                           ; SOURCE LINE # 289
0000 EF                MOV     A,R7
0001 33                RLC     A
0002 95E0              SUBB    A,ACC
0004 4F                ORL     A,R7
0005 7004              JNZ     ?C0056
                                           ; SOURCE LINE # 290
                                           ; SOURCE LINE # 291
0007 7F05              MOV     R7,#05H
                                           ; SOURCE LINE # 292
0009 8002              SJMP    ?C0113
000B         ?C0056:
                                           ; SOURCE LINE # 294
                                           ; SOURCE LINE # 295
000B E4                CLR     A
000C FF                MOV     R7,A
000D         ?C0113:
000D 120000      R     LCALL   _MIIO_OTA_Init
                                           ; SOURCE LINE # 296
                                           ; SOURCE LINE # 297
0010         ?C0058:
0010 22                RET     
             ; FUNCTION _IOT_Init (END)
             ; FUNCTION IOT_Work (BEGIN)
                                           ; SOURCE LINE # 300
                                           ; SOURCE LINE # 301
                                           ; SOURCE LINE # 304
0000 E4                CLR     A
0001 900000      R     MOV     DPTR,#Net_State
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 306
0005 900000      R     MOV     DPTR,#System
0008 E0                MOVX    A,@DPTR
0009 C3                CLR     C
000A 9405              SUBB    A,#05H
000C 7480              MOV     A,#080H
000E 9480              SUBB    A,#080H
0010 5003              JNC     $ + 5H
0012 020000      R     LJMP    ?C0059
                                           ; SOURCE LINE # 307
                                           ; SOURCE LINE # 308
0015 E0                MOVX    A,@DPTR
0016 6408              XRL     A,#08H
0018 6010              JZ      ?C0061
001A 900000      R     MOV     DPTR,#Send_IOT_State
001D E0                MOVX    A,@DPTR
001E D3                SETB    C
001F 9420              SUBB    A,#020H
0021 7480              MOV     A,#080H
0023 9480              SUBB    A,#080H
0025 5003              JNC     $ + 5H
0027 020000      R     LJMP    ?C0060
002A         ?C0061:
                                           ; SOURCE LINE # 309
                                           ; SOURCE LINE # 310
002A E4                CLR     A
002B 7F2C              MOV     R7,#02CH
002D 7E01              MOV     R6,#01H
002F FD                MOV     R5,A
0030 FC                MOV     R4,A
0031 900000      R     MOV     DPTR,#System+01H
0034 120000      E     LCALL   ?C?LLDXDATA0
0037 C3                CLR     C
0038 120000      E     LCALL   ?C?ULCMP
003B 401D              JC      ?C0062
                                           ; SOURCE LINE # 311
                                           ; SOURCE LINE # 312
003D 900000      R     MOV     DPTR,#System+01H
0040 120000      E     LCALL   ?C?LSTKXDATA
0043 00                DB      00H
0044 00                DB      00H
0045 00                DB      00H
0046 00                DB      00H
                                           ; SOURCE LINE # 313
0047 7BFF              MOV     R3,#0FFH
0049 7A00        R     MOV     R2,#HIGH ?SC_0
004B 7900        R     MOV     R1,#LOW ?SC_0
004D 120000      E     LCALL   _UART_SendString
                                           ; SOURCE LINE # 314
0050 900000      R     MOV     DPTR,#Send_IOT_State
0053 E0                MOVX    A,@DPTR
0054 04                INC     A
0055 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 315
0056 E0                MOVX    A,@DPTR
0057 547F              ANL     A,#07FH
0059 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 316
005A         ?C0062:
                                           ; SOURCE LINE # 317
005A 900000      R     MOV     DPTR,#MIIO_IAP
005D E0                MOVX    A,@DPTR
005E 6403              XRL     A,#03H
0060 6003              JZ      $ + 5H
0062 020000      R     LJMP    ?C0059
                                           ; SOURCE LINE # 318
                                           ; SOURCE LINE # 319
0065 04                INC     A
0066 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 320
0067 E4                CLR     A
0068 900000      R     MOV     DPTR,#MIIO_IAP+05H
006B F0                MOVX    @DPTR,A
006C A3                INC     DPTR
006D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 321
006E 900000      R     MOV     DPTR,#System
0071 E0                MOVX    A,@DPTR
0072 6408              XRL     A,#08H
0074 6003              JZ      $ + 5H
0076 020000      R     LJMP    ?C0064
                                           ; SOURCE LINE # 322
                                           ; SOURCE LINE # 323
0079 7BFF              MOV     R3,#0FFH
007B 7A00        R     MOV     R2,#HIGH ?SC_10
007D 7900        R     MOV     R1,#LOW ?SC_10
007F 900000      R     MOV     DPTR,#?_CmpStr?BYTE+03H
0082 120000      E     LCALL   ?C?PSTXDATA
0085 7B01              MOV     R3,#01H
0087 7A00        R     MOV     R2,#HIGH MIIO_IAP+07H
0089 7900        R     MOV     R1,#LOW MIIO_IAP+07H
008B 120000      R     LCALL   _CmpStr
008E EF                MOV     A,R7
008F 6009              JZ      ?C0065
                                           ; SOURCE LINE # 324
                                           ; SOURCE LINE # 325
0091 7BFF              MOV     R3,#0FFH
0093 7A00        R     MOV     R2,#HIGH ?SC_21
0095 7900        R     MOV     R1,#LOW ?SC_21
0097 120000      E     LCALL   _UART_SendString
                                           ; SOURCE LINE # 326
009A         ?C0065:
                                           ; SOURCE LINE # 327
009A 7BFF              MOV     R3,#0FFH
009C 7A00        R     MOV     R2,#HIGH ?SC_29
009E 7900        R     MOV     R1,#LOW ?SC_29
00A0 900000      R     MOV     DPTR,#?_CmpStr?BYTE+03H
00A3 120000      E     LCALL   ?C?PSTXDATA
00A6 7B01              MOV     R3,#01H
00A8 7A00        R     MOV     R2,#HIGH MIIO_IAP+07H
00AA 7900        R     MOV     R1,#LOW MIIO_IAP+07H
00AC 120000      R     LCALL   _CmpStr
00AF EF                MOV     A,R7
00B0 6009              JZ      ?C0066
                                           ; SOURCE LINE # 328
                                           ; SOURCE LINE # 329
00B2 7BFF              MOV     R3,#0FFH
00B4 7A00        R     MOV     R2,#HIGH ?SC_21
00B6 7900        R     MOV     R1,#LOW ?SC_21
00B8 120000      E     LCALL   _UART_SendString
                                           ; SOURCE LINE # 330
00BB         ?C0066:
                                           ; SOURCE LINE # 331
00BB 7BFF              MOV     R3,#0FFH
00BD 7A00        R     MOV     R2,#HIGH ?SC_51
00BF 7900        R     MOV     R1,#LOW ?SC_51
00C1 900000      R     MOV     DPTR,#?_CmpStr?BYTE+03H
00C4 120000      E     LCALL   ?C?PSTXDATA
00C7 7B01              MOV     R3,#01H
00C9 7A00        R     MOV     R2,#HIGH MIIO_IAP+07H
00CB 7900        R     MOV     R1,#LOW MIIO_IAP+07H
00CD 120000      R     LCALL   _CmpStr
00D0 EF                MOV     A,R7
00D1 6009              JZ      ?C0067
                                           ; SOURCE LINE # 332
                                           ; SOURCE LINE # 333
00D3 7BFF              MOV     R3,#0FFH
00D5 7A00        R     MOV     R2,#HIGH ?SC_78
00D7 7900        R     MOV     R1,#LOW ?SC_78
00D9 120000      E     LCALL   _UART_SendString
                                           ; SOURCE LINE # 334
00DC         ?C0067:
                                           ; SOURCE LINE # 335
00DC 7BFF              MOV     R3,#0FFH
00DE 7A00        R     MOV     R2,#HIGH ?SC_96
00E0 7900        R     MOV     R1,#LOW ?SC_96
00E2 900000      R     MOV     DPTR,#?_CmpStr?BYTE+03H
00E5 120000      E     LCALL   ?C?PSTXDATA
00E8 7B01              MOV     R3,#01H
00EA 7A00        R     MOV     R2,#HIGH MIIO_IAP+07H
00EC 7900        R     MOV     R1,#LOW MIIO_IAP+07H
00EE 120000      R     LCALL   _CmpStr
00F1 EF                MOV     A,R7
00F2 6009              JZ      ?C0064
                                           ; SOURCE LINE # 336
                                           ; SOURCE LINE # 337
00F4 7BFF              MOV     R3,#0FFH
00F6 7A00        R     MOV     R2,#HIGH ?SC_21
00F8 7900        R     MOV     R1,#LOW ?SC_21
00FA 120000      E     LCALL   _UART_SendString
                                           ; SOURCE LINE # 338
                                           ; SOURCE LINE # 339
00FD         ?C0064:
                                           ; SOURCE LINE # 340
00FD 7BFF              MOV     R3,#0FFH
00FF 7A00        R     MOV     R2,#HIGH ?SC_116
0101 7900        R     MOV     R1,#LOW ?SC_116
0103 900000      R     MOV     DPTR,#?_CmpStr?BYTE+03H
0106 120000      E     LCALL   ?C?PSTXDATA
0109 7B01              MOV     R3,#01H
010B 7A00        R     MOV     R2,#HIGH MIIO_IAP+07H
010D 7900        R     MOV     R1,#LOW MIIO_IAP+07H
010F 120000      R     LCALL   _CmpStr
0112 EF                MOV     A,R7
0113 7003              JNZ     $ + 5H
0115 020000      R     LJMP    ?C0059
                                           ; SOURCE LINE # 341
                                           ; SOURCE LINE # 342
0118 900000      R     MOV     DPTR,#?_Systime_Set?BYTE+01H
011B 120000      E     LCALL   ?C?LSTKXDATA
011E 00                DB      00H
011F 00                DB      00H
0120 0F                DB      0FH
0121 A0                DB      0A0H
0122 E4                CLR     A
0123 FF                MOV     R7,A
0124 120000      R     LCALL   _Systime_Set
                                           ; SOURCE LINE # 344
0127 900000      R     MOV     DPTR,#Net_State
012A 7401              MOV     A,#01H
012C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 345
                                           ; SOURCE LINE # 346
                                           ; SOURCE LINE # 347
012D 020000      R     LJMP    ?C0059
0130         ?C0060:
                                           ; SOURCE LINE # 349
                                           ; SOURCE LINE # 350
0130 E4                CLR     A
0131 7F2C              MOV     R7,#02CH
0133 7E01              MOV     R6,#01H
0135 FD                MOV     R5,A
0136 FC                MOV     R4,A
0137 900000      R     MOV     DPTR,#System+01H
013A 120000      E     LCALL   ?C?LLDXDATA0
013D C3                CLR     C
013E 120000      E     LCALL   ?C?ULCMP
0141 4014              JC      ?C0071
                                           ; SOURCE LINE # 351
                                           ; SOURCE LINE # 352
0143 900000      R     MOV     DPTR,#System+01H
0146 120000      E     LCALL   ?C?LSTKXDATA
0149 00                DB      00H
014A 00                DB      00H
014B 00                DB      00H
014C 00                DB      00H
                                           ; SOURCE LINE # 353
014D 900000      R     MOV     DPTR,#Send_IOT_State
0150 E0                MOVX    A,@DPTR
0151 04                INC     A
0152 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 354
0153 E0                MOVX    A,@DPTR
0154 547F              ANL     A,#07FH
0156 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 355
0157         ?C0071:
                                           ; SOURCE LINE # 356
0157 900000      R     MOV     DPTR,#System
015A E0                MOVX    A,@DPTR
015B 24FA              ADD     A,#0FAH
015D 6058              JZ      ?C0075
015F 14                DEC     A
0160 7003              JNZ     $ + 5H
0162 020000      R     LJMP    ?C0077
0165 2402              ADD     A,#02H
0167 6003              JZ      $ + 5H
0169 020000      R     LJMP    ?C0079
                                           ; SOURCE LINE # 357
                                           ; SOURCE LINE # 358
016C         ?C0073:
                                           ; SOURCE LINE # 359
                                           ; SOURCE LINE # 361
016C 7BFF              MOV     R3,#0FFH
016E 7A00        R     MOV     R2,#HIGH ?SC_158
0170 7900        R     MOV     R1,#LOW ?SC_158
0172 900000      R     MOV     DPTR,#?_MIIO_IAP_Cmd?BYTE+03H
0175 120000      E     LCALL   ?C?PSTXDATA
0178 7A00        R     MOV     R2,#HIGH ?SC_161
017A 7900        R     MOV     R1,#LOW ?SC_161
017C 900000      R     MOV     DPTR,#?_MIIO_IAP_Cmd?BYTE+06H
017F 120000      E     LCALL   ?C?PSTXDATA
0182 900000      R     MOV     DPTR,#?_MIIO_IAP_Cmd?BYTE+09H
0185 120000      E     LCALL   ?C?LSTKXDATA
0188 00                DB      00H
0189 00                DB      00H
018A 00                DB      00H
018B 64                DB      064H
018C 7A00        E     MOV     R2,#HIGH _UART_SendString
018E 7900        E     MOV     R1,#LOW _UART_SendString
0190 900000      R     MOV     DPTR,#?_MIIO_IAP_Cmd?BYTE+0DH
0193 120000      E     LCALL   ?C?PSTXDATA
0196 7A00        R     MOV     R2,#HIGH ?SC_132
0198 7900        R     MOV     R1,#LOW ?SC_132
019A 120000      R     LCALL   _MIIO_IAP_Cmd
019D 900000      R     MOV     DPTR,#miio_result
01A0 EF                MOV     A,R7
01A1 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 366
01A2 6402              XRL     A,#02H
01A4 6003              JZ      $ + 5H
01A6 020000      R     LJMP    ?C0059
                                           ; SOURCE LINE # 367
                                           ; SOURCE LINE # 368
01A9 900000      R     MOV     DPTR,#?_Systime_Set?BYTE+01H
01AC 120000      E     LCALL   ?C?LSTKXDATA
01AF 00                DB      00H
01B0 00                DB      00H
01B1 0F                DB      0FH
01B2 A0                DB      0A0H
01B3 7F06              MOV     R7,#06H
                                           ; SOURCE LINE # 369
                                           ; SOURCE LINE # 370
01B5 8046              SJMP    ?C0114
                                           ; SOURCE LINE # 371
                                           ; SOURCE LINE # 372
01B7         ?C0075:
                                           ; SOURCE LINE # 373
                                           ; SOURCE LINE # 374
01B7 7BFF              MOV     R3,#0FFH
01B9 7A00        R     MOV     R2,#HIGH ?SC_158
01BB 7900        R     MOV     R1,#LOW ?SC_158
01BD 900000      R     MOV     DPTR,#?_MIIO_IAP_Cmd?BYTE+03H
01C0 120000      E     LCALL   ?C?PSTXDATA
01C3 7A00        R     MOV     R2,#HIGH ?SC_161
01C5 7900        R     MOV     R1,#LOW ?SC_161
01C7 900000      R     MOV     DPTR,#?_MIIO_IAP_Cmd?BYTE+06H
01CA 120000      E     LCALL   ?C?PSTXDATA
01CD 900000      R     MOV     DPTR,#?_MIIO_IAP_Cmd?BYTE+09H
01D0 120000      E     LCALL   ?C?LSTKXDATA
01D3 00                DB      00H
01D4 00                DB      00H
01D5 00                DB      00H
01D6 64                DB      064H
01D7 7A00        E     MOV     R2,#HIGH _UART_SendString
01D9 7900        E     MOV     R1,#LOW _UART_SendString
01DB 900000      R     MOV     DPTR,#?_MIIO_IAP_Cmd?BYTE+0DH
01DE 120000      E     LCALL   ?C?PSTXDATA
01E1 7A00        R     MOV     R2,#HIGH ?SC_167
01E3 7900        R     MOV     R1,#LOW ?SC_167
01E5 120000      R     LCALL   _MIIO_IAP_Cmd
01E8 900000      R     MOV     DPTR,#miio_result
01EB EF                MOV     A,R7
01EC F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 379
01ED 6402              XRL     A,#02H
01EF 7069              JNZ     ?C0059
                                           ; SOURCE LINE # 380
                                           ; SOURCE LINE # 381
01F1 900000      R     MOV     DPTR,#?_Systime_Set?BYTE+01H
01F4 120000      E     LCALL   ?C?LSTKXDATA
01F7 00                DB      00H
01F8 00                DB      00H
01F9 0F                DB      0FH
01FA A0                DB      0A0H
01FB 7F07              MOV     R7,#07H
01FD         ?C0114:
01FD 120000      R     LCALL   _Systime_Set
                                           ; SOURCE LINE # 382
                                           ; SOURCE LINE # 383
0200 8058              SJMP    ?C0059
                                           ; SOURCE LINE # 384
                                           ; SOURCE LINE # 385
0202         ?C0077:
                                           ; SOURCE LINE # 386
                                           ; SOURCE LINE # 387
0202 7BFF              MOV     R3,#0FFH
0204 7A00        R     MOV     R2,#HIGH ?SC_158
0206 7900        R     MOV     R1,#LOW ?SC_158
0208 900000      R     MOV     DPTR,#?_MIIO_IAP_Cmd?BYTE+03H
020B 120000      E     LCALL   ?C?PSTXDATA
020E 7A00        R     MOV     R2,#HIGH ?SC_161
0210 7900        R     MOV     R1,#LOW ?SC_161
0212 900000      R     MOV     DPTR,#?_MIIO_IAP_Cmd?BYTE+06H
0215 120000      E     LCALL   ?C?PSTXDATA
0218 900000      R     MOV     DPTR,#?_MIIO_IAP_Cmd?BYTE+09H
021B 120000      E     LCALL   ?C?LSTKXDATA
021E 00                DB      00H
021F 00                DB      00H
0220 00                DB      00H
0221 64                DB      064H
0222 7A00        E     MOV     R2,#HIGH _UART_SendString
0224 7900        E     MOV     R1,#LOW _UART_SendString
0226 900000      R     MOV     DPTR,#?_MIIO_IAP_Cmd?BYTE+0DH
0229 120000      E     LCALL   ?C?PSTXDATA
022C 7A00        R     MOV     R2,#HIGH ?SC_78
022E 7900        R     MOV     R1,#LOW ?SC_78
0230 120000      R     LCALL   _MIIO_IAP_Cmd
0233 900000      R     MOV     DPTR,#miio_result
0236 EF                MOV     A,R7
0237 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 392
0238 6402              XRL     A,#02H
023A 701E              JNZ     ?C0059
                                           ; SOURCE LINE # 393
                                           ; SOURCE LINE # 394
023C 900000      R     MOV     DPTR,#?_Systime_Set?BYTE+01H
023F 120000      E     LCALL   ?C?LSTKXDATA
0242 00                DB      00H
0243 00                DB      00H
0244 0F                DB      0FH
0245 A0                DB      0A0H
0246 7F08              MOV     R7,#08H
0248 120000      R     LCALL   _Systime_Set
                                           ; SOURCE LINE # 395
024B E4                CLR     A
024C 900000      R     MOV     DPTR,#MIIO_IAP+01H
024F F0                MOVX    @DPTR,A
0250 A3                INC     DPTR
0251 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 396
                                           ; SOURCE LINE # 397
0252 8006              SJMP    ?C0059
                                           ; SOURCE LINE # 398
                                           ; SOURCE LINE # 399
0254         ?C0079:
                                           ; SOURCE LINE # 400
0254 900000      R     MOV     DPTR,#System
0257 7405              MOV     A,#05H
0259 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 401
                                           ; SOURCE LINE # 402
                                           ; SOURCE LINE # 403
                                           ; SOURCE LINE # 404
025A         ?C0059:
                                           ; SOURCE LINE # 405
025A 900000      R     MOV     DPTR,#Net_State
025D E0                MOVX    A,@DPTR
025E FF                MOV     R7,A
                                           ; SOURCE LINE # 406
025F 22                RET     
             ; FUNCTION IOT_Work (END)
             ; FUNCTION _OTA_FirmwareDownload (BEGIN)
                                           ; SOURCE LINE # 409
0000 900000      R     MOV     DPTR,#IAP_Pack
0003 120000      E     LCALL   ?C?PSTXDATA
                                           ; SOURCE LINE # 410
                                           ; SOURCE LINE # 411
0006 900000      R     MOV     DPTR,#System
0009 E0                MOVX    A,@DPTR
000A 14                DEC     A
000B 6060              JZ      ?C0084
000D 14                DEC     A
000E 7003              JNZ     $ + 5H
0010 020000      R     LJMP    ?C0086
0013 24FE              ADD     A,#0FEH
0015 7003              JNZ     $ + 5H
0017 020000      R     LJMP    ?C0096
001A 2404              ADD     A,#04H
001C 6003              JZ      $ + 5H
001E 020000      R     LJMP    ?C0103
                                           ; SOURCE LINE # 412
                                           ; SOURCE LINE # 413
0021         ?C0082:
                                           ; SOURCE LINE # 414
0021 7BFF              MOV     R3,#0FFH
0023 7A00        R     MOV     R2,#HIGH ?SC_192
0025 7900        R     MOV     R1,#LOW ?SC_192
0027 900000      R     MOV     DPTR,#?_MIIO_IAP_Cmd?BYTE+03H
002A 120000      E     LCALL   ?C?PSTXDATA
002D 7A00        R     MOV     R2,#HIGH ?SC_207
002F 7900        R     MOV     R1,#LOW ?SC_207
0031 900000      R     MOV     DPTR,#?_MIIO_IAP_Cmd?BYTE+06H
0034 120000      E     LCALL   ?C?PSTXDATA
0037 900000      R     MOV     DPTR,#?_MIIO_IAP_Cmd?BYTE+09H
003A 120000      E     LCALL   ?C?LSTKXDATA
003D 00                DB      00H
003E 00                DB      00H
003F 00                DB      00H
0040 64                DB      064H
0041 7A00        E     MOV     R2,#HIGH _UART_SendString
0043 7900        E     MOV     R1,#LOW _UART_SendString
0045 900000      R     MOV     DPTR,#?_MIIO_IAP_Cmd?BYTE+0DH
0048 120000      E     LCALL   ?C?PSTXDATA
004B 7A00        R     MOV     R2,#HIGH ?SC_0
004D 7900        R     MOV     R1,#LOW ?SC_0
004F 120000      R     LCALL   _MIIO_IAP_Cmd
0052 900000      R     MOV     DPTR,#miio_result
0055 EF                MOV     A,R7
0056 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 419
0057 6402              XRL     A,#02H
0059 6003              JZ      $ + 5H
005B 020000      R     LJMP    ?C0103
                                           ; SOURCE LINE # 420
                                           ; SOURCE LINE # 421
005E 900000      R     MOV     DPTR,#?_Systime_Set?BYTE+01H
0061 120000      E     LCALL   ?C?LSTKXDATA
0064 00                DB      00H
0065 00                DB      00H
0066 13                DB      013H
0067 88                DB      088H
0068 7F01              MOV     R7,#01H
                                           ; SOURCE LINE # 422
                                           ; SOURCE LINE # 423
006A 020000      R     LJMP    ?C0118
                                           ; SOURCE LINE # 424
006D         ?C0084:
                                           ; SOURCE LINE # 425
006D 7BFF              MOV     R3,#0FFH
006F 7A00        R     MOV     R2,#HIGH ?SC_158
0071 7900        R     MOV     R1,#LOW ?SC_158
0073 900000      R     MOV     DPTR,#?_MIIO_IAP_Cmd?BYTE+03H
0076 120000      E     LCALL   ?C?PSTXDATA
0079 7A00        R     MOV     R2,#HIGH ?SC_161
007B 7900        R     MOV     R1,#LOW ?SC_161
007D 900000      R     MOV     DPTR,#?_MIIO_IAP_Cmd?BYTE+06H
0080 120000      E     LCALL   ?C?PSTXDATA
0083 900000      R     MOV     DPTR,#?_MIIO_IAP_Cmd?BYTE+09H
0086 120000      E     LCALL   ?C?LSTKXDATA
0089 00                DB      00H
008A 00                DB      00H
008B 00                DB      00H
008C 64                DB      064H
008D 7A00        E     MOV     R2,#HIGH _UART_SendString
008F 7900        E     MOV     R1,#LOW _UART_SendString
0091 900000      R     MOV     DPTR,#?_MIIO_IAP_Cmd?BYTE+0DH
0094 120000      E     LCALL   ?C?PSTXDATA
0097 7A00        R     MOV     R2,#HIGH ?SC_217
0099 7900        R     MOV     R1,#LOW ?SC_217
009B 120000      R     LCALL   _MIIO_IAP_Cmd
009E 900000      R     MOV     DPTR,#miio_result
00A1 EF                MOV     A,R7
00A2 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 430
00A3 6402              XRL     A,#02H
00A5 6003              JZ      $ + 5H
00A7 020000      R     LJMP    ?C0103
                                           ; SOURCE LINE # 431
                                           ; SOURCE LINE # 432
00AA 900000      R     MOV     DPTR,#?_Systime_Set?BYTE+01H
00AD 120000      E     LCALL   ?C?LSTKXDATA
00B0 00                DB      00H
00B1 00                DB      00H
00B2 13                DB      013H
00B3 88                DB      088H
00B4 7F02              MOV     R7,#02H
00B6         ?C0115:
                                           ; SOURCE LINE # 433
                                           ; SOURCE LINE # 434
00B6 020000      R     LJMP    ?C0118
                                           ; SOURCE LINE # 435
00B9         ?C0086:
                                           ; SOURCE LINE # 436
00B9 900000      R     MOV     DPTR,#System+01H
00BC 120000      E     LCALL   ?C?LSTKXDATA
00BF 00                DB      00H
00C0 00                DB      00H
00C1 00                DB      00H
00C2 00                DB      00H
                                           ; SOURCE LINE # 438
00C3 900000      R     MOV     DPTR,#IAP_Pack
00C6 120000      E     LCALL   ?C?PLDXDATA
00C9 120000      E     LCALL   ?C?CLDPTR
00CC 6403              XRL     A,#03H
00CE 7018              JNZ     ?C0087
00D0 900003            MOV     DPTR,#03H
00D3 120000      E     LCALL   ?C?ILDOPTR
00D6 45F0              ORL     A,B
00D8 700E              JNZ     ?C0087
                                           ; SOURCE LINE # 439
                                           ; SOURCE LINE # 440
00DA 120000      R     LCALL   XmodemClient_ACK
                                           ; SOURCE LINE # 441
00DD 900000      R     MOV     DPTR,#IAP_Pack
00E0 120000      E     LCALL   ?C?PLDXDATA
00E3 7401              MOV     A,#01H
00E5 120000      E     LCALL   ?C?CSTPTR
                                           ; SOURCE LINE # 442
00E8         ?C0087:
                                           ; SOURCE LINE # 443
00E8 900000      R     MOV     DPTR,#IAP_Pack
00EB 120000      E     LCALL   ?C?PLDXDATA
00EE 120000      E     LCALL   ?C?CLDPTR
00F1 640F              XRL     A,#0FH
00F3 700A              JNZ     ?C0088
                                           ; SOURCE LINE # 444
                                           ; SOURCE LINE # 445
00F5 04                INC     A
00F6 120000      E     LCALL   ?C?CSTPTR
                                           ; SOURCE LINE # 446
00F9 900000      R     MOV     DPTR,#XS_Result
00FC 7403              MOV     A,#03H
00FE F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 447
00FF         ?C0088:
                                           ; SOURCE LINE # 450
00FF 900000      R     MOV     DPTR,#IAP_Pack
0102 120000      E     LCALL   ?C?PLDXDATA
0105 120000      R     LCALL   _XmodemClient_Proess
0108 900000      R     MOV     DPTR,#XS_Result
010B EF                MOV     A,R7
010C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 452
010D 6401              XRL     A,#01H
010F 7038              JNZ     ?C0089
                                           ; SOURCE LINE # 453
                                           ; SOURCE LINE # 454
0111 900000      R     MOV     DPTR,#FileCrcerror
0114 E0                MOVX    A,@DPTR
0115 7010              JNZ     ?C0090
                                           ; SOURCE LINE # 455
                                           ; SOURCE LINE # 456
0117 120000      E     LCALL   AppCompleteCheck
                                           ; SOURCE LINE # 457
011A 900000      R     MOV     DPTR,#IAP_Pack
011D 120000      E     LCALL   ?C?PLDXDATA
0120 7404              MOV     A,#04H
0122 120000      E     LCALL   ?C?CSTPTR
                                           ; SOURCE LINE # 458
                                           ; SOURCE LINE # 459
0125 801F              SJMP    ?C0117
0127         ?C0090:
                                           ; SOURCE LINE # 461
                                           ; SOURCE LINE # 462
0127 900000      R     MOV     DPTR,#IAP_Pack
012A 120000      E     LCALL   ?C?PLDXDATA
012D 740F              MOV     A,#0FH
012F 120000      E     LCALL   ?C?CSTPTR
                                           ; SOURCE LINE # 463
0132 E4                CLR     A
0133 900000      R     MOV     DPTR,#MIIO_IAP+0207H
0136 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 464
0137 900000      R     MOV     DPTR,#?_Systime_Set?BYTE+01H
013A 120000      E     LCALL   ?C?LSTKXDATA
013D 00                DB      00H
013E 00                DB      00H
013F 2E                DB      02EH
0140 E0                DB      0E0H
0141 7F04              MOV     R7,#04H
0143 120000      R     LCALL   _Systime_Set
                                           ; SOURCE LINE # 465
0146         ?C0117:
0146 020000      R     LJMP    XmodemClient_ACK
                                           ; SOURCE LINE # 466
                                           ; SOURCE LINE # 467
0149         ?C0089:
                                           ; SOURCE LINE # 468
0149 900000      R     MOV     DPTR,#XS_Result
014C E0                MOVX    A,@DPTR
014D 6403              XRL     A,#03H
014F 7012              JNZ     ?C0093
                                           ; SOURCE LINE # 469
                                           ; SOURCE LINE # 470
0151 900000      R     MOV     DPTR,#MIIO_IAP+0207H
0154 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 471
0155 900000      R     MOV     DPTR,#?_Systime_Set?BYTE+01H
0158 120000      E     LCALL   ?C?LSTKXDATA
015B 00                DB      00H
015C 00                DB      00H
015D 2E                DB      02EH
015E E0                DB      0E0H
015F 7F04              MOV     R7,#04H
0161         ?C0116:
                                           ; SOURCE LINE # 472
0161 800C              SJMP    ?C0118
0163         ?C0093:
                                           ; SOURCE LINE # 474
                                           ; SOURCE LINE # 475
0163 900000      R     MOV     DPTR,#?_Systime_Set?BYTE+01H
0166 120000      E     LCALL   ?C?LSTKXDATA
0169 00                DB      00H
016A 00                DB      00H
016B 13                DB      013H
016C 88                DB      088H
016D 7F02              MOV     R7,#02H
016F         ?C0118:
016F 020000      R     LJMP    _Systime_Set
                                           ; SOURCE LINE # 476
                                           ; SOURCE LINE # 477
                                           ; SOURCE LINE # 478
                                           ; SOURCE LINE # 479
                                           ; SOURCE LINE # 480
                                           ; SOURCE LINE # 481
                                           ; SOURCE LINE # 482
0172         ?C0096:
                                           ; SOURCE LINE # 483
                                           ; SOURCE LINE # 485
0172 E4                CLR     A
0173 900000      R     MOV     DPTR,#i
0176 F0                MOVX    @DPTR,A
0177         ?C0097:
0177 900000      R     MOV     DPTR,#i
017A E0                MOVX    A,@DPTR
017B C3                CLR     C
017C 940A              SUBB    A,#0AH
017E 7480              MOV     A,#080H
0180 9480              SUBB    A,#080H
0182 5032              JNC     ?C0098
                                           ; SOURCE LINE # 486
                                           ; SOURCE LINE # 487
0184 7BFF              MOV     R3,#0FFH
0186 7A00        R     MOV     R2,#HIGH ?SC_233
0188 7900        R     MOV     R1,#LOW ?SC_233
018A 120000      E     LCALL   _UART_SendString
                                           ; SOURCE LINE # 488
018D 900000      R     MOV     DPTR,#System+01H
0190 120000      E     LCALL   ?C?LSTKXDATA
0193 00                DB      00H
0194 00                DB      00H
0195 00                DB      00H
0196 00                DB      00H
0197         ?C0100:
                                           ; SOURCE LINE # 489
0197 E4                CLR     A
0198 7FC8              MOV     R7,#0C8H
019A FE                MOV     R6,A
019B FD                MOV     R5,A
019C FC                MOV     R4,A
019D 900000      R     MOV     DPTR,#System+01H
01A0 120000      E     LCALL   ?C?LLDXDATA0
01A3 C3                CLR     C
01A4 120000      E     LCALL   ?C?ULCMP
01A7 5005              JNC     ?C0099
                                           ; SOURCE LINE # 490
                                           ; SOURCE LINE # 491
01A9 43CF10            ORL     WDTCON,#010H
                                           ; SOURCE LINE # 492
01AC 80E9              SJMP    ?C0100
                                           ; SOURCE LINE # 493
01AE         ?C0099:
01AE 900000      R     MOV     DPTR,#i
01B1 E0                MOVX    A,@DPTR
01B2 04                INC     A
01B3 F0                MOVX    @DPTR,A
01B4 80C1              SJMP    ?C0097
01B6         ?C0098:
                                           ; SOURCE LINE # 494
01B6 E4                CLR     A
01B7 900000      R     MOV     DPTR,#System
01BA F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 495
01BB FF                MOV     R7,A
01BC 120000      R     LCALL   _MIIO_OTA_Init
                                           ; SOURCE LINE # 496
                                           ; SOURCE LINE # 497
                                           ; SOURCE LINE # 498
                                           ; SOURCE LINE # 500
                                           ; SOURCE LINE # 501
                                           ; SOURCE LINE # 502
01BF         ?C0103:
01BF 22                RET     
             ; FUNCTION _OTA_FirmwareDownload (END)
             ; FUNCTION Systime_Count (BEGIN)
                                           ; SOURCE LINE # 505
                                           ; SOURCE LINE # 506
                                           ; SOURCE LINE # 507
0000 900000      R     MOV     DPTR,#System+01H
0003 120000      E     LCALL   ?C?LLDXDATA
0006 EF                MOV     A,R7
0007 2401              ADD     A,#01H
0009 FF                MOV     R7,A
000A E4                CLR     A
000B 3E                ADDC    A,R6
000C FE                MOV     R6,A
000D E4                CLR     A
000E 3D                ADDC    A,R5
000F FD                MOV     R5,A
0010 E4                CLR     A
0011 3C                ADDC    A,R4
0012 FC                MOV     R4,A
0013 900000      R     MOV     DPTR,#System+01H
0016 120000      E     LCALL   ?C?LSTXDATA
                                           ; SOURCE LINE # 508
0019 900000      R     MOV     DPTR,#XMClient+06H
001C E4                CLR     A
001D 75F001            MOV     B,#01H
0020 120000      E     LCALL   ?C?IILDX
                                           ; SOURCE LINE # 509
0023 900000      R     MOV     DPTR,#MIIO_IAP+01H
0026 E4                CLR     A
0027 75F001            MOV     B,#01H
002A 020000      E     LJMP    ?C?IILDX
             ; FUNCTION Systime_Count (END)
             ; FUNCTION _Systime_Set (BEGIN)
                                           ; SOURCE LINE # 513
;---- Variable 'mode' assigned to Register 'R7' ----
                                           ; SOURCE LINE # 514
                                           ; SOURCE LINE # 515
0000 900000      R     MOV     DPTR,#System
0003 EF                MOV     A,R7
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 516
0005 A3                INC     DPTR
0006 120000      E     LCALL   ?C?LSTKXDATA
0009 00                DB      00H
000A 00                DB      00H
000B 00                DB      00H
000C 00                DB      00H
                                           ; SOURCE LINE # 517
000D 900000      R     MOV     DPTR,#TimeLimit
0010 120000      E     LCALL   ?C?LLDXDATA
0013 900000      R     MOV     DPTR,#System+05H
0016 120000      E     LCALL   ?C?LSTXDATA
                                           ; SOURCE LINE # 518
0019 900000      R     MOV     DPTR,#MIIO_IAP
001C 7401              MOV     A,#01H
001E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 519
001F 22                RET     
             ; FUNCTION _Systime_Set (END)
             ; FUNCTION _MIIO_OTA_Init (BEGIN)
                                           ; SOURCE LINE # 522
;---- Variable 'mode' assigned to Register 'R6' ----
0000 AE07              MOV     R6,AR7
                                           ; SOURCE LINE # 523
                                           ; SOURCE LINE # 524
0002 7B01              MOV     R3,#01H
0004 7A00        R     MOV     R2,#HIGH XMClient_Buffer
0006 7900        R     MOV     R1,#LOW XMClient_Buffer
0008 7F01              MOV     R7,#01H
000A 120000      R     LCALL   _XmodemClient_ModeInit
                                           ; SOURCE LINE # 525
000D AF06              MOV     R7,AR6
000F C007              PUSH    AR7
0011 900000      R     MOV     DPTR,#?_Systime_Set?BYTE+01H
0014 120000      E     LCALL   ?C?LSTKXDATA
0017 00                DB      00H
0018 00                DB      00H
0019 0F                DB      0FH
001A A0                DB      0A0H
001B D007              POP     AR7
001D 020000      R     LJMP    _Systime_Set
             ; FUNCTION _MIIO_OTA_Init (END)
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
ACMP_VREF_EXTERNAL . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_FLAG_RI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_CLOCKPOLARITY_HIGH . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_FLAG_TI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_PRESSEL_32CLOCK. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_WORK_MODE3. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
uint16_t . . . . . . . . . . . . . . .  TYPEDEF  -----  U_INT    -----  2
TRX. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CAH  1
OPREG. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00FFH  1
_MIIO_IAP_InData . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  Data . . . . . . . . . . . . . . . .  * REG *  DATA   CHAR     0007H  1
USCI4_UART_FLAG_RI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_CLOCKPOLARITY_HIGH . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_FLAG_TI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_PIN_LNIB. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P0 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0080H  1
_Systime_Set . . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  mode . . . . . . . . . . . . . . . .  AUTO     DATA   U_CHAR   0007H  1
  TimeLimit. . . . . . . . . . . . . .  AUTO     XDATA  U_LONG   0001H  4
USCI5_UART_FLAG_RI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_CLOCKPOLARITY_HIGH . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_FLAG_TI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_32 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_Flag_Typedef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_PRESSEL_16CLOCK. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P1 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0090H  1
XmodemClient_ACK . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
SEG4_27COM0_3. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_CLOCKPOLARITY_HIGH . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_FLAG_TI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_32 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_FLAG_TXE . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_Mode_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_128. . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_PRESSEL_FHRC_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_PresSel_TypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
P2 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A0H  1
sMIIO_Fault. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
XmodemOp_t . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  4
  EndCount . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  PNSeq. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  PNTotal. . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0002H  2
USCI5_UART_FLAG_TI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_32 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_FLAG_TXE . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_Mode_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_128. . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_16 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_RX_ENABLE. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_Immediate_Mode. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_PRESSEL_FHRC_D2 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
Status_OK. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EUART. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00ACH  1
TMCON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008EH  1
P3 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B0H  1
USCI3_TWI_32 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_FLAG_TXE . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI2_UART_Mode_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_128. . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_16 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM2_PRESSEL_FHRC_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
AC . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D6H  1
P4 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C0H  1
sAP. . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IOT_DOWN_FW. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAPDATA_INFO . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  8
  State. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  PacketNumber . . . . . . . . . . . .  MEMBER   -----  U_INT    0001H  2
  Size . . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0003H  2
  Memory . . . . . . . . . . . . . . .  MEMBER   -----  PTR      0005H  3
ACMP_VREF_10D16VDD . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_BiasVoltage_Typedef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
DDIC_ResSel_100K . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_32 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_FLAG_TXE . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_Mode_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_128. . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_16 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM3_PRESSEL_FHRC_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_PRESSEL_FHRC_D4 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
FlagStatus . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
RESET. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
OTCON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008FH  1
P5 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D8H  1
ACMP_VREF_11D16VDD . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM0. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG0. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SEG0_27COM4_7. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_ResSel_200K . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_32 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_FLAG_TXE . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_Mode_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_SPI_BAUDRATEPRESCALER_128. . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_16 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_TWI_64 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_OutputState_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM0_FaultDetectionVoltage_high. . . .  E_CONST  -----  U_CHAR   -----  1
PWM4_PRESSEL_FHRC_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_MODE_TIMER. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EA . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00AFH  1
RCLKX. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CDH  1
_IOT_Uart_Receiver . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  Data . . . . . . . . . . . . . . . .  * REG *  DATA   CHAR     0007H  1
ACMP_VREF_12D16VDD . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM1. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG1. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_FLAG_TXE . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_UART_Mode_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_128. . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_16 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_TWI_64 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
TIM1_MODE_TIMER. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
int32_t. . . . . . . . . . . . . . . .  TYPEDEF  -----  LONG     -----  4
PWMCON0. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D2H  1
ACMP_VREF_13D16VDD . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM2. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG2. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_ResSel_400K . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_16 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_TWI_64 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_MODE_TIMER. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TCLKX. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CCH  1
PWMCON1. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D3H  1
System . . . . . . . . . . . . . . . .  PUBLIC   XDATA  STRUCT   0004H  9
XMClient . . . . . . . . . . . . . . .  PUBLIC   XDATA  STRUCT   000DH  15
ACMP_VREF_14D16VDD . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM3. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG3. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_DUTYCYCLE_D4. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_TWI_64 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT_TRIGGER_FALL_ONLY. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_POLARITY_INVERT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_PRESSEL_FHRC_D8 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_10. . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
TIM3_MODE_TIMER. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_PIN_0 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
int16_t. . . . . . . . . . . . . . . .  TYPEDEF  -----  INT      -----  2
OTA_BUSY . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACMP_VREF_15D16VDD . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM4. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG4. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_DUTYCYCLE_D5. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_TWI_64 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_WaveFilteringTime_16us. . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_Timebase_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_11. . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
TIM4_MODE_TIMER. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_PIN_1 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EXENX. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CBH  1
XS_Fault . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM5. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG5. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_DUTYCYCLE_D6. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_MEMTYPE_EEPROM . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_64 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_12. . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
GPIO_PIN_2 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM6. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG6. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_ResSel_800K . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_Mode_Typedef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM_Aligned_Mode_TypeDef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_13. . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
GPIO_PIN_3 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ERROR. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
_CRC32_Xmodem. . . . . . . . . . . . .  EXTERN   CODE   PROC     -----  -----
DDIC_COM7. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG7. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_DUTYCYCLE_D8. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_MasterIdle . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_14. . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
GPIO_PIN_4 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
MI_Wait. . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG8. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_MasterIdle . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_ClockPhase_TypeDef . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_15. . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
GPIO_PIN_5 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EADC . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00AEH  1
TXMOD. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C9H  1
TXCON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C8H  1
IE . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A8H  1
DPH1 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0085H  1
XS_Result. . . . . . . . . . . . . . .  PUBLIC   XDATA  U_CHAR   001CH  1
XS_ErrVERIFY . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
_CRC16_Xmodem. . . . . . . . . . . . .  EXTERN   CODE   PROC     -----  -----
ACMP_CHANNEL_0 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG9. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_MasterIdle . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_ClockPhase_TypeDef . . . . .  TYPEDEF  -----  U_CHAR   -----  1
GPIO_PIN_6 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EXA0 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00E9H  1
ACMP_CHANNEL_1 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_MasterIdle . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_ClockPhase_TypeDef . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM_Type_TypeDef . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_SamplesNum_EightTimes. . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_Flag_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM2_FLAG_EXF2 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_PIN_7 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
OPINX. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00FEH  1
EXA1 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00EAH  1
ACMP_CHANNEL_2 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_MasterIdle . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_ClockPhase_TypeDef . . . . .  TYPEDEF  -----  U_CHAR   -----  1
BTM_TIMEBASE_62_5MS. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_Flag_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
EXA2 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00EBH  1
ACMP_CHANNEL_3 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_MasterIdle . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_ClockPhase_TypeDef . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_TWI_MasterCommunicationRate_Type  TYPEDEF  -----  U_CHAR   -----  1
TIM4_Flag_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM3_FLAG_EXF3 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_MODE_OUT_PP . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EXA3 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00ECH  1
DPL1 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0084H  1
USCI5_SPI_ClockPhase_TypeDef . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_TWI_MasterCommunicationRate_Type  TYPEDEF  -----  U_CHAR   -----  1
Status_TIMEOUT . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
CP . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C8H  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USXCON0. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C4H  1
USCI2_TWI_MasterCommunicationRate_Type  TYPEDEF  -----  U_CHAR   -----  1
TIM4_FLAG_EXF4 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USXCON1. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C5H  1
ACMP_Flag_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_TWI_MasterCommunicationRate_Type  TYPEDEF  -----  U_CHAR   -----  1
PWM_ComplementaryOutputPin_TypeDef . .  TYPEDEF  -----  U_CHAR   -----  1
SYSCLK_PresSel_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USXCON2. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C6H  1
sMIIO_Mcu_version. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_MasterCommunicationRate_Type  TYPEDEF  -----  U_CHAR   -----  1
USCI0_TWI_MasterSendData . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ErrorStatus. . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USXCON3. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C7H  1
IAP_MemType_TypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_TWI_MasterCommunicationRate_Type  TYPEDEF  -----  U_CHAR   -----  1
USCI1_TWI_MasterSendData . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_DATA16 . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_1. . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_FaultDetectionVoltage_Low . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_OperateRange_TypeDef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
XS_Send. . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACMP_TRIGGER_NO. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_Control_OFF . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_MasterSendData . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_DATA16 . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_1. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_MasterReceivedaData. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_MODE_SLAVE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_2. . . . .  E_CONST  -----  U_CHAR   -----  1
XS_Error . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IOT_NORMAL . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_MasterSendData . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_DATA16 . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_1. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_MasterReceivedaData. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_MODE_SLAVE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_2. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_RX_ENABLE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_FaultDetectionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
OPERCON. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00EFH  1
P0PH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009BH  1
IP . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B8H  1
XP_Start . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
XR_NA. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
XS_Comm. . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
MI_TO. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACMP_TriggerMode_Typedef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_TWI_MasterSendData . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_DATA16 . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_1. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_MasterReceivedaData. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_MODE_SLAVE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_2. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_RX_ENABLE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_Read . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_4. . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
ADC_Cycle_Null . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_PRESSEL_FSYS_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P1PH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0092H  1
USCI5_TWI_MasterSendData . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_DATA16 . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_BAUDRATEPRESCALER_1. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_MasterReceivedaData. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_MODE_SLAVE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_2. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_RX_ENABLE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_Read . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_4. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_SlaveIdle. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_Mode_SPI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INTx_Typedef . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM1_PRESSEL_FSYS_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
RI . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0098H  1
P2PH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A2H  1
File_crc . . . . . . . . . . . . . . .  PUBLIC   XDATA  U_LONG   001DH  4
XM_CS. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_DATA16 . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_1. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_MasterReceivedaData. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_MODE_SLAVE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_BAUDRATEPRESCALER_2. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_RX_ENABLE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_Read . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_4. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_SlaveIdle. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_Mode_SPI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT0 . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_PRESSEL_FSYS_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SUCCESS. . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
CY . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D7H  1
P3PH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B2H  1
USCI5_TWI_MasterReceivedaData. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_MODE_SLAVE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_2. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_RX_ENABLE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_Read . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_4. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_SlaveIdle. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_Mode_SPI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT1 . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT_TRIGGER_RISE_ONLY. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_VREF_VDD . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_OPERATERANGE__ALL_CODEREGION . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_PRESSEL_FSYS_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TI . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0099H  1
TXINX. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CEH  1
P4PH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C2H  1
IAP_BTLDType_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_UART_RX_ENABLE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_Read . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_BAUDRATEPRESCALER_4. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_SlaveIdle. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_Mode_SPI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI0_SPI_CLOCKPHASE_1EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_8. . . . .  E_CONST  -----  U_CHAR   -----  1
INT2 . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_PRESSEL_FSYS_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IPT0 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B9H  1
P5PH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00DAH  1
XS_Can . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_Read . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_4. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_SlaveIdle. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_Mode_SPI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_CLOCKPHASE_1EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_8. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_CLOCKPHASE_2EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
FunctionalState. . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IPT1 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BBH  1
USCI5_TWI_SlaveIdle. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_Mode_SPI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_CLOCKPHASE_1EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_8. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_CLOCKPHASE_2EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
IPT2 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BDH  1
USCI3_SPI_CLOCKPHASE_1EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_8. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_CLOCKPHASE_2EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_MODE_IN_HI. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
HIGH . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
XS_ErrSOH. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
OTA_COMPLETE . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_CLOCKPHASE_1EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_BAUDRATEPRESCALER_8. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_CLOCKPHASE_2EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
XP_PackEnd . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_MEMTYPE_UID. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_CLOCKPHASE_1EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_8. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_CLOCKPHASE_2EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_Mode_TWI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SP . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0081H  1
USCI5_SPI_CLOCKPHASE_2EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_Mode_TWI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_FLAG_TXRXnE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_SlaveDisableACK. . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_SlaveSendData. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_Mode_TWI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_FLAG_TXRXnE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_SlaveDisableACK. . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_SlaveSendData. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_RX_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM_OUTPUTSTATE_DISABLE. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
OV . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D2H  1
XmodemClient_t . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  15
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
  ModeVER. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  State. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  Phase. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  Reply. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  Time . . . . . . . . . . . . . . . .  MEMBER   -----  STRUCT   0004H  4
  Package. . . . . . . . . . . . . . .  MEMBER   -----  STRUCT   0008H  7
XS_Warn. . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
_UART_SendString . . . . . . . . . . .  EXTERN   CODE   PROC     -----  -----
USCI5_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_Mode_TWI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_FLAG_TXRXnE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_SlaveDisableACK. . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_SlaveSendData. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_RX_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_TWI_SlaveReceivedaData . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_CountMode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM0_MODE_COUNTER. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ITStatus . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IAPADE . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F4H  1
P0VO . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009CH  1
USCI4_Mode_TWI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_FLAG_TXRXnE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_SlaveDisableACK. . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_SlaveSendData. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_RX_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_TWI_SlaveReceivedaData . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM1_CountMode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM1_MODE_COUNTER. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P1VO . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0094H  1
DDIC_DutyCycle_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_Mode_TWI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_FLAG_TXRXnE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_SlaveDisableACK. . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_SlaveSendData. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_RX_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_TWI_SlaveReceivedaData . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_CountMode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM2_MODE_COUNTER. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P2VO . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A3H  1
EXBH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00EEH  1
XS_ErrPNS. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
XR_NACK. . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_FLAG_TXRXnE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_SlaveDisableACK. . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_SlaveSendData. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_RX_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_TWI_SlaveReceivedaData . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_500MS . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_CountMode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM3_MODE_COUNTER. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ENABLE . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BitStatus. . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IAPADH . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F3H  1
P3VO . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B3H  1
USCI5_UART_RX_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_TWI_SlaveReceivedaData . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI0_TWI_Write. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_Type. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_OutputPin_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM4_CountMode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM4_MODE_COUNTER. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADCCON . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00ADH  1
USCI5_TWI_SlaveReceivedaData . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_Write. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_32S . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_250MS . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
s8 . . . . . . . . . . . . . . . . . .  TYPEDEF  -----  CHAR     -----  1
IOT_GET_FW . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_Write. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM2_Type. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_125MS . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TX . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C9H  1
EXBL . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00EDH  1
USCI3_TWI_Write. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM3_Type. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM00PWM01 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_16S . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
Status_BUSY. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
u8 . . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IAPADL . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F2H  1
USCI4_TWI_Write. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM4_Type. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_PresSel_TypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
GPIO_Mode_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
bool . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ACMP_CHANNEL_P . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_MEMTYPE_ROM. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_Write. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_RX_Typedef . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ACMP_TRIGGER_RISE_FALL . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_Mode_8B. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P00. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0080H  1
DDIC_DMOD_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_SPI_Mode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM02PWM03 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P10. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0090H  1
P01. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0081H  1
SBUF . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0099H  1
PCON . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0087H  1
_XmodemClient_Proess . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  OTA_Data . . . . . . . . . . . . . .  AUTO     XDATA  PTR      0000H  3
  i. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0006H  1
  j. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0007H  1
  i. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0006H  1
  IAP_Count. . . . . . . . . . . . . .  STATIC   XDATA  U_INT    0000H  2
  ErrorCount . . . . . . . . . . . . .  STATIC   XDATA  U_CHAR   0002H  1
  crc. . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0003H  2
  IapLen . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0005H  1
DDIC_Control_COM_TypeDef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
DDIC_Control_SEG_TypeDef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_SPI_Mode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_Cycle_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
P20. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A0H  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
P11. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0091H  1
P02. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0082H  1
CMPCFG . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B6H  1
USCI2_SPI_Mode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
GPIO_PIN_ALL . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P30. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B0H  1
P21. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A1H  1
P12. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0092H  1
P03. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0083H  1
miio_result. . . . . . . . . . . . . .  PUBLIC   XDATA  U_CHAR   0021H  1
DDIC_Pin_TypeDef . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_SPI_Mode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_TWI_512. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_TXE_DISINT . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P40. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C0H  1
P31. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B1H  1
P22. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A2H  1
P13. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0093H  1
P04. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0084H  1
SCON . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0098H  1
USCI4_SPI_Mode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_TWI_512. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_TXE_DISINT . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM04PWM05 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_0. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_COUNTDIRECTION_UP . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_MODE_IN_PU. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P50. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D8H  1
P41. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C1H  1
P32. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B2H  1
P23. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A3H  1
P14. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0094H  1
P05. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0085H  1
IAPDAT . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F5H  1
TMOD . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0089H  1
TCON . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0088H  1
USCI5_SPI_Mode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_TWI_512. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_TXE_DISINT . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI0_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_1. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_COUNTDIRECTION_UP . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P51. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D9H  1
P42. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C2H  1
P33. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B3H  1
P24. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A4H  1
P15. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0095H  1
P06. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0086H  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
IPINT0 . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B8H  1
XmodemPhase_t. . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
XS_UpFinish. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG10 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_31_5MS. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_512. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_TXE_DISINT . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI1_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_128. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_2. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_COUNTDIRECTION_UP . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IOH_Grade_0. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P52. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00DAH  1
P43. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C3H  1
P34. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B4H  1
P25. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A5H  1
P16. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0096H  1
P07. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0087H  1
IPINT1 . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BAH  1
DDIC_SEG20 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG11 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_512. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_TXE_DISINT . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI2_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_128. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_3. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IOH_Grade_1. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P53. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00DBH  1
P44. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C4H  1
P35. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B5H  1
P26. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A6H  1
P17. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0097H  1
CRCREG . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00FDH  1
XmodemModeVER_t. . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
DDIC_SEG21 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG12 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_512. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_TXE_DISINT . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI3_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_128. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_256. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM06PWM07 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_4. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IOH_Grade_2. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P54. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00DCH  1
P45. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C5H  1
P36. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B6H  1
P27. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A7H  1
DDIC_SEG22 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG13 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_BTLDType_APPROM. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI4_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_128. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_256. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_5. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_SamplesNum_FourTimes . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IOH_Grade_3. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P55. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00DDH  1
P46. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C6H  1
P37. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B7H  1
DDIC_SEG23 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG14 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_62_5MS. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI5_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_128. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_256. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT_TRIGGER_DISABLE. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_6. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P47. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C7H  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
OTA_READY. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG24 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG15 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_128. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_256. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_7. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_VREF_1_024V. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EXFX . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CEH  1
DDRCON . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0093H  1
DDIC_SEG25 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG16 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_256. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_VDD_D4 . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_8. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG26 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG17 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_3_94MS. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_256. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
UART0_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_9. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
StatusTypeDef. . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
MIIO_IAP_t . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  520
  State. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  Time . . . . . . . . . . . . . . . .  MEMBER   -----  STRUCT   0001H  4
  Buffer . . . . . . . . . . . . . . .  MEMBER   -----  STRUCT   0005H  514
  ReSendCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0207H  1
ACMP_TRIGGER_FALL_ONLY . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG27 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG18 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_31_25MS . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_WorkMode_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IAPCTL . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F6H  1
IE1. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A9H  1
sMIIO_Get_down . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG19 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_MEMTYPE_LDROM. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SYSCLK_PRESSEL_FOSC_D1 . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM1_WorkMode_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IE2. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00AAH  1
MI_Rx. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
_UART_SendByte . . . . . . . . . . . .  EXTERN   CODE   PROC     -----  -----
USCI0_TWI_MasterReceivedaUACK. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_FIRSTBIT_LSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SYSCLK_PRESSEL_FOSC_D2 . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_WorkMode_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TRUE . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
B. . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F0H  1
MIIO_Buffer_t. . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  514
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
  Count. . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0000H  2
  Memory . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0002H  512
USCI1_TWI_MasterReceivedaUACK. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_FIRSTBIT_LSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_FIRSTBIT_MSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_DutyChange_Dowm. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_WorkMode_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
CMPCON . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B7H  1
MI_Tx. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
AppCompleteCheck . . . . . . . . . . .  EXTERN   CODE   PROC     -----  -----
OTA_FAULT. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_MasterReceivedaUACK. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_FIRSTBIT_LSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_FIRSTBIT_MSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_FLAG_SPIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_VREF_2_048V. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SYSCLK_PRESSEL_FOSC_D4 . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_WorkMode_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
DDIC_Control_Status. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_TWI_MasterReceivedaUACK. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_FIRSTBIT_LSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_FIRSTBIT_MSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_FLAG_SPIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_CommunicationMode_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_Mode_SC. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_SamplesNum_TenTimes. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_7_88MS. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_MasterReceivedaUACK. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_FIRSTBIT_LSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_FIRSTBIT_MSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_FLAG_SPIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_CommunicationMode_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM_Polarity_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
LVR_Config_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IAPKEY . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F1H  1
BTMCON . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00FBH  1
_OTA_FirmwareDownload. . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  IAP_Pack . . . . . . . . . . . . . .  AUTO     XDATA  PTR      0000H  3
  i. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0003H  1
DDIC_PIN_X0. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_MasterReceivedaUACK. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_FIRSTBIT_LSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_FIRSTBIT_MSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_FLAG_SPIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_CommunicationMode_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_SPI_FLAG_WCOL. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_Mode_8B . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_FLAG_TF2. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_TypeDef . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWMCFG . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D1H  1
XMClient_Buffer. . . . . . . . . . . .  PUBLIC   XDATA  ARRAY    0022H  133
XmodemState_t. . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
DDIC_PIN_X1. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_FIRSTBIT_MSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_FLAG_SPIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_CommunicationMode_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_SPI_FLAG_WCOL. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI1_UART_Mode_8B . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SYSCLK_PRESSEL_FOSC_D8 . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACC. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00E0H  1
DDIC_PIN_X2. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_FLAG_SPIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_CommunicationMode_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_SPI_FLAG_WCOL. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_Mode_8B . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_FLAG_TF3. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_CountDirection_TypeDef. . . . . .  TYPEDEF  -----  U_CHAR   -----  1
RCAPXH . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CBH  1
ACMP_FLAG_CMPSTA . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_PIN_X3. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_CommunicationMode_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_SPI_FLAG_WCOL. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_Mode_8B . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_CountDirection_TypeDef. . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ET0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A9H  1
CRCINX . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00FCH  1
_XmodemClient_ReceiveHandle. . . . . .  PUBLIC   CODE   PROC     0000H  -----
  Data . . . . . . . . . . . . . . . .  * REG *  DATA   U_CHAR   0007H  1
FileCrcerror . . . . . . . . . . . . .  PUBLIC   XDATA  U_CHAR   00A7H  1
XP_Packing . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_OutputPin_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
DDIC_PIN_X4. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_FLAG_WCOL. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_Mode_8B . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_FLAG_TF4. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_CountDirection_TypeDef. . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TF0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      008DH  1
ET1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00ABH  1
ADCCFG0. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00ABH  1
IP1. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B9H  1
XmodemStatus_t . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
DDIC_PIN_X5. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_FLAG_WCOL. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_UART_Mode_8B . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_32 . . . .  E_CONST  -----  U_CHAR   -----  1
INT0x_Typedef. . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_SamplesNum_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TF1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      008FH  1
ET2. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00ADH  1
ADCCFG1. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00ACH  1
IP2. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BAH  1
ROMBNK . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00DFH  1
MIR_R1 . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
MDU_Temp_Union . . . . . . . . . . . .  TYPEDEF  -----  UNION    -----  4
  MDU_EXAxReg. . . . . . . . . . . . .  MEMBER   -----  STRUCT   0000H  4
  MDU_Temp . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0000H  4
DDIC_PIN_X6. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_32 . . . .  E_CONST  -----  U_CHAR   -----  1
INT1x_Typedef. . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_PRESSEL_3CLOCK . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_PRESSEL_FSYS_D12. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
RB8. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009AH  1
ADCCFG2. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B5H  1
RCAPXL . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CAH  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
TH0. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008CH  1
XS_ErrPF . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
XR_C . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
MIR_R2 . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_PIN_X7. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_32 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_16 . . . .  E_CONST  -----  U_CHAR   -----  1
INT2x_Typedef. . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
INT10. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_FaultDetectionVoltageSelect_TypeDef TYPEDEF  -----  U_CHAR   -----  1
TIM1_PRESSEL_FSYS_D12. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TH1. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008DH  1
sIAP . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACMP_Vref_Typedef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_32 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_16 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_CLOCKPOLARITY_LOW. . . . . .  E_CONST  -----  U_CHAR   -----  1
INT20. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT11. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_PRESSEL_FSYS_D12. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_IOH_Grade_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TB8. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009BH  1
USCI4_SPI_BAUDRATEPRESCALER_32 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_16 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_CLOCKPOLARITY_LOW. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_SlaveReceivedaUACK . . . . .  E_CONST  -----  U_CHAR   -----  1
INT21. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT12. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_PRESSEL_6CLOCK . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_PRESSEL_FSYS_D12. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_COUNTDIRECTION_DOWN_UP. . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_Pin_TypeDef . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
uint8_t. . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
P. . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D0H  1
_XmodemClient_ModeInit . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  modever. . . . . . . . . . . . . . .  * REG *  DATA   U_CHAR   0007H  1
  PackMemory . . . . . . . . . . . . .  * REG *  DATA   PTR      0001H  3
USCI5_SPI_BAUDRATEPRESCALER_32 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_16 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_CLOCKPOLARITY_LOW. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_SlaveReceivedaUACK . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_64 . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_RX_DISABLE . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT22. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT13. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT04. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_PRESSEL_FSYS_D12. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_COUNTDIRECTION_DOWN_UP. . . . . .  E_CONST  -----  U_CHAR   -----  1
SM0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009FH  1
TL0. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008AH  1
XmodemFunc_t . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  15
  SendByte . . . . . . . . . . . . . .  MEMBER   -----  PTR      0000H  3
  Verify . . . . . . . . . . . . . . .  MEMBER   -----  PTR      0003H  3
  PackProess . . . . . . . . . . . . .  MEMBER   -----  PTR      0006H  3
  PackFinish . . . . . . . . . . . . .  MEMBER   -----  PTR      0009H  3
  PackError. . . . . . . . . . . . . .  MEMBER   -----  PTR      000CH  3
IOT_State. . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI4_SPI_BAUDRATEPRESCALER_16 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_CLOCKPOLARITY_LOW. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_SlaveReceivedaUACK . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_64 . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_CLOCK_TIMER1 . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT23. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT14. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT05. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_SamplesNum_SixTimes. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_COUNTDIRECTION_DOWN_UP. . . . . .  E_CONST  -----  U_CHAR   -----  1
SM1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009EH  1
WDTCON . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CFH  1
TL1. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008BH  1
XmodemReply_t. . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
WDT_OverflowTime_TypeDef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_16 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_CLOCKPOLARITY_LOW. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_SlaveReceivedaUACK . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_64 . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_CLOCK_TIMER2 . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT15. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT06. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_WaveFilteringTime_0us . . . . . .  E_CONST  -----  U_CHAR   -----  1
SM2. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009DH  1
PWMDFR . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D6H  1
PWMPDH . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D5H  1
XS_Receive . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACMP_TRIGGER_RISE_ONLY . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_500MS . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_CLOCKPOLARITY_LOW. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_SlaveReceivedaUACK . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_64 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_FLAG_TWIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT16. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT07. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_WaveFilteringTime_1us . . . . . .  E_CONST  -----  U_CHAR   -----  1
XmodemTime_t . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  4
  Limit. . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0000H  2
  Count. . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0002H  2
ACMP_VREF_1D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_SlaveReceivedaUACK . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_BAUDRATEPRESCALER_64 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_FLAG_TWIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT17. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_Vref_TypeDef . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IAP_OPERATERANGE__LAST_0K_CODEREGION .  E_CONST  -----  U_CHAR   -----  1
TIM0_PresSel_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
XS_ErrPN . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACMP_VREF_2D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_250MS . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_64 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_FLAG_TWIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_POLARITY_NON_INVERT. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM00. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_OPERATERANGE__LAST_1K_CODEREGION .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
TIM1_PresSel_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
RS0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D3H  1
ACMP_Channel_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ACMP_VREF_3D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_125MS . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_FLAG_TWIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWIState_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_SPI_FirstBit_TypeDef . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM0_WaveFilteringTime_4us . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM01. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_OPERATERANGE__LAST_2K_CODEREGION .  E_CONST  -----  U_CHAR   -----  1
TIM2_PresSel_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TR0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      008CH  1
RS1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D4H  1
PWMPDL . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D4H  1
ACMP_VREF_4D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_FLAG_TWIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWIState_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_SPI_FirstBit_TypeDef . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM_OUTPUTSTATE_ENABLE . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM20. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM02. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_0 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
TIM3_PresSel_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TR1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      008EH  1
IPUART . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BCH  1
MIR_NA . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_Size . . . . . . . . . . . . . . .  EXTERN   XDATA  U_LONG   -----  4
ACMP_VREF_5D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_FLAG_TWIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWIState_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_SPI_FirstBit_TypeDef . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_Flag_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM0_Center_Alignment_Mode . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM30. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM21. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM03. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_1 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
TIM4_PresSel_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
s32. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  LONG     -----  4
ACMP_VREF_6D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_Control_ON. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DMOD_LCD . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWIState_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_SPI_FirstBit_TypeDef . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_Flag_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
UART0_Mode_10B . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM40. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM31. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM04. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_2 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
int8_t . . . . . . . . . . . . . . . .  TYPEDEF  -----  CHAR     -----  1
XS_ErrTO . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
XR_ACK . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACMP_VREF_7D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWIState_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_SPI_FirstBit_TypeDef . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_Flag_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
UART0_Mode_11B . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM41. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM05. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_3 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
ADC_VREF_2_4V. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
u32. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_LONG   -----  4
s16. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  INT      -----  2
ACMP_VREF_8D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DMOD_LED . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWIState_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_SPI_FirstBit_TypeDef . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_Flag_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM06. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_4 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
_CmpStr. . . . . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  Uart_Rdata . . . . . . . . . . . . .  AUTO     XDATA  PTR      0000H  3
  string . . . . . . . . . . . . . . .  AUTO     XDATA  PTR      0003H  3
  i. . . . . . . . . . . . . . . . . .  * REG *  DATA   U_INT    0006H  2
XS_ErrOV . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACMP_VREF_9D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_Flag_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
UART0_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_Latch_Mode. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM07. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_5 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
u16. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_INT    -----  2
PWMFLT . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D7H  1
DPH. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0083H  1
System_t . . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  9
  Mode . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  TimeCount. . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0001H  4
  TimeLimit. . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0005H  4
sMIIO_Standby. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
XR_CAN . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
OTA_STANDBY. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_Flag_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_TypeDef . . . . . . . . . . .  TYPEDEF  -----  INT      -----  2
ADC_EAIN_6 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
XM_CRC . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_DutyChange_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_7 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
Systime_Count. . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
USCI0_TWI_FLAG_MSTR. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BaudRatePrescaler_TypeDef. .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_8 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
LVR_INVALID. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
_MIIO_IAP_Cmd. . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  cmd. . . . . . . . . . . . . . . . .  AUTO     DATA   PTR      0001H  3
  reply1 . . . . . . . . . . . . . . .  AUTO     XDATA  PTR      0003H  3
  reply2 . . . . . . . . . . . . . . .  AUTO     XDATA  PTR      0006H  3
  TimeOut. . . . . . . . . . . . . . .  AUTO     XDATA  U_LONG   0009H  4
  UR_Send. . . . . . . . . . . . . . .  AUTO     XDATA  PTR      000DH  3
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI1_TWI_FLAG_MSTR. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BaudRatePrescaler_TypeDef. .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_STATE_WAIT . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_9 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
GPIO0. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DPL. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0082H  1
USCI2_TWI_FLAG_MSTR. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BaudRatePrescaler_TypeDef. .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_STATE_WAIT . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO1. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EINT0. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A8H  1
P0CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009AH  1
USCI3_TWI_FLAG_MSTR. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BaudRatePrescaler_TypeDef. .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_STATE_WAIT . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO2. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EINT1. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00AAH  1
IPADC. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BEH  1
INT0F. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B4H  1
P1CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0091H  1
_IOT_Init. . . . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  Select . . . . . . . . . . . . . . .  * REG *  DATA   CHAR     0007H  1
USCI4_TWI_FLAG_MSTR. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_BaudRatePrescaler_TypeDef. .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_STATE_WAIT . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_FLAG_GCA . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_1024 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT_TriggerMode_Typedef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
GPIO3. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT1F. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BCH  1
P2CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A1H  1
XS_ErrFUNC . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
_IAPDATA_INFO. . . . . . . . . . . . .  * TAG *  -----  STRUCT   -----  8
  State. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  PacketNumber . . . . . . . . . . . .  MEMBER   -----  U_INT    0001H  2
  Size . . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0003H  2
  Memory . . . . . . . . . . . . . . .  MEMBER   -----  PTR      0005H  3
USCI5_TWI_FLAG_MSTR. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_BaudRatePrescaler_TypeDef. .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_STATE_WAIT . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_FLAG_GCA . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_1024 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_MasterSendAddress. . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_FaultDetectionWaveFilteringTime_Ty  TYPEDEF  -----  U_CHAR   -----  1
GPIO4. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT2F. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BEH  1
P3CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B1H  1
SystemMode_t . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_STATE_WAIT . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_FLAG_GCA . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_1024 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_MasterSendAddress. . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_FLAG_RI. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO5. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
REN. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009CH  1
P4CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C1H  1
USCI3_TWI_FLAG_GCA . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI3_TWI_1024 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_MasterSendAddress. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_RX_DISABLE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_TXE_ENINT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_10 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P5CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D9H  1
MIIO_Result_t. . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IOT_Uart_DataBuf . . . . . . . . . . .  PUBLIC   XDATA  ARRAY    00A8H  256
USCI4_TWI_FLAG_GCA . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_1024 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_MasterSendAddress. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_RX_DISABLE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_TXE_ENINT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_DATA8. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_FLAG_TI. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_11 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADCVH. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00AFH  1
DPS. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0086H  1
MIIO_State_t . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
OTASTATE . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IAP_BTLDType_LDROM . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_FLAG_GCA . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_1024 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_MasterSendAddress. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_RX_DISABLE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_TXE_ENINT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_DATA8. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_TXE_INT_TypeDef. . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_CHANNEL_12 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_MasterSendAddress. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_RX_DISABLE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_TXE_ENINT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_DATA8. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_TXE_INT_TypeDef. . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_SPI_MODE_MASTER. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_13 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
MIIO_IAP . . . . . . . . . . . . . . .  PUBLIC   XDATA  STRUCT   01A8H  520
USCI4_UART_RX_DISABLE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_TXE_ENINT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_DATA8. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_TXE_INT_TypeDef. . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_SPI_MODE_MASTER. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_RWType . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_CHANNEL_14 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
US0CON0. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0095H  1
_MIIO_OTA_Init . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  mode . . . . . . . . . . . . . . . .  * REG *  DATA   U_CHAR   0006H  1
USCI5_UART_RX_DISABLE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_TXE_ENINT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_DATA8. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_TXE_INT_TypeDef. . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_SPI_MODE_MASTER. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_RWType . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_Mode_UART. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_15 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
US1CON0. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A4H  1
US0CON1. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009DH  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
ADCVL. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00AEH  1
EXADH. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F7H  1
XS_ReceiveEnd. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
MIR_TO . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_DATA8. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_TXE_INT_TypeDef. . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_SPI_MODE_MASTER. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_RWType . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_Mode_UART. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SET. . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
FALSE. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
US1CON1. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A5H  1
US0CON2. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009EH  1
DDIC_BIAS_D3 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_TXE_INT_TypeDef. . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_SPI_MODE_MASTER. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_RWType . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_Mode_UART. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
US1CON2. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A6H  1
US0CON3. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009FH  1
DDIC_BIAS_D4 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_MODE_MASTER. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_RWType . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_Mode_UART. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_DutyChange_Up. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
US1CON3. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A7H  1
INT0R. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BBH  1
ACMP_FLAG_CMPIF. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_RWType . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_Mode_UART. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_Mode_10B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT1R. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BDH  1
XS_Finish. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_15_75MS . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_Mode_UART. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_Mode_10B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_Mode_11B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PriorityStatus . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
INT2R. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BFH  1
USCI3_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_Mode_10B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_Mode_11B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USXINX . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00DCH  1
sMIIO_Ble_config . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
XS_Update. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IOT_Work . . . . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  Send_IOT_State . . . . . . . . . . .  STATIC   XDATA  U_CHAR   0003H  1
  Net_State. . . . . . . . . . . . . .  AUTO     XDATA  CHAR     0000H  1
OTA_IAPWRITED. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_Mode_10B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_Mode_11B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
LVR_4_3V . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
LOW. . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
TFX. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CFH  1
IOHCON0. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0096H  1
XmodemPackage_t. . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  7
  Count. . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0000H  2
  Size . . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0002H  2
  Memory . . . . . . . . . . . . . . .  MEMBER   -----  PTR      0004H  3
XR_EOT . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_Mode_10B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_Mode_11B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_SlaveAddressError. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_ClockPolarity_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
UART0_Clock_Typedef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IOHCON1. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0097H  1
USCI5_UART_Mode_10B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_Mode_11B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_SlaveAddressError. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_ClockPolarity_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_TWI_SlaveReceivedaAddress. . . .  E_CONST  -----  U_CHAR   -----  1
Status_ERROR . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
THX. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CDH  1
XR_SOH . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
MIIO_Time_t. . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  4
  Count. . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0000H  2
  Loop . . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0002H  2
MDU_EXAxReg_Typedef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  4
  MDU_EXA3Reg. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  MDU_EXA2Reg. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  MDU_EXA1Reg. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  MDU_EXA0Reg. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
USCI5_UART_Mode_11B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_SlaveAddressError. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_ClockPolarity_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_TWI_SlaveReceivedaAddress. . . .  E_CONST  -----  U_CHAR   -----  1
__USCI0_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
LVR_3_7V . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
LVR_1_9V . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
F0 . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D5H  1
USCI3_TWI_SlaveAddressError. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_ClockPolarity_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_TWI_SlaveReceivedaAddress. . . .  E_CONST  -----  U_CHAR   -----  1
__USCI1_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
UART0_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_1S. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
LVR_2_9V . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DISABLE. . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
F1 . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D1H  1
sMIIO_Model. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_SlaveAddressError. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_ClockPolarity_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_TWI_SlaveReceivedaAddress. . . .  E_CONST  -----  U_CHAR   -----  1
__USCI2_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI0_TransmissionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
BTM_TIMEBASE_2S. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_15_625MS. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_WORK_MODE0. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
APPMemoryInfoStruct. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  16
  UpdateSucceededFlagNumber. . . . . .  MEMBER   -----  ARRAY    0000H  4
  APPSize. . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0004H  4
  APPChecksums . . . . . . . . . . . .  MEMBER   -----  U_LONG   0008H  4
  InitFlag . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   000CH  4
APPMemoryInfoStruct. . . . . . . . . .  * TAG *  -----  STRUCT   -----  16
  UpdateSucceededFlagNumber. . . . . .  MEMBER   -----  ARRAY    0000H  4
  APPSize. . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0004H  4
  APPChecksums . . . . . . . . . . . .  MEMBER   -----  U_LONG   0008H  4
  InitFlag . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   000CH  4
USCI5_TWI_SlaveAddressError. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_ClockPolarity_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_TWI_SlaveReceivedaAddress. . . .  E_CONST  -----  U_CHAR   -----  1
__USCI3_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI1_TransmissionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM1_WORK_MODE0. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_WORK_MODE1. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TLX. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CCH  1
USCI5_TWI_SlaveReceivedaAddress. . . .  E_CONST  -----  U_CHAR   -----  1
__USCI4_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI2_TransmissionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
INT_TRIGGER_RISE_FALL. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_4S. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_WORK_MODE0. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM1_WORK_MODE1. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_WORK_MODE2. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
__USCI5_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI3_TransmissionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM3_WORK_MODE0. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_WORK_MODE1. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM1_WORK_MODE2. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_WORK_MODE3. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PSW. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D0H  1
sMIIO_Ready. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TransmissionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_UART_FLAG_RI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_WORK_MODE0. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_WORK_MODE1. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_PIN_HNIB. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SaveXmodemData . . . . . . . . . . . .  PUBLIC   XDATA  ARRAY    03B0H  256
USCI5_TransmissionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_UART_FLAG_RI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_CLOCKPOLARITY_HIGH . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_Channel_TypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM4_WORK_MODE1. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_WORK_MODE3. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
uint32_t . . . . . . . . . . . . . . .  TYPEDEF  -----  U_LONG   -----  4
DDIC_ResSel_Typedef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_UART_FLAG_RI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_CLOCKPOLARITY_HIGH . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_FLAG_TI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
__UART0_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
PWM0_Edge_Aligned_Mode . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_8S. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_WORK_MODE3. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =   2595    ----
   CONSTANT SIZE    =    248    ----
   XDATA SIZE       =   1200      40
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.
C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
