--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 27.250ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clk_gen/clkfx" derived from  NET 
"clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;  divided by 3.13 to 10 nS and duty 
cycle corrected to HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 581263 paths analyzed, 12792 endpoints analyzed, 23 failing endpoints
 23 timing errors detected. (23 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.680ns.
--------------------------------------------------------------------------------

Paths for end point st_machine/crlf_obs/CRLF (SLICE_X18Y26.A5), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/CRLF (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.089ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.290 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/CRLF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO6   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X19Y27.C2      net (fanout=11)       1.316   rc/fifo_rc_data<6>
    SLICE_X19Y27.C       Tilo                  0.259   measure/count_time/n_t_5<47>
                                                       rc_Mram_ACOUT5112
    SLICE_X19Y29.D6      net (fanout=1)        0.563   rc_Mram_ACOUT5111
    SLICE_X19Y29.D       Tilo                  0.259   st_machine/acv_recieve_0<3>
                                                       rc_Mram_ACOUT5113
    SLICE_X18Y26.B6      net (fanout=8)        0.812   rc_ac<1>
    SLICE_X18Y26.B       Tilo                  0.235   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/CRLF_rstpot_SW0
    SLICE_X18Y26.A5      net (fanout=1)        0.196   N160
    SLICE_X18Y26.CLK     Tas                   0.349   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/CRLF_rstpot
                                                       st_machine/crlf_obs/CRLF
    -------------------------------------------------  ---------------------------
    Total                                      6.089ns (3.202ns logic, 2.887ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/CRLF (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.910ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.290 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/CRLF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO3   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X19Y27.C1      net (fanout=11)       1.137   rc/fifo_rc_data<3>
    SLICE_X19Y27.C       Tilo                  0.259   measure/count_time/n_t_5<47>
                                                       rc_Mram_ACOUT5112
    SLICE_X19Y29.D6      net (fanout=1)        0.563   rc_Mram_ACOUT5111
    SLICE_X19Y29.D       Tilo                  0.259   st_machine/acv_recieve_0<3>
                                                       rc_Mram_ACOUT5113
    SLICE_X18Y26.B6      net (fanout=8)        0.812   rc_ac<1>
    SLICE_X18Y26.B       Tilo                  0.235   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/CRLF_rstpot_SW0
    SLICE_X18Y26.A5      net (fanout=1)        0.196   N160
    SLICE_X18Y26.CLK     Tas                   0.349   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/CRLF_rstpot
                                                       st_machine/crlf_obs/CRLF
    -------------------------------------------------  ---------------------------
    Total                                      5.910ns (3.202ns logic, 2.708ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/CRLF (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.765ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.290 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/CRLF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO6   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X19Y29.C1      net (fanout=11)       1.321   rc/fifo_rc_data<6>
    SLICE_X19Y29.C       Tilo                  0.259   st_machine/acv_recieve_0<3>
                                                       rc_Mram_ACOUT5111
    SLICE_X19Y29.D5      net (fanout=1)        0.234   rc_Mram_ACOUT511
    SLICE_X19Y29.D       Tilo                  0.259   st_machine/acv_recieve_0<3>
                                                       rc_Mram_ACOUT5113
    SLICE_X18Y26.B6      net (fanout=8)        0.812   rc_ac<1>
    SLICE_X18Y26.B       Tilo                  0.235   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/CRLF_rstpot_SW0
    SLICE_X18Y26.A5      net (fanout=1)        0.196   N160
    SLICE_X18Y26.CLK     Tas                   0.349   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/CRLF_rstpot
                                                       st_machine/crlf_obs/CRLF
    -------------------------------------------------  ---------------------------
    Total                                      5.765ns (3.202ns logic, 2.563ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Paths for end point st_machine/crlf_obs/cr_flag (SLICE_X18Y26.C6), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/cr_flag (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.782ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.290 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/cr_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO6   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X19Y27.C2      net (fanout=11)       1.316   rc/fifo_rc_data<6>
    SLICE_X19Y27.C       Tilo                  0.259   measure/count_time/n_t_5<47>
                                                       rc_Mram_ACOUT5112
    SLICE_X19Y29.D6      net (fanout=1)        0.563   rc_Mram_ACOUT5111
    SLICE_X19Y29.D       Tilo                  0.259   st_machine/acv_recieve_0<3>
                                                       rc_Mram_ACOUT5113
    SLICE_X18Y26.D6      net (fanout=8)        0.558   rc_ac<1>
    SLICE_X18Y26.D       Tilo                  0.235   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o<5>1
    SLICE_X18Y26.C6      net (fanout=1)        0.143   st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o
    SLICE_X18Y26.CLK     Tas                   0.349   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/cr_flag_rstpot
                                                       st_machine/crlf_obs/cr_flag
    -------------------------------------------------  ---------------------------
    Total                                      5.782ns (3.202ns logic, 2.580ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/cr_flag (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.750ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.290 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/cr_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO6   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X18Y27.A1      net (fanout=11)       1.113   rc/fifo_rc_data<6>
    SLICE_X18Y27.A       Tilo                  0.235   measure/count_time/n_t_6<43>
                                                       rc_Mram_ACOUT11212
    SLICE_X19Y28.D3      net (fanout=1)        0.575   rc_Mram_ACOUT11211
    SLICE_X19Y28.D       Tilo                  0.259   rc_ac<3>
                                                       rc_Mram_ACOUT11213
    SLICE_X18Y26.D3      net (fanout=8)        0.741   rc_ac<3>
    SLICE_X18Y26.D       Tilo                  0.235   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o<5>1
    SLICE_X18Y26.C6      net (fanout=1)        0.143   st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o
    SLICE_X18Y26.CLK     Tas                   0.349   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/cr_flag_rstpot
                                                       st_machine/crlf_obs/cr_flag
    -------------------------------------------------  ---------------------------
    Total                                      5.750ns (3.178ns logic, 2.572ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/cr_flag (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.712ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.290 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/cr_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO6   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X19Y26.C3      net (fanout=11)       1.020   rc/fifo_rc_data<6>
    SLICE_X19Y26.C       Tilo                  0.259   measure/count_time/n_t_7<39>
                                                       rc_Mram_ACOUT8112
    SLICE_X16Y27.B4      net (fanout=1)        0.544   rc_Mram_ACOUT8111
    SLICE_X16Y27.B       Tilo                  0.254   measure/count_time/p_t_6<43>
                                                       rc_Mram_ACOUT8113
    SLICE_X18Y26.D1      net (fanout=8)        0.808   rc_ac<2>
    SLICE_X18Y26.D       Tilo                  0.235   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o<5>1
    SLICE_X18Y26.C6      net (fanout=1)        0.143   st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o
    SLICE_X18Y26.CLK     Tas                   0.349   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/cr_flag_rstpot
                                                       st_machine/crlf_obs/cr_flag
    -------------------------------------------------  ---------------------------
    Total                                      5.712ns (3.197ns logic, 2.515ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point str_send/finish_inner (SLICE_X19Y45.A6), 182 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               st_machine/STR_LEN_0 (FF)
  Destination:          str_send/finish_inner (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.198ns (Levels of Logic = 10)
  Clock Path Skew:      -0.020ns (0.297 - 0.317)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: st_machine/STR_LEN_0 to str_send/finish_inner
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.AQ      Tcko                  0.430   st_machine/STR_LEN<3>
                                                       st_machine/STR_LEN_0
    SLICE_X20Y44.A2      net (fanout=3)        0.736   st_machine/STR_LEN<0>
    SLICE_X20Y44.COUT    Topcya                0.474   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<3>
                                                       st_machine/STR_LEN<0>_rt
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<3>
    SLICE_X20Y45.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<3>
    SLICE_X20Y45.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<7>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<7>
    SLICE_X20Y46.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<7>
    SLICE_X20Y46.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<11>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<11>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<11>
    SLICE_X20Y47.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<15>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<15>
    SLICE_X20Y48.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<15>
    SLICE_X20Y48.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<19>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<19>
    SLICE_X20Y49.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<19>
    SLICE_X20Y49.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<23>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<23>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<23>
    SLICE_X20Y50.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<27>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<27>
    SLICE_X20Y51.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<27>
    SLICE_X20Y51.AMUX    Tcina                 0.220   str_send/LEN[31]_GND_205_o_sub_3_OUT<31>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_xor<31>
    SLICE_X22Y49.B4      net (fanout=1)        0.779   str_send/LEN[31]_GND_205_o_sub_3_OUT<28>
    SLICE_X22Y49.CMUX    Topbc                 0.601   str_send/_n0130_inv
                                                       str_send/Mcompar_LEN[31]_index[31]_equal_4_o_lut<9>
                                                       str_send/_n0130_inv1_cy
    SLICE_X19Y45.A6      net (fanout=28)       1.006   str_send/LEN[31]_index[31]_equal_4_o
    SLICE_X19Y45.CLK     Tas                   0.373   str_send/finish_inner
                                                       str_send/finish_inner_rstpot
                                                       str_send/finish_inner
    -------------------------------------------------  ---------------------------
    Total                                      5.198ns (2.656ns logic, 2.542ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               st_machine/STR_LEN_0 (FF)
  Destination:          str_send/finish_inner (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.132ns (Levels of Logic = 10)
  Clock Path Skew:      -0.020ns (0.297 - 0.317)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: st_machine/STR_LEN_0 to str_send/finish_inner
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.AQ      Tcko                  0.430   st_machine/STR_LEN<3>
                                                       st_machine/STR_LEN_0
    SLICE_X20Y44.A2      net (fanout=3)        0.736   st_machine/STR_LEN<0>
    SLICE_X20Y44.COUT    Topcya                0.474   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<3>
                                                       st_machine/STR_LEN<0>_rt
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<3>
    SLICE_X20Y45.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<3>
    SLICE_X20Y45.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<7>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<7>
    SLICE_X20Y46.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<7>
    SLICE_X20Y46.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<11>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<11>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<11>
    SLICE_X20Y47.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<15>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<15>
    SLICE_X20Y48.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<15>
    SLICE_X20Y48.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<19>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<19>
    SLICE_X20Y49.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<19>
    SLICE_X20Y49.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<23>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<23>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<23>
    SLICE_X20Y50.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<27>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<27>
    SLICE_X20Y51.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<27>
    SLICE_X20Y51.CMUX    Tcinc                 0.279   str_send/LEN[31]_GND_205_o_sub_3_OUT<31>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_xor<31>
    SLICE_X22Y49.C4      net (fanout=1)        0.814   str_send/LEN[31]_GND_205_o_sub_3_OUT<30>
    SLICE_X22Y49.CMUX    Topcc                 0.441   str_send/_n0130_inv
                                                       str_send/Mcompar_LEN[31]_index[31]_equal_4_o_lut<10>
                                                       str_send/_n0130_inv1_cy
    SLICE_X19Y45.A6      net (fanout=28)       1.006   str_send/LEN[31]_index[31]_equal_4_o
    SLICE_X19Y45.CLK     Tas                   0.373   str_send/finish_inner
                                                       str_send/finish_inner_rstpot
                                                       str_send/finish_inner
    -------------------------------------------------  ---------------------------
    Total                                      5.132ns (2.555ns logic, 2.577ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               st_machine/STR_LEN_1 (FF)
  Destination:          str_send/finish_inner (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.109ns (Levels of Logic = 10)
  Clock Path Skew:      -0.023ns (0.297 - 0.320)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: st_machine/STR_LEN_1 to str_send/finish_inner
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y46.CQ      Tcko                  0.430   st_machine/STR_LEN<1>
                                                       st_machine/STR_LEN_1
    SLICE_X20Y44.B5      net (fanout=3)        0.638   st_machine/STR_LEN<1>
    SLICE_X20Y44.COUT    Topcyb                0.483   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<3>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_lut<1>_INV_0
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<3>
    SLICE_X20Y45.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<3>
    SLICE_X20Y45.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<7>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<7>
    SLICE_X20Y46.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<7>
    SLICE_X20Y46.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<11>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<11>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<11>
    SLICE_X20Y47.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<15>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<15>
    SLICE_X20Y48.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<15>
    SLICE_X20Y48.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<19>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<19>
    SLICE_X20Y49.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<19>
    SLICE_X20Y49.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<23>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<23>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<23>
    SLICE_X20Y50.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<27>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<27>
    SLICE_X20Y51.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_cy<27>
    SLICE_X20Y51.AMUX    Tcina                 0.220   str_send/LEN[31]_GND_205_o_sub_3_OUT<31>
                                                       str_send/Msub_LEN[31]_GND_205_o_sub_3_OUT<31:0>_xor<31>
    SLICE_X22Y49.B4      net (fanout=1)        0.779   str_send/LEN[31]_GND_205_o_sub_3_OUT<28>
    SLICE_X22Y49.CMUX    Topbc                 0.601   str_send/_n0130_inv
                                                       str_send/Mcompar_LEN[31]_index[31]_equal_4_o_lut<9>
                                                       str_send/_n0130_inv1_cy
    SLICE_X19Y45.A6      net (fanout=28)       1.006   str_send/LEN[31]_index[31]_equal_4_o
    SLICE_X19Y45.CLK     Tas                   0.373   str_send/finish_inner
                                                       str_send/finish_inner_rstpot
                                                       str_send/finish_inner
    -------------------------------------------------  ---------------------------
    Total                                      5.109ns (2.665ns logic, 2.444ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clk_gen/clkfx" derived from
 NET "clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.13 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------

Paths for end point measure/count_time/p_t_7_46 (SLICE_X18Y23.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.380ns (requirement - (clock path skew + uncertainty - data path))
  Source:               measure/count_time/n_t_7_46 (FF)
  Destination:          measure/count_time/p_t_7_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: measure/count_time/n_t_7_46 to measure/count_time/p_t_7_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.CQ      Tcko                  0.198   measure/count_time/n_t_7<47>
                                                       measure/count_time/n_t_7_46
    SLICE_X18Y23.D5      net (fanout=1)        0.063   measure/count_time/n_t_7<46>
    SLICE_X18Y23.CLK     Tah         (-Th)    -0.121   measure/count_time/p_t_7<45>
                                                       measure/count_time/Mmux_p_t_7[63]_p_t_7[63]_mux_189_OUT411
                                                       measure/count_time/p_t_7_46
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.319ns logic, 0.063ns route)
                                                       (83.5% logic, 16.5% route)

--------------------------------------------------------------------------------

Paths for end point tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (SLICE_X14Y62.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Destination:          tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 to tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y62.CQ      Tcko                  0.200   tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    SLICE_X14Y62.C5      net (fanout=1)        0.061   tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>
    SLICE_X14Y62.CLK     Tah         (-Th)    -0.121   tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>_rt
                                                       tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.321ns logic, 0.061ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (SLICE_X18Y58.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (FF)
  Destination:          tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 to tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y58.CQ      Tcko                  0.200   tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    SLICE_X18Y58.DX      net (fanout=1)        0.137   tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    SLICE_X18Y58.CLK     Tckdi       (-Th)    -0.048   tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clk_gen/clkfx" derived from
 NET "clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.13 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y30.CLKAWRCLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y13.CLKBRDCLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: clk_gen/dcm_sp_inst/CLKFX
  Logical resource: clk_gen/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: clk_gen/clkfx
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_gen/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_gen/clkin1                 |     31.250ns|     16.000ns|     39.625ns|            0|           23|            0|       581263|
| clk_gen/clkfx                 |     10.000ns|     12.680ns|          N/A|           23|            0|       581263|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    9.331|    4.715|    6.340|    6.204|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 23  Score: 5721  (Setup/Max: 5721, Hold: 0)

Constraints cover 581263 paths, 0 nets, and 13936 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed MON 19 OCT 14:4:40 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4632 MB



