{
    "syntax/8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through.v:20.12-20.17.",
            "Ignoring module eight_bit_for_pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module eight_bit_for_pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module eight_bit_for_pass_through because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 26.8,
        "exec_time(ms)": 51.8,
        "elaboration_time(ms)": 2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.3,
        "Pi": 10,
        "Po": 8,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 1,
        "Wires": 26,
        "Wire Bits": 26,
        "Public Wires": 18,
        "Public Wire Bits": 18,
        "Total Cells": 16,
        "MUX": 8,
        "DFFs": [
            "$_DFF_P_ 8"
        ]
    },
    "syntax/8_bit_for_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_for_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through_module.v:20.12-20.17.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through_module.v:21.12-21.17.",
            "Ignoring module pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module pass_through because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 28.8,
        "exec_time(ms)": 44.5,
        "elaboration_time(ms)": 3.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 7.2,
        "Pi": 10,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8,
        "Wires": 26,
        "Wire Bits": 26,
        "Public Wires": 18,
        "Public Wire Bits": 18,
        "Total Cells": 16,
        "MUX": 8,
        "DFFs": [
            "$_DFF_P_ 8"
        ]
    },
    "syntax/8_bit_for_pass_through_module/no_arch": {
        "test_name": "syntax/8_bit_for_pass_through_module/no_arch",
        "warnings": [
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through_module.v:20.12-20.17.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through_module.v:21.12-21.17.",
            "Ignoring module pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module pass_through because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 16,
        "exec_time(ms)": 9.8,
        "elaboration_time(ms)": 3.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 8.4,
        "Pi": 10,
        "Po": 8,
        "logic element": 8,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8,
        "Wires": 26,
        "Wire Bits": 26,
        "Public Wires": 18,
        "Public Wire Bits": 18,
        "Total Cells": 16,
        "MUX": 8,
        "DFFs": [
            "$_DFF_P_ 8"
        ]
    },
    "syntax/8_bit_for_pass_through/no_arch": {
        "test_name": "syntax/8_bit_for_pass_through/no_arch",
        "warnings": [
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through.v:20.12-20.17.",
            "Ignoring module eight_bit_for_pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module eight_bit_for_pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module eight_bit_for_pass_through because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 13.6,
        "exec_time(ms)": 10.4,
        "elaboration_time(ms)": 2.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 8.4,
        "Pi": 10,
        "Po": 8,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 26,
        "Wire Bits": 26,
        "Public Wires": 18,
        "Public Wire Bits": 18,
        "Total Cells": 16,
        "MUX": 8,
        "DFFs": [
            "$_DFF_P_ 8"
        ]
    },
    "syntax/8_bit_for_pass_through_off_by_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_for_pass_through_off_by_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through_off_by_1.v:18.16-18.31.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through_off_by_1.v:18.16-18.31.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through_off_by_1.v:18.16-18.31.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through_off_by_1.v:18.16-18.31.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through_off_by_1.v:18.16-18.31.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through_off_by_1.v:18.16-18.31.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through_off_by_1.v:18.16-18.31.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through_off_by_1.v:18.16-18.31.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through_off_by_1.v:20.12-20.17.",
            "Ignoring module eight_bit_for_pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module eight_bit_for_pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module eight_bit_for_pass_through because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 27.8,
        "exec_time(ms)": 54.8,
        "elaboration_time(ms)": 2.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 6.5,
        "Pi": 10,
        "Po": 8,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 1,
        "Wires": 26,
        "Wire Bits": 26,
        "Public Wires": 18,
        "Public Wire Bits": 18,
        "Total Cells": 16,
        "MUX": 8,
        "DFFs": [
            "$_DFF_P_ 8"
        ]
    },
    "syntax/8_bit_for_pass_through_off_by_1/no_arch": {
        "test_name": "syntax/8_bit_for_pass_through_off_by_1/no_arch",
        "warnings": [
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through_off_by_1.v:18.16-18.31.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through_off_by_1.v:18.16-18.31.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through_off_by_1.v:18.16-18.31.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through_off_by_1.v:18.16-18.31.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through_off_by_1.v:18.16-18.31.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through_off_by_1.v:18.16-18.31.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through_off_by_1.v:18.16-18.31.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through_off_by_1.v:18.16-18.31.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_for_pass_through_off_by_1.v:20.12-20.17.",
            "Ignoring module eight_bit_for_pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module eight_bit_for_pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module eight_bit_for_pass_through because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 15.2,
        "exec_time(ms)": 8.9,
        "elaboration_time(ms)": 2.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 7.5,
        "Pi": 10,
        "Po": 8,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 26,
        "Wire Bits": 26,
        "Public Wires": 18,
        "Public Wire Bits": 18,
        "Total Cells": 16,
        "MUX": 8,
        "DFFs": [
            "$_DFF_P_ 8"
        ]
    },
    "syntax/8_bit_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_pass_through_module.v:21.12-21.17.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_pass_through_module.v:22.12-22.17.",
            "Ignoring module pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module pass_through because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 28.7,
        "exec_time(ms)": 54.4,
        "elaboration_time(ms)": 2.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 8.1,
        "Pi": 10,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8,
        "Wires": 26,
        "Wire Bits": 26,
        "Public Wires": 18,
        "Public Wire Bits": 18,
        "Total Cells": 16,
        "MUX": 8,
        "DFFs": [
            "$_DFF_P_ 8"
        ]
    },
    "syntax/8_bit_pass_through_module/no_arch": {
        "test_name": "syntax/8_bit_pass_through_module/no_arch",
        "warnings": [
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_pass_through_module.v:21.12-21.17.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/8_bit_pass_through_module.v:22.12-22.17.",
            "Ignoring module pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module pass_through because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 15.6,
        "exec_time(ms)": 10.9,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 9,
        "Pi": 10,
        "Po": 8,
        "logic element": 8,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8,
        "Wires": 26,
        "Wire Bits": 26,
        "Public Wires": 18,
        "Public Wire Bits": 18,
        "Total Cells": 16,
        "MUX": 8,
        "DFFs": [
            "$_DFF_P_ 8"
        ]
    },
    "syntax/and_primitive/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/and_primitive/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 24.8,
        "exec_time(ms)": 48,
        "elaboration_time(ms)": 0.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "AND": 1
    },
    "syntax/and_primitive/no_arch": {
        "test_name": "syntax/and_primitive/no_arch",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 2.8,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "AND": 1
    },
    "syntax/bm_dag5_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_dag5_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag5_mod because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag5_mod because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag5_mod because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first)."
        ],
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 7,
        "Po": 3,
        "logic element": 17,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 17,
        "Total Node": 17,
        "Wires": 26,
        "Wire Bits": 26,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 17,
        "XOR": 3,
        "OR": 2,
        "AND": 3,
        "DFFs": [
            "$_DFF_P_ 9"
        ]
    },
    "syntax/bm_dag5_mod/no_arch": {
        "test_name": "syntax/bm_dag5_mod/no_arch",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag5_mod because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag5_mod because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag5_mod because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first)."
        ],
        "elaboration_time(ms)": 2.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 7,
        "Po": 3,
        "logic element": 17,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 17,
        "Total Node": 17,
        "Wires": 26,
        "Wire Bits": 26,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 17,
        "XOR": 3,
        "OR": 2,
        "AND": 3,
        "DFFs": [
            "$_DFF_P_ 9"
        ]
    },
    "syntax/bm_dag6_mod_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_dag6_mod_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "reg '\\temp2' is assigned in a continuous assignment at regression_test/benchmark/verilog//syntax/bm_dag6_mod_log.v:0.0-0.0."
        ],
        "elaboration_time(ms)": 3.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "Pi": 6,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12,
        "Wires": 20,
        "Wire Bits": 20,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 12,
        "OR": 2,
        "AND": 6,
        "NOT": 4
    },
    "syntax/bm_dag6_mod_log/no_arch": {
        "test_name": "syntax/bm_dag6_mod_log/no_arch",
        "warnings": [
            "reg '\\temp2' is assigned in a continuous assignment at regression_test/benchmark/verilog//syntax/bm_dag6_mod_log.v:0.0-0.0."
        ],
        "elaboration_time(ms)": 3.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "Pi": 6,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12,
        "Wires": 20,
        "Wire Bits": 20,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 12,
        "OR": 2,
        "AND": 6,
        "NOT": 4
    },
    "syntax/bm_dag7_mod_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_dag7_mod_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 25.6,
        "exec_time(ms)": 45.8,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 6,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3,
        "Wires": 11,
        "Wire Bits": 11,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 3,
        "OR": 1,
        "AND": 2
    },
    "syntax/bm_dag7_mod_log/no_arch": {
        "test_name": "syntax/bm_dag7_mod_log/no_arch",
        "max_rss(MiB)": 12.6,
        "exec_time(ms)": 4.3,
        "elaboration_time(ms)": 0.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.9,
        "Pi": 6,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3,
        "Wires": 11,
        "Wire Bits": 11,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 3,
        "OR": 1,
        "AND": 2
    },
    "syntax/bm_DL_4_bit_updown_counter/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_4_bit_updown_counter/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_4_bit_updown_counter because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_4_bit_updown_counter because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_4_bit_updown_counter because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.8,
        "exec_time(ms)": 47.8,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 6,
        "Po": 2,
        "logic element": 5,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 2,
        "Estimated LUTs": 7,
        "Total Node": 8,
        "Wires": 21,
        "Wire Bits": 21,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 12,
        "MUX": 4,
        "OR": 1,
        "NOT": 1,
        "DFFs": [
            "$_DFF_P_ 3"
        ],
        "adder": 3
    },
    "syntax/bm_DL_4_bit_updown_counter/no_arch": {
        "test_name": "syntax/bm_DL_4_bit_updown_counter/no_arch",
        "warnings": [
            "Ignoring module bm_DL_4_bit_updown_counter because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_4_bit_updown_counter because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_4_bit_updown_counter because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 12.7,
        "exec_time(ms)": 4.1,
        "elaboration_time(ms)": 1.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.8,
        "Pi": 6,
        "Po": 2,
        "logic element": 8,
        "Longest Path": 7,
        "Average Path": 2,
        "Estimated LUTs": 8,
        "Total Node": 8,
        "Wires": 18,
        "Wire Bits": 18,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 12,
        "MUX": 4,
        "XOR": 2,
        "OR": 1,
        "NOT": 2,
        "DFFs": [
            "$_DFF_P_ 3"
        ]
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_nbit_adder_with_carryout_and_overflow because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_nbit_adder_with_carryout_and_overflow because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_nbit_adder_with_carryout_and_overflow because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 28.7,
        "exec_time(ms)": 55.1,
        "elaboration_time(ms)": 4,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 11.7,
        "Pi": 65,
        "Po": 34,
        "logic element": 9,
        "Adder": 66,
        "generic logic size": 4,
        "Longest Path": 43,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 75,
        "Wires": 206,
        "Wire Bits": 206,
        "Public Wires": 99,
        "Public Wire Bits": 99,
        "Total Cells": 75,
        "XOR": 3,
        "OR": 2,
        "AND": 3,
        "NOT": 1,
        "adder": 66
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/no_arch": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/no_arch",
        "warnings": [
            "Ignoring module bm_DL_nbit_adder_with_carryout_and_overflow because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_nbit_adder_with_carryout_and_overflow because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_nbit_adder_with_carryout_and_overflow because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 16.3,
        "exec_time(ms)": 13.8,
        "elaboration_time(ms)": 3.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 12.4,
        "Pi": 65,
        "Po": 34,
        "logic element": 135,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 135,
        "Total Node": 135,
        "Wires": 261,
        "Wire Bits": 291,
        "Public Wires": 99,
        "Public Wire Bits": 99,
        "Total Cells": 226,
        "MUX": 120,
        "XOR": 98,
        "OR": 2,
        "AND": 5,
        "NOT": 1
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_nbit_adder_with_carryout_and_overflow_simplified because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_nbit_adder_with_carryout_and_overflow_simplified because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_nbit_adder_with_carryout_and_overflow_simplified because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 27.2,
        "exec_time(ms)": 46.3,
        "elaboration_time(ms)": 2.4,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 7,
        "Pi": 65,
        "Po": 34,
        "logic element": 3,
        "Adder": 68,
        "generic logic size": 4,
        "Longest Path": 40,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 71,
        "Wires": 204,
        "Wire Bits": 204,
        "Public Wires": 99,
        "Public Wire Bits": 99,
        "Total Cells": 71,
        "XOR": 3,
        "adder": 68
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/no_arch": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/no_arch",
        "warnings": [
            "Ignoring module bm_DL_nbit_adder_with_carryout_and_overflow_simplified because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_nbit_adder_with_carryout_and_overflow_simplified because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_nbit_adder_with_carryout_and_overflow_simplified because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 14.4,
        "exec_time(ms)": 9.8,
        "elaboration_time(ms)": 5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 8.4,
        "Pi": 65,
        "Po": 34,
        "logic element": 133,
        "Longest Path": 39,
        "Average Path": 4,
        "Estimated LUTs": 133,
        "Total Node": 133,
        "Wires": 259,
        "Wire Bits": 290,
        "Public Wires": 99,
        "Public Wire Bits": 99,
        "Total Cells": 225,
        "MUX": 124,
        "XOR": 99,
        "AND": 2
    },
    "syntax/bm_DL_simple_fsm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_simple_fsm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_simple_fsm because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_simple_fsm because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_simple_fsm because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.5,
        "exec_time(ms)": 43.3,
        "elaboration_time(ms)": 1.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 2.6,
        "Pi": 3,
        "Po": 1,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8,
        "Wires": 16,
        "Wire Bits": 16,
        "Public Wires": 4,
        "Public Wire Bits": 4,
        "Total Cells": 13,
        "OR": 4,
        "AND": 2,
        "NOT": 4,
        "DFFs": [
            "$_DFF_P_ 3"
        ]
    },
    "syntax/bm_DL_simple_fsm/no_arch": {
        "test_name": "syntax/bm_DL_simple_fsm/no_arch",
        "warnings": [
            "Ignoring module bm_DL_simple_fsm because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_simple_fsm because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_simple_fsm because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 4.3,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 2.8,
        "Pi": 3,
        "Po": 1,
        "logic element": 8,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8,
        "Wires": 16,
        "Wire Bits": 16,
        "Public Wires": 4,
        "Public Wire Bits": 4,
        "Total Cells": 13,
        "OR": 4,
        "AND": 2,
        "NOT": 4,
        "DFFs": [
            "$_DFF_P_ 3"
        ]
    },
    "syntax/bm_function_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_function_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "exit": 1,
        "errors": [
            "Multiple edge sensitive events found for this signal!"
        ],
        "warnings": [
            "Ignoring module bm_function_1 because it contains processes (run 'proc' command first).",
            "Ignoring module bm_function_1 because it contains processes (run 'proc' command first).",
            "Ignoring module bm_function_1 because it contains processes (run 'proc' command first)."
        ]
    },
    "syntax/bm_function_1/no_arch": {
        "test_name": "syntax/bm_function_1/no_arch",
        "exit": 1,
        "errors": [
            "Multiple edge sensitive events found for this signal!"
        ],
        "warnings": [
            "Ignoring module bm_function_1 because it contains processes (run 'proc' command first).",
            "Ignoring module bm_function_1 because it contains processes (run 'proc' command first).",
            "Ignoring module bm_function_1 because it contains processes (run 'proc' command first)."
        ]
    },
    "syntax/bm_function_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_function_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "exit": 1,
        "errors": [
            "Multiple edge sensitive events found for this signal!"
        ],
        "warnings": [
            "Ignoring module bm_function_2 because it contains processes (run 'proc' command first).",
            "Ignoring module bm_function_2 because it contains processes (run 'proc' command first).",
            "Ignoring module bm_function_2 because it contains processes (run 'proc' command first)."
        ]
    },
    "syntax/bm_function_2/no_arch": {
        "test_name": "syntax/bm_function_2/no_arch",
        "exit": 1,
        "errors": [
            "Multiple edge sensitive events found for this signal!"
        ],
        "warnings": [
            "Ignoring module bm_function_2 because it contains processes (run 'proc' command first).",
            "Ignoring module bm_function_2 because it contains processes (run 'proc' command first).",
            "Ignoring module bm_function_2 because it contains processes (run 'proc' command first)."
        ]
    },
    "syntax/bm_jk_rtl/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_jk_rtl/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_jk_rtl because it contains processes (run 'proc' command first).",
            "Ignoring module bm_jk_rtl because it contains processes (run 'proc' command first).",
            "Ignoring module bm_jk_rtl because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 45.1,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 8,
        "Wires": 21,
        "Wire Bits": 23,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 18,
        "MUX": 2,
        "OR": 7,
        "AND": 2,
        "NOT": 6,
        "DFFs": [
            "$_DFF_N_ 1"
        ]
    },
    "syntax/bm_jk_rtl/no_arch": {
        "test_name": "syntax/bm_jk_rtl/no_arch",
        "warnings": [
            "Ignoring module bm_jk_rtl because it contains processes (run 'proc' command first).",
            "Ignoring module bm_jk_rtl because it contains processes (run 'proc' command first).",
            "Ignoring module bm_jk_rtl because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 3.8,
        "elaboration_time(ms)": 0.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 8,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8,
        "Wires": 21,
        "Wire Bits": 23,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 18,
        "MUX": 2,
        "OR": 7,
        "AND": 2,
        "NOT": 6,
        "DFFs": [
            "$_DFF_N_ 1"
        ]
    },
    "syntax/bm_log_all/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_log_all/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 31.1,
        "exec_time(ms)": 64.6,
        "elaboration_time(ms)": 13.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1,
        "synthesis_time(ms)": 21.2,
        "Pi": 64,
        "Po": 256,
        "logic element": 10,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 180,
        "Total Node": 10,
        "Wires": 386,
        "Wire Bits": 386,
        "Public Wires": 322,
        "Public Wire Bits": 322,
        "Total Cells": 320,
        "XNOR": 32,
        "XOR": 32,
        "OR": 128,
        "AND": 32,
        "NOT": 96
    },
    "syntax/bm_log_all/no_arch": {
        "test_name": "syntax/bm_log_all/no_arch",
        "max_rss(MiB)": 18.9,
        "exec_time(ms)": 25.1,
        "elaboration_time(ms)": 12.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 23.7,
        "Pi": 64,
        "Po": 256,
        "logic element": 10,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 10,
        "Wires": 386,
        "Wire Bits": 386,
        "Public Wires": 322,
        "Public Wire Bits": 322,
        "Total Cells": 320,
        "XNOR": 32,
        "XOR": 32,
        "OR": 128,
        "AND": 32,
        "NOT": 96
    },
    "syntax/bm_simple_memory/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_simple_memory/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_simple_memory because it contains processes (run 'proc' command first).",
            "Ignoring module bm_simple_memory because it contains processes (run 'proc' command first).",
            "Ignoring module bm_simple_memory because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.8,
        "exec_time(ms)": 46.6,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.8,
        "Pi": 7,
        "Po": 3,
        "Memory": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 3,
        "Wires": 18,
        "Wire Bits": 18,
        "Public Wires": 18,
        "Public Wire Bits": 18,
        "Total Cells": 3,
        "dual_port_ram": 3
    },
    "syntax/bm_simple_memory/no_arch": {
        "test_name": "syntax/bm_simple_memory/no_arch",
        "warnings": [
            "Ignoring module bm_simple_memory because it contains processes (run 'proc' command first).",
            "Ignoring module bm_simple_memory because it contains processes (run 'proc' command first).",
            "Ignoring module bm_simple_memory because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 12.8,
        "exec_time(ms)": 5.6,
        "elaboration_time(ms)": 1.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 4.2,
        "Pi": 7,
        "Po": 3,
        "logic element": 121,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 121,
        "Total Node": 145,
        "Wires": 297,
        "Wire Bits": 309,
        "Public Wires": 277,
        "Public Wire Bits": 277,
        "Total Cells": 209,
        "OR": 45,
        "AND": 126,
        "NOT": 14,
        "DFFs": [
            "$_DFF_P_ 24"
        ]
    },
    "syntax/both_ram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/both_ram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module $paramod$f268381b9e5d6ef74da0fe98e49f628443bf7279\\dual_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod$f268381b9e5d6ef74da0fe98e49f628443bf7279\\single_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod$f268381b9e5d6ef74da0fe98e49f628443bf7279\\dual_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod$f268381b9e5d6ef74da0fe98e49f628443bf7279\\single_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod$f268381b9e5d6ef74da0fe98e49f628443bf7279\\dual_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod$f268381b9e5d6ef74da0fe98e49f628443bf7279\\single_port_ram because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 29.4,
        "exec_time(ms)": 56.6,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0.4,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 13.6,
        "Pi": 41,
        "Po": 40,
        "Memory": 24,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 24,
        "Wires": 121,
        "Wire Bits": 121,
        "Public Wires": 121,
        "Public Wire Bits": 121,
        "Total Cells": 24,
        "dual_port_ram": 16,
        "single_port_ram": 8
    },
    "syntax/both_ram/no_arch": {
        "test_name": "syntax/both_ram/no_arch",
        "exit": 134,
        "errors": [
            "[AST] Memory dual_port_ram^MEM~0 of depth 2^11 exceeds ODIN bound of 2^10."
        ],
        "warnings": [
            "Ignoring module $paramod$f268381b9e5d6ef74da0fe98e49f628443bf7279\\dual_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod$f268381b9e5d6ef74da0fe98e49f628443bf7279\\single_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod$f268381b9e5d6ef74da0fe98e49f628443bf7279\\dual_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod$f268381b9e5d6ef74da0fe98e49f628443bf7279\\single_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod$f268381b9e5d6ef74da0fe98e49f628443bf7279\\dual_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod$f268381b9e5d6ef74da0fe98e49f628443bf7279\\single_port_ram because it contains processes (run 'proc' command first)."
        ],
        "elaboration_time(ms)": 3,
        "optimization_time(ms)": 0
    },
    "syntax/cf_fft_1024_16/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/cf_fft_1024_16/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module cf_fft_1024_16 because it contains processes (run 'proc' command first).",
            "Ignoring module cf_fft_1024_16 because it contains processes (run 'proc' command first).",
            "Ignoring module cf_fft_1024_16 because it contains processes (run 'proc' command first).",
            "Ignoring module cf_fft_1024_16 because it contains processes (run 'proc' command first).",
            "Ignoring module cf_fft_1024_16 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 1841,
        "exec_time(ms)": 46124.5,
        "elaboration_time(ms)": 1552.8,
        "optimization_time(ms)": 3.6,
        "techmap_time(ms)": 161.2,
        "synthesis_time(ms)": 46080.9,
        "Pi": 68,
        "Po": 65,
        "logic element": 2558,
        "Adder": 1195,
        "Multiplier": 38,
        "generic logic size": 4,
        "Longest Path": 441,
        "Average Path": 16,
        "Estimated LUTs": 22893,
        "Total Node": 3791,
        "Wires": 26829,
        "Wire Bits": 78595,
        "Public Wires": 597,
        "Public Wire Bits": 597,
        "Total Cells": 31135,
        "MUX": 11841,
        "OR": 9878,
        "AND": 110,
        "NOT": 1849,
        "DFFs": [
            "$_DFF_P_ 6224"
        ],
        "adder": 1195,
        "multiply": 38
    },
    "syntax/cf_fft_1024_16/no_arch": {
        "test_name": "syntax/cf_fft_1024_16/no_arch",
        "exit": 1,
        "errors": [
            "BUF_NODE"
        ],
        "warnings": [
            "Ignoring module cf_fft_1024_16 because it contains processes (run 'proc' command first).",
            "Ignoring module cf_fft_1024_16 because it contains processes (run 'proc' command first).",
            "Ignoring module cf_fft_1024_16 because it contains processes (run 'proc' command first).",
            "Ignoring module cf_fft_1024_16 because it contains processes (run 'proc' command first).",
            "Ignoring module cf_fft_1024_16 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 2000.3,
        "exec_time(ms)": 50710.5,
        "elaboration_time(ms)": 1600.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 590.9,
        "synthesis_time(ms)": 50709.4
    },
    "syntax/complex_post_for_loop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/complex_post_for_loop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/complex_post_for_loop.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/complex_post_for_loop.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/complex_post_for_loop.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/complex_post_for_loop.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/complex_post_for_loop.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/complex_post_for_loop.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/complex_post_for_loop.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/complex_post_for_loop.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/complex_post_for_loop.v:20.12-20.17.",
            "Ignoring module eight_bit_for_pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module eight_bit_for_pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module eight_bit_for_pass_through because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 26.9,
        "exec_time(ms)": 49.6,
        "elaboration_time(ms)": 2.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.5,
        "Pi": 10,
        "Po": 8,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 1,
        "Wires": 26,
        "Wire Bits": 26,
        "Public Wires": 18,
        "Public Wire Bits": 18,
        "Total Cells": 16,
        "MUX": 8,
        "DFFs": [
            "$_DFF_P_ 8"
        ]
    },
    "syntax/complex_post_for_loop/no_arch": {
        "test_name": "syntax/complex_post_for_loop/no_arch",
        "warnings": [
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/complex_post_for_loop.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/complex_post_for_loop.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/complex_post_for_loop.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/complex_post_for_loop.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/complex_post_for_loop.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/complex_post_for_loop.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/complex_post_for_loop.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/complex_post_for_loop.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/complex_post_for_loop.v:20.12-20.17.",
            "Ignoring module eight_bit_for_pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module eight_bit_for_pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module eight_bit_for_pass_through because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 13.8,
        "exec_time(ms)": 7.3,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.9,
        "Pi": 10,
        "Po": 8,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 26,
        "Wire Bits": 26,
        "Public Wires": 18,
        "Public Wire Bits": 18,
        "Total Cells": 16,
        "MUX": 8,
        "DFFs": [
            "$_DFF_P_ 8"
        ]
    },
    "syntax/constant_module_inst/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/constant_module_inst/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module $paramod$bbd801f47b161626758cfec67484eadf8a596ecf\\single_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod$bbd801f47b161626758cfec67484eadf8a596ecf\\single_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod$bbd801f47b161626758cfec67484eadf8a596ecf\\single_port_ram because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 26.5,
        "exec_time(ms)": 49,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 4.3,
        "Pi": 5,
        "Po": 4,
        "Memory": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 4,
        "Wires": 13,
        "Wire Bits": 13,
        "Public Wires": 13,
        "Public Wire Bits": 13,
        "Total Cells": 4,
        "single_port_ram": 4
    },
    "syntax/constant_module_inst/no_arch": {
        "test_name": "syntax/constant_module_inst/no_arch",
        "warnings": [
            "Ignoring module $paramod$bbd801f47b161626758cfec67484eadf8a596ecf\\single_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod$bbd801f47b161626758cfec67484eadf8a596ecf\\single_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod$bbd801f47b161626758cfec67484eadf8a596ecf\\single_port_ram because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 14.2,
        "exec_time(ms)": 8.7,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 7.1,
        "Pi": 5,
        "Po": 4,
        "logic element": 168,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 168,
        "Total Node": 232,
        "Wires": 458,
        "Wire Bits": 515,
        "Public Wires": 433,
        "Public Wire Bits": 433,
        "Total Cells": 435,
        "OR": 124,
        "AND": 227,
        "NOT": 20,
        "DFFs": [
            "$_DFF_P_ 64"
        ]
    },
    "syntax/deassign/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/deassign/k6_frac_N10_frac_chain_mem32K_40nm",
        "exit": 1,
        "errors": [
            "deassign.v:19 syntax error, unexpected TOK_ASSIGN"
        ]
    },
    "syntax/deassign/no_arch": {
        "test_name": "syntax/deassign/no_arch",
        "exit": 1,
        "errors": [
            "deassign.v:19 syntax error, unexpected TOK_ASSIGN"
        ]
    },
    "syntax/delay_syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/delay_syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module delay_syntax because it contains processes (run 'proc' command first).",
            "Ignoring module delay_syntax because it contains processes (run 'proc' command first).",
            "Ignoring module delay_syntax because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.8,
        "exec_time(ms)": 44.4,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "DFFs": [
            "$_DFF_P_ 2"
        ]
    },
    "syntax/delay_syntax/no_arch": {
        "test_name": "syntax/delay_syntax/no_arch",
        "warnings": [
            "Ignoring module delay_syntax because it contains processes (run 'proc' command first).",
            "Ignoring module delay_syntax because it contains processes (run 'proc' command first).",
            "Ignoring module delay_syntax because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 2.7,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Pi": 2,
        "Po": 3,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "DFFs": [
            "$_DFF_P_ 2"
        ]
    },
    "syntax/diffeq_f_systemC/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/diffeq_f_systemC/k6_frac_N10_frac_chain_mem32K_40nm",
        "exit": 1,
        "errors": [
            "Multiple edge sensitive events found for this signal!"
        ],
        "warnings": [
            "Ignoring module diffeq_f_systemC because it contains processes (run 'proc' command first).",
            "Ignoring module diffeq_f_systemC because it contains processes (run 'proc' command first).",
            "Ignoring module diffeq_f_systemC because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 33,
        "exec_time(ms)": 76.2,
        "elaboration_time(ms)": 10.8,
        "optimization_time(ms)": 1.5,
        "techmap_time(ms)": 2,
        "synthesis_time(ms)": 31.6
    },
    "syntax/diffeq_f_systemC/no_arch": {
        "test_name": "syntax/diffeq_f_systemC/no_arch",
        "exit": 1,
        "errors": [
            "Multiple edge sensitive events found for this signal!"
        ],
        "warnings": [
            "Ignoring module diffeq_f_systemC because it contains processes (run 'proc' command first).",
            "Ignoring module diffeq_f_systemC because it contains processes (run 'proc' command first).",
            "Ignoring module diffeq_f_systemC because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 137.2,
        "exec_time(ms)": 284.5,
        "elaboration_time(ms)": 10.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 81.2,
        "synthesis_time(ms)": 283.1
    },
    "syntax/diffeq_paj_convert/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/diffeq_paj_convert/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module diffeq_paj_convert because it contains processes (run 'proc' command first).",
            "Ignoring module diffeq_paj_convert because it contains processes (run 'proc' command first).",
            "Ignoring module diffeq_paj_convert because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 40.6,
        "exec_time(ms)": 86.7,
        "elaboration_time(ms)": 17.5,
        "optimization_time(ms)": 1.4,
        "techmap_time(ms)": 3.3,
        "synthesis_time(ms)": 44.6,
        "Pi": 162,
        "Po": 96,
        "logic element": 80,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 110,
        "Average Path": 2,
        "Estimated LUTs": 244,
        "Total Node": 217,
        "Wires": 1472,
        "Wire Bits": 1654,
        "Public Wires": 322,
        "Public Wire Bits": 322,
        "Total Cells": 978,
        "MUX": 386,
        "XOR": 32,
        "OR": 34,
        "AND": 96,
        "NOT": 100,
        "DFFs": [
            "$_DFF_P_ 193"
        ],
        "adder": 132,
        "multiply": 5
    },
    "syntax/diffeq_paj_convert/no_arch": {
        "test_name": "syntax/diffeq_paj_convert/no_arch",
        "exit": 1,
        "errors": [
            "BUF_NODE"
        ],
        "warnings": [
            "Ignoring module diffeq_paj_convert because it contains processes (run 'proc' command first).",
            "Ignoring module diffeq_paj_convert because it contains processes (run 'proc' command first).",
            "Ignoring module diffeq_paj_convert because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 134.1,
        "exec_time(ms)": 303.9,
        "elaboration_time(ms)": 17.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 68.8,
        "synthesis_time(ms)": 298.4
    },
    "syntax/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm",
        "exit": 1,
        "errors": [
            "fir_scu_rtl_restructured_for_cmm_exp.v:94 syntax error, unexpected TOK_ID"
        ]
    },
    "syntax/fir_scu_rtl_restructured_for_cmm_exp/no_arch": {
        "test_name": "syntax/fir_scu_rtl_restructured_for_cmm_exp/no_arch",
        "exit": 1,
        "errors": [
            "fir_scu_rtl_restructured_for_cmm_exp.v:94 syntax error, unexpected TOK_ID"
        ]
    },
    "syntax/flip_flop_enable/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/flip_flop_enable/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "flip_flop_enable.v:9 Identifier `\\d2' is implicitly declared.",
            "flip_flop_enable.v:9 Identifier `\\q2' is implicitly declared.",
            "Ignoring module posedge_reg_sync_reset because it contains processes (run 'proc' command first).",
            "Wire edge_testing.\\q0 is used but has no driver.",
            "Ignoring module posedge_reg_sync_reset because it contains processes (run 'proc' command first).",
            "Ignoring module posedge_reg_sync_reset because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 44.8,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5
    },
    "syntax/flip_flop_enable/no_arch": {
        "test_name": "syntax/flip_flop_enable/no_arch",
        "warnings": [
            "flip_flop_enable.v:9 Identifier `\\d2' is implicitly declared.",
            "flip_flop_enable.v:9 Identifier `\\q2' is implicitly declared.",
            "Ignoring module posedge_reg_sync_reset because it contains processes (run 'proc' command first).",
            "Wire edge_testing.\\q0 is used but has no driver.",
            "Ignoring module posedge_reg_sync_reset because it contains processes (run 'proc' command first).",
            "Ignoring module posedge_reg_sync_reset because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 12.7,
        "exec_time(ms)": 3.6,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.2,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5
    },
    "syntax/flip_flop_enable_w_begin_label/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/flip_flop_enable_w_begin_label/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "flip_flop_enable_w_begin_label.v:9 Identifier `\\d2' is implicitly declared.",
            "flip_flop_enable_w_begin_label.v:9 Identifier `\\q2' is implicitly declared.",
            "Ignoring module posedge_reg_sync_reset because it contains processes (run 'proc' command first).",
            "Wire edge_testing.\\q0 is used but has no driver.",
            "Ignoring module posedge_reg_sync_reset because it contains processes (run 'proc' command first).",
            "Ignoring module posedge_reg_sync_reset because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.5,
        "exec_time(ms)": 47.8,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5
    },
    "syntax/flip_flop_enable_w_begin_label/no_arch": {
        "test_name": "syntax/flip_flop_enable_w_begin_label/no_arch",
        "warnings": [
            "flip_flop_enable_w_begin_label.v:9 Identifier `\\d2' is implicitly declared.",
            "flip_flop_enable_w_begin_label.v:9 Identifier `\\q2' is implicitly declared.",
            "Ignoring module posedge_reg_sync_reset because it contains processes (run 'proc' command first).",
            "Wire edge_testing.\\q0 is used but has no driver.",
            "Ignoring module posedge_reg_sync_reset because it contains processes (run 'proc' command first).",
            "Ignoring module posedge_reg_sync_reset because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 3.7,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.3,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5
    },
    "syntax/for_loop_adv_post/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/for_loop_adv_post/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/for_loop_adv_post.v:19.16-19.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/for_loop_adv_post.v:19.16-19.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/for_loop_adv_post.v:19.16-19.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/for_loop_adv_post.v:19.16-19.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/for_loop_adv_post.v:21.12-21.17.",
            "Ignoring module evens_of_eight_bit_for_pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module evens_of_eight_bit_for_pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module evens_of_eight_bit_for_pass_through because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 26.2,
        "exec_time(ms)": 48.7,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.8,
        "Pi": 6,
        "Po": 8,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 3,
        "Total Node": 1,
        "Wires": 22,
        "Wire Bits": 22,
        "Public Wires": 18,
        "Public Wire Bits": 18,
        "Total Cells": 8,
        "MUX": 4,
        "DFFs": [
            "$_DFF_P_ 4"
        ]
    },
    "syntax/for_loop_adv_post/no_arch": {
        "test_name": "syntax/for_loop_adv_post/no_arch",
        "warnings": [
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/for_loop_adv_post.v:19.16-19.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/for_loop_adv_post.v:19.16-19.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/for_loop_adv_post.v:19.16-19.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/for_loop_adv_post.v:19.16-19.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/for_loop_adv_post.v:21.12-21.17.",
            "Ignoring module evens_of_eight_bit_for_pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module evens_of_eight_bit_for_pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module evens_of_eight_bit_for_pass_through because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 13,
        "exec_time(ms)": 5.8,
        "elaboration_time(ms)": 1.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 4.4,
        "Pi": 6,
        "Po": 8,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 22,
        "Wire Bits": 22,
        "Public Wires": 18,
        "Public Wire Bits": 18,
        "Total Cells": 8,
        "MUX": 4,
        "DFFs": [
            "$_DFF_P_ 4"
        ]
    },
    "syntax/for_loop_adv_pre/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/for_loop_adv_pre/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/for_loop_adv_pre.v:19.16-19.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/for_loop_adv_pre.v:19.16-19.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/for_loop_adv_pre.v:19.16-19.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/for_loop_adv_pre.v:19.16-19.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/for_loop_adv_pre.v:19.16-19.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/for_loop_adv_pre.v:19.16-19.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/for_loop_adv_pre.v:19.16-19.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/for_loop_adv_pre.v:19.16-19.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/for_loop_adv_pre.v:21.12-21.17.",
            "Ignoring module seven_of_eight_bit_for_pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module seven_of_eight_bit_for_pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module seven_of_eight_bit_for_pass_through because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 26.9,
        "exec_time(ms)": 49.5,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.2,
        "Pi": 10,
        "Po": 8,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 1,
        "Wires": 26,
        "Wire Bits": 26,
        "Public Wires": 18,
        "Public Wire Bits": 18,
        "Total Cells": 16,
        "MUX": 8,
        "DFFs": [
            "$_DFF_P_ 8"
        ]
    },
    "syntax/for_loop_adv_pre/no_arch": {
        "test_name": "syntax/for_loop_adv_pre/no_arch",
        "warnings": [
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/for_loop_adv_pre.v:19.16-19.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/for_loop_adv_pre.v:19.16-19.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/for_loop_adv_pre.v:19.16-19.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/for_loop_adv_pre.v:19.16-19.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/for_loop_adv_pre.v:19.16-19.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/for_loop_adv_pre.v:19.16-19.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/for_loop_adv_pre.v:19.16-19.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/for_loop_adv_pre.v:19.16-19.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/for_loop_adv_pre.v:21.12-21.17.",
            "Ignoring module seven_of_eight_bit_for_pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module seven_of_eight_bit_for_pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module seven_of_eight_bit_for_pass_through because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 13.7,
        "exec_time(ms)": 7.2,
        "elaboration_time(ms)": 1.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.9,
        "Pi": 10,
        "Po": 8,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 26,
        "Wire Bits": 26,
        "Public Wires": 18,
        "Public Wire Bits": 18,
        "Total Cells": 16,
        "MUX": 8,
        "DFFs": [
            "$_DFF_P_ 8"
        ]
    },
    "syntax/freq_division/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/freq_division/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module frequency_divide because it contains processes (run 'proc' command first).",
            "Ignoring module frequency_divide because it contains processes (run 'proc' command first).",
            "Ignoring module frequency_divide because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 26.1,
        "exec_time(ms)": 44.5,
        "elaboration_time(ms)": 1.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.2,
        "Pi": 2,
        "Po": 4,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 2,
        "Estimated LUTs": 31,
        "Total Node": 9,
        "Wires": 31,
        "Wire Bits": 61,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 40,
        "MUX": 6,
        "OR": 21,
        "NOT": 10,
        "DFFs": [
            "$_DFF_P_ 3"
        ]
    },
    "syntax/freq_division/no_arch": {
        "test_name": "syntax/freq_division/no_arch",
        "warnings": [
            "Ignoring module frequency_divide because it contains processes (run 'proc' command first).",
            "Ignoring module frequency_divide because it contains processes (run 'proc' command first).",
            "Ignoring module frequency_divide because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 12.8,
        "exec_time(ms)": 5.6,
        "elaboration_time(ms)": 1.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 4.2,
        "Pi": 2,
        "Po": 4,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 2,
        "Estimated LUTs": 9,
        "Total Node": 9,
        "Wires": 31,
        "Wire Bits": 61,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 40,
        "MUX": 6,
        "OR": 21,
        "NOT": 10,
        "DFFs": [
            "$_DFF_P_ 3"
        ]
    },
    "syntax/function_automatic/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/function_automatic/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//syntax/function_automatic.v:21.1-21.26.",
            "Ignoring module simple_function because it contains processes (run 'proc' command first).",
            "Ignoring module simple_function because it contains processes (run 'proc' command first).",
            "Ignoring module simple_function because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.6,
        "exec_time(ms)": 33.7,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Pi": 6,
        "Po": 4,
        "logic element": 1,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5,
        "Wires": 21,
        "Wire Bits": 21,
        "Public Wires": 10,
        "Public Wire Bits": 10,
        "Total Cells": 10,
        "MUX": 3,
        "DFFs": [
            "$_DFF_P_ 3"
        ],
        "adder": 4
    },
    "syntax/function_automatic/no_arch": {
        "test_name": "syntax/function_automatic/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//syntax/function_automatic.v:21.1-21.26.",
            "Ignoring module simple_function because it contains processes (run 'proc' command first).",
            "Ignoring module simple_function because it contains processes (run 'proc' command first).",
            "Ignoring module simple_function because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 4.1,
        "elaboration_time(ms)": 0.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.6,
        "Pi": 6,
        "Po": 4,
        "logic element": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6,
        "Wires": 19,
        "Wire Bits": 20,
        "Public Wires": 10,
        "Public Wire Bits": 10,
        "Total Cells": 13,
        "MUX": 6,
        "XOR": 3,
        "AND": 1,
        "DFFs": [
            "$_DFF_P_ 3"
        ]
    },
    "syntax/function_hdr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/function_hdr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module simple_function because it contains processes (run 'proc' command first).",
            "Ignoring module simple_function because it contains processes (run 'proc' command first).",
            "Ignoring module simple_function because it contains processes (run 'proc' command first)."
        ],
        "Pi": 6,
        "Po": 4,
        "logic element": 1,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5,
        "Wires": 21,
        "Wire Bits": 21,
        "Public Wires": 10,
        "Public Wire Bits": 10,
        "Total Cells": 10,
        "MUX": 3,
        "DFFs": [
            "$_DFF_P_ 3"
        ],
        "adder": 4
    },
    "syntax/function_hdr/no_arch": {
        "test_name": "syntax/function_hdr/no_arch",
        "warnings": [
            "Ignoring module simple_function because it contains processes (run 'proc' command first).",
            "Ignoring module simple_function because it contains processes (run 'proc' command first).",
            "Ignoring module simple_function because it contains processes (run 'proc' command first)."
        ],
        "Pi": 6,
        "Po": 4,
        "logic element": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6,
        "Wires": 19,
        "Wire Bits": 20,
        "Public Wires": 10,
        "Public Wire Bits": 10,
        "Total Cells": 13,
        "MUX": 6,
        "XOR": 3,
        "AND": 1,
        "DFFs": [
            "$_DFF_P_ 3"
        ]
    },
    "syntax/function_syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/function_syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module function_syntax because it contains processes (run 'proc' command first).",
            "Ignoring module function_syntax because it contains processes (run 'proc' command first).",
            "Ignoring module function_syntax because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.2,
        "exec_time(ms)": 46.2,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4,
        "Total Cells": 1,
        "XOR": 1
    },
    "syntax/function_syntax/no_arch": {
        "test_name": "syntax/function_syntax/no_arch",
        "warnings": [
            "Ignoring module function_syntax because it contains processes (run 'proc' command first).",
            "Ignoring module function_syntax because it contains processes (run 'proc' command first).",
            "Ignoring module function_syntax because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 2.9,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4,
        "Total Cells": 1,
        "XOR": 1
    },
    "syntax/h7_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/h7_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/h7_of_8_bit_for_pass_through.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/h7_of_8_bit_for_pass_through.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/h7_of_8_bit_for_pass_through.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/h7_of_8_bit_for_pass_through.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/h7_of_8_bit_for_pass_through.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/h7_of_8_bit_for_pass_through.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/h7_of_8_bit_for_pass_through.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/h7_of_8_bit_for_pass_through.v:20.12-20.17.",
            "Ignoring module seven_of_eight_bit_for_pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module seven_of_eight_bit_for_pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module seven_of_eight_bit_for_pass_through because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 26.8,
        "exec_time(ms)": 45,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 4.3,
        "Pi": 9,
        "Po": 8,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 1,
        "Wires": 25,
        "Wire Bits": 25,
        "Public Wires": 18,
        "Public Wire Bits": 18,
        "Total Cells": 14,
        "MUX": 7,
        "DFFs": [
            "$_DFF_P_ 7"
        ]
    },
    "syntax/h7_of_8_bit_for_pass_through/no_arch": {
        "test_name": "syntax/h7_of_8_bit_for_pass_through/no_arch",
        "warnings": [
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/h7_of_8_bit_for_pass_through.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/h7_of_8_bit_for_pass_through.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/h7_of_8_bit_for_pass_through.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/h7_of_8_bit_for_pass_through.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/h7_of_8_bit_for_pass_through.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/h7_of_8_bit_for_pass_through.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/h7_of_8_bit_for_pass_through.v:18.16-18.27.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/h7_of_8_bit_for_pass_through.v:20.12-20.17.",
            "Ignoring module seven_of_eight_bit_for_pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module seven_of_eight_bit_for_pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module seven_of_eight_bit_for_pass_through because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 13.4,
        "exec_time(ms)": 6.5,
        "elaboration_time(ms)": 2.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.2,
        "Pi": 9,
        "Po": 8,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 25,
        "Wire Bits": 25,
        "Public Wires": 18,
        "Public Wire Bits": 18,
        "Total Cells": 14,
        "MUX": 7,
        "DFFs": [
            "$_DFF_P_ 7"
        ]
    },
    "syntax/ifdef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/ifdef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 29.6,
        "exec_time(ms)": 54,
        "elaboration_time(ms)": 8.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 12.8,
        "Pi": 48,
        "Po": 78,
        "logic element": 8,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 40,
        "Total Node": 12,
        "Wires": 424,
        "Wire Bits": 424,
        "Public Wires": 127,
        "Public Wire Bits": 127,
        "Total Cells": 83,
        "AND": 24,
        "DFFs": [
            "$_DFF_P_ 55"
        ],
        "multiply": 4
    },
    "syntax/ifdef-else-syntax/no_arch": {
        "test_name": "syntax/ifdef-else-syntax/no_arch",
        "warnings": [
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 20.4,
        "exec_time(ms)": 24.3,
        "elaboration_time(ms)": 8.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.4,
        "synthesis_time(ms)": 22.9,
        "Pi": 48,
        "Po": 78,
        "logic element": 693,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 693,
        "Total Node": 693,
        "Wires": 1083,
        "Wire Bits": 1395,
        "Public Wires": 127,
        "Public Wire Bits": 127,
        "Total Cells": 1206,
        "MUX": 538,
        "XOR": 386,
        "AND": 228,
        "DFFs": [
            "$_DFF_P_ 54"
        ]
    },
    "syntax/ifndef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/ifndef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 29.7,
        "exec_time(ms)": 58.5,
        "elaboration_time(ms)": 8.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 13.6,
        "Pi": 48,
        "Po": 78,
        "logic element": 8,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 40,
        "Total Node": 12,
        "Wires": 424,
        "Wire Bits": 424,
        "Public Wires": 127,
        "Public Wire Bits": 127,
        "Total Cells": 83,
        "OR": 8,
        "AND": 16,
        "DFFs": [
            "$_DFF_P_ 55"
        ],
        "multiply": 4
    },
    "syntax/ifndef-else-syntax/no_arch": {
        "test_name": "syntax/ifndef-else-syntax/no_arch",
        "warnings": [
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 20.2,
        "exec_time(ms)": 18.8,
        "elaboration_time(ms)": 8.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.4,
        "synthesis_time(ms)": 17.7,
        "Pi": 48,
        "Po": 78,
        "logic element": 693,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 693,
        "Total Node": 693,
        "Wires": 1091,
        "Wire Bits": 1404,
        "Public Wires": 127,
        "Public Wire Bits": 127,
        "Total Cells": 1215,
        "MUX": 538,
        "XOR": 386,
        "OR": 8,
        "AND": 228,
        "DFFs": [
            "$_DFF_P_ 55"
        ]
    },
    "syntax/include-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/include-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 29.7,
        "exec_time(ms)": 56.6,
        "elaboration_time(ms)": 8.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 13,
        "Pi": 48,
        "Po": 78,
        "logic element": 8,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 40,
        "Total Node": 12,
        "Wires": 424,
        "Wire Bits": 424,
        "Public Wires": 127,
        "Public Wire Bits": 127,
        "Total Cells": 83,
        "AND": 24,
        "DFFs": [
            "$_DFF_P_ 55"
        ],
        "multiply": 4
    },
    "syntax/include-syntax/no_arch": {
        "test_name": "syntax/include-syntax/no_arch",
        "warnings": [
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 20.4,
        "exec_time(ms)": 24.8,
        "elaboration_time(ms)": 8.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.4,
        "synthesis_time(ms)": 23.3,
        "Pi": 48,
        "Po": 78,
        "logic element": 693,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 693,
        "Total Node": 693,
        "Wires": 1083,
        "Wire Bits": 1395,
        "Public Wires": 127,
        "Public Wire Bits": 127,
        "Total Cells": 1206,
        "MUX": 538,
        "XOR": 386,
        "AND": 228,
        "DFFs": [
            "$_DFF_P_ 54"
        ]
    },
    "syntax/inferred_DPram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/inferred_DPram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\data_out_a' is assigned in a block at regression_test/benchmark/verilog//syntax/inferred_DPram.v:32.3-32.33.",
            "wire '\\data_out_b' is assigned in a block at regression_test/benchmark/verilog//syntax/inferred_DPram.v:36.3-36.33.",
            "Ignoring module inferred_dpram because it contains processes (run 'proc' command first).",
            "Ignoring module inferred_dpram because it contains processes (run 'proc' command first).",
            "Ignoring module inferred_dpram because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 31,
        "exec_time(ms)": 61.1,
        "elaboration_time(ms)": 5.1,
        "optimization_time(ms)": 0.7,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 15,
        "Pi": 73,
        "Po": 64,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 32,
        "Wires": 201,
        "Wire Bits": 201,
        "Public Wires": 201,
        "Public Wire Bits": 201,
        "Total Cells": 32,
        "dual_port_ram": 32
    },
    "syntax/inferred_DPram/no_arch": {
        "test_name": "syntax/inferred_DPram/no_arch",
        "warnings": [
            "wire '\\data_out_a' is assigned in a block at regression_test/benchmark/verilog//syntax/inferred_DPram.v:32.3-32.33.",
            "wire '\\data_out_b' is assigned in a block at regression_test/benchmark/verilog//syntax/inferred_DPram.v:36.3-36.33.",
            "Ignoring module inferred_dpram because it contains processes (run 'proc' command first).",
            "Ignoring module inferred_dpram because it contains processes (run 'proc' command first).",
            "Ignoring module inferred_dpram because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 19.2,
        "exec_time(ms)": 23.6,
        "elaboration_time(ms)": 4.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 8.8,
        "synthesis_time(ms)": 22.2,
        "Pi": 73,
        "Po": 64,
        "logic element": 1688,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 1688,
        "Total Node": 2200,
        "Wires": 5629,
        "Wire Bits": 6361,
        "Public Wires": 5409,
        "Public Wire Bits": 5409,
        "Total Cells": 5678,
        "OR": 2000,
        "AND": 3142,
        "NOT": 24,
        "DFFs": [
            "$_DFF_P_ 512"
        ]
    },
    "syntax/inferred_ram_w_clog2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/inferred_ram_w_clog2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\data_out' is assigned in a block at regression_test/benchmark/verilog//syntax/inferred_ram_w_clog2.v:25.3-25.29.",
            "wire '\\data_out5' is assigned in a block at regression_test/benchmark/verilog//syntax/inferred_ram_w_clog2.v:65.3-65.36.",
            "wire '\\data_out' is assigned in a block at regression_test/benchmark/verilog//syntax/inferred_ram_w_clog2.v:25.3-25.29.",
            "wire '\\data_out' is assigned in a block at regression_test/benchmark/verilog//syntax/inferred_ram_w_clog2.v:25.3-25.29.",
            "Resizing cell port top.inst_3.address from 5 bits to 3 bits.",
            "Resizing cell port top.inst_2.address from 5 bits to 4 bits.",
            "Ignoring module $paramod\\inferred_ram_w_clog2\\RAM_DEPTH_LOCAL=s32'00000000000000000000000000010000 because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod\\inferred_ram_w_clog2\\RAM_DEPTH_LOCAL=s32'00000000000000000000000000001000 because it contains processes (run 'proc' command first).",
            "Ignoring module top because it contains processes (run 'proc' command first).",
            "Ignoring module inferred_ram_w_clog2 because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod\\inferred_ram_w_clog2\\RAM_DEPTH_LOCAL=s32'00000000000000000000000000001000 because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod\\inferred_ram_w_clog2\\RAM_DEPTH_LOCAL=s32'00000000000000000000000000010000 because it contains processes (run 'proc' command first).",
            "Ignoring module inferred_ram_w_clog2 because it contains processes (run 'proc' command first).",
            "Ignoring module top because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod\\inferred_ram_w_clog2\\RAM_DEPTH_LOCAL=s32'00000000000000000000000000001000 because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod\\inferred_ram_w_clog2\\RAM_DEPTH_LOCAL=s32'00000000000000000000000000010000 because it contains processes (run 'proc' command first).",
            "Ignoring module inferred_ram_w_clog2 because it contains processes (run 'proc' command first).",
            "Ignoring module top because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 56.5,
        "exec_time(ms)": 92.5,
        "elaboration_time(ms)": 18.9,
        "optimization_time(ms)": 1.3,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 52.8,
        "Pi": 38,
        "Po": 160,
        "Memory": 96,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 96,
        "Wires": 294,
        "Wire Bits": 294,
        "Public Wires": 294,
        "Public Wire Bits": 294,
        "Total Cells": 96,
        "single_port_ram": 96
    },
    "syntax/inferred_ram_w_clog2/no_arch": {
        "test_name": "syntax/inferred_ram_w_clog2/no_arch",
        "warnings": [
            "wire '\\data_out' is assigned in a block at regression_test/benchmark/verilog//syntax/inferred_ram_w_clog2.v:25.3-25.29.",
            "wire '\\data_out5' is assigned in a block at regression_test/benchmark/verilog//syntax/inferred_ram_w_clog2.v:65.3-65.36.",
            "wire '\\data_out' is assigned in a block at regression_test/benchmark/verilog//syntax/inferred_ram_w_clog2.v:25.3-25.29.",
            "wire '\\data_out' is assigned in a block at regression_test/benchmark/verilog//syntax/inferred_ram_w_clog2.v:25.3-25.29.",
            "Resizing cell port top.inst_3.address from 5 bits to 3 bits.",
            "Resizing cell port top.inst_2.address from 5 bits to 4 bits.",
            "Ignoring module $paramod\\inferred_ram_w_clog2\\RAM_DEPTH_LOCAL=s32'00000000000000000000000000010000 because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod\\inferred_ram_w_clog2\\RAM_DEPTH_LOCAL=s32'00000000000000000000000000001000 because it contains processes (run 'proc' command first).",
            "Ignoring module top because it contains processes (run 'proc' command first).",
            "Ignoring module inferred_ram_w_clog2 because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod\\inferred_ram_w_clog2\\RAM_DEPTH_LOCAL=s32'00000000000000000000000000001000 because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod\\inferred_ram_w_clog2\\RAM_DEPTH_LOCAL=s32'00000000000000000000000000010000 because it contains processes (run 'proc' command first).",
            "Ignoring module inferred_ram_w_clog2 because it contains processes (run 'proc' command first).",
            "Ignoring module top because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod\\inferred_ram_w_clog2\\RAM_DEPTH_LOCAL=s32'00000000000000000000000000001000 because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod\\inferred_ram_w_clog2\\RAM_DEPTH_LOCAL=s32'00000000000000000000000000010000 because it contains processes (run 'proc' command first).",
            "Ignoring module inferred_ram_w_clog2 because it contains processes (run 'proc' command first).",
            "Ignoring module top because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 169.9,
        "exec_time(ms)": 284,
        "elaboration_time(ms)": 17.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 34,
        "synthesis_time(ms)": 282.7,
        "Pi": 38,
        "Po": 160,
        "logic element": 6447,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 6447,
        "Total Node": 9519,
        "Wires": 19257,
        "Wire Bits": 20590,
        "Public Wires": 18933,
        "Public Wire Bits": 18933,
        "Total Cells": 10814,
        "OR": 3488,
        "AND": 5473,
        "NOT": 61,
        "DFFs": [
            "$_DFF_P_ 1792"
        ]
    },
    "syntax/inferred_SPram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/inferred_SPram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\data_out' is assigned in a block at regression_test/benchmark/verilog//syntax/inferred_SPram.v:23.3-23.22.",
            "Ignoring module inferred_spram because it contains processes (run 'proc' command first).",
            "Ignoring module inferred_spram because it contains processes (run 'proc' command first).",
            "Ignoring module inferred_spram because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 28.3,
        "exec_time(ms)": 50.1,
        "elaboration_time(ms)": 1.9,
        "optimization_time(ms)": 0.3,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 8.1,
        "Pi": 33,
        "Po": 32,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 1,
        "Wires": 68,
        "Wire Bits": 68,
        "Public Wires": 68,
        "Public Wire Bits": 68,
        "Total Cells": 32,
        "DFFs": [
            "$_DFF_P_ 32"
        ]
    },
    "syntax/inferred_SPram/no_arch": {
        "test_name": "syntax/inferred_SPram/no_arch",
        "warnings": [
            "wire '\\data_out' is assigned in a block at regression_test/benchmark/verilog//syntax/inferred_SPram.v:23.3-23.22.",
            "Ignoring module inferred_spram because it contains processes (run 'proc' command first).",
            "Ignoring module inferred_spram because it contains processes (run 'proc' command first).",
            "Ignoring module inferred_spram because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 17.6,
        "exec_time(ms)": 16.7,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.8,
        "synthesis_time(ms)": 14.4,
        "Pi": 33,
        "Po": 32,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 68,
        "Wire Bits": 68,
        "Public Wires": 68,
        "Public Wire Bits": 68,
        "Total Cells": 32,
        "DFFs": [
            "$_DFF_P_ 32"
        ]
    },
    "syntax/instantiated_by_name_function_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiated_by_name_function_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "exit": 1,
        "errors": [
            "instantiated_by_name_function_invalid_1.v:21 syntax error, unexpected '.'"
        ]
    },
    "syntax/instantiated_by_name_function_invalid_1/no_arch": {
        "test_name": "syntax/instantiated_by_name_function_invalid_1/no_arch",
        "exit": 1,
        "errors": [
            "instantiated_by_name_function_invalid_1.v:21 syntax error, unexpected '.'"
        ]
    },
    "syntax/instantiated_by_name_function_invalid/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiated_by_name_function_invalid/k6_frac_N10_frac_chain_mem32K_40nm",
        "exit": 1,
        "errors": [
            "instantiated_by_name_function_invalid.v:21 syntax error, unexpected '.'"
        ]
    },
    "syntax/instantiated_by_name_function_invalid/no_arch": {
        "test_name": "syntax/instantiated_by_name_function_invalid/no_arch",
        "exit": 1,
        "errors": [
            "instantiated_by_name_function_invalid.v:21 syntax error, unexpected '.'"
        ]
    },
    "syntax/instantiated_by_name_function_valid/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiated_by_name_function_valid/k6_frac_N10_frac_chain_mem32K_40nm",
        "exit": 1,
        "errors": [
            "instantiated_by_name_function_valid.v:21 syntax error, unexpected '.'"
        ],
        "max_rss(MiB)": 25.6,
        "exec_time(ms)": 45.6,
        "elaboration_time(ms)": 0.9,
        "optimization_time(ms)": 0,
        "synthesis_time(ms)": 2.3
    },
    "syntax/instantiated_by_name_function_valid/no_arch": {
        "test_name": "syntax/instantiated_by_name_function_valid/no_arch",
        "exit": 1,
        "errors": [
            "instantiated_by_name_function_valid.v:21 syntax error, unexpected '.'"
        ],
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 3.3,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.2
    },
    "syntax/instantiated_by_name_task_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiated_by_name_task_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "exit": 1,
        "errors": [
            "instantiated_by_name_task_invalid_1.v:21 syntax error, unexpected '.'"
        ]
    },
    "syntax/instantiated_by_name_task_invalid_1/no_arch": {
        "test_name": "syntax/instantiated_by_name_task_invalid_1/no_arch",
        "exit": 1,
        "errors": [
            "instantiated_by_name_task_invalid_1.v:21 syntax error, unexpected '.'"
        ]
    },
    "syntax/instantiated_by_name_task_invalid/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiated_by_name_task_invalid/k6_frac_N10_frac_chain_mem32K_40nm",
        "exit": 1,
        "errors": [
            "instantiated_by_name_task_invalid.v:21 syntax error, unexpected '.'"
        ]
    },
    "syntax/instantiated_by_name_task_invalid/no_arch": {
        "test_name": "syntax/instantiated_by_name_task_invalid/no_arch",
        "exit": 1,
        "errors": [
            "instantiated_by_name_task_invalid.v:21 syntax error, unexpected '.'"
        ]
    },
    "syntax/instantiated_by_name_task_valid/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiated_by_name_task_valid/k6_frac_N10_frac_chain_mem32K_40nm",
        "exit": 1,
        "errors": [
            "instantiated_by_name_task_valid.v:21 syntax error, unexpected '.'"
        ],
        "max_rss(MiB)": 25.8,
        "exec_time(ms)": 43,
        "synthesis_time(ms)": 2.2
    },
    "syntax/instantiated_by_name_task_valid/no_arch": {
        "test_name": "syntax/instantiated_by_name_task_valid/no_arch",
        "exit": 1,
        "errors": [
            "instantiated_by_name_task_valid.v:21 syntax error, unexpected '.'"
        ],
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 4,
        "synthesis_time(ms)": 2.6
    },
    "syntax/instantiating_by_name_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiating_by_name_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "exit": 1,
        "errors": [
            "Module `and2' referenced in module `top' in cell `a1' does not have a port named 'in3'."
        ]
    },
    "syntax/instantiating_by_name_invalid_1/no_arch": {
        "test_name": "syntax/instantiating_by_name_invalid_1/no_arch",
        "exit": 1,
        "errors": [
            "Module `and2' referenced in module `top' in cell `a1' does not have a port named 'in3'."
        ]
    },
    "syntax/instantiating_by_name_invalid/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiating_by_name_invalid/k6_frac_N10_frac_chain_mem32K_40nm",
        "exit": 1,
        "errors": [
            "Module `and2' referenced in module `top' in cell `a1' does not have a port named 'in3'."
        ]
    },
    "syntax/instantiating_by_name_invalid_mix_ports/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiating_by_name_invalid_mix_ports/k6_frac_N10_frac_chain_mem32K_40nm",
        "exit": 1,
        "errors": [
            "instantiating_by_name_invalid_mix_ports.v:13 Mix of positional and named cell ports."
        ]
    },
    "syntax/instantiating_by_name_invalid_mix_ports/no_arch": {
        "test_name": "syntax/instantiating_by_name_invalid_mix_ports/no_arch",
        "exit": 1,
        "errors": [
            "instantiating_by_name_invalid_mix_ports.v:13 Mix of positional and named cell ports."
        ]
    },
    "syntax/instantiating_by_name_invalid/no_arch": {
        "test_name": "syntax/instantiating_by_name_invalid/no_arch",
        "exit": 1,
        "errors": [
            "Module `and2' referenced in module `top' in cell `a1' does not have a port named 'in3'."
        ]
    },
    "syntax/instantiating_by_name_valid/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiating_by_name_valid/k6_frac_N10_frac_chain_mem32K_40nm",
        "exit": 1,
        "errors": [
            "instantiating_by_name_valid.v:2 Module port `\\in3' is not declared in module header."
        ],
        "max_rss(MiB)": 25,
        "exec_time(ms)": 40.3,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1
    },
    "syntax/instantiating_by_name_valid/no_arch": {
        "test_name": "syntax/instantiating_by_name_valid/no_arch",
        "exit": 1,
        "errors": [
            "instantiating_by_name_valid.v:2 Module port `\\in3' is not declared in module header."
        ],
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 2.7,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3
    },
    "syntax/l2_and_h2_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/l2_and_h2_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/l2_and_h2_of_8_bit_for_pass_through.v:20.17-20.28.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/l2_and_h2_of_8_bit_for_pass_through.v:20.17-20.28.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/l2_and_h2_of_8_bit_for_pass_through.v:24.17-24.28.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/l2_and_h2_of_8_bit_for_pass_through.v:24.17-24.28.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/l2_and_h2_of_8_bit_for_pass_through.v:27.12-27.17.",
            "Ignoring module seven_of_eight_bit_for_pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module seven_of_eight_bit_for_pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module seven_of_eight_bit_for_pass_through because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 26.4,
        "exec_time(ms)": 47.4,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 4,
        "Pi": 6,
        "Po": 8,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 3,
        "Total Node": 1,
        "Wires": 22,
        "Wire Bits": 22,
        "Public Wires": 18,
        "Public Wire Bits": 18,
        "Total Cells": 8,
        "MUX": 4,
        "DFFs": [
            "$_DFF_P_ 4"
        ]
    },
    "syntax/l2_and_h2_of_8_bit_for_pass_through/no_arch": {
        "test_name": "syntax/l2_and_h2_of_8_bit_for_pass_through/no_arch",
        "warnings": [
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/l2_and_h2_of_8_bit_for_pass_through.v:20.17-20.28.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/l2_and_h2_of_8_bit_for_pass_through.v:20.17-20.28.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/l2_and_h2_of_8_bit_for_pass_through.v:24.17-24.28.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/l2_and_h2_of_8_bit_for_pass_through.v:24.17-24.28.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//syntax/l2_and_h2_of_8_bit_for_pass_through.v:27.12-27.17.",
            "Ignoring module seven_of_eight_bit_for_pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module seven_of_eight_bit_for_pass_through because it contains processes (run 'proc' command first).",
            "Ignoring module seven_of_eight_bit_for_pass_through because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 13,
        "exec_time(ms)": 5.8,
        "elaboration_time(ms)": 1.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 4.4,
        "Pi": 6,
        "Po": 8,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 22,
        "Wire Bits": 22,
        "Public Wires": 18,
        "Public Wire Bits": 18,
        "Total Cells": 8,
        "MUX": 4,
        "DFFs": [
            "$_DFF_P_ 4"
        ]
    },
    "syntax/macro_in_module_declaration/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/macro_in_module_declaration/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//syntax/macro_in_module_declaration.v:12.5-12.14.",
            "Ignoring module macro_in_module_declaration because it contains processes (run 'proc' command first).",
            "Ignoring module macro_in_module_declaration because it contains processes (run 'proc' command first).",
            "Ignoring module macro_in_module_declaration because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.6,
        "exec_time(ms)": 44.8,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.5,
        "Pi": 33,
        "Po": 32,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 1,
        "Wires": 65,
        "Wire Bits": 65,
        "Public Wires": 65,
        "Public Wire Bits": 65,
        "Total Cells": 32,
        "DFFs": [
            "$_DFF_P_ 32"
        ]
    },
    "syntax/macro_in_module_declaration/no_arch": {
        "test_name": "syntax/macro_in_module_declaration/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//syntax/macro_in_module_declaration.v:12.5-12.14.",
            "Ignoring module macro_in_module_declaration because it contains processes (run 'proc' command first).",
            "Ignoring module macro_in_module_declaration because it contains processes (run 'proc' command first).",
            "Ignoring module macro_in_module_declaration because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 4.7,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.3,
        "Pi": 33,
        "Po": 32,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 65,
        "Wire Bits": 65,
        "Public Wires": 65,
        "Public Wire Bits": 65,
        "Total Cells": 32,
        "DFFs": [
            "$_DFF_P_ 32"
        ]
    },
    "syntax/matrix_multiplication/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/matrix_multiplication/k6_frac_N10_frac_chain_mem32K_40nm",
        "exit": 1,
        "errors": [
            "Multiple edge sensitive events found for this signal!"
        ],
        "warnings": [
            "Replacing memory \\matrixB with list of registers. See regression_test/benchmark/verilog//syntax/matrix_multiplication.v:121",
            "Replacing memory \\matrixA with list of registers. See regression_test/benchmark/verilog//syntax/matrix_multiplication.v:120",
            "Resizing cell port matrix_multiplication.matrix_out_u.q0 from 18 bits to 16 bits.",
            "Resizing cell port matrix_multiplication.matrix_out_u.d0 from 18 bits to 16 bits.",
            "Resizing cell port matrix_multiplication.matrix_B_u.q0 from 18 bits to 16 bits.",
            "Resizing cell port matrix_multiplication.matrix_B_u.d0 from 18 bits to 16 bits.",
            "Resizing cell port matrix_multiplication.matrix_A_u.q0 from 18 bits to 16 bits.",
            "Resizing cell port matrix_multiplication.matrix_A_u.d0 from 18 bits to 16 bits.",
            "Ignoring module matrix_multiplication because it contains processes (run 'proc' command first).",
            "Ignoring module my_single_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module matrix_multiplication because it contains processes (run 'proc' command first).",
            "Ignoring module my_single_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module matrix_multiplication because it contains processes (run 'proc' command first).",
            "Ignoring module my_single_port_ram because it contains processes (run 'proc' command first)."
        ],
        "elaboration_time(ms)": 18.1,
        "optimization_time(ms)": 1.7,
        "techmap_time(ms)": 2
    },
    "syntax/matrix_multiplication/no_arch": {
        "test_name": "syntax/matrix_multiplication/no_arch",
        "exit": 1,
        "errors": [
            "Multiple edge sensitive events found for this signal!"
        ],
        "warnings": [
            "Replacing memory \\matrixB with list of registers. See regression_test/benchmark/verilog//syntax/matrix_multiplication.v:121",
            "Replacing memory \\matrixA with list of registers. See regression_test/benchmark/verilog//syntax/matrix_multiplication.v:120",
            "Resizing cell port matrix_multiplication.matrix_out_u.q0 from 18 bits to 16 bits.",
            "Resizing cell port matrix_multiplication.matrix_out_u.d0 from 18 bits to 16 bits.",
            "Resizing cell port matrix_multiplication.matrix_B_u.q0 from 18 bits to 16 bits.",
            "Resizing cell port matrix_multiplication.matrix_B_u.d0 from 18 bits to 16 bits.",
            "Resizing cell port matrix_multiplication.matrix_A_u.q0 from 18 bits to 16 bits.",
            "Resizing cell port matrix_multiplication.matrix_A_u.d0 from 18 bits to 16 bits.",
            "Ignoring module matrix_multiplication because it contains processes (run 'proc' command first).",
            "Ignoring module my_single_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module matrix_multiplication because it contains processes (run 'proc' command first).",
            "Ignoring module my_single_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module matrix_multiplication because it contains processes (run 'proc' command first).",
            "Ignoring module my_single_port_ram because it contains processes (run 'proc' command first)."
        ],
        "elaboration_time(ms)": 14.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 25
    },
    "syntax/memlooptesting/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/memlooptesting/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module $paramod$0e6d8bbdb961fb49166a5fb771284ac777a05584\\single_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module memory_loop because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod$0e6d8bbdb961fb49166a5fb771284ac777a05584\\single_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module memory_loop because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod$0e6d8bbdb961fb49166a5fb771284ac777a05584\\single_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module memory_loop because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 27.8,
        "exec_time(ms)": 55.5,
        "elaboration_time(ms)": 3.2,
        "optimization_time(ms)": 0.4,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 10.4,
        "Pi": 39,
        "Po": 32,
        "logic element": 3,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 49,
        "Total Node": 35,
        "Wires": 167,
        "Wire Bits": 167,
        "Public Wires": 103,
        "Public Wire Bits": 103,
        "Total Cells": 128,
        "MUX": 32,
        "NOT": 32,
        "DFFs": [
            "$_DFF_P_ 32"
        ],
        "single_port_ram": 32
    },
    "syntax/memlooptesting/no_arch": {
        "test_name": "syntax/memlooptesting/no_arch",
        "warnings": [
            "Ignoring module $paramod$0e6d8bbdb961fb49166a5fb771284ac777a05584\\single_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module memory_loop because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod$0e6d8bbdb961fb49166a5fb771284ac777a05584\\single_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module memory_loop because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod$0e6d8bbdb961fb49166a5fb771284ac777a05584\\single_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module memory_loop because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 20.1,
        "exec_time(ms)": 29.6,
        "elaboration_time(ms)": 3.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 5.8,
        "synthesis_time(ms)": 28.3,
        "Pi": 39,
        "Po": 32,
        "logic element": 1095,
        "Longest Path": 12,
        "Average Path": 7,
        "Estimated LUTs": 1095,
        "Total Node": 1607,
        "Wires": 3385,
        "Wire Bits": 3751,
        "Public Wires": 3211,
        "Public Wire Bits": 3211,
        "Total Cells": 3207,
        "MUX": 32,
        "OR": 992,
        "AND": 1587,
        "NOT": 52,
        "DFFs": [
            "$_DFF_P_ 544"
        ]
    },
    "syntax/memory_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/memory_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Resizing cell port cmd_module.instance1.d_address from 1 bits to 2 bits.",
            "Resizing cell port cmd_module.addr_latch.q from 1 bits to 2 bits.",
            "Resizing cell port cmd_module.dmem_replace.addr2 from 1 bits to 8 bits.",
            "Ignoring module $paramod$dabc33672043c1bd8688d11910b01d4de28e1eae\\dual_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module load_data_translator because it contains processes (run 'proc' command first).",
            "Ignoring module register because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod$dabc33672043c1bd8688d11910b01d4de28e1eae\\dual_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module load_data_translator because it contains processes (run 'proc' command first).",
            "Ignoring module register because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod$dabc33672043c1bd8688d11910b01d4de28e1eae\\dual_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module load_data_translator because it contains processes (run 'proc' command first).",
            "Ignoring module register because it contains processes (run 'proc' command first)."
        ],
        "elaboration_time(ms)": 11.4,
        "Pi": 81,
        "Po": 32,
        "logic element": 33,
        "Adder": 2,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 101,
        "Total Node": 67,
        "Wires": 212,
        "Wire Bits": 268,
        "Public Wires": 177,
        "Public Wire Bits": 177,
        "Total Cells": 145,
        "MUX": 33,
        "OR": 28,
        "AND": 44,
        "NOT": 5,
        "DFFs": [
            "$_DFF_P_ 1"
        ],
        "adder": 2,
        "dual_port_ram": 32
    },
    "syntax/memory_combinational/no_arch": {
        "test_name": "syntax/memory_combinational/no_arch",
        "warnings": [
            "Resizing cell port cmd_module.instance1.d_address from 1 bits to 2 bits.",
            "Resizing cell port cmd_module.addr_latch.q from 1 bits to 2 bits.",
            "Resizing cell port cmd_module.dmem_replace.addr2 from 1 bits to 8 bits.",
            "Ignoring module $paramod$dabc33672043c1bd8688d11910b01d4de28e1eae\\dual_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module load_data_translator because it contains processes (run 'proc' command first).",
            "Ignoring module register because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod$dabc33672043c1bd8688d11910b01d4de28e1eae\\dual_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module load_data_translator because it contains processes (run 'proc' command first).",
            "Ignoring module register because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod$dabc33672043c1bd8688d11910b01d4de28e1eae\\dual_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module load_data_translator because it contains processes (run 'proc' command first).",
            "Ignoring module register because it contains processes (run 'proc' command first)."
        ],
        "elaboration_time(ms)": 11.6,
        "optimization_time(ms)": 0,
        "Pi": 81,
        "Po": 32,
        "logic element": 25938,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 25938,
        "Total Node": 34130,
        "Wires": 76077,
        "Wire Bits": 84563,
        "Public Wires": 75169,
        "Public Wire Bits": 75169,
        "Total Cells": 59068,
        "MUX": 33,
        "OR": 16446,
        "AND": 34127,
        "NOT": 269,
        "DFFs": [
            "$_DFF_P_ 8193"
        ]
    },
    "syntax/multi_clock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_clock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//syntax/multi_clock_reader_writer.v:89.7-89.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//syntax/multi_clock_reader_writer.v:93.7-93.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//syntax/multi_clock_reader_writer.v:97.7-97.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//syntax/multi_clock_reader_writer.v:101.7-101.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//syntax/multi_clock_reader_writer.v:105.7-105.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//syntax/multi_clock_reader_writer.v:109.7-109.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//syntax/multi_clock_reader_writer.v:113.7-113.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//syntax/multi_clock_reader_writer.v:117.7-117.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//syntax/multi_clock_reader_writer.v:121.7-121.26.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//syntax/multi_clock_reader_writer.v:127.5-127.16.",
            "Ignoring module multiclock_reader_writer because it contains processes (run 'proc' command first).",
            "Ignoring module multiclock_reader_writer because it contains processes (run 'proc' command first).",
            "Ignoring module multiclock_reader_writer because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 34.6,
        "exec_time(ms)": 72.4,
        "elaboration_time(ms)": 12.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 26.5,
        "Pi": 6,
        "Po": 4,
        "logic element": 29,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 63,
        "Total Node": 29,
        "Wires": 103,
        "Wire Bits": 167,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 159,
        "MUX": 54,
        "OR": 26,
        "AND": 35,
        "NOT": 1,
        "DFFs": [
            "$_DFF_P_ 43"
        ]
    },
    "syntax/multi_clock_reader_writer/no_arch": {
        "test_name": "syntax/multi_clock_reader_writer/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//syntax/multi_clock_reader_writer.v:89.7-89.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//syntax/multi_clock_reader_writer.v:93.7-93.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//syntax/multi_clock_reader_writer.v:97.7-97.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//syntax/multi_clock_reader_writer.v:101.7-101.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//syntax/multi_clock_reader_writer.v:105.7-105.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//syntax/multi_clock_reader_writer.v:109.7-109.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//syntax/multi_clock_reader_writer.v:113.7-113.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//syntax/multi_clock_reader_writer.v:117.7-117.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//syntax/multi_clock_reader_writer.v:121.7-121.26.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//syntax/multi_clock_reader_writer.v:127.5-127.16.",
            "Ignoring module multiclock_reader_writer because it contains processes (run 'proc' command first).",
            "Ignoring module multiclock_reader_writer because it contains processes (run 'proc' command first).",
            "Ignoring module multiclock_reader_writer because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.2,
        "exec_time(ms)": 29.8,
        "elaboration_time(ms)": 12.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 28.3,
        "Pi": 6,
        "Po": 4,
        "logic element": 29,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 29,
        "Total Node": 29,
        "Wires": 103,
        "Wire Bits": 167,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 159,
        "MUX": 54,
        "OR": 26,
        "AND": 35,
        "NOT": 1,
        "DFFs": [
            "$_DFF_P_ 43"
        ]
    },
    "syntax/multi_edge_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_edge_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//syntax/multi_edge_reader_writer.v:32.3-32.29.",
            "Ignoring module multiclock_reader_writer because it contains processes (run 'proc' command first).",
            "Ignoring module multiclock_reader_writer because it contains processes (run 'proc' command first).",
            "Ignoring module multiclock_reader_writer because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 26.8,
        "exec_time(ms)": 50.6,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 4.9,
        "Pi": 9,
        "Po": 4,
        "Memory": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 4,
        "Wires": 23,
        "Wire Bits": 23,
        "Public Wires": 23,
        "Public Wire Bits": 23,
        "Total Cells": 4,
        "dual_port_ram": 4
    },
    "syntax/multi_edge_reader_writer/no_arch": {
        "test_name": "syntax/multi_edge_reader_writer/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//syntax/multi_edge_reader_writer.v:32.3-32.29.",
            "Ignoring module multiclock_reader_writer because it contains processes (run 'proc' command first).",
            "Ignoring module multiclock_reader_writer because it contains processes (run 'proc' command first).",
            "Ignoring module multiclock_reader_writer because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 7.4,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 6,
        "Pi": 9,
        "Po": 4,
        "logic element": 76,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 76,
        "Total Node": 92,
        "Wires": 191,
        "Wire Bits": 195,
        "Public Wires": 187,
        "Public Wire Bits": 187,
        "Total Cells": 124,
        "OR": 28,
        "AND": 72,
        "NOT": 8,
        "DFFs": [
            "$_DFF_P_ 16"
        ]
    },
    "syntax/multi_module_io_data_types/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_module_io_data_types/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "reg '\\c' is assigned in a continuous assignment at regression_test/benchmark/verilog//syntax/multi_module_io_data_types.v:8.8-8.17."
        ],
        "max_rss(MiB)": 27.1,
        "exec_time(ms)": 54,
        "elaboration_time(ms)": 5.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 8.8,
        "Pi": 64,
        "Po": 64,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 42,
        "Total Node": 2,
        "Wires": 128,
        "Wire Bits": 128,
        "Public Wires": 128,
        "Public Wire Bits": 128,
        "Total Cells": 64,
        "OR": 32,
        "AND": 32
    },
    "syntax/multi_module_io_data_types/no_arch": {
        "test_name": "syntax/multi_module_io_data_types/no_arch",
        "warnings": [
            "reg '\\c' is assigned in a continuous assignment at regression_test/benchmark/verilog//syntax/multi_module_io_data_types.v:8.8-8.17."
        ],
        "max_rss(MiB)": 13.9,
        "exec_time(ms)": 10,
        "elaboration_time(ms)": 3.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 8.6,
        "Pi": 64,
        "Po": 64,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 128,
        "Wire Bits": 128,
        "Public Wires": 128,
        "Public Wire Bits": 128,
        "Total Cells": 64,
        "OR": 32,
        "AND": 32
    },
    "syntax/multi_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 26.1,
        "exec_time(ms)": 49.1,
        "elaboration_time(ms)": 3.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.3,
        "Pi": 64,
        "Po": 32,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 21,
        "Total Node": 1,
        "Wires": 96,
        "Wire Bits": 96,
        "Public Wires": 96,
        "Public Wire Bits": 96,
        "Total Cells": 32,
        "AND": 32
    },
    "syntax/multi_module/no_arch": {
        "test_name": "syntax/multi_module/no_arch",
        "max_rss(MiB)": 12.9,
        "exec_time(ms)": 5.9,
        "elaboration_time(ms)": 4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 4.6,
        "Pi": 64,
        "Po": 32,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 96,
        "Wire Bits": 96,
        "Public Wires": 96,
        "Public Wire Bits": 96,
        "Total Cells": 32,
        "AND": 32
    },
    "syntax/nested-ifdef-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/nested-ifdef-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 29.9,
        "exec_time(ms)": 56.2,
        "elaboration_time(ms)": 7.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 13.3,
        "Pi": 48,
        "Po": 78,
        "logic element": 8,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 40,
        "Total Node": 12,
        "Wires": 424,
        "Wire Bits": 424,
        "Public Wires": 127,
        "Public Wire Bits": 127,
        "Total Cells": 83,
        "OR": 8,
        "AND": 16,
        "DFFs": [
            "$_DFF_P_ 55"
        ],
        "multiply": 4
    },
    "syntax/nested-ifdef-syntax/no_arch": {
        "test_name": "syntax/nested-ifdef-syntax/no_arch",
        "warnings": [
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 20.4,
        "exec_time(ms)": 25.3,
        "elaboration_time(ms)": 8.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.4,
        "synthesis_time(ms)": 23.8,
        "Pi": 48,
        "Po": 78,
        "logic element": 693,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 693,
        "Total Node": 693,
        "Wires": 1091,
        "Wire Bits": 1404,
        "Public Wires": 127,
        "Public Wire Bits": 127,
        "Total Cells": 1215,
        "MUX": 538,
        "XOR": 386,
        "OR": 8,
        "AND": 228,
        "DFFs": [
            "$_DFF_P_ 55"
        ]
    },
    "syntax/no_input/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/no_input/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Wire and_primitive.\\b is used but has no driver.",
            "Wire and_primitive.\\a is used but has no driver."
        ],
        "max_rss(MiB)": 24.8,
        "exec_time(ms)": 44,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.7,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 1,
        "Wire Bits": 1,
        "Public Wires": 1,
        "Public Wire Bits": 1
    },
    "syntax/no_input/no_arch": {
        "test_name": "syntax/no_input/no_arch",
        "warnings": [
            "Wire and_primitive.\\b is used but has no driver.",
            "Wire and_primitive.\\a is used but has no driver."
        ],
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 1.8,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.7,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 1,
        "Wire Bits": 1,
        "Public Wires": 1,
        "Public Wire Bits": 1
    },
    "syntax/no_output/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/no_output/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 24.8,
        "exec_time(ms)": 45,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.7,
        "generic logic size": 4,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "syntax/no_output/no_arch": {
        "test_name": "syntax/no_output/no_arch",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 2.4,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.9,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "syntax/no_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/no_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 24,
        "exec_time(ms)": 38,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.4,
        "generic logic size": 4
    },
    "syntax/no_port/no_arch": {
        "test_name": "syntax/no_port/no_arch",
        "max_rss(MiB)": 10.4,
        "exec_time(ms)": 1.8,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.5
    },
    "syntax/not_enough_wires/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/not_enough_wires/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Resizing cell port bar.new_reg.d from 1 bits to 32 bits.",
            "Resizing cell port bar.new_reg.q from 1 bits to 32 bits.",
            "Ignoring module register because it contains processes (run 'proc' command first).",
            "Wire bar.\\d is used but has no driver.",
            "Ignoring module register because it contains processes (run 'proc' command first).",
            "Ignoring module register because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 26.3,
        "exec_time(ms)": 48,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 5,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5
    },
    "syntax/not_enough_wires/no_arch": {
        "test_name": "syntax/not_enough_wires/no_arch",
        "warnings": [
            "Resizing cell port bar.new_reg.d from 1 bits to 32 bits.",
            "Resizing cell port bar.new_reg.q from 1 bits to 32 bits.",
            "Ignoring module register because it contains processes (run 'proc' command first).",
            "Wire bar.\\d is used but has no driver.",
            "Ignoring module register because it contains processes (run 'proc' command first).",
            "Ignoring module register because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 13,
        "exec_time(ms)": 6.6,
        "elaboration_time(ms)": 2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 5.3,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5
    },
    "syntax/part_select/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/part_select/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 25.6,
        "exec_time(ms)": 42.5,
        "elaboration_time(ms)": 0.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Po": 6,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 10,
        "Wire Bits": 10,
        "Public Wires": 10,
        "Public Wire Bits": 10
    },
    "syntax/part_select/no_arch": {
        "test_name": "syntax/part_select/no_arch",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 4,
        "elaboration_time(ms)": 1.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.5,
        "Po": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 10,
        "Wire Bits": 10,
        "Public Wires": 10,
        "Public Wire Bits": 10
    },
    "syntax/preprocessor_complex_define/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/preprocessor_complex_define/k6_frac_N10_frac_chain_mem32K_40nm",
        "exit": 1,
        "errors": [
            "preprocessor_complex_define.v:34 Unimplemented compiler directive or undefined macro `ADDITION_num."
        ],
        "max_rss(MiB)": 33.9,
        "exec_time(ms)": 73.3,
        "elaboration_time(ms)": 0.9,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5
    },
    "syntax/preprocessor_complex_define/no_arch": {
        "test_name": "syntax/preprocessor_complex_define/no_arch",
        "exit": 1,
        "errors": [
            "preprocessor_complex_define.v:34 Unimplemented compiler directive or undefined macro `ADDITION_num."
        ],
        "max_rss(MiB)": 13,
        "exec_time(ms)": 7.9,
        "elaboration_time(ms)": 0.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 6.1
    },
    "syntax/preprocessor_define/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/preprocessor_define/k6_frac_N10_frac_chain_mem32K_40nm",
        "exit": 1,
        "errors": [
            "preprocessor_define.v:29 Unimplemented compiler directive or undefined macro `ADDITION_num."
        ],
        "max_rss(MiB)": 25.7,
        "exec_time(ms)": 44.4,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 2.9
    },
    "syntax/preprocessor_define/no_arch": {
        "test_name": "syntax/preprocessor_define/no_arch",
        "exit": 1,
        "errors": [
            "preprocessor_define.v:29 Unimplemented compiler directive or undefined macro `ADDITION_num."
        ],
        "max_rss(MiB)": 13.1,
        "exec_time(ms)": 5.4,
        "elaboration_time(ms)": 0.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 4
    },
    "syntax/preprocessor_define_with_comment/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/preprocessor_define_with_comment/k6_frac_N10_frac_chain_mem32K_40nm",
        "exit": 1,
        "errors": [
            "preprocessor_define_with_comment.v:30 Unimplemented compiler directive or undefined macro `ADDITION_num."
        ],
        "max_rss(MiB)": 25.7,
        "exec_time(ms)": 48.9,
        "elaboration_time(ms)": 0.8,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 2.9
    },
    "syntax/preprocessor_define_with_comment/no_arch": {
        "test_name": "syntax/preprocessor_define_with_comment/no_arch",
        "exit": 1,
        "errors": [
            "preprocessor_define_with_comment.v:30 Unimplemented compiler directive or undefined macro `ADDITION_num."
        ],
        "max_rss(MiB)": 12.7,
        "exec_time(ms)": 5.2,
        "elaboration_time(ms)": 0.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 3.9
    },
    "syntax/rs_decoder_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/rs_decoder_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Encountered `full_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `full_case' attribute or the SystemVerilog `unique' or `unique0' keywords is recommended!",
            "Encountered `parallel_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `parallel_case' attribute or the SystemVerilog `unique' or `priority' keywords is recommended!",
            "Ignoring module rsdec_syn_m4 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m3 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m2 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m1 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m0 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale11 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale10 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale9 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale8 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale7 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale6 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale5 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale4 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale3 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale2 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale1 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale0 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_berl_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_berl because it contains processes (run 'proc' command first).",
            "Ignoring module inverse because it contains processes (run 'proc' command first).",
            "Ignoring module rs_decoder_1 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m11 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m10 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m9 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m8 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m7 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m6 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m5 because it contains processes (run 'proc' command first).",
            "Ignoring module inverse because it contains processes (run 'proc' command first).",
            "Ignoring module rs_decoder_1 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_berl because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_berl_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale0 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale1 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale10 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale11 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale2 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale3 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale4 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale5 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale6 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale7 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale8 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale9 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m0 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m1 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m10 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m11 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m2 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m3 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m4 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m5 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m6 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m7 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m8 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m9 because it contains processes (run 'proc' command first).",
            "Ignoring module inverse because it contains processes (run 'proc' command first).",
            "Ignoring module rs_decoder_1 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_berl because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_berl_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale0 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale1 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale10 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale11 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale2 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale3 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale4 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale5 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale6 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale7 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale8 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale9 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m0 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m1 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m10 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m11 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m2 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m3 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m4 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m5 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m6 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m7 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m8 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m9 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 1126.5,
        "exec_time(ms)": 892,
        "elaboration_time(ms)": 156.5,
        "optimization_time(ms)": 0.7,
        "techmap_time(ms)": 11.2,
        "synthesis_time(ms)": 847.3,
        "Pi": 13,
        "Po": 7,
        "logic element": 603,
        "Adder": 31,
        "Multiplier": 13,
        "generic logic size": 4,
        "Longest Path": 186,
        "Average Path": 4,
        "Estimated LUTs": 1475,
        "Total Node": 647,
        "Wires": 3776,
        "Wire Bits": 4164,
        "Public Wires": 32,
        "Public Wire Bits": 32,
        "Total Cells": 2949,
        "MUX": 1513,
        "XOR": 470,
        "OR": 268,
        "AND": 72,
        "NOT": 65,
        "DFFs": [
            "$_DFF_P_ 517"
        ],
        "adder": 31,
        "multiply": 13
    },
    "syntax/rs_decoder_1/no_arch": {
        "test_name": "syntax/rs_decoder_1/no_arch",
        "warnings": [
            "Encountered `full_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `full_case' attribute or the SystemVerilog `unique' or `unique0' keywords is recommended!",
            "Encountered `parallel_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `parallel_case' attribute or the SystemVerilog `unique' or `priority' keywords is recommended!",
            "Ignoring module rsdec_syn_m4 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m3 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m2 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m1 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m0 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale11 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale10 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale9 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale8 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale7 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale6 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale5 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale4 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale3 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale2 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale1 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale0 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_berl_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_berl because it contains processes (run 'proc' command first).",
            "Ignoring module inverse because it contains processes (run 'proc' command first).",
            "Ignoring module rs_decoder_1 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m11 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m10 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m9 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m8 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m7 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m6 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m5 because it contains processes (run 'proc' command first).",
            "Ignoring module inverse because it contains processes (run 'proc' command first).",
            "Ignoring module rs_decoder_1 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_berl because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_berl_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale0 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale1 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale10 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale11 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale2 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale3 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale4 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale5 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale6 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale7 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale8 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale9 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m0 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m1 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m10 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m11 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m2 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m3 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m4 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m5 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m6 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m7 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m8 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m9 because it contains processes (run 'proc' command first).",
            "Ignoring module inverse because it contains processes (run 'proc' command first).",
            "Ignoring module rs_decoder_1 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_berl because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_berl_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale0 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale1 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale10 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale11 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale2 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale3 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale4 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale5 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale6 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale7 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale8 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale9 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m0 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m1 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m10 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m11 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m2 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m3 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m4 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m5 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m6 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m7 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m8 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m9 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 1227.6,
        "exec_time(ms)": 850.1,
        "elaboration_time(ms)": 154,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 18.5,
        "synthesis_time(ms)": 848.7,
        "Pi": 13,
        "Po": 7,
        "logic element": 1050,
        "Longest Path": 190,
        "Average Path": 5,
        "Estimated LUTs": 1050,
        "Total Node": 1050,
        "Wires": 3337,
        "Wire Bits": 3876,
        "Public Wires": 20,
        "Public Wire Bits": 20,
        "Total Cells": 3518,
        "MUX": 1639,
        "XOR": 692,
        "OR": 265,
        "AND": 337,
        "NOT": 68,
        "DFFs": [
            "$_DFF_P_ 517"
        ]
    },
    "syntax/rs_decoder_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/rs_decoder_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Encountered `full_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `full_case' attribute or the SystemVerilog `unique' or `unique0' keywords is recommended!",
            "Encountered `parallel_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `parallel_case' attribute or the SystemVerilog `unique' or `priority' keywords is recommended!",
            "Ignoring module rsdec_chien_scale0 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m7 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m6 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m5 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m4 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m3 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m2 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m1 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m0 because it contains processes (run 'proc' command first).",
            "Ignoring module my_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_berl_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_berl because it contains processes (run 'proc' command first).",
            "Ignoring module inverse because it contains processes (run 'proc' command first).",
            "Ignoring module rs_decoder_2 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale7 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale6 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale5 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale4 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale3 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale2 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale1 because it contains processes (run 'proc' command first).",
            "Ignoring module inverse because it contains processes (run 'proc' command first).",
            "Ignoring module my_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module rs_decoder_2 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_berl because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_berl_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale0 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale1 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale2 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale3 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale4 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale5 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale6 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale7 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m0 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m1 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m2 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m3 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m4 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m5 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m6 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m7 because it contains processes (run 'proc' command first).",
            "Ignoring module inverse because it contains processes (run 'proc' command first).",
            "Ignoring module my_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module rs_decoder_2 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_berl because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_berl_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale0 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale1 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale2 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale3 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale4 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale5 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale6 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale7 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m0 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m1 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m2 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m3 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m4 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m5 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m6 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m7 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 1557.9,
        "exec_time(ms)": 2213.9,
        "elaboration_time(ms)": 301.8,
        "optimization_time(ms)": 0.7,
        "techmap_time(ms)": 33.9,
        "synthesis_time(ms)": 2170.8,
        "Pi": 21,
        "Po": 11,
        "logic element": 889,
        "Adder": 41,
        "Multiplier": 9,
        "generic logic size": 4,
        "Longest Path": 161,
        "Average Path": 4,
        "Estimated LUTs": 6802,
        "Total Node": 939,
        "Wires": 4689,
        "Wire Bits": 14487,
        "Public Wires": 51,
        "Public Wire Bits": 51,
        "Total Cells": 6551,
        "MUX": 1856,
        "XOR": 394,
        "OR": 3021,
        "AND": 63,
        "NOT": 551,
        "DFFs": [
            "$_DFF_P_ 616"
        ],
        "adder": 41,
        "multiply": 9
    },
    "syntax/rs_decoder_2/no_arch": {
        "test_name": "syntax/rs_decoder_2/no_arch",
        "warnings": [
            "Encountered `full_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `full_case' attribute or the SystemVerilog `unique' or `unique0' keywords is recommended!",
            "Encountered `parallel_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `parallel_case' attribute or the SystemVerilog `unique' or `priority' keywords is recommended!",
            "Ignoring module rsdec_chien_scale0 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m7 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m6 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m5 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m4 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m3 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m2 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m1 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m0 because it contains processes (run 'proc' command first).",
            "Ignoring module my_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_berl_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_berl because it contains processes (run 'proc' command first).",
            "Ignoring module inverse because it contains processes (run 'proc' command first).",
            "Ignoring module rs_decoder_2 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale7 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale6 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale5 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale4 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale3 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale2 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale1 because it contains processes (run 'proc' command first).",
            "Ignoring module inverse because it contains processes (run 'proc' command first).",
            "Ignoring module my_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module rs_decoder_2 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_berl because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_berl_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale0 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale1 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale2 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale3 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale4 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale5 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale6 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale7 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m0 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m1 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m2 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m3 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m4 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m5 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m6 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m7 because it contains processes (run 'proc' command first).",
            "Ignoring module inverse because it contains processes (run 'proc' command first).",
            "Ignoring module my_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module rs_decoder_2 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_berl because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_berl_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale0 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale1 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale2 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale3 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale4 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale5 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale6 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_chien_scale7 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m0 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m1 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m2 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m3 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m4 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m5 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m6 because it contains processes (run 'proc' command first).",
            "Ignoring module rsdec_syn_m7 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 1552.1,
        "exec_time(ms)": 2275.4,
        "elaboration_time(ms)": 267.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 46,
        "synthesis_time(ms)": 2274,
        "Pi": 21,
        "Po": 11,
        "logic element": 1934,
        "Longest Path": 196,
        "Average Path": 5,
        "Estimated LUTs": 1934,
        "Total Node": 1934,
        "Wires": 5450,
        "Wire Bits": 15657,
        "Public Wires": 32,
        "Public Wire Bits": 32,
        "Total Cells": 8193,
        "MUX": 2432,
        "XOR": 985,
        "OR": 3014,
        "AND": 592,
        "NOT": 554,
        "DFFs": [
            "$_DFF_P_ 616"
        ]
    },
    "syntax/sign_extend_nomem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/sign_extend_nomem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Resizing cell port cmd_module.instance1.d_address from 1 bits to 2 bits.",
            "Resizing cell port cmd_module.addr_latch.q from 1 bits to 2 bits.",
            "Ignoring module load_data_translator because it contains processes (run 'proc' command first).",
            "Ignoring module register because it contains processes (run 'proc' command first).",
            "Ignoring module load_data_translator because it contains processes (run 'proc' command first).",
            "Ignoring module register because it contains processes (run 'proc' command first).",
            "Ignoring module load_data_translator because it contains processes (run 'proc' command first).",
            "Ignoring module register because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 34.2,
        "exec_time(ms)": 66.5,
        "elaboration_time(ms)": 8.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 23.6,
        "Pi": 39,
        "Po": 32,
        "logic element": 33,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 101,
        "Total Node": 33,
        "Wires": 103,
        "Wire Bits": 168,
        "Public Wires": 71,
        "Public Wire Bits": 71,
        "Total Cells": 111,
        "MUX": 33,
        "OR": 28,
        "AND": 44,
        "NOT": 5,
        "DFFs": [
            "$_DFF_P_ 1"
        ]
    },
    "syntax/sign_extend_nomem/no_arch": {
        "test_name": "syntax/sign_extend_nomem/no_arch",
        "warnings": [
            "Resizing cell port cmd_module.instance1.d_address from 1 bits to 2 bits.",
            "Resizing cell port cmd_module.addr_latch.q from 1 bits to 2 bits.",
            "Ignoring module load_data_translator because it contains processes (run 'proc' command first).",
            "Ignoring module register because it contains processes (run 'proc' command first).",
            "Ignoring module load_data_translator because it contains processes (run 'proc' command first).",
            "Ignoring module register because it contains processes (run 'proc' command first).",
            "Ignoring module load_data_translator because it contains processes (run 'proc' command first).",
            "Ignoring module register because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 22.4,
        "exec_time(ms)": 27.8,
        "elaboration_time(ms)": 7.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 26.3,
        "Pi": 39,
        "Po": 32,
        "logic element": 33,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 33,
        "Total Node": 33,
        "Wires": 103,
        "Wire Bits": 168,
        "Public Wires": 71,
        "Public Wire Bits": 71,
        "Total Cells": 111,
        "MUX": 33,
        "OR": 28,
        "AND": 44,
        "NOT": 5,
        "DFFs": [
            "$_DFF_P_ 1"
        ]
    },
    "syntax/simple_function/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/simple_function/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//syntax/simple_function.v:21.1-21.26.",
            "Ignoring module simple_function because it contains processes (run 'proc' command first).",
            "Ignoring module simple_function because it contains processes (run 'proc' command first).",
            "Ignoring module simple_function because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 47.6,
        "elaboration_time(ms)": 0.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 6,
        "Po": 4,
        "logic element": 1,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5,
        "Wires": 21,
        "Wire Bits": 21,
        "Public Wires": 10,
        "Public Wire Bits": 10,
        "Total Cells": 10,
        "MUX": 3,
        "DFFs": [
            "$_DFF_P_ 3"
        ],
        "adder": 4
    },
    "syntax/simple_function/no_arch": {
        "test_name": "syntax/simple_function/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//syntax/simple_function.v:21.1-21.26.",
            "Ignoring module simple_function because it contains processes (run 'proc' command first).",
            "Ignoring module simple_function because it contains processes (run 'proc' command first).",
            "Ignoring module simple_function because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 3.8,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.5,
        "Pi": 6,
        "Po": 4,
        "logic element": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6,
        "Wires": 19,
        "Wire Bits": 20,
        "Public Wires": 10,
        "Public Wire Bits": 10,
        "Total Cells": 13,
        "MUX": 6,
        "XOR": 3,
        "AND": 1,
        "DFFs": [
            "$_DFF_P_ 3"
        ]
    },
    "syntax/simple_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/simple_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\z' is assigned in a block at regression_test/benchmark/verilog//syntax/simple_module.v:39.21-39.31.",
            "wire '\\z' is assigned in a block at regression_test/benchmark/verilog//syntax/simple_module.v:40.21-40.30.",
            "Ignoring module xor_task because it contains processes (run 'proc' command first).",
            "Ignoring module xor_task because it contains processes (run 'proc' command first).",
            "Ignoring module xor_task because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.6,
        "exec_time(ms)": 38.6,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 6,
        "Po": 4,
        "logic element": 1,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5,
        "Wires": 21,
        "Wire Bits": 21,
        "Public Wires": 10,
        "Public Wire Bits": 10,
        "Total Cells": 10,
        "MUX": 3,
        "DFFs": [
            "$_DFF_P_ 3"
        ],
        "adder": 4
    },
    "syntax/simple_module/no_arch": {
        "test_name": "syntax/simple_module/no_arch",
        "warnings": [
            "wire '\\z' is assigned in a block at regression_test/benchmark/verilog//syntax/simple_module.v:39.21-39.31.",
            "wire '\\z' is assigned in a block at regression_test/benchmark/verilog//syntax/simple_module.v:40.21-40.30.",
            "Ignoring module xor_task because it contains processes (run 'proc' command first).",
            "Ignoring module xor_task because it contains processes (run 'proc' command first).",
            "Ignoring module xor_task because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 12.5,
        "exec_time(ms)": 3.9,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.6,
        "Pi": 6,
        "Po": 4,
        "logic element": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6,
        "Wires": 19,
        "Wire Bits": 20,
        "Public Wires": 10,
        "Public Wire Bits": 10,
        "Total Cells": 13,
        "MUX": 6,
        "XOR": 3,
        "AND": 1,
        "DFFs": [
            "$_DFF_P_ 3"
        ]
    },
    "syntax/simple_task/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/simple_task/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module simple_task because it contains processes (run 'proc' command first).",
            "Ignoring module simple_task because it contains processes (run 'proc' command first).",
            "Ignoring module simple_task because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.6,
        "exec_time(ms)": 47.3,
        "elaboration_time(ms)": 0.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.5,
        "Pi": 1,
        "Po": 4,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 10,
        "Wire Bits": 10,
        "Public Wires": 10,
        "Public Wire Bits": 10
    },
    "syntax/simple_task/no_arch": {
        "test_name": "syntax/simple_task/no_arch",
        "warnings": [
            "Ignoring module simple_task because it contains processes (run 'proc' command first).",
            "Ignoring module simple_task because it contains processes (run 'proc' command first).",
            "Ignoring module simple_task because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 12,
        "exec_time(ms)": 4.2,
        "elaboration_time(ms)": 0.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 1,
        "Po": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 10,
        "Wire Bits": 10,
        "Public Wires": 10,
        "Public Wire Bits": 10
    },
    "syntax/spram_big/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/spram_big/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module $paramod$0318761fde8c2368841dd869e2993015b4b784ab\\single_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module spram_big because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod$0318761fde8c2368841dd869e2993015b4b784ab\\single_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module spram_big because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod$0318761fde8c2368841dd869e2993015b4b784ab\\single_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module spram_big because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 26.8,
        "exec_time(ms)": 52.6,
        "elaboration_time(ms)": 2,
        "optimization_time(ms)": 0.3,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 7.1,
        "Pi": 18,
        "Po": 16,
        "logic element": 1,
        "Adder": 9,
        "Memory": 16,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 26,
        "Wires": 84,
        "Wire Bits": 84,
        "Public Wires": 50,
        "Public Wire Bits": 50,
        "Total Cells": 41,
        "MUX": 8,
        "DFFs": [
            "$_DFF_P_ 8"
        ],
        "adder": 9,
        "single_port_ram": 16
    },
    "syntax/spram_big/no_arch": {
        "test_name": "syntax/spram_big/no_arch",
        "warnings": [
            "Ignoring module $paramod$0318761fde8c2368841dd869e2993015b4b784ab\\single_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module spram_big because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod$0318761fde8c2368841dd869e2993015b4b784ab\\single_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module spram_big because it contains processes (run 'proc' command first).",
            "Ignoring module $paramod$0318761fde8c2368841dd869e2993015b4b784ab\\single_port_ram because it contains processes (run 'proc' command first).",
            "Ignoring module spram_big because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 150,
        "exec_time(ms)": 411.1,
        "elaboration_time(ms)": 2.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 52.4,
        "synthesis_time(ms)": 409.6,
        "Pi": 18,
        "Po": 16,
        "logic element": 8744,
        "Longest Path": 18,
        "Average Path": 4,
        "Estimated LUTs": 8744,
        "Total Node": 12840,
        "Wires": 25832,
        "Wire Bits": 30207,
        "Public Wires": 25146,
        "Public Wire Bits": 25146,
        "Total Cells": 25944,
        "MUX": 14,
        "XOR": 7,
        "OR": 8176,
        "AND": 13379,
        "NOT": 264,
        "DFFs": [
            "$_DFF_P_ 4104"
        ]
    },
    "syntax/task_automatic/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/task_automatic/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module simple_task because it contains processes (run 'proc' command first).",
            "Ignoring module simple_task because it contains processes (run 'proc' command first).",
            "Ignoring module simple_task because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 48.8,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.5,
        "Pi": 1,
        "Po": 4,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 10,
        "Wire Bits": 10,
        "Public Wires": 10,
        "Public Wire Bits": 10
    },
    "syntax/task_automatic/no_arch": {
        "test_name": "syntax/task_automatic/no_arch",
        "warnings": [
            "Ignoring module simple_task because it contains processes (run 'proc' command first).",
            "Ignoring module simple_task because it contains processes (run 'proc' command first).",
            "Ignoring module simple_task because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 4.4,
        "elaboration_time(ms)": 0.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.8,
        "Pi": 1,
        "Po": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 10,
        "Wire Bits": 10,
        "Public Wires": 10,
        "Public Wire Bits": 10
    },
    "syntax/task_multiple_instances/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/task_multiple_instances/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module simple_task because it contains processes (run 'proc' command first).",
            "Ignoring module simple_task because it contains processes (run 'proc' command first).",
            "Ignoring module simple_task because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.8,
        "exec_time(ms)": 49,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.4,
        "Pi": 1,
        "Po": 7,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 17,
        "Wire Bits": 17,
        "Public Wires": 17,
        "Public Wire Bits": 17
    },
    "syntax/task_multiple_instances/no_arch": {
        "test_name": "syntax/task_multiple_instances/no_arch",
        "warnings": [
            "Ignoring module simple_task because it contains processes (run 'proc' command first).",
            "Ignoring module simple_task because it contains processes (run 'proc' command first).",
            "Ignoring module simple_task because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 12.7,
        "exec_time(ms)": 5.4,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.8,
        "Pi": 1,
        "Po": 7,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 17,
        "Wire Bits": 17,
        "Public Wires": 17,
        "Public Wire Bits": 17
    },
    "syntax/timescale_syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/timescale_syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 24.8,
        "exec_time(ms)": 46.4,
        "elaboration_time(ms)": 0.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "XOR": 1
    },
    "syntax/timescale_syntax/no_arch": {
        "test_name": "syntax/timescale_syntax/no_arch",
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 2.6,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "XOR": 1
    },
    "syntax/top_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/top_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "exit": 1,
        "errors": [
            "Module `\\and_primitive' referenced in module `\\top_and' in cell `\\and4' is not part of the design."
        ],
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//syntax/top_and.v:25.3-25.13."
        ]
    },
    "syntax/top_and/no_arch": {
        "test_name": "syntax/top_and/no_arch",
        "exit": 1,
        "errors": [
            "Module `\\and_primitive' referenced in module `\\top_and' in cell `\\and4' is not part of the design."
        ],
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//syntax/top_and.v:25.3-25.13."
        ]
    },
    "syntax/unconnected_input/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/unconnected_input/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "reg '\\a' is assigned in a continuous assignment at regression_test/benchmark/verilog//syntax/unconnected_input.v:30.8-30.26.",
            "reg '\\a' is assigned in a continuous assignment at regression_test/benchmark/verilog//syntax/unconnected_input.v:31.8-31.22.",
            "reg '\\a' is assigned in a continuous assignment at regression_test/benchmark/verilog//syntax/unconnected_input.v:32.8-32.19."
        ],
        "max_rss(MiB)": 25.7,
        "exec_time(ms)": 47.8,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.9,
        "Pi": 6,
        "Po": 4,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 1,
        "Wires": 11,
        "Wire Bits": 11,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 3,
        "AND": 3
    },
    "syntax/unconnected_input/no_arch": {
        "test_name": "syntax/unconnected_input/no_arch",
        "warnings": [
            "reg '\\a' is assigned in a continuous assignment at regression_test/benchmark/verilog//syntax/unconnected_input.v:30.8-30.26.",
            "reg '\\a' is assigned in a continuous assignment at regression_test/benchmark/verilog//syntax/unconnected_input.v:31.8-31.22.",
            "reg '\\a' is assigned in a continuous assignment at regression_test/benchmark/verilog//syntax/unconnected_input.v:32.8-32.19."
        ],
        "max_rss(MiB)": 12.6,
        "exec_time(ms)": 4.5,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.1,
        "Pi": 6,
        "Po": 4,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 11,
        "Wire Bits": 11,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 3,
        "AND": 3
    },
    "syntax/undeclared_signal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/undeclared_signal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module testmod because it contains processes (run 'proc' command first).",
            "Ignoring module testmod because it contains processes (run 'proc' command first).",
            "Ignoring module testmod because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25,
        "exec_time(ms)": 46.3,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "generic logic size": 4,
        "Wires": 1,
        "Wire Bits": 1,
        "Public Wires": 1,
        "Public Wire Bits": 1
    },
    "syntax/undeclared_signal/no_arch": {
        "test_name": "syntax/undeclared_signal/no_arch",
        "warnings": [
            "Ignoring module testmod because it contains processes (run 'proc' command first).",
            "Ignoring module testmod because it contains processes (run 'proc' command first).",
            "Ignoring module testmod because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 3.1,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Wires": 1,
        "Wire Bits": 1,
        "Public Wires": 1,
        "Public Wire Bits": 1
    },
    "syntax/vector_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/vector_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 47.7,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 2,
        "AND": 2
    },
    "syntax/vector_and/no_arch": {
        "test_name": "syntax/vector_and/no_arch",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 3.5,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 2,
        "AND": 2
    },
    "syntax/vector_buf/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/vector_buf/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 25,
        "exec_time(ms)": 46.1,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Pi": 2,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "syntax/vector_buf/no_arch": {
        "test_name": "syntax/vector_buf/no_arch",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 3.3,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Pi": 2,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "syntax/bm_unused_input_pins/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_unused_input_pins/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Resizing cell port simple_op.m1.out from 8 bits to 4 bits."
        ],
        "max_rss(MiB)": 55.1,
        "exec_time(ms)": 52.1,
        "elaboration_time(ms)": 1.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.8,
        "Pi": 4,
        "Po": 8,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 16,
        "Wire Bits": 16,
        "Public Wires": 16,
        "Public Wire Bits": 16
    },
    "syntax/bm_unused_input_pins/no_arch": {
        "test_name": "syntax/bm_unused_input_pins/no_arch",
        "warnings": [
            "Resizing cell port simple_op.m1.out from 8 bits to 4 bits."
        ],
        "max_rss(MiB)": 35,
        "exec_time(ms)": 4.9,
        "elaboration_time(ms)": 1.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.3,
        "Pi": 4,
        "Po": 8,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 16,
        "Wire Bits": 16,
        "Public Wires": 16,
        "Public Wire Bits": 16
    },
    "syntax/multi_assignment/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_assignment/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Yosys has only limited support for tri-state logic at the moment. (regression_test/benchmark/verilog//syntax/multi_assignment.v:8)",
            "Yosys has only limited support for tri-state logic at the moment. (regression_test/benchmark/verilog//syntax/multi_assignment.v:9)",
            "Yosys has only limited support for tri-state logic at the moment. (regression_test/benchmark/verilog//syntax/multi_assignment.v:10)",
            "Yosys has only limited support for tri-state logic at the moment. (regression_test/benchmark/verilog//syntax/multi_assignment.v:11)",
            "multiple conflicting drivers for select_bus.\\data [3]:",
            "multiple conflicting drivers for select_bus.\\data [2]:",
            "multiple conflicting drivers for select_bus.\\data [1]:",
            "multiple conflicting drivers for select_bus.\\data [0]:"
        ],
        "max_rss(MiB)": 55.2,
        "exec_time(ms)": 90.6,
        "elaboration_time(ms)": 1.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5,
        "Pi": 5,
        "Po": 4,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 1,
        "Wires": 23,
        "Wire Bits": 23,
        "Public Wires": 23,
        "Public Wire Bits": 23,
        "Total Cells": 4,
        "MUX": 4
    },
    "syntax/multi_assignment/no_arch": {
        "test_name": "syntax/multi_assignment/no_arch",
        "warnings": [
            "Yosys has only limited support for tri-state logic at the moment. (regression_test/benchmark/verilog//syntax/multi_assignment.v:8)",
            "Yosys has only limited support for tri-state logic at the moment. (regression_test/benchmark/verilog//syntax/multi_assignment.v:9)",
            "Yosys has only limited support for tri-state logic at the moment. (regression_test/benchmark/verilog//syntax/multi_assignment.v:10)",
            "Yosys has only limited support for tri-state logic at the moment. (regression_test/benchmark/verilog//syntax/multi_assignment.v:11)",
            "multiple conflicting drivers for select_bus.\\data [3]:",
            "multiple conflicting drivers for select_bus.\\data [2]:",
            "multiple conflicting drivers for select_bus.\\data [1]:",
            "multiple conflicting drivers for select_bus.\\data [0]:"
        ],
        "max_rss(MiB)": 35.1,
        "exec_time(ms)": 14.5,
        "elaboration_time(ms)": 1.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 11.7,
        "Pi": 5,
        "Po": 4,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 23,
        "Wire Bits": 23,
        "Public Wires": 23,
        "Public Wire Bits": 23,
        "Total Cells": 4,
        "MUX": 4
    },
    "syntax/basic_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/basic_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "exit": 1,
        "errors": [
            "basic_expression_in_function_port.v:20 syntax error, unexpected '.'"
        ],
        "max_rss(MiB)": 56.3,
        "exec_time(ms)": 73.1,
        "elaboration_time(ms)": 1.1,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.5
    },
    "syntax/basic_expression_in_function_port/no_arch": {
        "test_name": "syntax/basic_expression_in_function_port/no_arch",
        "exit": 1,
        "errors": [
            "basic_expression_in_function_port.v:20 syntax error, unexpected '.'"
        ],
        "max_rss(MiB)": 36.3,
        "exec_time(ms)": 7.2,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 5.2
    },
    "syntax/basic_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/basic_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Resizing cell port top_module.my_module.b from 32 bits to 4 bits."
        ],
        "max_rss(MiB)": 56.6,
        "exec_time(ms)": 84,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 4.9,
        "Pi": 7,
        "Po": 4,
        "logic element": 2,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 10,
        "Wires": 27,
        "Wire Bits": 27,
        "Public Wires": 14,
        "Public Wire Bits": 14,
        "Total Cells": 8,
        "adder": 8
    },
    "syntax/basic_expression_in_module_port/no_arch": {
        "test_name": "syntax/basic_expression_in_module_port/no_arch",
        "warnings": [
            "Resizing cell port top_module.my_module.b from 32 bits to 4 bits."
        ],
        "max_rss(MiB)": 36.7,
        "exec_time(ms)": 6.6,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 4.7,
        "Pi": 7,
        "Po": 4,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 12,
        "Total Node": 12,
        "Wires": 13,
        "Wire Bits": 13,
        "Public Wires": 12,
        "Public Wire Bits": 12,
        "Total Cells": 2,
        "XOR": 1,
        "NOT": 1
    },
    "syntax/basic_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/basic_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "exit": 1,
        "errors": [
            "basic_expression_in_task_port.v:12 syntax error, unexpected '.'"
        ],
        "max_rss(MiB)": 56.9,
        "exec_time(ms)": 77.9,
        "elaboration_time(ms)": 1.1,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.7
    },
    "syntax/basic_expression_in_task_port/no_arch": {
        "test_name": "syntax/basic_expression_in_task_port/no_arch",
        "exit": 1,
        "errors": [
            "basic_expression_in_task_port.v:12 syntax error, unexpected '.'"
        ],
        "max_rss(MiB)": 37,
        "exec_time(ms)": 6.5,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 4.5
    },
    "syntax/bitwise_op_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bitwise_op_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "exit": 1,
        "errors": [
            "bitwise_op_expression_in_function_port.v:22 syntax error, unexpected '.'"
        ],
        "max_rss(MiB)": 56.6,
        "exec_time(ms)": 78.1,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.3
    },
    "syntax/bitwise_op_expression_in_function_port/no_arch": {
        "test_name": "syntax/bitwise_op_expression_in_function_port/no_arch",
        "exit": 1,
        "errors": [
            "bitwise_op_expression_in_function_port.v:22 syntax error, unexpected '.'"
        ],
        "max_rss(MiB)": 36.8,
        "exec_time(ms)": 7,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 5.5
    },
    "syntax/bitwise_op_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bitwise_op_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Resizing cell port top_module.my_module.b from 32 bits to 4 bits."
        ],
        "max_rss(MiB)": 56.9,
        "exec_time(ms)": 87.2,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.4,
        "Pi": 10,
        "Po": 4,
        "logic element": 4,
        "Adder": 9,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 13,
        "Wires": 35,
        "Wire Bits": 35,
        "Public Wires": 16,
        "Public Wire Bits": 16,
        "Total Cells": 14,
        "MUX": 4,
        "OR": 1,
        "adder": 9
    },
    "syntax/bitwise_op_expression_in_module_port/no_arch": {
        "test_name": "syntax/bitwise_op_expression_in_module_port/no_arch",
        "warnings": [
            "Resizing cell port top_module.my_module.b from 32 bits to 4 bits."
        ],
        "max_rss(MiB)": 36.9,
        "exec_time(ms)": 8.2,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 6.2,
        "Pi": 10,
        "Po": 4,
        "logic element": 16,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 16,
        "Wires": 20,
        "Wire Bits": 20,
        "Public Wires": 14,
        "Public Wire Bits": 14,
        "Total Cells": 8,
        "MUX": 2,
        "XOR": 3,
        "OR": 1,
        "AND": 1,
        "NOT": 1
    },
    "syntax/bitwise_op_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bitwise_op_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "exit": 1,
        "errors": [
            "bitwise_op_expression_in_task_port.v:12 syntax error, unexpected '.'"
        ],
        "max_rss(MiB)": 57,
        "exec_time(ms)": 88.2,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.6
    },
    "syntax/bitwise_op_expression_in_task_port/no_arch": {
        "test_name": "syntax/bitwise_op_expression_in_task_port/no_arch",
        "exit": 1,
        "errors": [
            "bitwise_op_expression_in_task_port.v:12 syntax error, unexpected '.'"
        ],
        "max_rss(MiB)": 37.2,
        "exec_time(ms)": 7.3,
        "elaboration_time(ms)": 1.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 5.4
    },
    "syntax/conditional_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/conditional_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "exit": 1,
        "errors": [
            "conditional_expression_in_function_port.v:21 syntax error, unexpected '.'"
        ],
        "max_rss(MiB)": 56.6,
        "exec_time(ms)": 82.8,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5
    },
    "syntax/conditional_expression_in_function_port/no_arch": {
        "test_name": "syntax/conditional_expression_in_function_port/no_arch",
        "exit": 1,
        "errors": [
            "conditional_expression_in_function_port.v:21 syntax error, unexpected '.'"
        ],
        "max_rss(MiB)": 36.7,
        "exec_time(ms)": 8.2,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 5.8
    },
    "syntax/conditional_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/conditional_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Resizing cell port top_module.my_module.b from 32 bits to 4 bits."
        ],
        "max_rss(MiB)": 56.8,
        "exec_time(ms)": 84,
        "elaboration_time(ms)": 0.9,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.2,
        "Pi": 9,
        "Po": 4,
        "logic element": 3,
        "Adder": 9,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 12,
        "Wires": 33,
        "Wire Bits": 33,
        "Public Wires": 15,
        "Public Wire Bits": 15,
        "Total Cells": 13,
        "MUX": 4,
        "adder": 9
    },
    "syntax/conditional_expression_in_module_port/no_arch": {
        "test_name": "syntax/conditional_expression_in_module_port/no_arch",
        "warnings": [
            "Resizing cell port top_module.my_module.b from 32 bits to 4 bits."
        ],
        "max_rss(MiB)": 36.8,
        "exec_time(ms)": 8.4,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 6.2,
        "Pi": 9,
        "Po": 4,
        "logic element": 15,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 15,
        "Wires": 18,
        "Wire Bits": 18,
        "Public Wires": 13,
        "Public Wire Bits": 13,
        "Total Cells": 7,
        "MUX": 2,
        "XOR": 3,
        "AND": 1,
        "NOT": 1
    },
    "syntax/conditional_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/conditional_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "exit": 1,
        "errors": [
            "conditional_expression_in_task_port.v:12 syntax error, unexpected '.'"
        ],
        "max_rss(MiB)": 56.9,
        "exec_time(ms)": 62.4,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.8
    },
    "syntax/conditional_expression_in_task_port/no_arch": {
        "test_name": "syntax/conditional_expression_in_task_port/no_arch",
        "exit": 1,
        "errors": [
            "conditional_expression_in_task_port.v:12 syntax error, unexpected '.'"
        ],
        "max_rss(MiB)": 37.4,
        "exec_time(ms)": 8.1,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 6
    },
    "syntax/expression_in_chain_modules/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/expression_in_chain_modules/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module second_module because it contains processes (run 'proc' command first).",
            "Ignoring module second_module because it contains processes (run 'proc' command first).",
            "Ignoring module second_module because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 59.5,
        "exec_time(ms)": 53.3,
        "elaboration_time(ms)": 5.3,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 7.1,
        "Pi": 9,
        "Po": 16,
        "logic element": 3,
        "Adder": 18,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 21,
        "Wires": 63,
        "Wire Bits": 63,
        "Public Wires": 25,
        "Public Wire Bits": 25,
        "Total Cells": 31,
        "DFFs": [
            "$_DFF_P_ 14"
        ],
        "adder": 17
    },
    "syntax/expression_in_chain_modules/no_arch": {
        "test_name": "syntax/expression_in_chain_modules/no_arch",
        "warnings": [
            "Ignoring module second_module because it contains processes (run 'proc' command first).",
            "Ignoring module second_module because it contains processes (run 'proc' command first).",
            "Ignoring module second_module because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 9.3,
        "elaboration_time(ms)": 5.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 7.8,
        "Pi": 9,
        "Po": 16,
        "logic element": 30,
        "Longest Path": 14,
        "Average Path": 4,
        "Estimated LUTs": 30,
        "Total Node": 30,
        "Wires": 69,
        "Wire Bits": 77,
        "Public Wires": 25,
        "Public Wire Bits": 25,
        "Total Cells": 62,
        "MUX": 24,
        "XOR": 21,
        "AND": 3,
        "DFFs": [
            "$_DFF_P_ 14"
        ]
    },
    "syntax/mix_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/mix_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "exit": 1,
        "errors": [
            "mix_expression_in_function_port.v:20 syntax error, unexpected '.'"
        ],
        "max_rss(MiB)": 57.3,
        "exec_time(ms)": 48.8,
        "elaboration_time(ms)": 2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.9
    },
    "syntax/mix_expression_in_function_port/no_arch": {
        "test_name": "syntax/mix_expression_in_function_port/no_arch",
        "exit": 1,
        "errors": [
            "mix_expression_in_function_port.v:20 syntax error, unexpected '.'"
        ],
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 5.9,
        "elaboration_time(ms)": 2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 4.4
    },
    "syntax/mix_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/mix_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Resizing cell port top_module.my_module.a from 3 bits to 4 bits."
        ],
        "max_rss(MiB)": 57.6,
        "exec_time(ms)": 50.1,
        "elaboration_time(ms)": 2.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 4.5,
        "Pi": 6,
        "Po": 8,
        "logic element": 3,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 9,
        "Wires": 28,
        "Wire Bits": 28,
        "Public Wires": 17,
        "Public Wire Bits": 17,
        "Total Cells": 10,
        "MUX": 2,
        "OR": 1,
        "NOT": 1,
        "adder": 6
    },
    "syntax/mix_expression_in_module_port_nested/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/mix_expression_in_module_port_nested/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Resizing cell port top_module.my_module.a from 3 bits to 4 bits."
        ],
        "max_rss(MiB)": 59.5,
        "exec_time(ms)": 52.2,
        "elaboration_time(ms)": 3.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 6.6,
        "Pi": 4,
        "Po": 8,
        "logic element": 1,
        "Adder": 5,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 6,
        "Wires": 23,
        "Wire Bits": 23,
        "Public Wires": 17,
        "Public Wire Bits": 17,
        "Total Cells": 6,
        "MUX": 1,
        "adder": 5
    },
    "syntax/mix_expression_in_module_port_nested/no_arch": {
        "test_name": "syntax/mix_expression_in_module_port_nested/no_arch",
        "warnings": [
            "Resizing cell port top_module.my_module.a from 3 bits to 4 bits."
        ],
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 8.8,
        "elaboration_time(ms)": 3.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 7.3,
        "Pi": 4,
        "Po": 8,
        "logic element": 8,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8,
        "Wires": 23,
        "Wire Bits": 25,
        "Public Wires": 17,
        "Public Wire Bits": 17,
        "Total Cells": 13,
        "MUX": 7,
        "XOR": 5,
        "AND": 1
    },
    "syntax/mix_expression_in_module_port/no_arch": {
        "test_name": "syntax/mix_expression_in_module_port/no_arch",
        "warnings": [
            "Resizing cell port top_module.my_module.a from 3 bits to 4 bits."
        ],
        "max_rss(MiB)": 38,
        "exec_time(ms)": 6.3,
        "elaboration_time(ms)": 2.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 4.8,
        "Pi": 6,
        "Po": 8,
        "logic element": 12,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 12,
        "Total Node": 12,
        "Wires": 28,
        "Wire Bits": 30,
        "Public Wires": 17,
        "Public Wire Bits": 17,
        "Total Cells": 18,
        "MUX": 9,
        "XOR": 6,
        "OR": 1,
        "AND": 1,
        "NOT": 1
    },
    "syntax/mix_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/mix_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "exit": 1,
        "errors": [
            "mix_expression_in_task_port.v:11 syntax error, unexpected '.'"
        ],
        "max_rss(MiB)": 57.7,
        "exec_time(ms)": 49.4,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 4.4
    },
    "syntax/mix_expression_in_task_port/no_arch": {
        "test_name": "syntax/mix_expression_in_task_port/no_arch",
        "exit": 1,
        "errors": [
            "mix_expression_in_task_port.v:11 syntax error, unexpected '.'"
        ],
        "max_rss(MiB)": 37.9,
        "exec_time(ms)": 6.6,
        "elaboration_time(ms)": 1.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 5.1
    },
    "syntax/unordered_ports/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/unordered_ports/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 6.1,
        "exec_time(ms)": 12.3,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 10,
        "Wire Bits": 10,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 4,
        "OR": 2,
        "NOT": 2
    },
    "syntax/unordered_ports/no_arch": {
        "test_name": "syntax/unordered_ports/no_arch",
        "max_rss(MiB)": 4.4,
        "exec_time(ms)": 1.1,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.9,
        "Pi": 4,
        "Po": 4,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 10,
        "Wire Bits": 10,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 4,
        "OR": 2,
        "NOT": 2
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0,
        "Wires": 0,
        "Wire Bits": 0,
        "Public Wires": 0,
        "Public Wire Bits": 0,
        "Memories": 0,
        "Memory Bits": 0,
        "Processes": 0,
        "Total Cells": 0,
        "TBUF": 0,
        "OAI4": 0,
        "AOI4": 0,
        "OAI3": 0,
        "AOI3": 0,
        "MUX16": 0,
        "MUX8": 0,
        "MUX4": 0,
        "NMUX": 0,
        "MUX": 0,
        "ORNOT": 0,
        "ANDNOT": 0,
        "XNOR": 0,
        "XOR": 0,
        "NOR": 0,
        "OR": 0,
        "NAND": 0,
        "AND": 0,
        "NOT": 0,
        "BUF": 0,
        "SR latches": [],
        "FFs": [],
        "DFFs": [],
        "FFs with enable": [],
        "FFs with reset": [],
        "FFs with asynchronous reset and enable": [],
        "FFs with asynchronous load": [],
        "FFs with asynchronous load and enable": [],
        "FFs with set and reset": [],
        "FFs with asynchronous set and reset and enable": [],
        "FFs with synchronous reset": [],
        "FFs with synchronous reset and enable": [],
        "D latches": [],
        "D latches with reset": [],
        "D latches with set and reset": [],
        "adder": 0,
        "addition_fp_16": 0,
        "addition_fp_32": 0,
        "addition_fp_clk_16": 0,
        "addition_fp_clk_32": 0,
        "BUFGCE": 0,
        "bufgctrl": 0,
        "CARRY": 0,
        "CARRY0": 0,
        "CARRY8": 0,
        "carry_follower": 0,
        "DFF": 0,
        "DFFE": 0,
        "dffeas": 0,
        "DFFN": 0,
        "DFFNE": 0,
        "DRAM_2_OUTPUT_STUB": 0,
        "DRAM_4_OUTPUT_STUB": 0,
        "DSP48E2": 0,
        "dual_port_ram": 0,
        "FDRE": 0,
        "fp16_mult_add": 0,
        "fp16_mult_fp32_accum": 0,
        "fp16_mult_fp32_add": 0,
        "fp16_sop2_accum": 0,
        "fp16_sop2_mult": 0,
        "fp32_mult_add": 0,
        "fp32_mult_then_add": 0,
        "fpu_add": 0,
        "fpu_mul": 0,
        "frac_lut4": 0,
        "IBUF": 0,
        "int_sop_2": 0,
        "int_sop_4": 0,
        "int_sop_accum_4": 0,
        "io": 0,
        "IO_0": 0,
        "IO_1": 0,
        "IO_2": 0,
        "IO_3": 0,
        "LUT1": 0,
        "LUT2": 0,
        "LUT3": 0,
        "LUT4": 0,
        "LUT5": 0,
        "LUT6": 0,
        "mac_fp_16": 0,
        "mac_fp_32": 0,
        "mac_int_18x19": 0,
        "mac_int_27x27": 0,
        "mac_int_9x9": 0,
        "mult_add_int_18x19": 0,
        "mult_add_int_27x27": 0,
        "mult_fp_16": 0,
        "mult_fp_32": 0,
        "mult_fp_clk_16": 0,
        "mult_fp_clk_32": 0,
        "multiply": 0,
        "noc_router_adapter_block": 0,
        "OBUF": 0,
        "pcie": 0,
        "PRIMITIVE": 0,
        "RAMB36E2": 0,
        "router": 0,
        "scff": 0,
        "single_port_ram": 0,
        "xadder": 0,
        "mult_x_y_z": [],
        "anyinit": 0,
        "fsm": 0,
        "mem_v2": 0,
        "mem": 0,
        "meminit_v2": 0,
        "meminit": 0,
        "memwr_v2": 0,
        "memwr": 0,
        "memrd_v2": 0,
        "memrd": 0,
        "dlatchsr": 0,
        "adlatch": 0,
        "dlatch": 0,
        "sdffce": 0,
        "sdffe": 0,
        "sdff": 0,
        "aldffe": 0,
        "aldff": 0,
        "adffe": 0,
        "adff": 0,
        "dffsre": 0,
        "dffsr": 0,
        "dffe": 0,
        "dff": 0,
        "ff": 0,
        "sr": 0,
        "print": 0,
        "specrule": 0,
        "specify3": 0,
        "specify2": 0,
        "equiv": 0,
        "allseq": 0,
        "allconst": 0,
        "anyseq": 0,
        "anyconst": 0,
        "initstate": 0,
        "cover": 0,
        "fair": 0,
        "live": 0,
        "assume": 0,
        "assert": 0,
        "tribuf": 0,
        "fa": 0,
        "alu": 0,
        "lcu": 0,
        "demux": 0,
        "bmux": 0,
        "bwmux": 0,
        "pmux": 0,
        "mux": 0,
        "bweqx": 0,
        "macc": 0,
        "concat": 0,
        "logic_or": 0,
        "logic_and": 0,
        "pow": 0,
        "modfloor": 0,
        "divfloor": 0,
        "mod": 0,
        "div": 0,
        "mul": 0,
        "sub": 0,
        "add": 0,
        "gt": 0,
        "ge": 0,
        "nex": 0,
        "eqx": 0,
        "ne": 0,
        "eq": 0,
        "le": 0,
        "lt": 0,
        "shiftx": 0,
        "shift": 0,
        "sshr": 0,
        "sshl": 0,
        "shr": 0,
        "shl": 0,
        "xnor": 0,
        "xor": 0,
        "or": 0,
        "and": 0,
        "sop": 0,
        "lut": 0,
        "slice": 0,
        "logic_not": 0,
        "reduce_bool": 0,
        "reduce_xnor": 0,
        "reduce_xor": 0,
        "reduce_or": 0,
        "reduce_and": 0,
        "neg": 0,
        "pos": 0,
        "not": 0
    }
}
