==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 20.93 seconds. CPU system time: 0.72 seconds. Elapsed time: 21.62 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 748.227 MB.
INFO: [HLS 200-10] Analyzing design file 'activation_accelerator.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 27.88 seconds. CPU system time: 1.65 seconds. Elapsed time: 29.54 seconds; current allocated memory: 755.234 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::expf(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:22:9)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'float_safe_softmax(float const*, ap_uint<16>*, int)' (activation_accelerator.cpp:313:13)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'float_silu(float const*, ap_uint<16>*, int)' (activation_accelerator.cpp:231:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_407_2' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:407:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_468_6' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:468:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_407_2' (activation_accelerator.cpp:407:31) in function 'activation_accelerator' completely with a factor of 32 (activation_accelerator.cpp:361:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_468_6' (activation_accelerator.cpp:468:31) in function 'activation_accelerator' completely with a factor of 32 (activation_accelerator.cpp:361:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrtf(float)' into 'float_layer_norm(float const*, ap_uint<16>*, int)' (activation_accelerator.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Q_rsqrt(float)' into 'float_rms_norm(float const*, ap_uint<16>*, int)' (activation_accelerator.cpp:239:0)
INFO: [HLS 214-178] Inlining function 'row_op_select(int, int)' into 'activation_accelerator(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, int, int)' (activation_accelerator.cpp:361:0)
INFO: [HLS 214-178] Inlining function 'float_add(float const*, float const*, ap_uint<16>*, int)' into 'activation_accelerator(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, int, int)' (activation_accelerator.cpp:361:0)
INFO: [HLS 214-178] Inlining function 'float_layer_norm(float const*, ap_uint<16>*, int)' into 'activation_accelerator(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, int, int)' (activation_accelerator.cpp:361:0)
INFO: [HLS 214-178] Inlining function 'float_rms_norm(float const*, ap_uint<16>*, int)' into 'activation_accelerator(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, int, int)' (activation_accelerator.cpp:361:0)
INFO: [HLS 214-178] Inlining function 'float_silu(float const*, ap_uint<16>*, int)' into 'activation_accelerator(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, int, int)' (activation_accelerator.cpp:361:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0': Cyclic partitioning with factor 32 on dimension 1. (activation_accelerator.cpp:381:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1': Cyclic partitioning with factor 32 on dimension 1. (activation_accelerator.cpp:381:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2': Cyclic partitioning with factor 32 on dimension 1. (activation_accelerator.cpp:381:0)
INFO: [HLS 214-115] Multiple burst reads of length 1536 and bit width 512 in loop 'ROW_LOOP'(activation_accelerator.cpp:396:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:396:5)
INFO: [HLS 214-115] Multiple burst reads of length 1536 and bit width 512 in loop 'ROW_LOOP'(activation_accelerator.cpp:396:5) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:396:5)
INFO: [HLS 214-115] Multiple burst writes of length 1536 and bit width 512 in loop 'ROW_LOOP'(activation_accelerator.cpp:396:5) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:396:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.07 seconds. CPU system time: 0.83 seconds. Elapsed time: 7.65 seconds; current allocated memory: 755.340 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 755.340 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 775.930 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 800.668 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_251_1' (activation_accelerator.cpp:251) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activation_accelerator.cpp:40:37) to (activation_accelerator.cpp:417:9) in function 'activation_accelerator'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 834.176 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'ROW_LOOP' (activation_accelerator.cpp:396:14) in function 'activation_accelerator' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'exp_x' (activation_accelerator.cpp:313:11)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(ap_uint*,ap_uint<512>*,ap_uint<512>*,int,int)tile2.9' (activation_accelerator.cpp:321:19)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (activation_accelerator.cpp:181:16)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(ap_uint*,ap_uint<512>*,ap_uint<512>*,int,int)tile0.9' (activation_accelerator.cpp:409:19)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(ap_uint*,ap_uint<512>*,ap_uint<512>*,int,int)tile1.9' (activation_accelerator.cpp:410:34)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(ap_uint*,ap_uint<512>*,ap_uint<512>*,int,int)tile2.9' (activation_accelerator.cpp:294:16)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(ap_uint*,ap_uint<512>*,ap_uint<512>*,int,int)tile2.9' (activation_accelerator.cpp:429:11)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(ap_uint*,ap_uint<512>*,ap_uint<512>*,int,int)tile2.9' (activation_accelerator.cpp:283:19)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(ap_uint*,ap_uint<512>*,ap_uint<512>*,int,int)tile2.9' (activation_accelerator.cpp:254:19)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(ap_uint*,ap_uint<512>*,ap_uint<512>*,int,int)tile2.9' (activation_accelerator.cpp:234:14)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(ap_uint*,ap_uint<512>*,ap_uint<512>*,int,int)tile2.9' (activation_accelerator.cpp:453:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1000.902 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'activation_accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_402_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_402_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_402_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1005.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1005.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_451_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_451_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_451_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1007.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1007.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf16_to_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bf16_to_float_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'bf16_to_float_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1007.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1007.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_silu_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'silu_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 26, loop 'silu_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1009.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1009.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_rms_loop_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rms_loop_0'.
WARNING: [HLS 200-880] The II Violation in module 'activation_accelerator_Pipeline_rms_loop_0' (loop 'rms_loop_0'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_sq_write_ln243', activation_accelerator.cpp:243) of variable 'sum_sq', activation_accelerator.cpp:245 on local variable 'sum_sq' and 'load' operation ('sum_sq_load', activation_accelerator.cpp:245) on local variable 'sum_sq'.
WARNING: [HLS 200-880] The II Violation in module 'activation_accelerator_Pipeline_rms_loop_0' (loop 'rms_loop_0'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_sq_write_ln243', activation_accelerator.cpp:243) of variable 'sum_sq', activation_accelerator.cpp:245 on local variable 'sum_sq' and 'load' operation ('sum_sq_load', activation_accelerator.cpp:245) on local variable 'sum_sq'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 9, loop 'rms_loop_0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1009.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1009.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_251_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_251_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_251_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1011.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1011.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_layer_loop_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer_loop_0'.
WARNING: [HLS 200-880] The II Violation in module 'activation_accelerator_Pipeline_layer_loop_0' (loop 'layer_loop_0'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln264', activation_accelerator.cpp:264) of variable 'sum', activation_accelerator.cpp:266 on local variable 'sum' and 'load' operation ('sum_load_2', activation_accelerator.cpp:266) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'activation_accelerator_Pipeline_layer_loop_0' (loop 'layer_loop_0'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln264', activation_accelerator.cpp:264) of variable 'sum', activation_accelerator.cpp:266 on local variable 'sum' and 'load' operation ('sum_load_2', activation_accelerator.cpp:266) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 5, loop 'layer_loop_0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1011.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1011.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_layer_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer_loop_1'.
WARNING: [HLS 200-880] The II Violation in module 'activation_accelerator_Pipeline_layer_loop_1' (loop 'layer_loop_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('var_write_ln271', activation_accelerator.cpp:271) of variable 'var', activation_accelerator.cpp:274 on local variable 'var' and 'load' operation ('var_load_1', activation_accelerator.cpp:274) on local variable 'var'.
WARNING: [HLS 200-880] The II Violation in module 'activation_accelerator_Pipeline_layer_loop_1' (loop 'layer_loop_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('var_write_ln271', activation_accelerator.cpp:271) of variable 'var', activation_accelerator.cpp:274 on local variable 'var' and 'load' operation ('var_load_1', activation_accelerator.cpp:274) on local variable 'var'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 13, loop 'layer_loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1011.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1011.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_layer_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer_loop_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, loop 'layer_loop_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1013.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1013.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax_Pipeline_softmax_loop_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'softmax_loop_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'softmax_loop_0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1013.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1013.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax_Pipeline_softmax_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'softmax_loop_1'.
WARNING: [HLS 200-880] The II Violation in module 'float_safe_softmax_Pipeline_softmax_loop_1' (loop 'softmax_loop_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln311', activation_accelerator.cpp:311) of variable 'sum', activation_accelerator.cpp:314 on local variable 'sum' and 'load' operation ('sum_load', activation_accelerator.cpp:314) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'float_safe_softmax_Pipeline_softmax_loop_1' (loop 'softmax_loop_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln311', activation_accelerator.cpp:311) of variable 'sum', activation_accelerator.cpp:314 on local variable 'sum' and 'load' operation ('sum_load', activation_accelerator.cpp:314) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 18, loop 'softmax_loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1013.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1013.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax_Pipeline_softmax_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'softmax_loop_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'softmax_loop_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1015.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1015.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1015.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1015.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_427_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_427_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_427_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1017.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1017.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_add_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'add_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1018.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1018.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_add_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'add_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1019.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1019.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_465_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_465_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_465_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1020.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1020.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1022.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1022.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_402_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_VITIS_LOOP_402_1' pipeline 'VITIS_LOOP_402_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_402_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_402_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_402_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_402_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_402_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_402_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_402_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_402_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_402_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_402_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_402_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_402_1/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_402_1/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_402_1/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_402_1/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_402_1/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_402_1/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_402_1/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_402_1/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_402_1/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_402_1/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_402_1/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_402_1/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_402_1/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_402_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_451_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_451_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf16_to_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf16_to_float' pipeline 'bf16_to_float_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf16_to_float'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_silu_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_silu_loop' pipeline 'silu_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_silu_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_rms_loop_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_rms_loop_0' pipeline 'rms_loop_0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_rms_loop_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_251_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_VITIS_LOOP_251_1' pipeline 'VITIS_LOOP_251_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_251_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_layer_loop_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_layer_loop_0' pipeline 'layer_loop_0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_layer_loop_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_layer_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_layer_loop_1' pipeline 'layer_loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_layer_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_layer_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_layer_loop_2' pipeline 'layer_loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_layer_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax_Pipeline_softmax_loop_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_safe_softmax_Pipeline_softmax_loop_0' pipeline 'softmax_loop_0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax_Pipeline_softmax_loop_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax_Pipeline_softmax_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_safe_softmax_Pipeline_softmax_loop_1' pipeline 'softmax_loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax_Pipeline_softmax_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax_Pipeline_softmax_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_safe_softmax_Pipeline_softmax_loop_2' pipeline 'softmax_loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax_Pipeline_softmax_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'float_safe_softmax/grp_fu_1847_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax'.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_float_safe_softmax_exp_x_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_427_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_427_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_add_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_add_loop' pipeline 'add_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_add_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_add_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_add_loop1' pipeline 'add_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_add_loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_465_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_VITIS_LOOP_465_5' pipeline 'VITIS_LOOP_465_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_465_5/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_465_5/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_465_5/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_465_5/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_465_5/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_465_5/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_465_5/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_465_5/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_465_5/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_465_5/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_465_5/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_465_5/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_465_5/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_465_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/in0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/in1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/stage' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/config_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'activation_accelerator' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_RAM_2Pbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_9_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_9_RAM_2Pcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8_RAM_2PdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_8_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_8_RAM_2PeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7_RAM_2PfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_7_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_7_RAM_2Pg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6_RAM_2Phbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_6_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_6_RAM_2Pibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5_RAM_2PjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_5_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_5_RAM_2PkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4_RAM_2PlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_4_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_4_RAM_2Pmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3_RAM_2Pncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_3_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_3_RAM_2Pocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2_RAM_2PpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_2_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_2_RAM_2PqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1_RAM_2PrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_1_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_1_RAM_2Psc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_RAM_2P_Btde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_RAM_2P_Budo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10_RAM_2P_BRAM_1vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_10_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_10_RAM_2P_BRAM_1wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11_RAM_2P_BRAM_1xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_11_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_11_RAM_2P_BRAM_1yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12_RAM_2P_BRAM_1zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_12_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_12_RAM_2P_BRAM_1Aem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13_RAM_2P_BRAM_1Bew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_13_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_13_RAM_2P_BRAM_1CeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14_RAM_2P_BRAM_1DeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_14_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_14_RAM_2P_BRAM_1Ee0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15_RAM_2P_BRAM_1Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_15_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_15_RAM_2P_BRAM_1Gfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16_RAM_2P_BRAM_1Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_16_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_16_RAM_2P_BRAM_1IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17_RAM_2P_BRAM_1JfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_17_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_17_RAM_2P_BRAM_1KfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18_RAM_2P_BRAM_1Lf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_18_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_18_RAM_2P_BRAM_1Mgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19_RAM_2P_BRAM_1Ngs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_19_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_19_RAM_2P_BRAM_1OgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20_RAM_2P_BRAM_1PgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_20_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_20_RAM_2P_BRAM_1QgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21_RAM_2P_BRAM_1Rg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_21_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_21_RAM_2P_BRAM_1Shg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22_RAM_2P_BRAM_1Thq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_22_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_22_RAM_2P_BRAM_1UhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23_RAM_2P_BRAM_1VhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_23_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_23_RAM_2P_BRAM_1WhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24_RAM_2P_BRAM_1Xh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_24_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_24_RAM_2P_BRAM_1Yie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25_RAM_2P_BRAM_1Zio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_25_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_25_RAM_2P_BRAM_10iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26_RAM_2P_BRAM_11iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_26_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_26_RAM_2P_BRAM_12iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27_RAM_2P_BRAM_13i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_27_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_27_RAM_2P_BRAM_14jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28_RAM_2P_BRAM_15jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_28_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_28_RAM_2P_BRAM_16jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29_RAM_2P_BRAM_17jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_29_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_29_RAM_2P_BRAM_18jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30_RAM_2P_BRAM_19j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_30_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_30_RAM_2P_BRAM_1bak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31_RAM_2P_BRAM_1bbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_31_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_31_RAM_2P_BRAM_1bck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_RAM_2Pbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_RAM_2Pbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_RAM_2Pbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_RAM_2Pbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_RAM_2Pbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_RAM_2Pbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_RAM_2Pbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_RAM_2Pbkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_RAM_2Pbll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_RAM_2P_Bbml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_RAM_2P_BRAM_1bnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_RAM_2P_BRAM_1bom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_RAM_2P_BRAM_1bpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_RAM_2P_BRAM_1bqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_RAM_2P_BRAM_1brm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15_RAM_2P_BRAM_1bsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_RAM_2P_BRAM_1btn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_RAM_2P_BRAM_1bun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_RAM_2P_BRAM_1bvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_RAM_2P_BRAM_1bwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_RAM_2P_BRAM_1bxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_RAM_2P_BRAM_1byn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_RAM_2P_BRAM_1bzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_RAM_2P_BRAM_1bAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_RAM_2P_BRAM_1bBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25_RAM_2P_BRAM_1bCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_RAM_2P_BRAM_1bDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_RAM_2P_BRAM_1bEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_RAM_2P_BRAM_1bFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_RAM_2P_BRAM_1bGp' due to the length limit 80
