
---------- Begin Simulation Statistics ----------
final_tick                               111221886250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     70                       # Simulator instruction rate (inst/s)
host_mem_usage                               11779024                       # Number of bytes of host memory used
host_op_rate                                       73                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 32317.17                       # Real time elapsed on the host
host_tick_rate                                3355831                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2248354                       # Number of instructions simulated
sim_ops                                       2348269                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.108451                       # Number of seconds simulated
sim_ticks                                108450971875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.584063                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   61932                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                80868                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                717                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7813                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             82164                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8713                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10932                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2219                       # Number of indirect misses.
system.cpu.branchPred.lookups                  142575                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   23120                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2037                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      915944                       # Number of instructions committed
system.cpu.committedOps                        988393                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.811821                       # CPI: cycles per instruction
system.cpu.discardedOps                         20937                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             677422                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            147700                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            65336                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1454934                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.355641                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      653                       # number of quiesce instructions executed
system.cpu.numCycles                          2575471                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       653                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  728930     73.75%     73.75% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1972      0.20%     73.95% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.95% # Class of committed instruction
system.cpu.op_class_0::MemRead                 155782     15.76%     89.71% # Class of committed instruction
system.cpu.op_class_0::MemWrite                101709     10.29%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   988393                       # Class of committed instruction
system.cpu.quiesceCycles                    170946084                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1120537                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          466                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5264                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10680                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               85404                       # Transaction distribution
system.membus.trans_dist::ReadResp              90558                       # Transaction distribution
system.membus.trans_dist::WriteReq             146570                       # Transaction distribution
system.membus.trans_dist::WriteResp            146570                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          556                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4687                       # Transaction distribution
system.membus.trans_dist::ReadExReq               269                       # Transaction distribution
system.membus.trans_dist::ReadExResp              269                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4456                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           706                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        13180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        13180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           74                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2851                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        18065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       448800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       448800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 480045                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       285184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       285184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         6204                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        95936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        17269                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       121457                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     14357724                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     14357724                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14764365                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            237864                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002047                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.045202                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  237377     99.80%     99.80% # Request fanout histogram
system.membus.snoop_fanout::1                     487      0.20%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              237864                       # Request fanout histogram
system.membus.reqLayer6.occupancy           834176310                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            15248875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            12886562                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3020125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           13912730                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          651464885                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           22628000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       655360                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma       163840                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       819200                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       655360                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       819200                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         5120                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total       168960                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        20480                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total       184320                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      6042915                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1510729                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7553644                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1510729                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      6042915                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7553644                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7553644                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7553644                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     15107287                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       690688                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       690688                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       586372                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       586370                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3794                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          364                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          156                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          194                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        12038                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       492080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       192512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        94208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       778800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       409600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1069076                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        45056                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1523732                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        93184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        39936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total       133120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        51200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        14268                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        14268                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2554118                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         2240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         4400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5962                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          143                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          150                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          195                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          307                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        17269                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      7871040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      3080192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total     12458560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      6553600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     17104936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       720896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     24379432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1490944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       638976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      2129920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       819200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       227956                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       227956                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     40687697                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         3451479875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              3.2                       # Network utilization (%)
system.acctest.local_bus.numRequests          2937091                       # Number of requests
system.acctest.local_bus.averageQueuingDelay         1015                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         9000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.03                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   3054314248                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2668418000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma      1507328                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       720896                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       638976                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       851968                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      3719168                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       851968                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       638976                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1490944                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        47104                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        22528                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       638976                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       735232                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       212992                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        19968                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       232960                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     13898704                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      6647206                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5891842                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7855789                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34293542                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7855789                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5891842                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13747632                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     13898704                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      6647206                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13747632                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13747632                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     48041174                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       638976                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1490944                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      2129920                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       638976                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       227956                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       866932                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        19968                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1490944                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1510912                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       638976                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         7135                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       646111                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5891842                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13747632                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       19639474                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5891842                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2101927                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7993769                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5891842                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19639474                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2101927                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      27633242                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        84628                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        84620                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       139776                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       139776                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       102680                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       307220                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        26624                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         5120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         7156                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       448800                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3283520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      9830440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       851968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       227956                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     14357724                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       296245                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       296245    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       296245                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    900628060                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    562727000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    216286720                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2621440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      6553600                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    225461760                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      5242880                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      5249600                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total     10492480                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     54071680                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       204800                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     54358400                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0      1310720                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       164120                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1474840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1994327172                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     24171660                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     60429150                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2078927981                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     48343320                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48405283                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     96748603                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2042670491                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     72576943                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     60429150                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2175676584                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      3080192                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     13762600                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5308416                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       655360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22806568                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     11796520                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     20316200                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        96256                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3440650                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       165888                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3723274                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       368650                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2498570                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     28401700                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    126901583                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     48947611                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      6042915                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    210293809                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     78557894                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    108772838                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    187330732                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     28401700                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    205459477                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    157720449                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      6042915                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    397624542                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       285184                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2048                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       287232                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       285184                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       285184                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         4456                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           32                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         4488                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2629612                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        18884                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2648496                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2629612                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2629612                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2629612                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        18884                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2648496                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       662080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      4522024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       228148                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          60352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5472604                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        35584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5308416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       851968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma       163840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8981248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        10380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        70666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         3577                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               85566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          556                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        82944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma        13312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         2560                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             140332                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      6104878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     41696482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2103697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            556491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              50461549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         328111                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     24171660                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     48947611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7855789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1510729                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             82813901                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         328111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     30276538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     90644093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7855789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1510729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2103697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           556491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            133275449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     51340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    153316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples     13312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      2560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      3582.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       939.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006384205000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1443                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1443                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              200449                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             147145                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       85571                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     140332                       # Number of write requests accepted
system.mem_ctrls.readBursts                     85571                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   140332                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    298                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8752                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2866050045                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  426365000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5104466295                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33610.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59860.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       453                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    79159                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  130340                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    23                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 85548                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               140332                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   71541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    2958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1355                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    895.737949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   773.586571                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   289.745457                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          854      5.30%      5.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          527      3.27%      8.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          335      2.08%     10.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          283      1.76%     12.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          397      2.46%     14.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          261      1.62%     16.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          266      1.65%     18.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          272      1.69%     19.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12924     80.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16119                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1443                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      59.079695                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    308.822227                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1370     94.94%     94.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           10      0.69%     95.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            3      0.21%     95.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            5      0.35%     96.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           45      3.12%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.07%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            9      0.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1443                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1443                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      97.255717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     35.032990                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    244.510838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1154     79.97%     79.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           110      7.62%     87.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            35      2.43%     90.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.07%     90.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      0.35%     90.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           28      1.94%     92.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           15      1.04%     93.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      0.28%     93.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            6      0.42%     94.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           85      5.89%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1443                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5457472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8981760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5472924                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8981248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        50.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        82.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     50.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     82.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  108451090500                       # Total gap between requests
system.mem_ctrls.avgGap                     480078.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       662080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      4503208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       228468                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        60096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        37504                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2621440                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5307008                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       851968                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma       163840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 6104878.440030116588                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 41522984.277083039284                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2106647.787936201785                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 554130.580491858767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 345815.250445398560                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 24171659.826354138553                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 48934628.323265083134                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7855789.443565094844                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1510728.739147133660                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        10380                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        70666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         3582                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          943                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          556                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        82944                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma        13312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         2560                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    549929790                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   4126876845                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    384726140                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     42933520                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  61639401500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 268164713125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1200878654085                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma 297022092125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  38766218125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     52979.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58399.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    107405.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45528.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 110862232.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6546990.07                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  14478185.93                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  22312356.68                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  15143053.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         7961905.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         5555172.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        155152106.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          195059751                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1038242286.900522                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     222514372.537609                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1900202768.399808                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3524688362.887156                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         32.500293                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  99675205160                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5866770000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2911817090                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1306                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           653                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     163616486.983155                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    432312465.077095                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          653    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         3500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545327375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             653                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      4380320250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED 106841566000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       284390                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           284390                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       284390                       # number of overall hits
system.cpu.icache.overall_hits::total          284390                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4456                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4456                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4456                       # number of overall misses
system.cpu.icache.overall_misses::total          4456                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    193731250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    193731250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    193731250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    193731250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       288846                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       288846                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       288846                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       288846                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015427                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015427                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015427                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015427                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43476.492370                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43476.492370                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43476.492370                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43476.492370                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         4456                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4456                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4456                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4456                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    186865750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    186865750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    186865750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    186865750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.015427                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.015427                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.015427                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.015427                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41935.760772                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41935.760772                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41935.760772                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41935.760772                       # average overall mshr miss latency
system.cpu.icache.replacements                   4268                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       284390                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          284390                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4456                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4456                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    193731250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    193731250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       288846                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       288846                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015427                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015427                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43476.492370                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43476.492370                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4456                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4456                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    186865750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    186865750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.015427                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.015427                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41935.760772                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41935.760772                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           398.432442                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              268322                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4268                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             62.868322                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   398.432442                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.778188                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.778188                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          372                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            582148                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           582148                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       251832                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           251832                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       251832                       # number of overall hits
system.cpu.dcache.overall_hits::total          251832                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1192                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1192                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1192                       # number of overall misses
system.cpu.dcache.overall_misses::total          1192                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     92434875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     92434875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     92434875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     92434875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       253024                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       253024                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       253024                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       253024                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004711                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004711                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004711                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004711                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77546.036074                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77546.036074                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77546.036074                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77546.036074                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          556                       # number of writebacks
system.cpu.dcache.writebacks::total               556                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          217                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          217                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          217                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          217                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          975                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          975                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          975                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          975                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         7570                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         7570                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     75251250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     75251250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     75251250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     75251250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     16850250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     16850250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003853                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003853                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003853                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003853                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77180.769231                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77180.769231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77180.769231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77180.769231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2225.924703                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2225.924703                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    975                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       157494                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          157494                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          715                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           715                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     57276625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     57276625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       158209                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       158209                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004519                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004519                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80107.167832                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80107.167832                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          706                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          706                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          776                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          776                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     55743500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     55743500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     16850250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     16850250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004462                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004462                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78956.798867                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78956.798867                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21714.239691                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21714.239691                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        94338                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          94338                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          477                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          477                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     35158250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     35158250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        94815                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        94815                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005031                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005031                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73707.023061                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73707.023061                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          208                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          208                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          269                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          269                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     19507750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     19507750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002837                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002837                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72519.516729                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72519.516729                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               19693                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               975                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.197949                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          468                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1013071                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1013071                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 111221886250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               111223013750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     70                       # Simulator instruction rate (inst/s)
host_mem_usage                               11779024                       # Number of bytes of host memory used
host_op_rate                                       73                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 32317.28                       # Real time elapsed on the host
host_tick_rate                                3355855                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2249852                       # Number of instructions simulated
sim_ops                                       2350118                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.108452                       # Number of seconds simulated
sim_ticks                                108452099375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.548361                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   62008                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                81005                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                717                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7827                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             82202                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8713                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10932                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2219                       # Number of indirect misses.
system.cpu.branchPred.lookups                  142803                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   23192                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2037                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      917442                       # Number of instructions committed
system.cpu.committedOps                        990242                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.809197                       # CPI: cycles per instruction
system.cpu.discardedOps                         20976                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             678338                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            148088                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            65481                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1454998                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.355974                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      653                       # number of quiesce instructions executed
system.cpu.numCycles                          2577275                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       653                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  729999     73.72%     73.72% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1972      0.20%     73.92% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 156210     15.77%     89.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite                102060     10.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   990242                       # Class of committed instruction
system.cpu.quiesceCycles                    170946084                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1122277                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          466                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5264                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10681                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               85508                       # Transaction distribution
system.membus.trans_dist::ReadResp              90664                       # Transaction distribution
system.membus.trans_dist::WriteReq             146570                       # Transaction distribution
system.membus.trans_dist::WriteResp            146570                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          556                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4687                       # Transaction distribution
system.membus.trans_dist::ReadExReq               269                       # Transaction distribution
system.membus.trans_dist::ReadExResp              269                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4457                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           706                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        13182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        13182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           74                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2851                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        18065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       449009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       449009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 480256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       285248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       285248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         6204                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        95936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        17269                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       121457                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     14364444                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     14364444                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14771149                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            237969                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002046                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.045192                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  237482     99.80%     99.80% # Request fanout histogram
system.membus.snoop_fanout::1                     487      0.20%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              237969                       # Request fanout histogram
system.membus.reqLayer6.occupancy           834280310                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            15248875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            12888437                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3020125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           13912730                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          652041695                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           22633000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       655360                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma       163840                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       819200                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       655360                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       819200                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         5120                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total       168960                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        20480                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total       184320                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      6042852                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1510713                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7553565                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1510713                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      6042852                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7553565                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7553565                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7553565                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     15107130                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       690688                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       690688                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       586580                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       586580                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3794                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          364                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          156                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          194                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        12038                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       492080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       192512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        94208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       778800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       409600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1069076                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        45056                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1523732                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        93184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        39936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total       133120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        51200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        14686                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        14686                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2554536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         2240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         4400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5962                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          143                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          150                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          195                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          307                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        17269                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      7871040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      3080192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total     12458560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      6553600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     17104936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       720896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     24379432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1490944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       638976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      2129920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       819200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       234612                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       234612                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     40694353                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         3452208875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              3.2                       # Network utilization (%)
system.acctest.local_bus.numRequests          2937509                       # Number of requests
system.acctest.local_bus.averageQueuingDelay         1015                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         9000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.03                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   3054938248                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2668628000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma      1507328                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       720896                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       638976                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       851968                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      3719168                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       851968                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       638976                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1490944                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        47104                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        22528                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       638976                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       735232                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       212992                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        19968                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       232960                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     13898560                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      6647137                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5891781                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7855708                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34293186                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7855708                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5891781                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13747489                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     13898560                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      6647137                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13747489                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13747489                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     48040674                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       638976                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1490944                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      2129920                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       638976                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       234612                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       873588                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        19968                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1490944                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1510912                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       638976                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         7343                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       646319                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5891781                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13747489                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       19639269                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5891781                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2163278                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       8055058                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5891781                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19639269                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2163278                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      27694328                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        84732                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        84724                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       139776                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       139776                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       102680                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       307220                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        26624                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         5120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         7364                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       449008                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3283520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      9830440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       851968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       234612                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     14364380                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       296349                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       296349    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       296349                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    900732060                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    563247000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    216286720                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2621440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      6553600                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    225461760                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      5242880                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      5249600                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total     10492480                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     54071680                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       204800                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     54358400                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0      1310720                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       164120                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1474840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1994306438                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     24171409                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     60428521                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2078906368                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     48342817                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48404780                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     96747597                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2042649255                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     72576188                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     60428521                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2175653965                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      3080192                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     13762600                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5308416                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       655360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22806568                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     11796520                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     20316200                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        96256                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3440650                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       165888                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3723274                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       368650                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2498570                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     28401405                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    126900264                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     48947102                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      6042852                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    210291623                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     78557078                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    108771707                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    187328785                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     28401405                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    205457341                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    157718809                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      6042852                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    397620408                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       285248                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2048                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       287296                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       285248                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       285248                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         4457                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           32                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         4489                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2630175                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        18884                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2649059                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2630175                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2630175                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2630175                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        18884                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2649059                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       662080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      4522024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       234868                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          60352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5479324                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        35584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5308416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       851968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma       163840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8981248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        10380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        70666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         3682                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               85671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          556                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        82944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma        13312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         2560                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             140332                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      6104815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     41696049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2165638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            556485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              50522987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         328108                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     24171409                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     48947102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7855708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1510713                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             82813040                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         328108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     30276224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     90643151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7855708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1510713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2165638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           556485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            133336027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     51340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    153316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples     13312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      2560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      3686.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       939.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006384205000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1443                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1443                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              200636                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             147145                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       85675                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     140332                       # Number of write requests accepted
system.mem_ctrls.readBursts                     85675                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   140332                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    298                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8752                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2868818365                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  426885000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5109964615                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33601.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59851.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       453                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    79257                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  130340                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    23                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 85652                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               140332                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   71636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    2961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1355                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    895.785674                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   773.667297                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   289.702104                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          854      5.30%      5.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          527      3.27%      8.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          335      2.08%     10.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          283      1.76%     12.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          397      2.46%     14.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          261      1.62%     16.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          266      1.65%     18.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          272      1.69%     19.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12930     80.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16125                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1443                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      59.079695                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    308.822227                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1370     94.94%     94.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           10      0.69%     95.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            3      0.21%     95.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            5      0.35%     96.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           45      3.12%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.07%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            9      0.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1443                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1443                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      97.255717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     35.032990                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    244.510838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1154     79.97%     79.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           110      7.62%     87.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            35      2.43%     90.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.07%     90.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      0.35%     90.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           28      1.94%     92.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           15      1.04%     93.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      0.28%     93.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            6      0.42%     94.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           85      5.89%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1443                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5464128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8981760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5479580                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8981248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        50.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        82.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     50.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     82.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  108452212500                       # Total gap between requests
system.mem_ctrls.avgGap                     479862.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       662080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      4503208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       235124                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        60096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        37504                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2621440                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5307008                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       851968                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma       163840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 6104814.971913954243                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 41522552.591896288097                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2167998.603577055037                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 554124.819586969796                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 345811.655248098308                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 24171408.530652061105                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 48934119.584441654384                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7855707.772461920045                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1510713.033165753819                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        10380                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        70666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         3686                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          943                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          556                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        82944                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma        13312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         2560                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    549929790                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   4126876845                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    390224460                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     42933520                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  61639401500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 268164713125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1200878654085                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma 297022092125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  38766218125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     52979.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58399.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    105866.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45528.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 110862232.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6546990.07                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  14478185.93                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  22312356.68                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  15143053.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         7964866.350000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         5557582.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        155341256.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          195059751                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1038242286.900522                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     222544848.862609                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1900202768.399808                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3524913360.562156                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         32.502030                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  99675205160                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5866770000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2912944590                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1306                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           653                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     163616486.983155                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    432312465.077095                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          653    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         3500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545327375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             653                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      4381447750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED 106841566000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       284867                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           284867                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       284867                       # number of overall hits
system.cpu.icache.overall_hits::total          284867                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4457                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4457                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4457                       # number of overall misses
system.cpu.icache.overall_misses::total          4457                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    193775000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    193775000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    193775000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    193775000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       289324                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       289324                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       289324                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       289324                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015405                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015405                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015405                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015405                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43476.553736                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43476.553736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43476.553736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43476.553736                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         4457                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4457                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4457                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4457                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    186907875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    186907875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    186907875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    186907875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.015405                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.015405                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.015405                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.015405                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41935.803231                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41935.803231                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41935.803231                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41935.803231                       # average overall mshr miss latency
system.cpu.icache.replacements                   4268                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       284867                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          284867                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4457                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4457                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    193775000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    193775000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       289324                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       289324                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015405                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015405                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43476.553736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43476.553736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4457                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4457                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    186907875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    186907875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.015405                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.015405                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41935.803231                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41935.803231                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           398.432489                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              923691                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4671                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            197.750161                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   398.432489                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.778188                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.778188                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          372                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            583105                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           583105                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       252625                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           252625                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       252625                       # number of overall hits
system.cpu.dcache.overall_hits::total          252625                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1192                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1192                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1192                       # number of overall misses
system.cpu.dcache.overall_misses::total          1192                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     92434875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     92434875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     92434875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     92434875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       253817                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       253817                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       253817                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       253817                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004696                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004696                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004696                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004696                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77546.036074                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77546.036074                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77546.036074                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77546.036074                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          556                       # number of writebacks
system.cpu.dcache.writebacks::total               556                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          217                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          217                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          217                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          217                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          975                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          975                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          975                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          975                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         7570                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         7570                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     75251250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     75251250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     75251250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     75251250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     16850250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     16850250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003841                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003841                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003841                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003841                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77180.769231                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77180.769231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77180.769231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77180.769231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2225.924703                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2225.924703                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    975                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       157936                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          157936                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          715                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           715                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     57276625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     57276625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       158651                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       158651                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004507                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004507                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80107.167832                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80107.167832                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          706                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          706                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          776                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          776                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     55743500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     55743500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     16850250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     16850250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004450                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004450                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78956.798867                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78956.798867                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21714.239691                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21714.239691                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        94689                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          94689                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          477                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          477                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     35158250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     35158250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        95166                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        95166                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73707.023061                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73707.023061                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          208                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          208                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          269                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          269                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     19507750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     19507750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002827                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002827                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72519.516729                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72519.516729                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              255331                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1487                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            171.708810                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          468                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1016243                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1016243                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 111223013750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
