-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity spfph_mu2trk_dptvals is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mu_0_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    mu_1_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    mu_0_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    mu_1_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    mu_0_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    mu_1_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_0_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_1_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_2_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_3_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_4_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_5_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_6_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_7_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_8_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_9_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_10_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_11_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_12_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_13_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_14_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_0_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_1_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_2_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_3_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_4_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_5_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_6_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_7_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_8_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_9_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_10_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_11_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_12_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_13_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_14_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_0_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_1_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_2_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_3_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_4_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_5_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_6_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_7_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_8_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_9_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_10_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_11_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_12_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_13_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_14_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_29 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of spfph_mu2trk_dptvals is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv11_419 : STD_LOGIC_VECTOR (10 downto 0) := "10000011001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal grp_dr2_int_cap_12_s_fu_426_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_636 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal grp_dr2_int_cap_12_s_fu_438_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_640 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_450_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_644 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_462_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_648 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_474_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_652 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_486_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_656 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_498_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_660 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_510_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_664 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_522_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_668 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_534_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_672 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_546_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_676 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_558_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_680 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_570_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_684 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_582_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_688 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_594_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_692 : STD_LOGIC_VECTOR (10 downto 0);
    signal track_14_hwPhi_V_re_6_reg_1937 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_13_hwPhi_V_re_6_reg_1942 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_12_hwPhi_V_re_6_reg_1947 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_11_hwPhi_V_re_6_reg_1952 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_10_hwPhi_V_re_6_reg_1957 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_9_hwPhi_V_rea_6_reg_1962 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_8_hwPhi_V_rea_6_reg_1967 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_7_hwPhi_V_rea_6_reg_1972 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_6_hwPhi_V_rea_6_reg_1977 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_5_hwPhi_V_rea_6_reg_1982 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_4_hwPhi_V_rea_6_reg_1987 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_3_hwPhi_V_rea_6_reg_1992 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_2_hwPhi_V_rea_6_reg_1997 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_1_hwPhi_V_rea_6_reg_2002 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_0_hwPhi_V_rea_6_reg_2007 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_14_hwEta_V_re_6_reg_2012 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_13_hwEta_V_re_6_reg_2017 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_12_hwEta_V_re_6_reg_2022 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_11_hwEta_V_re_6_reg_2027 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_10_hwEta_V_re_6_reg_2032 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_9_hwEta_V_rea_6_reg_2037 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_8_hwEta_V_rea_6_reg_2042 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_7_hwEta_V_rea_6_reg_2047 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_6_hwEta_V_rea_6_reg_2052 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_5_hwEta_V_rea_6_reg_2057 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_4_hwEta_V_rea_6_reg_2062 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_3_hwEta_V_rea_6_reg_2067 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_2_hwEta_V_rea_6_reg_2072 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_1_hwEta_V_rea_6_reg_2077 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_0_hwEta_V_rea_6_reg_2082 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_14_hwPt_V_rea_6_reg_2087 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_13_hwPt_V_rea_6_reg_2093 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_12_hwPt_V_rea_6_reg_2099 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_11_hwPt_V_rea_6_reg_2105 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_10_hwPt_V_rea_6_reg_2111 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_9_hwPt_V_read_7_reg_2117 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_8_hwPt_V_read_7_reg_2123 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_7_hwPt_V_read_7_reg_2129 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_6_hwPt_V_read_7_reg_2135 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_5_hwPt_V_read_7_reg_2141 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_4_hwPt_V_read_7_reg_2147 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_3_hwPt_V_read_7_reg_2153 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_2_hwPt_V_read_7_reg_2159 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_1_hwPt_V_read_7_reg_2165 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_0_hwPt_V_read_14_reg_2171 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_1_hwPt_V_read_3_reg_2177 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_0_hwPt_V_read_3_reg_2196 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_2215 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_2220 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_1_reg_2225 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_2_reg_2230 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_3_reg_2235 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_4_reg_2240 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_5_reg_2245 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_6_reg_2250 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_7_reg_2255 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_8_reg_2260 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_9_reg_2265 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_s_reg_2270 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_10_reg_2275 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_11_reg_2280 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_12_reg_2285 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_13_reg_2290 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_reg_2295 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_port_reg_mu_0_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_mu_1_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_mu_1_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_mu_1_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_0_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_1_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_2_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_3_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_4_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_5_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_6_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_7_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_8_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_9_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_10_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_11_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_12_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_13_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_14_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_int_cap_12_s_fu_426_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_426_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_426_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_426_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_426_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_438_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_438_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_438_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_438_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_438_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_450_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_450_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_450_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_450_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_450_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_462_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_462_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_462_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_462_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_462_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_474_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_474_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_474_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_474_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_474_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_486_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_486_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_486_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_486_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_486_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_498_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_498_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_498_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_498_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_498_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_510_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_510_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_510_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_510_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_510_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_522_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_522_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_522_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_522_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_522_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_534_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_534_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_534_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_534_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_534_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_546_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_546_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_546_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_546_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_546_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_558_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_558_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_558_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_558_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_558_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_570_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_570_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_570_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_570_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_570_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_582_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_582_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_582_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_582_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_582_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_594_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_594_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_594_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_594_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_594_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal dpt_V_fu_806_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_fu_810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_816_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_fu_822_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_fu_830_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_1_fu_840_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_1_fu_844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_1_fu_850_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_1_fu_856_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_2_fu_871_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_2_fu_875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_2_fu_881_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_2_fu_887_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_3_fu_902_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_3_fu_906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_3_fu_912_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_3_fu_918_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_4_fu_933_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_4_fu_937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_4_fu_943_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_4_fu_949_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_5_fu_964_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_5_fu_968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_5_fu_974_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_5_fu_980_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_6_fu_995_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_6_fu_999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_6_fu_1005_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_6_fu_1011_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_7_fu_1026_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_7_fu_1030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_7_fu_1036_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_7_fu_1042_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_8_fu_1057_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_8_fu_1061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_8_fu_1067_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_8_fu_1073_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_9_fu_1088_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_9_fu_1092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_9_fu_1098_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_9_fu_1104_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_s_fu_1119_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_s_fu_1123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_s_fu_1129_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_s_fu_1135_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_10_fu_1150_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_10_fu_1154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_10_fu_1160_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_10_fu_1166_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_11_fu_1181_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_11_fu_1185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_11_fu_1191_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_11_fu_1197_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_12_fu_1212_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_12_fu_1216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_12_fu_1222_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_12_fu_1228_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_13_fu_1243_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_13_fu_1247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_13_fu_1253_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_13_fu_1259_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_s_fu_1274_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_fu_1278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_fu_1284_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_fu_1290_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_fu_1298_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_1_fu_1309_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_1_fu_1313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_1_fu_1319_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_1_fu_1325_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_2_fu_1341_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_2_fu_1345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_2_fu_1351_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_2_fu_1357_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_3_fu_1373_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_3_fu_1377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_3_fu_1383_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_3_fu_1389_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_4_fu_1405_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_4_fu_1409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_4_fu_1415_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_4_fu_1421_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_5_fu_1437_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_5_fu_1441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_5_fu_1447_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_5_fu_1453_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_6_fu_1469_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_6_fu_1473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_6_fu_1479_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_6_fu_1485_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_7_fu_1501_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_7_fu_1505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_7_fu_1511_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_7_fu_1517_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_8_fu_1533_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_8_fu_1537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_8_fu_1543_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_8_fu_1549_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_9_fu_1565_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_9_fu_1569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_9_fu_1575_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_9_fu_1581_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_s_fu_1597_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_s_fu_1601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_s_fu_1607_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_s_fu_1613_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_10_fu_1629_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_10_fu_1633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_10_fu_1639_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_10_fu_1645_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_11_fu_1661_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_11_fu_1665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_11_fu_1671_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_11_fu_1677_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_12_fu_1693_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_12_fu_1697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_12_fu_1703_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_12_fu_1709_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_13_fu_1725_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_13_fu_1729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_13_fu_1735_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_13_fu_1741_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_0_fu_833_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_1_fu_864_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_2_fu_895_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_3_fu_926_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_4_fu_957_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_5_fu_988_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_6_fu_1019_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_7_fu_1050_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_8_fu_1081_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_9_fu_1112_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_1_1_fu_1143_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_1_2_fu_1174_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_1_3_fu_1205_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_1_4_fu_1236_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_1_5_fu_1267_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_0_fu_1301_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_1_fu_1333_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_2_fu_1365_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_3_fu_1397_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_4_fu_1429_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_5_fu_1461_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_6_fu_1493_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_7_fu_1525_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_8_fu_1557_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_9_fu_1589_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_1_1_fu_1621_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_1_2_fu_1653_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_1_3_fu_1685_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_1_4_fu_1717_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_1_5_fu_1749_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component dr2_int_cap_12_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        eta1_V : IN STD_LOGIC_VECTOR (9 downto 0);
        phi1_V : IN STD_LOGIC_VECTOR (9 downto 0);
        eta2_V : IN STD_LOGIC_VECTOR (9 downto 0);
        phi2_V : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;



begin
    grp_dr2_int_cap_12_s_fu_426 : component dr2_int_cap_12_s
    port map (
        ap_ready => grp_dr2_int_cap_12_s_fu_426_ap_ready,
        eta1_V => grp_dr2_int_cap_12_s_fu_426_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_426_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_426_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_426_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_426_ap_return);

    grp_dr2_int_cap_12_s_fu_438 : component dr2_int_cap_12_s
    port map (
        ap_ready => grp_dr2_int_cap_12_s_fu_438_ap_ready,
        eta1_V => grp_dr2_int_cap_12_s_fu_438_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_438_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_438_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_438_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_438_ap_return);

    grp_dr2_int_cap_12_s_fu_450 : component dr2_int_cap_12_s
    port map (
        ap_ready => grp_dr2_int_cap_12_s_fu_450_ap_ready,
        eta1_V => grp_dr2_int_cap_12_s_fu_450_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_450_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_450_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_450_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_450_ap_return);

    grp_dr2_int_cap_12_s_fu_462 : component dr2_int_cap_12_s
    port map (
        ap_ready => grp_dr2_int_cap_12_s_fu_462_ap_ready,
        eta1_V => grp_dr2_int_cap_12_s_fu_462_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_462_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_462_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_462_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_462_ap_return);

    grp_dr2_int_cap_12_s_fu_474 : component dr2_int_cap_12_s
    port map (
        ap_ready => grp_dr2_int_cap_12_s_fu_474_ap_ready,
        eta1_V => grp_dr2_int_cap_12_s_fu_474_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_474_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_474_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_474_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_474_ap_return);

    grp_dr2_int_cap_12_s_fu_486 : component dr2_int_cap_12_s
    port map (
        ap_ready => grp_dr2_int_cap_12_s_fu_486_ap_ready,
        eta1_V => grp_dr2_int_cap_12_s_fu_486_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_486_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_486_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_486_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_486_ap_return);

    grp_dr2_int_cap_12_s_fu_498 : component dr2_int_cap_12_s
    port map (
        ap_ready => grp_dr2_int_cap_12_s_fu_498_ap_ready,
        eta1_V => grp_dr2_int_cap_12_s_fu_498_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_498_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_498_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_498_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_498_ap_return);

    grp_dr2_int_cap_12_s_fu_510 : component dr2_int_cap_12_s
    port map (
        ap_ready => grp_dr2_int_cap_12_s_fu_510_ap_ready,
        eta1_V => grp_dr2_int_cap_12_s_fu_510_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_510_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_510_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_510_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_510_ap_return);

    grp_dr2_int_cap_12_s_fu_522 : component dr2_int_cap_12_s
    port map (
        ap_ready => grp_dr2_int_cap_12_s_fu_522_ap_ready,
        eta1_V => grp_dr2_int_cap_12_s_fu_522_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_522_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_522_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_522_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_522_ap_return);

    grp_dr2_int_cap_12_s_fu_534 : component dr2_int_cap_12_s
    port map (
        ap_ready => grp_dr2_int_cap_12_s_fu_534_ap_ready,
        eta1_V => grp_dr2_int_cap_12_s_fu_534_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_534_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_534_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_534_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_534_ap_return);

    grp_dr2_int_cap_12_s_fu_546 : component dr2_int_cap_12_s
    port map (
        ap_ready => grp_dr2_int_cap_12_s_fu_546_ap_ready,
        eta1_V => grp_dr2_int_cap_12_s_fu_546_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_546_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_546_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_546_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_546_ap_return);

    grp_dr2_int_cap_12_s_fu_558 : component dr2_int_cap_12_s
    port map (
        ap_ready => grp_dr2_int_cap_12_s_fu_558_ap_ready,
        eta1_V => grp_dr2_int_cap_12_s_fu_558_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_558_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_558_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_558_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_558_ap_return);

    grp_dr2_int_cap_12_s_fu_570 : component dr2_int_cap_12_s
    port map (
        ap_ready => grp_dr2_int_cap_12_s_fu_570_ap_ready,
        eta1_V => grp_dr2_int_cap_12_s_fu_570_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_570_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_570_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_570_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_570_ap_return);

    grp_dr2_int_cap_12_s_fu_582 : component dr2_int_cap_12_s
    port map (
        ap_ready => grp_dr2_int_cap_12_s_fu_582_ap_ready,
        eta1_V => grp_dr2_int_cap_12_s_fu_582_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_582_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_582_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_582_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_582_ap_return);

    grp_dr2_int_cap_12_s_fu_594 : component dr2_int_cap_12_s
    port map (
        ap_ready => grp_dr2_int_cap_12_s_fu_594_ap_ready,
        eta1_V => grp_dr2_int_cap_12_s_fu_594_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_594_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_594_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_594_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_594_ap_return);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_port_reg_mu_0_hwPt_V_read <= mu_0_hwPt_V_read;
                ap_port_reg_mu_1_hwEta_V_read <= mu_1_hwEta_V_read;
                ap_port_reg_mu_1_hwPhi_V_read <= mu_1_hwPhi_V_read;
                ap_port_reg_mu_1_hwPt_V_read <= mu_1_hwPt_V_read;
                ap_port_reg_track_0_hwPt_V_read <= track_0_hwPt_V_read;
                ap_port_reg_track_10_hwPt_V_rea <= track_10_hwPt_V_rea;
                ap_port_reg_track_11_hwPt_V_rea <= track_11_hwPt_V_rea;
                ap_port_reg_track_12_hwPt_V_rea <= track_12_hwPt_V_rea;
                ap_port_reg_track_13_hwPt_V_rea <= track_13_hwPt_V_rea;
                ap_port_reg_track_14_hwPt_V_rea <= track_14_hwPt_V_rea;
                ap_port_reg_track_1_hwPt_V_read <= track_1_hwPt_V_read;
                ap_port_reg_track_2_hwPt_V_read <= track_2_hwPt_V_read;
                ap_port_reg_track_3_hwPt_V_read <= track_3_hwPt_V_read;
                ap_port_reg_track_4_hwPt_V_read <= track_4_hwPt_V_read;
                ap_port_reg_track_5_hwPt_V_read <= track_5_hwPt_V_read;
                ap_port_reg_track_6_hwPt_V_read <= track_6_hwPt_V_read;
                ap_port_reg_track_7_hwPt_V_read <= track_7_hwPt_V_read;
                ap_port_reg_track_8_hwPt_V_read <= track_8_hwPt_V_read;
                ap_port_reg_track_9_hwPt_V_read <= track_9_hwPt_V_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                mu_0_hwPt_V_read_3_reg_2196 <= ap_port_reg_mu_0_hwPt_V_read;
                mu_1_hwPt_V_read_3_reg_2177 <= ap_port_reg_mu_1_hwPt_V_read;
                tmp_67_reg_2295 <= ap_port_reg_mu_1_hwPt_V_read(15 downto 1);
                tmp_s_reg_2220 <= ap_port_reg_mu_0_hwPt_V_read(15 downto 1);
                track_0_hwPt_V_read_14_reg_2171 <= ap_port_reg_track_0_hwPt_V_read;
                track_10_hwPt_V_rea_6_reg_2111 <= ap_port_reg_track_10_hwPt_V_rea;
                track_11_hwPt_V_rea_6_reg_2105 <= ap_port_reg_track_11_hwPt_V_rea;
                track_12_hwPt_V_rea_6_reg_2099 <= ap_port_reg_track_12_hwPt_V_rea;
                track_13_hwPt_V_rea_6_reg_2093 <= ap_port_reg_track_13_hwPt_V_rea;
                track_14_hwPt_V_rea_6_reg_2087 <= ap_port_reg_track_14_hwPt_V_rea;
                track_1_hwPt_V_read_7_reg_2165 <= ap_port_reg_track_1_hwPt_V_read;
                track_2_hwPt_V_read_7_reg_2159 <= ap_port_reg_track_2_hwPt_V_read;
                track_3_hwPt_V_read_7_reg_2153 <= ap_port_reg_track_3_hwPt_V_read;
                track_4_hwPt_V_read_7_reg_2147 <= ap_port_reg_track_4_hwPt_V_read;
                track_5_hwPt_V_read_7_reg_2141 <= ap_port_reg_track_5_hwPt_V_read;
                track_6_hwPt_V_read_7_reg_2135 <= ap_port_reg_track_6_hwPt_V_read;
                track_7_hwPt_V_read_7_reg_2129 <= ap_port_reg_track_7_hwPt_V_read;
                track_8_hwPt_V_read_7_reg_2123 <= ap_port_reg_track_8_hwPt_V_read;
                track_9_hwPt_V_read_7_reg_2117 <= ap_port_reg_track_9_hwPt_V_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_636 <= grp_dr2_int_cap_12_s_fu_426_ap_return;
                reg_640 <= grp_dr2_int_cap_12_s_fu_438_ap_return;
                reg_644 <= grp_dr2_int_cap_12_s_fu_450_ap_return;
                reg_648 <= grp_dr2_int_cap_12_s_fu_462_ap_return;
                reg_652 <= grp_dr2_int_cap_12_s_fu_474_ap_return;
                reg_656 <= grp_dr2_int_cap_12_s_fu_486_ap_return;
                reg_660 <= grp_dr2_int_cap_12_s_fu_498_ap_return;
                reg_664 <= grp_dr2_int_cap_12_s_fu_510_ap_return;
                reg_668 <= grp_dr2_int_cap_12_s_fu_522_ap_return;
                reg_672 <= grp_dr2_int_cap_12_s_fu_534_ap_return;
                reg_676 <= grp_dr2_int_cap_12_s_fu_546_ap_return;
                reg_680 <= grp_dr2_int_cap_12_s_fu_558_ap_return;
                reg_684 <= grp_dr2_int_cap_12_s_fu_570_ap_return;
                reg_688 <= grp_dr2_int_cap_12_s_fu_582_ap_return;
                reg_692 <= grp_dr2_int_cap_12_s_fu_594_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                tmp_47_0_10_reg_2275 <= grp_fu_762_p2;
                tmp_47_0_11_reg_2280 <= grp_fu_768_p2;
                tmp_47_0_12_reg_2285 <= grp_fu_774_p2;
                tmp_47_0_13_reg_2290 <= grp_fu_780_p2;
                tmp_47_0_1_reg_2225 <= grp_fu_702_p2;
                tmp_47_0_2_reg_2230 <= grp_fu_708_p2;
                tmp_47_0_3_reg_2235 <= grp_fu_714_p2;
                tmp_47_0_4_reg_2240 <= grp_fu_720_p2;
                tmp_47_0_5_reg_2245 <= grp_fu_726_p2;
                tmp_47_0_6_reg_2250 <= grp_fu_732_p2;
                tmp_47_0_7_reg_2255 <= grp_fu_738_p2;
                tmp_47_0_8_reg_2260 <= grp_fu_744_p2;
                tmp_47_0_9_reg_2265 <= grp_fu_750_p2;
                tmp_47_0_s_reg_2270 <= grp_fu_756_p2;
                tmp_47_reg_2215 <= grp_fu_696_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                track_0_hwEta_V_rea_6_reg_2082 <= track_0_hwEta_V_rea;
                track_0_hwPhi_V_rea_6_reg_2007 <= track_0_hwPhi_V_rea;
                track_10_hwEta_V_re_6_reg_2032 <= track_10_hwEta_V_re;
                track_10_hwPhi_V_re_6_reg_1957 <= track_10_hwPhi_V_re;
                track_11_hwEta_V_re_6_reg_2027 <= track_11_hwEta_V_re;
                track_11_hwPhi_V_re_6_reg_1952 <= track_11_hwPhi_V_re;
                track_12_hwEta_V_re_6_reg_2022 <= track_12_hwEta_V_re;
                track_12_hwPhi_V_re_6_reg_1947 <= track_12_hwPhi_V_re;
                track_13_hwEta_V_re_6_reg_2017 <= track_13_hwEta_V_re;
                track_13_hwPhi_V_re_6_reg_1942 <= track_13_hwPhi_V_re;
                track_14_hwEta_V_re_6_reg_2012 <= track_14_hwEta_V_re;
                track_14_hwPhi_V_re_6_reg_1937 <= track_14_hwPhi_V_re;
                track_1_hwEta_V_rea_6_reg_2077 <= track_1_hwEta_V_rea;
                track_1_hwPhi_V_rea_6_reg_2002 <= track_1_hwPhi_V_rea;
                track_2_hwEta_V_rea_6_reg_2072 <= track_2_hwEta_V_rea;
                track_2_hwPhi_V_rea_6_reg_1997 <= track_2_hwPhi_V_rea;
                track_3_hwEta_V_rea_6_reg_2067 <= track_3_hwEta_V_rea;
                track_3_hwPhi_V_rea_6_reg_1992 <= track_3_hwPhi_V_rea;
                track_4_hwEta_V_rea_6_reg_2062 <= track_4_hwEta_V_rea;
                track_4_hwPhi_V_rea_6_reg_1987 <= track_4_hwPhi_V_rea;
                track_5_hwEta_V_rea_6_reg_2057 <= track_5_hwEta_V_rea;
                track_5_hwPhi_V_rea_6_reg_1982 <= track_5_hwPhi_V_rea;
                track_6_hwEta_V_rea_6_reg_2052 <= track_6_hwEta_V_rea;
                track_6_hwPhi_V_rea_6_reg_1977 <= track_6_hwPhi_V_rea;
                track_7_hwEta_V_rea_6_reg_2047 <= track_7_hwEta_V_rea;
                track_7_hwPhi_V_rea_6_reg_1972 <= track_7_hwPhi_V_rea;
                track_8_hwEta_V_rea_6_reg_2042 <= track_8_hwEta_V_rea;
                track_8_hwPhi_V_rea_6_reg_1967 <= track_8_hwPhi_V_rea;
                track_9_hwEta_V_rea_6_reg_2037 <= track_9_hwEta_V_rea;
                track_9_hwPhi_V_rea_6_reg_1962 <= track_9_hwPhi_V_rea;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_block_pp0_stage1_subdone, ap_reset_idle_pp0, ap_idle_pp0_1to1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_reset_idle_pp0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= mu_track_dptval_0_0_fu_833_p3;
    ap_return_1 <= mu_track_dptval_0_1_fu_864_p3;
    ap_return_10 <= mu_track_dptval_0_1_1_fu_1143_p3;
    ap_return_11 <= mu_track_dptval_0_1_2_fu_1174_p3;
    ap_return_12 <= mu_track_dptval_0_1_3_fu_1205_p3;
    ap_return_13 <= mu_track_dptval_0_1_4_fu_1236_p3;
    ap_return_14 <= mu_track_dptval_0_1_5_fu_1267_p3;
    ap_return_15 <= mu_track_dptval_1_0_fu_1301_p3;
    ap_return_16 <= mu_track_dptval_1_1_fu_1333_p3;
    ap_return_17 <= mu_track_dptval_1_2_fu_1365_p3;
    ap_return_18 <= mu_track_dptval_1_3_fu_1397_p3;
    ap_return_19 <= mu_track_dptval_1_4_fu_1429_p3;
    ap_return_2 <= mu_track_dptval_0_2_fu_895_p3;
    ap_return_20 <= mu_track_dptval_1_5_fu_1461_p3;
    ap_return_21 <= mu_track_dptval_1_6_fu_1493_p3;
    ap_return_22 <= mu_track_dptval_1_7_fu_1525_p3;
    ap_return_23 <= mu_track_dptval_1_8_fu_1557_p3;
    ap_return_24 <= mu_track_dptval_1_9_fu_1589_p3;
    ap_return_25 <= mu_track_dptval_1_1_1_fu_1621_p3;
    ap_return_26 <= mu_track_dptval_1_1_2_fu_1653_p3;
    ap_return_27 <= mu_track_dptval_1_1_3_fu_1685_p3;
    ap_return_28 <= mu_track_dptval_1_1_4_fu_1717_p3;
    ap_return_29 <= mu_track_dptval_1_1_5_fu_1749_p3;
    ap_return_3 <= mu_track_dptval_0_3_fu_926_p3;
    ap_return_4 <= mu_track_dptval_0_4_fu_957_p3;
    ap_return_5 <= mu_track_dptval_0_5_fu_988_p3;
    ap_return_6 <= mu_track_dptval_0_6_fu_1019_p3;
    ap_return_7 <= mu_track_dptval_0_7_fu_1050_p3;
    ap_return_8 <= mu_track_dptval_0_8_fu_1081_p3;
    ap_return_9 <= mu_track_dptval_0_9_fu_1112_p3;
    dpt_V_0_10_fu_1150_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_2196) - unsigned(track_11_hwPt_V_rea_6_reg_2105));
    dpt_V_0_11_fu_1181_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_2196) - unsigned(track_12_hwPt_V_rea_6_reg_2099));
    dpt_V_0_12_fu_1212_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_2196) - unsigned(track_13_hwPt_V_rea_6_reg_2093));
    dpt_V_0_13_fu_1243_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_2196) - unsigned(track_14_hwPt_V_rea_6_reg_2087));
    dpt_V_0_1_fu_840_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_2196) - unsigned(track_1_hwPt_V_read_7_reg_2165));
    dpt_V_0_2_fu_871_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_2196) - unsigned(track_2_hwPt_V_read_7_reg_2159));
    dpt_V_0_3_fu_902_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_2196) - unsigned(track_3_hwPt_V_read_7_reg_2153));
    dpt_V_0_4_fu_933_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_2196) - unsigned(track_4_hwPt_V_read_7_reg_2147));
    dpt_V_0_5_fu_964_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_2196) - unsigned(track_5_hwPt_V_read_7_reg_2141));
    dpt_V_0_6_fu_995_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_2196) - unsigned(track_6_hwPt_V_read_7_reg_2135));
    dpt_V_0_7_fu_1026_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_2196) - unsigned(track_7_hwPt_V_read_7_reg_2129));
    dpt_V_0_8_fu_1057_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_2196) - unsigned(track_8_hwPt_V_read_7_reg_2123));
    dpt_V_0_9_fu_1088_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_2196) - unsigned(track_9_hwPt_V_read_7_reg_2117));
    dpt_V_0_s_fu_1119_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_2196) - unsigned(track_10_hwPt_V_rea_6_reg_2111));
    dpt_V_13_10_fu_1629_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_2177) - unsigned(track_11_hwPt_V_rea_6_reg_2105));
    dpt_V_13_11_fu_1661_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_2177) - unsigned(track_12_hwPt_V_rea_6_reg_2099));
    dpt_V_13_12_fu_1693_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_2177) - unsigned(track_13_hwPt_V_rea_6_reg_2093));
    dpt_V_13_13_fu_1725_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_2177) - unsigned(track_14_hwPt_V_rea_6_reg_2087));
    dpt_V_13_1_fu_1309_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_2177) - unsigned(track_1_hwPt_V_read_7_reg_2165));
    dpt_V_13_2_fu_1341_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_2177) - unsigned(track_2_hwPt_V_read_7_reg_2159));
    dpt_V_13_3_fu_1373_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_2177) - unsigned(track_3_hwPt_V_read_7_reg_2153));
    dpt_V_13_4_fu_1405_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_2177) - unsigned(track_4_hwPt_V_read_7_reg_2147));
    dpt_V_13_5_fu_1437_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_2177) - unsigned(track_5_hwPt_V_read_7_reg_2141));
    dpt_V_13_6_fu_1469_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_2177) - unsigned(track_6_hwPt_V_read_7_reg_2135));
    dpt_V_13_7_fu_1501_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_2177) - unsigned(track_7_hwPt_V_read_7_reg_2129));
    dpt_V_13_8_fu_1533_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_2177) - unsigned(track_8_hwPt_V_read_7_reg_2123));
    dpt_V_13_9_fu_1565_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_2177) - unsigned(track_9_hwPt_V_read_7_reg_2117));
    dpt_V_13_s_fu_1597_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_2177) - unsigned(track_10_hwPt_V_rea_6_reg_2111));
    dpt_V_1_0_10_fu_1166_p3 <= 
        dpt_V_0_10_fu_1150_p2 when (tmp_48_0_10_fu_1154_p2(0) = '1') else 
        tmp_49_0_10_fu_1160_p2;
    dpt_V_1_0_11_fu_1197_p3 <= 
        dpt_V_0_11_fu_1181_p2 when (tmp_48_0_11_fu_1185_p2(0) = '1') else 
        tmp_49_0_11_fu_1191_p2;
    dpt_V_1_0_12_fu_1228_p3 <= 
        dpt_V_0_12_fu_1212_p2 when (tmp_48_0_12_fu_1216_p2(0) = '1') else 
        tmp_49_0_12_fu_1222_p2;
    dpt_V_1_0_13_fu_1259_p3 <= 
        dpt_V_0_13_fu_1243_p2 when (tmp_48_0_13_fu_1247_p2(0) = '1') else 
        tmp_49_0_13_fu_1253_p2;
    dpt_V_1_0_1_fu_856_p3 <= 
        dpt_V_0_1_fu_840_p2 when (tmp_48_0_1_fu_844_p2(0) = '1') else 
        tmp_49_0_1_fu_850_p2;
    dpt_V_1_0_2_fu_887_p3 <= 
        dpt_V_0_2_fu_871_p2 when (tmp_48_0_2_fu_875_p2(0) = '1') else 
        tmp_49_0_2_fu_881_p2;
    dpt_V_1_0_3_fu_918_p3 <= 
        dpt_V_0_3_fu_902_p2 when (tmp_48_0_3_fu_906_p2(0) = '1') else 
        tmp_49_0_3_fu_912_p2;
    dpt_V_1_0_4_fu_949_p3 <= 
        dpt_V_0_4_fu_933_p2 when (tmp_48_0_4_fu_937_p2(0) = '1') else 
        tmp_49_0_4_fu_943_p2;
    dpt_V_1_0_5_fu_980_p3 <= 
        dpt_V_0_5_fu_964_p2 when (tmp_48_0_5_fu_968_p2(0) = '1') else 
        tmp_49_0_5_fu_974_p2;
    dpt_V_1_0_6_fu_1011_p3 <= 
        dpt_V_0_6_fu_995_p2 when (tmp_48_0_6_fu_999_p2(0) = '1') else 
        tmp_49_0_6_fu_1005_p2;
    dpt_V_1_0_7_fu_1042_p3 <= 
        dpt_V_0_7_fu_1026_p2 when (tmp_48_0_7_fu_1030_p2(0) = '1') else 
        tmp_49_0_7_fu_1036_p2;
    dpt_V_1_0_8_fu_1073_p3 <= 
        dpt_V_0_8_fu_1057_p2 when (tmp_48_0_8_fu_1061_p2(0) = '1') else 
        tmp_49_0_8_fu_1067_p2;
    dpt_V_1_0_9_fu_1104_p3 <= 
        dpt_V_0_9_fu_1088_p2 when (tmp_48_0_9_fu_1092_p2(0) = '1') else 
        tmp_49_0_9_fu_1098_p2;
    dpt_V_1_0_s_fu_1135_p3 <= 
        dpt_V_0_s_fu_1119_p2 when (tmp_48_0_s_fu_1123_p2(0) = '1') else 
        tmp_49_0_s_fu_1129_p2;
    dpt_V_1_1_10_fu_1645_p3 <= 
        dpt_V_13_10_fu_1629_p2 when (tmp_48_1_10_fu_1633_p2(0) = '1') else 
        tmp_49_1_10_fu_1639_p2;
    dpt_V_1_1_11_fu_1677_p3 <= 
        dpt_V_13_11_fu_1661_p2 when (tmp_48_1_11_fu_1665_p2(0) = '1') else 
        tmp_49_1_11_fu_1671_p2;
    dpt_V_1_1_12_fu_1709_p3 <= 
        dpt_V_13_12_fu_1693_p2 when (tmp_48_1_12_fu_1697_p2(0) = '1') else 
        tmp_49_1_12_fu_1703_p2;
    dpt_V_1_1_13_fu_1741_p3 <= 
        dpt_V_13_13_fu_1725_p2 when (tmp_48_1_13_fu_1729_p2(0) = '1') else 
        tmp_49_1_13_fu_1735_p2;
    dpt_V_1_1_1_fu_1325_p3 <= 
        dpt_V_13_1_fu_1309_p2 when (tmp_48_1_1_fu_1313_p2(0) = '1') else 
        tmp_49_1_1_fu_1319_p2;
    dpt_V_1_1_2_fu_1357_p3 <= 
        dpt_V_13_2_fu_1341_p2 when (tmp_48_1_2_fu_1345_p2(0) = '1') else 
        tmp_49_1_2_fu_1351_p2;
    dpt_V_1_1_3_fu_1389_p3 <= 
        dpt_V_13_3_fu_1373_p2 when (tmp_48_1_3_fu_1377_p2(0) = '1') else 
        tmp_49_1_3_fu_1383_p2;
    dpt_V_1_1_4_fu_1421_p3 <= 
        dpt_V_13_4_fu_1405_p2 when (tmp_48_1_4_fu_1409_p2(0) = '1') else 
        tmp_49_1_4_fu_1415_p2;
    dpt_V_1_1_5_fu_1453_p3 <= 
        dpt_V_13_5_fu_1437_p2 when (tmp_48_1_5_fu_1441_p2(0) = '1') else 
        tmp_49_1_5_fu_1447_p2;
    dpt_V_1_1_6_fu_1485_p3 <= 
        dpt_V_13_6_fu_1469_p2 when (tmp_48_1_6_fu_1473_p2(0) = '1') else 
        tmp_49_1_6_fu_1479_p2;
    dpt_V_1_1_7_fu_1517_p3 <= 
        dpt_V_13_7_fu_1501_p2 when (tmp_48_1_7_fu_1505_p2(0) = '1') else 
        tmp_49_1_7_fu_1511_p2;
    dpt_V_1_1_8_fu_1549_p3 <= 
        dpt_V_13_8_fu_1533_p2 when (tmp_48_1_8_fu_1537_p2(0) = '1') else 
        tmp_49_1_8_fu_1543_p2;
    dpt_V_1_1_9_fu_1581_p3 <= 
        dpt_V_13_9_fu_1565_p2 when (tmp_48_1_9_fu_1569_p2(0) = '1') else 
        tmp_49_1_9_fu_1575_p2;
    dpt_V_1_1_fu_1290_p3 <= 
        dpt_V_s_fu_1274_p2 when (tmp_48_1_fu_1278_p2(0) = '1') else 
        tmp_49_1_fu_1284_p2;
    dpt_V_1_1_s_fu_1613_p3 <= 
        dpt_V_13_s_fu_1597_p2 when (tmp_48_1_s_fu_1601_p2(0) = '1') else 
        tmp_49_1_s_fu_1607_p2;
    dpt_V_1_fu_822_p3 <= 
        dpt_V_fu_806_p2 when (tmp_48_fu_810_p2(0) = '1') else 
        tmp_49_fu_816_p2;
    dpt_V_fu_806_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_2196) - unsigned(track_0_hwPt_V_read_14_reg_2171));
    dpt_V_s_fu_1274_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_2177) - unsigned(track_0_hwPt_V_read_14_reg_2171));

    grp_dr2_int_cap_12_s_fu_426_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_426_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_426_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_426_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_426_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_426_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwEta_V_rea, track_0_hwEta_V_rea_6_reg_2082, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_426_eta2_V <= track_0_hwEta_V_rea_6_reg_2082;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_426_eta2_V <= track_0_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_426_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_426_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_426_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_426_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_426_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_426_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_426_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_426_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwPhi_V_rea, track_0_hwPhi_V_rea_6_reg_2007, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_426_phi2_V <= track_0_hwPhi_V_rea_6_reg_2007;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_426_phi2_V <= track_0_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_426_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_426_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_438_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_438_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_438_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_438_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_438_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_438_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwEta_V_rea, track_1_hwEta_V_rea_6_reg_2077, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_438_eta2_V <= track_1_hwEta_V_rea_6_reg_2077;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_438_eta2_V <= track_1_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_438_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_438_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_438_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_438_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_438_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_438_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_438_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_438_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwPhi_V_rea, track_1_hwPhi_V_rea_6_reg_2002, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_438_phi2_V <= track_1_hwPhi_V_rea_6_reg_2002;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_438_phi2_V <= track_1_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_438_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_438_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_450_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_450_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_450_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_450_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_450_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_450_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwEta_V_rea, track_2_hwEta_V_rea_6_reg_2072, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_450_eta2_V <= track_2_hwEta_V_rea_6_reg_2072;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_450_eta2_V <= track_2_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_450_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_450_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_450_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_450_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_450_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_450_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_450_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_450_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwPhi_V_rea, track_2_hwPhi_V_rea_6_reg_1997, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_450_phi2_V <= track_2_hwPhi_V_rea_6_reg_1997;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_450_phi2_V <= track_2_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_450_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_450_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_462_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_462_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_462_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_462_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_462_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_462_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwEta_V_rea, track_3_hwEta_V_rea_6_reg_2067, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_462_eta2_V <= track_3_hwEta_V_rea_6_reg_2067;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_462_eta2_V <= track_3_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_462_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_462_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_462_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_462_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_462_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_462_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_462_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_462_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwPhi_V_rea, track_3_hwPhi_V_rea_6_reg_1992, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_462_phi2_V <= track_3_hwPhi_V_rea_6_reg_1992;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_462_phi2_V <= track_3_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_462_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_462_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_474_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_474_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_474_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_474_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_474_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_474_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwEta_V_rea, track_4_hwEta_V_rea_6_reg_2062, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_474_eta2_V <= track_4_hwEta_V_rea_6_reg_2062;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_474_eta2_V <= track_4_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_474_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_474_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_474_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_474_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_474_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_474_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_474_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_474_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwPhi_V_rea, track_4_hwPhi_V_rea_6_reg_1987, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_474_phi2_V <= track_4_hwPhi_V_rea_6_reg_1987;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_474_phi2_V <= track_4_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_474_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_474_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_486_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_486_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_486_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_486_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_486_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_486_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwEta_V_rea, track_5_hwEta_V_rea_6_reg_2057, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_486_eta2_V <= track_5_hwEta_V_rea_6_reg_2057;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_486_eta2_V <= track_5_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_486_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_486_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_486_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_486_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_486_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_486_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_486_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_486_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwPhi_V_rea, track_5_hwPhi_V_rea_6_reg_1982, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_486_phi2_V <= track_5_hwPhi_V_rea_6_reg_1982;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_486_phi2_V <= track_5_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_486_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_486_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_498_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_498_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_498_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_498_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_498_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_498_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwEta_V_rea, track_6_hwEta_V_rea_6_reg_2052, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_498_eta2_V <= track_6_hwEta_V_rea_6_reg_2052;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_498_eta2_V <= track_6_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_498_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_498_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_498_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_498_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_498_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_498_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_498_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_498_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwPhi_V_rea, track_6_hwPhi_V_rea_6_reg_1977, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_498_phi2_V <= track_6_hwPhi_V_rea_6_reg_1977;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_498_phi2_V <= track_6_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_498_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_498_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_510_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_510_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_510_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_510_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_510_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_510_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_7_hwEta_V_rea, track_7_hwEta_V_rea_6_reg_2047, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_510_eta2_V <= track_7_hwEta_V_rea_6_reg_2047;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_510_eta2_V <= track_7_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_510_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_510_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_510_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_510_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_510_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_510_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_510_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_510_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_7_hwPhi_V_rea, track_7_hwPhi_V_rea_6_reg_1972, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_510_phi2_V <= track_7_hwPhi_V_rea_6_reg_1972;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_510_phi2_V <= track_7_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_510_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_510_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_522_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_522_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_522_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_522_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_522_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_522_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_8_hwEta_V_rea, track_8_hwEta_V_rea_6_reg_2042, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_522_eta2_V <= track_8_hwEta_V_rea_6_reg_2042;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_522_eta2_V <= track_8_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_522_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_522_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_522_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_522_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_522_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_522_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_522_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_522_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_8_hwPhi_V_rea, track_8_hwPhi_V_rea_6_reg_1967, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_522_phi2_V <= track_8_hwPhi_V_rea_6_reg_1967;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_522_phi2_V <= track_8_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_522_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_522_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_534_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_534_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_534_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_534_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_534_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_534_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_9_hwEta_V_rea, track_9_hwEta_V_rea_6_reg_2037, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_534_eta2_V <= track_9_hwEta_V_rea_6_reg_2037;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_534_eta2_V <= track_9_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_534_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_534_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_534_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_534_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_534_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_534_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_534_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_534_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_9_hwPhi_V_rea, track_9_hwPhi_V_rea_6_reg_1962, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_534_phi2_V <= track_9_hwPhi_V_rea_6_reg_1962;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_534_phi2_V <= track_9_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_534_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_534_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_546_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_546_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_546_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_546_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_546_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_546_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_10_hwEta_V_re, track_10_hwEta_V_re_6_reg_2032, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_546_eta2_V <= track_10_hwEta_V_re_6_reg_2032;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_546_eta2_V <= track_10_hwEta_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_546_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_546_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_546_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_546_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_546_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_546_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_546_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_546_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_10_hwPhi_V_re, track_10_hwPhi_V_re_6_reg_1957, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_546_phi2_V <= track_10_hwPhi_V_re_6_reg_1957;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_546_phi2_V <= track_10_hwPhi_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_546_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_546_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_558_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_558_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_558_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_558_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_558_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_558_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_11_hwEta_V_re, track_11_hwEta_V_re_6_reg_2027, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_558_eta2_V <= track_11_hwEta_V_re_6_reg_2027;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_558_eta2_V <= track_11_hwEta_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_558_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_558_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_558_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_558_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_558_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_558_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_558_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_558_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_11_hwPhi_V_re, track_11_hwPhi_V_re_6_reg_1952, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_558_phi2_V <= track_11_hwPhi_V_re_6_reg_1952;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_558_phi2_V <= track_11_hwPhi_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_558_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_558_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_570_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_570_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_570_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_570_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_570_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_570_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_12_hwEta_V_re, track_12_hwEta_V_re_6_reg_2022, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_570_eta2_V <= track_12_hwEta_V_re_6_reg_2022;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_570_eta2_V <= track_12_hwEta_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_570_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_570_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_570_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_570_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_570_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_570_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_570_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_570_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_12_hwPhi_V_re, track_12_hwPhi_V_re_6_reg_1947, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_570_phi2_V <= track_12_hwPhi_V_re_6_reg_1947;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_570_phi2_V <= track_12_hwPhi_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_570_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_570_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_582_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_582_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_582_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_582_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_582_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_582_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_13_hwEta_V_re, track_13_hwEta_V_re_6_reg_2017, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_582_eta2_V <= track_13_hwEta_V_re_6_reg_2017;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_582_eta2_V <= track_13_hwEta_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_582_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_582_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_582_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_582_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_582_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_582_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_582_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_582_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_13_hwPhi_V_re, track_13_hwPhi_V_re_6_reg_1942, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_582_phi2_V <= track_13_hwPhi_V_re_6_reg_1942;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_582_phi2_V <= track_13_hwPhi_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_582_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_582_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_594_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_594_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_594_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_594_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_594_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_594_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_14_hwEta_V_re, track_14_hwEta_V_re_6_reg_2012, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_594_eta2_V <= track_14_hwEta_V_re_6_reg_2012;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_594_eta2_V <= track_14_hwEta_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_594_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_594_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_594_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_594_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_594_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_594_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_594_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_594_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_14_hwPhi_V_re, track_14_hwPhi_V_re_6_reg_1937, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_594_phi2_V <= track_14_hwPhi_V_re_6_reg_1937;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_594_phi2_V <= track_14_hwPhi_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_594_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_594_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;

    grp_fu_696_p2 <= "1" when (unsigned(reg_636) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_702_p2 <= "1" when (unsigned(reg_640) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_708_p2 <= "1" when (unsigned(reg_644) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_714_p2 <= "1" when (unsigned(reg_648) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_720_p2 <= "1" when (unsigned(reg_652) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_726_p2 <= "1" when (unsigned(reg_656) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_732_p2 <= "1" when (unsigned(reg_660) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_738_p2 <= "1" when (unsigned(reg_664) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_744_p2 <= "1" when (unsigned(reg_668) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_750_p2 <= "1" when (unsigned(reg_672) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_756_p2 <= "1" when (unsigned(reg_676) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_762_p2 <= "1" when (unsigned(reg_680) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_768_p2 <= "1" when (unsigned(reg_684) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_774_p2 <= "1" when (unsigned(reg_688) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_780_p2 <= "1" when (unsigned(reg_692) < unsigned(ap_const_lv11_419)) else "0";
    mu_track_dptval_0_0_fu_833_p3 <= 
        dpt_V_1_fu_822_p3 when (tmp_47_reg_2215(0) = '1') else 
        r_V_fu_830_p1;
    mu_track_dptval_0_1_1_fu_1143_p3 <= 
        dpt_V_1_0_s_fu_1135_p3 when (tmp_47_0_s_reg_2270(0) = '1') else 
        r_V_fu_830_p1;
    mu_track_dptval_0_1_2_fu_1174_p3 <= 
        dpt_V_1_0_10_fu_1166_p3 when (tmp_47_0_10_reg_2275(0) = '1') else 
        r_V_fu_830_p1;
    mu_track_dptval_0_1_3_fu_1205_p3 <= 
        dpt_V_1_0_11_fu_1197_p3 when (tmp_47_0_11_reg_2280(0) = '1') else 
        r_V_fu_830_p1;
    mu_track_dptval_0_1_4_fu_1236_p3 <= 
        dpt_V_1_0_12_fu_1228_p3 when (tmp_47_0_12_reg_2285(0) = '1') else 
        r_V_fu_830_p1;
    mu_track_dptval_0_1_5_fu_1267_p3 <= 
        dpt_V_1_0_13_fu_1259_p3 when (tmp_47_0_13_reg_2290(0) = '1') else 
        r_V_fu_830_p1;
    mu_track_dptval_0_1_fu_864_p3 <= 
        dpt_V_1_0_1_fu_856_p3 when (tmp_47_0_1_reg_2225(0) = '1') else 
        r_V_fu_830_p1;
    mu_track_dptval_0_2_fu_895_p3 <= 
        dpt_V_1_0_2_fu_887_p3 when (tmp_47_0_2_reg_2230(0) = '1') else 
        r_V_fu_830_p1;
    mu_track_dptval_0_3_fu_926_p3 <= 
        dpt_V_1_0_3_fu_918_p3 when (tmp_47_0_3_reg_2235(0) = '1') else 
        r_V_fu_830_p1;
    mu_track_dptval_0_4_fu_957_p3 <= 
        dpt_V_1_0_4_fu_949_p3 when (tmp_47_0_4_reg_2240(0) = '1') else 
        r_V_fu_830_p1;
    mu_track_dptval_0_5_fu_988_p3 <= 
        dpt_V_1_0_5_fu_980_p3 when (tmp_47_0_5_reg_2245(0) = '1') else 
        r_V_fu_830_p1;
    mu_track_dptval_0_6_fu_1019_p3 <= 
        dpt_V_1_0_6_fu_1011_p3 when (tmp_47_0_6_reg_2250(0) = '1') else 
        r_V_fu_830_p1;
    mu_track_dptval_0_7_fu_1050_p3 <= 
        dpt_V_1_0_7_fu_1042_p3 when (tmp_47_0_7_reg_2255(0) = '1') else 
        r_V_fu_830_p1;
    mu_track_dptval_0_8_fu_1081_p3 <= 
        dpt_V_1_0_8_fu_1073_p3 when (tmp_47_0_8_reg_2260(0) = '1') else 
        r_V_fu_830_p1;
    mu_track_dptval_0_9_fu_1112_p3 <= 
        dpt_V_1_0_9_fu_1104_p3 when (tmp_47_0_9_reg_2265(0) = '1') else 
        r_V_fu_830_p1;
    mu_track_dptval_1_0_fu_1301_p3 <= 
        dpt_V_1_1_fu_1290_p3 when (grp_fu_696_p2(0) = '1') else 
        r_V_1_fu_1298_p1;
    mu_track_dptval_1_1_1_fu_1621_p3 <= 
        dpt_V_1_1_s_fu_1613_p3 when (grp_fu_756_p2(0) = '1') else 
        r_V_1_fu_1298_p1;
    mu_track_dptval_1_1_2_fu_1653_p3 <= 
        dpt_V_1_1_10_fu_1645_p3 when (grp_fu_762_p2(0) = '1') else 
        r_V_1_fu_1298_p1;
    mu_track_dptval_1_1_3_fu_1685_p3 <= 
        dpt_V_1_1_11_fu_1677_p3 when (grp_fu_768_p2(0) = '1') else 
        r_V_1_fu_1298_p1;
    mu_track_dptval_1_1_4_fu_1717_p3 <= 
        dpt_V_1_1_12_fu_1709_p3 when (grp_fu_774_p2(0) = '1') else 
        r_V_1_fu_1298_p1;
    mu_track_dptval_1_1_5_fu_1749_p3 <= 
        dpt_V_1_1_13_fu_1741_p3 when (grp_fu_780_p2(0) = '1') else 
        r_V_1_fu_1298_p1;
    mu_track_dptval_1_1_fu_1333_p3 <= 
        dpt_V_1_1_1_fu_1325_p3 when (grp_fu_702_p2(0) = '1') else 
        r_V_1_fu_1298_p1;
    mu_track_dptval_1_2_fu_1365_p3 <= 
        dpt_V_1_1_2_fu_1357_p3 when (grp_fu_708_p2(0) = '1') else 
        r_V_1_fu_1298_p1;
    mu_track_dptval_1_3_fu_1397_p3 <= 
        dpt_V_1_1_3_fu_1389_p3 when (grp_fu_714_p2(0) = '1') else 
        r_V_1_fu_1298_p1;
    mu_track_dptval_1_4_fu_1429_p3 <= 
        dpt_V_1_1_4_fu_1421_p3 when (grp_fu_720_p2(0) = '1') else 
        r_V_1_fu_1298_p1;
    mu_track_dptval_1_5_fu_1461_p3 <= 
        dpt_V_1_1_5_fu_1453_p3 when (grp_fu_726_p2(0) = '1') else 
        r_V_1_fu_1298_p1;
    mu_track_dptval_1_6_fu_1493_p3 <= 
        dpt_V_1_1_6_fu_1485_p3 when (grp_fu_732_p2(0) = '1') else 
        r_V_1_fu_1298_p1;
    mu_track_dptval_1_7_fu_1525_p3 <= 
        dpt_V_1_1_7_fu_1517_p3 when (grp_fu_738_p2(0) = '1') else 
        r_V_1_fu_1298_p1;
    mu_track_dptval_1_8_fu_1557_p3 <= 
        dpt_V_1_1_8_fu_1549_p3 when (grp_fu_744_p2(0) = '1') else 
        r_V_1_fu_1298_p1;
    mu_track_dptval_1_9_fu_1589_p3 <= 
        dpt_V_1_1_9_fu_1581_p3 when (grp_fu_750_p2(0) = '1') else 
        r_V_1_fu_1298_p1;
        r_V_1_fu_1298_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_67_reg_2295),16));

        r_V_fu_830_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_reg_2220),16));

    tmp_48_0_10_fu_1154_p2 <= "1" when (signed(dpt_V_0_10_fu_1150_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_11_fu_1185_p2 <= "1" when (signed(dpt_V_0_11_fu_1181_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_12_fu_1216_p2 <= "1" when (signed(dpt_V_0_12_fu_1212_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_13_fu_1247_p2 <= "1" when (signed(dpt_V_0_13_fu_1243_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_1_fu_844_p2 <= "1" when (signed(dpt_V_0_1_fu_840_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_2_fu_875_p2 <= "1" when (signed(dpt_V_0_2_fu_871_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_3_fu_906_p2 <= "1" when (signed(dpt_V_0_3_fu_902_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_4_fu_937_p2 <= "1" when (signed(dpt_V_0_4_fu_933_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_5_fu_968_p2 <= "1" when (signed(dpt_V_0_5_fu_964_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_6_fu_999_p2 <= "1" when (signed(dpt_V_0_6_fu_995_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_7_fu_1030_p2 <= "1" when (signed(dpt_V_0_7_fu_1026_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_8_fu_1061_p2 <= "1" when (signed(dpt_V_0_8_fu_1057_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_9_fu_1092_p2 <= "1" when (signed(dpt_V_0_9_fu_1088_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_s_fu_1123_p2 <= "1" when (signed(dpt_V_0_s_fu_1119_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_10_fu_1633_p2 <= "1" when (signed(dpt_V_13_10_fu_1629_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_11_fu_1665_p2 <= "1" when (signed(dpt_V_13_11_fu_1661_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_12_fu_1697_p2 <= "1" when (signed(dpt_V_13_12_fu_1693_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_13_fu_1729_p2 <= "1" when (signed(dpt_V_13_13_fu_1725_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_1_fu_1313_p2 <= "1" when (signed(dpt_V_13_1_fu_1309_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_2_fu_1345_p2 <= "1" when (signed(dpt_V_13_2_fu_1341_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_3_fu_1377_p2 <= "1" when (signed(dpt_V_13_3_fu_1373_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_4_fu_1409_p2 <= "1" when (signed(dpt_V_13_4_fu_1405_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_5_fu_1441_p2 <= "1" when (signed(dpt_V_13_5_fu_1437_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_6_fu_1473_p2 <= "1" when (signed(dpt_V_13_6_fu_1469_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_7_fu_1505_p2 <= "1" when (signed(dpt_V_13_7_fu_1501_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_8_fu_1537_p2 <= "1" when (signed(dpt_V_13_8_fu_1533_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_9_fu_1569_p2 <= "1" when (signed(dpt_V_13_9_fu_1565_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_fu_1278_p2 <= "1" when (signed(dpt_V_s_fu_1274_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_s_fu_1601_p2 <= "1" when (signed(dpt_V_13_s_fu_1597_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_fu_810_p2 <= "1" when (signed(dpt_V_fu_806_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_49_0_10_fu_1160_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_10_fu_1150_p2));
    tmp_49_0_11_fu_1191_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_11_fu_1181_p2));
    tmp_49_0_12_fu_1222_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_12_fu_1212_p2));
    tmp_49_0_13_fu_1253_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_13_fu_1243_p2));
    tmp_49_0_1_fu_850_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_1_fu_840_p2));
    tmp_49_0_2_fu_881_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_2_fu_871_p2));
    tmp_49_0_3_fu_912_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_3_fu_902_p2));
    tmp_49_0_4_fu_943_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_4_fu_933_p2));
    tmp_49_0_5_fu_974_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_5_fu_964_p2));
    tmp_49_0_6_fu_1005_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_6_fu_995_p2));
    tmp_49_0_7_fu_1036_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_7_fu_1026_p2));
    tmp_49_0_8_fu_1067_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_8_fu_1057_p2));
    tmp_49_0_9_fu_1098_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_9_fu_1088_p2));
    tmp_49_0_s_fu_1129_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_s_fu_1119_p2));
    tmp_49_1_10_fu_1639_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_10_fu_1629_p2));
    tmp_49_1_11_fu_1671_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_11_fu_1661_p2));
    tmp_49_1_12_fu_1703_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_12_fu_1693_p2));
    tmp_49_1_13_fu_1735_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_13_fu_1725_p2));
    tmp_49_1_1_fu_1319_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_1_fu_1309_p2));
    tmp_49_1_2_fu_1351_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_2_fu_1341_p2));
    tmp_49_1_3_fu_1383_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_3_fu_1373_p2));
    tmp_49_1_4_fu_1415_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_4_fu_1405_p2));
    tmp_49_1_5_fu_1447_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_5_fu_1437_p2));
    tmp_49_1_6_fu_1479_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_6_fu_1469_p2));
    tmp_49_1_7_fu_1511_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_7_fu_1501_p2));
    tmp_49_1_8_fu_1543_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_8_fu_1533_p2));
    tmp_49_1_9_fu_1575_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_9_fu_1565_p2));
    tmp_49_1_fu_1284_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_s_fu_1274_p2));
    tmp_49_1_s_fu_1607_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_s_fu_1597_p2));
    tmp_49_fu_816_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_fu_806_p2));
end behav;
