[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS73130DBVR production of TEXAS INSTRUMENTS from the text:Product\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nTPS731\nSBVS034N –SEPTEMBER 2003 –REVISED DECEMBER 2015\nTPS731xx Capacitor-Free, NMOS, 150-mA LowDropout Regulator WithReverse Current\nProtection\n1Features 3Description\nThe TPS731xx family oflow-dropout (LDO) linear\n1•Stable With orWithout Capacitors ofAllTypes\nvoltage regulators uses anew topology: anNMOS•Input Voltage Range of1.7Vto5.5Vpass element inavoltage-follower configuration. This\n•Ultralow Dropout Voltage: 30mVTypical (150-mA topology isstable using output capacitors with low\nLoad) equivalent series resistance (ESR), and even allows\noperation without acapacitor. The device also •Excellent Load Transient Response —With or\nprovides high reverse blockage (low reverse current)Without Optional Output Capacitorandground pincurrent thatisnearly constant over all•New NMOS Topology Provides Low Reversevalues ofoutput current.Leakage Current\nThe TPS731xx uses anadvanced BiCMOS process•Low Noise: 30μVRMSTypical (10kHz to100kHz)toyield high precision while delivering very low\n•0.5% Initial Accuracy dropout voltages and lowground pincurrent. Current\nconsumption, when notenabled, isless than 1μA •1%Overall Accuracy Over Line, Load, and\nandideal forportable applications. The extremely low Temperature\noutput noise (30μVRMSwith 0.1-μFCNR)isideal for•Less Than 1-μAMaximum IQinShutdown Modepowering VCOs. These devices are protected by•Thermal Shutdown andSpecified Minimum andthermal shutdown andfoldback current limit.\nMaximum Current Limit Protection\nDevice Information(1)•Available inMultiple Output Voltage Versions\nPART NUMBER PACKAGE BODY SIZE (NOM) –Fixed Outputs of1.20 Vto5V\nTPS731xx SOT-23 (5) 2.90 mm×1.60 mm–Adjustable Outputs from 1.2Vto5.5V\n(1)Forallavailable packages, see theorderable addendum at –Custom Outputs Available\ntheendofthedata sheet.\n2Applications\n•Smart Grid andEnergy\n•Building Automation\n•Set-Top Boxes\n•Medical Equipment\n•Test andMeasurement\n•Point-of-Sale Terminals\n•Wireless Infrastructure\nTypical Application Circuit forFixed-Voltage Versions\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, use insafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nTPS731\nSBVS034N –SEPTEMBER 2003 –REVISED DECEMBER 2015 www.ti.com\nTable ofContents\n1Features .................................................................. 1 8Application andImplementation ........................ 14\n8.1 Application Information ............................................ 14 2Applications ........................................................... 1\n8.2 Typical Applications ................................................ 14 3Description ............................................................. 1\n9Power Supply Recommendations ...................... 17 4Revision History ..................................................... 2\n10Layout ................................................................... 17 5PinConfiguration andFunctions ......................... 3\n10.1 Layout Guidelines ................................................. 176Specifications ......................................................... 4\n10.2 Layout Example .................................................... 176.1 Absolute Maximum Ratings ...................................... 4\n10.3 Thermal Considerations ........................................ 176.2 ESD Ratings ............................................................ 4\n11Device andDocumentation Support ................. 19 6.3 Recommended Operating Conditions ....................... 4\n11.1 Device Support ...................................................... 19 6.4 Thermal Information .................................................. 4\n11.2 Documentation Support ....................................... 19 6.5 Electrical Characteristics ........................................... 5\n11.3 Related Links ........................................................ 19 6.6 Typical Characteristics .............................................. 6\n11.4 Community Resources .......................................... 207Detailed Description ............................................ 11\n11.5 Trademarks ........................................................... 207.1 Overview ................................................................. 11\n11.6 Electrostatic Discharge Caution ............................ 207.2 Functional Block Diagrams ..................................... 11\n11.7 Glossary ................................................................ 207.3 Feature Description ................................................. 12\n12Mechanical, Packaging, andOrderable 7.4 Device Functional Modes ........................................ 13\nInformation ........................................................... 20\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision M(August 2009) toRevision N Page\n•Changed firstandthird Features bullets ................................................................................................................................ 1\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section ................................................................................................. 1\n•Changed listofrecommended Applications ........................................................................................................................... 1\n•Changed PinConfiguration andFunctions section; updated table format tomeet new standards ...................................... 3\n•Changed free-air temperature tojunction temperature inAbsolute Maximum Ratings condition statement ........................ 4\n•Deleted Power Dissipation Ratings table ............................................................................................................................... 4\n•Changed Thermal Information table; updated thermal resistance values forallpackages .................................................. 4\nChanges from Revision L(May, 2009) toRevision M Page\n•Changed Figure 10................................................................................................................................................................ 6\n•Added paragraph about recommended start-up sequence toInternal Current Limit section .............................................. 13\n•Added paragraph about current foldback anddevice start-up toEnable PinandShutdown section .................................. 13\n2 Submit Documentation Feedback Copyright ©2003 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS731\nIN\nGND\nEN NR/FBOUT 1\n2\n3 45\nTPS731\nwww.ti.com SBVS034N –SEPTEMBER 2003 –REVISED DECEMBER 2015\n5PinConfiguration andFunctions\nDBV Package\n5-Pin SOT-23\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nIN 1 I Input supply.\nGND 2 — Ground.\nDriving theenable pin(EN) high turns ontheregulator. Driving thispinlowputs theregulator into\nEN 3 I shutdown mode. Refer toEnable PinandShutdown formore details. ENcanbeconnected toINifnot\nused.\nFixed-voltage versions only—connecting anexternal capacitor tothispinbypasses noise generated byNR 4 —theinternal bandgap, reducing output noise tovery lowlevels.\nAdjustable-voltage version only—thisistheinput tothecontrol loop error amplifier, andisused tosettheFB 4 Ioutput voltage ofthedevice.\nOUT 5 O Output oftheregulator. There arenooutput capacitor requirements forstability.\nCopyright ©2003 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: TPS731\nTPS731\nSBVS034N –SEPTEMBER 2003 –REVISED DECEMBER 2015 www.ti.com\n6Specifications\n6.1 Absolute Maximum Ratings\nover operating junction temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVIN –0.3 6\nVEN –0.3 6\nVoltage V\nVOUT –0.3 5.5\nVNR,VFB –0.3 6\nPeak output current IOUT Internally limited\nOutput short-circuit duration Indefinite\nContinuous total powerPDISS SeePower Dissipationdissipation\nJunction, TJ –55 150\nTemperature °C\nStorage, Tstg –65 150\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n6.2 ESD Ratings\nVALUE UNIT\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, all±2000pins(1)\nV(ESD) Electrostatic discharge V\nCharged device model (CDM), perJEDEC specification JESD22-±500C101, allpins(2)\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n6.3 Recommended Operating Conditions\nover operating junction temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVIN Input supply voltage range 1.7 5.5 V\nIOUT Output current 0 150 mA\nTJ Operating junction temperature –40 125 °C\n6.4 Thermal Information\nTPS731xx\nTHERMAL METRIC(1)DBV (SOT-23) UNIT\n5PINS\nRθJA Junction-to-ambient thermal resistance 207.2\nRθJC(top) Junction-to-case (top) thermal resistance 124.2\nRθJB Junction-to-board thermal resistance 35 °C/W\nψJT Junction-to-top characterization parameter 13.5\nψJB Junction-to-board characterization parameter 34.1\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\n4 Submit Documentation Feedback Copyright ©2003 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS731\nTPS731\nwww.ti.com SBVS034N –SEPTEMBER 2003 –REVISED DECEMBER 2015\n6.5 Electrical Characteristics\nOver operating temperature range (TJ=–40°Cto+125 °C),VIN=VOUT(nom) +0.5V(1),IOUT=10mA, VEN=1.7V,and\nCOUT=0.1μF,unless otherwise noted. Typical values areatTJ=25°C.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIN Input voltage range(1)1.7 5.5 V\nVFB Internal reference (TPS73101) TJ=25°C 1.198 1.20 1.210 V\nOutput voltage range (TPS73101)(2)VFB 5.5–VDO V\nNominal TJ=25°C –0.5% 0.5%VOUTAccuracy(1)(3)VOUT+0.5V≤VIN≤5.5V;VIN,IOUT,andT –1% ±0.5% 1%10mA≤IOUT≤150mA\nΔVOUT(ΔVIN) Line regulation(1)VOUT(nom) +0.5V≤VIN≤5.5V 0.01 %/V\n1mA≤IOUT≤150mA 0.002\nΔVOUT(ΔIOUT) Load regulation %/mA\n10mA≤IOUT≤150mA 0.0005\nDropout voltage(4)\nVDO IOUT=150mA 30 100 mV(VIN=VOUT(nom) –0.1V)\nZO(DO) Output impedance indropout 1.7V≤VIN≤VOUT+VDO 0.25 Ω\nICL Output current limit VOUT=0.9×VOUT(nom) 150 360 500 mA\nISC Short-circuit current VOUT=0V 200 mA\nIREV Reverse leakage current(5)(–IIN) VEN≤0.5V,0V≤VIN≤VOUT 0.1 10μA\nIOUT=10mA(IQ) 400 550\nIGND GND pincurrent μA\nIOUT=150mA 550 750\nVEN≤0.5V,VOUT≤VIN≤5.5V,ISHDN Shutdown current (IGND) 0.02 1μA–40°C≤TJ≤100°C\nIFB FBpincurrent (TPS73101) 0.1 0.3μA\nf=100Hz,IOUT=150mA 58 Power-supply rejection ratioPSRR dB(ripple rejection) f=10kHz, IOUT=150mA 37\nCOUT=10μF,NoCNR 27×VOUT Output noise voltageVn μVRMSBW=10Hz -100kHz COUT=10μF,CNR=0.01μF 8.5×VOUT\nVOUT=3V,RL=30ΩtSTR Startup time 600 μsCOUT=1μF,CNR=0.01μF\nVEN(high) ENpinhigh (enabled) 1.7 VIN V\nVEN(low) ENpinlow(shutdown) 0 0.5 V\nIEN(high) ENpincurrent (enabled) VEN=5.5V 0.02 0.1μA\nShutdown Temp increasing 160\nTSD Thermal shutdown temperature °C\nReset Temp decreasing 140\nTJ Operating junction temperature –40 125 °C\n(1) Minimum VIN=VOUT+VDOor1.7V,whichever isgreater.\n(2) TPS73101 istested atVOUT=2.5V.\n(3) Tolerance ofexternal resistors notincluded inthisspecification.\n(4) VDOisnotmeasured forfixed output versions with VOUT(nom) <1.8Vbecause minimum VIN=1.7V.\n(5) Fixed-voltage versions only; refer toApplication Information formore information.\nCopyright ©2003 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: TPS731\n30\n25\n20\n15\n10\n5\n0Percent of Units (%)\n/c451.0/c450.9/c450.8/c450.7/c450.6/c450.5/c450.4/c450.3/c450.2/c450.10\n0.1\n0.2\n0.3\n0.4\n0.5\n0.6\n0.7\n0.8\n0.9\n1.0VOUTError (%)IOUT= 10 mA\n18\n16\n14\n12\n10\n8\n6\n4\n2\n0Percent of Units (%)\n/c45100/c4590/c4580/c4570/c4560/c4550/c4540/c4530/c4520/c4510010\n20\n30\n40\n50\n60\n70\n80\n90100Worst Case dVOUT/dT (ppm/°C)IOUT= 10 mA\nAll Voltage Versions\n50\n40\n30\n20\n10\n0VDO(mV)\n0 30 60 90 120 150\nIOUT(mA)+125 °CTPS73125DBV\n+25 °C\n/c4540 °C\n50\n40\n30\n20\n10\n0VDO(mV)\n/c4550 /c4525 0 25 50 75 100 125\nT emperature (°C)TPS73125DBV\nIOUT= 150 mA\n0.20\n0.15\n0.10\n0.05\n0\n/c450.05\n/c450.10\n/c450.15\n/c450.20Change in VOUT(%)\n0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5\nVIN/c45VOUT(V)+125 °C +25 °C\n/c4540 °CReferred to VIN= VOUT+ 0.5 V at IOUT= 10 mA\n0.5\n0.4\n0.3\n0.2\n0.1\n0\n/c450.1\n/c450.2\n/c450.3\n/c450.4\n/c450.5Change in VOUT(%)\n0 15 30 45 60 75 90 105 120 135 150\nIOUT(mA)Referred to I OUT= 10 mA\nTPS731\nSBVS034N –SEPTEMBER 2003 –REVISED DECEMBER 2015 www.ti.com\n6.6 Typical Characteristics\nForallvoltage versions atTJ=25°C,VIN=VOUT(nom) +0.5V,IOUT=10mA, VEN=1.7V,andCOUT=0.1μF,unless otherwise\nnoted.\nFigure 1.Load Regulation Figure 2.Line Regulation\nFigure 3.Dropout Voltage vsOutput Current Figure 4.Dropout Voltage vsTemperature\nFigure 5.Output Voltage Accuracy Histogram Figure 6.Output Voltage Drift Histogram\n6 Submit Documentation Feedback Copyright ©2003 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS731\n500\n450\n400\n350\n300\n250\n200\n150Current Limit (mA)\n1.5 2.5 3.0 3.5 4.0 4.5 5.0 2.0 5.5\nVIN(V)\n500\n450\n400\n350\n300\n250\n200\n150Current Limit (mA)\n/c4550 /c4525 0 25 50 75 100 125\nTemperature (°C)\nICL400\n350\n300\n250\n200\n150\n100\n50\n0Output□Current□(mA)ISC\n/c450.5 0 1.0 1.5 2.0 2.5 3.0 3.5\nOutput□Voltage□(V)0.5TPS73133\n1\n0.1\n0.01IGND(/c109A)\n/c4550 /c4525 0 25 50 75 100 125\nTemperature (°C)VENABLE = 0.5 V\nVIN= VO+ 0.5 V\n700\n600\n500\n400\n300\n200\n100\n0IGND(/c109A)\n0 30 60 90 120 150\nIOUT(mA)VIN= 5.5 V\nVIN= 4 V\nVIN= 2 V\n700\n600\n500\n400\n300\n200\n100\n0IGND(/c109A)\n/c4550 /c4525 0 25 50 75 100 125\nTemperature (°C)IOUT= 150 mA\nVIN= 5.5 V\nVIN= 4 V\nVIN= 2 V\nTPS731\nwww.ti.com SBVS034N –SEPTEMBER 2003 –REVISED DECEMBER 2015\nTypical Characteristics (continued)\nForallvoltage versions atTJ=25°C,VIN=VOUT(nom) +0.5V,IOUT=10mA, VEN=1.7V,andCOUT=0.1μF,unless otherwise\nnoted.\nFigure 7.Ground PinCurrent vsOutput Current Figure 8.Ground PinCurrent vsTemperature\nFigure 9.Ground PinCurrent inShutdown vsTemperature Figure 10.Current Limit vsVOUT(Foldback)\nFigure 12.Current Limit vsTemperature Figure 11.Current Limit vsVIN\nCopyright ©2003 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: TPS731\n60\n50\n40\n30\n20\n10\n0VN(RMS)\nCOUT(/c109F)0.1 1 10VOUT= 5.0 V\nVOUT= 3.3 V\nVOUT= 1.5 V\nCNR= 0.01 /c109F\n10 Hz < Frequency < 100 kHz\n140\n120\n100\n80\n60\n40\n20\n0VN(RMS)\nCNR(F)1p 10p 100p 1n 10nVOUT= 5.0 V\nVOUT= 3.3 V\nVOUT= 1.5 V\nCOUT= 0/c109F\n10 Hz < Frequency < 100 kHz\n1\n0.1\n0.01eN(/c109V/√Hz)\n10 100 1k 10k 100k\nFrequency (Hz)COUT= 1/c109F\nCOUT= 0/c109F\nCOUT= 10 /c109F\nIOUT= 150 mA\n1\n0.1\n0.01eN(/c109V/√Hz)\n10 100 1k 10k 100k\nFrequency (Hz)IOUT= 150 mACOUT= 1/c109F\nCOUT= 0/c109F\nCOUT= 10 /c109F\n10k 1090\n80\n70\n60\n50\n40\n30\n20\n10\n0Ripple□Rejection□(dB)\n100 1k 100k 1M 10M\nFrequency□(Hz)I =□1mAOUT\nC =□1 F /c109OUT\nI =□AnyOUT\nC =□0 F /c109OUTV =□V +□1VIN OUTI =□1mAOUT\nC =□AnyOUTI =□1mAOUT\nC =□10 F /c109OUTI =□100mAOUT\nC =□AnyOUT\nI =□100mAOUT\nC =□10 F /c109OUTI =□100mAO\nC =□1 F /c109O\n40\n35\n30\n25\n20\n15\n10\n5\n0PSRR□(dB)\n0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0\nV V/c45 (V)IN OUTFrequency□=□10kHz\nC =□10 F\nV =□2.5V\nI =□100mA/c109OUT\nOUT\nOUT\nTPS731\nSBVS034N –SEPTEMBER 2003 –REVISED DECEMBER 2015 www.ti.com\nTypical Characteristics (continued)\nForallvoltage versions atTJ=25°C,VIN=VOUT(nom) +0.5V,IOUT=10mA, VEN=1.7V,andCOUT=0.1μF,unless otherwise\nnoted.\nFigure 14.PSRR (Ripple Rejection) vsVIN–VOUT Figure 13.PSRR (Ripple Rejection) vsFrequency\nFigure 15.Noise Spectral Density CNR=0μF Figure 16.Noise Spectral Density CNR=0.01μF\nFigure 17.RMS Noise Voltage vsCOUT Figure 18.RMS Noise Voltage vsCNR\n8 Submit Documentation Feedback Copyright ©2003 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS731\n10\n1\n0.1\n0.01IENABLE(nA)\n/c4550 /c4525 0 25 50 75 100 125\nTemperature (°C)\n6\n5\n4\n3\n2\n1\n0\n/c451\n/c452Volts\n50 ms/divVIN\nVOUT\n100 s/div \x03/c1091 V/div\n1 V/divRL= 20 \x03/c87\nCOUT= 10 F\x03\x03/c109\n2 V\n0 VRL= 1 k \x03/c87\nCOUT= 0/c109F\nRL= 20 /c87\nCOUT= 1\x03/c109FVOUT\nVEN\n100 s/div \x03/c1091 V/div\n1 V/divRL= 20\x03\x03/c87\nCOUT= 10 /c109F\n2 V\n0 VRL= 1 k /c87\nCOUT= 0 F\x03\x03/c109RL= 20 /c87\nCOUT= 1/c109F\nVOUT\nVEN\n10/c109s/div40 mV/tick\n40 mV/tick\n40 mV/tick\n25 mA/tickVIN= 3.8 V COUT= 0/c109F\nCOUT= 1/c109F\nCOUT= 10 /c109F\n10 mA150 mAVOUT\nVOUT\nVOUT\nIOUT\n10/c109s/div50 mV/div\n50 mV/div\n1 V/divVOUT\nVOUT\nVINIOUT= 150 mA\n5.5 V\n4.5 VdVIN\ndt= 0.5 V/ /c109sCOUT= 0/c109F\nCOUT= 100 /c109F\nTPS731\nwww.ti.com SBVS034N –SEPTEMBER 2003 –REVISED DECEMBER 2015\nTypical Characteristics (continued)\nForallvoltage versions atTJ=25°C,VIN=VOUT(nom) +0.5V,IOUT=10mA, VEN=1.7V,andCOUT=0.1μF,unless otherwise\nnoted.\nFigure 19.TPS73133 Load Transient Response Figure 20.TPS73133 Line Transient Response\nFigure 21.TPS73133 Turnon Response Figure 22.TPS73133 Turnoff Response\nFigure 23.TPS73133 Power UpandPower Down Figure 24.IENABLE vsTemperature\nCopyright ©2003 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: TPS731\n25/c109s/div50 mV/div\n50 mV/divVOUT\nVOUT\nIOUT150 mA\n10 mACOUT= 0/c109FCFB= 10 nF\nR1= 39.2 k /c87\nCOUT= 10 /c109F\n5/c109s/div100 mV/div\n100 mV/divVOUT\nVOUT\nVIN4.5 V\n3.5 VCOUT= 0/c109FVOUT= 2.5 V\nCFB= 10 nF\nCOUT= 10 /c109F\n60\n55\n50\n45\n40\n35\n30\n25\n20VN(rms)\nCFB(F)10p 100p 1n 10nVOUT= 2.5 V\nCOUT= 0/c109F\nR1= 39.2 k /c87\n10 Hz < Frequency < 100 kHz\n160\n140\n120\n100\n80\n60\n40\n20\n0IFB(nA)\n/c4550 /c4525 0 25 50 75 100 125\nTemperature (°C)\nTPS731\nSBVS034N –SEPTEMBER 2003 –REVISED DECEMBER 2015 www.ti.com\nTypical Characteristics (continued)\nForallvoltage versions atTJ=25°C,VIN=VOUT(nom) +0.5V,IOUT=10mA, VEN=1.7V,andCOUT=0.1μF,unless otherwise\nnoted.\nFigure 26.TPS73101 IFBvsTemperature Figure 25.TPS73101 RMS Noise Voltage vsCFB\nFigure 27.TPS73101 Load Transient, Adjustable Version Figure 28.TPS73101 Line Transient, Adjustable Version\n10 Submit Documentation Feedback Copyright ©2003 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS731\nServo\nError\nAmpRef\n27 k /c87\n8 k/c87Current\nLimitThermal\nProtection\nBandgap\nNROUT\nR1\nR2EN\nGNDIN\nR1+ R2= 80 k /c874-MHZ\nCharge Pump\nTPS731\nwww.ti.com SBVS034N –SEPTEMBER 2003 –REVISED DECEMBER 2015\n7Detailed Description\n7.1 Overview\nThe TPS731xx family oflow-dropout linear regulators operates down toaninput voltage of1.7Vand supports\noutput voltages down to1.2Vwhile sourcing upto150mAofload current. This linear regulator uses anNMOS\npass element with anintegrated 4-MHz charge pump toprovide adropout voltage ofless than 100 mVatfull\nload current. This unique architecture also permits stable regulation over awide range ofoutput capacitors. In\nfact, the TPS731xx family ofdevices does not require any output capacitor forstability. The increased\ninsensitivity totheoutput capacitor value and type makes thisfamily oflinear regulators anideal choice when\npowering aload where theeffective capacitance isunknown.\nThe TPS731xx family ofdevices also features anoise reduction (NR) pinthat allows foradditional reduction of\ntheoutput noise. With anoise reduction capacitor of0.01 µFconnected from theNRpintoGND, theTPS73115\noutput noise canbeaslowas12.75 µVRMS.The lownoise output featured bytheTPS731xx family makes itwell-\nsuited forpowering VCOs oranyother noise sensitive load.\n7.2 Functional Block Diagrams\nFigure 29.Fixed-Voltage Version\nCopyright ©2003 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: TPS731\nRMS\nN RMS OUTVV ( V ) 8.5 V (V)V/c109/c230 /c246/c109 /c61 /c180 /c231 /c247/c232 /c248\nVN(/C0109VRMS)/C004327/C0466/C0109VRMS\nV/C0467/C0032VOUT(V)\nVN/C004332/C0109VRMS/C0032(R1/C0041R2)\nR2/C004332/C0109VRMS/C0032VOUT\nVREF\nVO\n1.2 V\n1.5 V\n1.8 V\n2.5 V\n2.8 V\n3.0 V\n3.3 VR1\nShort\n23.2 k /c87\n28.0 k /c87\n39.2k /c87\n44.2 k /c87\n46.4 k /c87\n52.3 k /c87R2\nOpen\n95.3k /c87\n56.2 k /c87\n36.5 k /c87\n33.2 k /c87\n30.9 k /c87\n30.1 k /c87Standard 1%\nResistor Values for\nCommon Output Voltages\nNOTE: V OUT= (R 1+ R2)/R2/c2151.204;\nR1R2/c6419 k/c87for best\naccuracy.Servo\nError\nAmpRef\nCurrent\nLimitThermal\nProtection\nBandgap\nOUT\nFBR1\nR2EN\nGNDIN\n80 k /c878 k/c8727 k /c874-MHZ\nCharge Pump\nǁ\nTPS731\nSBVS034N –SEPTEMBER 2003 –REVISED DECEMBER 2015 www.ti.com\nFunctional Block Diagrams (continued)\nFigure 30.Adjustable-Voltage Version\n7.3 Feature Description\n7.3.1 Output Noise\nAprecision band-gap reference isused togenerate theinternal reference voltage, VREF.This reference isthe\ndominant noise source within theTPS731xx anditgenerates approximately 32μVRMS(10Hzto100kHz) atthe\nreference output (NR). The regulator control loop gains upthereference noise with thesame gain asthe\nreference voltage, sothatthenoise voltage oftheregulator isapproximately given byEquation 1:\n(1)\nBecause thevalue ofVREFis1.2V,thisrelationship reduces toEquation 2forthecase ofnoCNR.\n(2)\nAninternal 27-kΩresistor inseries with thenoise reduction pin(NR) forms alow-pass filter forthevoltage\nreference when anexternal noise reduction capacitor, CNR,isconnected from NRtoground. ForCNR=10nF,\nthetotal noise inthe10-Hz to100-kHz bandwidth isreduced byafactor ofapproximately 3.2, giving the\napproximate relationship shown inEquation 3forCNR=10nF.\n(3)\nThis noise reduction effect isshown asRMS Noise Voltage vsCNRinTypical Characteristics .\nThe TPS73101 adjustable version does nothave theNR pinavailable. However, connecting afeedback\ncapacitor, CFB,from theoutput tothefeedback pin(FB) reduces output noise and improves load transient\nperformance.\n12 Submit Documentation Feedback Copyright ©2003 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS731\nTPS731\nwww.ti.com SBVS034N –SEPTEMBER 2003 –REVISED DECEMBER 2015\nFeature Description (continued)\nThe TPS731xx uses aninternal charge pump todevelop aninternal supply voltage sufficient todrive thegate of\ntheNMOS pass element above VOUT.The charge pump generates approximately 250μVofswitching noise at\napproximately 4MHz; however, charge-pump noise contribution isnegligible attheoutput oftheregulator for\nmost values ofIOUTandCOUT.\n7.3.2 Internal Current Limit\nThe TPS731xx internal current limit helps protect theregulator during fault conditions. Foldback current limit\nhelps toprotect theregulator from damage during output short-circuit conditions byreducing current limit when\nVOUTdrops below 0.5V.See Figure 10.\nNote from Figure 10that approximately –0.2VofVOUTresults inacurrent limit of0mA. Therefore, ifOUT is\nforced below –0.2Vbefore ENgoes high, thedevice may notstart up.Inapplications that work with both a\npositive andnegative voltage supply, theTPS731xx should beenabled first.\n7.3.3 Enable PinandShutdown\nThe enable pin(EN) isactive high and iscompatible with standard TTL-CMOS levels. AVENbelow 0.5V\n(maximum) turns theregulator offand drops theGND pincurrent toapproximately 10nA.When ENisused to\nshutdown theregulator, allcharge isremoved from thepass transistor gate, and theoutput ramps back uptoa\nregulated VOUT(see Figure 21).\nWhen shutdown capability isnotrequired, ENcan beconnected toVIN.However, thepass gate may notbe\ndischarged using thisconfiguration, andthepass transistor may belefton(enhanced) forasignificant time after\nVINhasbeen removed. This scenario canresult inreverse current flow (iftheINpinislowimpedance) andfaster\nramp times upon power up.Inaddition, forVINramp times slower than afew milliseconds, theoutput may\novershoot upon power up.\nThe current limit foldback canprevent device start-up under some conditions. SeeInternal Current Limit .\n7.3.4 Reverse Current\nThe NMOS pass element oftheTPS731xx provides inherent protection against current flow from theoutput of\ntheregulator totheinput when thegate ofthepass device ispulled low. Toensure that allcharge isremoved\nfrom thegate ofthepass element, theENpinmust bedriven lowbefore theinput voltage isremoved. Ifthisis\nnotdone, thepass element may beleftonduetostored charge onthegate.\nAfter theENpinisdriven low, nobias voltage isneeded onany pinforreverse current blocking. The reverse\ncurrent isspecified asthecurrent flowing outoftheINpindue tovoltage applied ontheOUT pin.There willbe\nadditional current flowing intotheOUT pinduetothe80-kΩinternal resistor divider toground (see Figure 29and\nFigure 30).\nFortheTPS73101, reverse current may flow when VFBismore than 1.0Vabove VIN.\n7.4 Device Functional Modes\n7.4.1 Normal Operation With 1.7V≤VIN≤5.5VandVEN≥1.7V\nThe TPS731xx family requires aninput voltage ofatleast 1.7Vtofunction properly and attempt tomaintain\nregulation.\nWhen operating thedevice near 5.5V,take care tosuppress any transient spikes that may exceed the6.0-V\nabsolute maximum voltage rating. The device should never operate ataDCvoltage greater than 5.5V.\nCopyright ©2003 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: TPS731\nTPS73101\nGND EN FBIN OUTVIN VOUT\nVOUT= x□1.204(R1+ R2)\nR2R1 CFB\nR2Optional□input□capacitor.\nMay□improve□source\nimpedance,□noise,□or□PSRR.Optional□output□capacitor.\nMay□improve□load□transient,\nnoise,□or□PSRR.\nOptional□capacitor\nreduces□output□noise\nand□improves\ntransient□response.OFFON\nTPS731xx\nGND EN\nON\nOFFNRIN OUTVIN VOUTOptional□input□capacitor.\nMay□improve□source\nimpedance,□noise,□or□PSRR.Optional□output□capacitor.\nMay□improve□load□transient,\nnoise,□or□PSRR.\nOptional□bypass\ncapacitor□to□reduce\noutput□noise.\nTPS731\nSBVS034N –SEPTEMBER 2003 –REVISED DECEMBER 2015 www.ti.com\n8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe TPS731xx belongs toafamily ofnew generation LDO regulators that use anNMOS pass transistor to\nachieve ultra-low-dropout performance, reverse current blockage, andfreedom from output capacitor constraints.\nThese features, combined with low noise and anenable input, make the TPS731xx ideal forportable\napplications. This regulator family offers awide selection offixed output voltage versions and anadjustable\noutput version. Allversions have thermal andover-current protection, including foldback current limit.\n8.2 Typical Applications\nFigure 31shows thebasic circuit connections forthefixed-voltage models. Figure 32gives theconnections for\ntheadjustable output version (TPS73101).\nFigure 31.Typical Application Circuit forFixed-Voltage Versions\nFigure 32.Typical Application Circuit forAdjustable-Voltage Version\n8.2.1 Design Requirements\nR1andR2canbecalculated foranyoutput voltage using theformula shown inFigure 32.Sample resistor values\nforcommon output voltages areshown inFigure 30.\nForbest accuracy, make theparallel combination ofR1and R2approximately equal to19kΩ.This 19kΩ,in\naddition totheinternal 8-kΩresistor, presents thesame impedance totheerror amp asthe27-kΩbandgap\nreference output. This impedance helps compensate forleakages intotheerror amp terminals.\n14 Submit Documentation Feedback Copyright ©2003 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS731\nOUT\nOUT 1 2 LOADVdV / dtC 80k (R R ) R/c61/c180 /c87 /c43 /c80 /c80\nOUT\nOUT LOADVdV / dtC 80k R/c61/c180 /c87 /c80\nTPS731\nwww.ti.com SBVS034N –SEPTEMBER 2003 –REVISED DECEMBER 2015\nTypical Applications (continued)\n8.2.2 Detailed Design Procedure\n8.2.2.1 Input and Output Capacitor Requirements\nAlthough aninput capacitor isnotrequired forstability, itisgood analog design practice toconnect a0.1-μFto\n1-μF,lowESR capacitor across theinput supply near theregulator. This counteracts reactive input sources and\nimproves transient response, noise rejection, and ripple rejection. Ahigher-value capacitor may benecessary if\nlarge, fastrise-time load transients areanticipated orthedevice islocated several inches from thepower source.\n8.2.2.2 Dropout Voltage\nThe TPS731xx uses anNMOS pass transistor toachieve extremely lowdropout. When (VIN–VOUT)isless than\nthedropout voltage (VDO),theNMOS pass device isinitslinear region ofoperation and theinput-to-output\nresistance istheRDS(on) oftheNMOS pass element.\nForlarge step changes inload current, theTPS731xx requires alarger voltage drop from VINtoVOUTtoavoid\ndegraded transient response. The boundary ofthis transient dropout region isapproximately twice theDC\ndropout. Values ofVIN–VOUTabove thislineinsure normal transient response.\nOperating inthetransient dropout region cancause anincrease inrecovery time. The time required torecover\nfrom aload transient isafunction ofthemagnitude ofthechange inload current rate, therate ofchange inload\ncurrent, and the available headroom (VINtoVOUT voltage drop). Under worst-case conditions [full-scale\ninstantaneous load change with (VIN–VOUT)close toDCdropout levels], theTPS731xx can take acouple of\nhundred microseconds toreturn tothespecified regulation accuracy.\n8.2.2.3 Transient Response\nThe lowopen-loop output impedance provided bytheNMOS pass element inavoltage follower configuration\nallows operation without anoutput capacitor formany applications. Aswith any regulator, theaddition ofa\ncapacitor (nominal value 1μF)from theoutput pin(OUT) toground willreduce undershoot magnitude but\nincrease itsduration. Intheadjustable version, theaddition ofacapacitor, CFB,from theOUT pintotheFBpin\nwillalso improve thetransient response.\nThe TPS731xx does nothave active pulldown when theoutput isovervoltage. This allows applications that\nconnect higher voltage sources, such asalternate power supplies, totheoutput. This also results inanoutput\novershoot ofseveral percent iftheload current quickly drops tozero when acapacitor isconnected totheoutput.\nThe duration ofovershoot canbereduced byadding aload resistor. The overshoot decays atarate determined\nbyoutput capacitor COUTandtheinternal andexternal load resistance. The rate ofdecay isgiven byEquation 4\nandEquation 5:\n(Fixed-voltage version)\n(4)\n(Adjustable-voltage version)\n(5)\nCopyright ©2003 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: TPS731\n100 s/div \x03/c1091 V/div\n1 V/divRL= 20 \x03/c87\nCOUT= 10 F\x03\x03/c109\n2 V\n0 VRL= 1 k \x03/c87\nCOUT= 0/c109F\nRL= 20 /c87\nCOUT= 1\x03/c109FVOUT\nVEN\n100 s/div \x03/c1091 V/div\n1 V/divRL= 20\x03\x03/c87\nCOUT= 10 /c109F\n2 V\n0 VRL= 1 k /c87\nCOUT= 0 F\x03\x03/c109RL= 20 /c87\nCOUT= 1/c109F\nVOUT\nVEN\nTPS731\nSBVS034N –SEPTEMBER 2003 –REVISED DECEMBER 2015 www.ti.com\nTypical Applications (continued)\n8.2.3 Application Curves\nFigure 33.TPS73133 Turnon Response Figure 34.TPS73133 Turnoff Response\n16 Submit Documentation Feedback Copyright ©2003 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS731\nENVOUT VIN\nGND \nPLANETPS731COUTGND \nPLANE\nR1R2CIN\nTPS731\nwww.ti.com SBVS034N –SEPTEMBER 2003 –REVISED DECEMBER 2015\n9Power Supply Recommendations\nThese devices aredesigned tooperate from aninput voltage supply range between 1.7Vand 5.5V.The input\nvoltage range provides adequate headroom inorder forthedevice tohave aregulated output. This input supply\nmust bewell regulated. Iftheinput supply isnoisy, additional input capacitors with lowESR canhelp improve the\noutput noise performance.\n10Layout\n10.1 Layout Guidelines\nToimprove ACperformance such asPSRR, output noise, and transient response, itisrecommended that the\nPCB bedesigned with separate ground planes forVINand VOUT,with each ground plane connected only atthe\nground pin(GND) ofthedevice. Inaddition, theground connection forthebypass capacitor should connect\ndirectly totheGND pinofthedevice.\nSolder pad footprint recommendations fortheTPS731xx are presented inApplication Bulletin Solder Pad\nRecommendations forSurface-Mount Devices (SBFA015 ),available from theTIwebsite atwww.ti.com .\n10.2 Layout Example\nFigure 35.Example Layout (DBV Package)\n10.3 Thermal Considerations\nThermal protection disables theoutput when thejunction temperature rises toapproximately 160°C,allowing the\ndevice tocool. When thejunction temperature cools toapproximately 140°C,theoutput circuitry isagain\nenabled. Depending onpower dissipation, thermal resistance, and ambient temperature, thethermal protection\ncircuit may cycle onand off.This limits thedissipation oftheregulator, protecting itfrom damage due to\noverheating.\nAny tendency toactivate thethermal protection circuit indicates excessive power dissipation oraninadequate\nheatsink. Forreliable operation, junction temperature should belimited to125°Cmaximum. Toestimate the\nmargin ofsafety inacomplete design (including heatsink), increase theambient temperature until thethermal\nprotection istriggered; useworst-case loads andsignal conditions. Forgood reliability, thermal protection should\ntrigger atleast 35°Cabove themaximum expected ambient condition ofyour application. This produces aworst-\ncase junction temperature of125°Catthehighest expected ambient temperature andworst-case load.\nThe internal protection circuitry oftheTPS731xx has been designed toprotect against overload conditions. It\nwas notintended toreplace proper heatsinking. Continuously running theTPS731xx into thermal shutdown\ndegrades device reliability.\nCopyright ©2003 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: TPS731\nD IN OUT OUTP (V V ) I/c61 /c45 /c180\nTPS731\nSBVS034N –SEPTEMBER 2003 –REVISED DECEMBER 2015 www.ti.com\nThermal Considerations (continued)\n10.3.1 Power Dissipation\nThe ability toremove heat from thedieisdifferent foreach package type, presenting different considerations in\nthePCB layout. The PCB area around thedevice that isfree ofother components moves theheat from the\ndevice totheambient air.Performance data forJEDEC low- and high-K boards areshown intheThermal\nInformation table. Using heavier copper willincrease theeffectiveness inremoving heat from thedevice.\nPower dissipation depends oninput voltage andload conditions. Power dissipation (PD)isequal totheproduct of\ntheoutput current times thevoltage drop across theoutput pass element (VINtoVOUT):\n(6)\nPower dissipation canbeminimized byusing thelowest possible input voltage necessary toassure therequired\noutput voltage.\n18 Submit Documentation Feedback Copyright ©2003 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS731\nTPS731\nwww.ti.com SBVS034N –SEPTEMBER 2003 –REVISED DECEMBER 2015\n11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Development Support\n11.1.1.1 Spice Models\nComputer simulation ofcircuit performance using SPICE isoften useful when analyzing theperformance of\nanalog circuits andsystems. ASPICE model fortheTPS731 isavailable through theproduct folders under Tools\n&Software .\n11.1.2 Device Nomenclature\nTable 1.Device Nomenclature(1)\nPRODUCT VOUT\nTPS731 xxyyyz xxisthenominal output voltage (forexample, 25=2.5V;01=Adjustable).\nyyyisthepackage designator.\nzisthetape andreelquantity (R=3000, T=250).\n(1) Forthemost current package andordering information seethePackage Option Addendum attheendofthisdocument, orseetheTI\nwebsite atwww.ti.com .\n11.2 Documentation Support\n11.2.1 Related Documentation\nForrelated documentation, seethefollowing:\n•Application report. Solder PadRecommendations forSurface-Mount Devices .Literature number SBFA015 .\n11.3 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 2.Related Links\nTECHNICAL TOOLS & SUPPORT &PARTS PRODUCT FOLDER SAMPLE &BUYDOCUMENTS SOFTWARE COMMUNITY\nTPS73101 Click here Click here Click here Click here Click here\nTPS731125 Click here Click here Click here Click here Click here\nTPS73115 Click here Click here Click here Click here Click here\nTPS73118 Click here Click here Click here Click here Click here\nTPS73125 Click here Click here Click here Click here Click here\nTPS73130 Click here Click here Click here Click here Click here\nTPS73131 Click here Click here Click here Click here Click here\nTPS73132 Click here Click here Click here Click here Click here\nTPS73133 Click here Click here Click here Click here Click here\nTPS73150 Click here Click here Click here Click here Click here\nCopyright ©2003 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: TPS731\nTPS731\nSBVS034N –SEPTEMBER 2003 –REVISED DECEMBER 2015 www.ti.com\n11.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.5 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.6 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\n20 Submit Documentation Feedback Copyright ©2003 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS731\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS73101DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 PWYQSamples\nTPS73101DBVRG4 ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 PWYQSamples\nTPS73101DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 PWYQSamples\nTPS73101DBVTG4 ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 PWYQSamples\nTPS731125DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 BYXSamples\nTPS731125DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 BYXSamples\nTPS73115DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T31Samples\nTPS73115DBVT LIFEBUY SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T31\nTPS73118DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T32Samples\nTPS73118DBVRG4 ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T32Samples\nTPS73118DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T32Samples\nTPS73118DBVTG4 ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T32Samples\nTPS73125DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 PHWISamples\nTPS73125DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 PHWISamples\nTPS73125DBVTG4 ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 PHWISamples\nTPS73130DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T33Samples\nTPS73130DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T33Samples\nTPS73131DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 BYSSamples\nTPS73131DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 BYSSamples\nTPS73132DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T52Samples\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2022\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS73132DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T52Samples\nTPS73133DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T34Samples\nTPS73133DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T34Samples\nTPS73133DBVTG4 ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T34Samples\nTPS73150DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T35Samples\nTPS73150DBVRG4 ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T35Samples\nTPS73150DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T35Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\nAddendum-Page 2\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2022\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 3\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS73101DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS73101DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS731125DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS731125DBVT SOT-23 DBV 5250 178.0 9.03.33.21.44.08.0 Q3\nTPS73115DBVR SOT-23 DBV 53000 178.0 9.03.33.21.44.08.0 Q3\nTPS73115DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS73118DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS73118DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS73125DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS73125DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS73130DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS73130DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS73131DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS73131DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS73132DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS73132DBVT SOT-23 DBV 5250 179.0 8.43.23.21.44.08.0 Q3\nTPS73133DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS73133DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2021\nPack Materials-Page 1\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS73150DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS73150DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS73101DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS73101DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS731125DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS731125DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS73115DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS73115DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS73118DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS73118DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS73125DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS73125DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS73130DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS73130DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS73131DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS73131DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS73132DBVR SOT-23 DBV 53000 200.0 183.0 25.0\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2021\nPack Materials-Page 2\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS73132DBVT SOT-23 DBV 5250 200.0 183.0 25.0\nTPS73133DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS73133DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS73150DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS73150DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2021\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.95\n1.91.450.90\n0.150.00 TYP5X 0.50.3\n0.60.3 TYP 8\n0 TYP1.9(0.1)\n(0.15)A\n3.052.75B1.751.45\n(1.1)SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/G   03/2023\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Refernce JEDEC MO-178.4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.25 mm per side.5. Support pin may differ or may not be present.0.2 C A B1\n345\n2INDEX AREAPIN 1\n NOTE 5\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND5X (1.1)\n5X (0.6)\n(2.6)(1.9)\n2X (0.95)\n(R0.05) TYP\n4214839/G   03/2023SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45\n2\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)(1.9)\n2X(0.95)5X (1.1)\n5X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/G   03/2023\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45\n2\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS73130DBVR

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 1.7V to 5.5V
  - Output Voltage Range: Adjustable from 1.2V to 5.5V (specific to TPS73130)
  
- **Current Ratings:**
  - Maximum Output Current: 150 mA
  - Output Current Limit: 150 mA to 500 mA (internally limited)

- **Power Consumption:**
  - Quiescent Current (IQ): Less than 1 µA in shutdown mode
  - Ground Pin Current (IGND): 400 µA (at 10 mA load), 550 µA (at 150 mA load)

- **Operating Temperature Range:**
  - Junction Temperature (TJ): -40°C to +125°C

- **Package Type:**
  - SOT-23 (5-pin)

- **Special Features:**
  - Low Dropout Voltage: 30 mV typical at 150 mA load
  - Stable with or without output capacitors
  - Reverse current protection
  - Thermal shutdown and foldback current limit protection
  - Low output noise: 30 µVRMS (10 Hz to 100 kHz)
  - Enable pin for shutdown capability

- **Moisture Sensitive Level (MSL):**
  - MSL Level 1, according to JEDEC J-STD-020E

#### Description:
The TPS73130DBVR is a low-dropout (LDO) linear voltage regulator from Texas Instruments, designed to provide a stable output voltage with minimal dropout voltage. It utilizes an NMOS pass element in a voltage-follower configuration, allowing it to operate effectively with low equivalent series resistance (ESR) output capacitors or even without any output capacitor. This makes it particularly versatile for various applications, especially where space and component count are critical.

#### Typical Applications:
- **Smart Grid and Energy Management:** Provides stable voltage for sensors and control systems.
- **Building Automation:** Powers devices requiring low noise and stable voltage.
- **Medical Equipment:** Ideal for powering sensitive medical devices due to low output noise.
- **Test and Measurement Equipment:** Ensures accurate readings by providing a stable voltage supply.
- **Point-of-Sale Terminals:** Supplies power to critical components in payment systems.
- **Wireless Infrastructure:** Supports RF components that require low noise power supplies.

The TPS73130DBVR is particularly suited for portable applications due to its low quiescent current and ability to function without output capacitors, making it an excellent choice for battery-powered devices.