
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003298                       # Number of seconds simulated
sim_ticks                                  3297769440                       # Number of ticks simulated
final_tick                               574800692559                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 395785                       # Simulator instruction rate (inst/s)
host_op_rate                                   509040                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 303698                       # Simulator tick rate (ticks/s)
host_mem_usage                               16924216                       # Number of bytes of host memory used
host_seconds                                 10858.70                       # Real time elapsed on the host
sim_insts                                  4297711908                       # Number of instructions simulated
sim_ops                                    5527509516                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       185472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       210688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        68352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       112384                       # Number of bytes read from this memory
system.physmem.bytes_read::total               584192                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7296                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       208384                       # Number of bytes written to this memory
system.physmem.bytes_written::total            208384                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1449                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1646                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          534                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          878                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4564                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1628                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1628                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       582212                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     56241652                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       504583                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     63888032                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       621026                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     20726737                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       504583                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     34078792                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               177147618                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       582212                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       504583                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       621026                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       504583                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2212405                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          63189378                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               63189378                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          63189378                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       582212                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     56241652                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       504583                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     63888032                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       621026                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     20726737                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       504583                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     34078792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              240336996                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7908321                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2872612                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2507803                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185322                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1411066                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1375865                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          206419                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5828                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3381850                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15969515                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2872612                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582284                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3288655                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         906203                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        389775                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1667680                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74714                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7780140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.364312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.172194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4491485     57.73%     57.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          162880      2.09%     59.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          299167      3.85%     63.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          282173      3.63%     67.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          457359      5.88%     73.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          474736      6.10%     79.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114611      1.47%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85672      1.10%     81.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1412057     18.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7780140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363239                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.019331                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3491445                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       376755                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3179871                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12925                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        719134                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       314822                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          721                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17864370                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1298                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        719134                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3641156                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         131738                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        42611                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3041734                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       203758                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17377264                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69550                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82454                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23085419                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79095506                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79095506                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8172369                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2045                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1003                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           547050                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2665237                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       579838                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9768                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       195060                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16434202                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2003                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13833662                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17255                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5005603                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13713299                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7780140                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.778074                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840245                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2716189     34.91%     34.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1450355     18.64%     53.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1258229     16.17%     69.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       772369      9.93%     79.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       804392     10.34%     89.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       472832      6.08%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211096      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        55986      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38692      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7780140                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54470     66.43%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17417     21.24%     87.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10111     12.33%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10856743     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109576      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2371456     17.14%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       494887      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13833662                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.749254                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              81998                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005927                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35546716                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21441853                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13373974                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13915660                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34315                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       780283                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           73                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       140897                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        719134                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          71618                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6005                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16436208                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19790                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2665237                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       579838                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1003                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3189                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97676                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110109                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207785                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13568196                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2277740                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       265465                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2760437                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048056                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482697                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.715686                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13389405                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13373974                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8217366                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20090607                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.691127                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409015                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5064504                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185617                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7061006                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.610504                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.310031                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3264695     46.24%     46.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1494643     21.17%     67.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834231     11.81%     79.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283210      4.01%     83.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272235      3.86%     87.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113413      1.61%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298422      4.23%     92.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88750      1.26%     94.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       411407      5.83%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7061006                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       411407                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23085881                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33592322                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3044                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 128181                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.790832                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.790832                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.264491                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.264491                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62743990                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17540638                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18395181                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7908321                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2846394                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2314192                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       196228                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1170285                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1102608                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          298901                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8364                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2852154                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15783073                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2846394                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1401509                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3467497                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1048754                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        597244                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1396853                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        84307                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7765091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.512005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.307385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4297594     55.35%     55.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          304956      3.93%     59.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          243936      3.14%     62.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          596588      7.68%     70.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          159813      2.06%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          208309      2.68%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          152379      1.96%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           83841      1.08%     77.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1717675     22.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7765091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359924                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.995755                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2985466                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       580849                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3331944                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23071                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        843756                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       484893                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4492                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18862335                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        10727                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        843756                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3205798                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         124828                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       133232                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3129526                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       327946                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18186626                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2727                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        135359                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       102236                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          192                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25462602                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84888686                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84888686                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15547077                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9915503                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3802                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2188                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           904435                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1701605                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       863249                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13507                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       257573                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17186119                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3674                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13626311                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27857                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5974708                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18265610                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          662                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7765091                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.754817                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.887998                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2718608     35.01%     35.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1670059     21.51%     56.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1078651     13.89%     70.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       807944     10.40%     80.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       697057      8.98%     89.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       358646      4.62%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       310773      4.00%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57802      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        65551      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7765091                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          79908     70.75%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16578     14.68%     85.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16452     14.57%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11351955     83.31%     83.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       193049      1.42%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1506      0.01%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1353353      9.93%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       726448      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13626311                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.723035                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             112940                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008288                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35158505                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23164562                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13274865                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13739251                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50586                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       678378                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          247                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           61                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       223384                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        843756                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          53437                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7534                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17189794                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        38542                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1701605                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       863249                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2168                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6685                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           61                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       115743                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       111353                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       227096                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13406262                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1268691                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       220044                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1975346                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1890870                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            706655                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.695210                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13283854                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13274865                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8646208                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24427957                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.678595                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.353947                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9107769                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11185274                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6004577                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3012                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       196099                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6921335                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.616057                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.137592                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2709173     39.14%     39.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1911167     27.61%     66.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       777665     11.24%     77.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       436075      6.30%     84.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       356220      5.15%     89.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       144122      2.08%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       171907      2.48%     94.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        86428      1.25%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       328578      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6921335                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9107769                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11185274                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1663089                       # Number of memory references committed
system.switch_cpus1.commit.loads              1023224                       # Number of loads committed
system.switch_cpus1.commit.membars               1506                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1607126                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10078332                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       227714                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       328578                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23782608                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35224043                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3958                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 143230                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9107769                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11185274                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9107769                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.868305                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.868305                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.151669                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.151669                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60303368                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18350484                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17406022                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3012                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 7908321                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2976969                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2430797                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       199667                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1237281                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1170374                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          305908                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8789                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3076953                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16161134                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2976969                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1476282                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3500777                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1039001                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        463907                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1498022                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        77292                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7879350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.535348                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.338380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4378573     55.57%     55.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          285146      3.62%     59.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          431925      5.48%     64.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          297079      3.77%     68.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          209343      2.66%     71.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          203120      2.58%     73.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          122906      1.56%     75.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          263813      3.35%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1687445     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7879350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.376435                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.043561                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3165959                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       485219                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3341832                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        48831                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        837496                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       499454                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19341896                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1202                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        837496                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3344561                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          48009                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       180353                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3208546                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       260374                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18760064                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        108728                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        88633                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26323946                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     87305047                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     87305047                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16164306                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10159635                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3353                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1611                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           776723                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1718150                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       876643                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10514                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       205757                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17475464                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3217                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13947715                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27943                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5846339                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     17877504                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      7879350                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.770161                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.920755                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2833857     35.97%     35.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1592051     20.21%     56.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1103453     14.00%     70.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       750921      9.53%     79.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       771969      9.80%     89.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       364363      4.62%     94.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       326446      4.14%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        62692      0.80%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        73598      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7879350                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          75536     70.57%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15064     14.07%     84.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16443     15.36%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11665101     83.63%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       175986      1.26%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1606      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1369705      9.82%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       735317      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13947715                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.763676                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             107043                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007675                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     35909766                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23325055                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13559324                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14054758                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        44027                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       667776                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          624                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       208593                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        837496                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          25365                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4685                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17478683                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        62951                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1718150                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       876643                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1611                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3923                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       120617                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       109604                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       230221                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13689735                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1280349                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       257980                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1997130                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1945592                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            716781                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.731055                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13565359                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13559324                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8779179                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         24941156                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.714564                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351996                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9398144                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11584633                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      5894078                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3212                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       201076                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7041854                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.645111                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.175442                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2704664     38.41%     38.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2013444     28.59%     67.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       762312     10.83%     77.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       426465      6.06%     83.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       355784      5.05%     88.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       160035      2.27%     91.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       152068      2.16%     93.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       105205      1.49%     94.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       361877      5.14%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7041854                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9398144                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11584633                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1718424                       # Number of memory references committed
system.switch_cpus2.commit.loads              1050374                       # Number of loads committed
system.switch_cpus2.commit.membars               1606                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1680720                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10429259                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       239621                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       361877                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24158688                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           35795483                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1696                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  28971                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9398144                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11584633                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9398144                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.841477                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.841477                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.188387                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.188387                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        61483077                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18860451                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17787887                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3212                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 7908321                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2887448                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2349841                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       194073                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1226782                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1135263                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          296026                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8633                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3188386                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              15762852                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2887448                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1431289                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3309924                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         993629                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        495104                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1557901                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        77237                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7789755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.492617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.300898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4479831     57.51%     57.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          178182      2.29%     59.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          231642      2.97%     62.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          350269      4.50%     67.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          340070      4.37%     71.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          258692      3.32%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          153371      1.97%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          230944      2.96%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1566754     20.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7789755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.365115                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.993198                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3294498                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       484767                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3189075                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25278                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        796135                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       488569                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      18850905                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1181                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        796135                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3469665                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          99990                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       129274                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3035065                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       259624                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18298998                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          101                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        112034                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        81755                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     25501518                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     85204172                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     85204172                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15813063                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9688437                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3806                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2135                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           738598                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1696354                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       895724                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17648                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       352296                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          16998969                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3636                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13675480                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25545                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5550018                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     16881613                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          548                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7789755                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.755573                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.893299                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2695792     34.61%     34.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1717195     22.04%     56.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1126129     14.46%     71.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       747184      9.59%     80.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       700481      8.99%     89.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       375626      4.82%     94.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       275879      3.54%     98.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        82605      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        68864      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7789755                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          67038     69.64%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         13729     14.26%     83.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        15502     16.10%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11383816     83.24%     83.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       193276      1.41%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1544      0.01%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1350625      9.88%     94.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       746219      5.46%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13675480                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.729252                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              96270                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007040                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35262528                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     22552707                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13289142                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13771750                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        47135                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       652900                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          197                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       226981                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        796135                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          59270                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9246                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17002605                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       114260                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1696354                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       895724                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2092                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7017                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           88                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       118098                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       109731                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       227829                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13411747                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1270765                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       263731                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2001369                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1879435                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            730604                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.695903                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13292842                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13289142                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8537407                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         23968165                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.680400                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356198                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9260980                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11382334                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5620305                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3088                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       197008                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      6993620                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.627531                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.147368                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2691295     38.48%     38.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2016252     28.83%     67.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       737569     10.55%     77.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       422777      6.05%     83.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       355289      5.08%     88.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       184170      2.63%     91.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       167753      2.40%     94.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        74031      1.06%     95.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       344484      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      6993620                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9260980                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11382334                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1712192                       # Number of memory references committed
system.switch_cpus3.commit.loads              1043449                       # Number of loads committed
system.switch_cpus3.commit.membars               1544                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1632620                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10259525                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       232268                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       344484                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            23651775                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           34801888                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3162                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 118566                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9260980                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11382334                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9260980                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.853940                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.853940                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.171043                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.171043                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        60348964                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18359756                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17409524                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3088                       # number of misc regfile writes
system.l2.replacements                           4564                       # number of replacements
system.l2.tagsinuse                      32767.932826                       # Cycle average of tags in use
system.l2.total_refs                          1134307                       # Total number of references to valid blocks.
system.l2.sampled_refs                          37332                       # Sample count of references to valid blocks.
system.l2.avg_refs                          30.384308                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           672.365350                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.927228                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    739.262622                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.969207                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    834.564905                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     15.723722                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    260.669161                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.970283                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    453.481571                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           9694.248831                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8226.103453                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4330.890074                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           7499.756419                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.020519                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000456                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.022561                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000396                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.025469                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000480                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.007955                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000396                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.013839                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.295845                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.251041                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.132168                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.228874                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999998                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         3602                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5006                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2580                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3948                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   15136                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5704                       # number of Writeback hits
system.l2.Writeback_hits::total                  5704                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         3602                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5006                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2580                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3948                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15136                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         3602                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5006                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2580                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3948                       # number of overall hits
system.l2.overall_hits::total                   15136                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1449                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1646                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          534                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          878                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4564                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1449                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1646                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          534                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          878                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4564                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1449                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1646                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          534                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          878                       # number of overall misses
system.l2.overall_misses::total                  4564                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       829243                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     89322429                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       760380                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     99160800                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       824527                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     34384147                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       793906                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     51980315                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       278055747                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       829243                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     89322429                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       760380                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     99160800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       824527                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     34384147                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       793906                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     51980315                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        278055747                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       829243                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     89322429                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       760380                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     99160800                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       824527                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     34384147                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       793906                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     51980315                       # number of overall miss cycles
system.l2.overall_miss_latency::total       278055747                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5051                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6652                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3114                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4826                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19700                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5704                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5704                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5051                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6652                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3114                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4826                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                19700                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5051                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6652                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3114                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4826                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               19700                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.286874                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.247444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.171484                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.181931                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.231675                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.286874                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.247444                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.171484                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.181931                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.231675                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.286874                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.247444                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.171484                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.181931                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.231675                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 55282.866667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61644.188406                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 58490.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 60243.499392                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 51532.937500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 64389.788390                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 61069.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 59203.092255                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60923.695662                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 55282.866667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61644.188406                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 58490.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 60243.499392                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 51532.937500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 64389.788390                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 61069.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 59203.092255                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60923.695662                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 55282.866667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61644.188406                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 58490.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 60243.499392                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 51532.937500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 64389.788390                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 61069.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 59203.092255                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60923.695662                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1628                       # number of writebacks
system.l2.writebacks::total                      1628                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1449                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1646                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          534                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          878                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4564                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1646                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          534                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          878                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4564                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1646                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          534                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          878                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4564                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       744847                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     80932677                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       685168                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     89655662                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       730698                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     31305289                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       717531                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     46868788                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    251640660                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       744847                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     80932677                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       685168                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     89655662                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       730698                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     31305289                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       717531                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     46868788                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    251640660                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       744847                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     80932677                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       685168                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     89655662                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       730698                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     31305289                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       717531                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     46868788                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    251640660                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.286874                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.247444                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.171484                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.181931                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.231675                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.286874                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.247444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.171484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.181931                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.231675                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.286874                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.247444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.171484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.181931                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.231675                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49656.466667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55854.159420                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52705.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 54468.810450                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 45668.625000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 58624.136704                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 55194.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 53381.307517                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55135.990359                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 49656.466667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55854.159420                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 52705.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 54468.810450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 45668.625000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 58624.136704                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 55194.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 53381.307517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55135.990359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 49656.466667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55854.159420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 52705.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 54468.810450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 45668.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 58624.136704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 55194.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 53381.307517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55135.990359                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.927198                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001699776                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848154.568266                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.927198                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023922                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868473                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1667662                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1667662                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1667662                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1667662                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1667662                       # number of overall hits
system.cpu0.icache.overall_hits::total        1667662                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1017142                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1017142                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1017142                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1017142                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1017142                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1017142                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1667680                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1667680                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1667680                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1667680                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1667680                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1667680                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 56507.888889                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56507.888889                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 56507.888889                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56507.888889                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 56507.888889                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56507.888889                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       859210                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       859210                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       859210                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       859210                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       859210                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       859210                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 57280.666667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57280.666667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 57280.666667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57280.666667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 57280.666667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57280.666667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5051                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223933801                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5307                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42195.930092                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.069947                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.930053                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777617                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222383                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2065442                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2065442                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1003                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1003                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2502382                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2502382                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2502382                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2502382                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15994                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15994                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15994                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15994                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15994                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15994                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    716596615                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    716596615                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    716596615                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    716596615                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    716596615                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    716596615                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2081436                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2081436                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1003                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1003                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2518376                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2518376                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2518376                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2518376                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007684                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007684                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006351                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006351                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006351                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006351                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 44804.089971                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44804.089971                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 44804.089971                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44804.089971                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 44804.089971                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 44804.089971                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1028                       # number of writebacks
system.cpu0.dcache.writebacks::total             1028                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10943                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10943                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        10943                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10943                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        10943                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10943                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5051                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5051                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5051                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5051                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5051                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5051                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    120629032                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    120629032                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    120629032                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    120629032                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    120629032                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    120629032                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002427                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002427                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002006                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002006                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002006                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002006                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 23882.207880                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23882.207880                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 23882.207880                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23882.207880                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 23882.207880                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23882.207880                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.969180                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088370249                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194294.856855                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.969180                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020784                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794822                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1396835                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1396835                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1396835                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1396835                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1396835                       # number of overall hits
system.cpu1.icache.overall_hits::total        1396835                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1080708                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1080708                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1080708                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1080708                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1080708                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1080708                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1396853                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1396853                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1396853                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1396853                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1396853                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1396853                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 60039.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60039.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 60039.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60039.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 60039.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60039.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       798898                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       798898                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       798898                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       798898                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       798898                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       798898                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 61453.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61453.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 61453.692308                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61453.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 61453.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61453.692308                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6652                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177805200                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6908                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25739.027215                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.161308                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.838692                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.867818                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.132182                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       964139                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         964139                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       636853                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        636853                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2018                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2018                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1506                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1506                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1600992                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1600992                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1600992                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1600992                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14457                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14457                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14457                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14457                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14457                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14457                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    509134843                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    509134843                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    509134843                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    509134843                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    509134843                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    509134843                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       978596                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       978596                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       636853                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       636853                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1506                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1506                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1615449                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1615449                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1615449                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1615449                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014773                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014773                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008949                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008949                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008949                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008949                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 35217.184962                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35217.184962                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 35217.184962                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35217.184962                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 35217.184962                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35217.184962                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1720                       # number of writebacks
system.cpu1.dcache.writebacks::total             1720                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7805                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7805                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7805                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7805                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7805                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7805                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6652                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6652                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6652                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6652                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6652                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6652                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    147085805                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    147085805                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    147085805                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    147085805                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    147085805                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    147085805                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006797                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006797                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004118                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004118                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004118                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004118                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22111.516085                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22111.516085                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22111.516085                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22111.516085                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22111.516085                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22111.516085                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.723693                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089439290                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2358093.701299                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.723693                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025198                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.739942                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1498003                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1498003                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1498003                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1498003                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1498003                       # number of overall hits
system.cpu2.icache.overall_hits::total        1498003                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1076455                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1076455                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1076455                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1076455                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1076455                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1076455                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1498022                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1498022                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1498022                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1498022                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1498022                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1498022                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000013                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000013                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 56655.526316                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 56655.526316                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 56655.526316                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 56655.526316                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 56655.526316                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 56655.526316                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       843686                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       843686                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       843686                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       843686                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       843686                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       843686                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 52730.375000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 52730.375000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 52730.375000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 52730.375000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 52730.375000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 52730.375000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3114                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161227984                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3370                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              47842.131751                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   212.667357                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    43.332643                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.830732                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.169268                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       974261                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         974261                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       664838                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        664838                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1610                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1610                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1606                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1606                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1639099                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1639099                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1639099                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1639099                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         6408                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         6408                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         6408                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          6408                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         6408                       # number of overall misses
system.cpu2.dcache.overall_misses::total         6408                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    190099604                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    190099604                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    190099604                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    190099604                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    190099604                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    190099604                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       980669                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       980669                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       664838                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       664838                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1606                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1606                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1645507                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1645507                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1645507                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1645507                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006534                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006534                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003894                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003894                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003894                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003894                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 29665.980649                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 29665.980649                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 29665.980649                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 29665.980649                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 29665.980649                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 29665.980649                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          749                       # number of writebacks
system.cpu2.dcache.writebacks::total              749                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3294                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3294                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3294                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3294                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3294                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3294                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3114                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3114                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3114                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3114                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3114                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3114                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     58200045                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     58200045                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     58200045                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     58200045                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     58200045                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     58200045                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003175                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003175                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001892                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001892                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001892                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001892                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 18689.802505                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18689.802505                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 18689.802505                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18689.802505                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 18689.802505                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18689.802505                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.970259                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086611076                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2190748.137097                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.970259                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020786                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794824                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1557881                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1557881                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1557881                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1557881                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1557881                       # number of overall hits
system.cpu3.icache.overall_hits::total        1557881                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1192320                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1192320                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1192320                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1192320                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1192320                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1192320                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1557901                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1557901                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1557901                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1557901                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1557901                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1557901                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst        59616                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total        59616                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst        59616                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total        59616                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst        59616                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total        59616                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       807576                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       807576                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       807576                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       807576                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       807576                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       807576                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 62121.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 62121.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 62121.230769                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 62121.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 62121.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 62121.230769                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4826                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170715804                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5082                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              33592.247934                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.363196                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.636804                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884231                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115769                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       966121                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         966121                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       665332                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        665332                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1628                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1628                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1544                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1544                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1631453                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1631453                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1631453                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1631453                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12395                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12395                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          237                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          237                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12632                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12632                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12632                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12632                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    442047005                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    442047005                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     13902766                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     13902766                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    455949771                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    455949771                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    455949771                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    455949771                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       978516                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       978516                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       665569                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       665569                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1628                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1628                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1544                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1544                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1644085                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1644085                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1644085                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1644085                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012667                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012667                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000356                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000356                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007683                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007683                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007683                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007683                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 35663.332392                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 35663.332392                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 58661.459916                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 58661.459916                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 36094.820377                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 36094.820377                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 36094.820377                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 36094.820377                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        43095                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        43095                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2207                       # number of writebacks
system.cpu3.dcache.writebacks::total             2207                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7569                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7569                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          237                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          237                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         7806                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         7806                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         7806                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         7806                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4826                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4826                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4826                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4826                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4826                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4826                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     89626489                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     89626489                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     89626489                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     89626489                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     89626489                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     89626489                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004932                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004932                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002935                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002935                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002935                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002935                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 18571.589101                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 18571.589101                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 18571.589101                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 18571.589101                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 18571.589101                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 18571.589101                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
