{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1349992200270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1349992200278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 11 14:49:59 2012 " "Processing started: Thu Oct 11 14:49:59 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1349992200278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1349992200278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 64bitmux -c 64bitmux " "Command: quartus_sta 64bitmux -c 64bitmux" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1349992200278 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 0 1349992200357 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "" 0 -1 1349992200505 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1349992200567 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1349992200567 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "64bitmux.sdc " "Synopsys Design Constraints File file not found: '64bitmux.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 1 0 "" 0 -1 1349992200793 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1349992200794 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 6.250 -waveform \{0.000 3.125\} -name CAM_CLKA CAM_CLKA " "create_clock -period 6.250 -waveform \{0.000 3.125\} -name CAM_CLKA CAM_CLKA" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1349992200795 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst27\|altpll_component\|pll\|inclk\[0\]\} -divide_by 16 -duty_cycle 50.00 -name \{inst27\|altpll_component\|pll\|clk\[0\]\} \{inst27\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{inst27\|altpll_component\|pll\|inclk\[0\]\} -divide_by 16 -duty_cycle 50.00 -name \{inst27\|altpll_component\|pll\|clk\[0\]\} \{inst27\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1349992200795 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|inclk\[0\]\} -divide_by 2 -phase -90.00 -duty_cycle 50.00 -name \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\} \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\} " "create_generated_clock -source \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|inclk\[0\]\} -divide_by 2 -phase -90.00 -duty_cycle 50.00 -name \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\} \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1349992200795 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|inclk\[0\]\} -divide_by 8 -phase -22.50 -duty_cycle 50.00 -name \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\} \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\} " "create_generated_clock -source \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|inclk\[0\]\} -divide_by 8 -phase -22.50 -duty_cycle 50.00 -name \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\} \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1349992200795 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1349992200795 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1349992200795 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1349992200795 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1349992200982 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1349992200983 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] with master clock period: 6.250 found on PLL node: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] does not match the master clock period requirement: 12.500 " "Clock: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] with master clock period: 6.250 found on PLL node: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] does not match the master clock period requirement: 12.500" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1349992200983 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] with master clock period: 6.250 found on PLL node: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] does not match the master clock period requirement: 12.500 " "Clock: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] with master clock period: 6.250 found on PLL node: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] does not match the master clock period requirement: 12.500" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1349992200983 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1349992200983 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1349992200985 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1349992200994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.587 " "Worst-case setup slack is 0.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.587         0.000 inst27\|altpll_component\|pll\|clk\[0\]  " "    0.587         0.000 inst27\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.849         0.000 CAM_CLKA  " "    4.849         0.000 CAM_CLKA " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.333         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "    5.333         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.098         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "   10.098         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1349992201000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.451 " "Worst-case hold slack is 0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451         0.000 CAM_CLKA  " "    0.451         0.000 CAM_CLKA " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "    0.498         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.807         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "    0.807         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.267         0.000 inst27\|altpll_component\|pll\|clk\[0\]  " "   47.267         0.000 inst27\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1349992201002 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1349992201003 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1349992201005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.250 " "Worst-case minimum pulse width slack is 2.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.250         0.000 CAM_CLKA  " "    2.250         0.000 CAM_CLKA " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.939         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "    5.939         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.690         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "   24.690         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.686         0.000 inst27\|altpll_component\|pll\|clk\[0\]  " "   49.686         0.000 inst27\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1349992201006 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1349992201095 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1349992201114 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1349992201621 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1349992201689 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] with master clock period: 6.250 found on PLL node: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] does not match the master clock period requirement: 12.500 " "Clock: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] with master clock period: 6.250 found on PLL node: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] does not match the master clock period requirement: 12.500" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1349992201690 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] with master clock period: 6.250 found on PLL node: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] does not match the master clock period requirement: 12.500 " "Clock: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] with master clock period: 6.250 found on PLL node: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] does not match the master clock period requirement: 12.500" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1349992201690 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1349992201690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.797 " "Worst-case setup slack is 0.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.797         0.000 inst27\|altpll_component\|pll\|clk\[0\]  " "    0.797         0.000 inst27\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.921         0.000 CAM_CLKA  " "    4.921         0.000 CAM_CLKA " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.435         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "    5.435         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.223         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "   10.223         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1349992201778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 CAM_CLKA  " "    0.401         0.000 CAM_CLKA " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "    0.467         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.708         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "    0.708         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.219         0.000 inst27\|altpll_component\|pll\|clk\[0\]  " "   47.219         0.000 inst27\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1349992201783 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1349992201788 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1349992201792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.250 " "Worst-case minimum pulse width slack is 2.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.250         0.000 CAM_CLKA  " "    2.250         0.000 CAM_CLKA " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.946         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "    5.946         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.697         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "   24.697         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.695         0.000 inst27\|altpll_component\|pll\|clk\[0\]  " "   49.695         0.000 inst27\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992201797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1349992201797 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1349992201989 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1349992202135 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] with master clock period: 6.250 found on PLL node: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] does not match the master clock period requirement: 12.500 " "Clock: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] with master clock period: 6.250 found on PLL node: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] does not match the master clock period requirement: 12.500" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1349992202135 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] with master clock period: 6.250 found on PLL node: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] does not match the master clock period requirement: 12.500 " "Clock: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] with master clock period: 6.250 found on PLL node: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] does not match the master clock period requirement: 12.500" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1349992202135 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1349992202135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.878 " "Worst-case setup slack is 1.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992202143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992202143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.878         0.000 inst27\|altpll_component\|pll\|clk\[0\]  " "    1.878         0.000 inst27\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992202143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.636         0.000 CAM_CLKA  " "    5.636         0.000 CAM_CLKA " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992202143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.805         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "    5.805         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992202143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.381         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "   11.381         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992202143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1349992202143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992202149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992202149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 CAM_CLKA  " "    0.186         0.000 CAM_CLKA " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992202149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "    0.191         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992202149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "    0.291         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992202149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.931         0.000 inst27\|altpll_component\|pll\|clk\[0\]  " "   46.931         0.000 inst27\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992202149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1349992202149 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1349992202155 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1349992202161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.250 " "Worst-case minimum pulse width slack is 2.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992202175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992202175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.250         0.000 CAM_CLKA  " "    2.250         0.000 CAM_CLKA " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992202175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.023         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "    6.023         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992202175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.782         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "   24.782         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992202175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.781         0.000 inst27\|altpll_component\|pll\|clk\[0\]  " "   49.781         0.000 inst27\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1349992202175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1349992202175 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1349992202965 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1349992202966 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.sta.smsg " "Generated suppressed messages file D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.sta.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1349992203025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "331 " "Peak virtual memory: 331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1349992203091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 11 14:50:03 2012 " "Processing ended: Thu Oct 11 14:50:03 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1349992203091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1349992203091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1349992203091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1349992203091 ""}
