// Seed: 3501529223
module module_0;
  assign id_1 = id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  always @(1) begin
    id_1.id_2 = 1;
  end
  assign id_1 = 1;
  module_0();
  assign id_6[1] = id_8;
  wire id_9;
endmodule
