<stg><name>kernel</name>


<trans_list>

<trans id="3778" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3779" from="2" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3786" from="3" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3780" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3781" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3782" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3783" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3784" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3785" from="9" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3787" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3788" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3789" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3790" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3791" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3792" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3793" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3794" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3795" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3796" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3797" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3798" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3799" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3800" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3801" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3802" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3803" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3804" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3805" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3806" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3807" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3808" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3809" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
:49  %l1_iteration_load = load i32* @l1_iteration, align 4

]]></Node>
<StgValue><ssdm name="l1_iteration_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="2" op_0_bw="32">
<![CDATA[
:50  %trunc_ln37 = trunc i32 %l1_iteration_load to i2

]]></Node>
<StgValue><ssdm name="trunc_ln37"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="32">
<![CDATA[
:51  %trunc_ln37_1 = trunc i32 %l1_iteration_load to i9

]]></Node>
<StgValue><ssdm name="trunc_ln37_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:52  %icmp_ln37 = icmp ult i9 %trunc_ln37_1, 192

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge176:4  %l2_iteration_load = load i32* @l2_iteration, align 4

]]></Node>
<StgValue><ssdm name="l2_iteration_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="3" op_0_bw="32">
<![CDATA[
._crit_edge176:5  %trunc_ln152 = trunc i32 %l2_iteration_load to i3

]]></Node>
<StgValue><ssdm name="trunc_ln152"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="1" op_0_bw="32">
<![CDATA[
._crit_edge176:6  %trunc_ln152_1 = trunc i32 %l2_iteration_load to i1

]]></Node>
<StgValue><ssdm name="trunc_ln152_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge176:7  %icmp_ln152 = icmp ugt i32 %l2_iteration_load, 3071

]]></Node>
<StgValue><ssdm name="icmp_ln152"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge176:8  %tmp_222 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %l2_iteration_load, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge176:9  %xor_ln152 = xor i1 %tmp_222, true

]]></Node>
<StgValue><ssdm name="xor_ln152"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge176:10  %and_ln152 = and i1 %icmp_ln152, %xor_ln152

]]></Node>
<StgValue><ssdm name="and_ln152"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge176:12  %l2_maxes_idx_load = load i1* @l2_maxes_idx, align 1

]]></Node>
<StgValue><ssdm name="l2_maxes_idx_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3339" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader.preheader:0  %tmp_224 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %l2_maxes_idx_load, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3340" bw="64" op_0_bw="4">
<![CDATA[
.preheader.preheader:1  %zext_ln182 = zext i4 %tmp_224 to i64

]]></Node>
<StgValue><ssdm name="zext_ln182"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3341" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:2  %l2_maxes_addr = getelementptr [16 x i32]* @l2_maxes, i64 0, i64 %zext_ln182

]]></Node>
<StgValue><ssdm name="l2_maxes_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3363" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:24  %l2_maxes_load = load i32* %l2_maxes_addr, align 16

]]></Node>
<StgValue><ssdm name="l2_maxes_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge180:2  %l3_iteration_load = load i32* @l3_iteration, align 4

]]></Node>
<StgValue><ssdm name="l3_iteration_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="3" op_0_bw="32">
<![CDATA[
._crit_edge180:3  %maxes_idx = trunc i32 %l3_iteration_load to i3

]]></Node>
<StgValue><ssdm name="maxes_idx"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge180:4  %icmp_ln202 = icmp sgt i32 %l3_iteration_load, 3071

]]></Node>
<StgValue><ssdm name="icmp_ln202"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge180:5  %tmp_235 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %l3_iteration_load, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge180:6  %xor_ln202 = xor i1 %tmp_235, true

]]></Node>
<StgValue><ssdm name="xor_ln202"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge180:7  %and_ln202 = and i1 %icmp_ln202, %xor_ln202

]]></Node>
<StgValue><ssdm name="and_ln202"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %xor_ln205 = xor i1 %l2_maxes_idx_load, true

]]></Node>
<StgValue><ssdm name="xor_ln205"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3452" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:1  %tmp_232 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %xor_ln205, i3 %maxes_idx)

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3453" bw="64" op_0_bw="4">
<![CDATA[
:2  %zext_ln205 = zext i4 %tmp_232 to i64

]]></Node>
<StgValue><ssdm name="zext_ln205"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3454" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %l2_maxes_addr_1 = getelementptr [16 x i32]* @l2_maxes, i64 0, i64 %zext_ln205

]]></Node>
<StgValue><ssdm name="l2_maxes_addr_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3455" bw="32" op_0_bw="4">
<![CDATA[
:4  %l2_maxes_load_1 = load i32* %l2_maxes_addr_1, align 4

]]></Node>
<StgValue><ssdm name="l2_maxes_load_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3524" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:73  store i32 0, i32* %l2_maxes_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecMemCore([130 x i16]* @l2_stripes_3_5, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecMemCore([130 x i16]* @l2_stripes_3_4, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecMemCore([130 x i16]* @l2_stripes_3_3, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecMemCore([130 x i16]* @l2_stripes_3_2, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecMemCore([130 x i16]* @l2_stripes_3_1, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecMemCore([130 x i16]* @l2_stripes_3_0, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecMemCore([130 x i16]* @l2_stripes_2_5, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecMemCore([130 x i16]* @l2_stripes_2_4, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecMemCore([130 x i16]* @l2_stripes_2_3, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecMemCore([130 x i16]* @l2_stripes_2_2, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecMemCore([130 x i16]* @l2_stripes_2_1, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecMemCore([130 x i16]* @l2_stripes_2_0, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecMemCore([130 x i16]* @l2_stripes_1_5, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecMemCore([130 x i16]* @l2_stripes_1_4, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecMemCore([130 x i16]* @l2_stripes_1_3, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecMemCore([130 x i16]* @l2_stripes_1_2, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecMemCore([130 x i16]* @l2_stripes_1_1, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecMemCore([130 x i16]* @l2_stripes_1_0, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecMemCore([130 x i16]* @l2_stripes_0_5, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecMemCore([130 x i16]* @l2_stripes_0_4, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecMemCore([130 x i16]* @l2_stripes_0_3, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecMemCore([130 x i16]* @l2_stripes_0_2, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecMemCore([130 x i16]* @l2_stripes_0_1, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecMemCore([130 x i16]* @l2_stripes_0_0, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l1_stripes_2_5, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l1_stripes_2_4, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l1_stripes_2_3, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l1_stripes_2_2, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l1_stripes_2_1, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l1_stripes_2_0, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l1_stripes_1_5, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l1_stripes_1_4, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l1_stripes_1_3, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l1_stripes_1_2, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l1_stripes_1_1, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l1_stripes_1_0, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l1_stripes_0_5, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l1_stripes_0_4, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l1_stripes_0_3, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l1_stripes_0_2, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l1_stripes_0_1, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l1_stripes_0_0, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="32" op_20_bw="0">
<![CDATA[
:42  call void (...)* @_ssdm_op_SpecReset([258 x i8]* @l1_stripes_0_0, [258 x i8]* @l1_stripes_0_1, [258 x i8]* @l1_stripes_0_2, [258 x i8]* @l1_stripes_0_3, [258 x i8]* @l1_stripes_0_4, [258 x i8]* @l1_stripes_0_5, [258 x i8]* @l1_stripes_1_0, [258 x i8]* @l1_stripes_1_1, [258 x i8]* @l1_stripes_1_2, [258 x i8]* @l1_stripes_1_3, [258 x i8]* @l1_stripes_1_4, [258 x i8]* @l1_stripes_1_5, [258 x i8]* @l1_stripes_2_0, [258 x i8]* @l1_stripes_2_1, [258 x i8]* @l1_stripes_2_2, [258 x i8]* @l1_stripes_2_3, [258 x i8]* @l1_stripes_2_4, [258 x i8]* @l1_stripes_2_5, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln284"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="32" op_26_bw="0">
<![CDATA[
:43  call void (...)* @_ssdm_op_SpecReset([130 x i16]* @l2_stripes_0_0, [130 x i16]* @l2_stripes_0_1, [130 x i16]* @l2_stripes_0_2, [130 x i16]* @l2_stripes_0_3, [130 x i16]* @l2_stripes_0_4, [130 x i16]* @l2_stripes_0_5, [130 x i16]* @l2_stripes_1_0, [130 x i16]* @l2_stripes_1_1, [130 x i16]* @l2_stripes_1_2, [130 x i16]* @l2_stripes_1_3, [130 x i16]* @l2_stripes_1_4, [130 x i16]* @l2_stripes_1_5, [130 x i16]* @l2_stripes_2_0, [130 x i16]* @l2_stripes_2_1, [130 x i16]* @l2_stripes_2_2, [130 x i16]* @l2_stripes_2_3, [130 x i16]* @l2_stripes_2_4, [130 x i16]* @l2_stripes_2_5, [130 x i16]* @l2_stripes_3_0, [130 x i16]* @l2_stripes_3_1, [130 x i16]* @l2_stripes_3_2, [130 x i16]* @l2_stripes_3_3, [130 x i16]* @l2_stripes_3_4, [130 x i16]* @l2_stripes_3_5, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln288"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0">
<![CDATA[
:44  call void (...)* @_ssdm_op_SpecReset(i32* @l3_outputs_0, i32* @l3_outputs_1, i32* @l3_outputs_2, i32* @l3_outputs_3, i32* @l3_outputs_4, i32* @l3_outputs_5, i32* @l3_outputs_6, i32* @l3_outputs_7, i32* @l3_outputs_8, i32* @l3_outputs_9, i32* @l3_outputs_10, i32* @l3_outputs_11, i32* @l3_outputs_12, i32* @l3_outputs_13, i32* @l3_outputs_14, i32* @l3_outputs_15, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln290"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:45  call void (...)* @_ssdm_op_SpecInterface(i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V, [5 x i8]* @p_str9, i32 0, i32 0, [5 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:46  call void (...)* @_ssdm_op_SpecInterface(i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, [5 x i8]* @p_str9, i32 0, i32 0, [5 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:47  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, [5 x i8]* @p_str9, i32 0, i32 0, [5 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:48  call void (...)* @_ssdm_op_SpecPipeline(i32 33, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln15"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16">
<![CDATA[
:53  %l1_write_col_offset_s = load i16* @l1_write_col_offset, align 2

]]></Node>
<StgValue><ssdm name="l1_write_col_offset_s"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8">
<![CDATA[
:54  %l1_write_row_offset_s = load i8* @l1_write_row_offset, align 1

]]></Node>
<StgValue><ssdm name="l1_write_row_offset_s"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:55  br i1 %icmp_ln37, label %1, label %3

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="81" op_0_bw="81" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1">
<![CDATA[
:0  %empty = call { i64, i8, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i1P(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="81">
<![CDATA[
:1  %tmp_data_V_1 = extractvalue { i64, i8, i8, i1 } %empty, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="64">
<![CDATA[
:2  %trunc_ln681 = trunc i64 %tmp_data_V_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln681"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln44 = zext i16 %l1_write_col_offset_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8">
<![CDATA[
:4  %l1_channel_idx_load = load i8* @l1_channel_idx, align 1

]]></Node>
<StgValue><ssdm name="l1_channel_idx_load"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="2" op_0_bw="8">
<![CDATA[
:5  %trunc_ln44 = trunc i8 %l1_channel_idx_load to i2

]]></Node>
<StgValue><ssdm name="trunc_ln44"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="8">
<![CDATA[
:6  %trunc_ln44_1 = trunc i8 %l1_write_row_offset_s to i3

]]></Node>
<StgValue><ssdm name="trunc_ln44_1"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %l1_stripes_0_0_addr = getelementptr [258 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %l1_stripes_0_1_addr = getelementptr [258 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %l1_stripes_0_2_addr = getelementptr [258 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %l1_stripes_0_3_addr = getelementptr [258 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %l1_stripes_0_4_addr = getelementptr [258 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %l1_stripes_0_5_addr = getelementptr [258 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %l1_stripes_1_0_addr = getelementptr [258 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %l1_stripes_1_1_addr = getelementptr [258 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %l1_stripes_1_2_addr = getelementptr [258 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %l1_stripes_1_3_addr = getelementptr [258 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %l1_stripes_1_4_addr = getelementptr [258 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %l1_stripes_1_5_addr = getelementptr [258 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %l1_stripes_2_0_addr = getelementptr [258 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %l1_stripes_2_1_addr = getelementptr [258 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %l1_stripes_2_2_addr = getelementptr [258 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %l1_stripes_2_3_addr = getelementptr [258 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %l1_stripes_2_4_addr = getelementptr [258 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %l1_stripes_2_5_addr = getelementptr [258 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:25  switch i2 %trunc_ln44, label %branch23 [
    i2 0, label %branch21
    i2 1, label %branch22
  ]

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch22:0  switch i3 %trunc_ln44_1, label %branch952130 [
    i3 0, label %branch902125
    i3 1, label %branch912126
    i3 2, label %branch922127
    i3 3, label %branch932128
    i3 -4, label %branch942129
  ]

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch942129:0  store i8 %trunc_ln681, i8* %l1_stripes_1_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
branch942129:1  br label %branch222124

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch932128:0  store i8 %trunc_ln681, i8* %l1_stripes_1_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
branch932128:1  br label %branch222124

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch922127:0  store i8 %trunc_ln681, i8* %l1_stripes_1_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
branch922127:1  br label %branch222124

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch912126:0  store i8 %trunc_ln681, i8* %l1_stripes_1_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
branch912126:1  br label %branch222124

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch902125:0  store i8 %trunc_ln681, i8* %l1_stripes_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
branch902125:1  br label %branch222124

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch952130:0  store i8 %trunc_ln681, i8* %l1_stripes_1_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
branch952130:1  br label %branch222124

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch21:0  switch i3 %trunc_ln44_1, label %branch471808 [
    i3 0, label %branch421803
    i3 1, label %branch431804
    i3 2, label %branch441805
    i3 3, label %branch451806
    i3 -4, label %branch461807
  ]

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="0"/>
<literal name="trunc_ln44_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch461807:0  store i8 %trunc_ln681, i8* %l1_stripes_0_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="0"/>
<literal name="trunc_ln44_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
branch461807:1  br label %branch211802

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="0"/>
<literal name="trunc_ln44_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch451806:0  store i8 %trunc_ln681, i8* %l1_stripes_0_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="0"/>
<literal name="trunc_ln44_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
branch451806:1  br label %branch211802

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="0"/>
<literal name="trunc_ln44_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch441805:0  store i8 %trunc_ln681, i8* %l1_stripes_0_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="0"/>
<literal name="trunc_ln44_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
branch441805:1  br label %branch211802

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="0"/>
<literal name="trunc_ln44_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch431804:0  store i8 %trunc_ln681, i8* %l1_stripes_0_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="0"/>
<literal name="trunc_ln44_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
branch431804:1  br label %branch211802

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="0"/>
<literal name="trunc_ln44_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch421803:0  store i8 %trunc_ln681, i8* %l1_stripes_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="0"/>
<literal name="trunc_ln44_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
branch421803:1  br label %branch211802

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="0"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch471808:0  store i8 %trunc_ln681, i8* %l1_stripes_0_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="0"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
branch471808:1  br label %branch211802

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="!0"/>
<literal name="trunc_ln44" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch23:0  switch i3 %trunc_ln44_1, label %branch1432455 [
    i3 0, label %branch1382450
    i3 1, label %branch1392451
    i3 2, label %branch1402452
    i3 3, label %branch1412453
    i3 -4, label %branch1422454
  ]

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="!0"/>
<literal name="trunc_ln44" val="!1"/>
<literal name="trunc_ln44_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1422454:0  store i8 %trunc_ln681, i8* %l1_stripes_2_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="!0"/>
<literal name="trunc_ln44" val="!1"/>
<literal name="trunc_ln44_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
branch1422454:1  br label %branch232449

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="!0"/>
<literal name="trunc_ln44" val="!1"/>
<literal name="trunc_ln44_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1412453:0  store i8 %trunc_ln681, i8* %l1_stripes_2_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="!0"/>
<literal name="trunc_ln44" val="!1"/>
<literal name="trunc_ln44_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
branch1412453:1  br label %branch232449

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="!0"/>
<literal name="trunc_ln44" val="!1"/>
<literal name="trunc_ln44_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1402452:0  store i8 %trunc_ln681, i8* %l1_stripes_2_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="!0"/>
<literal name="trunc_ln44" val="!1"/>
<literal name="trunc_ln44_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
branch1402452:1  br label %branch232449

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="!0"/>
<literal name="trunc_ln44" val="!1"/>
<literal name="trunc_ln44_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1392451:0  store i8 %trunc_ln681, i8* %l1_stripes_2_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="!0"/>
<literal name="trunc_ln44" val="!1"/>
<literal name="trunc_ln44_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
branch1392451:1  br label %branch232449

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="!0"/>
<literal name="trunc_ln44" val="!1"/>
<literal name="trunc_ln44_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1382450:0  store i8 %trunc_ln681, i8* %l1_stripes_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="!0"/>
<literal name="trunc_ln44" val="!1"/>
<literal name="trunc_ln44_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
branch1382450:1  br label %branch232449

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="!0"/>
<literal name="trunc_ln44" val="!1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1432455:0  store i8 %trunc_ln681, i8* %l1_stripes_2_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="!0"/>
<literal name="trunc_ln44" val="!1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
branch1432455:1  br label %branch232449

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3342" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:3  %or_ln182 = or i4 %tmp_224, 1

]]></Node>
<StgValue><ssdm name="or_ln182"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3343" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
.preheader.preheader:4  %tmp_225 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 0, i4 %or_ln182)

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3344" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:5  %l2_maxes_addr_8 = getelementptr [16 x i32]* @l2_maxes, i64 0, i64 %tmp_225

]]></Node>
<StgValue><ssdm name="l2_maxes_addr_8"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3345" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:6  %or_ln182_1 = or i4 %tmp_224, 2

]]></Node>
<StgValue><ssdm name="or_ln182_1"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3346" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
.preheader.preheader:7  %tmp_226 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 0, i4 %or_ln182_1)

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3347" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:8  %l2_maxes_addr_2 = getelementptr [16 x i32]* @l2_maxes, i64 0, i64 %tmp_226

]]></Node>
<StgValue><ssdm name="l2_maxes_addr_2"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3363" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:24  %l2_maxes_load = load i32* %l2_maxes_addr, align 16

]]></Node>
<StgValue><ssdm name="l2_maxes_load"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3367" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:28  %l2_maxes_load_2 = load i32* %l2_maxes_addr_8, align 4

]]></Node>
<StgValue><ssdm name="l2_maxes_load_2"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3371" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:32  %l2_maxes_load_8 = load i32* %l2_maxes_addr_2, align 8

]]></Node>
<StgValue><ssdm name="l2_maxes_load_8"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge180:8  %l3_outputs_0_load = load i32* @l3_outputs_0, align 4

]]></Node>
<StgValue><ssdm name="l3_outputs_0_load"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge180:9  %l3_outputs_1_load = load i32* @l3_outputs_1, align 4

]]></Node>
<StgValue><ssdm name="l3_outputs_1_load"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge180:10  %l3_outputs_2_load = load i32* @l3_outputs_2, align 4

]]></Node>
<StgValue><ssdm name="l3_outputs_2_load"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge180:11  %l3_outputs_3_load = load i32* @l3_outputs_3, align 4

]]></Node>
<StgValue><ssdm name="l3_outputs_3_load"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge180:12  %l3_outputs_4_load = load i32* @l3_outputs_4, align 4

]]></Node>
<StgValue><ssdm name="l3_outputs_4_load"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge180:13  %l3_outputs_5_load = load i32* @l3_outputs_5, align 4

]]></Node>
<StgValue><ssdm name="l3_outputs_5_load"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge180:14  %l3_outputs_6_load = load i32* @l3_outputs_6, align 4

]]></Node>
<StgValue><ssdm name="l3_outputs_6_load"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge180:15  %l3_outputs_7_load = load i32* @l3_outputs_7, align 4

]]></Node>
<StgValue><ssdm name="l3_outputs_7_load"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge180:16  %l3_outputs_8_load = load i32* @l3_outputs_8, align 4

]]></Node>
<StgValue><ssdm name="l3_outputs_8_load"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge180:17  %l3_outputs_9_load = load i32* @l3_outputs_9, align 4

]]></Node>
<StgValue><ssdm name="l3_outputs_9_load"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge180:18  %l3_outputs_10_load = load i32* @l3_outputs_10, align 4

]]></Node>
<StgValue><ssdm name="l3_outputs_10_load"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3455" bw="32" op_0_bw="4">
<![CDATA[
:4  %l2_maxes_load_1 = load i32* %l2_maxes_addr_1, align 4

]]></Node>
<StgValue><ssdm name="l2_maxes_load_1"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3456" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %trunc_ln8 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %l2_maxes_load_1, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3457" bw="32" op_0_bw="24">
<![CDATA[
:6  %sext_ln205 = sext i24 %trunc_ln8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln205"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3458" bw="161" op_0_bw="161" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="1">
<![CDATA[
:7  %empty_158 = call { i128, i16, i16, i1 } @_ssdm_op_Read.axis.volatile.i128P.i16P.i16P.i1P(i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3459" bw="128" op_0_bw="161">
<![CDATA[
:8  %tmp_data_V_2 = extractvalue { i128, i16, i16, i1 } %empty_158, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3460" bw="8" op_0_bw="128">
<![CDATA[
:9  %trunc_ln681_1 = trunc i128 %tmp_data_V_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln681_1"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3461" bw="32" op_0_bw="8">
<![CDATA[
:10  %sext_ln211 = sext i8 %trunc_ln681_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln211"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %mul_ln211 = mul nsw i32 %sext_ln205, %sext_ln211

]]></Node>
<StgValue><ssdm name="mul_ln211"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %add_ln211 = add nsw i32 %l3_outputs_0_load, %mul_ln211

]]></Node>
<StgValue><ssdm name="add_ln211"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3464" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %p_Result_1_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_1_1"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3465" bw="32" op_0_bw="8">
<![CDATA[
:14  %sext_ln211_1 = sext i8 %p_Result_1_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln211_1"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %mul_ln211_1 = mul nsw i32 %sext_ln205, %sext_ln211_1

]]></Node>
<StgValue><ssdm name="mul_ln211_1"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %add_ln211_1 = add nsw i32 %l3_outputs_1_load, %mul_ln211_1

]]></Node>
<StgValue><ssdm name="add_ln211_1"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3468" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %p_Result_1_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_2, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_1_2"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3469" bw="32" op_0_bw="8">
<![CDATA[
:18  %sext_ln211_2 = sext i8 %p_Result_1_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln211_2"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %mul_ln211_2 = mul nsw i32 %sext_ln205, %sext_ln211_2

]]></Node>
<StgValue><ssdm name="mul_ln211_2"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %add_ln211_2 = add nsw i32 %l3_outputs_2_load, %mul_ln211_2

]]></Node>
<StgValue><ssdm name="add_ln211_2"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3472" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %p_Result_1_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_2, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_1_3"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3473" bw="32" op_0_bw="8">
<![CDATA[
:22  %sext_ln211_3 = sext i8 %p_Result_1_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln211_3"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %mul_ln211_3 = mul nsw i32 %sext_ln205, %sext_ln211_3

]]></Node>
<StgValue><ssdm name="mul_ln211_3"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %add_ln211_3 = add nsw i32 %l3_outputs_3_load, %mul_ln211_3

]]></Node>
<StgValue><ssdm name="add_ln211_3"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3476" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %p_Result_1_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_2, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_1_4"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3477" bw="32" op_0_bw="8">
<![CDATA[
:26  %sext_ln211_4 = sext i8 %p_Result_1_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln211_4"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %mul_ln211_4 = mul nsw i32 %sext_ln205, %sext_ln211_4

]]></Node>
<StgValue><ssdm name="mul_ln211_4"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %add_ln211_4 = add nsw i32 %l3_outputs_4_load, %mul_ln211_4

]]></Node>
<StgValue><ssdm name="add_ln211_4"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3480" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:29  %p_Result_1_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_2, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_1_5"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3481" bw="32" op_0_bw="8">
<![CDATA[
:30  %sext_ln211_5 = sext i8 %p_Result_1_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln211_5"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %mul_ln211_5 = mul nsw i32 %sext_ln205, %sext_ln211_5

]]></Node>
<StgValue><ssdm name="mul_ln211_5"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %add_ln211_5 = add nsw i32 %l3_outputs_5_load, %mul_ln211_5

]]></Node>
<StgValue><ssdm name="add_ln211_5"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3484" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:33  %p_Result_1_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_2, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_1_6"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3485" bw="32" op_0_bw="8">
<![CDATA[
:34  %sext_ln211_6 = sext i8 %p_Result_1_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln211_6"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %mul_ln211_6 = mul nsw i32 %sext_ln205, %sext_ln211_6

]]></Node>
<StgValue><ssdm name="mul_ln211_6"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %add_ln211_6 = add nsw i32 %l3_outputs_6_load, %mul_ln211_6

]]></Node>
<StgValue><ssdm name="add_ln211_6"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3488" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:37  %p_Result_1_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_2, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_1_7"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3489" bw="32" op_0_bw="8">
<![CDATA[
:38  %sext_ln211_7 = sext i8 %p_Result_1_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln211_7"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %mul_ln211_7 = mul nsw i32 %sext_ln205, %sext_ln211_7

]]></Node>
<StgValue><ssdm name="mul_ln211_7"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %add_ln211_7 = add nsw i32 %l3_outputs_7_load, %mul_ln211_7

]]></Node>
<StgValue><ssdm name="add_ln211_7"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3492" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:41  %p_Result_1_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_2, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="p_Result_1_8"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3493" bw="32" op_0_bw="8">
<![CDATA[
:42  %sext_ln211_8 = sext i8 %p_Result_1_8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln211_8"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %mul_ln211_8 = mul nsw i32 %sext_ln205, %sext_ln211_8

]]></Node>
<StgValue><ssdm name="mul_ln211_8"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %add_ln211_8 = add nsw i32 %l3_outputs_8_load, %mul_ln211_8

]]></Node>
<StgValue><ssdm name="add_ln211_8"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3496" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:45  %p_Result_1_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_2, i32 72, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_1_9"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3497" bw="32" op_0_bw="8">
<![CDATA[
:46  %sext_ln211_9 = sext i8 %p_Result_1_9 to i32

]]></Node>
<StgValue><ssdm name="sext_ln211_9"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %mul_ln211_9 = mul nsw i32 %sext_ln205, %sext_ln211_9

]]></Node>
<StgValue><ssdm name="mul_ln211_9"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %add_ln211_9 = add nsw i32 %l3_outputs_9_load, %mul_ln211_9

]]></Node>
<StgValue><ssdm name="add_ln211_9"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3500" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:49  %p_Result_1_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_2, i32 80, i32 87)

]]></Node>
<StgValue><ssdm name="p_Result_1_s"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3501" bw="32" op_0_bw="8">
<![CDATA[
:50  %sext_ln211_10 = sext i8 %p_Result_1_s to i32

]]></Node>
<StgValue><ssdm name="sext_ln211_10"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %mul_ln211_10 = mul nsw i32 %sext_ln205, %sext_ln211_10

]]></Node>
<StgValue><ssdm name="mul_ln211_10"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %add_ln211_10 = add nsw i32 %l3_outputs_10_load, %mul_ln211_10

]]></Node>
<StgValue><ssdm name="add_ln211_10"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3504" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:53  %p_Result_1_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_2, i32 88, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_1_10"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3508" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:57  %p_Result_1_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_2, i32 96, i32 103)

]]></Node>
<StgValue><ssdm name="p_Result_1_11"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3512" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:61  %p_Result_1_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_2, i32 104, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_1_12"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3516" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:65  %p_Result_1_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_2, i32 112, i32 119)

]]></Node>
<StgValue><ssdm name="p_Result_1_13"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3520" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:69  %p_Result_1_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_2, i32 120, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_1_14"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="253" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln61 = icmp eq i9 %trunc_ln37_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln61, label %4, label %._crit_edge174

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln64 = add i8 %l1_write_row_offset_s, 1

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln65 = icmp eq i8 %add_ln64, 6

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2  %select_ln65 = select i1 %icmp_ln65, i8 0, i8 %add_ln64

]]></Node>
<StgValue><ssdm name="select_ln65"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3  store i8 %select_ln65, i8* @l1_write_row_offset, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge174

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.51649:1  %icmp_ln46_6 = icmp eq i8 %add_ln45_6, 3

]]></Node>
<StgValue><ssdm name="icmp_ln46_6"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.51649:2  %add_ln49_6 = add i16 1, %select_ln46_10

]]></Node>
<StgValue><ssdm name="add_ln49_6"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.51649:3  %select_ln46_12 = select i1 %icmp_ln46_6, i16 %add_ln49_6, i16 %select_ln46_10

]]></Node>
<StgValue><ssdm name="select_ln46_12"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.51649:4  %select_ln46_13 = select i1 %icmp_ln46_6, i8 0, i8 %add_ln45_6

]]></Node>
<StgValue><ssdm name="select_ln46_13"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.51649:6  %zext_ln44_7 = zext i16 %select_ln46_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_7"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge.51649:7  %trunc_ln44_8 = trunc i8 %select_ln46_13 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln44_8"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51649:8  %l1_stripes_0_0_addr_7 = getelementptr [258 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln44_7

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr_7"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51649:9  %l1_stripes_0_1_addr_7 = getelementptr [258 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln44_7

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr_7"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51649:10  %l1_stripes_0_2_addr_7 = getelementptr [258 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln44_7

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr_7"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51649:11  %l1_stripes_0_3_addr_7 = getelementptr [258 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln44_7

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr_7"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51649:12  %l1_stripes_0_4_addr_7 = getelementptr [258 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln44_7

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr_7"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51649:13  %l1_stripes_0_5_addr_7 = getelementptr [258 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln44_7

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr_7"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51649:14  %l1_stripes_1_0_addr_7 = getelementptr [258 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln44_7

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr_7"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51649:15  %l1_stripes_1_1_addr_7 = getelementptr [258 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln44_7

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr_7"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51649:16  %l1_stripes_1_2_addr_7 = getelementptr [258 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln44_7

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr_7"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51649:17  %l1_stripes_1_3_addr_7 = getelementptr [258 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln44_7

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr_7"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51649:18  %l1_stripes_1_4_addr_7 = getelementptr [258 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln44_7

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr_7"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51649:19  %l1_stripes_1_5_addr_7 = getelementptr [258 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln44_7

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr_7"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51649:20  %l1_stripes_2_0_addr_7 = getelementptr [258 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln44_7

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr_7"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51649:21  %l1_stripes_2_1_addr_7 = getelementptr [258 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln44_7

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr_7"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51649:22  %l1_stripes_2_2_addr_7 = getelementptr [258 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln44_7

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr_7"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51649:23  %l1_stripes_2_3_addr_7 = getelementptr [258 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln44_7

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr_7"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51649:24  %l1_stripes_2_4_addr_7 = getelementptr [258 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln44_7

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr_7"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51649:25  %l1_stripes_2_5_addr_7 = getelementptr [258 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln44_7

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr_7"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.51649:26  switch i2 %trunc_ln44_8, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch1:0  switch i3 %trunc_ln44_1, label %branch531974 [
    i3 0, label %branch481969
    i3 1, label %branch491970
    i3 2, label %branch501971
    i3 3, label %branch511972
    i3 -4, label %branch521973
  ]

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch521973:0  store i8 %p_Result_7, i8* %l1_stripes_1_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0">
<![CDATA[
branch521973:1  br label %branch11968

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch511972:0  store i8 %p_Result_7, i8* %l1_stripes_1_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0">
<![CDATA[
branch511972:1  br label %branch11968

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch501971:0  store i8 %p_Result_7, i8* %l1_stripes_1_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0">
<![CDATA[
branch501971:1  br label %branch11968

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch491970:0  store i8 %p_Result_7, i8* %l1_stripes_1_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0">
<![CDATA[
branch491970:1  br label %branch11968

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch481969:0  store i8 %p_Result_7, i8* %l1_stripes_1_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0">
<![CDATA[
branch481969:1  br label %branch11968

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch531974:0  store i8 %p_Result_7, i8* %l1_stripes_1_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0">
<![CDATA[
branch531974:1  br label %branch11968

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0">
<![CDATA[
branch11968:0  br label %._crit_edge.61645

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch0:0  switch i3 %trunc_ln44_1, label %branch51646 [
    i3 0, label %branch01641
    i3 1, label %branch11642
    i3 2, label %branch21643
    i3 3, label %branch31644
    i3 -4, label %branch41645
  ]

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch41645:0  store i8 %p_Result_7, i8* %l1_stripes_0_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0">
<![CDATA[
branch41645:1  br label %branch01640

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch31644:0  store i8 %p_Result_7, i8* %l1_stripes_0_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0">
<![CDATA[
branch31644:1  br label %branch01640

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch21643:0  store i8 %p_Result_7, i8* %l1_stripes_0_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0">
<![CDATA[
branch21643:1  br label %branch01640

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch11642:0  store i8 %p_Result_7, i8* %l1_stripes_0_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0">
<![CDATA[
branch11642:1  br label %branch01640

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch01641:0  store i8 %p_Result_7, i8* %l1_stripes_0_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0">
<![CDATA[
branch01641:1  br label %branch01640

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch51646:0  store i8 %p_Result_7, i8* %l1_stripes_0_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0">
<![CDATA[
branch51646:1  br label %branch01640

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0">
<![CDATA[
branch01640:0  br label %._crit_edge.61645

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_8" val="!0"/>
<literal name="trunc_ln44_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch2:0  switch i3 %trunc_ln44_1, label %branch1012299 [
    i3 0, label %branch962294
    i3 1, label %branch972295
    i3 2, label %branch982296
    i3 3, label %branch992297
    i3 -4, label %branch1002298
  ]

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_8" val="!0"/>
<literal name="trunc_ln44_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch1002298:0  store i8 %p_Result_7, i8* %l1_stripes_2_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_8" val="!0"/>
<literal name="trunc_ln44_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0">
<![CDATA[
branch1002298:1  br label %branch22293

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_8" val="!0"/>
<literal name="trunc_ln44_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch992297:0  store i8 %p_Result_7, i8* %l1_stripes_2_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_8" val="!0"/>
<literal name="trunc_ln44_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="0">
<![CDATA[
branch992297:1  br label %branch22293

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_8" val="!0"/>
<literal name="trunc_ln44_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch982296:0  store i8 %p_Result_7, i8* %l1_stripes_2_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_8" val="!0"/>
<literal name="trunc_ln44_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0">
<![CDATA[
branch982296:1  br label %branch22293

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_8" val="!0"/>
<literal name="trunc_ln44_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch972295:0  store i8 %p_Result_7, i8* %l1_stripes_2_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_8" val="!0"/>
<literal name="trunc_ln44_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="0">
<![CDATA[
branch972295:1  br label %branch22293

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_8" val="!0"/>
<literal name="trunc_ln44_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch962294:0  store i8 %p_Result_7, i8* %l1_stripes_2_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_8" val="!0"/>
<literal name="trunc_ln44_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0">
<![CDATA[
branch962294:1  br label %branch22293

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_8" val="!0"/>
<literal name="trunc_ln44_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch1012299:0  store i8 %p_Result_7, i8* %l1_stripes_2_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_8" val="!0"/>
<literal name="trunc_ln44_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="0">
<![CDATA[
branch1012299:1  br label %branch22293

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_8" val="!0"/>
<literal name="trunc_ln44_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0">
<![CDATA[
branch22293:0  br label %._crit_edge.61645

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.61645:0  %add_ln45_7 = add i8 %select_ln46_13, 1

]]></Node>
<StgValue><ssdm name="add_ln45_7"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.61645:1  %icmp_ln46_7 = icmp eq i8 %add_ln45_7, 3

]]></Node>
<StgValue><ssdm name="icmp_ln46_7"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.61645:2  %add_ln49_7 = add i16 %select_ln46_12, 1

]]></Node>
<StgValue><ssdm name="add_ln49_7"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.61645:3  %or_ln46 = or i1 %icmp_ln46_1, %icmp_ln46

]]></Node>
<StgValue><ssdm name="or_ln46"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.61645:4  %or_ln46_1 = or i1 %icmp_ln46_2, %icmp_ln46_3

]]></Node>
<StgValue><ssdm name="or_ln46_1"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.61645:5  %or_ln46_2 = or i1 %or_ln46_1, %or_ln46

]]></Node>
<StgValue><ssdm name="or_ln46_2"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.61645:6  %or_ln46_3 = or i1 %icmp_ln46_4, %icmp_ln46_5

]]></Node>
<StgValue><ssdm name="or_ln46_3"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.61645:7  %or_ln46_4 = or i1 %icmp_ln46_6, %icmp_ln46_7

]]></Node>
<StgValue><ssdm name="or_ln46_4"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.61645:8  %or_ln46_5 = or i1 %or_ln46_4, %or_ln46_3

]]></Node>
<StgValue><ssdm name="or_ln46_5"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.61645:9  %or_ln46_6 = or i1 %or_ln46_5, %or_ln46_2

]]></Node>
<StgValue><ssdm name="or_ln46_6"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.61645:10  %select_ln46_14 = select i1 %icmp_ln46_7, i16 %add_ln49_7, i16 %select_ln46_12

]]></Node>
<StgValue><ssdm name="select_ln46_14"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.61645:11  %select_ln46_15 = select i1 %icmp_ln46_7, i8 0, i8 %add_ln45_7

]]></Node>
<StgValue><ssdm name="select_ln46_15"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.61645:12  %icmp_ln55 = icmp eq i9 %trunc_ln37_1, 95

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.61645:13  store i8 %select_ln46_15, i8* @l1_channel_idx, align 1

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.61645:14  br i1 %icmp_ln55, label %2, label %._crit_edge174

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln57 = add i8 %l1_write_row_offset_s, 1

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
:1  store i8 %add_ln57, i8* @l1_write_row_offset, align 1

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge174

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
branch222124:0  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
branch211802:0  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44" val="!0"/>
<literal name="trunc_ln44" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
branch232449:0  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:0  %add_ln45 = add i8 1, %l1_channel_idx_load

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:1  %icmp_ln46 = icmp eq i8 %add_ln45, 3

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0:2  %add_ln49 = add i16 1, %l1_write_col_offset_s

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.0:3  %select_ln46 = select i1 %icmp_ln46, i16 %add_ln49, i16 %l1_write_col_offset_s

]]></Node>
<StgValue><ssdm name="select_ln46"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.0:4  %select_ln46_1 = select i1 %icmp_ln46, i8 0, i8 %add_ln45

]]></Node>
<StgValue><ssdm name="select_ln46_1"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:5  %p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.0:6  %zext_ln44_1 = zext i16 %select_ln46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_1"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge.0:7  %trunc_ln44_2 = trunc i8 %select_ln46_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln44_2"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:8  %l1_stripes_0_0_addr_1 = getelementptr [258 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr_1"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:9  %l1_stripes_0_1_addr_1 = getelementptr [258 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr_1"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:10  %l1_stripes_0_2_addr_1 = getelementptr [258 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr_1"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:11  %l1_stripes_0_3_addr_1 = getelementptr [258 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr_1"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:12  %l1_stripes_0_4_addr_1 = getelementptr [258 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr_1"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:13  %l1_stripes_0_5_addr_1 = getelementptr [258 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr_1"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:14  %l1_stripes_1_0_addr_1 = getelementptr [258 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr_1"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:15  %l1_stripes_1_1_addr_1 = getelementptr [258 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr_1"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:16  %l1_stripes_1_2_addr_1 = getelementptr [258 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr_1"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:17  %l1_stripes_1_3_addr_1 = getelementptr [258 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr_1"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:18  %l1_stripes_1_4_addr_1 = getelementptr [258 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr_1"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:19  %l1_stripes_1_5_addr_1 = getelementptr [258 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr_1"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:20  %l1_stripes_2_0_addr_1 = getelementptr [258 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr_1"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:21  %l1_stripes_2_1_addr_1 = getelementptr [258 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr_1"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:22  %l1_stripes_2_2_addr_1 = getelementptr [258 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr_1"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:23  %l1_stripes_2_3_addr_1 = getelementptr [258 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr_1"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:24  %l1_stripes_2_4_addr_1 = getelementptr [258 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr_1"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:25  %l1_stripes_2_5_addr_1 = getelementptr [258 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr_1"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.0:26  switch i2 %trunc_ln44_2, label %branch20 [
    i2 0, label %branch18
    i2 1, label %branch19
  ]

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch19:0  switch i3 %trunc_ln44_1, label %branch892116 [
    i3 0, label %branch842111
    i3 1, label %branch852112
    i3 2, label %branch862113
    i3 3, label %branch872114
    i3 -4, label %branch882115
  ]

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
branch882115:0  store i8 %p_Result_s, i8* %l1_stripes_1_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
branch882115:1  br label %branch192110

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
branch872114:0  store i8 %p_Result_s, i8* %l1_stripes_1_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
branch872114:1  br label %branch192110

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
branch862113:0  store i8 %p_Result_s, i8* %l1_stripes_1_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
branch862113:1  br label %branch192110

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
branch852112:0  store i8 %p_Result_s, i8* %l1_stripes_1_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
branch852112:1  br label %branch192110

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
branch842111:0  store i8 %p_Result_s, i8* %l1_stripes_1_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
branch842111:1  br label %branch192110

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
branch892116:0  store i8 %p_Result_s, i8* %l1_stripes_1_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
branch892116:1  br label %branch192110

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch18:0  switch i3 %trunc_ln44_1, label %branch411795 [
    i3 0, label %branch361790
    i3 1, label %branch371791
    i3 2, label %branch381792
    i3 3, label %branch391793
    i3 -4, label %branch401794
  ]

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
branch401794:0  store i8 %p_Result_s, i8* %l1_stripes_0_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
branch401794:1  br label %branch181789

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
branch391793:0  store i8 %p_Result_s, i8* %l1_stripes_0_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
branch391793:1  br label %branch181789

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
branch381792:0  store i8 %p_Result_s, i8* %l1_stripes_0_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
branch381792:1  br label %branch181789

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
branch371791:0  store i8 %p_Result_s, i8* %l1_stripes_0_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
branch371791:1  br label %branch181789

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
branch361790:0  store i8 %p_Result_s, i8* %l1_stripes_0_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
branch361790:1  br label %branch181789

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
branch411795:0  store i8 %p_Result_s, i8* %l1_stripes_0_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
branch411795:1  br label %branch181789

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_2" val="!0"/>
<literal name="trunc_ln44_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch20:0  switch i3 %trunc_ln44_1, label %branch1372441 [
    i3 0, label %branch1322436
    i3 1, label %branch1332437
    i3 2, label %branch1342438
    i3 3, label %branch1352439
    i3 -4, label %branch1362440
  ]

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_2" val="!0"/>
<literal name="trunc_ln44_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
branch1362440:0  store i8 %p_Result_s, i8* %l1_stripes_2_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_2" val="!0"/>
<literal name="trunc_ln44_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
branch1362440:1  br label %branch202435

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_2" val="!0"/>
<literal name="trunc_ln44_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
branch1352439:0  store i8 %p_Result_s, i8* %l1_stripes_2_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_2" val="!0"/>
<literal name="trunc_ln44_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
branch1352439:1  br label %branch202435

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_2" val="!0"/>
<literal name="trunc_ln44_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
branch1342438:0  store i8 %p_Result_s, i8* %l1_stripes_2_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_2" val="!0"/>
<literal name="trunc_ln44_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
branch1342438:1  br label %branch202435

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_2" val="!0"/>
<literal name="trunc_ln44_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
branch1332437:0  store i8 %p_Result_s, i8* %l1_stripes_2_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_2" val="!0"/>
<literal name="trunc_ln44_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
branch1332437:1  br label %branch202435

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_2" val="!0"/>
<literal name="trunc_ln44_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
branch1322436:0  store i8 %p_Result_s, i8* %l1_stripes_2_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_2" val="!0"/>
<literal name="trunc_ln44_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
branch1322436:1  br label %branch202435

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_2" val="!0"/>
<literal name="trunc_ln44_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
branch1372441:0  store i8 %p_Result_s, i8* %l1_stripes_2_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_2" val="!0"/>
<literal name="trunc_ln44_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
branch1372441:1  br label %branch202435

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3348" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:9  %or_ln182_2 = or i4 %tmp_224, 3

]]></Node>
<StgValue><ssdm name="or_ln182_2"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3349" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
.preheader.preheader:10  %tmp_227 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 0, i4 %or_ln182_2)

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3350" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:11  %l2_maxes_addr_3 = getelementptr [16 x i32]* @l2_maxes, i64 0, i64 %tmp_227

]]></Node>
<StgValue><ssdm name="l2_maxes_addr_3"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3351" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:12  %or_ln182_3 = or i4 %tmp_224, 4

]]></Node>
<StgValue><ssdm name="or_ln182_3"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3352" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
.preheader.preheader:13  %tmp_228 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 0, i4 %or_ln182_3)

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3353" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:14  %l2_maxes_addr_4 = getelementptr [16 x i32]* @l2_maxes, i64 0, i64 %tmp_228

]]></Node>
<StgValue><ssdm name="l2_maxes_addr_4"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3367" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:28  %l2_maxes_load_2 = load i32* %l2_maxes_addr_8, align 4

]]></Node>
<StgValue><ssdm name="l2_maxes_load_2"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3371" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:32  %l2_maxes_load_8 = load i32* %l2_maxes_addr_2, align 8

]]></Node>
<StgValue><ssdm name="l2_maxes_load_8"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3375" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:36  %l2_maxes_load_3 = load i32* %l2_maxes_addr_3, align 4

]]></Node>
<StgValue><ssdm name="l2_maxes_load_3"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3379" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:40  %l2_maxes_load_4 = load i32* %l2_maxes_addr_4, align 16

]]></Node>
<StgValue><ssdm name="l2_maxes_load_4"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge180:19  %l3_outputs_11_load = load i32* @l3_outputs_11, align 4

]]></Node>
<StgValue><ssdm name="l3_outputs_11_load"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge180:20  %l3_outputs_12_load = load i32* @l3_outputs_12, align 4

]]></Node>
<StgValue><ssdm name="l3_outputs_12_load"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge180:21  %l3_outputs_13_load = load i32* @l3_outputs_13, align 4

]]></Node>
<StgValue><ssdm name="l3_outputs_13_load"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge180:22  %l3_outputs_14_load = load i32* @l3_outputs_14, align 4

]]></Node>
<StgValue><ssdm name="l3_outputs_14_load"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge180:23  %l3_outputs_15_load = load i32* @l3_outputs_15, align 4

]]></Node>
<StgValue><ssdm name="l3_outputs_15_load"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3505" bw="32" op_0_bw="8">
<![CDATA[
:54  %sext_ln211_11 = sext i8 %p_Result_1_10 to i32

]]></Node>
<StgValue><ssdm name="sext_ln211_11"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %mul_ln211_11 = mul nsw i32 %sext_ln205, %sext_ln211_11

]]></Node>
<StgValue><ssdm name="mul_ln211_11"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56  %add_ln211_11 = add nsw i32 %l3_outputs_11_load, %mul_ln211_11

]]></Node>
<StgValue><ssdm name="add_ln211_11"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3509" bw="32" op_0_bw="8">
<![CDATA[
:58  %sext_ln211_12 = sext i8 %p_Result_1_11 to i32

]]></Node>
<StgValue><ssdm name="sext_ln211_12"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59  %mul_ln211_12 = mul nsw i32 %sext_ln205, %sext_ln211_12

]]></Node>
<StgValue><ssdm name="mul_ln211_12"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %add_ln211_12 = add nsw i32 %l3_outputs_12_load, %mul_ln211_12

]]></Node>
<StgValue><ssdm name="add_ln211_12"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3513" bw="32" op_0_bw="8">
<![CDATA[
:62  %sext_ln211_13 = sext i8 %p_Result_1_12 to i32

]]></Node>
<StgValue><ssdm name="sext_ln211_13"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %mul_ln211_13 = mul nsw i32 %sext_ln205, %sext_ln211_13

]]></Node>
<StgValue><ssdm name="mul_ln211_13"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %add_ln211_13 = add nsw i32 %l3_outputs_13_load, %mul_ln211_13

]]></Node>
<StgValue><ssdm name="add_ln211_13"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3517" bw="32" op_0_bw="8">
<![CDATA[
:66  %sext_ln211_14 = sext i8 %p_Result_1_13 to i32

]]></Node>
<StgValue><ssdm name="sext_ln211_14"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %mul_ln211_14 = mul nsw i32 %sext_ln205, %sext_ln211_14

]]></Node>
<StgValue><ssdm name="mul_ln211_14"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %add_ln211_14 = add nsw i32 %l3_outputs_14_load, %mul_ln211_14

]]></Node>
<StgValue><ssdm name="add_ln211_14"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3521" bw="32" op_0_bw="8">
<![CDATA[
:70  %sext_ln211_15 = sext i8 %p_Result_1_14 to i32

]]></Node>
<StgValue><ssdm name="sext_ln211_15"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:71  %mul_ln211_15 = mul nsw i32 %sext_ln205, %sext_ln211_15

]]></Node>
<StgValue><ssdm name="mul_ln211_15"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  %add_ln211_15 = add nsw i32 %l3_outputs_15_load, %mul_ln211_15

]]></Node>
<StgValue><ssdm name="add_ln211_15"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3525" bw="0" op_0_bw="0">
<![CDATA[
:74  br label %._crit_edge183

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
branch192110:0  br label %._crit_edge.01669

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
branch181789:0  br label %._crit_edge.01669

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_2" val="!0"/>
<literal name="trunc_ln44_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
branch202435:0  br label %._crit_edge.01669

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.01669:0  %add_ln45_1 = add i8 1, %select_ln46_1

]]></Node>
<StgValue><ssdm name="add_ln45_1"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.01669:1  %icmp_ln46_1 = icmp eq i8 %add_ln45_1, 3

]]></Node>
<StgValue><ssdm name="icmp_ln46_1"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.01669:2  %add_ln49_1 = add i16 1, %select_ln46

]]></Node>
<StgValue><ssdm name="add_ln49_1"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.01669:3  %select_ln46_2 = select i1 %icmp_ln46_1, i16 %add_ln49_1, i16 %select_ln46

]]></Node>
<StgValue><ssdm name="select_ln46_2"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.01669:4  %select_ln46_3 = select i1 %icmp_ln46_1, i8 0, i8 %add_ln45_1

]]></Node>
<StgValue><ssdm name="select_ln46_3"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.01669:5  %p_Result_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.01669:6  %zext_ln44_2 = zext i16 %select_ln46_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_2"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge.01669:7  %trunc_ln44_3 = trunc i8 %select_ln46_3 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln44_3"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01669:8  %l1_stripes_0_0_addr_2 = getelementptr [258 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln44_2

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr_2"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01669:9  %l1_stripes_0_1_addr_2 = getelementptr [258 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln44_2

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr_2"/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01669:10  %l1_stripes_0_2_addr_2 = getelementptr [258 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln44_2

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr_2"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01669:11  %l1_stripes_0_3_addr_2 = getelementptr [258 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln44_2

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr_2"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01669:12  %l1_stripes_0_4_addr_2 = getelementptr [258 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln44_2

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr_2"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01669:13  %l1_stripes_0_5_addr_2 = getelementptr [258 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln44_2

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr_2"/></StgValue>
</operation>

<operation id="462" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01669:14  %l1_stripes_1_0_addr_2 = getelementptr [258 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln44_2

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr_2"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01669:15  %l1_stripes_1_1_addr_2 = getelementptr [258 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln44_2

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr_2"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01669:16  %l1_stripes_1_2_addr_2 = getelementptr [258 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln44_2

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr_2"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01669:17  %l1_stripes_1_3_addr_2 = getelementptr [258 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln44_2

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr_2"/></StgValue>
</operation>

<operation id="466" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01669:18  %l1_stripes_1_4_addr_2 = getelementptr [258 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln44_2

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr_2"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01669:19  %l1_stripes_1_5_addr_2 = getelementptr [258 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln44_2

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr_2"/></StgValue>
</operation>

<operation id="468" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01669:20  %l1_stripes_2_0_addr_2 = getelementptr [258 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln44_2

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr_2"/></StgValue>
</operation>

<operation id="469" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01669:21  %l1_stripes_2_1_addr_2 = getelementptr [258 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln44_2

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr_2"/></StgValue>
</operation>

<operation id="470" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01669:22  %l1_stripes_2_2_addr_2 = getelementptr [258 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln44_2

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr_2"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01669:23  %l1_stripes_2_3_addr_2 = getelementptr [258 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln44_2

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr_2"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01669:24  %l1_stripes_2_4_addr_2 = getelementptr [258 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln44_2

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr_2"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01669:25  %l1_stripes_2_5_addr_2 = getelementptr [258 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln44_2

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr_2"/></StgValue>
</operation>

<operation id="474" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.01669:26  switch i2 %trunc_ln44_3, label %branch17 [
    i2 0, label %branch15
    i2 1, label %branch16
  ]

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch16:0  switch i3 %trunc_ln44_1, label %branch832102 [
    i3 0, label %branch782097
    i3 1, label %branch792098
    i3 2, label %branch802099
    i3 3, label %branch812100
    i3 -4, label %branch822101
  ]

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch822101:0  store i8 %p_Result_2, i8* %l1_stripes_1_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="477" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
branch822101:1  br label %branch162096

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="478" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch812100:0  store i8 %p_Result_2, i8* %l1_stripes_1_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="479" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
branch812100:1  br label %branch162096

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="480" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch802099:0  store i8 %p_Result_2, i8* %l1_stripes_1_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
branch802099:1  br label %branch162096

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="482" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch792098:0  store i8 %p_Result_2, i8* %l1_stripes_1_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
branch792098:1  br label %branch162096

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="484" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch782097:0  store i8 %p_Result_2, i8* %l1_stripes_1_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="485" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
branch782097:1  br label %branch162096

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="486" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch832102:0  store i8 %p_Result_2, i8* %l1_stripes_1_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="487" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
branch832102:1  br label %branch162096

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="488" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch15:0  switch i3 %trunc_ln44_1, label %branch351782 [
    i3 0, label %branch301777
    i3 1, label %branch311778
    i3 2, label %branch321779
    i3 3, label %branch331780
    i3 -4, label %branch341781
  ]

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="489" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch341781:0  store i8 %p_Result_2, i8* %l1_stripes_0_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="490" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
branch341781:1  br label %branch151776

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="491" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch331780:0  store i8 %p_Result_2, i8* %l1_stripes_0_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="492" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
branch331780:1  br label %branch151776

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="493" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch321779:0  store i8 %p_Result_2, i8* %l1_stripes_0_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="494" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
branch321779:1  br label %branch151776

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="495" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch311778:0  store i8 %p_Result_2, i8* %l1_stripes_0_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="496" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
branch311778:1  br label %branch151776

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="497" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch301777:0  store i8 %p_Result_2, i8* %l1_stripes_0_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="498" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
branch301777:1  br label %branch151776

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="499" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch351782:0  store i8 %p_Result_2, i8* %l1_stripes_0_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="500" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
branch351782:1  br label %branch151776

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="501" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_3" val="!0"/>
<literal name="trunc_ln44_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch17:0  switch i3 %trunc_ln44_1, label %branch1312427 [
    i3 0, label %branch1262422
    i3 1, label %branch1272423
    i3 2, label %branch1282424
    i3 3, label %branch1292425
    i3 -4, label %branch1302426
  ]

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="502" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_3" val="!0"/>
<literal name="trunc_ln44_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1302426:0  store i8 %p_Result_2, i8* %l1_stripes_2_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="503" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_3" val="!0"/>
<literal name="trunc_ln44_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
branch1302426:1  br label %branch172421

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_3" val="!0"/>
<literal name="trunc_ln44_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1292425:0  store i8 %p_Result_2, i8* %l1_stripes_2_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_3" val="!0"/>
<literal name="trunc_ln44_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
branch1292425:1  br label %branch172421

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="506" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_3" val="!0"/>
<literal name="trunc_ln44_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1282424:0  store i8 %p_Result_2, i8* %l1_stripes_2_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_3" val="!0"/>
<literal name="trunc_ln44_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0">
<![CDATA[
branch1282424:1  br label %branch172421

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_3" val="!0"/>
<literal name="trunc_ln44_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1272423:0  store i8 %p_Result_2, i8* %l1_stripes_2_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_3" val="!0"/>
<literal name="trunc_ln44_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
branch1272423:1  br label %branch172421

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_3" val="!0"/>
<literal name="trunc_ln44_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1262422:0  store i8 %p_Result_2, i8* %l1_stripes_2_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_3" val="!0"/>
<literal name="trunc_ln44_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
branch1262422:1  br label %branch172421

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_3" val="!0"/>
<literal name="trunc_ln44_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1312427:0  store i8 %p_Result_2, i8* %l1_stripes_2_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_3" val="!0"/>
<literal name="trunc_ln44_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0">
<![CDATA[
branch1312427:1  br label %branch172421

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3354" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:15  %or_ln182_4 = or i4 %tmp_224, 5

]]></Node>
<StgValue><ssdm name="or_ln182_4"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3355" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
.preheader.preheader:16  %tmp_229 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 0, i4 %or_ln182_4)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3356" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:17  %l2_maxes_addr_5 = getelementptr [16 x i32]* @l2_maxes, i64 0, i64 %tmp_229

]]></Node>
<StgValue><ssdm name="l2_maxes_addr_5"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3357" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:18  %or_ln182_5 = or i4 %tmp_224, 6

]]></Node>
<StgValue><ssdm name="or_ln182_5"/></StgValue>
</operation>

<operation id="518" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3358" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
.preheader.preheader:19  %tmp_230 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 0, i4 %or_ln182_5)

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3359" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:20  %l2_maxes_addr_6 = getelementptr [16 x i32]* @l2_maxes, i64 0, i64 %tmp_230

]]></Node>
<StgValue><ssdm name="l2_maxes_addr_6"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3375" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:36  %l2_maxes_load_3 = load i32* %l2_maxes_addr_3, align 4

]]></Node>
<StgValue><ssdm name="l2_maxes_load_3"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3379" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:40  %l2_maxes_load_4 = load i32* %l2_maxes_addr_4, align 16

]]></Node>
<StgValue><ssdm name="l2_maxes_load_4"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3383" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:44  %l2_maxes_load_5 = load i32* %l2_maxes_addr_5, align 4

]]></Node>
<StgValue><ssdm name="l2_maxes_load_5"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3387" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:48  %l2_maxes_load_6 = load i32* %l2_maxes_addr_6, align 8

]]></Node>
<StgValue><ssdm name="l2_maxes_load_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="524" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
branch162096:0  br label %._crit_edge.11665

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="525" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
branch151776:0  br label %._crit_edge.11665

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="526" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_3" val="!0"/>
<literal name="trunc_ln44_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
branch172421:0  br label %._crit_edge.11665

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="527" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.11665:0  %add_ln45_2 = add i8 1, %select_ln46_3

]]></Node>
<StgValue><ssdm name="add_ln45_2"/></StgValue>
</operation>

<operation id="528" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.11665:1  %icmp_ln46_2 = icmp eq i8 %add_ln45_2, 3

]]></Node>
<StgValue><ssdm name="icmp_ln46_2"/></StgValue>
</operation>

<operation id="529" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.11665:2  %add_ln49_2 = add i16 1, %select_ln46_2

]]></Node>
<StgValue><ssdm name="add_ln49_2"/></StgValue>
</operation>

<operation id="530" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.11665:3  %select_ln46_4 = select i1 %icmp_ln46_2, i16 %add_ln49_2, i16 %select_ln46_2

]]></Node>
<StgValue><ssdm name="select_ln46_4"/></StgValue>
</operation>

<operation id="531" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.11665:4  %select_ln46_5 = select i1 %icmp_ln46_2, i8 0, i8 %add_ln45_2

]]></Node>
<StgValue><ssdm name="select_ln46_5"/></StgValue>
</operation>

<operation id="532" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.11665:5  %p_Result_3 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="533" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.11665:6  %zext_ln44_3 = zext i16 %select_ln46_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_3"/></StgValue>
</operation>

<operation id="534" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge.11665:7  %trunc_ln44_4 = trunc i8 %select_ln46_5 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln44_4"/></StgValue>
</operation>

<operation id="535" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11665:8  %l1_stripes_0_0_addr_3 = getelementptr [258 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln44_3

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr_3"/></StgValue>
</operation>

<operation id="536" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11665:9  %l1_stripes_0_1_addr_3 = getelementptr [258 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln44_3

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr_3"/></StgValue>
</operation>

<operation id="537" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11665:10  %l1_stripes_0_2_addr_3 = getelementptr [258 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln44_3

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr_3"/></StgValue>
</operation>

<operation id="538" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11665:11  %l1_stripes_0_3_addr_3 = getelementptr [258 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln44_3

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr_3"/></StgValue>
</operation>

<operation id="539" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11665:12  %l1_stripes_0_4_addr_3 = getelementptr [258 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln44_3

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr_3"/></StgValue>
</operation>

<operation id="540" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11665:13  %l1_stripes_0_5_addr_3 = getelementptr [258 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln44_3

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr_3"/></StgValue>
</operation>

<operation id="541" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11665:14  %l1_stripes_1_0_addr_3 = getelementptr [258 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln44_3

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr_3"/></StgValue>
</operation>

<operation id="542" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11665:15  %l1_stripes_1_1_addr_3 = getelementptr [258 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln44_3

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr_3"/></StgValue>
</operation>

<operation id="543" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11665:16  %l1_stripes_1_2_addr_3 = getelementptr [258 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln44_3

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr_3"/></StgValue>
</operation>

<operation id="544" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11665:17  %l1_stripes_1_3_addr_3 = getelementptr [258 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln44_3

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr_3"/></StgValue>
</operation>

<operation id="545" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11665:18  %l1_stripes_1_4_addr_3 = getelementptr [258 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln44_3

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr_3"/></StgValue>
</operation>

<operation id="546" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11665:19  %l1_stripes_1_5_addr_3 = getelementptr [258 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln44_3

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr_3"/></StgValue>
</operation>

<operation id="547" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11665:20  %l1_stripes_2_0_addr_3 = getelementptr [258 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln44_3

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr_3"/></StgValue>
</operation>

<operation id="548" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11665:21  %l1_stripes_2_1_addr_3 = getelementptr [258 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln44_3

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr_3"/></StgValue>
</operation>

<operation id="549" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11665:22  %l1_stripes_2_2_addr_3 = getelementptr [258 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln44_3

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr_3"/></StgValue>
</operation>

<operation id="550" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11665:23  %l1_stripes_2_3_addr_3 = getelementptr [258 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln44_3

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr_3"/></StgValue>
</operation>

<operation id="551" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11665:24  %l1_stripes_2_4_addr_3 = getelementptr [258 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln44_3

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr_3"/></StgValue>
</operation>

<operation id="552" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11665:25  %l1_stripes_2_5_addr_3 = getelementptr [258 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln44_3

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr_3"/></StgValue>
</operation>

<operation id="553" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.11665:26  switch i2 %trunc_ln44_4, label %branch14 [
    i2 0, label %branch12
    i2 1, label %branch13
  ]

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="554" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch13:0  switch i3 %trunc_ln44_1, label %branch772056 [
    i3 0, label %branch722051
    i3 1, label %branch732052
    i3 2, label %branch742053
    i3 3, label %branch752054
    i3 -4, label %branch762055
  ]

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="555" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch762055:0  store i8 %p_Result_3, i8* %l1_stripes_1_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="556" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
branch762055:1  br label %branch132050

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="557" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch752054:0  store i8 %p_Result_3, i8* %l1_stripes_1_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="558" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
branch752054:1  br label %branch132050

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="559" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch742053:0  store i8 %p_Result_3, i8* %l1_stripes_1_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="560" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
branch742053:1  br label %branch132050

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="561" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch732052:0  store i8 %p_Result_3, i8* %l1_stripes_1_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="562" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
branch732052:1  br label %branch132050

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="563" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch722051:0  store i8 %p_Result_3, i8* %l1_stripes_1_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="564" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
branch722051:1  br label %branch132050

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="565" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch772056:0  store i8 %p_Result_3, i8* %l1_stripes_1_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="566" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
branch772056:1  br label %branch132050

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="567" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch12:0  switch i3 %trunc_ln44_1, label %branch291743 [
    i3 0, label %branch241738
    i3 1, label %branch251739
    i3 2, label %branch261740
    i3 3, label %branch271741
    i3 -4, label %branch281742
  ]

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="568" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch281742:0  store i8 %p_Result_3, i8* %l1_stripes_0_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="569" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0">
<![CDATA[
branch281742:1  br label %branch121737

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="570" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch271741:0  store i8 %p_Result_3, i8* %l1_stripes_0_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="571" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
branch271741:1  br label %branch121737

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="572" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch261740:0  store i8 %p_Result_3, i8* %l1_stripes_0_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="573" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
branch261740:1  br label %branch121737

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="574" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch251739:0  store i8 %p_Result_3, i8* %l1_stripes_0_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="575" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
branch251739:1  br label %branch121737

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="576" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch241738:0  store i8 %p_Result_3, i8* %l1_stripes_0_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="577" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0">
<![CDATA[
branch241738:1  br label %branch121737

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="578" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch291743:0  store i8 %p_Result_3, i8* %l1_stripes_0_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="579" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0">
<![CDATA[
branch291743:1  br label %branch121737

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="580" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_4" val="!0"/>
<literal name="trunc_ln44_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch14:0  switch i3 %trunc_ln44_1, label %branch1252381 [
    i3 0, label %branch1202376
    i3 1, label %branch1212377
    i3 2, label %branch1222378
    i3 3, label %branch1232379
    i3 -4, label %branch1242380
  ]

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="581" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_4" val="!0"/>
<literal name="trunc_ln44_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch1242380:0  store i8 %p_Result_3, i8* %l1_stripes_2_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="582" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_4" val="!0"/>
<literal name="trunc_ln44_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
branch1242380:1  br label %branch142375

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="583" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_4" val="!0"/>
<literal name="trunc_ln44_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch1232379:0  store i8 %p_Result_3, i8* %l1_stripes_2_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="584" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_4" val="!0"/>
<literal name="trunc_ln44_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
branch1232379:1  br label %branch142375

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="585" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_4" val="!0"/>
<literal name="trunc_ln44_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch1222378:0  store i8 %p_Result_3, i8* %l1_stripes_2_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="586" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_4" val="!0"/>
<literal name="trunc_ln44_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0">
<![CDATA[
branch1222378:1  br label %branch142375

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="587" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_4" val="!0"/>
<literal name="trunc_ln44_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch1212377:0  store i8 %p_Result_3, i8* %l1_stripes_2_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="588" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_4" val="!0"/>
<literal name="trunc_ln44_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0">
<![CDATA[
branch1212377:1  br label %branch142375

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="589" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_4" val="!0"/>
<literal name="trunc_ln44_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch1202376:0  store i8 %p_Result_3, i8* %l1_stripes_2_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="590" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_4" val="!0"/>
<literal name="trunc_ln44_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
branch1202376:1  br label %branch142375

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="591" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_4" val="!0"/>
<literal name="trunc_ln44_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch1252381:0  store i8 %p_Result_3, i8* %l1_stripes_2_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="592" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_4" val="!0"/>
<literal name="trunc_ln44_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
branch1252381:1  br label %branch142375

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="593" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3360" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:21  %or_ln182_6 = or i4 %tmp_224, 7

]]></Node>
<StgValue><ssdm name="or_ln182_6"/></StgValue>
</operation>

<operation id="594" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3361" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
.preheader.preheader:22  %tmp_231 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 0, i4 %or_ln182_6)

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="595" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3362" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:23  %l2_maxes_addr_7 = getelementptr [16 x i32]* @l2_maxes, i64 0, i64 %tmp_231

]]></Node>
<StgValue><ssdm name="l2_maxes_addr_7"/></StgValue>
</operation>

<operation id="596" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3383" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:44  %l2_maxes_load_5 = load i32* %l2_maxes_addr_5, align 4

]]></Node>
<StgValue><ssdm name="l2_maxes_load_5"/></StgValue>
</operation>

<operation id="597" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3387" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:48  %l2_maxes_load_6 = load i32* %l2_maxes_addr_6, align 8

]]></Node>
<StgValue><ssdm name="l2_maxes_load_6"/></StgValue>
</operation>

<operation id="598" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3391" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:52  %l2_maxes_load_7 = load i32* %l2_maxes_addr_7, align 4

]]></Node>
<StgValue><ssdm name="l2_maxes_load_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="599" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
branch132050:0  br label %._crit_edge.21661

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="600" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
branch121737:0  br label %._crit_edge.21661

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="601" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_4" val="!0"/>
<literal name="trunc_ln44_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0">
<![CDATA[
branch142375:0  br label %._crit_edge.21661

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="602" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.21661:0  %add_ln45_3 = add i8 1, %select_ln46_5

]]></Node>
<StgValue><ssdm name="add_ln45_3"/></StgValue>
</operation>

<operation id="603" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.21661:1  %icmp_ln46_3 = icmp eq i8 %add_ln45_3, 3

]]></Node>
<StgValue><ssdm name="icmp_ln46_3"/></StgValue>
</operation>

<operation id="604" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.21661:2  %add_ln49_3 = add i16 1, %select_ln46_4

]]></Node>
<StgValue><ssdm name="add_ln49_3"/></StgValue>
</operation>

<operation id="605" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.21661:3  %select_ln46_6 = select i1 %icmp_ln46_3, i16 %add_ln49_3, i16 %select_ln46_4

]]></Node>
<StgValue><ssdm name="select_ln46_6"/></StgValue>
</operation>

<operation id="606" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.21661:4  %select_ln46_7 = select i1 %icmp_ln46_3, i8 0, i8 %add_ln45_3

]]></Node>
<StgValue><ssdm name="select_ln46_7"/></StgValue>
</operation>

<operation id="607" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.21661:5  %p_Result_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="608" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.21661:6  %zext_ln44_4 = zext i16 %select_ln46_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_4"/></StgValue>
</operation>

<operation id="609" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge.21661:7  %trunc_ln44_5 = trunc i8 %select_ln46_7 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln44_5"/></StgValue>
</operation>

<operation id="610" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21661:8  %l1_stripes_0_0_addr_4 = getelementptr [258 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln44_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr_4"/></StgValue>
</operation>

<operation id="611" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21661:9  %l1_stripes_0_1_addr_4 = getelementptr [258 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln44_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr_4"/></StgValue>
</operation>

<operation id="612" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21661:10  %l1_stripes_0_2_addr_4 = getelementptr [258 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln44_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr_4"/></StgValue>
</operation>

<operation id="613" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21661:11  %l1_stripes_0_3_addr_4 = getelementptr [258 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln44_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr_4"/></StgValue>
</operation>

<operation id="614" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21661:12  %l1_stripes_0_4_addr_4 = getelementptr [258 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln44_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr_4"/></StgValue>
</operation>

<operation id="615" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21661:13  %l1_stripes_0_5_addr_4 = getelementptr [258 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln44_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr_4"/></StgValue>
</operation>

<operation id="616" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21661:14  %l1_stripes_1_0_addr_4 = getelementptr [258 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln44_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr_4"/></StgValue>
</operation>

<operation id="617" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21661:15  %l1_stripes_1_1_addr_4 = getelementptr [258 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln44_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr_4"/></StgValue>
</operation>

<operation id="618" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21661:16  %l1_stripes_1_2_addr_4 = getelementptr [258 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln44_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr_4"/></StgValue>
</operation>

<operation id="619" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21661:17  %l1_stripes_1_3_addr_4 = getelementptr [258 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln44_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr_4"/></StgValue>
</operation>

<operation id="620" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21661:18  %l1_stripes_1_4_addr_4 = getelementptr [258 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln44_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr_4"/></StgValue>
</operation>

<operation id="621" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21661:19  %l1_stripes_1_5_addr_4 = getelementptr [258 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln44_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr_4"/></StgValue>
</operation>

<operation id="622" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21661:20  %l1_stripes_2_0_addr_4 = getelementptr [258 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln44_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr_4"/></StgValue>
</operation>

<operation id="623" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21661:21  %l1_stripes_2_1_addr_4 = getelementptr [258 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln44_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr_4"/></StgValue>
</operation>

<operation id="624" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21661:22  %l1_stripes_2_2_addr_4 = getelementptr [258 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln44_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr_4"/></StgValue>
</operation>

<operation id="625" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21661:23  %l1_stripes_2_3_addr_4 = getelementptr [258 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln44_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr_4"/></StgValue>
</operation>

<operation id="626" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21661:24  %l1_stripes_2_4_addr_4 = getelementptr [258 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln44_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr_4"/></StgValue>
</operation>

<operation id="627" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21661:25  %l1_stripes_2_5_addr_4 = getelementptr [258 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln44_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr_4"/></StgValue>
</operation>

<operation id="628" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.21661:26  switch i2 %trunc_ln44_5, label %branch11 [
    i2 0, label %branch9
    i2 1, label %branch10
  ]

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="629" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch10:0  switch i3 %trunc_ln44_1, label %branch712042 [
    i3 0, label %branch662037
    i3 1, label %branch672038
    i3 2, label %branch682039
    i3 3, label %branch692040
    i3 -4, label %branch702041
  ]

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="630" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch702041:0  store i8 %p_Result_1, i8* %l1_stripes_1_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="631" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0">
<![CDATA[
branch702041:1  br label %branch102036

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="632" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch692040:0  store i8 %p_Result_1, i8* %l1_stripes_1_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="633" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0">
<![CDATA[
branch692040:1  br label %branch102036

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="634" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch682039:0  store i8 %p_Result_1, i8* %l1_stripes_1_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="635" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0">
<![CDATA[
branch682039:1  br label %branch102036

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="636" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch672038:0  store i8 %p_Result_1, i8* %l1_stripes_1_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="637" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0">
<![CDATA[
branch672038:1  br label %branch102036

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="638" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch662037:0  store i8 %p_Result_1, i8* %l1_stripes_1_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="639" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0">
<![CDATA[
branch662037:1  br label %branch102036

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="640" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch712042:0  store i8 %p_Result_1, i8* %l1_stripes_1_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="641" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0">
<![CDATA[
branch712042:1  br label %branch102036

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="642" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch9:0  switch i3 %trunc_ln44_1, label %branch231730 [
    i3 0, label %branch181725
    i3 1, label %branch191726
    i3 2, label %branch201727
    i3 3, label %branch211728
    i3 -4, label %branch221729
  ]

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="643" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch221729:0  store i8 %p_Result_1, i8* %l1_stripes_0_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="644" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
branch221729:1  br label %branch91724

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="645" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch211728:0  store i8 %p_Result_1, i8* %l1_stripes_0_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="646" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0">
<![CDATA[
branch211728:1  br label %branch91724

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="647" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch201727:0  store i8 %p_Result_1, i8* %l1_stripes_0_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="648" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
branch201727:1  br label %branch91724

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="649" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch191726:0  store i8 %p_Result_1, i8* %l1_stripes_0_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="650" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
branch191726:1  br label %branch91724

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="651" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch181725:0  store i8 %p_Result_1, i8* %l1_stripes_0_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="652" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
branch181725:1  br label %branch91724

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="653" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch231730:0  store i8 %p_Result_1, i8* %l1_stripes_0_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="654" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
branch231730:1  br label %branch91724

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="655" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_5" val="!0"/>
<literal name="trunc_ln44_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch11:0  switch i3 %trunc_ln44_1, label %branch1192367 [
    i3 0, label %branch1142362
    i3 1, label %branch1152363
    i3 2, label %branch1162364
    i3 3, label %branch1172365
    i3 -4, label %branch1182366
  ]

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="656" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_5" val="!0"/>
<literal name="trunc_ln44_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch1182366:0  store i8 %p_Result_1, i8* %l1_stripes_2_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="657" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_5" val="!0"/>
<literal name="trunc_ln44_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0">
<![CDATA[
branch1182366:1  br label %branch112361

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="658" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_5" val="!0"/>
<literal name="trunc_ln44_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch1172365:0  store i8 %p_Result_1, i8* %l1_stripes_2_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="659" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_5" val="!0"/>
<literal name="trunc_ln44_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0">
<![CDATA[
branch1172365:1  br label %branch112361

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="660" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_5" val="!0"/>
<literal name="trunc_ln44_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch1162364:0  store i8 %p_Result_1, i8* %l1_stripes_2_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="661" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_5" val="!0"/>
<literal name="trunc_ln44_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0">
<![CDATA[
branch1162364:1  br label %branch112361

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="662" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_5" val="!0"/>
<literal name="trunc_ln44_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch1152363:0  store i8 %p_Result_1, i8* %l1_stripes_2_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="663" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_5" val="!0"/>
<literal name="trunc_ln44_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
branch1152363:1  br label %branch112361

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="664" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_5" val="!0"/>
<literal name="trunc_ln44_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch1142362:0  store i8 %p_Result_1, i8* %l1_stripes_2_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="665" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_5" val="!0"/>
<literal name="trunc_ln44_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0">
<![CDATA[
branch1142362:1  br label %branch112361

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="666" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_5" val="!0"/>
<literal name="trunc_ln44_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch1192367:0  store i8 %p_Result_1, i8* %l1_stripes_2_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="667" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_5" val="!0"/>
<literal name="trunc_ln44_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0">
<![CDATA[
branch1192367:1  br label %branch112361

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="668" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3391" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:52  %l2_maxes_load_7 = load i32* %l2_maxes_addr_7, align 4

]]></Node>
<StgValue><ssdm name="l2_maxes_load_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="669" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0">
<![CDATA[
branch102036:0  br label %._crit_edge.31657

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="670" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
branch91724:0  br label %._crit_edge.31657

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="671" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_5" val="!0"/>
<literal name="trunc_ln44_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
branch112361:0  br label %._crit_edge.31657

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="672" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.31657:0  %add_ln45_4 = add i8 1, %select_ln46_7

]]></Node>
<StgValue><ssdm name="add_ln45_4"/></StgValue>
</operation>

<operation id="673" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.31657:1  %icmp_ln46_4 = icmp eq i8 %add_ln45_4, 3

]]></Node>
<StgValue><ssdm name="icmp_ln46_4"/></StgValue>
</operation>

<operation id="674" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.31657:2  %add_ln49_4 = add i16 1, %select_ln46_6

]]></Node>
<StgValue><ssdm name="add_ln49_4"/></StgValue>
</operation>

<operation id="675" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.31657:3  %select_ln46_8 = select i1 %icmp_ln46_4, i16 %add_ln49_4, i16 %select_ln46_6

]]></Node>
<StgValue><ssdm name="select_ln46_8"/></StgValue>
</operation>

<operation id="676" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.31657:4  %select_ln46_9 = select i1 %icmp_ln46_4, i8 0, i8 %add_ln45_4

]]></Node>
<StgValue><ssdm name="select_ln46_9"/></StgValue>
</operation>

<operation id="677" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.31657:5  %p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="678" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.31657:6  %zext_ln44_5 = zext i16 %select_ln46_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_5"/></StgValue>
</operation>

<operation id="679" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge.31657:7  %trunc_ln44_6 = trunc i8 %select_ln46_9 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln44_6"/></StgValue>
</operation>

<operation id="680" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31657:8  %l1_stripes_0_0_addr_5 = getelementptr [258 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln44_5

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr_5"/></StgValue>
</operation>

<operation id="681" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31657:9  %l1_stripes_0_1_addr_5 = getelementptr [258 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln44_5

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr_5"/></StgValue>
</operation>

<operation id="682" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31657:10  %l1_stripes_0_2_addr_5 = getelementptr [258 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln44_5

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr_5"/></StgValue>
</operation>

<operation id="683" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31657:11  %l1_stripes_0_3_addr_5 = getelementptr [258 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln44_5

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr_5"/></StgValue>
</operation>

<operation id="684" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31657:12  %l1_stripes_0_4_addr_5 = getelementptr [258 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln44_5

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr_5"/></StgValue>
</operation>

<operation id="685" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31657:13  %l1_stripes_0_5_addr_5 = getelementptr [258 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln44_5

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr_5"/></StgValue>
</operation>

<operation id="686" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31657:14  %l1_stripes_1_0_addr_5 = getelementptr [258 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln44_5

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr_5"/></StgValue>
</operation>

<operation id="687" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31657:15  %l1_stripes_1_1_addr_5 = getelementptr [258 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln44_5

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr_5"/></StgValue>
</operation>

<operation id="688" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31657:16  %l1_stripes_1_2_addr_5 = getelementptr [258 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln44_5

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr_5"/></StgValue>
</operation>

<operation id="689" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31657:17  %l1_stripes_1_3_addr_5 = getelementptr [258 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln44_5

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr_5"/></StgValue>
</operation>

<operation id="690" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31657:18  %l1_stripes_1_4_addr_5 = getelementptr [258 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln44_5

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr_5"/></StgValue>
</operation>

<operation id="691" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31657:19  %l1_stripes_1_5_addr_5 = getelementptr [258 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln44_5

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr_5"/></StgValue>
</operation>

<operation id="692" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31657:20  %l1_stripes_2_0_addr_5 = getelementptr [258 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln44_5

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr_5"/></StgValue>
</operation>

<operation id="693" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31657:21  %l1_stripes_2_1_addr_5 = getelementptr [258 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln44_5

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr_5"/></StgValue>
</operation>

<operation id="694" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31657:22  %l1_stripes_2_2_addr_5 = getelementptr [258 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln44_5

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr_5"/></StgValue>
</operation>

<operation id="695" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31657:23  %l1_stripes_2_3_addr_5 = getelementptr [258 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln44_5

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr_5"/></StgValue>
</operation>

<operation id="696" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31657:24  %l1_stripes_2_4_addr_5 = getelementptr [258 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln44_5

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr_5"/></StgValue>
</operation>

<operation id="697" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31657:25  %l1_stripes_2_5_addr_5 = getelementptr [258 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln44_5

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr_5"/></StgValue>
</operation>

<operation id="698" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.31657:26  switch i2 %trunc_ln44_6, label %branch8 [
    i2 0, label %branch6
    i2 1, label %branch7
  ]

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="699" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch7:0  switch i3 %trunc_ln44_1, label %branch652002 [
    i3 0, label %branch601997
    i3 1, label %branch611998
    i3 2, label %branch621999
    i3 3, label %branch632000
    i3 -4, label %branch642001
  ]

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="700" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch642001:0  store i8 %p_Result_4, i8* %l1_stripes_1_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="701" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
branch642001:1  br label %branch71996

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="702" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch632000:0  store i8 %p_Result_4, i8* %l1_stripes_1_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="703" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0">
<![CDATA[
branch632000:1  br label %branch71996

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="704" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch621999:0  store i8 %p_Result_4, i8* %l1_stripes_1_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="705" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0">
<![CDATA[
branch621999:1  br label %branch71996

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="706" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch611998:0  store i8 %p_Result_4, i8* %l1_stripes_1_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="707" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0">
<![CDATA[
branch611998:1  br label %branch71996

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="708" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch601997:0  store i8 %p_Result_4, i8* %l1_stripes_1_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="709" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
branch601997:1  br label %branch71996

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="710" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch652002:0  store i8 %p_Result_4, i8* %l1_stripes_1_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="711" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0">
<![CDATA[
branch652002:1  br label %branch71996

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="712" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch6:0  switch i3 %trunc_ln44_1, label %branch171717 [
    i3 0, label %branch121712
    i3 1, label %branch131713
    i3 2, label %branch141714
    i3 3, label %branch151715
    i3 -4, label %branch161716
  ]

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="713" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch161716:0  store i8 %p_Result_4, i8* %l1_stripes_0_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="714" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0">
<![CDATA[
branch161716:1  br label %branch61711

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="715" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch151715:0  store i8 %p_Result_4, i8* %l1_stripes_0_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="716" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0">
<![CDATA[
branch151715:1  br label %branch61711

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="717" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch141714:0  store i8 %p_Result_4, i8* %l1_stripes_0_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="718" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0">
<![CDATA[
branch141714:1  br label %branch61711

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="719" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch131713:0  store i8 %p_Result_4, i8* %l1_stripes_0_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="720" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0">
<![CDATA[
branch131713:1  br label %branch61711

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="721" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch121712:0  store i8 %p_Result_4, i8* %l1_stripes_0_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="722" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0">
<![CDATA[
branch121712:1  br label %branch61711

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="723" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch171717:0  store i8 %p_Result_4, i8* %l1_stripes_0_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="724" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0">
<![CDATA[
branch171717:1  br label %branch61711

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="725" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_6" val="!0"/>
<literal name="trunc_ln44_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch8:0  switch i3 %trunc_ln44_1, label %branch1132327 [
    i3 0, label %branch1082322
    i3 1, label %branch1092323
    i3 2, label %branch1102324
    i3 3, label %branch1112325
    i3 -4, label %branch1122326
  ]

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="726" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_6" val="!0"/>
<literal name="trunc_ln44_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch1122326:0  store i8 %p_Result_4, i8* %l1_stripes_2_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="727" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_6" val="!0"/>
<literal name="trunc_ln44_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0">
<![CDATA[
branch1122326:1  br label %branch82321

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="728" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_6" val="!0"/>
<literal name="trunc_ln44_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch1112325:0  store i8 %p_Result_4, i8* %l1_stripes_2_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="729" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_6" val="!0"/>
<literal name="trunc_ln44_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0">
<![CDATA[
branch1112325:1  br label %branch82321

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="730" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_6" val="!0"/>
<literal name="trunc_ln44_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch1102324:0  store i8 %p_Result_4, i8* %l1_stripes_2_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="731" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_6" val="!0"/>
<literal name="trunc_ln44_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0">
<![CDATA[
branch1102324:1  br label %branch82321

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="732" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_6" val="!0"/>
<literal name="trunc_ln44_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch1092323:0  store i8 %p_Result_4, i8* %l1_stripes_2_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="733" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_6" val="!0"/>
<literal name="trunc_ln44_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0">
<![CDATA[
branch1092323:1  br label %branch82321

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="734" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_6" val="!0"/>
<literal name="trunc_ln44_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch1082322:0  store i8 %p_Result_4, i8* %l1_stripes_2_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="735" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_6" val="!0"/>
<literal name="trunc_ln44_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0">
<![CDATA[
branch1082322:1  br label %branch82321

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="736" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_6" val="!0"/>
<literal name="trunc_ln44_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch1132327:0  store i8 %p_Result_4, i8* %l1_stripes_2_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="737" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_6" val="!0"/>
<literal name="trunc_ln44_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0">
<![CDATA[
branch1132327:1  br label %branch82321

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="738" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0">
<![CDATA[
branch71996:0  br label %._crit_edge.41653

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="739" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0">
<![CDATA[
branch61711:0  br label %._crit_edge.41653

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="740" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_6" val="!0"/>
<literal name="trunc_ln44_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0">
<![CDATA[
branch82321:0  br label %._crit_edge.41653

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="741" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.41653:0  %add_ln45_5 = add i8 1, %select_ln46_9

]]></Node>
<StgValue><ssdm name="add_ln45_5"/></StgValue>
</operation>

<operation id="742" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.41653:1  %icmp_ln46_5 = icmp eq i8 %add_ln45_5, 3

]]></Node>
<StgValue><ssdm name="icmp_ln46_5"/></StgValue>
</operation>

<operation id="743" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.41653:2  %add_ln49_5 = add i16 1, %select_ln46_8

]]></Node>
<StgValue><ssdm name="add_ln49_5"/></StgValue>
</operation>

<operation id="744" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.41653:3  %select_ln46_10 = select i1 %icmp_ln46_5, i16 %add_ln49_5, i16 %select_ln46_8

]]></Node>
<StgValue><ssdm name="select_ln46_10"/></StgValue>
</operation>

<operation id="745" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.41653:4  %select_ln46_11 = select i1 %icmp_ln46_5, i8 0, i8 %add_ln45_5

]]></Node>
<StgValue><ssdm name="select_ln46_11"/></StgValue>
</operation>

<operation id="746" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.41653:5  %p_Result_6 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="747" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.41653:6  %zext_ln44_6 = zext i16 %select_ln46_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_6"/></StgValue>
</operation>

<operation id="748" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge.41653:7  %trunc_ln44_7 = trunc i8 %select_ln46_11 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln44_7"/></StgValue>
</operation>

<operation id="749" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41653:8  %l1_stripes_0_0_addr_6 = getelementptr [258 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln44_6

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr_6"/></StgValue>
</operation>

<operation id="750" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41653:9  %l1_stripes_0_1_addr_6 = getelementptr [258 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln44_6

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr_6"/></StgValue>
</operation>

<operation id="751" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41653:10  %l1_stripes_0_2_addr_6 = getelementptr [258 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln44_6

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr_6"/></StgValue>
</operation>

<operation id="752" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41653:11  %l1_stripes_0_3_addr_6 = getelementptr [258 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln44_6

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr_6"/></StgValue>
</operation>

<operation id="753" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41653:12  %l1_stripes_0_4_addr_6 = getelementptr [258 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln44_6

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr_6"/></StgValue>
</operation>

<operation id="754" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41653:13  %l1_stripes_0_5_addr_6 = getelementptr [258 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln44_6

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr_6"/></StgValue>
</operation>

<operation id="755" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41653:14  %l1_stripes_1_0_addr_6 = getelementptr [258 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln44_6

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr_6"/></StgValue>
</operation>

<operation id="756" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41653:15  %l1_stripes_1_1_addr_6 = getelementptr [258 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln44_6

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr_6"/></StgValue>
</operation>

<operation id="757" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41653:16  %l1_stripes_1_2_addr_6 = getelementptr [258 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln44_6

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr_6"/></StgValue>
</operation>

<operation id="758" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41653:17  %l1_stripes_1_3_addr_6 = getelementptr [258 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln44_6

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr_6"/></StgValue>
</operation>

<operation id="759" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41653:18  %l1_stripes_1_4_addr_6 = getelementptr [258 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln44_6

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr_6"/></StgValue>
</operation>

<operation id="760" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41653:19  %l1_stripes_1_5_addr_6 = getelementptr [258 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln44_6

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr_6"/></StgValue>
</operation>

<operation id="761" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41653:20  %l1_stripes_2_0_addr_6 = getelementptr [258 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln44_6

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr_6"/></StgValue>
</operation>

<operation id="762" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41653:21  %l1_stripes_2_1_addr_6 = getelementptr [258 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln44_6

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr_6"/></StgValue>
</operation>

<operation id="763" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41653:22  %l1_stripes_2_2_addr_6 = getelementptr [258 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln44_6

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr_6"/></StgValue>
</operation>

<operation id="764" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41653:23  %l1_stripes_2_3_addr_6 = getelementptr [258 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln44_6

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr_6"/></StgValue>
</operation>

<operation id="765" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41653:24  %l1_stripes_2_4_addr_6 = getelementptr [258 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln44_6

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr_6"/></StgValue>
</operation>

<operation id="766" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41653:25  %l1_stripes_2_5_addr_6 = getelementptr [258 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln44_6

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr_6"/></StgValue>
</operation>

<operation id="767" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.41653:26  switch i2 %trunc_ln44_7, label %branch5 [
    i2 0, label %branch3
    i2 1, label %branch4
  ]

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="768" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch4:0  switch i3 %trunc_ln44_1, label %branch591988 [
    i3 0, label %branch541983
    i3 1, label %branch551984
    i3 2, label %branch561985
    i3 3, label %branch571986
    i3 -4, label %branch581987
  ]

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="769" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch581987:0  store i8 %p_Result_6, i8* %l1_stripes_1_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="770" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0">
<![CDATA[
branch581987:1  br label %branch41982

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="771" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch571986:0  store i8 %p_Result_6, i8* %l1_stripes_1_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="772" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0">
<![CDATA[
branch571986:1  br label %branch41982

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="773" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch561985:0  store i8 %p_Result_6, i8* %l1_stripes_1_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="774" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0">
<![CDATA[
branch561985:1  br label %branch41982

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="775" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch551984:0  store i8 %p_Result_6, i8* %l1_stripes_1_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="776" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="0">
<![CDATA[
branch551984:1  br label %branch41982

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="777" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch541983:0  store i8 %p_Result_6, i8* %l1_stripes_1_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="778" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0">
<![CDATA[
branch541983:1  br label %branch41982

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="779" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch591988:0  store i8 %p_Result_6, i8* %l1_stripes_1_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="780" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0">
<![CDATA[
branch591988:1  br label %branch41982

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="781" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0">
<![CDATA[
branch41982:0  br label %._crit_edge.51649

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="782" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch3:0  switch i3 %trunc_ln44_1, label %branch111676 [
    i3 0, label %branch61671
    i3 1, label %branch71672
    i3 2, label %branch81673
    i3 3, label %branch91674
    i3 -4, label %branch101675
  ]

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="783" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch101675:0  store i8 %p_Result_6, i8* %l1_stripes_0_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="784" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0">
<![CDATA[
branch101675:1  br label %branch31670

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="785" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch91674:0  store i8 %p_Result_6, i8* %l1_stripes_0_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="786" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0">
<![CDATA[
branch91674:1  br label %branch31670

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="787" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch81673:0  store i8 %p_Result_6, i8* %l1_stripes_0_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="788" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0">
<![CDATA[
branch81673:1  br label %branch31670

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="789" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch71672:0  store i8 %p_Result_6, i8* %l1_stripes_0_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="790" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="0">
<![CDATA[
branch71672:1  br label %branch31670

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="791" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch61671:0  store i8 %p_Result_6, i8* %l1_stripes_0_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="792" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="0">
<![CDATA[
branch61671:1  br label %branch31670

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="793" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch111676:0  store i8 %p_Result_6, i8* %l1_stripes_0_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="794" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0">
<![CDATA[
branch111676:1  br label %branch31670

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="795" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0">
<![CDATA[
branch31670:0  br label %._crit_edge.51649

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="796" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_7" val="!0"/>
<literal name="trunc_ln44_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch5:0  switch i3 %trunc_ln44_1, label %branch1072313 [
    i3 0, label %branch1022308
    i3 1, label %branch1032309
    i3 2, label %branch1042310
    i3 3, label %branch1052311
    i3 -4, label %branch1062312
  ]

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="797" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_7" val="!0"/>
<literal name="trunc_ln44_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch1062312:0  store i8 %p_Result_6, i8* %l1_stripes_2_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="798" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="-4"/>
<literal name="trunc_ln44_7" val="!0"/>
<literal name="trunc_ln44_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0">
<![CDATA[
branch1062312:1  br label %branch52307

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="799" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_7" val="!0"/>
<literal name="trunc_ln44_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch1052311:0  store i8 %p_Result_6, i8* %l1_stripes_2_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="800" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="3"/>
<literal name="trunc_ln44_7" val="!0"/>
<literal name="trunc_ln44_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0">
<![CDATA[
branch1052311:1  br label %branch52307

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="801" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_7" val="!0"/>
<literal name="trunc_ln44_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch1042310:0  store i8 %p_Result_6, i8* %l1_stripes_2_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="802" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="2"/>
<literal name="trunc_ln44_7" val="!0"/>
<literal name="trunc_ln44_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0">
<![CDATA[
branch1042310:1  br label %branch52307

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="803" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_7" val="!0"/>
<literal name="trunc_ln44_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch1032309:0  store i8 %p_Result_6, i8* %l1_stripes_2_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="804" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="1"/>
<literal name="trunc_ln44_7" val="!0"/>
<literal name="trunc_ln44_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0">
<![CDATA[
branch1032309:1  br label %branch52307

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="805" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_7" val="!0"/>
<literal name="trunc_ln44_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch1022308:0  store i8 %p_Result_6, i8* %l1_stripes_2_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="806" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="0"/>
<literal name="trunc_ln44_7" val="!0"/>
<literal name="trunc_ln44_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0">
<![CDATA[
branch1022308:1  br label %branch52307

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="807" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_7" val="!0"/>
<literal name="trunc_ln44_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch1072313:0  store i8 %p_Result_6, i8* %l1_stripes_2_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="808" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_1" val="!0"/>
<literal name="trunc_ln44_1" val="!1"/>
<literal name="trunc_ln44_1" val="!2"/>
<literal name="trunc_ln44_1" val="!3"/>
<literal name="trunc_ln44_1" val="!4"/>
<literal name="trunc_ln44_7" val="!0"/>
<literal name="trunc_ln44_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0">
<![CDATA[
branch1072313:1  br label %branch52307

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="809" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="trunc_ln44_7" val="!0"/>
<literal name="trunc_ln44_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0">
<![CDATA[
branch52307:0  br label %._crit_edge.51649

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="810" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.51649:0  %add_ln45_6 = add i8 1, %select_ln46_11

]]></Node>
<StgValue><ssdm name="add_ln45_6"/></StgValue>
</operation>

<operation id="811" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.51649:5  %p_Result_7 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="812" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
._crit_edge174:0  %l1_write_col_offset_1 = phi i1 [ true, %2 ], [ %or_ln46_6, %._crit_edge.61645 ], [ true, %4 ], [ false, %3 ]

]]></Node>
<StgValue><ssdm name="l1_write_col_offset_1"/></StgValue>
</operation>

<operation id="813" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
._crit_edge174:1  %l1_write_col_offset_2 = phi i16 [ 1, %2 ], [ %select_ln46_14, %._crit_edge.61645 ], [ 1, %4 ], [ 1, %3 ]

]]></Node>
<StgValue><ssdm name="l1_write_col_offset_2"/></StgValue>
</operation>

<operation id="814" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge174:2  %tmp_216 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %l1_iteration_load, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="815" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge174:3  %icmp_ln71 = icmp eq i22 %tmp_216, 0

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="816" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge174:4  br i1 %l1_write_col_offset_1, label %mergeST1, label %.new

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="817" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l1_write_col_offset_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST1:0  store i16 %l1_write_col_offset_2, i16* @l1_write_col_offset, align 2

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="818" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l1_write_col_offset_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="0">
<![CDATA[
mergeST1:1  br label %.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="819" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="8" op_0_bw="8">
<![CDATA[
.new:0  %l1_read_row_offset_l_1 = load i8* @l1_read_row_offset, align 1

]]></Node>
<StgValue><ssdm name="l1_read_row_offset_l_1"/></StgValue>
</operation>

<operation id="820" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="8" op_0_bw="8">
<![CDATA[
.new:1  %l2_write_row_offset_2 = load i8* @l2_write_row_offset, align 1

]]></Node>
<StgValue><ssdm name="l2_write_row_offset_2"/></StgValue>
</operation>

<operation id="821" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.new:2  br i1 %icmp_ln71, label %._crit_edge176, label %hls_label_1_begin

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="822" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="32">
<![CDATA[
hls_label_1_begin:0  %trunc_ln75 = trunc i32 %l1_iteration_load to i1

]]></Node>
<StgValue><ssdm name="trunc_ln75"/></StgValue>
</operation>

<operation id="823" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="16" op_0_bw="16">
<![CDATA[
hls_label_1_begin:1  %l1_read_col_offset_l = load i16* @l1_read_col_offset, align 2

]]></Node>
<StgValue><ssdm name="l1_read_col_offset_l"/></StgValue>
</operation>

<operation id="824" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1_begin:2  %zext_ln75 = zext i1 %trunc_ln75 to i16

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="825" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1_begin:3  %tmp_217 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %l1_iteration_load, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="826" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="8" op_0_bw="1">
<![CDATA[
hls_label_1_begin:4  %zext_ln84 = zext i1 %tmp_217 to i8

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="827" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="3" op_0_bw="8">
<![CDATA[
hls_label_1_begin:5  %trunc_ln84 = trunc i8 %l1_read_row_offset_l_1 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln84"/></StgValue>
</operation>

<operation id="828" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="3" op_0_bw="1">
<![CDATA[
hls_label_1_begin:6  %zext_ln84_1 = zext i1 %tmp_217 to i3

]]></Node>
<StgValue><ssdm name="zext_ln84_1"/></StgValue>
</operation>

<operation id="829" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_begin:7  %add_ln84 = add i8 %zext_ln84, %l1_read_row_offset_l_1

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="830" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_begin:8  %icmp_ln85 = icmp ugt i8 %add_ln84, 5

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="831" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1_begin:9  %add_ln87 = add i3 %zext_ln84_1, %trunc_ln84

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="832" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1_begin:10  %add_ln85 = add i3 2, %add_ln87

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="833" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_1_begin:11  %select_ln85 = select i1 %icmp_ln85, i3 %add_ln85, i3 %add_ln87

]]></Node>
<StgValue><ssdm name="select_ln85"/></StgValue>
</operation>

<operation id="834" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:12  %add_ln91 = add i16 %zext_ln75, %l1_read_col_offset_l

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="835" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="16">
<![CDATA[
hls_label_1_begin:13  %zext_ln98 = zext i16 %add_ln91 to i64

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="836" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:14  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="837" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:16  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="838" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:18  %l1_stripes_0_0_addr_8 = getelementptr [258 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr_8"/></StgValue>
</operation>

<operation id="839" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:19  %l1_stripes_0_0_load = load i8* %l1_stripes_0_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_load"/></StgValue>
</operation>

<operation id="840" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:20  %l1_stripes_0_1_addr_8 = getelementptr [258 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr_8"/></StgValue>
</operation>

<operation id="841" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:21  %l1_stripes_0_1_load = load i8* %l1_stripes_0_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_load"/></StgValue>
</operation>

<operation id="842" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:22  %l1_stripes_0_2_addr_8 = getelementptr [258 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr_8"/></StgValue>
</operation>

<operation id="843" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:23  %l1_stripes_0_2_load = load i8* %l1_stripes_0_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_load"/></StgValue>
</operation>

<operation id="844" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:24  %l1_stripes_0_3_addr_8 = getelementptr [258 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr_8"/></StgValue>
</operation>

<operation id="845" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:25  %l1_stripes_0_3_load = load i8* %l1_stripes_0_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_load"/></StgValue>
</operation>

<operation id="846" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:26  %l1_stripes_0_4_addr_8 = getelementptr [258 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr_8"/></StgValue>
</operation>

<operation id="847" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:27  %l1_stripes_0_4_load = load i8* %l1_stripes_0_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_load"/></StgValue>
</operation>

<operation id="848" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:28  %l1_stripes_0_5_addr_8 = getelementptr [258 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr_8"/></StgValue>
</operation>

<operation id="849" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:29  %l1_stripes_0_5_load = load i8* %l1_stripes_0_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_load"/></StgValue>
</operation>

<operation id="850" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:39  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="851" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:43  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="852" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:47  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="853" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:53  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="854" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:55  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="855" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:57  %l1_stripes_1_0_addr_8 = getelementptr [258 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr_8"/></StgValue>
</operation>

<operation id="856" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:58  %l1_stripes_1_0_load = load i8* %l1_stripes_1_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_load"/></StgValue>
</operation>

<operation id="857" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:59  %l1_stripes_1_1_addr_8 = getelementptr [258 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr_8"/></StgValue>
</operation>

<operation id="858" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:60  %l1_stripes_1_1_load = load i8* %l1_stripes_1_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_load"/></StgValue>
</operation>

<operation id="859" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:61  %l1_stripes_1_2_addr_8 = getelementptr [258 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr_8"/></StgValue>
</operation>

<operation id="860" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:62  %l1_stripes_1_2_load = load i8* %l1_stripes_1_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_load"/></StgValue>
</operation>

<operation id="861" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:63  %l1_stripes_1_3_addr_8 = getelementptr [258 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr_8"/></StgValue>
</operation>

<operation id="862" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:64  %l1_stripes_1_3_load = load i8* %l1_stripes_1_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_load"/></StgValue>
</operation>

<operation id="863" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:65  %l1_stripes_1_4_addr_8 = getelementptr [258 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr_8"/></StgValue>
</operation>

<operation id="864" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:66  %l1_stripes_1_4_load = load i8* %l1_stripes_1_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_load"/></StgValue>
</operation>

<operation id="865" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:67  %l1_stripes_1_5_addr_8 = getelementptr [258 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr_8"/></StgValue>
</operation>

<operation id="866" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:68  %l1_stripes_1_5_load = load i8* %l1_stripes_1_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_load"/></StgValue>
</operation>

<operation id="867" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:78  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="868" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:83  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="869" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:87  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="870" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:93  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="871" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:95  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="872" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:97  %l1_stripes_2_0_addr_8 = getelementptr [258 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr_8"/></StgValue>
</operation>

<operation id="873" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:98  %l1_stripes_2_0_load = load i8* %l1_stripes_2_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_load"/></StgValue>
</operation>

<operation id="874" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:99  %l1_stripes_2_1_addr_8 = getelementptr [258 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr_8"/></StgValue>
</operation>

<operation id="875" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:100  %l1_stripes_2_1_load = load i8* %l1_stripes_2_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_load"/></StgValue>
</operation>

<operation id="876" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:101  %l1_stripes_2_2_addr_8 = getelementptr [258 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr_8"/></StgValue>
</operation>

<operation id="877" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:102  %l1_stripes_2_2_load = load i8* %l1_stripes_2_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_load"/></StgValue>
</operation>

<operation id="878" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:103  %l1_stripes_2_3_addr_8 = getelementptr [258 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr_8"/></StgValue>
</operation>

<operation id="879" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:104  %l1_stripes_2_3_load = load i8* %l1_stripes_2_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_load"/></StgValue>
</operation>

<operation id="880" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:105  %l1_stripes_2_4_addr_8 = getelementptr [258 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr_8"/></StgValue>
</operation>

<operation id="881" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:106  %l1_stripes_2_4_load = load i8* %l1_stripes_2_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_load"/></StgValue>
</operation>

<operation id="882" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:107  %l1_stripes_2_5_addr_8 = getelementptr [258 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr_8"/></StgValue>
</operation>

<operation id="883" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:108  %l1_stripes_2_5_load = load i8* %l1_stripes_2_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_load"/></StgValue>
</operation>

<operation id="884" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:113  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="885" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:118  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="886" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:123  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="887" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:128  %add_ln91_1 = add i16 1, %add_ln91

]]></Node>
<StgValue><ssdm name="add_ln91_1"/></StgValue>
</operation>

<operation id="888" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="64" op_0_bw="16">
<![CDATA[
hls_label_1_begin:129  %zext_ln98_4 = zext i16 %add_ln91_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln98_4"/></StgValue>
</operation>

<operation id="889" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:130  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="890" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:132  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="891" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:151  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="892" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:158  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="893" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:163  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="894" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:171  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="895" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:173  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="896" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:175  %l1_stripes_1_0_addr_9 = getelementptr [258 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln98_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr_9"/></StgValue>
</operation>

<operation id="897" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:176  %l1_stripes_1_0_load_1 = load i8* %l1_stripes_1_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_load_1"/></StgValue>
</operation>

<operation id="898" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:177  %l1_stripes_1_1_addr_9 = getelementptr [258 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln98_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr_9"/></StgValue>
</operation>

<operation id="899" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:178  %l1_stripes_1_1_load_1 = load i8* %l1_stripes_1_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_load_1"/></StgValue>
</operation>

<operation id="900" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:179  %l1_stripes_1_2_addr_9 = getelementptr [258 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln98_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr_9"/></StgValue>
</operation>

<operation id="901" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:180  %l1_stripes_1_2_load_1 = load i8* %l1_stripes_1_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_load_1"/></StgValue>
</operation>

<operation id="902" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:181  %l1_stripes_1_3_addr_9 = getelementptr [258 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln98_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr_9"/></StgValue>
</operation>

<operation id="903" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:182  %l1_stripes_1_3_load_1 = load i8* %l1_stripes_1_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_load_1"/></StgValue>
</operation>

<operation id="904" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:183  %l1_stripes_1_4_addr_9 = getelementptr [258 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln98_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr_9"/></StgValue>
</operation>

<operation id="905" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:184  %l1_stripes_1_4_load_1 = load i8* %l1_stripes_1_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_load_1"/></StgValue>
</operation>

<operation id="906" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:185  %l1_stripes_1_5_addr_9 = getelementptr [258 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln98_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr_9"/></StgValue>
</operation>

<operation id="907" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:186  %l1_stripes_1_5_load_1 = load i8* %l1_stripes_1_5_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_load_1"/></StgValue>
</operation>

<operation id="908" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:191  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="909" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:201  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="910" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:207  %tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="911" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:209  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="912" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:211  %l1_stripes_2_0_addr_9 = getelementptr [258 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln98_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr_9"/></StgValue>
</operation>

<operation id="913" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:212  %l1_stripes_2_0_load_1 = load i8* %l1_stripes_2_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_load_1"/></StgValue>
</operation>

<operation id="914" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:213  %l1_stripes_2_1_addr_9 = getelementptr [258 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln98_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr_9"/></StgValue>
</operation>

<operation id="915" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:214  %l1_stripes_2_1_load_1 = load i8* %l1_stripes_2_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_load_1"/></StgValue>
</operation>

<operation id="916" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:215  %l1_stripes_2_2_addr_9 = getelementptr [258 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln98_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr_9"/></StgValue>
</operation>

<operation id="917" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:216  %l1_stripes_2_2_load_1 = load i8* %l1_stripes_2_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_load_1"/></StgValue>
</operation>

<operation id="918" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:217  %l1_stripes_2_3_addr_9 = getelementptr [258 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln98_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr_9"/></StgValue>
</operation>

<operation id="919" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:218  %l1_stripes_2_3_load_1 = load i8* %l1_stripes_2_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_load_1"/></StgValue>
</operation>

<operation id="920" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:219  %l1_stripes_2_4_addr_9 = getelementptr [258 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln98_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr_9"/></StgValue>
</operation>

<operation id="921" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:220  %l1_stripes_2_4_load_1 = load i8* %l1_stripes_2_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_load_1"/></StgValue>
</operation>

<operation id="922" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:221  %l1_stripes_2_5_addr_9 = getelementptr [258 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln98_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr_9"/></StgValue>
</operation>

<operation id="923" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:222  %l1_stripes_2_5_load_1 = load i8* %l1_stripes_2_5_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_load_1"/></StgValue>
</operation>

<operation id="924" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:232  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="925" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:237  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="926" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:241  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="927" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:248  %add_ln91_2 = add i16 2, %add_ln91

]]></Node>
<StgValue><ssdm name="add_ln91_2"/></StgValue>
</operation>

<operation id="928" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="64" op_0_bw="16">
<![CDATA[
hls_label_1_begin:249  %zext_ln98_8 = zext i16 %add_ln91_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln98_8"/></StgValue>
</operation>

<operation id="929" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:250  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="930" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:252  %tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="931" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:254  %l1_stripes_0_0_addr_10 = getelementptr [258 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln98_8

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr_10"/></StgValue>
</operation>

<operation id="932" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:255  %l1_stripes_0_0_load_2 = load i8* %l1_stripes_0_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_load_2"/></StgValue>
</operation>

<operation id="933" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:256  %l1_stripes_0_1_addr_10 = getelementptr [258 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln98_8

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr_10"/></StgValue>
</operation>

<operation id="934" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:257  %l1_stripes_0_1_load_2 = load i8* %l1_stripes_0_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_load_2"/></StgValue>
</operation>

<operation id="935" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:258  %l1_stripes_0_2_addr_10 = getelementptr [258 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln98_8

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr_10"/></StgValue>
</operation>

<operation id="936" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:259  %l1_stripes_0_2_load_2 = load i8* %l1_stripes_0_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_load_2"/></StgValue>
</operation>

<operation id="937" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:260  %l1_stripes_0_3_addr_10 = getelementptr [258 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln98_8

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr_10"/></StgValue>
</operation>

<operation id="938" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:261  %l1_stripes_0_3_load_2 = load i8* %l1_stripes_0_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_load_2"/></StgValue>
</operation>

<operation id="939" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:262  %l1_stripes_0_4_addr_10 = getelementptr [258 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln98_8

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr_10"/></StgValue>
</operation>

<operation id="940" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:263  %l1_stripes_0_4_load_2 = load i8* %l1_stripes_0_4_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_load_2"/></StgValue>
</operation>

<operation id="941" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:264  %l1_stripes_0_5_addr_10 = getelementptr [258 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln98_8

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr_10"/></StgValue>
</operation>

<operation id="942" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:265  %l1_stripes_0_5_load_2 = load i8* %l1_stripes_0_5_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_load_2"/></StgValue>
</operation>

<operation id="943" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:277  %tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="944" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:281  %tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="945" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:285  %tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="946" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:293  %tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="947" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:295  %tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="948" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:319  %tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="949" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:324  %tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="950" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:329  %tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="951" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:334  %tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="952" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:336  %tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="953" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:361  %tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="954" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:365  %tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="955" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:370  %tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="956" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1_begin:375  %select_ln84 = select i1 %tmp_217, i8 2, i8 1

]]></Node>
<StgValue><ssdm name="select_ln84"/></StgValue>
</operation>

<operation id="957" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_begin:376  %add_ln84_1 = add i8 %l1_read_row_offset_l_1, %select_ln84

]]></Node>
<StgValue><ssdm name="add_ln84_1"/></StgValue>
</operation>

<operation id="958" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_begin:377  %icmp_ln85_1 = icmp ugt i8 %add_ln84_1, 5

]]></Node>
<StgValue><ssdm name="icmp_ln85_1"/></StgValue>
</operation>

<operation id="959" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1_begin:378  %add_ln87_3 = add i3 1, %trunc_ln84

]]></Node>
<StgValue><ssdm name="add_ln87_3"/></StgValue>
</operation>

<operation id="960" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1_begin:379  %add_ln87_1 = add i3 %zext_ln84_1, %add_ln87_3

]]></Node>
<StgValue><ssdm name="add_ln87_1"/></StgValue>
</operation>

<operation id="961" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1_begin:380  %add_ln85_1 = add i3 2, %add_ln87_1

]]></Node>
<StgValue><ssdm name="add_ln85_1"/></StgValue>
</operation>

<operation id="962" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_1_begin:381  %select_ln85_1 = select i1 %icmp_ln85_1, i3 %add_ln85_1, i3 %add_ln87_1

]]></Node>
<StgValue><ssdm name="select_ln85_1"/></StgValue>
</operation>

<operation id="963" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:382  %tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="964" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:384  %tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="965" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:395  %tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="966" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:399  %tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="967" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:404  %tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="968" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:410  %tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="969" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:412  %tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="970" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:419  %tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="971" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:429  %tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="972" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:438  %tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="973" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:443  %tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="974" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:445  %tmp_66 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="975" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:454  %tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="976" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:466  %tmp_70 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="977" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:471  %tmp_71 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="978" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:473  %tmp_72 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="979" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:484  %tmp_74 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="980" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:489  %tmp_75 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="981" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:494  %tmp_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="982" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:500  %tmp_77 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="983" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:502  %tmp_78 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="984" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:508  %tmp_80 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="985" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:520  %tmp_82 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="986" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:530  %tmp_83 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="987" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:532  %tmp_84 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="988" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:541  %tmp_86 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="989" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:553  %tmp_88 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="990" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:561  %tmp_89 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="991" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:563  %tmp_90 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="992" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:570  %tmp_92 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="993" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:580  %tmp_93 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="994" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:588  %tmp_95 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="995" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:590  %tmp_96 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="996" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:599  %tmp_98 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="997" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:604  %tmp_99 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="998" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:609  %tmp_100 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="999" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:614  %tmp_101 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1000" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:616  %tmp_102 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1001" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:623  %tmp_104 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1002" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:628  %tmp_105 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1003" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1_begin:642  %or_ln = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 true, i1 %tmp_217)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="1004" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="8" op_0_bw="2">
<![CDATA[
hls_label_1_begin:643  %zext_ln84_2 = zext i2 %or_ln to i8

]]></Node>
<StgValue><ssdm name="zext_ln84_2"/></StgValue>
</operation>

<operation id="1005" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="3" op_0_bw="2">
<![CDATA[
hls_label_1_begin:644  %zext_ln84_3 = zext i2 %or_ln to i3

]]></Node>
<StgValue><ssdm name="zext_ln84_3"/></StgValue>
</operation>

<operation id="1006" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_begin:645  %add_ln84_2 = add i8 %zext_ln84_2, %l1_read_row_offset_l_1

]]></Node>
<StgValue><ssdm name="add_ln84_2"/></StgValue>
</operation>

<operation id="1007" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_begin:646  %icmp_ln85_2 = icmp ugt i8 %add_ln84_2, 5

]]></Node>
<StgValue><ssdm name="icmp_ln85_2"/></StgValue>
</operation>

<operation id="1008" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1_begin:647  %add_ln87_2 = add i3 %zext_ln84_3, %trunc_ln84

]]></Node>
<StgValue><ssdm name="add_ln87_2"/></StgValue>
</operation>

<operation id="1009" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1_begin:648  %add_ln85_2 = add i3 2, %add_ln87_2

]]></Node>
<StgValue><ssdm name="add_ln85_2"/></StgValue>
</operation>

<operation id="1010" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_1_begin:649  %select_ln85_2 = select i1 %icmp_ln85_2, i3 %add_ln85_2, i3 %add_ln87_2

]]></Node>
<StgValue><ssdm name="select_ln85_2"/></StgValue>
</operation>

<operation id="1011" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:650  %tmp_107 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1012" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:652  %tmp_108 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1013" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:661  %tmp_110 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1014" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:665  %tmp_111 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1015" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:669  %tmp_112 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1016" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:680  %tmp_113 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1017" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:682  %tmp_114 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1018" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:689  %tmp_116 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1019" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:693  %tmp_117 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1020" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:698  %tmp_118 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1021" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:703  %tmp_119 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1022" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:705  %tmp_120 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1023" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:713  %tmp_122 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1024" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:718  %tmp_123 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1025" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:727  %tmp_124 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1026" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:737  %tmp_125 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1027" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:739  %tmp_126 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1028" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:745  %tmp_128 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1029" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:756  %tmp_129 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1030" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:760  %tmp_130 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1031" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:766  %tmp_131 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1032" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:768  %tmp_132 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1033" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:774  %tmp_134 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1034" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:778  %tmp_135 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1035" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:789  %tmp_136 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1036" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:799  %tmp_137 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1037" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:801  %tmp_138 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1038" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:814  %tmp_141 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1039" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:827  %tmp_143 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1040" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:829  %tmp_144 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1041" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:840  %tmp_146 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1042" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:845  %tmp_147 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1043" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:850  %tmp_148 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1044" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:855  %tmp_149 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1045" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:857  %tmp_150 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1046" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:865  %tmp_152 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1047" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:869  %tmp_153 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1048" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:873  %tmp_154 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1049" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:879  %tmp_155 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1050" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:881  %tmp_156 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1051" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:893  %tmp_159 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="1052" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:897  %tmp_160 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="1053" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:903  %tmp_161 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="1054" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:918  %tmp_166 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="1055" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:933  %tmp_171 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="1056" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:935  %tmp_172 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="1057" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:988  %tmp_173 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="1058" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:1038  %tmp_174 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="1059" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:1084  %tmp_175 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="1060" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_1_begin:1150  %icmp_ln120 = icmp eq i2 %trunc_ln37, -1

]]></Node>
<StgValue><ssdm name="icmp_ln120"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1061" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:19  %l1_stripes_0_0_load = load i8* %l1_stripes_0_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_load"/></StgValue>
</operation>

<operation id="1062" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:21  %l1_stripes_0_1_load = load i8* %l1_stripes_0_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_load"/></StgValue>
</operation>

<operation id="1063" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:23  %l1_stripes_0_2_load = load i8* %l1_stripes_0_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_load"/></StgValue>
</operation>

<operation id="1064" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:25  %l1_stripes_0_3_load = load i8* %l1_stripes_0_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_load"/></StgValue>
</operation>

<operation id="1065" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:27  %l1_stripes_0_4_load = load i8* %l1_stripes_0_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_load"/></StgValue>
</operation>

<operation id="1066" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:29  %l1_stripes_0_5_load = load i8* %l1_stripes_0_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_load"/></StgValue>
</operation>

<operation id="1067" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1_begin:30  %tmp_2 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_0_0_load, i8 %l1_stripes_0_1_load, i8 %l1_stripes_0_2_load, i8 %l1_stripes_0_3_load, i8 %l1_stripes_0_4_load, i8 %l1_stripes_0_5_load, i3 %select_ln85)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1068" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="16" op_0_bw="8">
<![CDATA[
hls_label_1_begin:31  %zext_ln98_1 = zext i8 %tmp_2 to i16

]]></Node>
<StgValue><ssdm name="zext_ln98_1"/></StgValue>
</operation>

<operation id="1069" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="15" op_0_bw="8">
<![CDATA[
hls_label_1_begin:32  %zext_ln98_2 = zext i8 %tmp_2 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_2"/></StgValue>
</operation>

<operation id="1070" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:41  %mul_ln98 = mul i15 53, %zext_ln98_2

]]></Node>
<StgValue><ssdm name="mul_ln98"/></StgValue>
</operation>

<operation id="1071" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:45  %mul_ln98_1 = mul i16 82, %zext_ln98_1

]]></Node>
<StgValue><ssdm name="mul_ln98_1"/></StgValue>
</operation>

<operation id="1072" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:58  %l1_stripes_1_0_load = load i8* %l1_stripes_1_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_load"/></StgValue>
</operation>

<operation id="1073" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:60  %l1_stripes_1_1_load = load i8* %l1_stripes_1_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_load"/></StgValue>
</operation>

<operation id="1074" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:62  %l1_stripes_1_2_load = load i8* %l1_stripes_1_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_load"/></StgValue>
</operation>

<operation id="1075" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:64  %l1_stripes_1_3_load = load i8* %l1_stripes_1_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_load"/></StgValue>
</operation>

<operation id="1076" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:66  %l1_stripes_1_4_load = load i8* %l1_stripes_1_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_load"/></StgValue>
</operation>

<operation id="1077" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:68  %l1_stripes_1_5_load = load i8* %l1_stripes_1_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_load"/></StgValue>
</operation>

<operation id="1078" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1_begin:69  %tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_1_0_load, i8 %l1_stripes_1_1_load, i8 %l1_stripes_1_2_load, i8 %l1_stripes_1_3_load, i8 %l1_stripes_1_4_load, i8 %l1_stripes_1_5_load, i3 %select_ln85)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1079" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="15" op_0_bw="8">
<![CDATA[
hls_label_1_begin:70  %zext_ln98_6 = zext i8 %tmp_8 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_6"/></StgValue>
</operation>

<operation id="1080" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:85  %mul_ln98_3 = mul i15 46, %zext_ln98_6

]]></Node>
<StgValue><ssdm name="mul_ln98_3"/></StgValue>
</operation>

<operation id="1081" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:98  %l1_stripes_2_0_load = load i8* %l1_stripes_2_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_load"/></StgValue>
</operation>

<operation id="1082" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:100  %l1_stripes_2_1_load = load i8* %l1_stripes_2_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_load"/></StgValue>
</operation>

<operation id="1083" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:102  %l1_stripes_2_2_load = load i8* %l1_stripes_2_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_load"/></StgValue>
</operation>

<operation id="1084" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:104  %l1_stripes_2_3_load = load i8* %l1_stripes_2_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_load"/></StgValue>
</operation>

<operation id="1085" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:106  %l1_stripes_2_4_load = load i8* %l1_stripes_2_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_load"/></StgValue>
</operation>

<operation id="1086" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:108  %l1_stripes_2_5_load = load i8* %l1_stripes_2_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_load"/></StgValue>
</operation>

<operation id="1087" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1_begin:109  %tmp_13 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_2_0_load, i8 %l1_stripes_2_1_load, i8 %l1_stripes_2_2_load, i8 %l1_stripes_2_3_load, i8 %l1_stripes_2_4_load, i8 %l1_stripes_2_5_load, i3 %select_ln85)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1088" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="16" op_0_bw="8">
<![CDATA[
hls_label_1_begin:110  %zext_ln98_12 = zext i8 %tmp_13 to i16

]]></Node>
<StgValue><ssdm name="zext_ln98_12"/></StgValue>
</operation>

<operation id="1089" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:115  %mul_ln98_5 = mul i16 -97, %zext_ln98_12

]]></Node>
<StgValue><ssdm name="mul_ln98_5"/></StgValue>
</operation>

<operation id="1090" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:134  %l1_stripes_0_0_addr_9 = getelementptr [258 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln98_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr_9"/></StgValue>
</operation>

<operation id="1091" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:135  %l1_stripes_0_0_load_1 = load i8* %l1_stripes_0_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_load_1"/></StgValue>
</operation>

<operation id="1092" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:136  %l1_stripes_0_1_addr_9 = getelementptr [258 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln98_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr_9"/></StgValue>
</operation>

<operation id="1093" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:137  %l1_stripes_0_1_load_1 = load i8* %l1_stripes_0_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_load_1"/></StgValue>
</operation>

<operation id="1094" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:138  %l1_stripes_0_2_addr_9 = getelementptr [258 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln98_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr_9"/></StgValue>
</operation>

<operation id="1095" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:139  %l1_stripes_0_2_load_1 = load i8* %l1_stripes_0_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_load_1"/></StgValue>
</operation>

<operation id="1096" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:140  %l1_stripes_0_3_addr_9 = getelementptr [258 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln98_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr_9"/></StgValue>
</operation>

<operation id="1097" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:141  %l1_stripes_0_3_load_1 = load i8* %l1_stripes_0_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_load_1"/></StgValue>
</operation>

<operation id="1098" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:142  %l1_stripes_0_4_addr_9 = getelementptr [258 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln98_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr_9"/></StgValue>
</operation>

<operation id="1099" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:143  %l1_stripes_0_4_load_1 = load i8* %l1_stripes_0_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_load_1"/></StgValue>
</operation>

<operation id="1100" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:144  %l1_stripes_0_5_addr_9 = getelementptr [258 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln98_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr_9"/></StgValue>
</operation>

<operation id="1101" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:145  %l1_stripes_0_5_load_1 = load i8* %l1_stripes_0_5_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_load_1"/></StgValue>
</operation>

<operation id="1102" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:176  %l1_stripes_1_0_load_1 = load i8* %l1_stripes_1_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_load_1"/></StgValue>
</operation>

<operation id="1103" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:178  %l1_stripes_1_1_load_1 = load i8* %l1_stripes_1_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_load_1"/></StgValue>
</operation>

<operation id="1104" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:180  %l1_stripes_1_2_load_1 = load i8* %l1_stripes_1_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_load_1"/></StgValue>
</operation>

<operation id="1105" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:182  %l1_stripes_1_3_load_1 = load i8* %l1_stripes_1_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_load_1"/></StgValue>
</operation>

<operation id="1106" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:184  %l1_stripes_1_4_load_1 = load i8* %l1_stripes_1_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_load_1"/></StgValue>
</operation>

<operation id="1107" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:186  %l1_stripes_1_5_load_1 = load i8* %l1_stripes_1_5_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_load_1"/></StgValue>
</operation>

<operation id="1108" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:212  %l1_stripes_2_0_load_1 = load i8* %l1_stripes_2_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_load_1"/></StgValue>
</operation>

<operation id="1109" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:214  %l1_stripes_2_1_load_1 = load i8* %l1_stripes_2_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_load_1"/></StgValue>
</operation>

<operation id="1110" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:216  %l1_stripes_2_2_load_1 = load i8* %l1_stripes_2_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_load_1"/></StgValue>
</operation>

<operation id="1111" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:218  %l1_stripes_2_3_load_1 = load i8* %l1_stripes_2_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_load_1"/></StgValue>
</operation>

<operation id="1112" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:220  %l1_stripes_2_4_load_1 = load i8* %l1_stripes_2_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_load_1"/></StgValue>
</operation>

<operation id="1113" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:222  %l1_stripes_2_5_load_1 = load i8* %l1_stripes_2_5_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_load_1"/></StgValue>
</operation>

<operation id="1114" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:255  %l1_stripes_0_0_load_2 = load i8* %l1_stripes_0_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_load_2"/></StgValue>
</operation>

<operation id="1115" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:257  %l1_stripes_0_1_load_2 = load i8* %l1_stripes_0_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_load_2"/></StgValue>
</operation>

<operation id="1116" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:259  %l1_stripes_0_2_load_2 = load i8* %l1_stripes_0_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_load_2"/></StgValue>
</operation>

<operation id="1117" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:261  %l1_stripes_0_3_load_2 = load i8* %l1_stripes_0_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_load_2"/></StgValue>
</operation>

<operation id="1118" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:263  %l1_stripes_0_4_load_2 = load i8* %l1_stripes_0_4_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_load_2"/></StgValue>
</operation>

<operation id="1119" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:265  %l1_stripes_0_5_load_2 = load i8* %l1_stripes_0_5_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_load_2"/></StgValue>
</operation>

<operation id="1120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:297  %l1_stripes_1_0_addr_10 = getelementptr [258 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln98_8

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr_10"/></StgValue>
</operation>

<operation id="1121" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:298  %l1_stripes_1_0_load_2 = load i8* %l1_stripes_1_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_load_2"/></StgValue>
</operation>

<operation id="1122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:299  %l1_stripes_1_1_addr_10 = getelementptr [258 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln98_8

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr_10"/></StgValue>
</operation>

<operation id="1123" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:300  %l1_stripes_1_1_load_2 = load i8* %l1_stripes_1_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_load_2"/></StgValue>
</operation>

<operation id="1124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:301  %l1_stripes_1_2_addr_10 = getelementptr [258 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln98_8

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr_10"/></StgValue>
</operation>

<operation id="1125" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:302  %l1_stripes_1_2_load_2 = load i8* %l1_stripes_1_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_load_2"/></StgValue>
</operation>

<operation id="1126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:303  %l1_stripes_1_3_addr_10 = getelementptr [258 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln98_8

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr_10"/></StgValue>
</operation>

<operation id="1127" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:304  %l1_stripes_1_3_load_2 = load i8* %l1_stripes_1_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_load_2"/></StgValue>
</operation>

<operation id="1128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:305  %l1_stripes_1_4_addr_10 = getelementptr [258 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln98_8

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr_10"/></StgValue>
</operation>

<operation id="1129" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:306  %l1_stripes_1_4_load_2 = load i8* %l1_stripes_1_4_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_load_2"/></StgValue>
</operation>

<operation id="1130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:307  %l1_stripes_1_5_addr_10 = getelementptr [258 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln98_8

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr_10"/></StgValue>
</operation>

<operation id="1131" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:308  %l1_stripes_1_5_load_2 = load i8* %l1_stripes_1_5_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_load_2"/></StgValue>
</operation>

<operation id="1132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:338  %l1_stripes_2_0_addr_10 = getelementptr [258 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln98_8

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr_10"/></StgValue>
</operation>

<operation id="1133" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:339  %l1_stripes_2_0_load_2 = load i8* %l1_stripes_2_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_load_2"/></StgValue>
</operation>

<operation id="1134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:340  %l1_stripes_2_1_addr_10 = getelementptr [258 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln98_8

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr_10"/></StgValue>
</operation>

<operation id="1135" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:341  %l1_stripes_2_1_load_2 = load i8* %l1_stripes_2_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_load_2"/></StgValue>
</operation>

<operation id="1136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:342  %l1_stripes_2_2_addr_10 = getelementptr [258 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln98_8

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr_10"/></StgValue>
</operation>

<operation id="1137" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:343  %l1_stripes_2_2_load_2 = load i8* %l1_stripes_2_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_load_2"/></StgValue>
</operation>

<operation id="1138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:344  %l1_stripes_2_3_addr_10 = getelementptr [258 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln98_8

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr_10"/></StgValue>
</operation>

<operation id="1139" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:345  %l1_stripes_2_3_load_2 = load i8* %l1_stripes_2_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_load_2"/></StgValue>
</operation>

<operation id="1140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:346  %l1_stripes_2_4_addr_10 = getelementptr [258 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln98_8

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr_10"/></StgValue>
</operation>

<operation id="1141" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:347  %l1_stripes_2_4_load_2 = load i8* %l1_stripes_2_4_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_load_2"/></StgValue>
</operation>

<operation id="1142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:348  %l1_stripes_2_5_addr_10 = getelementptr [258 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln98_8

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr_10"/></StgValue>
</operation>

<operation id="1143" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:349  %l1_stripes_2_5_load_2 = load i8* %l1_stripes_2_5_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_load_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1144" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:111  %mul_ln98_4 = mul i16 111, %zext_ln98_12

]]></Node>
<StgValue><ssdm name="mul_ln98_4"/></StgValue>
</operation>

<operation id="1145" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:125  %mul_ln98_7 = mul i16 -83, %zext_ln98_12

]]></Node>
<StgValue><ssdm name="mul_ln98_7"/></StgValue>
</operation>

<operation id="1146" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:135  %l1_stripes_0_0_load_1 = load i8* %l1_stripes_0_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_load_1"/></StgValue>
</operation>

<operation id="1147" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:137  %l1_stripes_0_1_load_1 = load i8* %l1_stripes_0_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_load_1"/></StgValue>
</operation>

<operation id="1148" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:139  %l1_stripes_0_2_load_1 = load i8* %l1_stripes_0_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_load_1"/></StgValue>
</operation>

<operation id="1149" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:141  %l1_stripes_0_3_load_1 = load i8* %l1_stripes_0_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_load_1"/></StgValue>
</operation>

<operation id="1150" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:143  %l1_stripes_0_4_load_1 = load i8* %l1_stripes_0_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_load_1"/></StgValue>
</operation>

<operation id="1151" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:145  %l1_stripes_0_5_load_1 = load i8* %l1_stripes_0_5_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_load_1"/></StgValue>
</operation>

<operation id="1152" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1_begin:187  %tmp_25 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_1_0_load_1, i8 %l1_stripes_1_1_load_1, i8 %l1_stripes_1_2_load_1, i8 %l1_stripes_1_3_load_1, i8 %l1_stripes_1_4_load_1, i8 %l1_stripes_1_5_load_1, i3 %select_ln85)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="15" op_0_bw="8">
<![CDATA[
hls_label_1_begin:188  %zext_ln98_19 = zext i8 %tmp_25 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_19"/></StgValue>
</operation>

<operation id="1154" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:189  %mul_ln98_10 = mul i15 61, %zext_ln98_19

]]></Node>
<StgValue><ssdm name="mul_ln98_10"/></StgValue>
</operation>

<operation id="1155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:198  %tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1156" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1_begin:223  %tmp_31 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_2_0_load_1, i8 %l1_stripes_2_1_load_1, i8 %l1_stripes_2_2_load_1, i8 %l1_stripes_2_3_load_1, i8 %l1_stripes_2_4_load_1, i8 %l1_stripes_2_5_load_1, i3 %select_ln85)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="14" op_0_bw="8">
<![CDATA[
hls_label_1_begin:224  %zext_ln98_22 = zext i8 %tmp_31 to i14

]]></Node>
<StgValue><ssdm name="zext_ln98_22"/></StgValue>
</operation>

<operation id="1158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="13" op_0_bw="8">
<![CDATA[
hls_label_1_begin:226  %zext_ln98_24 = zext i8 %tmp_31 to i13

]]></Node>
<StgValue><ssdm name="zext_ln98_24"/></StgValue>
</operation>

<operation id="1159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1_begin:227  %tmp_214 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_31, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="1160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1_begin:228  %zext_ln98_25 = zext i12 %tmp_214 to i13

]]></Node>
<StgValue><ssdm name="zext_ln98_25"/></StgValue>
</operation>

<operation id="1161" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1_begin:229  %sub_ln98_36 = sub i13 %zext_ln98_24, %zext_ln98_25

]]></Node>
<StgValue><ssdm name="sub_ln98_36"/></StgValue>
</operation>

<operation id="1162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="13">
<![CDATA[
hls_label_1_begin:230  %sext_ln98_8 = sext i13 %sub_ln98_36 to i16

]]></Node>
<StgValue><ssdm name="sext_ln98_8"/></StgValue>
</operation>

<operation id="1163" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1_begin:239  %mul_ln98_12 = mul i14 29, %zext_ln98_22

]]></Node>
<StgValue><ssdm name="mul_ln98_12"/></StgValue>
</operation>

<operation id="1164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_1_begin:243  %shl_ln98_7 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_31, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln98_7"/></StgValue>
</operation>

<operation id="1165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="16" op_0_bw="9">
<![CDATA[
hls_label_1_begin:244  %zext_ln98_26 = zext i9 %shl_ln98_7 to i16

]]></Node>
<StgValue><ssdm name="zext_ln98_26"/></StgValue>
</operation>

<operation id="1166" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:245  %sub_ln98_4 = sub i16 %mul_ln98_7, %zext_ln98_26

]]></Node>
<StgValue><ssdm name="sub_ln98_4"/></StgValue>
</operation>

<operation id="1167" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1_begin:266  %tmp_37 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_0_0_load_2, i8 %l1_stripes_0_1_load_2, i8 %l1_stripes_0_2_load_2, i8 %l1_stripes_0_3_load_2, i8 %l1_stripes_0_4_load_2, i8 %l1_stripes_0_5_load_2, i3 %select_ln85)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="15" op_0_bw="8">
<![CDATA[
hls_label_1_begin:268  %zext_ln98_28 = zext i8 %tmp_37 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_28"/></StgValue>
</operation>

<operation id="1169" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:279  %mul_ln98_13 = mul i15 -44, %zext_ln98_28

]]></Node>
<StgValue><ssdm name="mul_ln98_13"/></StgValue>
</operation>

<operation id="1170" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:298  %l1_stripes_1_0_load_2 = load i8* %l1_stripes_1_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_load_2"/></StgValue>
</operation>

<operation id="1171" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:300  %l1_stripes_1_1_load_2 = load i8* %l1_stripes_1_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_load_2"/></StgValue>
</operation>

<operation id="1172" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:302  %l1_stripes_1_2_load_2 = load i8* %l1_stripes_1_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_load_2"/></StgValue>
</operation>

<operation id="1173" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:304  %l1_stripes_1_3_load_2 = load i8* %l1_stripes_1_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_load_2"/></StgValue>
</operation>

<operation id="1174" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:306  %l1_stripes_1_4_load_2 = load i8* %l1_stripes_1_4_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_load_2"/></StgValue>
</operation>

<operation id="1175" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:308  %l1_stripes_1_5_load_2 = load i8* %l1_stripes_1_5_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_load_2"/></StgValue>
</operation>

<operation id="1176" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1_begin:309  %tmp_43 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_1_0_load_2, i8 %l1_stripes_1_1_load_2, i8 %l1_stripes_1_2_load_2, i8 %l1_stripes_1_3_load_2, i8 %l1_stripes_1_4_load_2, i8 %l1_stripes_1_5_load_2, i3 %select_ln85)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
hls_label_1_begin:313  %shl_ln98_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp_43, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_s"/></StgValue>
</operation>

<operation id="1178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1_begin:314  %zext_ln98_35 = zext i14 %shl_ln98_s to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_35"/></StgValue>
</operation>

<operation id="1179" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_1_begin:315  %shl_ln98_10 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_43, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln98_10"/></StgValue>
</operation>

<operation id="1180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="15" op_0_bw="9">
<![CDATA[
hls_label_1_begin:316  %zext_ln98_36 = zext i9 %shl_ln98_10 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_36"/></StgValue>
</operation>

<operation id="1181" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:317  %sub_ln98_7 = sub i15 %zext_ln98_36, %zext_ln98_35

]]></Node>
<StgValue><ssdm name="sub_ln98_7"/></StgValue>
</operation>

<operation id="1182" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:339  %l1_stripes_2_0_load_2 = load i8* %l1_stripes_2_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_load_2"/></StgValue>
</operation>

<operation id="1183" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:341  %l1_stripes_2_1_load_2 = load i8* %l1_stripes_2_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_load_2"/></StgValue>
</operation>

<operation id="1184" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:343  %l1_stripes_2_2_load_2 = load i8* %l1_stripes_2_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_load_2"/></StgValue>
</operation>

<operation id="1185" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:345  %l1_stripes_2_3_load_2 = load i8* %l1_stripes_2_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_load_2"/></StgValue>
</operation>

<operation id="1186" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:347  %l1_stripes_2_4_load_2 = load i8* %l1_stripes_2_4_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_load_2"/></StgValue>
</operation>

<operation id="1187" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1_begin:349  %l1_stripes_2_5_load_2 = load i8* %l1_stripes_2_5_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_load_2"/></StgValue>
</operation>

<operation id="1188" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1_begin:350  %tmp_49 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_2_0_load_2, i8 %l1_stripes_2_1_load_2, i8 %l1_stripes_2_2_load_2, i8 %l1_stripes_2_3_load_2, i8 %l1_stripes_2_4_load_2, i8 %l1_stripes_2_5_load_2, i3 %select_ln85)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1189" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:356  %add_ln98 = add i16 %sext_ln98_8, %mul_ln98_4

]]></Node>
<StgValue><ssdm name="add_ln98"/></StgValue>
</operation>

<operation id="1190" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1_begin:386  %tmp_55 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_0_0_load, i8 %l1_stripes_0_1_load, i8 %l1_stripes_0_2_load, i8 %l1_stripes_0_3_load, i8 %l1_stripes_0_4_load, i8 %l1_stripes_0_5_load, i3 %select_ln85_1)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1191" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="16" op_0_bw="8">
<![CDATA[
hls_label_1_begin:387  %zext_ln98_42 = zext i8 %tmp_55 to i16

]]></Node>
<StgValue><ssdm name="zext_ln98_42"/></StgValue>
</operation>

<operation id="1192" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:397  %mul_ln98_21 = mul i16 -95, %zext_ln98_42

]]></Node>
<StgValue><ssdm name="mul_ln98_21"/></StgValue>
</operation>

<operation id="1193" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1_begin:414  %tmp_61 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_1_0_load, i8 %l1_stripes_1_1_load, i8 %l1_stripes_1_2_load, i8 %l1_stripes_1_3_load, i8 %l1_stripes_1_4_load, i8 %l1_stripes_1_5_load, i3 %select_ln85_1)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1194" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1_begin:447  %tmp_67 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_2_0_load, i8 %l1_stripes_2_1_load, i8 %l1_stripes_2_2_load, i8 %l1_stripes_2_3_load, i8 %l1_stripes_2_4_load, i8 %l1_stripes_2_5_load, i3 %select_ln85_1)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="15" op_0_bw="8">
<![CDATA[
hls_label_1_begin:448  %zext_ln98_54 = zext i8 %tmp_67 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_54"/></StgValue>
</operation>

<operation id="1196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:463  %tmp_69 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1197" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:468  %mul_ln98_24 = mul i15 42, %zext_ln98_54

]]></Node>
<StgValue><ssdm name="mul_ln98_24"/></StgValue>
</operation>

<operation id="1198" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1_begin:504  %tmp_79 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_1_0_load_1, i8 %l1_stripes_1_1_load_1, i8 %l1_stripes_1_2_load_1, i8 %l1_stripes_1_3_load_1, i8 %l1_stripes_1_4_load_1, i8 %l1_stripes_1_5_load_1, i3 %select_ln85_1)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1199" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="16" op_0_bw="8">
<![CDATA[
hls_label_1_begin:505  %zext_ln98_64 = zext i8 %tmp_79 to i16

]]></Node>
<StgValue><ssdm name="zext_ln98_64"/></StgValue>
</operation>

<operation id="1200" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:506  %mul_ln98_27 = mul i16 91, %zext_ln98_64

]]></Node>
<StgValue><ssdm name="mul_ln98_27"/></StgValue>
</operation>

<operation id="1201" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:517  %tmp_81 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:550  %tmp_87 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1203" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1_begin:565  %tmp_91 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_0_0_load_2, i8 %l1_stripes_0_1_load_2, i8 %l1_stripes_0_2_load_2, i8 %l1_stripes_0_3_load_2, i8 %l1_stripes_0_4_load_2, i8 %l1_stripes_0_5_load_2, i3 %select_ln85_1)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="16" op_0_bw="8">
<![CDATA[
hls_label_1_begin:567  %zext_ln98_76 = zext i8 %tmp_91 to i16

]]></Node>
<StgValue><ssdm name="zext_ln98_76"/></StgValue>
</operation>

<operation id="1205" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:568  %mul_ln98_28 = mul i16 101, %zext_ln98_76

]]></Node>
<StgValue><ssdm name="mul_ln98_28"/></StgValue>
</operation>

<operation id="1206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
hls_label_1_begin:572  %shl_ln98_33 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp_91, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_33"/></StgValue>
</operation>

<operation id="1207" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1_begin:573  %zext_ln98_77 = zext i14 %shl_ln98_33 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_77"/></StgValue>
</operation>

<operation id="1208" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_1_begin:574  %shl_ln98_34 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_91, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_34"/></StgValue>
</operation>

<operation id="1209" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="14" op_0_bw="10">
<![CDATA[
hls_label_1_begin:575  %zext_ln98_78 = zext i10 %shl_ln98_34 to i14

]]></Node>
<StgValue><ssdm name="zext_ln98_78"/></StgValue>
</operation>

<operation id="1210" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="15" op_0_bw="10">
<![CDATA[
hls_label_1_begin:576  %zext_ln98_79 = zext i10 %shl_ln98_34 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_79"/></StgValue>
</operation>

<operation id="1211" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:577  %sub_ln98_19 = sub i15 %zext_ln98_77, %zext_ln98_79

]]></Node>
<StgValue><ssdm name="sub_ln98_19"/></StgValue>
</operation>

<operation id="1212" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:578  %sext_ln98_25 = sext i15 %sub_ln98_19 to i16

]]></Node>
<StgValue><ssdm name="sext_ln98_25"/></StgValue>
</operation>

<operation id="1213" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:584  %tmp_94 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1214" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1_begin:618  %tmp_103 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_2_0_load_2, i8 %l1_stripes_2_1_load_2, i8 %l1_stripes_2_2_load_2, i8 %l1_stripes_2_3_load_2, i8 %l1_stripes_2_4_load_2, i8 %l1_stripes_2_5_load_2, i3 %select_ln85_1)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1215" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="15" op_0_bw="8">
<![CDATA[
hls_label_1_begin:619  %zext_ln98_85 = zext i8 %tmp_103 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_85"/></StgValue>
</operation>

<operation id="1216" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:620  %mul_ln98_32 = mul i15 -49, %zext_ln98_85

]]></Node>
<StgValue><ssdm name="mul_ln98_32"/></StgValue>
</operation>

<operation id="1217" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:638  %tmp_106 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1218" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1_begin:654  %tmp_109 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_0_0_load, i8 %l1_stripes_0_1_load, i8 %l1_stripes_0_2_load, i8 %l1_stripes_0_3_load, i8 %l1_stripes_0_4_load, i8 %l1_stripes_0_5_load, i3 %select_ln85_2)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1219" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="14" op_0_bw="8">
<![CDATA[
hls_label_1_begin:655  %zext_ln98_89 = zext i8 %tmp_109 to i14

]]></Node>
<StgValue><ssdm name="zext_ln98_89"/></StgValue>
</operation>

<operation id="1220" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="15" op_0_bw="8">
<![CDATA[
hls_label_1_begin:657  %zext_ln98_91 = zext i8 %tmp_109 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_91"/></StgValue>
</operation>

<operation id="1221" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:658  %mul_ln98_33 = mul i15 55, %zext_ln98_91

]]></Node>
<StgValue><ssdm name="mul_ln98_33"/></StgValue>
</operation>

<operation id="1222" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:659  %zext_ln98_92 = zext i15 %mul_ln98_33 to i16

]]></Node>
<StgValue><ssdm name="zext_ln98_92"/></StgValue>
</operation>

<operation id="1223" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1_begin:667  %mul_ln98_35 = mul i14 -19, %zext_ln98_89

]]></Node>
<StgValue><ssdm name="mul_ln98_35"/></StgValue>
</operation>

<operation id="1224" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1_begin:671  %shl_ln98_39 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_109, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_39"/></StgValue>
</operation>

<operation id="1225" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1_begin:672  %zext_ln98_93 = zext i12 %shl_ln98_39 to i13

]]></Node>
<StgValue><ssdm name="zext_ln98_93"/></StgValue>
</operation>

<operation id="1226" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1_begin:673  %sub_ln98_22 = sub i13 0, %zext_ln98_93

]]></Node>
<StgValue><ssdm name="sub_ln98_22"/></StgValue>
</operation>

<operation id="1227" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1_begin:674  %sext_ln98_29 = sext i13 %sub_ln98_22 to i14

]]></Node>
<StgValue><ssdm name="sext_ln98_29"/></StgValue>
</operation>

<operation id="1228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_1_begin:675  %shl_ln98_40 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_109, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_40"/></StgValue>
</operation>

<operation id="1229" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="14" op_0_bw="10">
<![CDATA[
hls_label_1_begin:676  %zext_ln98_94 = zext i10 %shl_ln98_40 to i14

]]></Node>
<StgValue><ssdm name="zext_ln98_94"/></StgValue>
</operation>

<operation id="1230" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1_begin:677  %sub_ln98_23 = sub i14 %sext_ln98_29, %zext_ln98_94

]]></Node>
<StgValue><ssdm name="sub_ln98_23"/></StgValue>
</operation>

<operation id="1231" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1_begin:684  %tmp_115 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_1_0_load, i8 %l1_stripes_1_1_load, i8 %l1_stripes_1_2_load, i8 %l1_stripes_1_3_load, i8 %l1_stripes_1_4_load, i8 %l1_stripes_1_5_load, i3 %select_ln85_2)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1232" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="16" op_0_bw="8">
<![CDATA[
hls_label_1_begin:686  %zext_ln98_96 = zext i8 %tmp_115 to i16

]]></Node>
<StgValue><ssdm name="zext_ln98_96"/></StgValue>
</operation>

<operation id="1233" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:695  %mul_ln98_38 = mul i16 -69, %zext_ln98_96

]]></Node>
<StgValue><ssdm name="mul_ln98_38"/></StgValue>
</operation>

<operation id="1234" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="17" op_0_bw="16">
<![CDATA[
hls_label_1_begin:696  %sext_ln98_30 = sext i16 %mul_ln98_38 to i17

]]></Node>
<StgValue><ssdm name="sext_ln98_30"/></StgValue>
</operation>

<operation id="1235" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1_begin:707  %tmp_121 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_2_0_load, i8 %l1_stripes_2_1_load, i8 %l1_stripes_2_2_load, i8 %l1_stripes_2_3_load, i8 %l1_stripes_2_4_load, i8 %l1_stripes_2_5_load, i3 %select_ln85_2)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1236" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="13" op_0_bw="8">
<![CDATA[
hls_label_1_begin:709  %zext_ln98_98 = zext i8 %tmp_121 to i13

]]></Node>
<StgValue><ssdm name="zext_ln98_98"/></StgValue>
</operation>

<operation id="1237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1_begin:729  %shl_ln98_43 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_121, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_43"/></StgValue>
</operation>

<operation id="1238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1_begin:730  %zext_ln98_103 = zext i11 %shl_ln98_43 to i12

]]></Node>
<StgValue><ssdm name="zext_ln98_103"/></StgValue>
</operation>

<operation id="1239" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1_begin:731  %sub_ln98_25 = sub i12 0, %zext_ln98_103

]]></Node>
<StgValue><ssdm name="sub_ln98_25"/></StgValue>
</operation>

<operation id="1240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1_begin:732  %sext_ln98_32 = sext i12 %sub_ln98_25 to i13

]]></Node>
<StgValue><ssdm name="sext_ln98_32"/></StgValue>
</operation>

<operation id="1241" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1_begin:733  %sub_ln98_26 = sub i13 %sext_ln98_32, %zext_ln98_98

]]></Node>
<StgValue><ssdm name="sub_ln98_26"/></StgValue>
</operation>

<operation id="1242" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="15" op_0_bw="13">
<![CDATA[
hls_label_1_begin:734  %sext_ln98_33 = sext i13 %sub_ln98_26 to i15

]]></Node>
<StgValue><ssdm name="sext_ln98_33"/></StgValue>
</operation>

<operation id="1243" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1_begin:741  %tmp_127 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_0_0_load_1, i8 %l1_stripes_0_1_load_1, i8 %l1_stripes_0_2_load_1, i8 %l1_stripes_0_3_load_1, i8 %l1_stripes_0_4_load_1, i8 %l1_stripes_0_5_load_1, i3 %select_ln85_2)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1244" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_1_begin:751  %shl_ln98_45 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_127, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln98_45"/></StgValue>
</operation>

<operation id="1245" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="14" op_0_bw="9">
<![CDATA[
hls_label_1_begin:752  %zext_ln98_106 = zext i9 %shl_ln98_45 to i14

]]></Node>
<StgValue><ssdm name="zext_ln98_106"/></StgValue>
</operation>

<operation id="1246" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1_begin:770  %tmp_133 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_1_0_load_1, i8 %l1_stripes_1_1_load_1, i8 %l1_stripes_1_2_load_1, i8 %l1_stripes_1_3_load_1, i8 %l1_stripes_1_4_load_1, i8 %l1_stripes_1_5_load_1, i3 %select_ln85_2)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1247" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="15" op_0_bw="8">
<![CDATA[
hls_label_1_begin:771  %zext_ln98_108 = zext i8 %tmp_133 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_108"/></StgValue>
</operation>

<operation id="1248" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:772  %mul_ln98_44 = mul i15 110, %zext_ln98_108

]]></Node>
<StgValue><ssdm name="mul_ln98_44"/></StgValue>
</operation>

<operation id="1249" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
hls_label_1_begin:780  %shl_ln98_47 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp_133, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_47"/></StgValue>
</operation>

<operation id="1250" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1_begin:781  %zext_ln98_109 = zext i14 %shl_ln98_47 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_109"/></StgValue>
</operation>

<operation id="1251" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:782  %sub_ln98_29 = sub i15 0, %zext_ln98_109

]]></Node>
<StgValue><ssdm name="sub_ln98_29"/></StgValue>
</operation>

<operation id="1252" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:783  %sext_ln98_36 = sext i15 %sub_ln98_29 to i16

]]></Node>
<StgValue><ssdm name="sext_ln98_36"/></StgValue>
</operation>

<operation id="1253" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_1_begin:784  %shl_ln98_48 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_133, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_48"/></StgValue>
</operation>

<operation id="1254" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="16" op_0_bw="10">
<![CDATA[
hls_label_1_begin:785  %zext_ln98_110 = zext i10 %shl_ln98_48 to i16

]]></Node>
<StgValue><ssdm name="zext_ln98_110"/></StgValue>
</operation>

<operation id="1255" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:786  %sub_ln98_30 = sub i16 %sext_ln98_36, %zext_ln98_110

]]></Node>
<StgValue><ssdm name="sub_ln98_30"/></StgValue>
</operation>

<operation id="1256" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="17" op_0_bw="16">
<![CDATA[
hls_label_1_begin:787  %sext_ln98_37 = sext i16 %sub_ln98_30 to i17

]]></Node>
<StgValue><ssdm name="sext_ln98_37"/></StgValue>
</operation>

<operation id="1257" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:811  %tmp_140 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1258" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:823  %tmp_142 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1259" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1_begin:831  %tmp_145 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_0_0_load_2, i8 %l1_stripes_0_1_load_2, i8 %l1_stripes_0_2_load_2, i8 %l1_stripes_0_3_load_2, i8 %l1_stripes_0_4_load_2, i8 %l1_stripes_0_5_load_2, i3 %select_ln85_2)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="1260" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="14" op_0_bw="8">
<![CDATA[
hls_label_1_begin:832  %zext_ln98_118 = zext i8 %tmp_145 to i14

]]></Node>
<StgValue><ssdm name="zext_ln98_118"/></StgValue>
</operation>

<operation id="1261" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1_begin:852  %mul_ln98_47 = mul i14 -26, %zext_ln98_118

]]></Node>
<StgValue><ssdm name="mul_ln98_47"/></StgValue>
</operation>

<operation id="1262" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1_begin:859  %tmp_151 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_1_0_load_2, i8 %l1_stripes_1_1_load_2, i8 %l1_stripes_1_2_load_2, i8 %l1_stripes_1_3_load_2, i8 %l1_stripes_1_4_load_2, i8 %l1_stripes_1_5_load_2, i3 %select_ln85_2)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1263" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1_begin:862  %shl_ln98_56 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_151, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_56"/></StgValue>
</operation>

<operation id="1264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="15" op_0_bw="12">
<![CDATA[
hls_label_1_begin:863  %zext_ln98_126 = zext i12 %shl_ln98_56 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_126"/></StgValue>
</operation>

<operation id="1265" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1_begin:883  %tmp_157 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_2_0_load_2, i8 %l1_stripes_2_1_load_2, i8 %l1_stripes_2_2_load_2, i8 %l1_stripes_2_3_load_2, i8 %l1_stripes_2_4_load_2, i8 %l1_stripes_2_5_load_2, i3 %select_ln85_2)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="1266" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:890  %tmp_158 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="1267" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:905  %tmp_162 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="1268" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:908  %tmp_163 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1269" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:911  %tmp_164 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="1270" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:914  %tmp_165 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1271" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:920  %tmp_167 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1272" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:923  %tmp_168 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="1273" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:926  %tmp_169 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="1274" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:929  %tmp_170 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="1275" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:937  %add_ln110 = add i15 %sub_ln98_7, %mul_ln98_10

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="1276" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:941  %add_ln110_2 = add i15 %zext_ln98_126, %mul_ln98_44

]]></Node>
<StgValue><ssdm name="add_ln110_2"/></StgValue>
</operation>

<operation id="1277" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:960  %add_ln110_16 = add i16 %mul_ln98_28, %zext_ln98_92

]]></Node>
<StgValue><ssdm name="add_ln110_16"/></StgValue>
</operation>

<operation id="1278" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:1004  %add_ln110_37 = add i15 %mul_ln98, %mul_ln98_13

]]></Node>
<StgValue><ssdm name="add_ln110_37"/></StgValue>
</operation>

<operation id="1279" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:1012  %add_ln110_41 = add i16 %sext_ln98_25, %mul_ln98_21

]]></Node>
<StgValue><ssdm name="add_ln110_41"/></StgValue>
</operation>

<operation id="1280" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_1_begin:1048  %add_ln110_59 = add i17 %sext_ln98_37, %sext_ln98_30

]]></Node>
<StgValue><ssdm name="add_ln110_59"/></StgValue>
</operation>

<operation id="1281" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1_begin:1063  %add_ln110_68 = add i14 %mul_ln98_12, %mul_ln98_35

]]></Node>
<StgValue><ssdm name="add_ln110_68"/></StgValue>
</operation>

<operation id="1282" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1_begin:1110  %add_ln110_92 = add i14 %zext_ln98_78, %sub_ln98_23

]]></Node>
<StgValue><ssdm name="add_ln110_92"/></StgValue>
</operation>

<operation id="1283" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1_begin:1114  %add_ln110_94 = add i14 %mul_ln98_47, %zext_ln98_106

]]></Node>
<StgValue><ssdm name="add_ln110_94"/></StgValue>
</operation>

<operation id="1284" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:1122  %add_ln110_99 = add i15 %sext_ln98_33, %mul_ln98_24

]]></Node>
<StgValue><ssdm name="add_ln110_99"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1285" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="12" op_0_bw="8">
<![CDATA[
hls_label_1_begin:33  %zext_ln98_3 = zext i8 %tmp_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln98_3"/></StgValue>
</operation>

<operation id="1286" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1_begin:34  %shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="1287" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1_begin:35  %zext_ln98_5 = zext i11 %shl_ln to i12

]]></Node>
<StgValue><ssdm name="zext_ln98_5"/></StgValue>
</operation>

<operation id="1288" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1_begin:36  %sub_ln98 = sub i12 %zext_ln98_5, %zext_ln98_3

]]></Node>
<StgValue><ssdm name="sub_ln98"/></StgValue>
</operation>

<operation id="1289" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="13" op_0_bw="8">
<![CDATA[
hls_label_1_begin:71  %zext_ln98_7 = zext i8 %tmp_8 to i13

]]></Node>
<StgValue><ssdm name="zext_ln98_7"/></StgValue>
</operation>

<operation id="1290" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1_begin:72  %shl_ln98_1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_8, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_1"/></StgValue>
</operation>

<operation id="1291" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="15" op_0_bw="12">
<![CDATA[
hls_label_1_begin:73  %zext_ln98_9 = zext i12 %shl_ln98_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_9"/></StgValue>
</operation>

<operation id="1292" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1_begin:74  %zext_ln98_10 = zext i12 %shl_ln98_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln98_10"/></StgValue>
</operation>

<operation id="1293" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1_begin:75  %sub_ln98_1 = sub i13 %zext_ln98_10, %zext_ln98_7

]]></Node>
<StgValue><ssdm name="sub_ln98_1"/></StgValue>
</operation>

<operation id="1294" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="16" op_0_bw="13">
<![CDATA[
hls_label_1_begin:76  %sext_ln98_2 = sext i13 %sub_ln98_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln98_2"/></StgValue>
</operation>

<operation id="1295" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
hls_label_1_begin:80  %shl_ln98_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp_8, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_2"/></StgValue>
</operation>

<operation id="1296" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1_begin:81  %zext_ln98_11 = zext i14 %shl_ln98_2 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_11"/></StgValue>
</operation>

<operation id="1297" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:89  %sub_ln98_2 = sub i15 %zext_ln98_9, %zext_ln98_11

]]></Node>
<StgValue><ssdm name="sub_ln98_2"/></StgValue>
</operation>

<operation id="1298" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1_begin:146  %tmp_19 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_0_0_load_1, i8 %l1_stripes_0_1_load_1, i8 %l1_stripes_0_2_load_1, i8 %l1_stripes_0_3_load_1, i8 %l1_stripes_0_4_load_1, i8 %l1_stripes_0_5_load_1, i3 %select_ln85)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1299" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1_begin:193  %shl_ln98_5 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_25, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_5"/></StgValue>
</operation>

<operation id="1300" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="15" op_0_bw="11">
<![CDATA[
hls_label_1_begin:194  %zext_ln98_20 = zext i11 %shl_ln98_5 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_20"/></StgValue>
</operation>

<operation id="1301" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:195  %sub_ln98_3 = sub i15 %zext_ln98_11, %zext_ln98_20

]]></Node>
<StgValue><ssdm name="sub_ln98_3"/></StgValue>
</operation>

<operation id="1302" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:196  %sext_ln98_7 = sext i15 %sub_ln98_3 to i16

]]></Node>
<StgValue><ssdm name="sext_ln98_7"/></StgValue>
</operation>

<operation id="1303" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1_begin:269  %shl_ln98_8 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_37, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_8"/></StgValue>
</operation>

<operation id="1304" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1_begin:270  %zext_ln98_29 = zext i12 %shl_ln98_8 to i13

]]></Node>
<StgValue><ssdm name="zext_ln98_29"/></StgValue>
</operation>

<operation id="1305" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1_begin:271  %sub_ln98_5 = sub i13 0, %zext_ln98_29

]]></Node>
<StgValue><ssdm name="sub_ln98_5"/></StgValue>
</operation>

<operation id="1306" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1_begin:272  %sext_ln98_10 = sext i13 %sub_ln98_5 to i14

]]></Node>
<StgValue><ssdm name="sext_ln98_10"/></StgValue>
</operation>

<operation id="1307" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_1_begin:273  %shl_ln98_9 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_37, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_9"/></StgValue>
</operation>

<operation id="1308" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="14" op_0_bw="10">
<![CDATA[
hls_label_1_begin:274  %zext_ln98_30 = zext i10 %shl_ln98_9 to i14

]]></Node>
<StgValue><ssdm name="zext_ln98_30"/></StgValue>
</operation>

<operation id="1309" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1_begin:275  %sub_ln98_6 = sub i14 %sext_ln98_10, %zext_ln98_30

]]></Node>
<StgValue><ssdm name="sub_ln98_6"/></StgValue>
</operation>

<operation id="1310" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="15" op_0_bw="8">
<![CDATA[
hls_label_1_begin:310  %zext_ln98_32 = zext i8 %tmp_43 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_32"/></StgValue>
</operation>

<operation id="1311" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="13" op_0_bw="8">
<![CDATA[
hls_label_1_begin:311  %zext_ln98_33 = zext i8 %tmp_43 to i13

]]></Node>
<StgValue><ssdm name="zext_ln98_33"/></StgValue>
</operation>

<operation id="1312" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1_begin:326  %mul_ln98_16 = mul i13 -11, %zext_ln98_33

]]></Node>
<StgValue><ssdm name="mul_ln98_16"/></StgValue>
</operation>

<operation id="1313" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="15" op_0_bw="13">
<![CDATA[
hls_label_1_begin:327  %sext_ln98_13 = sext i13 %mul_ln98_16 to i15

]]></Node>
<StgValue><ssdm name="sext_ln98_13"/></StgValue>
</operation>

<operation id="1314" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:331  %mul_ln98_17 = mul i15 -35, %zext_ln98_32

]]></Node>
<StgValue><ssdm name="mul_ln98_17"/></StgValue>
</operation>

<operation id="1315" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="14" op_0_bw="8">
<![CDATA[
hls_label_1_begin:351  %zext_ln98_37 = zext i8 %tmp_49 to i14

]]></Node>
<StgValue><ssdm name="zext_ln98_37"/></StgValue>
</operation>

<operation id="1316" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="15" op_0_bw="8">
<![CDATA[
hls_label_1_begin:352  %zext_ln98_38 = zext i8 %tmp_49 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_38"/></StgValue>
</operation>

<operation id="1317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="13" op_0_bw="8">
<![CDATA[
hls_label_1_begin:353  %zext_ln98_39 = zext i8 %tmp_49 to i13

]]></Node>
<StgValue><ssdm name="zext_ln98_39"/></StgValue>
</operation>

<operation id="1318" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1_begin:354  %shl_ln98_11 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_49, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_11"/></StgValue>
</operation>

<operation id="1319" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1_begin:355  %zext_ln98_40 = zext i12 %shl_ln98_11 to i13

]]></Node>
<StgValue><ssdm name="zext_ln98_40"/></StgValue>
</operation>

<operation id="1320" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1_begin:357  %add_ln98_1 = add i13 %zext_ln98_39, %zext_ln98_40

]]></Node>
<StgValue><ssdm name="add_ln98_1"/></StgValue>
</operation>

<operation id="1321" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="16" op_0_bw="13">
<![CDATA[
hls_label_1_begin:358  %zext_ln98_41 = zext i13 %add_ln98_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln98_41"/></StgValue>
</operation>

<operation id="1322" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:359  %add_ln98_2 = add i16 %add_ln98, %zext_ln98_41

]]></Node>
<StgValue><ssdm name="add_ln98_2"/></StgValue>
</operation>

<operation id="1323" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1_begin:367  %mul_ln98_19 = mul i14 -21, %zext_ln98_37

]]></Node>
<StgValue><ssdm name="mul_ln98_19"/></StgValue>
</operation>

<operation id="1324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1_begin:368  %sext_ln98_14 = sext i14 %mul_ln98_19 to i15

]]></Node>
<StgValue><ssdm name="sext_ln98_14"/></StgValue>
</operation>

<operation id="1325" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:372  %mul_ln98_20 = mul i15 38, %zext_ln98_38

]]></Node>
<StgValue><ssdm name="mul_ln98_20"/></StgValue>
</operation>

<operation id="1326" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="15" op_0_bw="8">
<![CDATA[
hls_label_1_begin:415  %zext_ln98_48 = zext i8 %tmp_61 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_48"/></StgValue>
</operation>

<operation id="1327" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:416  %mul_ln98_22 = mul i15 38, %zext_ln98_48

]]></Node>
<StgValue><ssdm name="mul_ln98_22"/></StgValue>
</operation>

<operation id="1328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:417  %zext_ln98_49 = zext i15 %mul_ln98_22 to i16

]]></Node>
<StgValue><ssdm name="zext_ln98_49"/></StgValue>
</operation>

<operation id="1329" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
hls_label_1_begin:421  %shl_ln98_15 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp_61, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_15"/></StgValue>
</operation>

<operation id="1330" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1_begin:422  %zext_ln98_50 = zext i14 %shl_ln98_15 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_50"/></StgValue>
</operation>

<operation id="1331" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:423  %sub_ln98_9 = sub i15 0, %zext_ln98_50

]]></Node>
<StgValue><ssdm name="sub_ln98_9"/></StgValue>
</operation>

<operation id="1332" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:424  %sext_ln98_16 = sext i15 %sub_ln98_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln98_16"/></StgValue>
</operation>

<operation id="1333" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_1_begin:425  %shl_ln98_16 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_61, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_16"/></StgValue>
</operation>

<operation id="1334" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="16" op_0_bw="10">
<![CDATA[
hls_label_1_begin:426  %zext_ln98_51 = zext i10 %shl_ln98_16 to i16

]]></Node>
<StgValue><ssdm name="zext_ln98_51"/></StgValue>
</operation>

<operation id="1335" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:427  %sub_ln98_10 = sub i16 %sext_ln98_16, %zext_ln98_51

]]></Node>
<StgValue><ssdm name="sub_ln98_10"/></StgValue>
</operation>

<operation id="1336" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1_begin:449  %shl_ln98_19 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_67, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_19"/></StgValue>
</operation>

<operation id="1337" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1_begin:450  %zext_ln98_55 = zext i12 %shl_ln98_19 to i16

]]></Node>
<StgValue><ssdm name="zext_ln98_55"/></StgValue>
</operation>

<operation id="1338" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:451  %sub_ln98_12 = sub i16 %add_ln98_2, %zext_ln98_55

]]></Node>
<StgValue><ssdm name="sub_ln98_12"/></StgValue>
</operation>

<operation id="1339" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1_begin:475  %tmp_73 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_0_0_load_1, i8 %l1_stripes_0_1_load_1, i8 %l1_stripes_0_2_load_1, i8 %l1_stripes_0_3_load_1, i8 %l1_stripes_0_4_load_1, i8 %l1_stripes_0_5_load_1, i3 %select_ln85_1)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1340" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="14" op_0_bw="8">
<![CDATA[
hls_label_1_begin:477  %zext_ln98_59 = zext i8 %tmp_73 to i14

]]></Node>
<StgValue><ssdm name="zext_ln98_59"/></StgValue>
</operation>

<operation id="1341" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
hls_label_1_begin:478  %shl_ln98_22 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_73, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_22"/></StgValue>
</operation>

<operation id="1342" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1_begin:479  %zext_ln98_60 = zext i13 %shl_ln98_22 to i14

]]></Node>
<StgValue><ssdm name="zext_ln98_60"/></StgValue>
</operation>

<operation id="1343" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_1_begin:480  %shl_ln98_23 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_73, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_23"/></StgValue>
</operation>

<operation id="1344" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="14" op_0_bw="10">
<![CDATA[
hls_label_1_begin:481  %zext_ln98_61 = zext i10 %shl_ln98_23 to i14

]]></Node>
<StgValue><ssdm name="zext_ln98_61"/></StgValue>
</operation>

<operation id="1345" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1_begin:482  %sub_ln98_14 = sub i14 %zext_ln98_60, %zext_ln98_61

]]></Node>
<StgValue><ssdm name="sub_ln98_14"/></StgValue>
</operation>

<operation id="1346" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1_begin:496  %sub_ln98_38 = sub i14 %zext_ln98_59, %zext_ln98_60

]]></Node>
<StgValue><ssdm name="sub_ln98_38"/></StgValue>
</operation>

<operation id="1347" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1_begin:497  %sext_ln98_20 = sext i14 %sub_ln98_38 to i15

]]></Node>
<StgValue><ssdm name="sext_ln98_20"/></StgValue>
</operation>

<operation id="1348" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1_begin:534  %tmp_85 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_2_0_load_1, i8 %l1_stripes_2_1_load_1, i8 %l1_stripes_2_2_load_1, i8 %l1_stripes_2_3_load_1, i8 %l1_stripes_2_4_load_1, i8 %l1_stripes_2_5_load_1, i3 %select_ln85_1)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1349" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="11" op_0_bw="8">
<![CDATA[
hls_label_1_begin:535  %zext_ln98_69 = zext i8 %tmp_85 to i11

]]></Node>
<StgValue><ssdm name="zext_ln98_69"/></StgValue>
</operation>

<operation id="1350" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
hls_label_1_begin:543  %shl_ln98_30 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp_85, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_30"/></StgValue>
</operation>

<operation id="1351" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1_begin:544  %zext_ln98_72 = zext i14 %shl_ln98_30 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_72"/></StgValue>
</operation>

<operation id="1352" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1_begin:545  %shl_ln98_31 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_85, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_31"/></StgValue>
</operation>

<operation id="1353" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="15" op_0_bw="12">
<![CDATA[
hls_label_1_begin:546  %zext_ln98_73 = zext i12 %shl_ln98_31 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_73"/></StgValue>
</operation>

<operation id="1354" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:547  %sub_ln98_17 = sub i15 %zext_ln98_72, %zext_ln98_73

]]></Node>
<StgValue><ssdm name="sub_ln98_17"/></StgValue>
</operation>

<operation id="1355" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_1_begin:555  %shl_ln98_32 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_85, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_32"/></StgValue>
</operation>

<operation id="1356" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="11" op_0_bw="10">
<![CDATA[
hls_label_1_begin:556  %zext_ln98_74 = zext i10 %shl_ln98_32 to i11

]]></Node>
<StgValue><ssdm name="zext_ln98_74"/></StgValue>
</operation>

<operation id="1357" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:557  %sub_ln98_18 = sub i11 %zext_ln98_74, %zext_ln98_69

]]></Node>
<StgValue><ssdm name="sub_ln98_18"/></StgValue>
</operation>

<operation id="1358" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="16" op_0_bw="11">
<![CDATA[
hls_label_1_begin:558  %sext_ln98_24 = sext i11 %sub_ln98_18 to i16

]]></Node>
<StgValue><ssdm name="sext_ln98_24"/></StgValue>
</operation>

<operation id="1359" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1_begin:592  %tmp_97 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_1_0_load_2, i8 %l1_stripes_1_1_load_2, i8 %l1_stripes_1_2_load_2, i8 %l1_stripes_1_3_load_2, i8 %l1_stripes_1_4_load_2, i8 %l1_stripes_1_5_load_2, i3 %select_ln85_1)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1360" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="15" op_0_bw="8">
<![CDATA[
hls_label_1_begin:595  %zext_ln98_82 = zext i8 %tmp_97 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_82"/></StgValue>
</operation>

<operation id="1361" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:596  %mul_ln98_29 = mul i15 55, %zext_ln98_82

]]></Node>
<StgValue><ssdm name="mul_ln98_29"/></StgValue>
</operation>

<operation id="1362" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:597  %zext_ln98_83 = zext i15 %mul_ln98_29 to i16

]]></Node>
<StgValue><ssdm name="zext_ln98_83"/></StgValue>
</operation>

<operation id="1363" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:621  %sext_ln98_27 = sext i15 %mul_ln98_32 to i16

]]></Node>
<StgValue><ssdm name="sext_ln98_27"/></StgValue>
</operation>

<operation id="1364" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="15" op_0_bw="8">
<![CDATA[
hls_label_1_begin:685  %zext_ln98_95 = zext i8 %tmp_115 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_95"/></StgValue>
</operation>

<operation id="1365" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:691  %mul_ln98_37 = mul i15 -58, %zext_ln98_95

]]></Node>
<StgValue><ssdm name="mul_ln98_37"/></StgValue>
</operation>

<operation id="1366" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
hls_label_1_begin:762  %shl_ln98_46 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp_127, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_46"/></StgValue>
</operation>

<operation id="1367" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1_begin:763  %zext_ln98_107 = zext i14 %shl_ln98_46 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_107"/></StgValue>
</operation>

<operation id="1368" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:776  %mul_ln98_45 = mul i15 61, %zext_ln98_108

]]></Node>
<StgValue><ssdm name="mul_ln98_45"/></StgValue>
</operation>

<operation id="1369" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
hls_label_1_begin:791  %shl_ln98_49 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_133, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_49"/></StgValue>
</operation>

<operation id="1370" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1_begin:792  %zext_ln98_111 = zext i13 %shl_ln98_49 to i14

]]></Node>
<StgValue><ssdm name="zext_ln98_111"/></StgValue>
</operation>

<operation id="1371" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1_begin:793  %shl_ln98_50 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_133, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_50"/></StgValue>
</operation>

<operation id="1372" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="14" op_0_bw="11">
<![CDATA[
hls_label_1_begin:794  %zext_ln98_112 = zext i11 %shl_ln98_50 to i14

]]></Node>
<StgValue><ssdm name="zext_ln98_112"/></StgValue>
</operation>

<operation id="1373" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1_begin:795  %sub_ln98_31 = sub i14 %zext_ln98_111, %zext_ln98_112

]]></Node>
<StgValue><ssdm name="sub_ln98_31"/></StgValue>
</operation>

<operation id="1374" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1_begin:796  %sext_ln98_38 = sext i14 %sub_ln98_31 to i16

]]></Node>
<StgValue><ssdm name="sext_ln98_38"/></StgValue>
</operation>

<operation id="1375" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1_begin:803  %tmp_139 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_2_0_load_1, i8 %l1_stripes_2_1_load_1, i8 %l1_stripes_2_2_load_1, i8 %l1_stripes_2_3_load_1, i8 %l1_stripes_2_4_load_1, i8 %l1_stripes_2_5_load_1, i3 %select_ln85_2)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1376" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="16" op_0_bw="8">
<![CDATA[
hls_label_1_begin:805  %zext_ln98_114 = zext i8 %tmp_139 to i16

]]></Node>
<StgValue><ssdm name="zext_ln98_114"/></StgValue>
</operation>

<operation id="1377" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
hls_label_1_begin:806  %shl_ln98_51 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %tmp_139, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_51"/></StgValue>
</operation>

<operation id="1378" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:807  %zext_ln98_115 = zext i15 %shl_ln98_51 to i16

]]></Node>
<StgValue><ssdm name="zext_ln98_115"/></StgValue>
</operation>

<operation id="1379" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:808  %sub_ln98_32 = sub i16 %zext_ln98_115, %zext_ln98_114

]]></Node>
<StgValue><ssdm name="sub_ln98_32"/></StgValue>
</operation>

<operation id="1380" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="17" op_0_bw="16">
<![CDATA[
hls_label_1_begin:809  %sext_ln98_39 = sext i16 %sub_ln98_32 to i17

]]></Node>
<StgValue><ssdm name="sext_ln98_39"/></StgValue>
</operation>

<operation id="1381" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
hls_label_1_begin:816  %shl_ln98_52 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp_139, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_52"/></StgValue>
</operation>

<operation id="1382" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1_begin:817  %zext_ln98_116 = zext i14 %shl_ln98_52 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_116"/></StgValue>
</operation>

<operation id="1383" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1_begin:818  %shl_ln98_53 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_139, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_53"/></StgValue>
</operation>

<operation id="1384" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="15" op_0_bw="11">
<![CDATA[
hls_label_1_begin:819  %zext_ln98_117 = zext i11 %shl_ln98_53 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_117"/></StgValue>
</operation>

<operation id="1385" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:820  %sub_ln98_33 = sub i15 %zext_ln98_116, %zext_ln98_117

]]></Node>
<StgValue><ssdm name="sub_ln98_33"/></StgValue>
</operation>

<operation id="1386" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:821  %sext_ln98_40 = sext i15 %sub_ln98_33 to i16

]]></Node>
<StgValue><ssdm name="sext_ln98_40"/></StgValue>
</operation>

<operation id="1387" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
hls_label_1_begin:834  %shl_ln98_54 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_145, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_54"/></StgValue>
</operation>

<operation id="1388" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1_begin:836  %zext_ln98_121 = zext i13 %shl_ln98_54 to i14

]]></Node>
<StgValue><ssdm name="zext_ln98_121"/></StgValue>
</operation>

<operation id="1389" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1_begin:847  %sub_ln98_34 = sub i14 %zext_ln98_121, %zext_ln98_118

]]></Node>
<StgValue><ssdm name="sub_ln98_34"/></StgValue>
</operation>

<operation id="1390" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="17" op_0_bw="14">
<![CDATA[
hls_label_1_begin:848  %sext_ln98_41 = sext i14 %sub_ln98_34 to i17

]]></Node>
<StgValue><ssdm name="sext_ln98_41"/></StgValue>
</operation>

<operation id="1391" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="17" op_0_bw="8">
<![CDATA[
hls_label_1_begin:860  %zext_ln98_124 = zext i8 %tmp_151 to i17

]]></Node>
<StgValue><ssdm name="zext_ln98_124"/></StgValue>
</operation>

<operation id="1392" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="15" op_0_bw="8">
<![CDATA[
hls_label_1_begin:861  %zext_ln98_125 = zext i8 %tmp_151 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_125"/></StgValue>
</operation>

<operation id="1393" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:871  %mul_ln98_49 = mul i15 -51, %zext_ln98_125

]]></Node>
<StgValue><ssdm name="mul_ln98_49"/></StgValue>
</operation>

<operation id="1394" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:875  %mul_ln98_50 = mul i15 37, %zext_ln98_125

]]></Node>
<StgValue><ssdm name="mul_ln98_50"/></StgValue>
</operation>

<operation id="1395" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:876  %zext_ln98_127 = zext i15 %mul_ln98_50 to i16

]]></Node>
<StgValue><ssdm name="zext_ln98_127"/></StgValue>
</operation>

<operation id="1396" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="13" op_0_bw="8">
<![CDATA[
hls_label_1_begin:885  %zext_ln98_129 = zext i8 %tmp_157 to i13

]]></Node>
<StgValue><ssdm name="zext_ln98_129"/></StgValue>
</operation>

<operation id="1397" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="15" op_0_bw="8">
<![CDATA[
hls_label_1_begin:886  %zext_ln98_130 = zext i8 %tmp_157 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_130"/></StgValue>
</operation>

<operation id="1398" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="16" op_0_bw="8">
<![CDATA[
hls_label_1_begin:887  %zext_ln98_131 = zext i8 %tmp_157 to i16

]]></Node>
<StgValue><ssdm name="zext_ln98_131"/></StgValue>
</operation>

<operation id="1399" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:888  %mul_ln98_51 = mul i16 76, %zext_ln98_131

]]></Node>
<StgValue><ssdm name="mul_ln98_51"/></StgValue>
</operation>

<operation id="1400" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:895  %mul_ln98_52 = mul i15 -37, %zext_ln98_130

]]></Node>
<StgValue><ssdm name="mul_ln98_52"/></StgValue>
</operation>

<operation id="1401" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1_begin:899  %mul_ln98_53 = mul i13 13, %zext_ln98_129

]]></Node>
<StgValue><ssdm name="mul_ln98_53"/></StgValue>
</operation>

<operation id="1402" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="15" op_0_bw="13">
<![CDATA[
hls_label_1_begin:900  %zext_ln98_132 = zext i13 %mul_ln98_53 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_132"/></StgValue>
</operation>

<operation id="1403" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:938  %sext_ln110 = sext i15 %add_ln110 to i16

]]></Node>
<StgValue><ssdm name="sext_ln110"/></StgValue>
</operation>

<operation id="1404" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:939  %add_ln110_1 = add i16 %sext_ln98_2, %sext_ln110

]]></Node>
<StgValue><ssdm name="add_ln110_1"/></StgValue>
</operation>

<operation id="1405" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="17" op_0_bw="16">
<![CDATA[
hls_label_1_begin:940  %sext_ln110_1 = sext i16 %add_ln110_1 to i17

]]></Node>
<StgValue><ssdm name="sext_ln110_1"/></StgValue>
</operation>

<operation id="1406" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:942  %zext_ln110 = zext i15 %add_ln110_2 to i16

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="1407" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:943  %add_ln110_3 = add i16 %zext_ln98_49, %zext_ln110

]]></Node>
<StgValue><ssdm name="add_ln110_3"/></StgValue>
</operation>

<operation id="1408" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="17" op_0_bw="16">
<![CDATA[
hls_label_1_begin:944  %zext_ln110_1 = zext i16 %add_ln110_3 to i17

]]></Node>
<StgValue><ssdm name="zext_ln110_1"/></StgValue>
</operation>

<operation id="1409" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_1_begin:945  %add_ln110_8 = add i17 %sext_ln110_1, %zext_ln110_1

]]></Node>
<StgValue><ssdm name="add_ln110_8"/></StgValue>
</operation>

<operation id="1410" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:947  %add_ln110_9 = add i16 %zext_ln98_83, %mul_ln98_27

]]></Node>
<StgValue><ssdm name="add_ln110_9"/></StgValue>
</operation>

<operation id="1411" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1_begin:952  %add_ln110_12 = add i14 %sub_ln98_14, %sub_ln98_6

]]></Node>
<StgValue><ssdm name="add_ln110_12"/></StgValue>
</operation>

<operation id="1412" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:976  %add_ln110_24 = add i16 %mul_ln98_51, %sext_ln98_27

]]></Node>
<StgValue><ssdm name="add_ln110_24"/></StgValue>
</operation>

<operation id="1413" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="17" op_0_bw="16">
<![CDATA[
hls_label_1_begin:977  %sext_ln110_11 = sext i16 %add_ln110_24 to i17

]]></Node>
<StgValue><ssdm name="sext_ln110_11"/></StgValue>
</operation>

<operation id="1414" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_1_begin:978  %add_ln110_25 = add i17 %zext_ln98_124, %sext_ln98_39

]]></Node>
<StgValue><ssdm name="add_ln110_25"/></StgValue>
</operation>

<operation id="1415" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_1_begin:979  %add_ln110_26 = add i17 %sext_ln110_11, %add_ln110_25

]]></Node>
<StgValue><ssdm name="add_ln110_26"/></StgValue>
</operation>

<operation id="1416" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:990  %add_ln110_29 = add i16 %sub_ln98_10, %sext_ln98_7

]]></Node>
<StgValue><ssdm name="add_ln110_29"/></StgValue>
</operation>

<operation id="1417" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:998  %add_ln110_34 = add i15 %mul_ln98_45, %mul_ln98_37

]]></Node>
<StgValue><ssdm name="add_ln110_34"/></StgValue>
</operation>

<operation id="1418" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:1040  %add_ln110_54 = add i15 %sext_ln98_13, %mul_ln98_3

]]></Node>
<StgValue><ssdm name="add_ln110_54"/></StgValue>
</operation>

<operation id="1419" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:1041  %add_ln110_55 = add i15 %zext_ln98_20, %add_ln110_54

]]></Node>
<StgValue><ssdm name="add_ln110_55"/></StgValue>
</operation>

<operation id="1420" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_1_begin:1049  %add_ln110_60 = add i17 %sext_ln98_41, %add_ln110_59

]]></Node>
<StgValue><ssdm name="add_ln110_60"/></StgValue>
</operation>

<operation id="1421" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:1069  %add_ln110_71 = add i15 %sext_ln98_14, %zext_ln98_72

]]></Node>
<StgValue><ssdm name="add_ln110_71"/></StgValue>
</operation>

<operation id="1422" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:1074  %add_ln110_74 = add i15 %sub_ln98_33, %mul_ln98_52

]]></Node>
<StgValue><ssdm name="add_ln110_74"/></StgValue>
</operation>

<operation id="1423" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:1089  %add_ln110_80 = add i15 %mul_ln98_17, %zext_ln98_20

]]></Node>
<StgValue><ssdm name="add_ln110_80"/></StgValue>
</operation>

<operation id="1424" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:1090  %sext_ln110_50 = sext i15 %add_ln110_80 to i16

]]></Node>
<StgValue><ssdm name="sext_ln110_50"/></StgValue>
</operation>

<operation id="1425" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:1091  %add_ln110_81 = add i16 %zext_ln98_127, %sext_ln98_38

]]></Node>
<StgValue><ssdm name="add_ln110_81"/></StgValue>
</operation>

<operation id="1426" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:1092  %add_ln110_82 = add i16 %sext_ln110_50, %add_ln110_81

]]></Node>
<StgValue><ssdm name="add_ln110_82"/></StgValue>
</operation>

<operation id="1427" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1_begin:1111  %sext_ln110_58 = sext i14 %add_ln110_92 to i15

]]></Node>
<StgValue><ssdm name="sext_ln110_58"/></StgValue>
</operation>

<operation id="1428" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:1112  %add_ln110_93 = add i15 %sext_ln98_20, %sext_ln110_58

]]></Node>
<StgValue><ssdm name="add_ln110_93"/></StgValue>
</operation>

<operation id="1429" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:1113  %sext_ln110_59 = sext i15 %add_ln110_93 to i16

]]></Node>
<StgValue><ssdm name="sext_ln110_59"/></StgValue>
</operation>

<operation id="1430" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1_begin:1115  %sext_ln110_60 = sext i14 %add_ln110_94 to i16

]]></Node>
<StgValue><ssdm name="sext_ln110_60"/></StgValue>
</operation>

<operation id="1431" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:1116  %add_ln110_95 = add i15 %mul_ln98_20, %zext_ln98_107

]]></Node>
<StgValue><ssdm name="add_ln110_95"/></StgValue>
</operation>

<operation id="1432" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:1117  %zext_ln110_14 = zext i15 %add_ln110_95 to i16

]]></Node>
<StgValue><ssdm name="zext_ln110_14"/></StgValue>
</operation>

<operation id="1433" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:1118  %add_ln110_96 = add i16 %sext_ln110_60, %zext_ln110_14

]]></Node>
<StgValue><ssdm name="add_ln110_96"/></StgValue>
</operation>

<operation id="1434" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:1119  %add_ln110_97 = add i16 %sext_ln110_59, %add_ln110_96

]]></Node>
<StgValue><ssdm name="add_ln110_97"/></StgValue>
</operation>

<operation id="1435" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:1121  %add_ln110_98 = add i16 %sext_ln98_24, %sub_ln98_4

]]></Node>
<StgValue><ssdm name="add_ln110_98"/></StgValue>
</operation>

<operation id="1436" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:1123  %sext_ln110_62 = sext i15 %add_ln110_99 to i16

]]></Node>
<StgValue><ssdm name="sext_ln110_62"/></StgValue>
</operation>

<operation id="1437" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:1124  %add_ln110_100 = add i16 %add_ln110_98, %sext_ln110_62

]]></Node>
<StgValue><ssdm name="add_ln110_100"/></StgValue>
</operation>

<operation id="1438" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:1126  %add_ln110_101 = add i15 %zext_ln98_132, %mul_ln98_32

]]></Node>
<StgValue><ssdm name="add_ln110_101"/></StgValue>
</operation>

<operation id="1439" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:1127  %sext_ln110_64 = sext i15 %add_ln110_101 to i16

]]></Node>
<StgValue><ssdm name="sext_ln110_64"/></StgValue>
</operation>

<operation id="1440" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:1128  %add_ln110_102 = add i16 %zext_ln98_76, %sext_ln98_40

]]></Node>
<StgValue><ssdm name="add_ln110_102"/></StgValue>
</operation>

<operation id="1441" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:1129  %add_ln110_103 = add i16 %sext_ln110_64, %add_ln110_102

]]></Node>
<StgValue><ssdm name="add_ln110_103"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1442" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="15" op_0_bw="12">
<![CDATA[
hls_label_1_begin:37  %sext_ln98 = sext i12 %sub_ln98 to i15

]]></Node>
<StgValue><ssdm name="sext_ln98"/></StgValue>
</operation>

<operation id="1443" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="17" op_0_bw="16">
<![CDATA[
hls_label_1_begin:116  %sext_ln98_4 = sext i16 %mul_ln98_5 to i17

]]></Node>
<StgValue><ssdm name="sext_ln98_4"/></StgValue>
</operation>

<operation id="1444" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="15" op_0_bw="8">
<![CDATA[
hls_label_1_begin:147  %zext_ln98_14 = zext i8 %tmp_19 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_14"/></StgValue>
</operation>

<operation id="1445" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:149  %mul_ln98_8 = mul i15 -57, %zext_ln98_14

]]></Node>
<StgValue><ssdm name="mul_ln98_8"/></StgValue>
</operation>

<operation id="1446" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1_begin:153  %shl_ln98_3 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_19, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_3"/></StgValue>
</operation>

<operation id="1447" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1_begin:154  %zext_ln98_16 = zext i12 %shl_ln98_3 to i13

]]></Node>
<StgValue><ssdm name="zext_ln98_16"/></StgValue>
</operation>

<operation id="1448" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_1_begin:155  %shl_ln98_4 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_19, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln98_4"/></StgValue>
</operation>

<operation id="1449" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="13" op_0_bw="9">
<![CDATA[
hls_label_1_begin:156  %zext_ln98_17 = zext i9 %shl_ln98_4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln98_17"/></StgValue>
</operation>

<operation id="1450" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="15" op_0_bw="8">
<![CDATA[
hls_label_1_begin:225  %zext_ln98_23 = zext i8 %tmp_31 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_23"/></StgValue>
</operation>

<operation id="1451" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:234  %mul_ln98_11 = mul i15 -42, %zext_ln98_23

]]></Node>
<StgValue><ssdm name="mul_ln98_11"/></StgValue>
</operation>

<operation id="1452" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="17" op_0_bw="15">
<![CDATA[
hls_label_1_begin:235  %sext_ln98_9 = sext i15 %mul_ln98_11 to i17

]]></Node>
<StgValue><ssdm name="sext_ln98_9"/></StgValue>
</operation>

<operation id="1453" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="14" op_0_bw="8">
<![CDATA[
hls_label_1_begin:312  %zext_ln98_34 = zext i8 %tmp_43 to i14

]]></Node>
<StgValue><ssdm name="zext_ln98_34"/></StgValue>
</operation>

<operation id="1454" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1_begin:321  %mul_ln98_15 = mul i14 -26, %zext_ln98_34

]]></Node>
<StgValue><ssdm name="mul_ln98_15"/></StgValue>
</operation>

<operation id="1455" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1_begin:322  %sext_ln98_12 = sext i14 %mul_ln98_15 to i16

]]></Node>
<StgValue><ssdm name="sext_ln98_12"/></StgValue>
</operation>

<operation id="1456" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:363  %mul_ln98_18 = mul i15 -35, %zext_ln98_38

]]></Node>
<StgValue><ssdm name="mul_ln98_18"/></StgValue>
</operation>

<operation id="1457" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="13" op_0_bw="8">
<![CDATA[
hls_label_1_begin:388  %zext_ln98_43 = zext i8 %tmp_55 to i13

]]></Node>
<StgValue><ssdm name="zext_ln98_43"/></StgValue>
</operation>

<operation id="1458" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1_begin:389  %shl_ln98_12 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_55, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_12"/></StgValue>
</operation>

<operation id="1459" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1_begin:391  %zext_ln98_45 = zext i12 %shl_ln98_12 to i13

]]></Node>
<StgValue><ssdm name="zext_ln98_45"/></StgValue>
</operation>

<operation id="1460" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1_begin:392  %sub_ln98_8 = sub i13 %zext_ln98_45, %zext_ln98_43

]]></Node>
<StgValue><ssdm name="sub_ln98_8"/></StgValue>
</operation>

<operation id="1461" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="17" op_0_bw="13">
<![CDATA[
hls_label_1_begin:393  %sext_ln98_15 = sext i13 %sub_ln98_8 to i17

]]></Node>
<StgValue><ssdm name="sext_ln98_15"/></StgValue>
</operation>

<operation id="1462" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
hls_label_1_begin:401  %shl_ln98_13 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp_55, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_13"/></StgValue>
</operation>

<operation id="1463" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1_begin:402  %zext_ln98_46 = zext i14 %shl_ln98_13 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_46"/></StgValue>
</operation>

<operation id="1464" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_1_begin:406  %shl_ln98_14 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_55, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_14"/></StgValue>
</operation>

<operation id="1465" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="15" op_0_bw="10">
<![CDATA[
hls_label_1_begin:407  %zext_ln98_47 = zext i10 %shl_ln98_14 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_47"/></StgValue>
</operation>

<operation id="1466" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="17" op_0_bw="16">
<![CDATA[
hls_label_1_begin:452  %sext_ln98_18 = sext i16 %sub_ln98_12 to i17

]]></Node>
<StgValue><ssdm name="sext_ln98_18"/></StgValue>
</operation>

<operation id="1467" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
hls_label_1_begin:456  %shl_ln98_20 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp_67, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_20"/></StgValue>
</operation>

<operation id="1468" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1_begin:457  %zext_ln98_56 = zext i14 %shl_ln98_20 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_56"/></StgValue>
</operation>

<operation id="1469" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_1_begin:458  %shl_ln98_21 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_67, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln98_21"/></StgValue>
</operation>

<operation id="1470" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="15" op_0_bw="9">
<![CDATA[
hls_label_1_begin:459  %zext_ln98_57 = zext i9 %shl_ln98_21 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_57"/></StgValue>
</operation>

<operation id="1471" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:460  %sub_ln98_13 = sub i15 %zext_ln98_56, %zext_ln98_57

]]></Node>
<StgValue><ssdm name="sub_ln98_13"/></StgValue>
</operation>

<operation id="1472" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:461  %sext_ln98_19 = sext i15 %sub_ln98_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln98_19"/></StgValue>
</operation>

<operation id="1473" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1_begin:486  %mul_ln98_25 = mul i14 25, %zext_ln98_59

]]></Node>
<StgValue><ssdm name="mul_ln98_25"/></StgValue>
</operation>

<operation id="1474" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1_begin:487  %zext_ln98_62 = zext i14 %mul_ln98_25 to i16

]]></Node>
<StgValue><ssdm name="zext_ln98_62"/></StgValue>
</operation>

<operation id="1475" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
hls_label_1_begin:510  %shl_ln98_24 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %tmp_79, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_24"/></StgValue>
</operation>

<operation id="1476" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:511  %zext_ln98_65 = zext i15 %shl_ln98_24 to i16

]]></Node>
<StgValue><ssdm name="zext_ln98_65"/></StgValue>
</operation>

<operation id="1477" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
hls_label_1_begin:512  %shl_ln98_25 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_79, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_25"/></StgValue>
</operation>

<operation id="1478" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="16" op_0_bw="13">
<![CDATA[
hls_label_1_begin:513  %zext_ln98_66 = zext i13 %shl_ln98_25 to i16

]]></Node>
<StgValue><ssdm name="zext_ln98_66"/></StgValue>
</operation>

<operation id="1479" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:514  %sub_ln98_15 = sub i16 %zext_ln98_66, %zext_ln98_65

]]></Node>
<StgValue><ssdm name="sub_ln98_15"/></StgValue>
</operation>

<operation id="1480" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="17" op_0_bw="16">
<![CDATA[
hls_label_1_begin:515  %sext_ln98_21 = sext i16 %sub_ln98_15 to i17

]]></Node>
<StgValue><ssdm name="sext_ln98_21"/></StgValue>
</operation>

<operation id="1481" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
hls_label_1_begin:536  %shl_ln98_28 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_85, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_28"/></StgValue>
</operation>

<operation id="1482" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1_begin:537  %zext_ln98_70 = zext i13 %shl_ln98_28 to i14

]]></Node>
<StgValue><ssdm name="zext_ln98_70"/></StgValue>
</operation>

<operation id="1483" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1_begin:538  %shl_ln98_29 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_85, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_29"/></StgValue>
</operation>

<operation id="1484" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="15" op_0_bw="11">
<![CDATA[
hls_label_1_begin:539  %zext_ln98_71 = zext i11 %shl_ln98_29 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_71"/></StgValue>
</operation>

<operation id="1485" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="15" op_0_bw="8">
<![CDATA[
hls_label_1_begin:566  %zext_ln98_75 = zext i8 %tmp_91 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_75"/></StgValue>
</operation>

<operation id="1486" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:582  %sub_ln98_39 = sub i15 %zext_ln98_75, %zext_ln98_77

]]></Node>
<StgValue><ssdm name="sub_ln98_39"/></StgValue>
</operation>

<operation id="1487" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_1_begin:601  %shl_ln98_35 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_97, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln98_35"/></StgValue>
</operation>

<operation id="1488" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="15" op_0_bw="9">
<![CDATA[
hls_label_1_begin:602  %zext_ln98_84 = zext i9 %shl_ln98_35 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_84"/></StgValue>
</operation>

<operation id="1489" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_1_begin:625  %shl_ln98_36 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_103, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_36"/></StgValue>
</operation>

<operation id="1490" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="15" op_0_bw="10">
<![CDATA[
hls_label_1_begin:626  %zext_ln98_86 = zext i10 %shl_ln98_36 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_86"/></StgValue>
</operation>

<operation id="1491" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
hls_label_1_begin:630  %shl_ln98_37 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp_103, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_37"/></StgValue>
</operation>

<operation id="1492" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1_begin:631  %zext_ln98_87 = zext i14 %shl_ln98_37 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_87"/></StgValue>
</operation>

<operation id="1493" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:632  %sub_ln98_20 = sub i15 0, %zext_ln98_87

]]></Node>
<StgValue><ssdm name="sub_ln98_20"/></StgValue>
</operation>

<operation id="1494" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:633  %sext_ln98_28 = sext i15 %sub_ln98_20 to i16

]]></Node>
<StgValue><ssdm name="sext_ln98_28"/></StgValue>
</operation>

<operation id="1495" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1_begin:634  %shl_ln98_38 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_103, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_38"/></StgValue>
</operation>

<operation id="1496" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="16" op_0_bw="11">
<![CDATA[
hls_label_1_begin:635  %zext_ln98_88 = zext i11 %shl_ln98_38 to i16

]]></Node>
<StgValue><ssdm name="zext_ln98_88"/></StgValue>
</operation>

<operation id="1497" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:636  %sub_ln98_21 = sub i16 %sext_ln98_28, %zext_ln98_88

]]></Node>
<StgValue><ssdm name="sub_ln98_21"/></StgValue>
</operation>

<operation id="1498" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="16" op_0_bw="8">
<![CDATA[
hls_label_1_begin:656  %zext_ln98_90 = zext i8 %tmp_109 to i16

]]></Node>
<StgValue><ssdm name="zext_ln98_90"/></StgValue>
</operation>

<operation id="1499" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:663  %mul_ln98_34 = mul i16 70, %zext_ln98_90

]]></Node>
<StgValue><ssdm name="mul_ln98_34"/></StgValue>
</operation>

<operation id="1500" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:687  %mul_ln98_36 = mul i16 111, %zext_ln98_96

]]></Node>
<StgValue><ssdm name="mul_ln98_36"/></StgValue>
</operation>

<operation id="1501" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="15" op_0_bw="8">
<![CDATA[
hls_label_1_begin:710  %zext_ln98_99 = zext i8 %tmp_121 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_99"/></StgValue>
</operation>

<operation id="1502" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:711  %mul_ln98_40 = mul i15 76, %zext_ln98_99

]]></Node>
<StgValue><ssdm name="mul_ln98_40"/></StgValue>
</operation>

<operation id="1503" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
hls_label_1_begin:720  %shl_ln98_41 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp_121, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_41"/></StgValue>
</operation>

<operation id="1504" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1_begin:721  %zext_ln98_101 = zext i14 %shl_ln98_41 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_101"/></StgValue>
</operation>

<operation id="1505" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_1_begin:722  %shl_ln98_42 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_121, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_42"/></StgValue>
</operation>

<operation id="1506" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="15" op_0_bw="10">
<![CDATA[
hls_label_1_begin:723  %zext_ln98_102 = zext i10 %shl_ln98_42 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_102"/></StgValue>
</operation>

<operation id="1507" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:724  %sub_ln98_24 = sub i15 %zext_ln98_101, %zext_ln98_102

]]></Node>
<StgValue><ssdm name="sub_ln98_24"/></StgValue>
</operation>

<operation id="1508" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:725  %sext_ln98_31 = sext i15 %sub_ln98_24 to i16

]]></Node>
<StgValue><ssdm name="sext_ln98_31"/></StgValue>
</operation>

<operation id="1509" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="15" op_0_bw="8">
<![CDATA[
hls_label_1_begin:742  %zext_ln98_104 = zext i8 %tmp_127 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_104"/></StgValue>
</operation>

<operation id="1510" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:743  %mul_ln98_42 = mul i15 82, %zext_ln98_104

]]></Node>
<StgValue><ssdm name="mul_ln98_42"/></StgValue>
</operation>

<operation id="1511" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1_begin:747  %shl_ln98_44 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_127, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_44"/></StgValue>
</operation>

<operation id="1512" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1_begin:748  %zext_ln98_105 = zext i12 %shl_ln98_44 to i13

]]></Node>
<StgValue><ssdm name="zext_ln98_105"/></StgValue>
</operation>

<operation id="1513" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1_begin:749  %sub_ln98_27 = sub i13 0, %zext_ln98_105

]]></Node>
<StgValue><ssdm name="sub_ln98_27"/></StgValue>
</operation>

<operation id="1514" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1_begin:750  %sext_ln98_34 = sext i13 %sub_ln98_27 to i14

]]></Node>
<StgValue><ssdm name="sext_ln98_34"/></StgValue>
</operation>

<operation id="1515" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1_begin:753  %sub_ln98_28 = sub i14 %sext_ln98_34, %zext_ln98_106

]]></Node>
<StgValue><ssdm name="sub_ln98_28"/></StgValue>
</operation>

<operation id="1516" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1_begin:754  %sext_ln98_35 = sext i14 %sub_ln98_28 to i16

]]></Node>
<StgValue><ssdm name="sext_ln98_35"/></StgValue>
</operation>

<operation id="1517" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="13" op_0_bw="8">
<![CDATA[
hls_label_1_begin:833  %zext_ln98_119 = zext i8 %tmp_145 to i13

]]></Node>
<StgValue><ssdm name="zext_ln98_119"/></StgValue>
</operation>

<operation id="1518" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="15" op_0_bw="13">
<![CDATA[
hls_label_1_begin:835  %zext_ln98_120 = zext i13 %shl_ln98_54 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_120"/></StgValue>
</operation>

<operation id="1519" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_1_begin:837  %shl_ln98_55 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_145, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln98_55"/></StgValue>
</operation>

<operation id="1520" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="14" op_0_bw="9">
<![CDATA[
hls_label_1_begin:838  %zext_ln98_122 = zext i9 %shl_ln98_55 to i14

]]></Node>
<StgValue><ssdm name="zext_ln98_122"/></StgValue>
</operation>

<operation id="1521" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1_begin:842  %mul_ln98_46 = mul i13 11, %zext_ln98_119

]]></Node>
<StgValue><ssdm name="mul_ln98_46"/></StgValue>
</operation>

<operation id="1522" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="16" op_0_bw="13">
<![CDATA[
hls_label_1_begin:843  %zext_ln98_123 = zext i13 %mul_ln98_46 to i16

]]></Node>
<StgValue><ssdm name="zext_ln98_123"/></StgValue>
</operation>

<operation id="1523" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:867  %mul_ln98_48 = mul i15 -52, %zext_ln98_125

]]></Node>
<StgValue><ssdm name="mul_ln98_48"/></StgValue>
</operation>

<operation id="1524" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="19" op_0_bw="17">
<![CDATA[
hls_label_1_begin:946  %sext_ln110_2 = sext i17 %add_ln110_8 to i19

]]></Node>
<StgValue><ssdm name="sext_ln110_2"/></StgValue>
</operation>

<operation id="1525" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:948  %add_ln110_10 = add i16 %mul_ln98_36, %add_ln110_9

]]></Node>
<StgValue><ssdm name="add_ln110_10"/></StgValue>
</operation>

<operation id="1526" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="18" op_0_bw="16">
<![CDATA[
hls_label_1_begin:949  %zext_ln110_2 = zext i16 %add_ln110_10 to i18

]]></Node>
<StgValue><ssdm name="zext_ln110_2"/></StgValue>
</operation>

<operation id="1527" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:950  %add_ln110_11 = add i15 %sext_ln98, %mul_ln98_8

]]></Node>
<StgValue><ssdm name="add_ln110_11"/></StgValue>
</operation>

<operation id="1528" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:951  %sext_ln110_3 = sext i15 %add_ln110_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln110_3"/></StgValue>
</operation>

<operation id="1529" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1_begin:953  %sext_ln110_4 = sext i14 %add_ln110_12 to i16

]]></Node>
<StgValue><ssdm name="sext_ln110_4"/></StgValue>
</operation>

<operation id="1530" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:954  %add_ln110_13 = add i16 %sext_ln110_3, %sext_ln110_4

]]></Node>
<StgValue><ssdm name="add_ln110_13"/></StgValue>
</operation>

<operation id="1531" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="18" op_0_bw="16">
<![CDATA[
hls_label_1_begin:955  %sext_ln110_5 = sext i16 %add_ln110_13 to i18

]]></Node>
<StgValue><ssdm name="sext_ln110_5"/></StgValue>
</operation>

<operation id="1532" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_1_begin:956  %add_ln110_14 = add i18 %zext_ln110_2, %sext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_14"/></StgValue>
</operation>

<operation id="1533" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="19" op_0_bw="18">
<![CDATA[
hls_label_1_begin:957  %sext_ln110_6 = sext i18 %add_ln110_14 to i19

]]></Node>
<StgValue><ssdm name="sext_ln110_6"/></StgValue>
</operation>

<operation id="1534" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
hls_label_1_begin:958  %add_ln110_15 = add i19 %sext_ln110_2, %sext_ln110_6

]]></Node>
<StgValue><ssdm name="add_ln110_15"/></StgValue>
</operation>

<operation id="1535" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="17" op_0_bw="16">
<![CDATA[
hls_label_1_begin:961  %zext_ln110_3 = zext i16 %add_ln110_16 to i17

]]></Node>
<StgValue><ssdm name="zext_ln110_3"/></StgValue>
</operation>

<operation id="1536" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_1_begin:962  %add_ln110_17 = add i17 %sext_ln98_15, %zext_ln110_3

]]></Node>
<StgValue><ssdm name="add_ln110_17"/></StgValue>
</operation>

<operation id="1537" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="18" op_0_bw="17">
<![CDATA[
hls_label_1_begin:963  %sext_ln110_8 = sext i17 %add_ln110_17 to i18

]]></Node>
<StgValue><ssdm name="sext_ln110_8"/></StgValue>
</operation>

<operation id="1538" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:964  %add_ln110_18 = add i15 %zext_ln98_120, %mul_ln98_42

]]></Node>
<StgValue><ssdm name="add_ln110_18"/></StgValue>
</operation>

<operation id="1539" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:965  %zext_ln110_4 = zext i15 %add_ln110_18 to i16

]]></Node>
<StgValue><ssdm name="zext_ln110_4"/></StgValue>
</operation>

<operation id="1540" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1_begin:966  %add_ln110_19 = add i14 %zext_ln98_70, %zext_ln98_122

]]></Node>
<StgValue><ssdm name="add_ln110_19"/></StgValue>
</operation>

<operation id="1541" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1_begin:967  %zext_ln110_5 = zext i14 %add_ln110_19 to i16

]]></Node>
<StgValue><ssdm name="zext_ln110_5"/></StgValue>
</operation>

<operation id="1542" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:968  %add_ln110_20 = add i16 %zext_ln110_4, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_20"/></StgValue>
</operation>

<operation id="1543" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="18" op_0_bw="16">
<![CDATA[
hls_label_1_begin:969  %zext_ln110_6 = zext i16 %add_ln110_20 to i18

]]></Node>
<StgValue><ssdm name="zext_ln110_6"/></StgValue>
</operation>

<operation id="1544" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_1_begin:970  %add_ln110_21 = add i18 %sext_ln110_8, %zext_ln110_6

]]></Node>
<StgValue><ssdm name="add_ln110_21"/></StgValue>
</operation>

<operation id="1545" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="19" op_0_bw="18">
<![CDATA[
hls_label_1_begin:971  %sext_ln110_9 = sext i18 %add_ln110_21 to i19

]]></Node>
<StgValue><ssdm name="sext_ln110_9"/></StgValue>
</operation>

<operation id="1546" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:972  %add_ln110_22 = add i15 %mul_ln98_40, %zext_ln98_71

]]></Node>
<StgValue><ssdm name="add_ln110_22"/></StgValue>
</operation>

<operation id="1547" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="17" op_0_bw="15">
<![CDATA[
hls_label_1_begin:973  %zext_ln110_7 = zext i15 %add_ln110_22 to i17

]]></Node>
<StgValue><ssdm name="zext_ln110_7"/></StgValue>
</operation>

<operation id="1548" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_1_begin:974  %add_ln110_23 = add i17 %sext_ln98_18, %zext_ln110_7

]]></Node>
<StgValue><ssdm name="add_ln110_23"/></StgValue>
</operation>

<operation id="1549" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="18" op_0_bw="17">
<![CDATA[
hls_label_1_begin:975  %sext_ln110_10 = sext i17 %add_ln110_23 to i18

]]></Node>
<StgValue><ssdm name="sext_ln110_10"/></StgValue>
</operation>

<operation id="1550" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="18" op_0_bw="17">
<![CDATA[
hls_label_1_begin:980  %sext_ln110_12 = sext i17 %add_ln110_26 to i18

]]></Node>
<StgValue><ssdm name="sext_ln110_12"/></StgValue>
</operation>

<operation id="1551" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_1_begin:981  %add_ln110_27 = add i18 %sext_ln110_10, %sext_ln110_12

]]></Node>
<StgValue><ssdm name="add_ln110_27"/></StgValue>
</operation>

<operation id="1552" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="19" op_0_bw="18">
<![CDATA[
hls_label_1_begin:982  %sext_ln110_13 = sext i18 %add_ln110_27 to i19

]]></Node>
<StgValue><ssdm name="sext_ln110_13"/></StgValue>
</operation>

<operation id="1553" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
hls_label_1_begin:983  %add_ln110_28 = add i19 %sext_ln110_9, %sext_ln110_13

]]></Node>
<StgValue><ssdm name="add_ln110_28"/></StgValue>
</operation>

<operation id="1554" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:991  %add_ln110_30 = add i16 %sext_ln98_12, %add_ln110_29

]]></Node>
<StgValue><ssdm name="add_ln110_30"/></StgValue>
</operation>

<operation id="1555" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="18" op_0_bw="16">
<![CDATA[
hls_label_1_begin:992  %sext_ln110_16 = sext i16 %add_ln110_30 to i18

]]></Node>
<StgValue><ssdm name="sext_ln110_16"/></StgValue>
</operation>

<operation id="1556" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:993  %add_ln110_31 = add i15 %mul_ln98_48, %zext_ln98_84

]]></Node>
<StgValue><ssdm name="add_ln110_31"/></StgValue>
</operation>

<operation id="1557" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="17" op_0_bw="15">
<![CDATA[
hls_label_1_begin:994  %sext_ln110_17 = sext i15 %add_ln110_31 to i17

]]></Node>
<StgValue><ssdm name="sext_ln110_17"/></StgValue>
</operation>

<operation id="1558" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_1_begin:995  %add_ln110_32 = add i17 %sext_ln98_21, %sext_ln110_17

]]></Node>
<StgValue><ssdm name="add_ln110_32"/></StgValue>
</operation>

<operation id="1559" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="18" op_0_bw="17">
<![CDATA[
hls_label_1_begin:996  %sext_ln110_18 = sext i17 %add_ln110_32 to i18

]]></Node>
<StgValue><ssdm name="sext_ln110_18"/></StgValue>
</operation>

<operation id="1560" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_1_begin:997  %add_ln110_33 = add i18 %sext_ln110_16, %sext_ln110_18

]]></Node>
<StgValue><ssdm name="add_ln110_33"/></StgValue>
</operation>

<operation id="1561" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:999  %sext_ln110_19 = sext i15 %add_ln110_34 to i16

]]></Node>
<StgValue><ssdm name="sext_ln110_19"/></StgValue>
</operation>

<operation id="1562" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:1000  %add_ln110_35 = add i16 %zext_ln98_123, %sext_ln110_19

]]></Node>
<StgValue><ssdm name="add_ln110_35"/></StgValue>
</operation>

<operation id="1563" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="17" op_0_bw="16">
<![CDATA[
hls_label_1_begin:1001  %sext_ln110_20 = sext i16 %add_ln110_35 to i17

]]></Node>
<StgValue><ssdm name="sext_ln110_20"/></StgValue>
</operation>

<operation id="1564" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1_begin:1002  %add_ln110_36 = add i13 %zext_ln98_16, %zext_ln98_17

]]></Node>
<StgValue><ssdm name="add_ln110_36"/></StgValue>
</operation>

<operation id="1565" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="16" op_0_bw="13">
<![CDATA[
hls_label_1_begin:1003  %zext_ln110_8 = zext i13 %add_ln110_36 to i16

]]></Node>
<StgValue><ssdm name="zext_ln110_8"/></StgValue>
</operation>

<operation id="1566" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:1005  %sext_ln110_21 = sext i15 %add_ln110_37 to i16

]]></Node>
<StgValue><ssdm name="sext_ln110_21"/></StgValue>
</operation>

<operation id="1567" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:1006  %add_ln110_38 = add i16 %zext_ln110_8, %sext_ln110_21

]]></Node>
<StgValue><ssdm name="add_ln110_38"/></StgValue>
</operation>

<operation id="1568" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="17" op_0_bw="16">
<![CDATA[
hls_label_1_begin:1007  %sext_ln110_22 = sext i16 %add_ln110_38 to i17

]]></Node>
<StgValue><ssdm name="sext_ln110_22"/></StgValue>
</operation>

<operation id="1569" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_1_begin:1008  %add_ln110_39 = add i17 %sext_ln110_20, %sext_ln110_22

]]></Node>
<StgValue><ssdm name="add_ln110_39"/></StgValue>
</operation>

<operation id="1570" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="18" op_0_bw="17">
<![CDATA[
hls_label_1_begin:1009  %sext_ln110_23 = sext i17 %add_ln110_39 to i18

]]></Node>
<StgValue><ssdm name="sext_ln110_23"/></StgValue>
</operation>

<operation id="1571" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_1_begin:1010  %add_ln110_40 = add i18 %add_ln110_33, %sext_ln110_23

]]></Node>
<StgValue><ssdm name="add_ln110_40"/></StgValue>
</operation>

<operation id="1572" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:1013  %add_ln110_42 = add i16 %zext_ln98_62, %add_ln110_41

]]></Node>
<StgValue><ssdm name="add_ln110_42"/></StgValue>
</operation>

<operation id="1573" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="17" op_0_bw="16">
<![CDATA[
hls_label_1_begin:1014  %sext_ln110_25 = sext i16 %add_ln110_42 to i17

]]></Node>
<StgValue><ssdm name="sext_ln110_25"/></StgValue>
</operation>

<operation id="1574" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:1015  %add_ln110_43 = add i16 %mul_ln98_34, %sext_ln98_35

]]></Node>
<StgValue><ssdm name="add_ln110_43"/></StgValue>
</operation>

<operation id="1575" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="17" op_0_bw="16">
<![CDATA[
hls_label_1_begin:1016  %sext_ln110_26 = sext i16 %add_ln110_43 to i17

]]></Node>
<StgValue><ssdm name="sext_ln110_26"/></StgValue>
</operation>

<operation id="1576" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_1_begin:1017  %add_ln110_44 = add i17 %sext_ln98_4, %sext_ln98_9

]]></Node>
<StgValue><ssdm name="add_ln110_44"/></StgValue>
</operation>

<operation id="1577" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_1_begin:1018  %add_ln110_45 = add i17 %sext_ln110_26, %add_ln110_44

]]></Node>
<StgValue><ssdm name="add_ln110_45"/></StgValue>
</operation>

<operation id="1578" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_1_begin:1019  %add_ln110_46 = add i17 %sext_ln110_25, %add_ln110_45

]]></Node>
<StgValue><ssdm name="add_ln110_46"/></StgValue>
</operation>

<operation id="1579" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:1021  %add_ln110_47 = add i15 %zext_ln98_86, %mul_ln98_18

]]></Node>
<StgValue><ssdm name="add_ln110_47"/></StgValue>
</operation>

<operation id="1580" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:1022  %sext_ln110_28 = sext i15 %add_ln110_47 to i16

]]></Node>
<StgValue><ssdm name="sext_ln110_28"/></StgValue>
</operation>

<operation id="1581" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:1023  %add_ln110_48 = add i16 %sext_ln98_19, %sext_ln110_28

]]></Node>
<StgValue><ssdm name="add_ln110_48"/></StgValue>
</operation>

<operation id="1582" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:1059  %add_ln110_66 = add i15 %sub_ln98_39, %zext_ln98_46

]]></Node>
<StgValue><ssdm name="add_ln110_66"/></StgValue>
</operation>

<operation id="1583" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:1073  %add_ln110_73 = add i16 %sub_ln98_21, %sext_ln98_31

]]></Node>
<StgValue><ssdm name="add_ln110_73"/></StgValue>
</operation>

<operation id="1584" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:1075  %sext_ln110_46 = sext i15 %add_ln110_74 to i16

]]></Node>
<StgValue><ssdm name="sext_ln110_46"/></StgValue>
</operation>

<operation id="1585" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:1076  %add_ln110_75 = add i16 %add_ln110_73, %sext_ln110_46

]]></Node>
<StgValue><ssdm name="add_ln110_75"/></StgValue>
</operation>

<operation id="1586" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:1102  %add_ln110_88 = add i15 %zext_ln98_47, %zext_ln98_46

]]></Node>
<StgValue><ssdm name="add_ln110_88"/></StgValue>
</operation>

<operation id="1587" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="17" op_0_bw="16">
<![CDATA[
hls_label_1_begin:1120  %sext_ln110_61 = sext i16 %add_ln110_97 to i17

]]></Node>
<StgValue><ssdm name="sext_ln110_61"/></StgValue>
</operation>

<operation id="1588" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="17" op_0_bw="16">
<![CDATA[
hls_label_1_begin:1125  %sext_ln110_63 = sext i16 %add_ln110_100 to i17

]]></Node>
<StgValue><ssdm name="sext_ln110_63"/></StgValue>
</operation>

<operation id="1589" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="17" op_0_bw="16">
<![CDATA[
hls_label_1_begin:1130  %sext_ln110_65 = sext i16 %add_ln110_103 to i17

]]></Node>
<StgValue><ssdm name="sext_ln110_65"/></StgValue>
</operation>

<operation id="1590" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_1_begin:1131  %add_ln110_104 = add i17 %sext_ln110_63, %sext_ln110_65

]]></Node>
<StgValue><ssdm name="add_ln110_104"/></StgValue>
</operation>

<operation id="1591" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_1_begin:1132  %add_ln110_105 = add i17 %sext_ln110_61, %add_ln110_104

]]></Node>
<StgValue><ssdm name="add_ln110_105"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1592" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="17" op_0_bw="15">
<![CDATA[
hls_label_1_begin:90  %sext_ln98_3 = sext i15 %sub_ln98_2 to i17

]]></Node>
<StgValue><ssdm name="sext_ln98_3"/></StgValue>
</operation>

<operation id="1593" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:120  %mul_ln98_6 = mul i16 94, %zext_ln98_12

]]></Node>
<StgValue><ssdm name="mul_ln98_6"/></StgValue>
</operation>

<operation id="1594" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="17" op_0_bw="16">
<![CDATA[
hls_label_1_begin:121  %zext_ln98_13 = zext i16 %mul_ln98_6 to i17

]]></Node>
<StgValue><ssdm name="zext_ln98_13"/></StgValue>
</operation>

<operation id="1595" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="12" op_0_bw="8">
<![CDATA[
hls_label_1_begin:148  %zext_ln98_15 = zext i8 %tmp_19 to i12

]]></Node>
<StgValue><ssdm name="zext_ln98_15"/></StgValue>
</operation>

<operation id="1596" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:160  %mul_ln98_9 = mul i15 -46, %zext_ln98_14

]]></Node>
<StgValue><ssdm name="mul_ln98_9"/></StgValue>
</operation>

<operation id="1597" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:161  %sext_ln98_5 = sext i15 %mul_ln98_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln98_5"/></StgValue>
</operation>

<operation id="1598" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1_begin:165  %tmp_213 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_19, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="1599" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1_begin:166  %zext_ln98_18 = zext i11 %tmp_213 to i12

]]></Node>
<StgValue><ssdm name="zext_ln98_18"/></StgValue>
</operation>

<operation id="1600" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1_begin:167  %sub_ln98_35 = sub i12 %zext_ln98_15, %zext_ln98_18

]]></Node>
<StgValue><ssdm name="sub_ln98_35"/></StgValue>
</operation>

<operation id="1601" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="14" op_0_bw="12">
<![CDATA[
hls_label_1_begin:168  %sext_ln98_6 = sext i12 %sub_ln98_35 to i14

]]></Node>
<StgValue><ssdm name="sext_ln98_6"/></StgValue>
</operation>

<operation id="1602" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
hls_label_1_begin:203  %shl_ln98_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp_25, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_6"/></StgValue>
</operation>

<operation id="1603" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1_begin:204  %zext_ln98_21 = zext i14 %shl_ln98_6 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_21"/></StgValue>
</operation>

<operation id="1604" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="14" op_0_bw="8">
<![CDATA[
hls_label_1_begin:267  %zext_ln98_27 = zext i8 %tmp_37 to i14

]]></Node>
<StgValue><ssdm name="zext_ln98_27"/></StgValue>
</operation>

<operation id="1605" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1_begin:283  %mul_ln98_14 = mul i14 45, %zext_ln98_27

]]></Node>
<StgValue><ssdm name="mul_ln98_14"/></StgValue>
</operation>

<operation id="1606" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
hls_label_1_begin:287  %tmp_215 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_37, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="1607" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1_begin:288  %zext_ln98_31 = zext i13 %tmp_215 to i14

]]></Node>
<StgValue><ssdm name="zext_ln98_31"/></StgValue>
</operation>

<operation id="1608" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1_begin:289  %sub_ln98_37 = sub i14 %zext_ln98_27, %zext_ln98_31

]]></Node>
<StgValue><ssdm name="sub_ln98_37"/></StgValue>
</operation>

<operation id="1609" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="14" op_0_bw="12">
<![CDATA[
hls_label_1_begin:390  %zext_ln98_44 = zext i12 %shl_ln98_12 to i14

]]></Node>
<StgValue><ssdm name="zext_ln98_44"/></StgValue>
</operation>

<operation id="1610" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1_begin:431  %shl_ln98_17 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_61, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_17"/></StgValue>
</operation>

<operation id="1611" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1_begin:432  %zext_ln98_52 = zext i12 %shl_ln98_17 to i13

]]></Node>
<StgValue><ssdm name="zext_ln98_52"/></StgValue>
</operation>

<operation id="1612" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_1_begin:433  %shl_ln98_18 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_61, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln98_18"/></StgValue>
</operation>

<operation id="1613" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="13" op_0_bw="9">
<![CDATA[
hls_label_1_begin:434  %zext_ln98_53 = zext i9 %shl_ln98_18 to i13

]]></Node>
<StgValue><ssdm name="zext_ln98_53"/></StgValue>
</operation>

<operation id="1614" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1_begin:435  %sub_ln98_11 = sub i13 %zext_ln98_53, %zext_ln98_52

]]></Node>
<StgValue><ssdm name="sub_ln98_11"/></StgValue>
</operation>

<operation id="1615" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="16" op_0_bw="13">
<![CDATA[
hls_label_1_begin:436  %sext_ln98_17 = sext i13 %sub_ln98_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln98_17"/></StgValue>
</operation>

<operation id="1616" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:440  %mul_ln98_23 = mul i15 61, %zext_ln98_48

]]></Node>
<StgValue><ssdm name="mul_ln98_23"/></StgValue>
</operation>

<operation id="1617" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="15" op_0_bw="8">
<![CDATA[
hls_label_1_begin:476  %zext_ln98_58 = zext i8 %tmp_73 to i15

]]></Node>
<StgValue><ssdm name="zext_ln98_58"/></StgValue>
</operation>

<operation id="1618" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:491  %mul_ln98_26 = mul i15 43, %zext_ln98_58

]]></Node>
<StgValue><ssdm name="mul_ln98_26"/></StgValue>
</operation>

<operation id="1619" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:492  %zext_ln98_63 = zext i15 %mul_ln98_26 to i16

]]></Node>
<StgValue><ssdm name="zext_ln98_63"/></StgValue>
</operation>

<operation id="1620" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1_begin:522  %shl_ln98_26 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_79, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln98_26"/></StgValue>
</operation>

<operation id="1621" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1_begin:523  %zext_ln98_67 = zext i12 %shl_ln98_26 to i13

]]></Node>
<StgValue><ssdm name="zext_ln98_67"/></StgValue>
</operation>

<operation id="1622" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_1_begin:524  %shl_ln98_27 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_79, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln98_27"/></StgValue>
</operation>

<operation id="1623" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="13" op_0_bw="9">
<![CDATA[
hls_label_1_begin:525  %zext_ln98_68 = zext i9 %shl_ln98_27 to i13

]]></Node>
<StgValue><ssdm name="zext_ln98_68"/></StgValue>
</operation>

<operation id="1624" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1_begin:526  %sub_ln98_16 = sub i13 %zext_ln98_67, %zext_ln98_68

]]></Node>
<StgValue><ssdm name="sub_ln98_16"/></StgValue>
</operation>

<operation id="1625" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="16" op_0_bw="13">
<![CDATA[
hls_label_1_begin:527  %sext_ln98_22 = sext i13 %sub_ln98_16 to i16

]]></Node>
<StgValue><ssdm name="sext_ln98_22"/></StgValue>
</operation>

<operation id="1626" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="17" op_0_bw="15">
<![CDATA[
hls_label_1_begin:548  %sext_ln98_23 = sext i15 %sub_ln98_17 to i17

]]></Node>
<StgValue><ssdm name="sext_ln98_23"/></StgValue>
</operation>

<operation id="1627" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="14" op_0_bw="8">
<![CDATA[
hls_label_1_begin:593  %zext_ln98_80 = zext i8 %tmp_97 to i14

]]></Node>
<StgValue><ssdm name="zext_ln98_80"/></StgValue>
</operation>

<operation id="1628" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="13" op_0_bw="8">
<![CDATA[
hls_label_1_begin:594  %zext_ln98_81 = zext i8 %tmp_97 to i13

]]></Node>
<StgValue><ssdm name="zext_ln98_81"/></StgValue>
</operation>

<operation id="1629" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1_begin:606  %mul_ln98_30 = mul i13 -11, %zext_ln98_81

]]></Node>
<StgValue><ssdm name="mul_ln98_30"/></StgValue>
</operation>

<operation id="1630" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="15" op_0_bw="13">
<![CDATA[
hls_label_1_begin:607  %sext_ln98_26 = sext i13 %mul_ln98_30 to i15

]]></Node>
<StgValue><ssdm name="sext_ln98_26"/></StgValue>
</operation>

<operation id="1631" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1_begin:611  %mul_ln98_31 = mul i14 25, %zext_ln98_80

]]></Node>
<StgValue><ssdm name="mul_ln98_31"/></StgValue>
</operation>

<operation id="1632" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:700  %mul_ln98_39 = mul i16 78, %zext_ln98_96

]]></Node>
<StgValue><ssdm name="mul_ln98_39"/></StgValue>
</operation>

<operation id="1633" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="16" op_0_bw="8">
<![CDATA[
hls_label_1_begin:708  %zext_ln98_97 = zext i8 %tmp_121 to i16

]]></Node>
<StgValue><ssdm name="zext_ln98_97"/></StgValue>
</operation>

<operation id="1634" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:715  %mul_ln98_41 = mul i16 69, %zext_ln98_97

]]></Node>
<StgValue><ssdm name="mul_ln98_41"/></StgValue>
</operation>

<operation id="1635" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="17" op_0_bw="16">
<![CDATA[
hls_label_1_begin:716  %zext_ln98_100 = zext i16 %mul_ln98_41 to i17

]]></Node>
<StgValue><ssdm name="zext_ln98_100"/></StgValue>
</operation>

<operation id="1636" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:758  %mul_ln98_43 = mul i15 -35, %zext_ln98_104

]]></Node>
<StgValue><ssdm name="mul_ln98_43"/></StgValue>
</operation>

<operation id="1637" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="9" op_0_bw="8">
<![CDATA[
hls_label_1_begin:804  %zext_ln98_113 = zext i8 %tmp_139 to i9

]]></Node>
<StgValue><ssdm name="zext_ln98_113"/></StgValue>
</operation>

<operation id="1638" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="9" op_0_bw="8">
<![CDATA[
hls_label_1_begin:884  %zext_ln98_128 = zext i8 %tmp_157 to i9

]]></Node>
<StgValue><ssdm name="zext_ln98_128"/></StgValue>
</operation>

<operation id="1639" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="20" op_0_bw="19">
<![CDATA[
hls_label_1_begin:959  %sext_ln110_7 = sext i19 %add_ln110_15 to i20

]]></Node>
<StgValue><ssdm name="sext_ln110_7"/></StgValue>
</operation>

<operation id="1640" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="20" op_0_bw="19">
<![CDATA[
hls_label_1_begin:984  %sext_ln110_14 = sext i19 %add_ln110_28 to i20

]]></Node>
<StgValue><ssdm name="sext_ln110_14"/></StgValue>
</operation>

<operation id="1641" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_1_begin:985  %add_ln110_4 = add i20 %sext_ln110_7, %sext_ln110_14

]]></Node>
<StgValue><ssdm name="add_ln110_4"/></StgValue>
</operation>

<operation id="1642" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="32" op_0_bw="20">
<![CDATA[
hls_label_1_begin:986  %sext_ln110_15 = sext i20 %add_ln110_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln110_15"/></StgValue>
</operation>

<operation id="1643" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="18" op_0_bw="16">
<![CDATA[
hls_label_1_begin:1024  %sext_ln110_29 = sext i16 %add_ln110_48 to i18

]]></Node>
<StgValue><ssdm name="sext_ln110_29"/></StgValue>
</operation>

<operation id="1644" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_1_begin:1025  %add_ln110_49 = add i17 %zext_ln98_100, %sext_ln98_23

]]></Node>
<StgValue><ssdm name="add_ln110_49"/></StgValue>
</operation>

<operation id="1645" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="18" op_0_bw="17">
<![CDATA[
hls_label_1_begin:1026  %sext_ln110_30 = sext i17 %add_ln110_49 to i18

]]></Node>
<StgValue><ssdm name="sext_ln110_30"/></StgValue>
</operation>

<operation id="1646" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1_begin:1027  %add_ln110_50 = add i9 %zext_ln98_113, %zext_ln98_128

]]></Node>
<StgValue><ssdm name="add_ln110_50"/></StgValue>
</operation>

<operation id="1647" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="17" op_0_bw="9">
<![CDATA[
hls_label_1_begin:1028  %zext_ln110_9 = zext i9 %add_ln110_50 to i17

]]></Node>
<StgValue><ssdm name="zext_ln110_9"/></StgValue>
</operation>

<operation id="1648" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_1_begin:1029  %mul_ln110 = mul i17 79, %zext_ln110_9

]]></Node>
<StgValue><ssdm name="mul_ln110"/></StgValue>
</operation>

<operation id="1649" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="18" op_0_bw="17">
<![CDATA[
hls_label_1_begin:1030  %zext_ln110_10 = zext i17 %mul_ln110 to i18

]]></Node>
<StgValue><ssdm name="zext_ln110_10"/></StgValue>
</operation>

<operation id="1650" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_1_begin:1031  %add_ln110_51 = add i18 %sext_ln110_30, %zext_ln110_10

]]></Node>
<StgValue><ssdm name="add_ln110_51"/></StgValue>
</operation>

<operation id="1651" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_1_begin:1032  %add_ln110_52 = add i18 %sext_ln110_29, %add_ln110_51

]]></Node>
<StgValue><ssdm name="add_ln110_52"/></StgValue>
</operation>

<operation id="1652" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:1042  %sext_ln110_33 = sext i15 %add_ln110_55 to i16

]]></Node>
<StgValue><ssdm name="sext_ln110_33"/></StgValue>
</operation>

<operation id="1653" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:1043  %add_ln110_56 = add i15 %mul_ln98_49, %sext_ln98_26

]]></Node>
<StgValue><ssdm name="add_ln110_56"/></StgValue>
</operation>

<operation id="1654" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:1044  %sext_ln110_34 = sext i15 %add_ln110_56 to i16

]]></Node>
<StgValue><ssdm name="sext_ln110_34"/></StgValue>
</operation>

<operation id="1655" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:1045  %add_ln110_57 = add i16 %sext_ln98_17, %sext_ln110_34

]]></Node>
<StgValue><ssdm name="add_ln110_57"/></StgValue>
</operation>

<operation id="1656" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:1046  %add_ln110_58 = add i16 %sext_ln110_33, %add_ln110_57

]]></Node>
<StgValue><ssdm name="add_ln110_58"/></StgValue>
</operation>

<operation id="1657" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="18" op_0_bw="16">
<![CDATA[
hls_label_1_begin:1047  %sext_ln110_35 = sext i16 %add_ln110_58 to i18

]]></Node>
<StgValue><ssdm name="sext_ln110_35"/></StgValue>
</operation>

<operation id="1658" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:1050  %add_ln110_61 = add i16 %mul_ln98_1, %sext_ln98_5

]]></Node>
<StgValue><ssdm name="add_ln110_61"/></StgValue>
</operation>

<operation id="1659" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="17" op_0_bw="16">
<![CDATA[
hls_label_1_begin:1051  %sext_ln110_36 = sext i16 %add_ln110_61 to i17

]]></Node>
<StgValue><ssdm name="sext_ln110_36"/></StgValue>
</operation>

<operation id="1660" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1_begin:1052  %add_ln110_62 = add i14 %mul_ln98_14, %zext_ln98_44

]]></Node>
<StgValue><ssdm name="add_ln110_62"/></StgValue>
</operation>

<operation id="1661" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="17" op_0_bw="14">
<![CDATA[
hls_label_1_begin:1053  %zext_ln110_11 = zext i14 %add_ln110_62 to i17

]]></Node>
<StgValue><ssdm name="zext_ln110_11"/></StgValue>
</operation>

<operation id="1662" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_1_begin:1054  %add_ln110_63 = add i17 %sext_ln110_36, %zext_ln110_11

]]></Node>
<StgValue><ssdm name="add_ln110_63"/></StgValue>
</operation>

<operation id="1663" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_1_begin:1055  %add_ln110_64 = add i17 %add_ln110_60, %add_ln110_63

]]></Node>
<StgValue><ssdm name="add_ln110_64"/></StgValue>
</operation>

<operation id="1664" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="18" op_0_bw="17">
<![CDATA[
hls_label_1_begin:1056  %sext_ln110_37 = sext i17 %add_ln110_64 to i18

]]></Node>
<StgValue><ssdm name="sext_ln110_37"/></StgValue>
</operation>

<operation id="1665" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_1_begin:1057  %add_ln110_65 = add i18 %sext_ln110_35, %sext_ln110_37

]]></Node>
<StgValue><ssdm name="add_ln110_65"/></StgValue>
</operation>

<operation id="1666" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:1060  %sext_ln110_39 = sext i15 %add_ln110_66 to i16

]]></Node>
<StgValue><ssdm name="sext_ln110_39"/></StgValue>
</operation>

<operation id="1667" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:1061  %add_ln110_67 = add i16 %zext_ln98_63, %sext_ln110_39

]]></Node>
<StgValue><ssdm name="add_ln110_67"/></StgValue>
</operation>

<operation id="1668" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="17" op_0_bw="16">
<![CDATA[
hls_label_1_begin:1062  %sext_ln110_40 = sext i16 %add_ln110_67 to i17

]]></Node>
<StgValue><ssdm name="sext_ln110_40"/></StgValue>
</operation>

<operation id="1669" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1_begin:1064  %sext_ln110_41 = sext i14 %add_ln110_68 to i15

]]></Node>
<StgValue><ssdm name="sext_ln110_41"/></StgValue>
</operation>

<operation id="1670" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:1065  %add_ln110_69 = add i15 %mul_ln98_43, %sext_ln110_41

]]></Node>
<StgValue><ssdm name="add_ln110_69"/></StgValue>
</operation>

<operation id="1671" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="17" op_0_bw="15">
<![CDATA[
hls_label_1_begin:1066  %sext_ln110_42 = sext i15 %add_ln110_69 to i17

]]></Node>
<StgValue><ssdm name="sext_ln110_42"/></StgValue>
</operation>

<operation id="1672" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_1_begin:1067  %add_ln110_70 = add i17 %sext_ln110_40, %sext_ln110_42

]]></Node>
<StgValue><ssdm name="add_ln110_70"/></StgValue>
</operation>

<operation id="1673" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="18" op_0_bw="17">
<![CDATA[
hls_label_1_begin:1068  %sext_ln110_43 = sext i17 %add_ln110_70 to i18

]]></Node>
<StgValue><ssdm name="sext_ln110_43"/></StgValue>
</operation>

<operation id="1674" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="17" op_0_bw="15">
<![CDATA[
hls_label_1_begin:1070  %sext_ln110_44 = sext i15 %add_ln110_71 to i17

]]></Node>
<StgValue><ssdm name="sext_ln110_44"/></StgValue>
</operation>

<operation id="1675" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_1_begin:1071  %add_ln110_72 = add i17 %zext_ln98_13, %sext_ln110_44

]]></Node>
<StgValue><ssdm name="add_ln110_72"/></StgValue>
</operation>

<operation id="1676" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="18" op_0_bw="17">
<![CDATA[
hls_label_1_begin:1072  %sext_ln110_45 = sext i17 %add_ln110_72 to i18

]]></Node>
<StgValue><ssdm name="sext_ln110_45"/></StgValue>
</operation>

<operation id="1677" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="18" op_0_bw="16">
<![CDATA[
hls_label_1_begin:1077  %sext_ln110_47 = sext i16 %add_ln110_75 to i18

]]></Node>
<StgValue><ssdm name="sext_ln110_47"/></StgValue>
</operation>

<operation id="1678" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_1_begin:1078  %add_ln110_76 = add i18 %sext_ln110_45, %sext_ln110_47

]]></Node>
<StgValue><ssdm name="add_ln110_76"/></StgValue>
</operation>

<operation id="1679" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_1_begin:1079  %add_ln110_77 = add i18 %sext_ln110_43, %add_ln110_76

]]></Node>
<StgValue><ssdm name="add_ln110_77"/></StgValue>
</operation>

<operation id="1680" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:1086  %add_ln110_78 = add i15 %mul_ln98_23, %zext_ln98_21

]]></Node>
<StgValue><ssdm name="add_ln110_78"/></StgValue>
</operation>

<operation id="1681" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="17" op_0_bw="15">
<![CDATA[
hls_label_1_begin:1087  %zext_ln110_12 = zext i15 %add_ln110_78 to i17

]]></Node>
<StgValue><ssdm name="zext_ln110_12"/></StgValue>
</operation>

<operation id="1682" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_1_begin:1088  %add_ln110_79 = add i17 %sext_ln98_3, %zext_ln110_12

]]></Node>
<StgValue><ssdm name="add_ln110_79"/></StgValue>
</operation>

<operation id="1683" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="17" op_0_bw="16">
<![CDATA[
hls_label_1_begin:1093  %sext_ln110_51 = sext i16 %add_ln110_82 to i17

]]></Node>
<StgValue><ssdm name="sext_ln110_51"/></StgValue>
</operation>

<operation id="1684" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_1_begin:1094  %add_ln110_83 = add i17 %add_ln110_79, %sext_ln110_51

]]></Node>
<StgValue><ssdm name="add_ln110_83"/></StgValue>
</operation>

<operation id="1685" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:1096  %add_ln110_84 = add i16 %sext_ln98_22, %mul_ln98_39

]]></Node>
<StgValue><ssdm name="add_ln110_84"/></StgValue>
</operation>

<operation id="1686" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1_begin:1097  %add_ln110_85 = add i14 %sext_ln98_6, %mul_ln98_31

]]></Node>
<StgValue><ssdm name="add_ln110_85"/></StgValue>
</operation>

<operation id="1687" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1_begin:1098  %sext_ln110_53 = sext i14 %add_ln110_85 to i16

]]></Node>
<StgValue><ssdm name="sext_ln110_53"/></StgValue>
</operation>

<operation id="1688" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:1099  %add_ln110_86 = add i16 %add_ln110_84, %sext_ln110_53

]]></Node>
<StgValue><ssdm name="add_ln110_86"/></StgValue>
</operation>

<operation id="1689" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="32" op_0_bw="32">
<![CDATA[
hls_label_1_begin:1138  %l1_maxes_0_load = load i32* @l1_maxes_0, align 4

]]></Node>
<StgValue><ssdm name="l1_maxes_0_load"/></StgValue>
</operation>

<operation id="1690" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:1139  %icmp_ln117 = icmp sgt i32 %sext_ln110_15, %l1_maxes_0_load

]]></Node>
<StgValue><ssdm name="icmp_ln117"/></StgValue>
</operation>

<operation id="1691" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1_begin:1140  %select_ln117 = select i1 %icmp_ln117, i32 %sext_ln110_15, i32 %l1_maxes_0_load

]]></Node>
<StgValue><ssdm name="select_ln117"/></StgValue>
</operation>

<operation id="1692" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader125.preheader:0  %trunc_ln4 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %select_ln117, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="1693" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="16" op_0_bw="16">
<![CDATA[
.preheader125.preheader:1  %l2_write_col_offset_s = load i16* @l2_write_col_offset, align 2

]]></Node>
<StgValue><ssdm name="l2_write_col_offset_s"/></StgValue>
</operation>

<operation id="1694" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="64" op_0_bw="16">
<![CDATA[
.preheader125.preheader:2  %zext_ln124 = zext i16 %l2_write_col_offset_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="1695" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="3" op_0_bw="8">
<![CDATA[
.preheader125.preheader:3  %trunc_ln124 = trunc i8 %l2_write_row_offset_2 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln124"/></StgValue>
</operation>

<operation id="1696" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader125.preheader:4  %l2_stripes_0_0_addr = getelementptr [130 x i16]* @l2_stripes_0_0, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="l2_stripes_0_0_addr"/></StgValue>
</operation>

<operation id="1697" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader125.preheader:5  %l2_stripes_0_1_addr = getelementptr [130 x i16]* @l2_stripes_0_1, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="l2_stripes_0_1_addr"/></StgValue>
</operation>

<operation id="1698" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader125.preheader:6  %l2_stripes_0_2_addr = getelementptr [130 x i16]* @l2_stripes_0_2, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="l2_stripes_0_2_addr"/></StgValue>
</operation>

<operation id="1699" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader125.preheader:7  %l2_stripes_0_3_addr = getelementptr [130 x i16]* @l2_stripes_0_3, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="l2_stripes_0_3_addr"/></StgValue>
</operation>

<operation id="1700" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader125.preheader:8  %l2_stripes_0_4_addr = getelementptr [130 x i16]* @l2_stripes_0_4, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="l2_stripes_0_4_addr"/></StgValue>
</operation>

<operation id="1701" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader125.preheader:9  %l2_stripes_0_5_addr = getelementptr [130 x i16]* @l2_stripes_0_5, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="l2_stripes_0_5_addr"/></StgValue>
</operation>

<operation id="1702" st_id="15" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln124" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch1482715:0  store i16 %trunc_ln4, i16* %l2_stripes_0_4_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="1703" st_id="15" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln124" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch1472714:0  store i16 %trunc_ln4, i16* %l2_stripes_0_3_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="1704" st_id="15" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln124" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch1462713:0  store i16 %trunc_ln4, i16* %l2_stripes_0_2_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="1705" st_id="15" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch1452712:0  store i16 %trunc_ln4, i16* %l2_stripes_0_1_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="1706" st_id="15" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch1442711:0  store i16 %trunc_ln4, i16* %l2_stripes_0_0_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="1707" st_id="15" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln124" val="!0"/>
<literal name="trunc_ln124" val="!1"/>
<literal name="trunc_ln124" val="!2"/>
<literal name="trunc_ln124" val="!3"/>
<literal name="trunc_ln124" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch1492716:0  store i16 %trunc_ln4, i16* %l2_stripes_0_5_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1708" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:49  %mul_ln98_2 = mul i15 -38, %zext_ln98_2

]]></Node>
<StgValue><ssdm name="mul_ln98_2"/></StgValue>
</operation>

<operation id="1709" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:50  %sext_ln98_1 = sext i15 %mul_ln98_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln98_1"/></StgValue>
</operation>

<operation id="1710" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1_begin:290  %sext_ln98_11 = sext i14 %sub_ln98_37 to i16

]]></Node>
<StgValue><ssdm name="sext_ln98_11"/></StgValue>
</operation>

<operation id="1711" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="19" op_0_bw="18">
<![CDATA[
hls_label_1_begin:1011  %sext_ln110_24 = sext i18 %add_ln110_40 to i19

]]></Node>
<StgValue><ssdm name="sext_ln110_24"/></StgValue>
</operation>

<operation id="1712" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="19" op_0_bw="17">
<![CDATA[
hls_label_1_begin:1020  %sext_ln110_27 = sext i17 %add_ln110_46 to i19

]]></Node>
<StgValue><ssdm name="sext_ln110_27"/></StgValue>
</operation>

<operation id="1713" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="19" op_0_bw="18">
<![CDATA[
hls_label_1_begin:1033  %sext_ln110_31 = sext i18 %add_ln110_52 to i19

]]></Node>
<StgValue><ssdm name="sext_ln110_31"/></StgValue>
</operation>

<operation id="1714" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
hls_label_1_begin:1034  %add_ln110_53 = add i19 %sext_ln110_27, %sext_ln110_31

]]></Node>
<StgValue><ssdm name="add_ln110_53"/></StgValue>
</operation>

<operation id="1715" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
hls_label_1_begin:1035  %add_ln110_5 = add i19 %sext_ln110_24, %add_ln110_53

]]></Node>
<StgValue><ssdm name="add_ln110_5"/></StgValue>
</operation>

<operation id="1716" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="32" op_0_bw="19">
<![CDATA[
hls_label_1_begin:1036  %sext_ln110_32 = sext i19 %add_ln110_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln110_32"/></StgValue>
</operation>

<operation id="1717" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="19" op_0_bw="18">
<![CDATA[
hls_label_1_begin:1058  %sext_ln110_38 = sext i18 %add_ln110_65 to i19

]]></Node>
<StgValue><ssdm name="sext_ln110_38"/></StgValue>
</operation>

<operation id="1718" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="19" op_0_bw="18">
<![CDATA[
hls_label_1_begin:1080  %sext_ln110_48 = sext i18 %add_ln110_77 to i19

]]></Node>
<StgValue><ssdm name="sext_ln110_48"/></StgValue>
</operation>

<operation id="1719" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
hls_label_1_begin:1081  %add_ln110_6 = add i19 %sext_ln110_38, %sext_ln110_48

]]></Node>
<StgValue><ssdm name="add_ln110_6"/></StgValue>
</operation>

<operation id="1720" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="32" op_0_bw="19">
<![CDATA[
hls_label_1_begin:1082  %sext_ln110_49 = sext i19 %add_ln110_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln110_49"/></StgValue>
</operation>

<operation id="1721" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="18" op_0_bw="17">
<![CDATA[
hls_label_1_begin:1095  %sext_ln110_52 = sext i17 %add_ln110_83 to i18

]]></Node>
<StgValue><ssdm name="sext_ln110_52"/></StgValue>
</operation>

<operation id="1722" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="17" op_0_bw="16">
<![CDATA[
hls_label_1_begin:1100  %sext_ln110_54 = sext i16 %add_ln110_86 to i17

]]></Node>
<StgValue><ssdm name="sext_ln110_54"/></StgValue>
</operation>

<operation id="1723" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:1101  %add_ln110_87 = add i16 %sext_ln98_11, %sext_ln98_1

]]></Node>
<StgValue><ssdm name="add_ln110_87"/></StgValue>
</operation>

<operation id="1724" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1_begin:1103  %zext_ln110_13 = zext i15 %add_ln110_88 to i16

]]></Node>
<StgValue><ssdm name="zext_ln110_13"/></StgValue>
</operation>

<operation id="1725" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:1104  %add_ln110_89 = add i16 %add_ln110_87, %zext_ln110_13

]]></Node>
<StgValue><ssdm name="add_ln110_89"/></StgValue>
</operation>

<operation id="1726" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="17" op_0_bw="16">
<![CDATA[
hls_label_1_begin:1105  %sext_ln110_55 = sext i16 %add_ln110_89 to i17

]]></Node>
<StgValue><ssdm name="sext_ln110_55"/></StgValue>
</operation>

<operation id="1727" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_1_begin:1106  %add_ln110_90 = add i17 %sext_ln110_54, %sext_ln110_55

]]></Node>
<StgValue><ssdm name="add_ln110_90"/></StgValue>
</operation>

<operation id="1728" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="18" op_0_bw="17">
<![CDATA[
hls_label_1_begin:1107  %sext_ln110_56 = sext i17 %add_ln110_90 to i18

]]></Node>
<StgValue><ssdm name="sext_ln110_56"/></StgValue>
</operation>

<operation id="1729" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_1_begin:1108  %add_ln110_91 = add i18 %sext_ln110_52, %sext_ln110_56

]]></Node>
<StgValue><ssdm name="add_ln110_91"/></StgValue>
</operation>

<operation id="1730" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="32" op_0_bw="32">
<![CDATA[
hls_label_1_begin:1141  %l1_maxes_1_load = load i32* @l1_maxes_1, align 4

]]></Node>
<StgValue><ssdm name="l1_maxes_1_load"/></StgValue>
</operation>

<operation id="1731" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:1142  %icmp_ln117_1 = icmp sgt i32 %sext_ln110_32, %l1_maxes_1_load

]]></Node>
<StgValue><ssdm name="icmp_ln117_1"/></StgValue>
</operation>

<operation id="1732" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1_begin:1143  %select_ln117_1 = select i1 %icmp_ln117_1, i32 %sext_ln110_32, i32 %l1_maxes_1_load

]]></Node>
<StgValue><ssdm name="select_ln117_1"/></StgValue>
</operation>

<operation id="1733" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="32" op_0_bw="32">
<![CDATA[
hls_label_1_begin:1144  %l1_maxes_2_load = load i32* @l1_maxes_2, align 4

]]></Node>
<StgValue><ssdm name="l1_maxes_2_load"/></StgValue>
</operation>

<operation id="1734" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:1145  %icmp_ln117_2 = icmp sgt i32 %sext_ln110_49, %l1_maxes_2_load

]]></Node>
<StgValue><ssdm name="icmp_ln117_2"/></StgValue>
</operation>

<operation id="1735" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1_begin:1146  %select_ln117_2 = select i1 %icmp_ln117_2, i32 %sext_ln110_49, i32 %l1_maxes_2_load

]]></Node>
<StgValue><ssdm name="select_ln117_2"/></StgValue>
</operation>

<operation id="1736" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader125.preheader:10  %trunc_ln124_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %select_ln117_1, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln124_1"/></StgValue>
</operation>

<operation id="1737" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader125.preheader:11  %l2_stripes_1_0_addr = getelementptr [130 x i16]* @l2_stripes_1_0, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="l2_stripes_1_0_addr"/></StgValue>
</operation>

<operation id="1738" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader125.preheader:12  %l2_stripes_1_1_addr = getelementptr [130 x i16]* @l2_stripes_1_1, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="l2_stripes_1_1_addr"/></StgValue>
</operation>

<operation id="1739" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader125.preheader:13  %l2_stripes_1_2_addr = getelementptr [130 x i16]* @l2_stripes_1_2, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="l2_stripes_1_2_addr"/></StgValue>
</operation>

<operation id="1740" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader125.preheader:14  %l2_stripes_1_3_addr = getelementptr [130 x i16]* @l2_stripes_1_3, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="l2_stripes_1_3_addr"/></StgValue>
</operation>

<operation id="1741" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader125.preheader:15  %l2_stripes_1_4_addr = getelementptr [130 x i16]* @l2_stripes_1_4, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="l2_stripes_1_4_addr"/></StgValue>
</operation>

<operation id="1742" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader125.preheader:16  %l2_stripes_1_5_addr = getelementptr [130 x i16]* @l2_stripes_1_5, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="l2_stripes_1_5_addr"/></StgValue>
</operation>

<operation id="1743" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader125.preheader:17  %trunc_ln124_2 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %select_ln117_2, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln124_2"/></StgValue>
</operation>

<operation id="1744" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader125.preheader:18  %l2_stripes_2_0_addr = getelementptr [130 x i16]* @l2_stripes_2_0, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="l2_stripes_2_0_addr"/></StgValue>
</operation>

<operation id="1745" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader125.preheader:19  %l2_stripes_2_1_addr = getelementptr [130 x i16]* @l2_stripes_2_1, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="l2_stripes_2_1_addr"/></StgValue>
</operation>

<operation id="1746" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader125.preheader:20  %l2_stripes_2_2_addr = getelementptr [130 x i16]* @l2_stripes_2_2, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="l2_stripes_2_2_addr"/></StgValue>
</operation>

<operation id="1747" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader125.preheader:21  %l2_stripes_2_3_addr = getelementptr [130 x i16]* @l2_stripes_2_3, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="l2_stripes_2_3_addr"/></StgValue>
</operation>

<operation id="1748" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader125.preheader:22  %l2_stripes_2_4_addr = getelementptr [130 x i16]* @l2_stripes_2_4, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="l2_stripes_2_4_addr"/></StgValue>
</operation>

<operation id="1749" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader125.preheader:23  %l2_stripes_2_5_addr = getelementptr [130 x i16]* @l2_stripes_2_5, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="l2_stripes_2_5_addr"/></StgValue>
</operation>

<operation id="1750" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader125.preheader:25  %l2_stripes_3_0_addr = getelementptr [130 x i16]* @l2_stripes_3_0, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="l2_stripes_3_0_addr"/></StgValue>
</operation>

<operation id="1751" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader125.preheader:26  %l2_stripes_3_1_addr = getelementptr [130 x i16]* @l2_stripes_3_1, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="l2_stripes_3_1_addr"/></StgValue>
</operation>

<operation id="1752" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader125.preheader:27  %l2_stripes_3_2_addr = getelementptr [130 x i16]* @l2_stripes_3_2, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="l2_stripes_3_2_addr"/></StgValue>
</operation>

<operation id="1753" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader125.preheader:28  %l2_stripes_3_3_addr = getelementptr [130 x i16]* @l2_stripes_3_3, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="l2_stripes_3_3_addr"/></StgValue>
</operation>

<operation id="1754" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader125.preheader:29  %l2_stripes_3_4_addr = getelementptr [130 x i16]* @l2_stripes_3_4, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="l2_stripes_3_4_addr"/></StgValue>
</operation>

<operation id="1755" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader125.preheader:30  %l2_stripes_3_5_addr = getelementptr [130 x i16]* @l2_stripes_3_5, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="l2_stripes_3_5_addr"/></StgValue>
</operation>

<operation id="1756" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln124" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch1482715:1  store i16 %trunc_ln124_1, i16* %l2_stripes_1_4_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="1757" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln124" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch1482715:2  store i16 %trunc_ln124_2, i16* %l2_stripes_2_4_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="1758" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln124" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch1472714:1  store i16 %trunc_ln124_1, i16* %l2_stripes_1_3_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="1759" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln124" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch1472714:2  store i16 %trunc_ln124_2, i16* %l2_stripes_2_3_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="1760" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln124" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch1462713:1  store i16 %trunc_ln124_1, i16* %l2_stripes_1_2_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="1761" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln124" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch1462713:2  store i16 %trunc_ln124_2, i16* %l2_stripes_2_2_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="1762" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch1452712:1  store i16 %trunc_ln124_1, i16* %l2_stripes_1_1_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="1763" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch1452712:2  store i16 %trunc_ln124_2, i16* %l2_stripes_2_1_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="1764" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch1442711:1  store i16 %trunc_ln124_1, i16* %l2_stripes_1_0_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="1765" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch1442711:2  store i16 %trunc_ln124_2, i16* %l2_stripes_2_0_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="1766" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln124" val="!0"/>
<literal name="trunc_ln124" val="!1"/>
<literal name="trunc_ln124" val="!2"/>
<literal name="trunc_ln124" val="!3"/>
<literal name="trunc_ln124" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch1492716:1  store i16 %trunc_ln124_1, i16* %l2_stripes_1_5_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="1767" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln124" val="!0"/>
<literal name="trunc_ln124" val="!1"/>
<literal name="trunc_ln124" val="!2"/>
<literal name="trunc_ln124" val="!3"/>
<literal name="trunc_ln124" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch1492716:2  store i16 %trunc_ln124_2, i16* %l2_stripes_2_5_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="1768" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="16" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:0  %l2_read_col_offset_l = load i16* @l2_read_col_offset, align 2

]]></Node>
<StgValue><ssdm name="l2_read_col_offset_l"/></StgValue>
</operation>

<operation id="1769" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1  %tmp_233 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %l2_iteration_load, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="1770" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="16" op_0_bw="1">
<![CDATA[
.preheader124.preheader.0.0_ifconv:2  %zext_ln157 = zext i1 %tmp_233 to i16

]]></Node>
<StgValue><ssdm name="zext_ln157"/></StgValue>
</operation>

<operation id="1771" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:3  %local_col_index = add i16 %l2_read_col_offset_l, %zext_ln157

]]></Node>
<StgValue><ssdm name="local_col_index"/></StgValue>
</operation>

<operation id="1772" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="17" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:5  %zext_ln161 = zext i16 %local_col_index to i17

]]></Node>
<StgValue><ssdm name="zext_ln161"/></StgValue>
</operation>

<operation id="1773" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="64" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:14  %zext_ln172 = zext i16 %local_col_index to i64

]]></Node>
<StgValue><ssdm name="zext_ln172"/></StgValue>
</operation>

<operation id="1774" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:29  %l2_stripes_0_0_addr_1 = getelementptr [130 x i16]* @l2_stripes_0_0, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="l2_stripes_0_0_addr_1"/></StgValue>
</operation>

<operation id="1775" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:30  %l2_stripes_0_0_load = load i16* %l2_stripes_0_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_0_load"/></StgValue>
</operation>

<operation id="1776" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:31  %l2_stripes_0_1_addr_1 = getelementptr [130 x i16]* @l2_stripes_0_1, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="l2_stripes_0_1_addr_1"/></StgValue>
</operation>

<operation id="1777" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:32  %l2_stripes_0_1_load = load i16* %l2_stripes_0_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_1_load"/></StgValue>
</operation>

<operation id="1778" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:33  %l2_stripes_0_2_addr_1 = getelementptr [130 x i16]* @l2_stripes_0_2, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="l2_stripes_0_2_addr_1"/></StgValue>
</operation>

<operation id="1779" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:34  %l2_stripes_0_2_load = load i16* %l2_stripes_0_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_2_load"/></StgValue>
</operation>

<operation id="1780" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:35  %l2_stripes_0_3_addr_1 = getelementptr [130 x i16]* @l2_stripes_0_3, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="l2_stripes_0_3_addr_1"/></StgValue>
</operation>

<operation id="1781" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:36  %l2_stripes_0_3_load = load i16* %l2_stripes_0_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_3_load"/></StgValue>
</operation>

<operation id="1782" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:37  %l2_stripes_0_4_addr_1 = getelementptr [130 x i16]* @l2_stripes_0_4, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="l2_stripes_0_4_addr_1"/></StgValue>
</operation>

<operation id="1783" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:38  %l2_stripes_0_4_load = load i16* %l2_stripes_0_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_4_load"/></StgValue>
</operation>

<operation id="1784" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:39  %l2_stripes_0_5_addr_1 = getelementptr [130 x i16]* @l2_stripes_0_5, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="l2_stripes_0_5_addr_1"/></StgValue>
</operation>

<operation id="1785" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:40  %l2_stripes_0_5_load = load i16* %l2_stripes_0_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_5_load"/></StgValue>
</operation>

<operation id="1786" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader124.preheader.0.0_ifconv:149  %add_ln172_1 = add i17 1, %zext_ln161

]]></Node>
<StgValue><ssdm name="add_ln172_1"/></StgValue>
</operation>

<operation id="1787" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="64" op_0_bw="17">
<![CDATA[
.preheader124.preheader.0.0_ifconv:150  %zext_ln172_15 = zext i17 %add_ln172_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln172_15"/></StgValue>
</operation>

<operation id="1788" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:164  %l2_stripes_0_0_addr_2 = getelementptr [130 x i16]* @l2_stripes_0_0, i64 0, i64 %zext_ln172_15

]]></Node>
<StgValue><ssdm name="l2_stripes_0_0_addr_2"/></StgValue>
</operation>

<operation id="1789" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:165  %l2_stripes_0_0_load_1 = load i16* %l2_stripes_0_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_0_load_1"/></StgValue>
</operation>

<operation id="1790" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:166  %l2_stripes_0_1_addr_2 = getelementptr [130 x i16]* @l2_stripes_0_1, i64 0, i64 %zext_ln172_15

]]></Node>
<StgValue><ssdm name="l2_stripes_0_1_addr_2"/></StgValue>
</operation>

<operation id="1791" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:167  %l2_stripes_0_1_load_1 = load i16* %l2_stripes_0_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_1_load_1"/></StgValue>
</operation>

<operation id="1792" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:168  %l2_stripes_0_2_addr_2 = getelementptr [130 x i16]* @l2_stripes_0_2, i64 0, i64 %zext_ln172_15

]]></Node>
<StgValue><ssdm name="l2_stripes_0_2_addr_2"/></StgValue>
</operation>

<operation id="1793" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:169  %l2_stripes_0_2_load_1 = load i16* %l2_stripes_0_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_2_load_1"/></StgValue>
</operation>

<operation id="1794" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:170  %l2_stripes_0_3_addr_2 = getelementptr [130 x i16]* @l2_stripes_0_3, i64 0, i64 %zext_ln172_15

]]></Node>
<StgValue><ssdm name="l2_stripes_0_3_addr_2"/></StgValue>
</operation>

<operation id="1795" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:171  %l2_stripes_0_3_load_1 = load i16* %l2_stripes_0_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_3_load_1"/></StgValue>
</operation>

<operation id="1796" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:172  %l2_stripes_0_4_addr_2 = getelementptr [130 x i16]* @l2_stripes_0_4, i64 0, i64 %zext_ln172_15

]]></Node>
<StgValue><ssdm name="l2_stripes_0_4_addr_2"/></StgValue>
</operation>

<operation id="1797" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:173  %l2_stripes_0_4_load_1 = load i16* %l2_stripes_0_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_4_load_1"/></StgValue>
</operation>

<operation id="1798" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:174  %l2_stripes_0_5_addr_2 = getelementptr [130 x i16]* @l2_stripes_0_5, i64 0, i64 %zext_ln172_15

]]></Node>
<StgValue><ssdm name="l2_stripes_0_5_addr_2"/></StgValue>
</operation>

<operation id="1799" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:175  %l2_stripes_0_5_load_1 = load i16* %l2_stripes_0_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_5_load_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1800" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:15  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln94"/></StgValue>
</operation>

<operation id="1801" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:17  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1802" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:38  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="1803" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:40  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1804" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:42  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="1805" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:44  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1806" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:46  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="1807" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:48  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1808" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:51  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="1809" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:52  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="1810" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:54  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln94"/></StgValue>
</operation>

<operation id="1811" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:56  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1812" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:77  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="1813" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:79  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1814" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:82  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_9)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="1815" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:84  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1816" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:86  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="1817" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:88  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1818" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:91  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_10)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="1819" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:92  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="1820" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:94  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln94"/></StgValue>
</operation>

<operation id="1821" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:96  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1822" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:112  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_12)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="1823" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:114  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1824" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:117  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_14)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="1825" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:119  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1826" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:122  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_15)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="1827" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:124  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1828" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:126  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_16)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="1829" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:127  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_11)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="1830" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:131  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln94"/></StgValue>
</operation>

<operation id="1831" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:133  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1832" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:150  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_18)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="1833" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:152  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1834" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:157  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_20)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="1835" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:159  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1836" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:162  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_21)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="1837" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:164  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1838" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:169  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_22)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="1839" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:170  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_17)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="1840" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:172  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln94"/></StgValue>
</operation>

<operation id="1841" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:174  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1842" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:190  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_24)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="1843" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:192  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1844" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:197  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_26)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="1845" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:199  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1846" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:200  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_27)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="1847" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:202  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1848" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:205  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_28)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="1849" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:206  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_23)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="1850" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:208  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln94"/></StgValue>
</operation>

<operation id="1851" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:210  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1852" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:231  %empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_30)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="1853" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:233  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1854" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:236  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_32)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="1855" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:238  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1856" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:240  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_33)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="1857" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:242  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1858" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:246  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_34)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="1859" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:247  %empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_29)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="1860" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:251  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln94"/></StgValue>
</operation>

<operation id="1861" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:253  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1862" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:276  %empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_36)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="1863" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:278  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1864" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:280  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_38)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="1865" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:282  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1866" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:284  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_39)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="1867" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:286  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1868" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:291  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_40)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="1869" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:292  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_35)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="1870" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:294  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln94"/></StgValue>
</operation>

<operation id="1871" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:296  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1872" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:318  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_42)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="1873" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:320  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1874" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:323  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_44)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="1875" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:325  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1876" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:328  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_45)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="1877" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:330  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1878" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:332  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_46)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="1879" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:333  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_41)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="1880" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:335  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln94"/></StgValue>
</operation>

<operation id="1881" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:337  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1882" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:360  %empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_48)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="1883" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:362  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1884" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:364  %empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_50)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="1885" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:366  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1886" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:369  %empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_51)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="1887" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:371  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1888" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:373  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_52)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="1889" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:374  %empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_47)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="1890" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:383  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln94"/></StgValue>
</operation>

<operation id="1891" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:385  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1892" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:394  %empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_54)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="1893" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:396  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1894" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:398  %empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_56)

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="1895" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:400  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1896" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:403  %empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_57)

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="1897" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:405  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1898" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:408  %empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_58)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="1899" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:409  %empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_53)

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="1900" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:411  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln94"/></StgValue>
</operation>

<operation id="1901" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:413  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1902" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:418  %empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_60)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="1903" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:420  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1904" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:428  %empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_62)

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="1905" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:430  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1906" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:437  %empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_63)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="1907" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:439  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1908" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:441  %empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_64)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="1909" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:442  %empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_59)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="1910" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:444  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln94"/></StgValue>
</operation>

<operation id="1911" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:446  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1912" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:453  %empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_66)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="1913" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:455  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1914" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:462  %empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_68)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="1915" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:464  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1916" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:465  %empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_69)

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="1917" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:467  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1918" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:469  %empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_70)

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="1919" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:470  %empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_65)

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="1920" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:472  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln94"/></StgValue>
</operation>

<operation id="1921" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:474  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1922" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:483  %empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_72)

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="1923" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:485  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1924" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:488  %empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_74)

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="1925" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:490  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1926" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:493  %empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_75)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="1927" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:495  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1928" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:498  %empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_76)

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="1929" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:499  %empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_71)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="1930" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:501  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln94"/></StgValue>
</operation>

<operation id="1931" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:503  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1932" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:507  %empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_78)

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="1933" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:509  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1934" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:516  %empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_80)

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="1935" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:518  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1936" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:519  %empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_81)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="1937" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:521  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1938" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:528  %empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_82)

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="1939" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:529  %empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_77)

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="1940" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:531  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln94"/></StgValue>
</operation>

<operation id="1941" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:533  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1942" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:540  %empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_84)

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="1943" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:542  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1944" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:549  %empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_86)

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="1945" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:551  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1946" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:552  %empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_87)

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="1947" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:554  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1948" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:559  %empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_88)

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="1949" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:560  %empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_83)

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="1950" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:562  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln94"/></StgValue>
</operation>

<operation id="1951" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:564  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1952" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:569  %empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_90)

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="1953" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:571  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1954" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:579  %empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_92)

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="1955" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:581  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1956" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:583  %empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_93)

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="1957" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:585  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1958" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:586  %empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_94)

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="1959" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:587  %empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_89)

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="1960" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:589  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln94"/></StgValue>
</operation>

<operation id="1961" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:591  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1962" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:598  %empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_96)

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="1963" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:600  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1964" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:603  %empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_98)

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="1965" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:605  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1966" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:608  %empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_99)

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="1967" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:610  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1968" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:612  %empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_100)

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="1969" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:613  %empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_95)

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="1970" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:615  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln94"/></StgValue>
</operation>

<operation id="1971" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:617  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1972" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:622  %empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_102)

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="1973" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:624  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1974" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:627  %empty_94 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_104)

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="1975" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:629  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1976" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:637  %empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_105)

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="1977" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:639  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1978" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:640  %empty_96 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_106)

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="1979" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:641  %empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_101)

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="1980" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:651  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln94"/></StgValue>
</operation>

<operation id="1981" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:653  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1982" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:660  %empty_98 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_108)

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="1983" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:662  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1984" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:664  %empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_110)

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="1985" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:666  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1986" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:668  %empty_100 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_111)

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="1987" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:670  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1988" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:678  %empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_112)

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="1989" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:679  %empty_102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_107)

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="1990" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:681  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln94"/></StgValue>
</operation>

<operation id="1991" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:683  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1992" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:688  %empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_114)

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="1993" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:690  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1994" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:692  %empty_104 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_116)

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="1995" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:694  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1996" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:697  %empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_117)

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="1997" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:699  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="1998" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:701  %empty_106 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_118)

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="1999" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:702  %empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_113)

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="2000" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:704  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln94"/></StgValue>
</operation>

<operation id="2001" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:706  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="2002" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:712  %empty_108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_120)

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="2003" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:714  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="2004" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:717  %empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_122)

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="2005" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:719  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="2006" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:726  %empty_110 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_123)

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="2007" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:728  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="2008" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:735  %empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_124)

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="2009" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:736  %empty_112 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_119)

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="2010" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:738  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln94"/></StgValue>
</operation>

<operation id="2011" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:740  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="2012" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:744  %empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_126)

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="2013" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:746  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="2014" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:755  %empty_114 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_128)

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="2015" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:757  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="2016" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:759  %empty_115 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_129)

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="2017" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:761  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="2018" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:764  %empty_116 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_130)

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="2019" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:765  %empty_117 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_125)

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="2020" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:767  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln94"/></StgValue>
</operation>

<operation id="2021" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:769  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="2022" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:773  %empty_118 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_132)

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="2023" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:775  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="2024" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:777  %empty_119 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_134)

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="2025" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:779  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="2026" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:788  %empty_120 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_135)

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="2027" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:790  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="2028" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:797  %empty_121 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_136)

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="2029" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:798  %empty_122 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_131)

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="2030" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:800  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln94"/></StgValue>
</operation>

<operation id="2031" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:802  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="2032" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:810  %empty_123 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_138)

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="2033" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:812  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="2034" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:813  %empty_124 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_140)

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="2035" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:815  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="2036" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:822  %empty_125 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_141)

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="2037" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:824  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="2038" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:825  %empty_126 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_142)

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="2039" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:826  %empty_127 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_137)

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="2040" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:828  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln94"/></StgValue>
</operation>

<operation id="2041" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:830  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="2042" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:839  %empty_128 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_144)

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="2043" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:841  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="2044" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:844  %empty_129 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_146)

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="2045" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:846  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="2046" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:849  %empty_130 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_147)

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="2047" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:851  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="2048" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:853  %empty_131 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_148)

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="2049" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:854  %empty_132 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_143)

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="2050" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:856  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln94"/></StgValue>
</operation>

<operation id="2051" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:858  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="2052" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:864  %empty_133 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_150)

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="2053" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:866  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="2054" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:868  %empty_134 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_152)

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="2055" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:870  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="2056" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:872  %empty_135 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_153)

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="2057" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:874  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="2058" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:877  %empty_136 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_154)

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="2059" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:878  %empty_137 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_149)

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="2060" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:880  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln94"/></StgValue>
</operation>

<operation id="2061" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:882  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="2062" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:889  %empty_138 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_156)

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="2063" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:891  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="2064" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:892  %empty_139 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_158)

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="2065" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:894  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="2066" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:896  %empty_140 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_159)

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="2067" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:898  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln97"/></StgValue>
</operation>

<operation id="2068" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:901  %empty_141 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_160)

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="2069" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:902  %empty_142 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_155)

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="2070" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:904  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln106"/></StgValue>
</operation>

<operation id="2071" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:906  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln109"/></StgValue>
</operation>

<operation id="2072" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:907  %empty_143 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_162)

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="2073" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:909  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln109"/></StgValue>
</operation>

<operation id="2074" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:910  %empty_144 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_163)

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="2075" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:912  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln109"/></StgValue>
</operation>

<operation id="2076" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:913  %empty_145 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_164)

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="2077" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:915  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln109"/></StgValue>
</operation>

<operation id="2078" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:916  %empty_146 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_165)

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="2079" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:917  %empty_147 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_161)

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="2080" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:919  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln106"/></StgValue>
</operation>

<operation id="2081" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:921  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln109"/></StgValue>
</operation>

<operation id="2082" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:922  %empty_148 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_167)

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="2083" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:924  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln109"/></StgValue>
</operation>

<operation id="2084" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:925  %empty_149 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_168)

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="2085" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:927  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln109"/></StgValue>
</operation>

<operation id="2086" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:928  %empty_150 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_169)

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="2087" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:930  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln109"/></StgValue>
</operation>

<operation id="2088" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:931  %empty_151 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_170)

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="2089" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:932  %empty_152 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_166)

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="2090" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:934  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln106"/></StgValue>
</operation>

<operation id="2091" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:936  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln109"/></StgValue>
</operation>

<operation id="2092" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:987  %empty_153 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_172)

]]></Node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>

<operation id="2093" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:989  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln109"/></StgValue>
</operation>

<operation id="2094" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:1037  %empty_154 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_173)

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="2095" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:1039  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln109"/></StgValue>
</operation>

<operation id="2096" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:1083  %empty_155 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_174)

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>

<operation id="2097" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1_begin:1085  call void (...)* @_ssdm_op_SpecLatency(i32 5, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln109"/></StgValue>
</operation>

<operation id="2098" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="19" op_0_bw="18">
<![CDATA[
hls_label_1_begin:1109  %sext_ln110_57 = sext i18 %add_ln110_91 to i19

]]></Node>
<StgValue><ssdm name="sext_ln110_57"/></StgValue>
</operation>

<operation id="2099" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="19" op_0_bw="17">
<![CDATA[
hls_label_1_begin:1133  %sext_ln110_66 = sext i17 %add_ln110_105 to i19

]]></Node>
<StgValue><ssdm name="sext_ln110_66"/></StgValue>
</operation>

<operation id="2100" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
hls_label_1_begin:1134  %add_ln110_7 = add i19 %sext_ln110_57, %sext_ln110_66

]]></Node>
<StgValue><ssdm name="add_ln110_7"/></StgValue>
</operation>

<operation id="2101" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="32" op_0_bw="19">
<![CDATA[
hls_label_1_begin:1135  %sext_ln110_67 = sext i19 %add_ln110_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln110_67"/></StgValue>
</operation>

<operation id="2102" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:1136  %empty_156 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_175)

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="2103" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_begin:1137  %empty_157 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_171)

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="2104" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="32" op_0_bw="32">
<![CDATA[
hls_label_1_begin:1147  %l1_maxes_3_load = load i32* @l1_maxes_3, align 4

]]></Node>
<StgValue><ssdm name="l1_maxes_3_load"/></StgValue>
</operation>

<operation id="2105" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:1148  %icmp_ln117_3 = icmp sgt i32 %sext_ln110_67, %l1_maxes_3_load

]]></Node>
<StgValue><ssdm name="icmp_ln117_3"/></StgValue>
</operation>

<operation id="2106" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1_begin:1149  %select_ln117_3 = select i1 %icmp_ln117_3, i32 %sext_ln110_67, i32 %l1_maxes_3_load

]]></Node>
<StgValue><ssdm name="select_ln117_3"/></StgValue>
</operation>

<operation id="2107" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_1_begin:1151  br i1 %icmp_ln120, label %.preheader125.preheader, label %mergeST11

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="2108" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader125.preheader:24  %trunc_ln124_3 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %select_ln117_3, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln124_3"/></StgValue>
</operation>

<operation id="2109" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
.preheader125.preheader:31  switch i3 %trunc_ln124, label %branch1492716 [
    i3 0, label %branch1442711
    i3 1, label %branch1452712
    i3 2, label %branch1462713
    i3 3, label %branch1472714
    i3 -4, label %branch1482715
  ]

]]></Node>
<StgValue><ssdm name="switch_ln124"/></StgValue>
</operation>

<operation id="2110" st_id="17" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln124" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch1482715:3  store i16 %trunc_ln124_3, i16* %l2_stripes_3_4_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="2111" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln124" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="0" op_0_bw="0">
<![CDATA[
branch1482715:4  br label %.preheader125.preheader2710297132353499_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2112" st_id="17" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln124" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch1472714:3  store i16 %trunc_ln124_3, i16* %l2_stripes_3_3_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="2113" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln124" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="0" op_0_bw="0">
<![CDATA[
branch1472714:4  br label %.preheader125.preheader2710297132353499_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2114" st_id="17" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln124" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch1462713:3  store i16 %trunc_ln124_3, i16* %l2_stripes_3_2_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="2115" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln124" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="0" op_0_bw="0">
<![CDATA[
branch1462713:4  br label %.preheader125.preheader2710297132353499_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2116" st_id="17" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch1452712:3  store i16 %trunc_ln124_3, i16* %l2_stripes_3_1_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="2117" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="0" op_0_bw="0">
<![CDATA[
branch1452712:4  br label %.preheader125.preheader2710297132353499_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2118" st_id="17" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch1442711:3  store i16 %trunc_ln124_3, i16* %l2_stripes_3_0_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="2119" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="0" op_0_bw="0">
<![CDATA[
branch1442711:4  br label %.preheader125.preheader2710297132353499_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2120" st_id="17" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln124" val="!0"/>
<literal name="trunc_ln124" val="!1"/>
<literal name="trunc_ln124" val="!2"/>
<literal name="trunc_ln124" val="!3"/>
<literal name="trunc_ln124" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch1492716:3  store i16 %trunc_ln124_3, i16* %l2_stripes_3_5_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="2121" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln124" val="!0"/>
<literal name="trunc_ln124" val="!1"/>
<literal name="trunc_ln124" val="!2"/>
<literal name="trunc_ln124" val="!3"/>
<literal name="trunc_ln124" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="0" op_0_bw="0">
<![CDATA[
branch1492716:4  br label %.preheader125.preheader2710297132353499_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2122" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader125.preheader2710297132353499_ifconv:0  %add_ln128 = add i16 %l2_write_col_offset_s, 1

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="2123" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader125.preheader2710297132353499_ifconv:1  %icmp_ln129 = icmp eq i16 %add_ln128, 129

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="2124" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader125.preheader2710297132353499_ifconv:2  %add_ln132 = add i8 %l2_write_row_offset_2, 1

]]></Node>
<StgValue><ssdm name="add_ln132"/></StgValue>
</operation>

<operation id="2125" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader125.preheader2710297132353499_ifconv:3  %icmp_ln133 = icmp eq i8 %add_ln132, 6

]]></Node>
<StgValue><ssdm name="icmp_ln133"/></StgValue>
</operation>

<operation id="2126" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader125.preheader2710297132353499_ifconv:4  %select_ln133 = select i1 %icmp_ln133, i8 0, i8 %add_ln132

]]></Node>
<StgValue><ssdm name="select_ln133"/></StgValue>
</operation>

<operation id="2127" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader125.preheader2710297132353499_ifconv:5  %select_ln129 = select i1 %icmp_ln129, i8 %select_ln133, i8 %l2_write_row_offset_2

]]></Node>
<StgValue><ssdm name="select_ln129"/></StgValue>
</operation>

<operation id="2128" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader125.preheader2710297132353499_ifconv:6  %select_ln129_1 = select i1 %icmp_ln129, i16 1, i16 %add_ln128

]]></Node>
<StgValue><ssdm name="select_ln129_1"/></StgValue>
</operation>

<operation id="2129" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader125.preheader2710297132353499_ifconv:7  %add_ln139 = add i16 %l1_read_col_offset_l, 2

]]></Node>
<StgValue><ssdm name="add_ln139"/></StgValue>
</operation>

<operation id="2130" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader125.preheader2710297132353499_ifconv:8  %icmp_ln140 = icmp eq i16 %add_ln139, 256

]]></Node>
<StgValue><ssdm name="icmp_ln140"/></StgValue>
</operation>

<operation id="2131" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader125.preheader2710297132353499_ifconv:9  store i16 %select_ln129_1, i16* @l2_write_col_offset, align 2

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="2132" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader125.preheader2710297132353499_ifconv:10  %add_ln143 = add i8 %l1_read_row_offset_l_1, 2

]]></Node>
<StgValue><ssdm name="add_ln143"/></StgValue>
</operation>

<operation id="2133" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader125.preheader2710297132353499_ifconv:11  %icmp_ln144 = icmp eq i8 %add_ln143, 6

]]></Node>
<StgValue><ssdm name="icmp_ln144"/></StgValue>
</operation>

<operation id="2134" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader125.preheader2710297132353499_ifconv:12  %select_ln144 = select i1 %icmp_ln144, i8 0, i8 %add_ln143

]]></Node>
<StgValue><ssdm name="select_ln144"/></StgValue>
</operation>

<operation id="2135" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader125.preheader2710297132353499_ifconv:13  %select_ln140 = select i1 %icmp_ln140, i16 0, i16 %add_ln139

]]></Node>
<StgValue><ssdm name="select_ln140"/></StgValue>
</operation>

<operation id="2136" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader125.preheader2710297132353499_ifconv:14  %select_ln140_1 = select i1 %icmp_ln140, i8 %select_ln144, i8 %l1_read_row_offset_l_1

]]></Node>
<StgValue><ssdm name="select_ln140_1"/></StgValue>
</operation>

<operation id="2137" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader125.preheader2710297132353499_ifconv:15  store i16 %select_ln140, i16* @l1_read_col_offset, align 2

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2138" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="0" op_0_bw="0">
<![CDATA[
.preheader125.preheader2710297132353499_ifconv:16  br label %mergeST11

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2139" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:16  %l2_stripes_2_0_addr_1 = getelementptr [130 x i16]* @l2_stripes_2_0, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="l2_stripes_2_0_addr_1"/></StgValue>
</operation>

<operation id="2140" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:17  %l2_stripes_2_0_load = load i16* %l2_stripes_2_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_0_load"/></StgValue>
</operation>

<operation id="2141" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:18  %l2_stripes_2_1_addr_1 = getelementptr [130 x i16]* @l2_stripes_2_1, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="l2_stripes_2_1_addr_1"/></StgValue>
</operation>

<operation id="2142" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:19  %l2_stripes_2_1_load = load i16* %l2_stripes_2_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_1_load"/></StgValue>
</operation>

<operation id="2143" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:20  %l2_stripes_2_2_addr_1 = getelementptr [130 x i16]* @l2_stripes_2_2, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="l2_stripes_2_2_addr_1"/></StgValue>
</operation>

<operation id="2144" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:21  %l2_stripes_2_2_load = load i16* %l2_stripes_2_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_2_load"/></StgValue>
</operation>

<operation id="2145" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:22  %l2_stripes_2_3_addr_1 = getelementptr [130 x i16]* @l2_stripes_2_3, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="l2_stripes_2_3_addr_1"/></StgValue>
</operation>

<operation id="2146" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:23  %l2_stripes_2_3_load = load i16* %l2_stripes_2_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_3_load"/></StgValue>
</operation>

<operation id="2147" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:24  %l2_stripes_2_4_addr_1 = getelementptr [130 x i16]* @l2_stripes_2_4, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="l2_stripes_2_4_addr_1"/></StgValue>
</operation>

<operation id="2148" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:25  %l2_stripes_2_4_load = load i16* %l2_stripes_2_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_4_load"/></StgValue>
</operation>

<operation id="2149" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:26  %l2_stripes_2_5_addr_1 = getelementptr [130 x i16]* @l2_stripes_2_5, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="l2_stripes_2_5_addr_1"/></StgValue>
</operation>

<operation id="2150" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:27  %l2_stripes_2_5_load = load i16* %l2_stripes_2_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_5_load"/></StgValue>
</operation>

<operation id="2151" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:30  %l2_stripes_0_0_load = load i16* %l2_stripes_0_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_0_load"/></StgValue>
</operation>

<operation id="2152" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:32  %l2_stripes_0_1_load = load i16* %l2_stripes_0_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_1_load"/></StgValue>
</operation>

<operation id="2153" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:34  %l2_stripes_0_2_load = load i16* %l2_stripes_0_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_2_load"/></StgValue>
</operation>

<operation id="2154" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:36  %l2_stripes_0_3_load = load i16* %l2_stripes_0_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_3_load"/></StgValue>
</operation>

<operation id="2155" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:38  %l2_stripes_0_4_load = load i16* %l2_stripes_0_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_4_load"/></StgValue>
</operation>

<operation id="2156" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:40  %l2_stripes_0_5_load = load i16* %l2_stripes_0_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_5_load"/></StgValue>
</operation>

<operation id="2157" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:99  %l2_stripes_1_0_addr_1 = getelementptr [130 x i16]* @l2_stripes_1_0, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="l2_stripes_1_0_addr_1"/></StgValue>
</operation>

<operation id="2158" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:100  %l2_stripes_1_0_load = load i16* %l2_stripes_1_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_0_load"/></StgValue>
</operation>

<operation id="2159" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:101  %l2_stripes_1_1_addr_1 = getelementptr [130 x i16]* @l2_stripes_1_1, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="l2_stripes_1_1_addr_1"/></StgValue>
</operation>

<operation id="2160" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:102  %l2_stripes_1_1_load = load i16* %l2_stripes_1_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_1_load"/></StgValue>
</operation>

<operation id="2161" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:103  %l2_stripes_1_2_addr_1 = getelementptr [130 x i16]* @l2_stripes_1_2, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="l2_stripes_1_2_addr_1"/></StgValue>
</operation>

<operation id="2162" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:104  %l2_stripes_1_2_load = load i16* %l2_stripes_1_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_2_load"/></StgValue>
</operation>

<operation id="2163" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:105  %l2_stripes_1_3_addr_1 = getelementptr [130 x i16]* @l2_stripes_1_3, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="l2_stripes_1_3_addr_1"/></StgValue>
</operation>

<operation id="2164" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:106  %l2_stripes_1_3_load = load i16* %l2_stripes_1_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_3_load"/></StgValue>
</operation>

<operation id="2165" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:107  %l2_stripes_1_4_addr_1 = getelementptr [130 x i16]* @l2_stripes_1_4, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="l2_stripes_1_4_addr_1"/></StgValue>
</operation>

<operation id="2166" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:108  %l2_stripes_1_4_load = load i16* %l2_stripes_1_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_4_load"/></StgValue>
</operation>

<operation id="2167" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:109  %l2_stripes_1_5_addr_1 = getelementptr [130 x i16]* @l2_stripes_1_5, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="l2_stripes_1_5_addr_1"/></StgValue>
</operation>

<operation id="2168" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:110  %l2_stripes_1_5_load = load i16* %l2_stripes_1_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_5_load"/></StgValue>
</operation>

<operation id="2169" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:151  %l2_stripes_2_0_addr_2 = getelementptr [130 x i16]* @l2_stripes_2_0, i64 0, i64 %zext_ln172_15

]]></Node>
<StgValue><ssdm name="l2_stripes_2_0_addr_2"/></StgValue>
</operation>

<operation id="2170" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:152  %l2_stripes_2_0_load_1 = load i16* %l2_stripes_2_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_0_load_1"/></StgValue>
</operation>

<operation id="2171" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:153  %l2_stripes_2_1_addr_2 = getelementptr [130 x i16]* @l2_stripes_2_1, i64 0, i64 %zext_ln172_15

]]></Node>
<StgValue><ssdm name="l2_stripes_2_1_addr_2"/></StgValue>
</operation>

<operation id="2172" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:154  %l2_stripes_2_1_load_1 = load i16* %l2_stripes_2_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_1_load_1"/></StgValue>
</operation>

<operation id="2173" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:155  %l2_stripes_2_2_addr_2 = getelementptr [130 x i16]* @l2_stripes_2_2, i64 0, i64 %zext_ln172_15

]]></Node>
<StgValue><ssdm name="l2_stripes_2_2_addr_2"/></StgValue>
</operation>

<operation id="2174" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:156  %l2_stripes_2_2_load_1 = load i16* %l2_stripes_2_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_2_load_1"/></StgValue>
</operation>

<operation id="2175" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:157  %l2_stripes_2_3_addr_2 = getelementptr [130 x i16]* @l2_stripes_2_3, i64 0, i64 %zext_ln172_15

]]></Node>
<StgValue><ssdm name="l2_stripes_2_3_addr_2"/></StgValue>
</operation>

<operation id="2176" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:158  %l2_stripes_2_3_load_1 = load i16* %l2_stripes_2_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_3_load_1"/></StgValue>
</operation>

<operation id="2177" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:159  %l2_stripes_2_4_addr_2 = getelementptr [130 x i16]* @l2_stripes_2_4, i64 0, i64 %zext_ln172_15

]]></Node>
<StgValue><ssdm name="l2_stripes_2_4_addr_2"/></StgValue>
</operation>

<operation id="2178" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:160  %l2_stripes_2_4_load_1 = load i16* %l2_stripes_2_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_4_load_1"/></StgValue>
</operation>

<operation id="2179" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:161  %l2_stripes_2_5_addr_2 = getelementptr [130 x i16]* @l2_stripes_2_5, i64 0, i64 %zext_ln172_15

]]></Node>
<StgValue><ssdm name="l2_stripes_2_5_addr_2"/></StgValue>
</operation>

<operation id="2180" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:162  %l2_stripes_2_5_load_1 = load i16* %l2_stripes_2_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_5_load_1"/></StgValue>
</operation>

<operation id="2181" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:165  %l2_stripes_0_0_load_1 = load i16* %l2_stripes_0_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_0_load_1"/></StgValue>
</operation>

<operation id="2182" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:167  %l2_stripes_0_1_load_1 = load i16* %l2_stripes_0_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_1_load_1"/></StgValue>
</operation>

<operation id="2183" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:169  %l2_stripes_0_2_load_1 = load i16* %l2_stripes_0_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_2_load_1"/></StgValue>
</operation>

<operation id="2184" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:171  %l2_stripes_0_3_load_1 = load i16* %l2_stripes_0_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_3_load_1"/></StgValue>
</operation>

<operation id="2185" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:173  %l2_stripes_0_4_load_1 = load i16* %l2_stripes_0_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_4_load_1"/></StgValue>
</operation>

<operation id="2186" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:175  %l2_stripes_0_5_load_1 = load i16* %l2_stripes_0_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_5_load_1"/></StgValue>
</operation>

<operation id="2187" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader124.preheader.0.0_ifconv:267  %add_ln172_3 = add i17 2, %zext_ln161

]]></Node>
<StgValue><ssdm name="add_ln172_3"/></StgValue>
</operation>

<operation id="2188" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="64" op_0_bw="17">
<![CDATA[
.preheader124.preheader.0.0_ifconv:268  %zext_ln172_28 = zext i17 %add_ln172_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln172_28"/></StgValue>
</operation>

<operation id="2189" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:283  %l2_stripes_0_0_addr_3 = getelementptr [130 x i16]* @l2_stripes_0_0, i64 0, i64 %zext_ln172_28

]]></Node>
<StgValue><ssdm name="l2_stripes_0_0_addr_3"/></StgValue>
</operation>

<operation id="2190" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:284  %l2_stripes_0_0_load_2 = load i16* %l2_stripes_0_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_0_load_2"/></StgValue>
</operation>

<operation id="2191" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:285  %l2_stripes_0_1_addr_3 = getelementptr [130 x i16]* @l2_stripes_0_1, i64 0, i64 %zext_ln172_28

]]></Node>
<StgValue><ssdm name="l2_stripes_0_1_addr_3"/></StgValue>
</operation>

<operation id="2192" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:286  %l2_stripes_0_1_load_2 = load i16* %l2_stripes_0_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_1_load_2"/></StgValue>
</operation>

<operation id="2193" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:287  %l2_stripes_0_2_addr_3 = getelementptr [130 x i16]* @l2_stripes_0_2, i64 0, i64 %zext_ln172_28

]]></Node>
<StgValue><ssdm name="l2_stripes_0_2_addr_3"/></StgValue>
</operation>

<operation id="2194" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:288  %l2_stripes_0_2_load_2 = load i16* %l2_stripes_0_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_2_load_2"/></StgValue>
</operation>

<operation id="2195" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:289  %l2_stripes_0_3_addr_3 = getelementptr [130 x i16]* @l2_stripes_0_3, i64 0, i64 %zext_ln172_28

]]></Node>
<StgValue><ssdm name="l2_stripes_0_3_addr_3"/></StgValue>
</operation>

<operation id="2196" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:290  %l2_stripes_0_3_load_2 = load i16* %l2_stripes_0_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_3_load_2"/></StgValue>
</operation>

<operation id="2197" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:291  %l2_stripes_0_4_addr_3 = getelementptr [130 x i16]* @l2_stripes_0_4, i64 0, i64 %zext_ln172_28

]]></Node>
<StgValue><ssdm name="l2_stripes_0_4_addr_3"/></StgValue>
</operation>

<operation id="2198" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:292  %l2_stripes_0_4_load_2 = load i16* %l2_stripes_0_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_4_load_2"/></StgValue>
</operation>

<operation id="2199" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:293  %l2_stripes_0_5_addr_3 = getelementptr [130 x i16]* @l2_stripes_0_5, i64 0, i64 %zext_ln172_28

]]></Node>
<StgValue><ssdm name="l2_stripes_0_5_addr_3"/></StgValue>
</operation>

<operation id="2200" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:294  %l2_stripes_0_5_load_2 = load i16* %l2_stripes_0_5_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_5_load_2"/></StgValue>
</operation>

<operation id="2201" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:339  %l2_stripes_1_0_addr_3 = getelementptr [130 x i16]* @l2_stripes_1_0, i64 0, i64 %zext_ln172_28

]]></Node>
<StgValue><ssdm name="l2_stripes_1_0_addr_3"/></StgValue>
</operation>

<operation id="2202" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:340  %l2_stripes_1_0_load_2 = load i16* %l2_stripes_1_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_0_load_2"/></StgValue>
</operation>

<operation id="2203" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:341  %l2_stripes_1_1_addr_3 = getelementptr [130 x i16]* @l2_stripes_1_1, i64 0, i64 %zext_ln172_28

]]></Node>
<StgValue><ssdm name="l2_stripes_1_1_addr_3"/></StgValue>
</operation>

<operation id="2204" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:342  %l2_stripes_1_1_load_2 = load i16* %l2_stripes_1_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_1_load_2"/></StgValue>
</operation>

<operation id="2205" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:343  %l2_stripes_1_2_addr_3 = getelementptr [130 x i16]* @l2_stripes_1_2, i64 0, i64 %zext_ln172_28

]]></Node>
<StgValue><ssdm name="l2_stripes_1_2_addr_3"/></StgValue>
</operation>

<operation id="2206" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:344  %l2_stripes_1_2_load_2 = load i16* %l2_stripes_1_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_2_load_2"/></StgValue>
</operation>

<operation id="2207" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:345  %l2_stripes_1_3_addr_3 = getelementptr [130 x i16]* @l2_stripes_1_3, i64 0, i64 %zext_ln172_28

]]></Node>
<StgValue><ssdm name="l2_stripes_1_3_addr_3"/></StgValue>
</operation>

<operation id="2208" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:346  %l2_stripes_1_3_load_2 = load i16* %l2_stripes_1_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_3_load_2"/></StgValue>
</operation>

<operation id="2209" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:347  %l2_stripes_1_4_addr_3 = getelementptr [130 x i16]* @l2_stripes_1_4, i64 0, i64 %zext_ln172_28

]]></Node>
<StgValue><ssdm name="l2_stripes_1_4_addr_3"/></StgValue>
</operation>

<operation id="2210" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:348  %l2_stripes_1_4_load_2 = load i16* %l2_stripes_1_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_4_load_2"/></StgValue>
</operation>

<operation id="2211" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:349  %l2_stripes_1_5_addr_3 = getelementptr [130 x i16]* @l2_stripes_1_5, i64 0, i64 %zext_ln172_28

]]></Node>
<StgValue><ssdm name="l2_stripes_1_5_addr_3"/></StgValue>
</operation>

<operation id="2212" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:350  %l2_stripes_1_5_load_2 = load i16* %l2_stripes_1_5_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_5_load_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="2213" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
mergeST11:0  %l1_read_row_offset_f_1 = phi i1 [ %icmp_ln140, %.preheader125.preheader2710297132353499_ifconv ], [ false, %hls_label_1_begin ]

]]></Node>
<StgValue><ssdm name="l1_read_row_offset_f_1"/></StgValue>
</operation>

<operation id="2214" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
mergeST11:1  %l1_read_row_offset_l_2 = phi i8 [ %select_ln140_1, %.preheader125.preheader2710297132353499_ifconv ], [ %l1_read_row_offset_l_1, %hls_label_1_begin ]

]]></Node>
<StgValue><ssdm name="l1_read_row_offset_l_2"/></StgValue>
</operation>

<operation id="2215" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
mergeST11:2  %l1_maxes_0_new_0 = phi i32 [ 0, %.preheader125.preheader2710297132353499_ifconv ], [ %select_ln117, %hls_label_1_begin ]

]]></Node>
<StgValue><ssdm name="l1_maxes_0_new_0"/></StgValue>
</operation>

<operation id="2216" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
mergeST11:3  %l1_maxes_1_new_0 = phi i32 [ 0, %.preheader125.preheader2710297132353499_ifconv ], [ %select_ln117_1, %hls_label_1_begin ]

]]></Node>
<StgValue><ssdm name="l1_maxes_1_new_0"/></StgValue>
</operation>

<operation id="2217" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
mergeST11:4  %l1_maxes_2_new_0 = phi i32 [ 0, %.preheader125.preheader2710297132353499_ifconv ], [ %select_ln117_2, %hls_label_1_begin ]

]]></Node>
<StgValue><ssdm name="l1_maxes_2_new_0"/></StgValue>
</operation>

<operation id="2218" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
mergeST11:5  %l1_maxes_3_new_0 = phi i32 [ 0, %.preheader125.preheader2710297132353499_ifconv ], [ %select_ln117_3, %hls_label_1_begin ]

]]></Node>
<StgValue><ssdm name="l1_maxes_3_new_0"/></StgValue>
</operation>

<operation id="2219" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
mergeST11:6  %l2_write_row_offset_3 = phi i1 [ %icmp_ln129, %.preheader125.preheader2710297132353499_ifconv ], [ false, %hls_label_1_begin ]

]]></Node>
<StgValue><ssdm name="l2_write_row_offset_3"/></StgValue>
</operation>

<operation id="2220" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
mergeST11:7  %l2_write_row_offset_4 = phi i8 [ %select_ln129, %.preheader125.preheader2710297132353499_ifconv ], [ %l2_write_row_offset_2, %hls_label_1_begin ]

]]></Node>
<StgValue><ssdm name="l2_write_row_offset_4"/></StgValue>
</operation>

<operation id="2221" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST11:8  store i32 %l1_maxes_3_new_0, i32* @l1_maxes_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="2222" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST11:9  store i32 %l1_maxes_2_new_0, i32* @l1_maxes_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="2223" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST11:10  store i32 %l1_maxes_1_new_0, i32* @l1_maxes_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="2224" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST11:11  store i32 %l1_maxes_0_new_0, i32* @l1_maxes_0, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="2225" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="0" op_0_bw="0">
<![CDATA[
mergeST11:12  br label %._crit_edge176

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="2226" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge176:11  %l2_read_row_offset_l = load i8* @l2_read_row_offset, align 1

]]></Node>
<StgValue><ssdm name="l2_read_row_offset_l"/></StgValue>
</operation>

<operation id="2227" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:4  %tmp_234 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %l2_iteration_load, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="2228" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="8" op_0_bw="1">
<![CDATA[
.preheader124.preheader.0.0_ifconv:6  %zext_ln161_1 = zext i1 %tmp_234 to i8

]]></Node>
<StgValue><ssdm name="zext_ln161_1"/></StgValue>
</operation>

<operation id="2229" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="3" op_0_bw="8">
<![CDATA[
.preheader124.preheader.0.0_ifconv:7  %trunc_ln161 = trunc i8 %l2_read_row_offset_l to i3

]]></Node>
<StgValue><ssdm name="trunc_ln161"/></StgValue>
</operation>

<operation id="2230" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="3" op_0_bw="1">
<![CDATA[
.preheader124.preheader.0.0_ifconv:8  %zext_ln161_2 = zext i1 %tmp_234 to i3

]]></Node>
<StgValue><ssdm name="zext_ln161_2"/></StgValue>
</operation>

<operation id="2231" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader124.preheader.0.0_ifconv:9  %add_ln161 = add i8 %l2_read_row_offset_l, %zext_ln161_1

]]></Node>
<StgValue><ssdm name="add_ln161"/></StgValue>
</operation>

<operation id="2232" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader124.preheader.0.0_ifconv:10  %icmp_ln162 = icmp ugt i8 %add_ln161, 5

]]></Node>
<StgValue><ssdm name="icmp_ln162"/></StgValue>
</operation>

<operation id="2233" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:11  %add_ln164 = add i3 %zext_ln161_2, %trunc_ln161

]]></Node>
<StgValue><ssdm name="add_ln164"/></StgValue>
</operation>

<operation id="2234" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:12  %add_ln162 = add i3 2, %add_ln164

]]></Node>
<StgValue><ssdm name="add_ln162"/></StgValue>
</operation>

<operation id="2235" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:13  %select_ln162 = select i1 %icmp_ln162, i3 %add_ln162, i3 %add_ln164

]]></Node>
<StgValue><ssdm name="select_ln162"/></StgValue>
</operation>

<operation id="2236" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:17  %l2_stripes_2_0_load = load i16* %l2_stripes_2_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_0_load"/></StgValue>
</operation>

<operation id="2237" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:19  %l2_stripes_2_1_load = load i16* %l2_stripes_2_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_1_load"/></StgValue>
</operation>

<operation id="2238" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:21  %l2_stripes_2_2_load = load i16* %l2_stripes_2_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_2_load"/></StgValue>
</operation>

<operation id="2239" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:23  %l2_stripes_2_3_load = load i16* %l2_stripes_2_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_3_load"/></StgValue>
</operation>

<operation id="2240" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:25  %l2_stripes_2_4_load = load i16* %l2_stripes_2_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_4_load"/></StgValue>
</operation>

<operation id="2241" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:27  %l2_stripes_2_5_load = load i16* %l2_stripes_2_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_5_load"/></StgValue>
</operation>

<operation id="2242" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:86  %l2_stripes_3_0_addr_1 = getelementptr [130 x i16]* @l2_stripes_3_0, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="l2_stripes_3_0_addr_1"/></StgValue>
</operation>

<operation id="2243" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:87  %l2_stripes_3_0_load = load i16* %l2_stripes_3_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_0_load"/></StgValue>
</operation>

<operation id="2244" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:88  %l2_stripes_3_1_addr_1 = getelementptr [130 x i16]* @l2_stripes_3_1, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="l2_stripes_3_1_addr_1"/></StgValue>
</operation>

<operation id="2245" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:89  %l2_stripes_3_1_load = load i16* %l2_stripes_3_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_1_load"/></StgValue>
</operation>

<operation id="2246" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:90  %l2_stripes_3_2_addr_1 = getelementptr [130 x i16]* @l2_stripes_3_2, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="l2_stripes_3_2_addr_1"/></StgValue>
</operation>

<operation id="2247" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:91  %l2_stripes_3_2_load = load i16* %l2_stripes_3_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_2_load"/></StgValue>
</operation>

<operation id="2248" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:92  %l2_stripes_3_3_addr_1 = getelementptr [130 x i16]* @l2_stripes_3_3, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="l2_stripes_3_3_addr_1"/></StgValue>
</operation>

<operation id="2249" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:93  %l2_stripes_3_3_load = load i16* %l2_stripes_3_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_3_load"/></StgValue>
</operation>

<operation id="2250" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:94  %l2_stripes_3_4_addr_1 = getelementptr [130 x i16]* @l2_stripes_3_4, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="l2_stripes_3_4_addr_1"/></StgValue>
</operation>

<operation id="2251" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:95  %l2_stripes_3_4_load = load i16* %l2_stripes_3_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_4_load"/></StgValue>
</operation>

<operation id="2252" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:96  %l2_stripes_3_5_addr_1 = getelementptr [130 x i16]* @l2_stripes_3_5, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="l2_stripes_3_5_addr_1"/></StgValue>
</operation>

<operation id="2253" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:97  %l2_stripes_3_5_load = load i16* %l2_stripes_3_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_5_load"/></StgValue>
</operation>

<operation id="2254" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:100  %l2_stripes_1_0_load = load i16* %l2_stripes_1_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_0_load"/></StgValue>
</operation>

<operation id="2255" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:102  %l2_stripes_1_1_load = load i16* %l2_stripes_1_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_1_load"/></StgValue>
</operation>

<operation id="2256" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:104  %l2_stripes_1_2_load = load i16* %l2_stripes_1_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_2_load"/></StgValue>
</operation>

<operation id="2257" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:106  %l2_stripes_1_3_load = load i16* %l2_stripes_1_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_3_load"/></StgValue>
</operation>

<operation id="2258" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:108  %l2_stripes_1_4_load = load i16* %l2_stripes_1_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_4_load"/></StgValue>
</operation>

<operation id="2259" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:110  %l2_stripes_1_5_load = load i16* %l2_stripes_1_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_5_load"/></StgValue>
</operation>

<operation id="2260" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:152  %l2_stripes_2_0_load_1 = load i16* %l2_stripes_2_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_0_load_1"/></StgValue>
</operation>

<operation id="2261" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:154  %l2_stripes_2_1_load_1 = load i16* %l2_stripes_2_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_1_load_1"/></StgValue>
</operation>

<operation id="2262" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:156  %l2_stripes_2_2_load_1 = load i16* %l2_stripes_2_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_2_load_1"/></StgValue>
</operation>

<operation id="2263" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:158  %l2_stripes_2_3_load_1 = load i16* %l2_stripes_2_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_3_load_1"/></StgValue>
</operation>

<operation id="2264" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:160  %l2_stripes_2_4_load_1 = load i16* %l2_stripes_2_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_4_load_1"/></StgValue>
</operation>

<operation id="2265" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:162  %l2_stripes_2_5_load_1 = load i16* %l2_stripes_2_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_5_load_1"/></StgValue>
</operation>

<operation id="2266" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:217  %l2_stripes_1_0_addr_2 = getelementptr [130 x i16]* @l2_stripes_1_0, i64 0, i64 %zext_ln172_15

]]></Node>
<StgValue><ssdm name="l2_stripes_1_0_addr_2"/></StgValue>
</operation>

<operation id="2267" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:218  %l2_stripes_1_0_load_1 = load i16* %l2_stripes_1_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_0_load_1"/></StgValue>
</operation>

<operation id="2268" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:219  %l2_stripes_1_1_addr_2 = getelementptr [130 x i16]* @l2_stripes_1_1, i64 0, i64 %zext_ln172_15

]]></Node>
<StgValue><ssdm name="l2_stripes_1_1_addr_2"/></StgValue>
</operation>

<operation id="2269" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:220  %l2_stripes_1_1_load_1 = load i16* %l2_stripes_1_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_1_load_1"/></StgValue>
</operation>

<operation id="2270" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:221  %l2_stripes_1_2_addr_2 = getelementptr [130 x i16]* @l2_stripes_1_2, i64 0, i64 %zext_ln172_15

]]></Node>
<StgValue><ssdm name="l2_stripes_1_2_addr_2"/></StgValue>
</operation>

<operation id="2271" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:222  %l2_stripes_1_2_load_1 = load i16* %l2_stripes_1_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_2_load_1"/></StgValue>
</operation>

<operation id="2272" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:223  %l2_stripes_1_3_addr_2 = getelementptr [130 x i16]* @l2_stripes_1_3, i64 0, i64 %zext_ln172_15

]]></Node>
<StgValue><ssdm name="l2_stripes_1_3_addr_2"/></StgValue>
</operation>

<operation id="2273" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:224  %l2_stripes_1_3_load_1 = load i16* %l2_stripes_1_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_3_load_1"/></StgValue>
</operation>

<operation id="2274" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:225  %l2_stripes_1_4_addr_2 = getelementptr [130 x i16]* @l2_stripes_1_4, i64 0, i64 %zext_ln172_15

]]></Node>
<StgValue><ssdm name="l2_stripes_1_4_addr_2"/></StgValue>
</operation>

<operation id="2275" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:226  %l2_stripes_1_4_load_1 = load i16* %l2_stripes_1_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_4_load_1"/></StgValue>
</operation>

<operation id="2276" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:227  %l2_stripes_1_5_addr_2 = getelementptr [130 x i16]* @l2_stripes_1_5, i64 0, i64 %zext_ln172_15

]]></Node>
<StgValue><ssdm name="l2_stripes_1_5_addr_2"/></StgValue>
</operation>

<operation id="2277" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:228  %l2_stripes_1_5_load_1 = load i16* %l2_stripes_1_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_5_load_1"/></StgValue>
</operation>

<operation id="2278" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:270  %l2_stripes_2_0_addr_3 = getelementptr [130 x i16]* @l2_stripes_2_0, i64 0, i64 %zext_ln172_28

]]></Node>
<StgValue><ssdm name="l2_stripes_2_0_addr_3"/></StgValue>
</operation>

<operation id="2279" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:271  %l2_stripes_2_0_load_2 = load i16* %l2_stripes_2_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_0_load_2"/></StgValue>
</operation>

<operation id="2280" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:272  %l2_stripes_2_1_addr_3 = getelementptr [130 x i16]* @l2_stripes_2_1, i64 0, i64 %zext_ln172_28

]]></Node>
<StgValue><ssdm name="l2_stripes_2_1_addr_3"/></StgValue>
</operation>

<operation id="2281" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:273  %l2_stripes_2_1_load_2 = load i16* %l2_stripes_2_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_1_load_2"/></StgValue>
</operation>

<operation id="2282" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:274  %l2_stripes_2_2_addr_3 = getelementptr [130 x i16]* @l2_stripes_2_2, i64 0, i64 %zext_ln172_28

]]></Node>
<StgValue><ssdm name="l2_stripes_2_2_addr_3"/></StgValue>
</operation>

<operation id="2283" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:275  %l2_stripes_2_2_load_2 = load i16* %l2_stripes_2_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_2_load_2"/></StgValue>
</operation>

<operation id="2284" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:276  %l2_stripes_2_3_addr_3 = getelementptr [130 x i16]* @l2_stripes_2_3, i64 0, i64 %zext_ln172_28

]]></Node>
<StgValue><ssdm name="l2_stripes_2_3_addr_3"/></StgValue>
</operation>

<operation id="2285" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:277  %l2_stripes_2_3_load_2 = load i16* %l2_stripes_2_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_3_load_2"/></StgValue>
</operation>

<operation id="2286" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:278  %l2_stripes_2_4_addr_3 = getelementptr [130 x i16]* @l2_stripes_2_4, i64 0, i64 %zext_ln172_28

]]></Node>
<StgValue><ssdm name="l2_stripes_2_4_addr_3"/></StgValue>
</operation>

<operation id="2287" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:279  %l2_stripes_2_4_load_2 = load i16* %l2_stripes_2_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_4_load_2"/></StgValue>
</operation>

<operation id="2288" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:280  %l2_stripes_2_5_addr_3 = getelementptr [130 x i16]* @l2_stripes_2_5, i64 0, i64 %zext_ln172_28

]]></Node>
<StgValue><ssdm name="l2_stripes_2_5_addr_3"/></StgValue>
</operation>

<operation id="2289" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:281  %l2_stripes_2_5_load_2 = load i16* %l2_stripes_2_5_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_5_load_2"/></StgValue>
</operation>

<operation id="2290" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:284  %l2_stripes_0_0_load_2 = load i16* %l2_stripes_0_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_0_load_2"/></StgValue>
</operation>

<operation id="2291" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:286  %l2_stripes_0_1_load_2 = load i16* %l2_stripes_0_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_1_load_2"/></StgValue>
</operation>

<operation id="2292" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:288  %l2_stripes_0_2_load_2 = load i16* %l2_stripes_0_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_2_load_2"/></StgValue>
</operation>

<operation id="2293" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:290  %l2_stripes_0_3_load_2 = load i16* %l2_stripes_0_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_3_load_2"/></StgValue>
</operation>

<operation id="2294" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:292  %l2_stripes_0_4_load_2 = load i16* %l2_stripes_0_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_4_load_2"/></StgValue>
</operation>

<operation id="2295" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:294  %l2_stripes_0_5_load_2 = load i16* %l2_stripes_0_5_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_0_5_load_2"/></StgValue>
</operation>

<operation id="2296" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:326  %l2_stripes_3_0_addr_3 = getelementptr [130 x i16]* @l2_stripes_3_0, i64 0, i64 %zext_ln172_28

]]></Node>
<StgValue><ssdm name="l2_stripes_3_0_addr_3"/></StgValue>
</operation>

<operation id="2297" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:327  %l2_stripes_3_0_load_2 = load i16* %l2_stripes_3_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_0_load_2"/></StgValue>
</operation>

<operation id="2298" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:328  %l2_stripes_3_1_addr_3 = getelementptr [130 x i16]* @l2_stripes_3_1, i64 0, i64 %zext_ln172_28

]]></Node>
<StgValue><ssdm name="l2_stripes_3_1_addr_3"/></StgValue>
</operation>

<operation id="2299" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:329  %l2_stripes_3_1_load_2 = load i16* %l2_stripes_3_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_1_load_2"/></StgValue>
</operation>

<operation id="2300" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:330  %l2_stripes_3_2_addr_3 = getelementptr [130 x i16]* @l2_stripes_3_2, i64 0, i64 %zext_ln172_28

]]></Node>
<StgValue><ssdm name="l2_stripes_3_2_addr_3"/></StgValue>
</operation>

<operation id="2301" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:331  %l2_stripes_3_2_load_2 = load i16* %l2_stripes_3_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_2_load_2"/></StgValue>
</operation>

<operation id="2302" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:332  %l2_stripes_3_3_addr_3 = getelementptr [130 x i16]* @l2_stripes_3_3, i64 0, i64 %zext_ln172_28

]]></Node>
<StgValue><ssdm name="l2_stripes_3_3_addr_3"/></StgValue>
</operation>

<operation id="2303" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:333  %l2_stripes_3_3_load_2 = load i16* %l2_stripes_3_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_3_load_2"/></StgValue>
</operation>

<operation id="2304" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:334  %l2_stripes_3_4_addr_3 = getelementptr [130 x i16]* @l2_stripes_3_4, i64 0, i64 %zext_ln172_28

]]></Node>
<StgValue><ssdm name="l2_stripes_3_4_addr_3"/></StgValue>
</operation>

<operation id="2305" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:335  %l2_stripes_3_4_load_2 = load i16* %l2_stripes_3_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_4_load_2"/></StgValue>
</operation>

<operation id="2306" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:336  %l2_stripes_3_5_addr_3 = getelementptr [130 x i16]* @l2_stripes_3_5, i64 0, i64 %zext_ln172_28

]]></Node>
<StgValue><ssdm name="l2_stripes_3_5_addr_3"/></StgValue>
</operation>

<operation id="2307" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:337  %l2_stripes_3_5_load_2 = load i16* %l2_stripes_3_5_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_5_load_2"/></StgValue>
</operation>

<operation id="2308" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:340  %l2_stripes_1_0_load_2 = load i16* %l2_stripes_1_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_0_load_2"/></StgValue>
</operation>

<operation id="2309" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:342  %l2_stripes_1_1_load_2 = load i16* %l2_stripes_1_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_1_load_2"/></StgValue>
</operation>

<operation id="2310" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:344  %l2_stripes_1_2_load_2 = load i16* %l2_stripes_1_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_2_load_2"/></StgValue>
</operation>

<operation id="2311" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:346  %l2_stripes_1_3_load_2 = load i16* %l2_stripes_1_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_3_load_2"/></StgValue>
</operation>

<operation id="2312" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:348  %l2_stripes_1_4_load_2 = load i16* %l2_stripes_1_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_4_load_2"/></StgValue>
</operation>

<operation id="2313" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:350  %l2_stripes_1_5_load_2 = load i16* %l2_stripes_1_5_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_5_load_2"/></StgValue>
</operation>

<operation id="2314" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader124.preheader.0.0_ifconv:384  %select_ln161 = select i1 %tmp_234, i8 2, i8 1

]]></Node>
<StgValue><ssdm name="select_ln161"/></StgValue>
</operation>

<operation id="2315" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader124.preheader.0.0_ifconv:385  %add_ln161_1 = add i8 %select_ln161, %l2_read_row_offset_l

]]></Node>
<StgValue><ssdm name="add_ln161_1"/></StgValue>
</operation>

<operation id="2316" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader124.preheader.0.0_ifconv:386  %icmp_ln162_1 = icmp ugt i8 %add_ln161_1, 5

]]></Node>
<StgValue><ssdm name="icmp_ln162_1"/></StgValue>
</operation>

<operation id="2317" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:387  %add_ln164_3 = add i3 1, %trunc_ln161

]]></Node>
<StgValue><ssdm name="add_ln164_3"/></StgValue>
</operation>

<operation id="2318" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:388  %add_ln164_1 = add i3 %add_ln164_3, %zext_ln161_2

]]></Node>
<StgValue><ssdm name="add_ln164_1"/></StgValue>
</operation>

<operation id="2319" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:389  %add_ln162_1 = add i3 2, %add_ln164_1

]]></Node>
<StgValue><ssdm name="add_ln162_1"/></StgValue>
</operation>

<operation id="2320" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:390  %select_ln162_1 = select i1 %icmp_ln162_1, i3 %add_ln162_1, i3 %add_ln164_1

]]></Node>
<StgValue><ssdm name="select_ln162_1"/></StgValue>
</operation>

<operation id="2321" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2875" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader124.preheader.0.0_ifconv:650  %or_ln1 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 true, i1 %tmp_234)

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="2322" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2876" bw="8" op_0_bw="2">
<![CDATA[
.preheader124.preheader.0.0_ifconv:651  %zext_ln161_3 = zext i2 %or_ln1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln161_3"/></StgValue>
</operation>

<operation id="2323" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2877" bw="3" op_0_bw="2">
<![CDATA[
.preheader124.preheader.0.0_ifconv:652  %zext_ln161_4 = zext i2 %or_ln1 to i3

]]></Node>
<StgValue><ssdm name="zext_ln161_4"/></StgValue>
</operation>

<operation id="2324" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader124.preheader.0.0_ifconv:653  %add_ln161_2 = add i8 %l2_read_row_offset_l, %zext_ln161_3

]]></Node>
<StgValue><ssdm name="add_ln161_2"/></StgValue>
</operation>

<operation id="2325" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader124.preheader.0.0_ifconv:654  %icmp_ln162_2 = icmp ugt i8 %add_ln161_2, 5

]]></Node>
<StgValue><ssdm name="icmp_ln162_2"/></StgValue>
</operation>

<operation id="2326" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2880" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:655  %add_ln164_2 = add i3 %zext_ln161_4, %trunc_ln161

]]></Node>
<StgValue><ssdm name="add_ln164_2"/></StgValue>
</operation>

<operation id="2327" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:656  %add_ln162_2 = add i3 2, %add_ln164_2

]]></Node>
<StgValue><ssdm name="add_ln162_2"/></StgValue>
</operation>

<operation id="2328" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:657  %select_ln162_2 = select i1 %icmp_ln162_2, i3 %add_ln162_2, i3 %add_ln164_2

]]></Node>
<StgValue><ssdm name="select_ln162_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="2329" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge176:0  %l1_read_row_offset_f = phi i1 [ %l1_read_row_offset_f_1, %mergeST11 ], [ false, %.new ]

]]></Node>
<StgValue><ssdm name="l1_read_row_offset_f"/></StgValue>
</operation>

<operation id="2330" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge176:1  %l1_read_row_offset_l = phi i8 [ %l1_read_row_offset_l_2, %mergeST11 ], [ %l1_read_row_offset_l_1, %.new ]

]]></Node>
<StgValue><ssdm name="l1_read_row_offset_l"/></StgValue>
</operation>

<operation id="2331" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge176:2  %l2_write_row_offset_s = phi i1 [ %l2_write_row_offset_3, %mergeST11 ], [ false, %.new ]

]]></Node>
<StgValue><ssdm name="l2_write_row_offset_s"/></StgValue>
</operation>

<operation id="2332" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge176:3  %l2_write_row_offset_1 = phi i8 [ %l2_write_row_offset_4, %mergeST11 ], [ %l2_write_row_offset_2, %.new ]

]]></Node>
<StgValue><ssdm name="l2_write_row_offset_1"/></StgValue>
</operation>

<operation id="2333" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge176:13  br i1 %and_ln152, label %.preheader124.preheader.0.0_ifconv, label %._crit_edge180

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="2334" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:15  %select_ln172 = select i1 %trunc_ln152_1, i23 91, i23 29

]]></Node>
<StgValue><ssdm name="select_ln172"/></StgValue>
</operation>

<operation id="2335" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:28  %tmp_176 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_2_0_load, i16 %l2_stripes_2_1_load, i16 %l2_stripes_2_2_load, i16 %l2_stripes_2_3_load, i16 %l2_stripes_2_4_load, i16 %l2_stripes_2_5_load, i3 %select_ln162)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="2336" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:41  %tmp_177 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_0_0_load, i16 %l2_stripes_0_1_load, i16 %l2_stripes_0_2_load, i16 %l2_stripes_0_3_load, i16 %l2_stripes_0_4_load, i16 %l2_stripes_0_5_load, i3 %select_ln162)

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="2337" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:42  %select_ln154 = select i1 %trunc_ln152_1, i16 %tmp_176, i16 %tmp_177

]]></Node>
<StgValue><ssdm name="select_ln154"/></StgValue>
</operation>

<operation id="2338" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="24" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:43  %zext_ln172_1 = zext i16 %select_ln154 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_1"/></StgValue>
</operation>

<operation id="2339" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="23" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:44  %zext_ln172_18 = zext i16 %select_ln154 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_18"/></StgValue>
</operation>

<operation id="2340" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:45  %mul_ln172 = mul i23 %select_ln172, %zext_ln172_18

]]></Node>
<StgValue><ssdm name="mul_ln172"/></StgValue>
</operation>

<operation id="2341" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:48  %select_ln172_1 = select i1 %trunc_ln152_1, i24 -86, i24 15

]]></Node>
<StgValue><ssdm name="select_ln172_1"/></StgValue>
</operation>

<operation id="2342" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:49  %mul_ln172_1 = mul i24 %select_ln172_1, %zext_ln172_1

]]></Node>
<StgValue><ssdm name="mul_ln172_1"/></StgValue>
</operation>

<operation id="2343" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:69  %select_ln172_4 = select i1 %trunc_ln152_1, i23 71, i23 114

]]></Node>
<StgValue><ssdm name="select_ln172_4"/></StgValue>
</operation>

<operation id="2344" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:70  %mul_ln172_3 = mul i23 %select_ln172_4, %zext_ln172_18

]]></Node>
<StgValue><ssdm name="mul_ln172_3"/></StgValue>
</operation>

<operation id="2345" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:73  %select_ln172_5 = select i1 %trunc_ln152_1, i24 -9, i24 -71

]]></Node>
<StgValue><ssdm name="select_ln172_5"/></StgValue>
</operation>

<operation id="2346" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:74  %mul_ln172_4 = mul i24 %select_ln172_5, %zext_ln172_1

]]></Node>
<StgValue><ssdm name="mul_ln172_4"/></StgValue>
</operation>

<operation id="2347" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:76  %select_ln172_6 = select i1 %trunc_ln152_1, i24 -89, i24 106

]]></Node>
<StgValue><ssdm name="select_ln172_6"/></StgValue>
</operation>

<operation id="2348" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:77  %mul_ln172_5 = mul i24 %select_ln172_6, %zext_ln172_1

]]></Node>
<StgValue><ssdm name="mul_ln172_5"/></StgValue>
</operation>

<operation id="2349" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:80  %mul_ln172_6 = mul i24 91, %zext_ln172_1

]]></Node>
<StgValue><ssdm name="mul_ln172_6"/></StgValue>
</operation>

<operation id="2350" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:87  %l2_stripes_3_0_load = load i16* %l2_stripes_3_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_0_load"/></StgValue>
</operation>

<operation id="2351" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:89  %l2_stripes_3_1_load = load i16* %l2_stripes_3_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_1_load"/></StgValue>
</operation>

<operation id="2352" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:91  %l2_stripes_3_2_load = load i16* %l2_stripes_3_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_2_load"/></StgValue>
</operation>

<operation id="2353" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:93  %l2_stripes_3_3_load = load i16* %l2_stripes_3_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_3_load"/></StgValue>
</operation>

<operation id="2354" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:95  %l2_stripes_3_4_load = load i16* %l2_stripes_3_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_4_load"/></StgValue>
</operation>

<operation id="2355" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:97  %l2_stripes_3_5_load = load i16* %l2_stripes_3_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_5_load"/></StgValue>
</operation>

<operation id="2356" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:163  %tmp_180 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_2_0_load_1, i16 %l2_stripes_2_1_load_1, i16 %l2_stripes_2_2_load_1, i16 %l2_stripes_2_3_load_1, i16 %l2_stripes_2_4_load_1, i16 %l2_stripes_2_5_load_1, i3 %select_ln162)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="2357" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:176  %tmp_181 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_0_0_load_1, i16 %l2_stripes_0_1_load_1, i16 %l2_stripes_0_2_load_1, i16 %l2_stripes_0_3_load_1, i16 %l2_stripes_0_4_load_1, i16 %l2_stripes_0_5_load_1, i3 %select_ln162)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="2358" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:177  %select_ln154_2 = select i1 %trunc_ln152_1, i16 %tmp_180, i16 %tmp_181

]]></Node>
<StgValue><ssdm name="select_ln154_2"/></StgValue>
</operation>

<operation id="2359" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="24" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:178  %zext_ln172_16 = zext i16 %select_ln154_2 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_16"/></StgValue>
</operation>

<operation id="2360" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:180  %mul_ln172_14 = mul i24 -114, %zext_ln172_16

]]></Node>
<StgValue><ssdm name="mul_ln172_14"/></StgValue>
</operation>

<operation id="2361" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:183  %select_ln172_17 = select i1 %trunc_ln152_1, i24 87, i24 -77

]]></Node>
<StgValue><ssdm name="select_ln172_17"/></StgValue>
</operation>

<operation id="2362" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:184  %mul_ln172_15 = mul i24 %select_ln172_17, %zext_ln172_16

]]></Node>
<StgValue><ssdm name="mul_ln172_15"/></StgValue>
</operation>

<operation id="2363" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:186  %select_ln172_18 = select i1 %trunc_ln152_1, i24 -68, i24 -29

]]></Node>
<StgValue><ssdm name="select_ln172_18"/></StgValue>
</operation>

<operation id="2364" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:187  %mul_ln172_16 = mul i24 %select_ln172_18, %zext_ln172_16

]]></Node>
<StgValue><ssdm name="mul_ln172_16"/></StgValue>
</operation>

<operation id="2365" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:204  %l2_stripes_3_0_addr_2 = getelementptr [130 x i16]* @l2_stripes_3_0, i64 0, i64 %zext_ln172_15

]]></Node>
<StgValue><ssdm name="l2_stripes_3_0_addr_2"/></StgValue>
</operation>

<operation id="2366" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:205  %l2_stripes_3_0_load_1 = load i16* %l2_stripes_3_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_0_load_1"/></StgValue>
</operation>

<operation id="2367" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:206  %l2_stripes_3_1_addr_2 = getelementptr [130 x i16]* @l2_stripes_3_1, i64 0, i64 %zext_ln172_15

]]></Node>
<StgValue><ssdm name="l2_stripes_3_1_addr_2"/></StgValue>
</operation>

<operation id="2368" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:207  %l2_stripes_3_1_load_1 = load i16* %l2_stripes_3_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_1_load_1"/></StgValue>
</operation>

<operation id="2369" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:208  %l2_stripes_3_2_addr_2 = getelementptr [130 x i16]* @l2_stripes_3_2, i64 0, i64 %zext_ln172_15

]]></Node>
<StgValue><ssdm name="l2_stripes_3_2_addr_2"/></StgValue>
</operation>

<operation id="2370" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:209  %l2_stripes_3_2_load_1 = load i16* %l2_stripes_3_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_2_load_1"/></StgValue>
</operation>

<operation id="2371" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:210  %l2_stripes_3_3_addr_2 = getelementptr [130 x i16]* @l2_stripes_3_3, i64 0, i64 %zext_ln172_15

]]></Node>
<StgValue><ssdm name="l2_stripes_3_3_addr_2"/></StgValue>
</operation>

<operation id="2372" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:211  %l2_stripes_3_3_load_1 = load i16* %l2_stripes_3_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_3_load_1"/></StgValue>
</operation>

<operation id="2373" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:212  %l2_stripes_3_4_addr_2 = getelementptr [130 x i16]* @l2_stripes_3_4, i64 0, i64 %zext_ln172_15

]]></Node>
<StgValue><ssdm name="l2_stripes_3_4_addr_2"/></StgValue>
</operation>

<operation id="2374" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:213  %l2_stripes_3_4_load_1 = load i16* %l2_stripes_3_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_4_load_1"/></StgValue>
</operation>

<operation id="2375" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader.0.0_ifconv:214  %l2_stripes_3_5_addr_2 = getelementptr [130 x i16]* @l2_stripes_3_5, i64 0, i64 %zext_ln172_15

]]></Node>
<StgValue><ssdm name="l2_stripes_3_5_addr_2"/></StgValue>
</operation>

<operation id="2376" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:215  %l2_stripes_3_5_load_1 = load i16* %l2_stripes_3_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_5_load_1"/></StgValue>
</operation>

<operation id="2377" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:218  %l2_stripes_1_0_load_1 = load i16* %l2_stripes_1_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_0_load_1"/></StgValue>
</operation>

<operation id="2378" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:220  %l2_stripes_1_1_load_1 = load i16* %l2_stripes_1_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_1_load_1"/></StgValue>
</operation>

<operation id="2379" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:222  %l2_stripes_1_2_load_1 = load i16* %l2_stripes_1_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_2_load_1"/></StgValue>
</operation>

<operation id="2380" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:224  %l2_stripes_1_3_load_1 = load i16* %l2_stripes_1_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_3_load_1"/></StgValue>
</operation>

<operation id="2381" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:226  %l2_stripes_1_4_load_1 = load i16* %l2_stripes_1_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_4_load_1"/></StgValue>
</operation>

<operation id="2382" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:228  %l2_stripes_1_5_load_1 = load i16* %l2_stripes_1_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_1_5_load_1"/></StgValue>
</operation>

<operation id="2383" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:271  %l2_stripes_2_0_load_2 = load i16* %l2_stripes_2_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_0_load_2"/></StgValue>
</operation>

<operation id="2384" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:273  %l2_stripes_2_1_load_2 = load i16* %l2_stripes_2_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_1_load_2"/></StgValue>
</operation>

<operation id="2385" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:275  %l2_stripes_2_2_load_2 = load i16* %l2_stripes_2_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_2_load_2"/></StgValue>
</operation>

<operation id="2386" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:277  %l2_stripes_2_3_load_2 = load i16* %l2_stripes_2_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_3_load_2"/></StgValue>
</operation>

<operation id="2387" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:279  %l2_stripes_2_4_load_2 = load i16* %l2_stripes_2_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_4_load_2"/></StgValue>
</operation>

<operation id="2388" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:281  %l2_stripes_2_5_load_2 = load i16* %l2_stripes_2_5_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_2_5_load_2"/></StgValue>
</operation>

<operation id="2389" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:327  %l2_stripes_3_0_load_2 = load i16* %l2_stripes_3_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_0_load_2"/></StgValue>
</operation>

<operation id="2390" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:329  %l2_stripes_3_1_load_2 = load i16* %l2_stripes_3_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_1_load_2"/></StgValue>
</operation>

<operation id="2391" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:331  %l2_stripes_3_2_load_2 = load i16* %l2_stripes_3_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_2_load_2"/></StgValue>
</operation>

<operation id="2392" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:333  %l2_stripes_3_3_load_2 = load i16* %l2_stripes_3_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_3_load_2"/></StgValue>
</operation>

<operation id="2393" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:335  %l2_stripes_3_4_load_2 = load i16* %l2_stripes_3_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_4_load_2"/></StgValue>
</operation>

<operation id="2394" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:337  %l2_stripes_3_5_load_2 = load i16* %l2_stripes_3_5_addr_3, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_5_load_2"/></StgValue>
</operation>

<operation id="2395" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:392  %tmp_188 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_2_0_load, i16 %l2_stripes_2_1_load, i16 %l2_stripes_2_2_load, i16 %l2_stripes_2_3_load, i16 %l2_stripes_2_4_load, i16 %l2_stripes_2_5_load, i3 %select_ln162_1)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="2396" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:393  %tmp_189 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_0_0_load, i16 %l2_stripes_0_1_load, i16 %l2_stripes_0_2_load, i16 %l2_stripes_0_3_load, i16 %l2_stripes_0_4_load, i16 %l2_stripes_0_5_load, i3 %select_ln162_1)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="2397" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:394  %select_ln154_6 = select i1 %trunc_ln152_1, i16 %tmp_188, i16 %tmp_189

]]></Node>
<StgValue><ssdm name="select_ln154_6"/></StgValue>
</operation>

<operation id="2398" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="24" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:395  %zext_ln172_40 = zext i16 %select_ln154_6 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_40"/></StgValue>
</operation>

<operation id="2399" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:399  %select_ln172_49 = select i1 %trunc_ln152_1, i24 -55, i24 -81

]]></Node>
<StgValue><ssdm name="select_ln172_49"/></StgValue>
</operation>

<operation id="2400" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:400  %mul_ln172_45 = mul i24 %select_ln172_49, %zext_ln172_40

]]></Node>
<StgValue><ssdm name="mul_ln172_45"/></StgValue>
</operation>

<operation id="2401" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:404  %select_ln172_51 = select i1 %trunc_ln152_1, i24 46, i24 -118

]]></Node>
<StgValue><ssdm name="select_ln172_51"/></StgValue>
</operation>

<operation id="2402" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:405  %mul_ln172_47 = mul i24 %select_ln172_51, %zext_ln172_40

]]></Node>
<StgValue><ssdm name="mul_ln172_47"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="2403" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:98  %tmp_178 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_3_0_load, i16 %l2_stripes_3_1_load, i16 %l2_stripes_3_2_load, i16 %l2_stripes_3_3_load, i16 %l2_stripes_3_4_load, i16 %l2_stripes_3_5_load, i3 %select_ln162)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="2404" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:111  %tmp_179 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_1_0_load, i16 %l2_stripes_1_1_load, i16 %l2_stripes_1_2_load, i16 %l2_stripes_1_3_load, i16 %l2_stripes_1_4_load, i16 %l2_stripes_1_5_load, i3 %select_ln162)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="2405" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:112  %select_ln154_1 = select i1 %trunc_ln152_1, i16 %tmp_178, i16 %tmp_179

]]></Node>
<StgValue><ssdm name="select_ln154_1"/></StgValue>
</operation>

<operation id="2406" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="22" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:113  %zext_ln172_7 = zext i16 %select_ln154_1 to i22

]]></Node>
<StgValue><ssdm name="zext_ln172_7"/></StgValue>
</operation>

<operation id="2407" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:125  %select_ln172_9 = select i1 %trunc_ln152_1, i22 40, i22 37

]]></Node>
<StgValue><ssdm name="select_ln172_9"/></StgValue>
</operation>

<operation id="2408" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="23" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:126  %zext_ln172_11 = zext i16 %select_ln154_1 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_11"/></StgValue>
</operation>

<operation id="2409" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:127  %mul_ln172_7 = mul i22 %select_ln172_9, %zext_ln172_7

]]></Node>
<StgValue><ssdm name="mul_ln172_7"/></StgValue>
</operation>

<operation id="2410" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:129  %select_ln172_10 = select i1 %trunc_ln152_1, i24 -46, i24 95

]]></Node>
<StgValue><ssdm name="select_ln172_10"/></StgValue>
</operation>

<operation id="2411" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="24" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:130  %zext_ln172_13 = zext i16 %select_ln154_1 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_13"/></StgValue>
</operation>

<operation id="2412" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:131  %mul_ln172_8 = mul i24 %select_ln172_10, %zext_ln172_13

]]></Node>
<StgValue><ssdm name="mul_ln172_8"/></StgValue>
</operation>

<operation id="2413" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:135  %select_ln172_12 = select i1 %trunc_ln152_1, i23 88, i23 42

]]></Node>
<StgValue><ssdm name="select_ln172_12"/></StgValue>
</operation>

<operation id="2414" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:136  %mul_ln172_10 = mul i23 %select_ln172_12, %zext_ln172_11

]]></Node>
<StgValue><ssdm name="mul_ln172_10"/></StgValue>
</operation>

<operation id="2415" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:138  %select_ln172_13 = select i1 %trunc_ln152_1, i23 -43, i23 -26

]]></Node>
<StgValue><ssdm name="select_ln172_13"/></StgValue>
</operation>

<operation id="2416" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:139  %mul_ln172_11 = mul i23 %select_ln172_13, %zext_ln172_11

]]></Node>
<StgValue><ssdm name="mul_ln172_11"/></StgValue>
</operation>

<operation id="2417" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:141  %select_ln172_14 = select i1 %trunc_ln152_1, i22 -10, i22 -19

]]></Node>
<StgValue><ssdm name="select_ln172_14"/></StgValue>
</operation>

<operation id="2418" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:142  %mul_ln172_12 = mul i22 %select_ln172_14, %zext_ln172_7

]]></Node>
<StgValue><ssdm name="mul_ln172_12"/></StgValue>
</operation>

<operation id="2419" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:146  %mul_ln172_13 = mul i24 -107, %zext_ln172_13

]]></Node>
<StgValue><ssdm name="mul_ln172_13"/></StgValue>
</operation>

<operation id="2420" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="23" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:179  %zext_ln172_48 = zext i16 %select_ln154_2 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_48"/></StgValue>
</operation>

<operation id="2421" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:189  %select_ln172_19 = select i1 %trunc_ln152_1, i23 29, i23 111

]]></Node>
<StgValue><ssdm name="select_ln172_19"/></StgValue>
</operation>

<operation id="2422" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:190  %mul_ln172_17 = mul i23 %select_ln172_19, %zext_ln172_48

]]></Node>
<StgValue><ssdm name="mul_ln172_17"/></StgValue>
</operation>

<operation id="2423" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:205  %l2_stripes_3_0_load_1 = load i16* %l2_stripes_3_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_0_load_1"/></StgValue>
</operation>

<operation id="2424" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:207  %l2_stripes_3_1_load_1 = load i16* %l2_stripes_3_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_1_load_1"/></StgValue>
</operation>

<operation id="2425" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:209  %l2_stripes_3_2_load_1 = load i16* %l2_stripes_3_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_2_load_1"/></StgValue>
</operation>

<operation id="2426" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:211  %l2_stripes_3_3_load_1 = load i16* %l2_stripes_3_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_3_load_1"/></StgValue>
</operation>

<operation id="2427" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:213  %l2_stripes_3_4_load_1 = load i16* %l2_stripes_3_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_4_load_1"/></StgValue>
</operation>

<operation id="2428" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:215  %l2_stripes_3_5_load_1 = load i16* %l2_stripes_3_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l2_stripes_3_5_load_1"/></StgValue>
</operation>

<operation id="2429" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:282  %tmp_184 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_2_0_load_2, i16 %l2_stripes_2_1_load_2, i16 %l2_stripes_2_2_load_2, i16 %l2_stripes_2_3_load_2, i16 %l2_stripes_2_4_load_2, i16 %l2_stripes_2_5_load_2, i3 %select_ln162)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="2430" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:295  %tmp_185 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_0_0_load_2, i16 %l2_stripes_0_1_load_2, i16 %l2_stripes_0_2_load_2, i16 %l2_stripes_0_3_load_2, i16 %l2_stripes_0_4_load_2, i16 %l2_stripes_0_5_load_2, i3 %select_ln162)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="2431" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:296  %select_ln154_4 = select i1 %trunc_ln152_1, i16 %tmp_184, i16 %tmp_185

]]></Node>
<StgValue><ssdm name="select_ln154_4"/></StgValue>
</operation>

<operation id="2432" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:418  %tmp_190 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_3_0_load, i16 %l2_stripes_3_1_load, i16 %l2_stripes_3_2_load, i16 %l2_stripes_3_3_load, i16 %l2_stripes_3_4_load, i16 %l2_stripes_3_5_load, i3 %select_ln162_1)

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="2433" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:419  %tmp_191 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_1_0_load, i16 %l2_stripes_1_1_load, i16 %l2_stripes_1_2_load, i16 %l2_stripes_1_3_load, i16 %l2_stripes_1_4_load, i16 %l2_stripes_1_5_load, i3 %select_ln162_1)

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="2434" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:420  %select_ln154_7 = select i1 %trunc_ln152_1, i16 %tmp_190, i16 %tmp_191

]]></Node>
<StgValue><ssdm name="select_ln154_7"/></StgValue>
</operation>

<operation id="2435" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="22" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:424  %zext_ln172_42 = zext i16 %select_ln154_7 to i22

]]></Node>
<StgValue><ssdm name="zext_ln172_42"/></StgValue>
</operation>

<operation id="2436" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:426  %mul_ln172_53 = mul i22 -22, %zext_ln172_42

]]></Node>
<StgValue><ssdm name="mul_ln172_53"/></StgValue>
</operation>

<operation id="2437" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:846  %tmp_210 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_3_0_load_2, i16 %l2_stripes_3_1_load_2, i16 %l2_stripes_3_2_load_2, i16 %l2_stripes_3_3_load_2, i16 %l2_stripes_3_4_load_2, i16 %l2_stripes_3_5_load_2, i3 %select_ln162_2)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="2438" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3072" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:847  %tmp_211 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_1_0_load_2, i16 %l2_stripes_1_1_load_2, i16 %l2_stripes_1_2_load_2, i16 %l2_stripes_1_3_load_2, i16 %l2_stripes_1_4_load_2, i16 %l2_stripes_1_5_load_2, i3 %select_ln162_2)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="2439" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3073" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:848  %select_ln154_17 = select i1 %trunc_ln152_1, i16 %tmp_210, i16 %tmp_211

]]></Node>
<StgValue><ssdm name="select_ln154_17"/></StgValue>
</operation>

<operation id="2440" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3074" bw="24" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:849  %zext_ln172_137 = zext i16 %select_ln154_17 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_137"/></StgValue>
</operation>

<operation id="2441" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:881  %select_ln172_137 = select i1 %trunc_ln152_1, i22 54, i22 42

]]></Node>
<StgValue><ssdm name="select_ln172_137"/></StgValue>
</operation>

<operation id="2442" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3107" bw="22" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:882  %zext_ln172_168 = zext i16 %select_ln154_17 to i22

]]></Node>
<StgValue><ssdm name="zext_ln172_168"/></StgValue>
</operation>

<operation id="2443" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:883  %mul_ln172_116 = mul i22 %select_ln172_137, %zext_ln172_168

]]></Node>
<StgValue><ssdm name="mul_ln172_116"/></StgValue>
</operation>

<operation id="2444" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3170" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:945  %select_ln172_139 = select i1 %trunc_ln152_1, i24 -51, i24 87

]]></Node>
<StgValue><ssdm name="select_ln172_139"/></StgValue>
</operation>

<operation id="2445" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:946  %mul_ln172_118 = mul i24 %select_ln172_139, %zext_ln172_137

]]></Node>
<StgValue><ssdm name="mul_ln172_118"/></StgValue>
</operation>

<operation id="2446" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3238" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1013  %mul_ln172_120 = mul i22 23, %zext_ln172_168

]]></Node>
<StgValue><ssdm name="mul_ln172_120"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="2447" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="24" op_0_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:128  %zext_ln172_12 = zext i22 %mul_ln172_7 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_12"/></StgValue>
</operation>

<operation id="2448" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:132  %sext_ln172_7 = sext i24 %mul_ln172_8 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_7"/></StgValue>
</operation>

<operation id="2449" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:192  %select_ln172_20 = select i1 %trunc_ln152_1, i23 12, i23 -54

]]></Node>
<StgValue><ssdm name="select_ln172_20"/></StgValue>
</operation>

<operation id="2450" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:193  %mul_ln172_18 = mul i23 %select_ln172_20, %zext_ln172_48

]]></Node>
<StgValue><ssdm name="mul_ln172_18"/></StgValue>
</operation>

<operation id="2451" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:195  %select_ln172_21 = select i1 %trunc_ln152_1, i24 -69, i24 -91

]]></Node>
<StgValue><ssdm name="select_ln172_21"/></StgValue>
</operation>

<operation id="2452" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:196  %mul_ln172_19 = mul i24 %select_ln172_21, %zext_ln172_16

]]></Node>
<StgValue><ssdm name="mul_ln172_19"/></StgValue>
</operation>

<operation id="2453" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:200  %select_ln172_23 = select i1 %trunc_ln152_1, i23 -47, i23 -20

]]></Node>
<StgValue><ssdm name="select_ln172_23"/></StgValue>
</operation>

<operation id="2454" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:201  %mul_ln172_21 = mul i23 %select_ln172_23, %zext_ln172_48

]]></Node>
<StgValue><ssdm name="mul_ln172_21"/></StgValue>
</operation>

<operation id="2455" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:203  %select_ln172_24 = select i1 %trunc_ln152_1, i24 -90, i24 9

]]></Node>
<StgValue><ssdm name="select_ln172_24"/></StgValue>
</operation>

<operation id="2456" st_id="21" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:216  %tmp_182 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_3_0_load_1, i16 %l2_stripes_3_1_load_1, i16 %l2_stripes_3_2_load_1, i16 %l2_stripes_3_3_load_1, i16 %l2_stripes_3_4_load_1, i16 %l2_stripes_3_5_load_1, i3 %select_ln162)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="2457" st_id="21" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:229  %tmp_183 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_1_0_load_1, i16 %l2_stripes_1_1_load_1, i16 %l2_stripes_1_2_load_1, i16 %l2_stripes_1_3_load_1, i16 %l2_stripes_1_4_load_1, i16 %l2_stripes_1_5_load_1, i3 %select_ln162)

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="2458" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:230  %select_ln154_3 = select i1 %trunc_ln152_1, i16 %tmp_182, i16 %tmp_183

]]></Node>
<StgValue><ssdm name="select_ln154_3"/></StgValue>
</operation>

<operation id="2459" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="24" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:231  %zext_ln172_19 = zext i16 %select_ln154_3 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_19"/></StgValue>
</operation>

<operation id="2460" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="23" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:232  %zext_ln172_85 = zext i16 %select_ln154_3 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_85"/></StgValue>
</operation>

<operation id="2461" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:233  %mul_ln172_22 = mul i24 %select_ln172_24, %zext_ln172_19

]]></Node>
<StgValue><ssdm name="mul_ln172_22"/></StgValue>
</operation>

<operation id="2462" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:234  %select_ln172_25 = select i1 %trunc_ln152_1, i23 41, i23 94

]]></Node>
<StgValue><ssdm name="select_ln172_25"/></StgValue>
</operation>

<operation id="2463" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:235  %mul_ln172_23 = mul i23 %select_ln172_25, %zext_ln172_85

]]></Node>
<StgValue><ssdm name="mul_ln172_23"/></StgValue>
</operation>

<operation id="2464" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:239  %mul_ln172_25 = mul i24 -99, %zext_ln172_19

]]></Node>
<StgValue><ssdm name="mul_ln172_25"/></StgValue>
</operation>

<operation id="2465" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:243  %select_ln172_28 = select i1 %trunc_ln152_1, i22 50, i22 13

]]></Node>
<StgValue><ssdm name="select_ln172_28"/></StgValue>
</operation>

<operation id="2466" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="22" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:244  %zext_ln172_99 = zext i16 %select_ln154_3 to i22

]]></Node>
<StgValue><ssdm name="zext_ln172_99"/></StgValue>
</operation>

<operation id="2467" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:245  %mul_ln172_26 = mul i22 %select_ln172_28, %zext_ln172_99

]]></Node>
<StgValue><ssdm name="mul_ln172_26"/></StgValue>
</operation>

<operation id="2468" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:247  %mul_ln172_27 = mul i23 90, %zext_ln172_85

]]></Node>
<StgValue><ssdm name="mul_ln172_27"/></StgValue>
</operation>

<operation id="2469" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:252  %select_ln172_30 = select i1 %trunc_ln152_1, i23 -51, i23 -62

]]></Node>
<StgValue><ssdm name="select_ln172_30"/></StgValue>
</operation>

<operation id="2470" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:253  %mul_ln172_28 = mul i23 %select_ln172_30, %zext_ln172_85

]]></Node>
<StgValue><ssdm name="mul_ln172_28"/></StgValue>
</operation>

<operation id="2471" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="24" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:297  %zext_ln172_29 = zext i16 %select_ln154_4 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_29"/></StgValue>
</operation>

<operation id="2472" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:299  %select_ln172_33 = select i1 %trunc_ln152_1, i24 -65, i24 -26

]]></Node>
<StgValue><ssdm name="select_ln172_33"/></StgValue>
</operation>

<operation id="2473" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:300  %mul_ln172_30 = mul i24 %select_ln172_33, %zext_ln172_29

]]></Node>
<StgValue><ssdm name="mul_ln172_30"/></StgValue>
</operation>

<operation id="2474" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:301  %select_ln172_34 = select i1 %trunc_ln152_1, i24 -59, i24 90

]]></Node>
<StgValue><ssdm name="select_ln172_34"/></StgValue>
</operation>

<operation id="2475" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:302  %mul_ln172_31 = mul i24 %select_ln172_34, %zext_ln172_29

]]></Node>
<StgValue><ssdm name="mul_ln172_31"/></StgValue>
</operation>

<operation id="2476" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:303  %sext_ln172_20 = sext i24 %mul_ln172_31 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_20"/></StgValue>
</operation>

<operation id="2477" st_id="21" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:338  %tmp_186 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_3_0_load_2, i16 %l2_stripes_3_1_load_2, i16 %l2_stripes_3_2_load_2, i16 %l2_stripes_3_3_load_2, i16 %l2_stripes_3_4_load_2, i16 %l2_stripes_3_5_load_2, i3 %select_ln162)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="2478" st_id="21" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:351  %tmp_187 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_1_0_load_2, i16 %l2_stripes_1_1_load_2, i16 %l2_stripes_1_2_load_2, i16 %l2_stripes_1_3_load_2, i16 %l2_stripes_1_4_load_2, i16 %l2_stripes_1_5_load_2, i3 %select_ln162)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="2479" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:352  %select_ln154_5 = select i1 %trunc_ln152_1, i16 %tmp_186, i16 %tmp_187

]]></Node>
<StgValue><ssdm name="select_ln154_5"/></StgValue>
</operation>

<operation id="2480" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:406  %sext_ln172_33 = sext i24 %mul_ln172_47 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_33"/></StgValue>
</operation>

<operation id="2481" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="21" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:425  %zext_ln172_43 = zext i16 %select_ln154_7 to i21

]]></Node>
<StgValue><ssdm name="zext_ln172_43"/></StgValue>
</operation>

<operation id="2482" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader124.preheader.0.0_ifconv:427  %shl_ln172_14 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %select_ln154_7, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_14"/></StgValue>
</operation>

<operation id="2483" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="22" op_0_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:428  %zext_ln172_44 = zext i21 %shl_ln172_14 to i22

]]></Node>
<StgValue><ssdm name="zext_ln172_44"/></StgValue>
</operation>

<operation id="2484" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:429  %select_ln172_57 = select i1 %trunc_ln152_1, i22 %zext_ln172_44, i22 %mul_ln172_53

]]></Node>
<StgValue><ssdm name="select_ln172_57"/></StgValue>
</operation>

<operation id="2485" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="24" op_0_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:430  %sext_ln172_36 = sext i22 %select_ln172_57 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_36"/></StgValue>
</operation>

<operation id="2486" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2659" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.preheader124.preheader.0.0_ifconv:434  %tmp_218 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %select_ln154_7, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="2487" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:436  %tmp_219 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %select_ln154_7, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="2488" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="20" op_0_bw="19">
<![CDATA[
.preheader124.preheader.0.0_ifconv:437  %zext_ln172_152 = zext i19 %tmp_219 to i20

]]></Node>
<StgValue><ssdm name="zext_ln172_152"/></StgValue>
</operation>

<operation id="2489" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
.preheader124.preheader.0.0_ifconv:438  %select_ln172_59 = select i1 %trunc_ln152_1, i20 %tmp_218, i20 %zext_ln172_152

]]></Node>
<StgValue><ssdm name="select_ln172_59"/></StgValue>
</operation>

<operation id="2490" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="21" op_0_bw="20">
<![CDATA[
.preheader124.preheader.0.0_ifconv:439  %zext_ln172_153 = zext i20 %select_ln172_59 to i21

]]></Node>
<StgValue><ssdm name="zext_ln172_153"/></StgValue>
</operation>

<operation id="2491" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:440  %sub_ln172_20 = sub i21 %zext_ln172_43, %zext_ln172_153

]]></Node>
<StgValue><ssdm name="sub_ln172_20"/></StgValue>
</operation>

<operation id="2492" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="25" op_0_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:441  %sext_ln172_38 = sext i21 %sub_ln172_20 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_38"/></StgValue>
</operation>

<operation id="2493" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3109" bw="24" op_0_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:884  %zext_ln172_139 = zext i22 %mul_ln172_116 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_139"/></StgValue>
</operation>

<operation id="2494" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:899  %add_ln172_37 = add i24 %zext_ln172_12, %mul_ln172_30

]]></Node>
<StgValue><ssdm name="add_ln172_37"/></StgValue>
</operation>

<operation id="2495" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:906  %add_ln172_41 = add i24 %mul_ln172_45, %zext_ln172_139

]]></Node>
<StgValue><ssdm name="add_ln172_41"/></StgValue>
</operation>

<operation id="2496" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:907  %add_ln172_42 = add i24 %add_ln172_41, %sext_ln172_36

]]></Node>
<StgValue><ssdm name="add_ln172_42"/></StgValue>
</operation>

<operation id="2497" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:932  %add_ln172_55 = add i25 %sext_ln172_7, %sext_ln172_20

]]></Node>
<StgValue><ssdm name="add_ln172_55"/></StgValue>
</operation>

<operation id="2498" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3172" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:947  %sext_ln172_138 = sext i24 %mul_ln172_118 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_138"/></StgValue>
</operation>

<operation id="2499" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3194" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:969  %add_ln172_77 = add i25 %sext_ln172_33, %sext_ln172_138

]]></Node>
<StgValue><ssdm name="add_ln172_77"/></StgValue>
</operation>

<operation id="2500" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3195" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:970  %add_ln172_78 = add i25 %add_ln172_77, %sext_ln172_38

]]></Node>
<StgValue><ssdm name="add_ln172_78"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="2501" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="24" op_0_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:143  %sext_ln172_9 = sext i22 %mul_ln172_12 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_9"/></StgValue>
</operation>

<operation id="2502" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:144  %shl_ln172_7 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %select_ln154_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_7"/></StgValue>
</operation>

<operation id="2503" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="24" op_0_bw="19">
<![CDATA[
.preheader124.preheader.0.0_ifconv:145  %zext_ln172_14 = zext i19 %shl_ln172_7 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_14"/></StgValue>
</operation>

<operation id="2504" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:147  %select_ln172_15 = select i1 %trunc_ln152_1, i24 %mul_ln172_13, i24 %zext_ln172_14

]]></Node>
<StgValue><ssdm name="select_ln172_15"/></StgValue>
</operation>

<operation id="2505" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:148  %sext_ln172_10 = sext i24 %select_ln172_15 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_10"/></StgValue>
</operation>

<operation id="2506" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:185  %sext_ln172_12 = sext i24 %mul_ln172_15 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_12"/></StgValue>
</operation>

<operation id="2507" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:236  %zext_ln172_90 = zext i23 %mul_ln172_23 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_90"/></StgValue>
</operation>

<operation id="2508" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader124.preheader.0.0_ifconv:240  %shl_ln172_8 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %select_ln154_3, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln172_8"/></StgValue>
</operation>

<operation id="2509" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="24" op_0_bw="17">
<![CDATA[
.preheader124.preheader.0.0_ifconv:241  %zext_ln172_20 = zext i17 %shl_ln172_8 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_20"/></StgValue>
</operation>

<operation id="2510" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:242  %select_ln172_27 = select i1 %trunc_ln152_1, i24 %zext_ln172_20, i24 %mul_ln172_25

]]></Node>
<StgValue><ssdm name="select_ln172_27"/></StgValue>
</operation>

<operation id="2511" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="23" op_0_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:246  %zext_ln172_104 = zext i22 %mul_ln172_26 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_104"/></StgValue>
</operation>

<operation id="2512" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader124.preheader.0.0_ifconv:248  %shl_ln172_9 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %select_ln154_3, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_9"/></StgValue>
</operation>

<operation id="2513" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="23" op_0_bw="18">
<![CDATA[
.preheader124.preheader.0.0_ifconv:249  %zext_ln172_22 = zext i18 %shl_ln172_9 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_22"/></StgValue>
</operation>

<operation id="2514" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:250  %select_ln172_29 = select i1 %trunc_ln152_1, i23 %zext_ln172_22, i23 %mul_ln172_27

]]></Node>
<StgValue><ssdm name="select_ln172_29"/></StgValue>
</operation>

<operation id="2515" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:251  %zext_ln172_23 = zext i23 %select_ln172_29 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_23"/></StgValue>
</operation>

<operation id="2516" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:304  %mul_ln172_32 = mul i24 97, %zext_ln172_29

]]></Node>
<StgValue><ssdm name="mul_ln172_32"/></StgValue>
</operation>

<operation id="2517" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader124.preheader.0.0_ifconv:305  %shl_ln172_10 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %select_ln154_4, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_10"/></StgValue>
</operation>

<operation id="2518" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="19" op_0_bw="18">
<![CDATA[
.preheader124.preheader.0.0_ifconv:306  %zext_ln172_30 = zext i18 %shl_ln172_10 to i19

]]></Node>
<StgValue><ssdm name="zext_ln172_30"/></StgValue>
</operation>

<operation id="2519" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader124.preheader.0.0_ifconv:307  %sub_ln172_7 = sub i19 0, %zext_ln172_30

]]></Node>
<StgValue><ssdm name="sub_ln172_7"/></StgValue>
</operation>

<operation id="2520" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="24" op_0_bw="19">
<![CDATA[
.preheader124.preheader.0.0_ifconv:308  %sext_ln172_21 = sext i19 %sub_ln172_7 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_21"/></StgValue>
</operation>

<operation id="2521" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:309  %select_ln172_35 = select i1 %trunc_ln152_1, i24 %sext_ln172_21, i24 %mul_ln172_32

]]></Node>
<StgValue><ssdm name="select_ln172_35"/></StgValue>
</operation>

<operation id="2522" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:310  %select_ln172_36 = select i1 %trunc_ln152_1, i23 -13, i23 -62

]]></Node>
<StgValue><ssdm name="select_ln172_36"/></StgValue>
</operation>

<operation id="2523" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="23" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:311  %zext_ln172_31 = zext i16 %select_ln154_4 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_31"/></StgValue>
</operation>

<operation id="2524" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:312  %mul_ln172_33 = mul i23 %select_ln172_36, %zext_ln172_31

]]></Node>
<StgValue><ssdm name="mul_ln172_33"/></StgValue>
</operation>

<operation id="2525" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.preheader124.preheader.0.0_ifconv:314  %shl_ln172_11 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %select_ln154_4, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_11"/></StgValue>
</operation>

<operation id="2526" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="24" op_0_bw="20">
<![CDATA[
.preheader124.preheader.0.0_ifconv:315  %zext_ln172_32 = zext i20 %shl_ln172_11 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_32"/></StgValue>
</operation>

<operation id="2527" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:316  %mul_ln172_34 = mul i24 -118, %zext_ln172_29

]]></Node>
<StgValue><ssdm name="mul_ln172_34"/></StgValue>
</operation>

<operation id="2528" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:317  %select_ln172_37 = select i1 %trunc_ln152_1, i24 %mul_ln172_34, i24 %zext_ln172_32

]]></Node>
<StgValue><ssdm name="select_ln172_37"/></StgValue>
</operation>

<operation id="2529" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:319  %select_ln172_38 = select i1 %trunc_ln152_1, i23 -46, i23 24

]]></Node>
<StgValue><ssdm name="select_ln172_38"/></StgValue>
</operation>

<operation id="2530" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:320  %mul_ln172_35 = mul i23 %select_ln172_38, %zext_ln172_31

]]></Node>
<StgValue><ssdm name="mul_ln172_35"/></StgValue>
</operation>

<operation id="2531" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:321  %sext_ln172_24 = sext i23 %mul_ln172_35 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_24"/></StgValue>
</operation>

<operation id="2532" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:322  %select_ln172_39 = select i1 %trunc_ln152_1, i24 23, i24 -104

]]></Node>
<StgValue><ssdm name="select_ln172_39"/></StgValue>
</operation>

<operation id="2533" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:323  %mul_ln172_36 = mul i24 %select_ln172_39, %zext_ln172_29

]]></Node>
<StgValue><ssdm name="mul_ln172_36"/></StgValue>
</operation>

<operation id="2534" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:324  %sext_ln172_25 = sext i24 %mul_ln172_36 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_25"/></StgValue>
</operation>

<operation id="2535" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:325  %select_ln172_40 = select i1 %trunc_ln152_1, i22 43, i22 39

]]></Node>
<StgValue><ssdm name="select_ln172_40"/></StgValue>
</operation>

<operation id="2536" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="23" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:353  %zext_ln172_33 = zext i16 %select_ln154_5 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_33"/></StgValue>
</operation>

<operation id="2537" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="22" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:354  %zext_ln172_115 = zext i16 %select_ln154_5 to i22

]]></Node>
<StgValue><ssdm name="zext_ln172_115"/></StgValue>
</operation>

<operation id="2538" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:355  %mul_ln172_37 = mul i22 %select_ln172_40, %zext_ln172_115

]]></Node>
<StgValue><ssdm name="mul_ln172_37"/></StgValue>
</operation>

<operation id="2539" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="24" op_0_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:356  %zext_ln172_34 = zext i22 %mul_ln172_37 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_34"/></StgValue>
</operation>

<operation id="2540" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:357  %select_ln172_41 = select i1 %trunc_ln152_1, i23 -61, i23 9

]]></Node>
<StgValue><ssdm name="select_ln172_41"/></StgValue>
</operation>

<operation id="2541" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:358  %mul_ln172_38 = mul i23 %select_ln172_41, %zext_ln172_33

]]></Node>
<StgValue><ssdm name="mul_ln172_38"/></StgValue>
</operation>

<operation id="2542" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:359  %sext_ln172_26 = sext i23 %mul_ln172_38 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_26"/></StgValue>
</operation>

<operation id="2543" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:369  %select_ln172_43 = select i1 %trunc_ln152_1, i22 30, i22 -22

]]></Node>
<StgValue><ssdm name="select_ln172_43"/></StgValue>
</operation>

<operation id="2544" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:370  %mul_ln172_39 = mul i22 %select_ln172_43, %zext_ln172_115

]]></Node>
<StgValue><ssdm name="mul_ln172_39"/></StgValue>
</operation>

<operation id="2545" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="24" op_0_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:371  %sext_ln172_29 = sext i22 %mul_ln172_39 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_29"/></StgValue>
</operation>

<operation id="2546" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:372  %select_ln172_44 = select i1 %trunc_ln152_1, i23 -31, i23 -49

]]></Node>
<StgValue><ssdm name="select_ln172_44"/></StgValue>
</operation>

<operation id="2547" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:373  %mul_ln172_40 = mul i23 %select_ln172_44, %zext_ln172_33

]]></Node>
<StgValue><ssdm name="mul_ln172_40"/></StgValue>
</operation>

<operation id="2548" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:374  %select_ln172_45 = select i1 %trunc_ln152_1, i23 89, i23 40

]]></Node>
<StgValue><ssdm name="select_ln172_45"/></StgValue>
</operation>

<operation id="2549" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="24" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:375  %zext_ln172_38 = zext i16 %select_ln154_5 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_38"/></StgValue>
</operation>

<operation id="2550" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:376  %mul_ln172_41 = mul i23 %select_ln172_45, %zext_ln172_33

]]></Node>
<StgValue><ssdm name="mul_ln172_41"/></StgValue>
</operation>

<operation id="2551" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:377  %zext_ln172_135 = zext i23 %mul_ln172_41 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_135"/></StgValue>
</operation>

<operation id="2552" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:378  %select_ln172_46 = select i1 %trunc_ln152_1, i24 -94, i24 -37

]]></Node>
<StgValue><ssdm name="select_ln172_46"/></StgValue>
</operation>

<operation id="2553" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:379  %mul_ln172_42 = mul i24 %select_ln172_46, %zext_ln172_38

]]></Node>
<StgValue><ssdm name="mul_ln172_42"/></StgValue>
</operation>

<operation id="2554" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:871  %add_ln172_22 = add i24 %mul_ln172_22, %zext_ln172_34

]]></Node>
<StgValue><ssdm name="add_ln172_22"/></StgValue>
</operation>

<operation id="2555" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:900  %sext_ln172_122 = sext i24 %add_ln172_37 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_122"/></StgValue>
</operation>

<operation id="2556" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:901  %add_ln172_38 = add i25 %sext_ln172_122, %sext_ln172_12

]]></Node>
<StgValue><ssdm name="add_ln172_38"/></StgValue>
</operation>

<operation id="2557" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:904  %add_ln172_40 = add i24 %zext_ln172_90, %sext_ln172_26

]]></Node>
<StgValue><ssdm name="add_ln172_40"/></StgValue>
</operation>

<operation id="2558" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3192" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:967  %add_ln172_76 = add i24 %select_ln172_27, %sext_ln172_29

]]></Node>
<StgValue><ssdm name="add_ln172_76"/></StgValue>
</operation>

<operation id="2559" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3223" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:998  %add_ln172_94 = add i23 %zext_ln172_104, %mul_ln172_40

]]></Node>
<StgValue><ssdm name="add_ln172_94"/></StgValue>
</operation>

<operation id="2560" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3260" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1035  %add_ln172_112 = add i24 %zext_ln172_23, %zext_ln172_135

]]></Node>
<StgValue><ssdm name="add_ln172_112"/></StgValue>
</operation>

<operation id="2561" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3292" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1067  %add_ln172_127 = add i24 %sext_ln172_9, %sext_ln172_24

]]></Node>
<StgValue><ssdm name="add_ln172_127"/></StgValue>
</operation>

<operation id="2562" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3324" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1099  %add_ln172_146 = add i25 %sext_ln172_10, %sext_ln172_25

]]></Node>
<StgValue><ssdm name="add_ln172_146"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="2563" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:137  %zext_ln172_46 = zext i23 %mul_ln172_10 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_46"/></StgValue>
</operation>

<operation id="2564" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="25" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:140  %sext_ln172_8 = sext i23 %mul_ln172_11 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_8"/></StgValue>
</operation>

<operation id="2565" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:194  %sext_ln172_14 = sext i23 %mul_ln172_18 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_14"/></StgValue>
</operation>

<operation id="2566" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:197  %sext_ln172_15 = sext i24 %mul_ln172_19 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_15"/></StgValue>
</operation>

<operation id="2567" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="26" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:202  %sext_ln172_16 = sext i23 %mul_ln172_21 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_16"/></StgValue>
</operation>

<operation id="2568" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader124.preheader.0.0_ifconv:255  %shl_ln172_s = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %select_ln154_3, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_s"/></StgValue>
</operation>

<operation id="2569" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="22" op_0_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:256  %zext_ln172_24 = zext i21 %shl_ln172_s to i22

]]></Node>
<StgValue><ssdm name="zext_ln172_24"/></StgValue>
</operation>

<operation id="2570" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:257  %sub_ln172_5 = sub i22 0, %zext_ln172_24

]]></Node>
<StgValue><ssdm name="sub_ln172_5"/></StgValue>
</operation>

<operation id="2571" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="23" op_0_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:258  %sext_ln172_18 = sext i22 %sub_ln172_5 to i23

]]></Node>
<StgValue><ssdm name="sext_ln172_18"/></StgValue>
</operation>

<operation id="2572" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:259  %shl_ln172_3 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %select_ln154_3, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_3"/></StgValue>
</operation>

<operation id="2573" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="23" op_0_bw="19">
<![CDATA[
.preheader124.preheader.0.0_ifconv:260  %zext_ln172_25 = zext i19 %shl_ln172_3 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_25"/></StgValue>
</operation>

<operation id="2574" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:261  %sub_ln172_6 = sub i23 %sext_ln172_18, %zext_ln172_25

]]></Node>
<StgValue><ssdm name="sub_ln172_6"/></StgValue>
</operation>

<operation id="2575" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="22" op_0_bw="17">
<![CDATA[
.preheader124.preheader.0.0_ifconv:262  %zext_ln172_26 = zext i17 %shl_ln172_8 to i22

]]></Node>
<StgValue><ssdm name="zext_ln172_26"/></StgValue>
</operation>

<operation id="2576" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:263  %add_ln172_2 = add i22 %zext_ln172_24, %zext_ln172_26

]]></Node>
<StgValue><ssdm name="add_ln172_2"/></StgValue>
</operation>

<operation id="2577" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="23" op_0_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:264  %zext_ln172_27 = zext i22 %add_ln172_2 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_27"/></StgValue>
</operation>

<operation id="2578" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:265  %select_ln172_31 = select i1 %trunc_ln152_1, i23 %zext_ln172_27, i23 %sub_ln172_6

]]></Node>
<StgValue><ssdm name="select_ln172_31"/></StgValue>
</operation>

<operation id="2579" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:266  %sext_ln172_19 = sext i23 %select_ln172_31 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_19"/></StgValue>
</operation>

<operation id="2580" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:313  %sext_ln172_22 = sext i23 %mul_ln172_33 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_22"/></StgValue>
</operation>

<operation id="2581" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:318  %sext_ln172_23 = sext i24 %select_ln172_37 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_23"/></StgValue>
</operation>

<operation id="2582" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:381  %select_ln172_47 = select i1 %trunc_ln152_1, i22 7, i22 43

]]></Node>
<StgValue><ssdm name="select_ln172_47"/></StgValue>
</operation>

<operation id="2583" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:382  %mul_ln172_43 = mul i22 %select_ln172_47, %zext_ln172_115

]]></Node>
<StgValue><ssdm name="mul_ln172_43"/></StgValue>
</operation>

<operation id="2584" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="24" op_0_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:383  %zext_ln172_39 = zext i22 %mul_ln172_43 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_39"/></StgValue>
</operation>

<operation id="2585" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:391  %select_ln172_48 = select i1 %trunc_ln152_1, i24 -76, i24 39

]]></Node>
<StgValue><ssdm name="select_ln172_48"/></StgValue>
</operation>

<operation id="2586" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="23" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:396  %zext_ln172_138 = zext i16 %select_ln154_6 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_138"/></StgValue>
</operation>

<operation id="2587" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:397  %mul_ln172_44 = mul i24 %select_ln172_48, %zext_ln172_40

]]></Node>
<StgValue><ssdm name="mul_ln172_44"/></StgValue>
</operation>

<operation id="2588" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:401  %select_ln172_50 = select i1 %trunc_ln152_1, i24 -9, i24 79

]]></Node>
<StgValue><ssdm name="select_ln172_50"/></StgValue>
</operation>

<operation id="2589" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:402  %mul_ln172_46 = mul i24 %select_ln172_50, %zext_ln172_40

]]></Node>
<StgValue><ssdm name="mul_ln172_46"/></StgValue>
</operation>

<operation id="2590" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:407  %select_ln172_52 = select i1 %trunc_ln152_1, i23 113, i23 14

]]></Node>
<StgValue><ssdm name="select_ln172_52"/></StgValue>
</operation>

<operation id="2591" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:408  %mul_ln172_48 = mul i23 %select_ln172_52, %zext_ln172_138

]]></Node>
<StgValue><ssdm name="mul_ln172_48"/></StgValue>
</operation>

<operation id="2592" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:414  %select_ln172_55 = select i1 %trunc_ln152_1, i24 -102, i24 53

]]></Node>
<StgValue><ssdm name="select_ln172_55"/></StgValue>
</operation>

<operation id="2593" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:415  %mul_ln172_51 = mul i24 %select_ln172_55, %zext_ln172_40

]]></Node>
<StgValue><ssdm name="mul_ln172_51"/></StgValue>
</operation>

<operation id="2594" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:417  %select_ln172_56 = select i1 %trunc_ln152_1, i24 54, i24 -107

]]></Node>
<StgValue><ssdm name="select_ln172_56"/></StgValue>
</operation>

<operation id="2595" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="24" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:421  %zext_ln172_41 = zext i16 %select_ln154_7 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_41"/></StgValue>
</operation>

<operation id="2596" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:422  %mul_ln172_52 = mul i24 %select_ln172_56, %zext_ln172_41

]]></Node>
<StgValue><ssdm name="mul_ln172_52"/></StgValue>
</operation>

<operation id="2597" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:431  %select_ln172_58 = select i1 %trunc_ln152_1, i24 74, i24 -81

]]></Node>
<StgValue><ssdm name="select_ln172_58"/></StgValue>
</operation>

<operation id="2598" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:432  %mul_ln172_54 = mul i24 %select_ln172_58, %zext_ln172_41

]]></Node>
<StgValue><ssdm name="mul_ln172_54"/></StgValue>
</operation>

<operation id="2599" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:442  %select_ln172_60 = select i1 %trunc_ln152_1, i23 -62, i23 -37

]]></Node>
<StgValue><ssdm name="select_ln172_60"/></StgValue>
</operation>

<operation id="2600" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="23" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:443  %zext_ln172_47 = zext i16 %select_ln154_7 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_47"/></StgValue>
</operation>

<operation id="2601" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:444  %mul_ln172_55 = mul i23 %select_ln172_60, %zext_ln172_47

]]></Node>
<StgValue><ssdm name="mul_ln172_55"/></StgValue>
</operation>

<operation id="2602" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:457  %select_ln172_62 = select i1 %trunc_ln152_1, i22 49, i22 30

]]></Node>
<StgValue><ssdm name="select_ln172_62"/></StgValue>
</operation>

<operation id="2603" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:458  %mul_ln172_56 = mul i22 %select_ln172_62, %zext_ln172_42

]]></Node>
<StgValue><ssdm name="mul_ln172_56"/></StgValue>
</operation>

<operation id="2604" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:460  %mul_ln172_57 = mul i23 -52, %zext_ln172_47

]]></Node>
<StgValue><ssdm name="mul_ln172_57"/></StgValue>
</operation>

<operation id="2605" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:465  %select_ln172_64 = select i1 %trunc_ln152_1, i23 53, i23 -43

]]></Node>
<StgValue><ssdm name="select_ln172_64"/></StgValue>
</operation>

<operation id="2606" st_id="23" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:466  %tmp_192 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_2_0_load_1, i16 %l2_stripes_2_1_load_1, i16 %l2_stripes_2_2_load_1, i16 %l2_stripes_2_3_load_1, i16 %l2_stripes_2_4_load_1, i16 %l2_stripes_2_5_load_1, i3 %select_ln162_1)

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="2607" st_id="23" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:467  %tmp_193 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_0_0_load_1, i16 %l2_stripes_0_1_load_1, i16 %l2_stripes_0_2_load_1, i16 %l2_stripes_0_3_load_1, i16 %l2_stripes_0_4_load_1, i16 %l2_stripes_0_5_load_1, i3 %select_ln162_1)

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="2608" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:468  %select_ln154_8 = select i1 %trunc_ln152_1, i16 %tmp_192, i16 %tmp_193

]]></Node>
<StgValue><ssdm name="select_ln154_8"/></StgValue>
</operation>

<operation id="2609" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="23" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:469  %zext_ln172_53 = zext i16 %select_ln154_8 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_53"/></StgValue>
</operation>

<operation id="2610" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:470  %mul_ln172_58 = mul i23 %select_ln172_64, %zext_ln172_53

]]></Node>
<StgValue><ssdm name="mul_ln172_58"/></StgValue>
</operation>

<operation id="2611" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:905  %sext_ln172_124 = sext i24 %add_ln172_40 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_124"/></StgValue>
</operation>

<operation id="2612" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:908  %sext_ln172_125 = sext i24 %add_ln172_42 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_125"/></StgValue>
</operation>

<operation id="2613" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:909  %add_ln172_43 = add i25 %sext_ln172_125, %sext_ln172_124

]]></Node>
<StgValue><ssdm name="add_ln172_43"/></StgValue>
</operation>

<operation id="2614" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="26" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:968  %sext_ln172_146 = sext i24 %add_ln172_76 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_146"/></StgValue>
</operation>

<operation id="2615" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="26" op_0_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:971  %sext_ln172_147 = sext i25 %add_ln172_78 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_147"/></StgValue>
</operation>

<operation id="2616" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:972  %add_ln172_79 = add i26 %sext_ln172_147, %sext_ln172_146

]]></Node>
<StgValue><ssdm name="add_ln172_79"/></StgValue>
</operation>

<operation id="2617" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3218" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:993  %add_ln172_91 = add i24 %zext_ln172_46, %sext_ln172_22

]]></Node>
<StgValue><ssdm name="add_ln172_91"/></StgValue>
</operation>

<operation id="2618" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3219" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:994  %add_ln172_92 = add i24 %add_ln172_91, %sext_ln172_14

]]></Node>
<StgValue><ssdm name="add_ln172_92"/></StgValue>
</operation>

<operation id="2619" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3256" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1031  %add_ln172_109 = add i25 %sext_ln172_8, %sext_ln172_23

]]></Node>
<StgValue><ssdm name="add_ln172_109"/></StgValue>
</operation>

<operation id="2620" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3257" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1032  %add_ln172_110 = add i25 %add_ln172_109, %sext_ln172_15

]]></Node>
<StgValue><ssdm name="add_ln172_110"/></StgValue>
</operation>

<operation id="2621" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3325" bw="26" op_0_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1100  %sext_ln172_185 = sext i25 %add_ln172_146 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_185"/></StgValue>
</operation>

<operation id="2622" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3326" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1101  %add_ln172_147 = add i26 %sext_ln172_185, %sext_ln172_16

]]></Node>
<StgValue><ssdm name="add_ln172_147"/></StgValue>
</operation>

<operation id="2623" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3328" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1103  %add_ln172_149 = add i24 %sext_ln172_19, %zext_ln172_39

]]></Node>
<StgValue><ssdm name="add_ln172_149"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="2624" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.preheader124.preheader.0.0_ifconv:52  %shl_ln1 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %select_ln154, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="2625" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="21" op_0_bw="20">
<![CDATA[
.preheader124.preheader.0.0_ifconv:53  %zext_ln172_2 = zext i20 %shl_ln1 to i21

]]></Node>
<StgValue><ssdm name="zext_ln172_2"/></StgValue>
</operation>

<operation id="2626" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:54  %sub_ln172 = sub i21 0, %zext_ln172_2

]]></Node>
<StgValue><ssdm name="sub_ln172"/></StgValue>
</operation>

<operation id="2627" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:472  %select_ln172_65 = select i1 %trunc_ln152_1, i23 -27, i23 61

]]></Node>
<StgValue><ssdm name="select_ln172_65"/></StgValue>
</operation>

<operation id="2628" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:473  %mul_ln172_59 = mul i23 %select_ln172_65, %zext_ln172_53

]]></Node>
<StgValue><ssdm name="mul_ln172_59"/></StgValue>
</operation>

<operation id="2629" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2713" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:488  %select_ln172_67 = select i1 %trunc_ln152_1, i23 62, i23 67

]]></Node>
<StgValue><ssdm name="select_ln172_67"/></StgValue>
</operation>

<operation id="2630" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="24" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:489  %zext_ln172_59 = zext i16 %select_ln154_8 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_59"/></StgValue>
</operation>

<operation id="2631" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2715" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:490  %mul_ln172_60 = mul i23 %select_ln172_67, %zext_ln172_53

]]></Node>
<StgValue><ssdm name="mul_ln172_60"/></StgValue>
</operation>

<operation id="2632" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:492  %select_ln172_68 = select i1 %trunc_ln152_1, i24 -51, i24 -127

]]></Node>
<StgValue><ssdm name="select_ln172_68"/></StgValue>
</operation>

<operation id="2633" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2718" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:493  %mul_ln172_61 = mul i24 %select_ln172_68, %zext_ln172_59

]]></Node>
<StgValue><ssdm name="mul_ln172_61"/></StgValue>
</operation>

<operation id="2634" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2734" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:509  %mul_ln172_62 = mul i23 -47, %zext_ln172_53

]]></Node>
<StgValue><ssdm name="mul_ln172_62"/></StgValue>
</operation>

<operation id="2635" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:512  %mul_ln172_63 = mul i24 -86, %zext_ln172_59

]]></Node>
<StgValue><ssdm name="mul_ln172_63"/></StgValue>
</operation>

<operation id="2636" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:515  %select_ln172_72 = select i1 %trunc_ln152_1, i23 -19, i23 -34

]]></Node>
<StgValue><ssdm name="select_ln172_72"/></StgValue>
</operation>

<operation id="2637" st_id="24" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:516  %tmp_194 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_3_0_load_1, i16 %l2_stripes_3_1_load_1, i16 %l2_stripes_3_2_load_1, i16 %l2_stripes_3_3_load_1, i16 %l2_stripes_3_4_load_1, i16 %l2_stripes_3_5_load_1, i3 %select_ln162_1)

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="2638" st_id="24" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:517  %tmp_195 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_1_0_load_1, i16 %l2_stripes_1_1_load_1, i16 %l2_stripes_1_2_load_1, i16 %l2_stripes_1_3_load_1, i16 %l2_stripes_1_4_load_1, i16 %l2_stripes_1_5_load_1, i3 %select_ln162_1)

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="2639" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:518  %select_ln154_9 = select i1 %trunc_ln152_1, i16 %tmp_194, i16 %tmp_195

]]></Node>
<StgValue><ssdm name="select_ln154_9"/></StgValue>
</operation>

<operation id="2640" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="23" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:519  %zext_ln172_69 = zext i16 %select_ln154_9 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_69"/></StgValue>
</operation>

<operation id="2641" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:520  %mul_ln172_64 = mul i23 %select_ln172_72, %zext_ln172_69

]]></Node>
<StgValue><ssdm name="mul_ln172_64"/></StgValue>
</operation>

<operation id="2642" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:522  %select_ln172_73 = select i1 %trunc_ln152_1, i23 -42, i23 -33

]]></Node>
<StgValue><ssdm name="select_ln172_73"/></StgValue>
</operation>

<operation id="2643" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2748" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:523  %mul_ln172_65 = mul i23 %select_ln172_73, %zext_ln172_69

]]></Node>
<StgValue><ssdm name="mul_ln172_65"/></StgValue>
</operation>

<operation id="2644" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:525  %select_ln172_74 = select i1 %trunc_ln152_1, i23 26, i23 86

]]></Node>
<StgValue><ssdm name="select_ln172_74"/></StgValue>
</operation>

<operation id="2645" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="24" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:526  %zext_ln172_70 = zext i16 %select_ln154_9 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_70"/></StgValue>
</operation>

<operation id="2646" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:527  %mul_ln172_66 = mul i23 %select_ln172_74, %zext_ln172_69

]]></Node>
<StgValue><ssdm name="mul_ln172_66"/></StgValue>
</operation>

<operation id="2647" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:529  %select_ln172_75 = select i1 %trunc_ln152_1, i24 -91, i24 -55

]]></Node>
<StgValue><ssdm name="select_ln172_75"/></StgValue>
</operation>

<operation id="2648" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:530  %mul_ln172_67 = mul i24 %select_ln172_75, %zext_ln172_70

]]></Node>
<StgValue><ssdm name="mul_ln172_67"/></StgValue>
</operation>

<operation id="2649" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:532  %select_ln172_76 = select i1 %trunc_ln152_1, i24 -78, i24 -42

]]></Node>
<StgValue><ssdm name="select_ln172_76"/></StgValue>
</operation>

<operation id="2650" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:533  %mul_ln172_68 = mul i24 %select_ln172_76, %zext_ln172_70

]]></Node>
<StgValue><ssdm name="mul_ln172_68"/></StgValue>
</operation>

<operation id="2651" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2783" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:558  %select_ln172_79 = select i1 %trunc_ln152_1, i24 -22, i24 108

]]></Node>
<StgValue><ssdm name="select_ln172_79"/></StgValue>
</operation>

<operation id="2652" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2784" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:559  %mul_ln172_69 = mul i24 %select_ln172_79, %zext_ln172_70

]]></Node>
<StgValue><ssdm name="mul_ln172_69"/></StgValue>
</operation>

<operation id="2653" st_id="24" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:562  %tmp_196 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_2_0_load_2, i16 %l2_stripes_2_1_load_2, i16 %l2_stripes_2_2_load_2, i16 %l2_stripes_2_3_load_2, i16 %l2_stripes_2_4_load_2, i16 %l2_stripes_2_5_load_2, i3 %select_ln162_1)

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="2654" st_id="24" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2788" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:563  %tmp_197 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_0_0_load_2, i16 %l2_stripes_0_1_load_2, i16 %l2_stripes_0_2_load_2, i16 %l2_stripes_0_3_load_2, i16 %l2_stripes_0_4_load_2, i16 %l2_stripes_0_5_load_2, i3 %select_ln162_1)

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="2655" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2789" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:564  %select_ln154_10 = select i1 %trunc_ln152_1, i16 %tmp_196, i16 %tmp_197

]]></Node>
<StgValue><ssdm name="select_ln154_10"/></StgValue>
</operation>

<operation id="2656" st_id="24" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2826" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:601  %tmp_198 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_3_0_load_2, i16 %l2_stripes_3_1_load_2, i16 %l2_stripes_3_2_load_2, i16 %l2_stripes_3_3_load_2, i16 %l2_stripes_3_4_load_2, i16 %l2_stripes_3_5_load_2, i3 %select_ln162_1)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="2657" st_id="24" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2827" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:602  %tmp_199 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_1_0_load_2, i16 %l2_stripes_1_1_load_2, i16 %l2_stripes_1_2_load_2, i16 %l2_stripes_1_3_load_2, i16 %l2_stripes_1_4_load_2, i16 %l2_stripes_1_5_load_2, i3 %select_ln162_1)

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="2658" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2828" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:603  %select_ln154_11 = select i1 %trunc_ln152_1, i16 %tmp_198, i16 %tmp_199

]]></Node>
<StgValue><ssdm name="select_ln154_11"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="2659" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:46  %zext_ln172_21 = zext i23 %mul_ln172 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_21"/></StgValue>
</operation>

<operation id="2660" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:50  %sext_ln172 = sext i24 %mul_ln172_1 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172"/></StgValue>
</operation>

<operation id="2661" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="22" op_0_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:55  %sext_ln172_1 = sext i21 %sub_ln172 to i22

]]></Node>
<StgValue><ssdm name="sext_ln172_1"/></StgValue>
</operation>

<operation id="2662" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader124.preheader.0.0_ifconv:56  %shl_ln172_1 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %select_ln154, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_1"/></StgValue>
</operation>

<operation id="2663" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="22" op_0_bw="18">
<![CDATA[
.preheader124.preheader.0.0_ifconv:57  %zext_ln172_3 = zext i18 %shl_ln172_1 to i22

]]></Node>
<StgValue><ssdm name="zext_ln172_3"/></StgValue>
</operation>

<operation id="2664" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:58  %sub_ln172_1 = sub i22 %sext_ln172_1, %zext_ln172_3

]]></Node>
<StgValue><ssdm name="sub_ln172_1"/></StgValue>
</operation>

<operation id="2665" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader124.preheader.0.0_ifconv:59  %shl_ln172_2 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %select_ln154, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln172_2"/></StgValue>
</operation>

<operation id="2666" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="21" op_0_bw="17">
<![CDATA[
.preheader124.preheader.0.0_ifconv:60  %zext_ln172_4 = zext i17 %shl_ln172_2 to i21

]]></Node>
<StgValue><ssdm name="zext_ln172_4"/></StgValue>
</operation>

<operation id="2667" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:61  %add_ln172 = add i21 %zext_ln172_2, %zext_ln172_4

]]></Node>
<StgValue><ssdm name="add_ln172"/></StgValue>
</operation>

<operation id="2668" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="22" op_0_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:62  %zext_ln172_5 = zext i21 %add_ln172 to i22

]]></Node>
<StgValue><ssdm name="zext_ln172_5"/></StgValue>
</operation>

<operation id="2669" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:63  %select_ln172_2 = select i1 %trunc_ln152_1, i22 %zext_ln172_5, i22 %sub_ln172_1

]]></Node>
<StgValue><ssdm name="select_ln172_2"/></StgValue>
</operation>

<operation id="2670" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="23" op_0_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:64  %sext_ln172_2 = sext i22 %select_ln172_2 to i23

]]></Node>
<StgValue><ssdm name="sext_ln172_2"/></StgValue>
</operation>

<operation id="2671" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:71  %zext_ln172_37 = zext i23 %mul_ln172_3 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_37"/></StgValue>
</operation>

<operation id="2672" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:78  %sext_ln172_3 = sext i24 %mul_ln172_5 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_3"/></StgValue>
</operation>

<operation id="2673" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="19" op_0_bw="18">
<![CDATA[
.preheader124.preheader.0.0_ifconv:81  %zext_ln172_6 = zext i18 %shl_ln172_1 to i19

]]></Node>
<StgValue><ssdm name="zext_ln172_6"/></StgValue>
</operation>

<operation id="2674" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader124.preheader.0.0_ifconv:82  %sub_ln172_2 = sub i19 0, %zext_ln172_6

]]></Node>
<StgValue><ssdm name="sub_ln172_2"/></StgValue>
</operation>

<operation id="2675" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="24" op_0_bw="19">
<![CDATA[
.preheader124.preheader.0.0_ifconv:83  %sext_ln172_4 = sext i19 %sub_ln172_2 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_4"/></StgValue>
</operation>

<operation id="2676" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:84  %select_ln172_7 = select i1 %trunc_ln152_1, i24 %sext_ln172_4, i24 %mul_ln172_6

]]></Node>
<StgValue><ssdm name="select_ln172_7"/></StgValue>
</operation>

<operation id="2677" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:188  %sext_ln172_13 = sext i24 %mul_ln172_16 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_13"/></StgValue>
</operation>

<operation id="2678" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader124.preheader.0.0_ifconv:475  %shl_ln172_18 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %select_ln154_8, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_18"/></StgValue>
</operation>

<operation id="2679" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="22" op_0_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:476  %zext_ln172_54 = zext i21 %shl_ln172_18 to i22

]]></Node>
<StgValue><ssdm name="zext_ln172_54"/></StgValue>
</operation>

<operation id="2680" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader124.preheader.0.0_ifconv:477  %shl_ln172_19 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %select_ln154_8, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_19"/></StgValue>
</operation>

<operation id="2681" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="22" op_0_bw="18">
<![CDATA[
.preheader124.preheader.0.0_ifconv:478  %zext_ln172_55 = zext i18 %shl_ln172_19 to i22

]]></Node>
<StgValue><ssdm name="zext_ln172_55"/></StgValue>
</operation>

<operation id="2682" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:479  %sub_ln172_13 = sub i22 %zext_ln172_55, %zext_ln172_54

]]></Node>
<StgValue><ssdm name="sub_ln172_13"/></StgValue>
</operation>

<operation id="2683" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="24" op_0_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:480  %sext_ln172_46 = sext i22 %sub_ln172_13 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_46"/></StgValue>
</operation>

<operation id="2684" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
.preheader124.preheader.0.0_ifconv:481  %shl_ln172_20 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %select_ln154_8, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_20"/></StgValue>
</operation>

<operation id="2685" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="23" op_0_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:482  %zext_ln172_56 = zext i22 %shl_ln172_20 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_56"/></StgValue>
</operation>

<operation id="2686" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2708" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.preheader124.preheader.0.0_ifconv:483  %shl_ln172_21 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %select_ln154_8, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_21"/></StgValue>
</operation>

<operation id="2687" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="23" op_0_bw="20">
<![CDATA[
.preheader124.preheader.0.0_ifconv:484  %zext_ln172_57 = zext i20 %shl_ln172_21 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_57"/></StgValue>
</operation>

<operation id="2688" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:485  %add_ln172_4 = add i23 %zext_ln172_56, %zext_ln172_57

]]></Node>
<StgValue><ssdm name="add_ln172_4"/></StgValue>
</operation>

<operation id="2689" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:486  %zext_ln172_58 = zext i23 %add_ln172_4 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_58"/></StgValue>
</operation>

<operation id="2690" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:487  %select_ln172_66 = select i1 %trunc_ln152_1, i24 %zext_ln172_58, i24 %sext_ln172_46

]]></Node>
<StgValue><ssdm name="select_ln172_66"/></StgValue>
</operation>

<operation id="2691" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="25" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:491  %zext_ln172_60 = zext i23 %mul_ln172_60 to i25

]]></Node>
<StgValue><ssdm name="zext_ln172_60"/></StgValue>
</operation>

<operation id="2692" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2719" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:494  %sext_ln172_47 = sext i24 %mul_ln172_61 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_47"/></StgValue>
</operation>

<operation id="2693" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="17" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:495  %zext_ln172_61 = zext i16 %select_ln154_8 to i17

]]></Node>
<StgValue><ssdm name="zext_ln172_61"/></StgValue>
</operation>

<operation id="2694" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2721" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:496  %shl_ln172_22 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %select_ln154_8, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_22"/></StgValue>
</operation>

<operation id="2695" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="20" op_0_bw="19">
<![CDATA[
.preheader124.preheader.0.0_ifconv:497  %zext_ln172_62 = zext i19 %shl_ln172_22 to i20

]]></Node>
<StgValue><ssdm name="zext_ln172_62"/></StgValue>
</operation>

<operation id="2696" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader124.preheader.0.0_ifconv:498  %shl_ln172_23 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %select_ln154_8, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln172_23"/></StgValue>
</operation>

<operation id="2697" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="20" op_0_bw="17">
<![CDATA[
.preheader124.preheader.0.0_ifconv:499  %zext_ln172_63 = zext i17 %shl_ln172_23 to i20

]]></Node>
<StgValue><ssdm name="zext_ln172_63"/></StgValue>
</operation>

<operation id="2698" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader124.preheader.0.0_ifconv:500  %add_ln172_5 = add i20 %zext_ln172_63, %zext_ln172_62

]]></Node>
<StgValue><ssdm name="add_ln172_5"/></StgValue>
</operation>

<operation id="2699" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2726" bw="21" op_0_bw="20">
<![CDATA[
.preheader124.preheader.0.0_ifconv:501  %zext_ln172_64 = zext i20 %add_ln172_5 to i21

]]></Node>
<StgValue><ssdm name="zext_ln172_64"/></StgValue>
</operation>

<operation id="2700" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="21" op_0_bw="20">
<![CDATA[
.preheader124.preheader.0.0_ifconv:502  %zext_ln172_65 = zext i20 %shl_ln172_21 to i21

]]></Node>
<StgValue><ssdm name="zext_ln172_65"/></StgValue>
</operation>

<operation id="2701" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="21" op_0_bw="18">
<![CDATA[
.preheader124.preheader.0.0_ifconv:503  %zext_ln172_66 = zext i18 %shl_ln172_19 to i21

]]></Node>
<StgValue><ssdm name="zext_ln172_66"/></StgValue>
</operation>

<operation id="2702" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:504  %add_ln172_6 = add i21 %zext_ln172_66, %zext_ln172_65

]]></Node>
<StgValue><ssdm name="add_ln172_6"/></StgValue>
</operation>

<operation id="2703" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:505  %select_ln172_69 = select i1 %trunc_ln152_1, i21 %add_ln172_6, i21 %zext_ln172_64

]]></Node>
<StgValue><ssdm name="select_ln172_69"/></StgValue>
</operation>

<operation id="2704" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader124.preheader.0.0_ifconv:507  %sub_ln172_14 = sub i17 0, %zext_ln172_61

]]></Node>
<StgValue><ssdm name="sub_ln172_14"/></StgValue>
</operation>

<operation id="2705" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="23" op_0_bw="17">
<![CDATA[
.preheader124.preheader.0.0_ifconv:508  %sext_ln172_48 = sext i17 %sub_ln172_14 to i23

]]></Node>
<StgValue><ssdm name="sext_ln172_48"/></StgValue>
</operation>

<operation id="2706" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:510  %select_ln172_70 = select i1 %trunc_ln152_1, i23 %mul_ln172_62, i23 %sext_ln172_48

]]></Node>
<StgValue><ssdm name="select_ln172_70"/></StgValue>
</operation>

<operation id="2707" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2736" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:511  %sext_ln172_49 = sext i23 %select_ln172_70 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_49"/></StgValue>
</operation>

<operation id="2708" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="24" op_0_bw="18">
<![CDATA[
.preheader124.preheader.0.0_ifconv:513  %zext_ln172_68 = zext i18 %shl_ln172_19 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_68"/></StgValue>
</operation>

<operation id="2709" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2739" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:514  %select_ln172_71 = select i1 %trunc_ln152_1, i24 %zext_ln172_68, i24 %mul_ln172_63

]]></Node>
<StgValue><ssdm name="select_ln172_71"/></StgValue>
</operation>

<operation id="2710" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:531  %sext_ln172_52 = sext i24 %mul_ln172_67 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_52"/></StgValue>
</operation>

<operation id="2711" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:534  %sext_ln172_53 = sext i24 %mul_ln172_68 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_53"/></StgValue>
</operation>

<operation id="2712" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:561  %select_ln172_80 = select i1 %trunc_ln152_1, i23 -54, i23 -53

]]></Node>
<StgValue><ssdm name="select_ln172_80"/></StgValue>
</operation>

<operation id="2713" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2790" bw="23" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:565  %zext_ln172_80 = zext i16 %select_ln154_10 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_80"/></StgValue>
</operation>

<operation id="2714" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="22" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:566  %zext_ln172_154 = zext i16 %select_ln154_10 to i22

]]></Node>
<StgValue><ssdm name="zext_ln172_154"/></StgValue>
</operation>

<operation id="2715" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2792" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:567  %mul_ln172_70 = mul i23 %select_ln172_80, %zext_ln172_80

]]></Node>
<StgValue><ssdm name="mul_ln172_70"/></StgValue>
</operation>

<operation id="2716" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:568  %sext_ln172_59 = sext i23 %mul_ln172_70 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_59"/></StgValue>
</operation>

<operation id="2717" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2794" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:569  %select_ln172_81 = select i1 %trunc_ln152_1, i23 46, i23 -55

]]></Node>
<StgValue><ssdm name="select_ln172_81"/></StgValue>
</operation>

<operation id="2718" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:570  %mul_ln172_71 = mul i23 %select_ln172_81, %zext_ln172_80

]]></Node>
<StgValue><ssdm name="mul_ln172_71"/></StgValue>
</operation>

<operation id="2719" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2796" bw="25" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:571  %sext_ln172_60 = sext i23 %mul_ln172_71 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_60"/></StgValue>
</operation>

<operation id="2720" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="17" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:572  %zext_ln172_81 = zext i16 %select_ln154_10 to i17

]]></Node>
<StgValue><ssdm name="zext_ln172_81"/></StgValue>
</operation>

<operation id="2721" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2798" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader124.preheader.0.0_ifconv:573  %sub_ln172_18 = sub i17 0, %zext_ln172_81

]]></Node>
<StgValue><ssdm name="sub_ln172_18"/></StgValue>
</operation>

<operation id="2722" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2799" bw="22" op_0_bw="17">
<![CDATA[
.preheader124.preheader.0.0_ifconv:574  %sext_ln172_61 = sext i17 %sub_ln172_18 to i22

]]></Node>
<StgValue><ssdm name="sext_ln172_61"/></StgValue>
</operation>

<operation id="2723" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2800" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader124.preheader.0.0_ifconv:575  %shl_ln172_29 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %select_ln154_10, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_29"/></StgValue>
</operation>

<operation id="2724" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2801" bw="22" op_0_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:576  %zext_ln172_82 = zext i21 %shl_ln172_29 to i22

]]></Node>
<StgValue><ssdm name="zext_ln172_82"/></StgValue>
</operation>

<operation id="2725" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2802" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:577  %shl_ln172_30 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %select_ln154_10, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_30"/></StgValue>
</operation>

<operation id="2726" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2803" bw="22" op_0_bw="19">
<![CDATA[
.preheader124.preheader.0.0_ifconv:578  %zext_ln172_83 = zext i19 %shl_ln172_30 to i22

]]></Node>
<StgValue><ssdm name="zext_ln172_83"/></StgValue>
</operation>

<operation id="2727" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2804" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:579  %sub_ln172_19 = sub i22 %zext_ln172_83, %zext_ln172_82

]]></Node>
<StgValue><ssdm name="sub_ln172_19"/></StgValue>
</operation>

<operation id="2728" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2805" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:580  %select_ln172_82 = select i1 %trunc_ln152_1, i22 %sub_ln172_19, i22 %sext_ln172_61

]]></Node>
<StgValue><ssdm name="select_ln172_82"/></StgValue>
</operation>

<operation id="2729" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2806" bw="23" op_0_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:581  %sext_ln172_62 = sext i22 %select_ln172_82 to i23

]]></Node>
<StgValue><ssdm name="sext_ln172_62"/></StgValue>
</operation>

<operation id="2730" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2807" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:582  %mul_ln172_72 = mul i23 55, %zext_ln172_80

]]></Node>
<StgValue><ssdm name="mul_ln172_72"/></StgValue>
</operation>

<operation id="2731" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2808" bw="23" op_0_bw="17">
<![CDATA[
.preheader124.preheader.0.0_ifconv:583  %sext_ln172_63 = sext i17 %sub_ln172_18 to i23

]]></Node>
<StgValue><ssdm name="sext_ln172_63"/></StgValue>
</operation>

<operation id="2732" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:584  %select_ln172_83 = select i1 %trunc_ln152_1, i23 %sext_ln172_63, i23 %mul_ln172_72

]]></Node>
<StgValue><ssdm name="select_ln172_83"/></StgValue>
</operation>

<operation id="2733" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2811" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:586  %select_ln172_84 = select i1 %trunc_ln152_1, i22 37, i22 49

]]></Node>
<StgValue><ssdm name="select_ln172_84"/></StgValue>
</operation>

<operation id="2734" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2812" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:587  %mul_ln172_73 = mul i22 %select_ln172_84, %zext_ln172_154

]]></Node>
<StgValue><ssdm name="mul_ln172_73"/></StgValue>
</operation>

<operation id="2735" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2813" bw="24" op_0_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:588  %zext_ln172_84 = zext i22 %mul_ln172_73 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_84"/></StgValue>
</operation>

<operation id="2736" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2814" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:589  %select_ln172_85 = select i1 %trunc_ln152_1, i21 21, i21 31

]]></Node>
<StgValue><ssdm name="select_ln172_85"/></StgValue>
</operation>

<operation id="2737" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="21" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:590  %zext_ln172_155 = zext i16 %select_ln154_10 to i21

]]></Node>
<StgValue><ssdm name="zext_ln172_155"/></StgValue>
</operation>

<operation id="2738" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:591  %mul_ln172_74 = mul i21 %select_ln172_85, %zext_ln172_155

]]></Node>
<StgValue><ssdm name="mul_ln172_74"/></StgValue>
</operation>

<operation id="2739" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2817" bw="24" op_0_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:592  %zext_ln172_86 = zext i21 %mul_ln172_74 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_86"/></StgValue>
</operation>

<operation id="2740" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:593  %select_ln172_86 = select i1 %trunc_ln152_1, i24 -82, i24 -102

]]></Node>
<StgValue><ssdm name="select_ln172_86"/></StgValue>
</operation>

<operation id="2741" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2819" bw="24" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:594  %zext_ln172_87 = zext i16 %select_ln154_10 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_87"/></StgValue>
</operation>

<operation id="2742" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2820" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:595  %mul_ln172_75 = mul i24 %select_ln172_86, %zext_ln172_87

]]></Node>
<StgValue><ssdm name="mul_ln172_75"/></StgValue>
</operation>

<operation id="2743" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:596  %sext_ln172_65 = sext i24 %mul_ln172_75 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_65"/></StgValue>
</operation>

<operation id="2744" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2822" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:597  %select_ln172_87 = select i1 %trunc_ln152_1, i21 19, i21 25

]]></Node>
<StgValue><ssdm name="select_ln172_87"/></StgValue>
</operation>

<operation id="2745" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2823" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:598  %mul_ln172_76 = mul i21 %select_ln172_87, %zext_ln172_155

]]></Node>
<StgValue><ssdm name="mul_ln172_76"/></StgValue>
</operation>

<operation id="2746" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2824" bw="24" op_0_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:599  %zext_ln172_88 = zext i21 %mul_ln172_76 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_88"/></StgValue>
</operation>

<operation id="2747" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:600  %select_ln172_88 = select i1 %trunc_ln152_1, i24 -103, i24 -92

]]></Node>
<StgValue><ssdm name="select_ln172_88"/></StgValue>
</operation>

<operation id="2748" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2829" bw="24" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:604  %zext_ln172_89 = zext i16 %select_ln154_11 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_89"/></StgValue>
</operation>

<operation id="2749" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="23" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:605  %zext_ln172_156 = zext i16 %select_ln154_11 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_156"/></StgValue>
</operation>

<operation id="2750" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2831" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:606  %mul_ln172_77 = mul i24 %select_ln172_88, %zext_ln172_89

]]></Node>
<StgValue><ssdm name="mul_ln172_77"/></StgValue>
</operation>

<operation id="2751" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2833" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:608  %select_ln172_89 = select i1 %trunc_ln152_1, i22 37, i22 40

]]></Node>
<StgValue><ssdm name="select_ln172_89"/></StgValue>
</operation>

<operation id="2752" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2834" bw="22" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:609  %zext_ln172_157 = zext i16 %select_ln154_11 to i22

]]></Node>
<StgValue><ssdm name="zext_ln172_157"/></StgValue>
</operation>

<operation id="2753" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2835" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:610  %mul_ln172_78 = mul i22 %select_ln172_89, %zext_ln172_157

]]></Node>
<StgValue><ssdm name="mul_ln172_78"/></StgValue>
</operation>

<operation id="2754" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2837" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:612  %select_ln172_90 = select i1 %trunc_ln152_1, i23 -57, i23 22

]]></Node>
<StgValue><ssdm name="select_ln172_90"/></StgValue>
</operation>

<operation id="2755" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2838" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:613  %mul_ln172_79 = mul i23 %select_ln172_90, %zext_ln172_156

]]></Node>
<StgValue><ssdm name="mul_ln172_79"/></StgValue>
</operation>

<operation id="2756" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2839" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:614  %sext_ln172_67 = sext i23 %mul_ln172_79 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_67"/></StgValue>
</operation>

<operation id="2757" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
.preheader124.preheader.0.0_ifconv:615  %st = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %select_ln154_11, i6 0)

]]></Node>
<StgValue><ssdm name="st"/></StgValue>
</operation>

<operation id="2758" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2841" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader124.preheader.0.0_ifconv:616  %tmp_220 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %select_ln154_11, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="2759" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="22" op_0_bw="18">
<![CDATA[
.preheader124.preheader.0.0_ifconv:617  %zext_ln172_92 = zext i18 %tmp_220 to i22

]]></Node>
<StgValue><ssdm name="zext_ln172_92"/></StgValue>
</operation>

<operation id="2760" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:618  %select_ln172_91 = select i1 %trunc_ln152_1, i22 %st, i22 %zext_ln172_92

]]></Node>
<StgValue><ssdm name="select_ln172_91"/></StgValue>
</operation>

<operation id="2761" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2844" bw="23" op_0_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:619  %zext_ln172_93 = zext i22 %select_ln172_91 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_93"/></StgValue>
</operation>

<operation id="2762" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:620  %sub_ln172_21 = sub i23 %zext_ln172_93, %zext_ln172_156

]]></Node>
<StgValue><ssdm name="sub_ln172_21"/></StgValue>
</operation>

<operation id="2763" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="25" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:621  %sext_ln172_68 = sext i23 %sub_ln172_21 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_68"/></StgValue>
</operation>

<operation id="2764" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="20" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:622  %zext_ln172_94 = zext i16 %select_ln154_11 to i20

]]></Node>
<StgValue><ssdm name="zext_ln172_94"/></StgValue>
</operation>

<operation id="2765" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2848" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:623  %tmp_221 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %select_ln154_11, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="2766" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2849" bw="20" op_0_bw="19">
<![CDATA[
.preheader124.preheader.0.0_ifconv:624  %zext_ln172_95 = zext i19 %tmp_221 to i20

]]></Node>
<StgValue><ssdm name="zext_ln172_95"/></StgValue>
</operation>

<operation id="2767" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2850" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader124.preheader.0.0_ifconv:625  %sub_ln172_35 = sub i20 %zext_ln172_94, %zext_ln172_95

]]></Node>
<StgValue><ssdm name="sub_ln172_35"/></StgValue>
</operation>

<operation id="2768" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="22" op_0_bw="20">
<![CDATA[
.preheader124.preheader.0.0_ifconv:626  %sext_ln172_69 = sext i20 %sub_ln172_35 to i22

]]></Node>
<StgValue><ssdm name="sext_ln172_69"/></StgValue>
</operation>

<operation id="2769" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2852" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.preheader124.preheader.0.0_ifconv:627  %shl_ln172_31 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %select_ln154_11, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_31"/></StgValue>
</operation>

<operation id="2770" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2853" bw="21" op_0_bw="20">
<![CDATA[
.preheader124.preheader.0.0_ifconv:628  %zext_ln172_96 = zext i20 %shl_ln172_31 to i21

]]></Node>
<StgValue><ssdm name="zext_ln172_96"/></StgValue>
</operation>

<operation id="2771" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2854" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:629  %sub_ln172_22 = sub i21 0, %zext_ln172_96

]]></Node>
<StgValue><ssdm name="sub_ln172_22"/></StgValue>
</operation>

<operation id="2772" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2855" bw="22" op_0_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:630  %sext_ln172_70 = sext i21 %sub_ln172_22 to i22

]]></Node>
<StgValue><ssdm name="sext_ln172_70"/></StgValue>
</operation>

<operation id="2773" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader124.preheader.0.0_ifconv:631  %shl_ln172_32 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %select_ln154_11, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln172_32"/></StgValue>
</operation>

<operation id="2774" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2857" bw="22" op_0_bw="17">
<![CDATA[
.preheader124.preheader.0.0_ifconv:632  %zext_ln172_97 = zext i17 %shl_ln172_32 to i22

]]></Node>
<StgValue><ssdm name="zext_ln172_97"/></StgValue>
</operation>

<operation id="2775" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2858" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:633  %sub_ln172_23 = sub i22 %sext_ln172_70, %zext_ln172_97

]]></Node>
<StgValue><ssdm name="sub_ln172_23"/></StgValue>
</operation>

<operation id="2776" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2859" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:634  %select_ln172_92 = select i1 %trunc_ln152_1, i22 %sub_ln172_23, i22 %sext_ln172_69

]]></Node>
<StgValue><ssdm name="select_ln172_92"/></StgValue>
</operation>

<operation id="2777" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2860" bw="25" op_0_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:635  %sext_ln172_71 = sext i22 %select_ln172_92 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_71"/></StgValue>
</operation>

<operation id="2778" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2863" bw="21" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:638  %zext_ln172_98 = zext i16 %select_ln154_11 to i21

]]></Node>
<StgValue><ssdm name="zext_ln172_98"/></StgValue>
</operation>

<operation id="2779" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2864" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:639  %sub_ln172_39 = sub i21 %zext_ln172_98, %zext_ln172_96

]]></Node>
<StgValue><ssdm name="sub_ln172_39"/></StgValue>
</operation>

<operation id="2780" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2865" bw="22" op_0_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:640  %sext_ln172_72 = sext i21 %sub_ln172_39 to i22

]]></Node>
<StgValue><ssdm name="sext_ln172_72"/></StgValue>
</operation>

<operation id="2781" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader124.preheader.0.0_ifconv:641  %shl_ln172_33 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %select_ln154_11, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_33"/></StgValue>
</operation>

<operation id="2782" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2867" bw="22" op_0_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:642  %zext_ln172_100 = zext i21 %shl_ln172_33 to i22

]]></Node>
<StgValue><ssdm name="zext_ln172_100"/></StgValue>
</operation>

<operation id="2783" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="22" op_0_bw="19">
<![CDATA[
.preheader124.preheader.0.0_ifconv:643  %zext_ln172_101 = zext i19 %tmp_221 to i22

]]></Node>
<StgValue><ssdm name="zext_ln172_101"/></StgValue>
</operation>

<operation id="2784" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:644  %sub_ln172_24 = sub i22 %zext_ln172_101, %zext_ln172_100

]]></Node>
<StgValue><ssdm name="sub_ln172_24"/></StgValue>
</operation>

<operation id="2785" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:645  %select_ln172_94 = select i1 %trunc_ln152_1, i22 %sub_ln172_24, i22 %sext_ln172_72

]]></Node>
<StgValue><ssdm name="select_ln172_94"/></StgValue>
</operation>

<operation id="2786" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2871" bw="24" op_0_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:646  %sext_ln172_73 = sext i22 %select_ln172_94 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_73"/></StgValue>
</operation>

<operation id="2787" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2872" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:647  %select_ln172_95 = select i1 %trunc_ln152_1, i23 12, i23 103

]]></Node>
<StgValue><ssdm name="select_ln172_95"/></StgValue>
</operation>

<operation id="2788" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2873" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:648  %mul_ln172_81 = mul i23 %select_ln172_95, %zext_ln172_156

]]></Node>
<StgValue><ssdm name="mul_ln172_81"/></StgValue>
</operation>

<operation id="2789" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:649  %zext_ln172_158 = zext i23 %mul_ln172_81 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_158"/></StgValue>
</operation>

<operation id="2790" st_id="25" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2884" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:659  %tmp_200 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_2_0_load, i16 %l2_stripes_2_1_load, i16 %l2_stripes_2_2_load, i16 %l2_stripes_2_3_load, i16 %l2_stripes_2_4_load, i16 %l2_stripes_2_5_load, i3 %select_ln162_2)

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="2791" st_id="25" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:660  %tmp_201 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_0_0_load, i16 %l2_stripes_0_1_load, i16 %l2_stripes_0_2_load, i16 %l2_stripes_0_3_load, i16 %l2_stripes_0_4_load, i16 %l2_stripes_0_5_load, i3 %select_ln162_2)

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="2792" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:661  %select_ln154_12 = select i1 %trunc_ln152_1, i16 %tmp_200, i16 %tmp_201

]]></Node>
<StgValue><ssdm name="select_ln154_12"/></StgValue>
</operation>

<operation id="2793" st_id="25" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:692  %tmp_202 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_3_0_load, i16 %l2_stripes_3_1_load, i16 %l2_stripes_3_2_load, i16 %l2_stripes_3_3_load, i16 %l2_stripes_3_4_load, i16 %l2_stripes_3_5_load, i3 %select_ln162_2)

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="2794" st_id="25" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2918" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:693  %tmp_203 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_1_0_load, i16 %l2_stripes_1_1_load, i16 %l2_stripes_1_2_load, i16 %l2_stripes_1_3_load, i16 %l2_stripes_1_4_load, i16 %l2_stripes_1_5_load, i3 %select_ln162_2)

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="2795" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:694  %select_ln154_13 = select i1 %trunc_ln152_1, i16 %tmp_202, i16 %tmp_203

]]></Node>
<StgValue><ssdm name="select_ln154_13"/></StgValue>
</operation>

<operation id="2796" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3088" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:863  %add_ln172_18 = add i24 %sext_ln172_59, %zext_ln172_21

]]></Node>
<StgValue><ssdm name="add_ln172_18"/></StgValue>
</operation>

<operation id="2797" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3122" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:897  %add_ln172_36 = add i25 %sext_ln172_60, %sext_ln172

]]></Node>
<StgValue><ssdm name="add_ln172_36"/></StgValue>
</operation>

<operation id="2798" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3148" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:923  %add_ln172_50 = add i24 %select_ln172_66, %sext_ln172_67

]]></Node>
<StgValue><ssdm name="add_ln172_50"/></StgValue>
</operation>

<operation id="2799" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3155" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:930  %add_ln172_54 = add i23 %sext_ln172_62, %sext_ln172_2

]]></Node>
<StgValue><ssdm name="add_ln172_54"/></StgValue>
</operation>

<operation id="2800" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="25" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:931  %sext_ln172_133 = sext i23 %add_ln172_54 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_133"/></StgValue>
</operation>

<operation id="2801" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3158" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:933  %add_ln172_56 = add i25 %add_ln172_55, %sext_ln172_13

]]></Node>
<StgValue><ssdm name="add_ln172_56"/></StgValue>
</operation>

<operation id="2802" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3159" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:934  %add_ln172_57 = add i25 %add_ln172_56, %sext_ln172_133

]]></Node>
<StgValue><ssdm name="add_ln172_57"/></StgValue>
</operation>

<operation id="2803" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3179" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:954  %add_ln172_68 = add i25 %zext_ln172_60, %sext_ln172_68

]]></Node>
<StgValue><ssdm name="add_ln172_68"/></StgValue>
</operation>

<operation id="2804" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3180" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:955  %add_ln172_69 = add i25 %add_ln172_68, %sext_ln172_52

]]></Node>
<StgValue><ssdm name="add_ln172_69"/></StgValue>
</operation>

<operation id="2805" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3210" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:985  %add_ln172_86 = add i25 %sext_ln172_47, %sext_ln172_71

]]></Node>
<StgValue><ssdm name="add_ln172_86"/></StgValue>
</operation>

<operation id="2806" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3211" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:986  %add_ln172_87 = add i25 %add_ln172_86, %sext_ln172_53

]]></Node>
<StgValue><ssdm name="add_ln172_87"/></StgValue>
</operation>

<operation id="2807" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3216" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:991  %add_ln172_90 = add i24 %zext_ln172_84, %zext_ln172_37

]]></Node>
<StgValue><ssdm name="add_ln172_90"/></StgValue>
</operation>

<operation id="2808" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3254" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1029  %add_ln172_108 = add i24 %zext_ln172_86, %mul_ln172_4

]]></Node>
<StgValue><ssdm name="add_ln172_108"/></StgValue>
</operation>

<operation id="2809" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3285" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1060  %add_ln172_122 = add i24 %sext_ln172_49, %sext_ln172_73

]]></Node>
<StgValue><ssdm name="add_ln172_122"/></StgValue>
</operation>

<operation id="2810" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3290" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1065  %add_ln172_126 = add i25 %sext_ln172_65, %sext_ln172_3

]]></Node>
<StgValue><ssdm name="add_ln172_126"/></StgValue>
</operation>

<operation id="2811" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3315" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1090  %add_ln172_140 = add i24 %select_ln172_71, %zext_ln172_158

]]></Node>
<StgValue><ssdm name="add_ln172_140"/></StgValue>
</operation>

<operation id="2812" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3322" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1097  %add_ln172_144 = add i24 %zext_ln172_88, %select_ln172_7

]]></Node>
<StgValue><ssdm name="add_ln172_144"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="2813" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="25" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:471  %sext_ln172_44 = sext i23 %mul_ln172_58 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_44"/></StgValue>
</operation>

<operation id="2814" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:474  %sext_ln172_45 = sext i23 %mul_ln172_59 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_45"/></StgValue>
</operation>

<operation id="2815" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="25" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:521  %sext_ln172_50 = sext i23 %mul_ln172_64 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_50"/></StgValue>
</operation>

<operation id="2816" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:524  %sext_ln172_51 = sext i23 %mul_ln172_65 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_51"/></StgValue>
</operation>

<operation id="2817" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="25" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:528  %zext_ln172_71 = zext i23 %mul_ln172_66 to i25

]]></Node>
<StgValue><ssdm name="zext_ln172_71"/></StgValue>
</operation>

<operation id="2818" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:560  %sext_ln172_58 = sext i24 %mul_ln172_69 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_58"/></StgValue>
</operation>

<operation id="2819" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2832" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:607  %sext_ln172_66 = sext i24 %mul_ln172_77 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_66"/></StgValue>
</operation>

<operation id="2820" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2836" bw="24" op_0_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:611  %zext_ln172_91 = zext i22 %mul_ln172_78 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_91"/></StgValue>
</operation>

<operation id="2821" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:658  %select_ln172_96 = select i1 %trunc_ln152_1, i23 79, i23 87

]]></Node>
<StgValue><ssdm name="select_ln172_96"/></StgValue>
</operation>

<operation id="2822" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2887" bw="24" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:662  %zext_ln172_102 = zext i16 %select_ln154_12 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_102"/></StgValue>
</operation>

<operation id="2823" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="23" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:663  %zext_ln172_159 = zext i16 %select_ln154_12 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_159"/></StgValue>
</operation>

<operation id="2824" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2889" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:664  %mul_ln172_82 = mul i23 %select_ln172_96, %zext_ln172_159

]]></Node>
<StgValue><ssdm name="mul_ln172_82"/></StgValue>
</operation>

<operation id="2825" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:666  %select_ln172_97 = select i1 %trunc_ln152_1, i24 3, i24 -107

]]></Node>
<StgValue><ssdm name="select_ln172_97"/></StgValue>
</operation>

<operation id="2826" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:667  %mul_ln172_83 = mul i24 %select_ln172_97, %zext_ln172_102

]]></Node>
<StgValue><ssdm name="mul_ln172_83"/></StgValue>
</operation>

<operation id="2827" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2893" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:668  %select_ln172_98 = select i1 %trunc_ln152_1, i24 -96, i24 -88

]]></Node>
<StgValue><ssdm name="select_ln172_98"/></StgValue>
</operation>

<operation id="2828" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:669  %mul_ln172_84 = mul i24 %select_ln172_98, %zext_ln172_102

]]></Node>
<StgValue><ssdm name="mul_ln172_84"/></StgValue>
</operation>

<operation id="2829" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2895" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:670  %select_ln172_99 = select i1 %trunc_ln152_1, i24 5, i24 -95

]]></Node>
<StgValue><ssdm name="select_ln172_99"/></StgValue>
</operation>

<operation id="2830" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:671  %mul_ln172_85 = mul i24 %select_ln172_99, %zext_ln172_102

]]></Node>
<StgValue><ssdm name="mul_ln172_85"/></StgValue>
</operation>

<operation id="2831" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2897" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:672  %sext_ln172_74 = sext i24 %mul_ln172_85 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_74"/></StgValue>
</operation>

<operation id="2832" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2898" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:673  %select_ln172_100 = select i1 %trunc_ln152_1, i23 -19, i23 -50

]]></Node>
<StgValue><ssdm name="select_ln172_100"/></StgValue>
</operation>

<operation id="2833" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2899" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:674  %mul_ln172_86 = mul i23 %select_ln172_100, %zext_ln172_159

]]></Node>
<StgValue><ssdm name="mul_ln172_86"/></StgValue>
</operation>

<operation id="2834" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:676  %select_ln172_101 = select i1 %trunc_ln152_1, i24 -84, i24 -7

]]></Node>
<StgValue><ssdm name="select_ln172_101"/></StgValue>
</operation>

<operation id="2835" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2902" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:677  %mul_ln172_87 = mul i24 %select_ln172_101, %zext_ln172_102

]]></Node>
<StgValue><ssdm name="mul_ln172_87"/></StgValue>
</operation>

<operation id="2836" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2914" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:689  %select_ln172_103 = select i1 %trunc_ln152_1, i24 6, i24 -85

]]></Node>
<StgValue><ssdm name="select_ln172_103"/></StgValue>
</operation>

<operation id="2837" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:690  %mul_ln172_88 = mul i24 %select_ln172_103, %zext_ln172_102

]]></Node>
<StgValue><ssdm name="mul_ln172_88"/></StgValue>
</operation>

<operation id="2838" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:691  %select_ln172_104 = select i1 %trunc_ln152_1, i24 103, i24 -68

]]></Node>
<StgValue><ssdm name="select_ln172_104"/></StgValue>
</operation>

<operation id="2839" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2920" bw="24" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:695  %zext_ln172_109 = zext i16 %select_ln154_13 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_109"/></StgValue>
</operation>

<operation id="2840" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="23" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:696  %zext_ln172_160 = zext i16 %select_ln154_13 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_160"/></StgValue>
</operation>

<operation id="2841" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:697  %mul_ln172_89 = mul i24 %select_ln172_104, %zext_ln172_109

]]></Node>
<StgValue><ssdm name="mul_ln172_89"/></StgValue>
</operation>

<operation id="2842" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2924" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:699  %select_ln172_105 = select i1 %trunc_ln152_1, i23 72, i23 94

]]></Node>
<StgValue><ssdm name="select_ln172_105"/></StgValue>
</operation>

<operation id="2843" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2925" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:700  %mul_ln172_90 = mul i23 %select_ln172_105, %zext_ln172_160

]]></Node>
<StgValue><ssdm name="mul_ln172_90"/></StgValue>
</operation>

<operation id="2844" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:701  %zext_ln172_161 = zext i23 %mul_ln172_90 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_161"/></StgValue>
</operation>

<operation id="2845" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2927" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:702  %select_ln172_106 = select i1 %trunc_ln152_1, i23 38, i23 85

]]></Node>
<StgValue><ssdm name="select_ln172_106"/></StgValue>
</operation>

<operation id="2846" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2928" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:703  %mul_ln172_91 = mul i23 %select_ln172_106, %zext_ln172_160

]]></Node>
<StgValue><ssdm name="mul_ln172_91"/></StgValue>
</operation>

<operation id="2847" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2929" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:704  %zext_ln172_162 = zext i23 %mul_ln172_91 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_162"/></StgValue>
</operation>

<operation id="2848" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2930" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:705  %select_ln172_107 = select i1 %trunc_ln152_1, i24 -76, i24 -55

]]></Node>
<StgValue><ssdm name="select_ln172_107"/></StgValue>
</operation>

<operation id="2849" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:706  %mul_ln172_92 = mul i24 %select_ln172_107, %zext_ln172_109

]]></Node>
<StgValue><ssdm name="mul_ln172_92"/></StgValue>
</operation>

<operation id="2850" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2932" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:707  %sext_ln172_79 = sext i24 %mul_ln172_92 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_79"/></StgValue>
</operation>

<operation id="2851" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:858  %add_ln172_14 = add i25 %sext_ln172_44, %sext_ln172_66

]]></Node>
<StgValue><ssdm name="add_ln172_14"/></StgValue>
</operation>

<operation id="2852" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:859  %add_ln172_15 = add i25 %add_ln172_14, %sext_ln172_50

]]></Node>
<StgValue><ssdm name="add_ln172_15"/></StgValue>
</operation>

<operation id="2853" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3114" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:889  %add_ln172_31 = add i24 %zext_ln172_161, %mul_ln172_83

]]></Node>
<StgValue><ssdm name="add_ln172_31"/></StgValue>
</operation>

<operation id="2854" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:891  %add_ln172_32 = add i24 %sext_ln172_45, %zext_ln172_91

]]></Node>
<StgValue><ssdm name="add_ln172_32"/></StgValue>
</operation>

<operation id="2855" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3117" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:892  %add_ln172_33 = add i24 %add_ln172_32, %sext_ln172_51

]]></Node>
<StgValue><ssdm name="add_ln172_33"/></StgValue>
</operation>

<operation id="2856" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3123" bw="26" op_0_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:898  %sext_ln172_121 = sext i25 %add_ln172_36 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_121"/></StgValue>
</operation>

<operation id="2857" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="26" op_0_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:902  %sext_ln172_123 = sext i25 %add_ln172_38 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_123"/></StgValue>
</operation>

<operation id="2858" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:903  %add_ln172_39 = add i26 %sext_ln172_123, %sext_ln172_121

]]></Node>
<StgValue><ssdm name="add_ln172_39"/></StgValue>
</operation>

<operation id="2859" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="26" op_0_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:910  %sext_ln172_126 = sext i25 %add_ln172_43 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_126"/></StgValue>
</operation>

<operation id="2860" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:911  %add_ln172_44 = add i26 %sext_ln172_126, %add_ln172_39

]]></Node>
<StgValue><ssdm name="add_ln172_44"/></StgValue>
</operation>

<operation id="2861" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:921  %add_ln172_49 = add i24 %zext_ln172_162, %mul_ln172_84

]]></Node>
<StgValue><ssdm name="add_ln172_49"/></StgValue>
</operation>

<operation id="2862" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3149" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:924  %sext_ln172_130 = sext i24 %add_ln172_50 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_130"/></StgValue>
</operation>

<operation id="2863" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3150" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:925  %add_ln172_51 = add i25 %sext_ln172_130, %zext_ln172_71

]]></Node>
<StgValue><ssdm name="add_ln172_51"/></StgValue>
</operation>

<operation id="2864" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3177" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:952  %add_ln172_67 = add i25 %sext_ln172_79, %sext_ln172_74

]]></Node>
<StgValue><ssdm name="add_ln172_67"/></StgValue>
</operation>

<operation id="2865" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3217" bw="26" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:992  %zext_ln172_141 = zext i24 %add_ln172_90 to i26

]]></Node>
<StgValue><ssdm name="zext_ln172_141"/></StgValue>
</operation>

<operation id="2866" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3220" bw="26" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:995  %sext_ln172_153 = sext i24 %add_ln172_92 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_153"/></StgValue>
</operation>

<operation id="2867" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3221" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:996  %add_ln172_93 = add i26 %sext_ln172_153, %zext_ln172_141

]]></Node>
<StgValue><ssdm name="add_ln172_93"/></StgValue>
</operation>

<operation id="2868" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3316" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1091  %sext_ln172_181 = sext i24 %add_ln172_140 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_181"/></StgValue>
</operation>

<operation id="2869" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3317" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1092  %add_ln172_141 = add i25 %sext_ln172_181, %sext_ln172_58

]]></Node>
<StgValue><ssdm name="add_ln172_141"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="2870" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2890" bw="25" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:665  %zext_ln172_103 = zext i23 %mul_ln172_82 to i25

]]></Node>
<StgValue><ssdm name="zext_ln172_103"/></StgValue>
</operation>

<operation id="2871" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:675  %sext_ln172_75 = sext i23 %mul_ln172_86 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_75"/></StgValue>
</operation>

<operation id="2872" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2903" bw="19" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:678  %zext_ln172_105 = zext i16 %select_ln154_12 to i19

]]></Node>
<StgValue><ssdm name="zext_ln172_105"/></StgValue>
</operation>

<operation id="2873" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2904" bw="22" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:679  %zext_ln172_106 = zext i16 %select_ln154_12 to i22

]]></Node>
<StgValue><ssdm name="zext_ln172_106"/></StgValue>
</operation>

<operation id="2874" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2905" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader124.preheader.0.0_ifconv:680  %tmp_223 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %select_ln154_12, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="2875" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2906" bw="19" op_0_bw="18">
<![CDATA[
.preheader124.preheader.0.0_ifconv:681  %zext_ln172_107 = zext i18 %tmp_223 to i19

]]></Node>
<StgValue><ssdm name="zext_ln172_107"/></StgValue>
</operation>

<operation id="2876" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2907" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader124.preheader.0.0_ifconv:682  %sub_ln172_40 = sub i19 %zext_ln172_105, %zext_ln172_107

]]></Node>
<StgValue><ssdm name="sub_ln172_40"/></StgValue>
</operation>

<operation id="2877" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2908" bw="22" op_0_bw="19">
<![CDATA[
.preheader124.preheader.0.0_ifconv:683  %sext_ln172_76 = sext i19 %sub_ln172_40 to i22

]]></Node>
<StgValue><ssdm name="sext_ln172_76"/></StgValue>
</operation>

<operation id="2878" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader124.preheader.0.0_ifconv:684  %shl_ln172_34 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %select_ln154_12, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_34"/></StgValue>
</operation>

<operation id="2879" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2910" bw="22" op_0_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:685  %zext_ln172_108 = zext i21 %shl_ln172_34 to i22

]]></Node>
<StgValue><ssdm name="zext_ln172_108"/></StgValue>
</operation>

<operation id="2880" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:686  %sub_ln172_25 = sub i22 %zext_ln172_108, %zext_ln172_106

]]></Node>
<StgValue><ssdm name="sub_ln172_25"/></StgValue>
</operation>

<operation id="2881" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2912" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:687  %select_ln172_102 = select i1 %trunc_ln152_1, i22 %sub_ln172_25, i22 %sext_ln172_76

]]></Node>
<StgValue><ssdm name="select_ln172_102"/></StgValue>
</operation>

<operation id="2882" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2913" bw="23" op_0_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:688  %sext_ln172_77 = sext i22 %select_ln172_102 to i23

]]></Node>
<StgValue><ssdm name="sext_ln172_77"/></StgValue>
</operation>

<operation id="2883" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2923" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:698  %sext_ln172_78 = sext i24 %mul_ln172_89 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_78"/></StgValue>
</operation>

<operation id="2884" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2933" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:708  %select_ln172_108 = select i1 %trunc_ln152_1, i24 43, i24 -75

]]></Node>
<StgValue><ssdm name="select_ln172_108"/></StgValue>
</operation>

<operation id="2885" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2934" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:709  %mul_ln172_93 = mul i24 %select_ln172_108, %zext_ln172_109

]]></Node>
<StgValue><ssdm name="mul_ln172_93"/></StgValue>
</operation>

<operation id="2886" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:710  %select_ln172_109 = select i1 %trunc_ln152_1, i22 22, i22 -30

]]></Node>
<StgValue><ssdm name="select_ln172_109"/></StgValue>
</operation>

<operation id="2887" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="22" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:711  %zext_ln172_110 = zext i16 %select_ln154_13 to i22

]]></Node>
<StgValue><ssdm name="zext_ln172_110"/></StgValue>
</operation>

<operation id="2888" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:712  %mul_ln172_94 = mul i22 %select_ln172_109, %zext_ln172_110

]]></Node>
<StgValue><ssdm name="mul_ln172_94"/></StgValue>
</operation>

<operation id="2889" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="24" op_0_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:713  %sext_ln172_80 = sext i22 %mul_ln172_94 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_80"/></StgValue>
</operation>

<operation id="2890" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader124.preheader.0.0_ifconv:714  %shl_ln172_35 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %select_ln154_13, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_35"/></StgValue>
</operation>

<operation id="2891" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="22" op_0_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:715  %zext_ln172_111 = zext i21 %shl_ln172_35 to i22

]]></Node>
<StgValue><ssdm name="zext_ln172_111"/></StgValue>
</operation>

<operation id="2892" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:716  %sub_ln172_26 = sub i22 0, %zext_ln172_111

]]></Node>
<StgValue><ssdm name="sub_ln172_26"/></StgValue>
</operation>

<operation id="2893" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="23" op_0_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:717  %sext_ln172_81 = sext i22 %sub_ln172_26 to i23

]]></Node>
<StgValue><ssdm name="sext_ln172_81"/></StgValue>
</operation>

<operation id="2894" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:718  %shl_ln172_36 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %select_ln154_13, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_36"/></StgValue>
</operation>

<operation id="2895" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2944" bw="23" op_0_bw="19">
<![CDATA[
.preheader124.preheader.0.0_ifconv:719  %zext_ln172_112 = zext i19 %shl_ln172_36 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_112"/></StgValue>
</operation>

<operation id="2896" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2945" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:720  %sub_ln172_27 = sub i23 %sext_ln172_81, %zext_ln172_112

]]></Node>
<StgValue><ssdm name="sub_ln172_27"/></StgValue>
</operation>

<operation id="2897" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.preheader124.preheader.0.0_ifconv:721  %shl_ln172_37 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %select_ln154_13, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_37"/></StgValue>
</operation>

<operation id="2898" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2947" bw="21" op_0_bw="20">
<![CDATA[
.preheader124.preheader.0.0_ifconv:722  %zext_ln172_113 = zext i20 %shl_ln172_37 to i21

]]></Node>
<StgValue><ssdm name="zext_ln172_113"/></StgValue>
</operation>

<operation id="2899" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader124.preheader.0.0_ifconv:723  %shl_ln172_38 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %select_ln154_13, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln172_38"/></StgValue>
</operation>

<operation id="2900" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2949" bw="21" op_0_bw="17">
<![CDATA[
.preheader124.preheader.0.0_ifconv:724  %zext_ln172_114 = zext i17 %shl_ln172_38 to i21

]]></Node>
<StgValue><ssdm name="zext_ln172_114"/></StgValue>
</operation>

<operation id="2901" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2950" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:725  %sub_ln172_28 = sub i21 %zext_ln172_114, %zext_ln172_113

]]></Node>
<StgValue><ssdm name="sub_ln172_28"/></StgValue>
</operation>

<operation id="2902" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="23" op_0_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:726  %sext_ln172_82 = sext i21 %sub_ln172_28 to i23

]]></Node>
<StgValue><ssdm name="sext_ln172_82"/></StgValue>
</operation>

<operation id="2903" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2952" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:727  %select_ln172_110 = select i1 %trunc_ln152_1, i23 %sext_ln172_82, i23 %sub_ln172_27

]]></Node>
<StgValue><ssdm name="select_ln172_110"/></StgValue>
</operation>

<operation id="2904" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2953" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:728  %select_ln172_111 = select i1 %trunc_ln152_1, i23 59, i23 -11

]]></Node>
<StgValue><ssdm name="select_ln172_111"/></StgValue>
</operation>

<operation id="2905" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2954" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:729  %mul_ln172_95 = mul i23 %select_ln172_111, %zext_ln172_160

]]></Node>
<StgValue><ssdm name="mul_ln172_95"/></StgValue>
</operation>

<operation id="2906" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2955" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:730  %sext_ln172_83 = sext i23 %mul_ln172_95 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_83"/></StgValue>
</operation>

<operation id="2907" st_id="27" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:731  %tmp_204 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_2_0_load_1, i16 %l2_stripes_2_1_load_1, i16 %l2_stripes_2_2_load_1, i16 %l2_stripes_2_3_load_1, i16 %l2_stripes_2_4_load_1, i16 %l2_stripes_2_5_load_1, i3 %select_ln162_2)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="2908" st_id="27" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2957" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:732  %tmp_205 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_0_0_load_1, i16 %l2_stripes_0_1_load_1, i16 %l2_stripes_0_2_load_1, i16 %l2_stripes_0_3_load_1, i16 %l2_stripes_0_4_load_1, i16 %l2_stripes_0_5_load_1, i3 %select_ln162_2)

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="2909" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2958" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:733  %select_ln154_14 = select i1 %trunc_ln152_1, i16 %tmp_204, i16 %tmp_205

]]></Node>
<StgValue><ssdm name="select_ln154_14"/></StgValue>
</operation>

<operation id="2910" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="23" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:751  %zext_ln172_122 = zext i16 %select_ln154_14 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_122"/></StgValue>
</operation>

<operation id="2911" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:755  %mul_ln172_96 = mul i23 -61, %zext_ln172_122

]]></Node>
<StgValue><ssdm name="mul_ln172_96"/></StgValue>
</operation>

<operation id="2912" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2983" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:758  %select_ln172_115 = select i1 %trunc_ln152_1, i23 -38, i23 21

]]></Node>
<StgValue><ssdm name="select_ln172_115"/></StgValue>
</operation>

<operation id="2913" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2984" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:759  %mul_ln172_97 = mul i23 %select_ln172_115, %zext_ln172_122

]]></Node>
<StgValue><ssdm name="mul_ln172_97"/></StgValue>
</operation>

<operation id="2914" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:761  %select_ln172_116 = select i1 %trunc_ln152_1, i24 -99, i24 -49

]]></Node>
<StgValue><ssdm name="select_ln172_116"/></StgValue>
</operation>

<operation id="2915" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2987" bw="24" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:762  %zext_ln172_124 = zext i16 %select_ln154_14 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_124"/></StgValue>
</operation>

<operation id="2916" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2988" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:763  %mul_ln172_98 = mul i24 %select_ln172_116, %zext_ln172_124

]]></Node>
<StgValue><ssdm name="mul_ln172_98"/></StgValue>
</operation>

<operation id="2917" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:765  %select_ln172_117 = select i1 %trunc_ln152_1, i24 -42, i24 103

]]></Node>
<StgValue><ssdm name="select_ln172_117"/></StgValue>
</operation>

<operation id="2918" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2991" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:766  %mul_ln172_99 = mul i24 %select_ln172_117, %zext_ln172_124

]]></Node>
<StgValue><ssdm name="mul_ln172_99"/></StgValue>
</operation>

<operation id="2919" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:768  %select_ln172_118 = select i1 %trunc_ln152_1, i24 103, i24 -79

]]></Node>
<StgValue><ssdm name="select_ln172_118"/></StgValue>
</operation>

<operation id="2920" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2994" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:769  %mul_ln172_100 = mul i24 %select_ln172_118, %zext_ln172_124

]]></Node>
<StgValue><ssdm name="mul_ln172_100"/></StgValue>
</operation>

<operation id="2921" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2996" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:771  %select_ln172_119 = select i1 %trunc_ln152_1, i23 90, i23 45

]]></Node>
<StgValue><ssdm name="select_ln172_119"/></StgValue>
</operation>

<operation id="2922" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2997" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:772  %mul_ln172_101 = mul i23 %select_ln172_119, %zext_ln172_122

]]></Node>
<StgValue><ssdm name="mul_ln172_101"/></StgValue>
</operation>

<operation id="2923" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:774  %select_ln172_120 = select i1 %trunc_ln152_1, i24 24, i24 -108

]]></Node>
<StgValue><ssdm name="select_ln172_120"/></StgValue>
</operation>

<operation id="2924" st_id="27" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3000" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:775  %tmp_206 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_3_0_load_1, i16 %l2_stripes_3_1_load_1, i16 %l2_stripes_3_2_load_1, i16 %l2_stripes_3_3_load_1, i16 %l2_stripes_3_4_load_1, i16 %l2_stripes_3_5_load_1, i3 %select_ln162_2)

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="2925" st_id="27" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:776  %tmp_207 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_1_0_load_1, i16 %l2_stripes_1_1_load_1, i16 %l2_stripes_1_2_load_1, i16 %l2_stripes_1_3_load_1, i16 %l2_stripes_1_4_load_1, i16 %l2_stripes_1_5_load_1, i3 %select_ln162_2)

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2926" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:777  %select_ln154_15 = select i1 %trunc_ln152_1, i16 %tmp_206, i16 %tmp_207

]]></Node>
<StgValue><ssdm name="select_ln154_15"/></StgValue>
</operation>

<operation id="2927" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3003" bw="24" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:778  %zext_ln172_125 = zext i16 %select_ln154_15 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_125"/></StgValue>
</operation>

<operation id="2928" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3005" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:780  %mul_ln172_102 = mul i24 %select_ln172_120, %zext_ln172_125

]]></Node>
<StgValue><ssdm name="mul_ln172_102"/></StgValue>
</operation>

<operation id="2929" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3007" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:782  %select_ln172_121 = select i1 %trunc_ln152_1, i24 -74, i24 -62

]]></Node>
<StgValue><ssdm name="select_ln172_121"/></StgValue>
</operation>

<operation id="2930" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3008" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:783  %mul_ln172_103 = mul i24 %select_ln172_121, %zext_ln172_125

]]></Node>
<StgValue><ssdm name="mul_ln172_103"/></StgValue>
</operation>

<operation id="2931" st_id="27" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:819  %tmp_208 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_2_0_load_2, i16 %l2_stripes_2_1_load_2, i16 %l2_stripes_2_2_load_2, i16 %l2_stripes_2_3_load_2, i16 %l2_stripes_2_4_load_2, i16 %l2_stripes_2_5_load_2, i3 %select_ln162_2)

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="2932" st_id="27" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3045" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:820  %tmp_209 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %l2_stripes_0_0_load_2, i16 %l2_stripes_0_1_load_2, i16 %l2_stripes_0_2_load_2, i16 %l2_stripes_0_3_load_2, i16 %l2_stripes_0_4_load_2, i16 %l2_stripes_0_5_load_2, i3 %select_ln162_2)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="2933" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:821  %select_ln154_16 = select i1 %trunc_ln152_1, i16 %tmp_208, i16 %tmp_209

]]></Node>
<StgValue><ssdm name="select_ln154_16"/></StgValue>
</operation>

<operation id="2934" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:857  %add_ln172_13 = add i25 %sext_ln172_78, %zext_ln172_103

]]></Node>
<StgValue><ssdm name="add_ln172_13"/></StgValue>
</operation>

<operation id="2935" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3085" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:860  %add_ln172_16 = add i25 %add_ln172_15, %add_ln172_13

]]></Node>
<StgValue><ssdm name="add_ln172_16"/></StgValue>
</operation>

<operation id="2936" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:890  %sext_ln172_118 = sext i24 %add_ln172_31 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_118"/></StgValue>
</operation>

<operation id="2937" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:893  %sext_ln172_119 = sext i24 %add_ln172_33 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_119"/></StgValue>
</operation>

<operation id="2938" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3119" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:894  %add_ln172_34 = add i25 %sext_ln172_119, %sext_ln172_118

]]></Node>
<StgValue><ssdm name="add_ln172_34"/></StgValue>
</operation>

<operation id="2939" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3147" bw="26" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:922  %sext_ln172_129 = sext i24 %add_ln172_49 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_129"/></StgValue>
</operation>

<operation id="2940" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="26" op_0_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:926  %sext_ln172_131 = sext i25 %add_ln172_51 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_131"/></StgValue>
</operation>

<operation id="2941" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:927  %add_ln172_52 = add i26 %sext_ln172_131, %sext_ln172_129

]]></Node>
<StgValue><ssdm name="add_ln172_52"/></StgValue>
</operation>

<operation id="2942" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3178" bw="26" op_0_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:953  %sext_ln172_140 = sext i25 %add_ln172_67 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_140"/></StgValue>
</operation>

<operation id="2943" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="26" op_0_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:956  %sext_ln172_141 = sext i25 %add_ln172_69 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_141"/></StgValue>
</operation>

<operation id="2944" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3182" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:957  %add_ln172_70 = add i26 %sext_ln172_141, %sext_ln172_140

]]></Node>
<StgValue><ssdm name="add_ln172_70"/></StgValue>
</operation>

<operation id="2945" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3208" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:983  %add_ln172_85 = add i24 %mul_ln172_93, %sext_ln172_75

]]></Node>
<StgValue><ssdm name="add_ln172_85"/></StgValue>
</operation>

<operation id="2946" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3245" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1020  %add_ln172_103 = add i24 %sext_ln172_80, %mul_ln172_87

]]></Node>
<StgValue><ssdm name="add_ln172_103"/></StgValue>
</operation>

<operation id="2947" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3283" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1058  %add_ln172_121 = add i23 %select_ln172_110, %sext_ln172_77

]]></Node>
<StgValue><ssdm name="add_ln172_121"/></StgValue>
</operation>

<operation id="2948" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3313" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1088  %add_ln172_139 = add i24 %sext_ln172_83, %mul_ln172_88

]]></Node>
<StgValue><ssdm name="add_ln172_139"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="2949" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:66  %select_ln172_3 = select i1 %trunc_ln152_1, i24 11, i24 -82

]]></Node>
<StgValue><ssdm name="select_ln172_3"/></StgValue>
</operation>

<operation id="2950" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:133  %select_ln172_11 = select i1 %trunc_ln152_1, i24 -115, i24 -26

]]></Node>
<StgValue><ssdm name="select_ln172_11"/></StgValue>
</operation>

<operation id="2951" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:398  %sext_ln172_31 = sext i24 %mul_ln172_44 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_31"/></StgValue>
</operation>

<operation id="2952" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:410  %select_ln172_53 = select i1 %trunc_ln152_1, i24 23, i24 -105

]]></Node>
<StgValue><ssdm name="select_ln172_53"/></StgValue>
</operation>

<operation id="2953" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:412  %select_ln172_54 = select i1 %trunc_ln152_1, i24 -31, i24 -67

]]></Node>
<StgValue><ssdm name="select_ln172_54"/></StgValue>
</operation>

<operation id="2954" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2861" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:636  %select_ln172_93 = select i1 %trunc_ln152_1, i23 36, i23 90

]]></Node>
<StgValue><ssdm name="select_ln172_93"/></StgValue>
</operation>

<operation id="2955" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="20" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:734  %zext_ln172_116 = zext i16 %select_ln154_14 to i20

]]></Node>
<StgValue><ssdm name="zext_ln172_116"/></StgValue>
</operation>

<operation id="2956" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2960" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader124.preheader.0.0_ifconv:735  %shl_ln172_39 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %select_ln154_14, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_39"/></StgValue>
</operation>

<operation id="2957" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2961" bw="22" op_0_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:736  %zext_ln172_117 = zext i21 %shl_ln172_39 to i22

]]></Node>
<StgValue><ssdm name="zext_ln172_117"/></StgValue>
</operation>

<operation id="2958" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2962" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:737  %shl_ln172_40 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %select_ln154_14, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_40"/></StgValue>
</operation>

<operation id="2959" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2963" bw="22" op_0_bw="19">
<![CDATA[
.preheader124.preheader.0.0_ifconv:738  %zext_ln172_118 = zext i19 %shl_ln172_40 to i22

]]></Node>
<StgValue><ssdm name="zext_ln172_118"/></StgValue>
</operation>

<operation id="2960" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2964" bw="20" op_0_bw="19">
<![CDATA[
.preheader124.preheader.0.0_ifconv:739  %zext_ln172_119 = zext i19 %shl_ln172_40 to i20

]]></Node>
<StgValue><ssdm name="zext_ln172_119"/></StgValue>
</operation>

<operation id="2961" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:740  %add_ln172_8 = add i22 %zext_ln172_118, %zext_ln172_117

]]></Node>
<StgValue><ssdm name="add_ln172_8"/></StgValue>
</operation>

<operation id="2962" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="23" op_0_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:741  %zext_ln172_120 = zext i22 %add_ln172_8 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_120"/></StgValue>
</operation>

<operation id="2963" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2967" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader124.preheader.0.0_ifconv:742  %sub_ln172_29 = sub i20 %zext_ln172_119, %zext_ln172_116

]]></Node>
<StgValue><ssdm name="sub_ln172_29"/></StgValue>
</operation>

<operation id="2964" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2968" bw="23" op_0_bw="20">
<![CDATA[
.preheader124.preheader.0.0_ifconv:743  %sext_ln172_84 = sext i20 %sub_ln172_29 to i23

]]></Node>
<StgValue><ssdm name="sext_ln172_84"/></StgValue>
</operation>

<operation id="2965" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2969" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:744  %select_ln172_112 = select i1 %trunc_ln152_1, i23 %sext_ln172_84, i23 %zext_ln172_120

]]></Node>
<StgValue><ssdm name="select_ln172_112"/></StgValue>
</operation>

<operation id="2966" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader124.preheader.0.0_ifconv:746  %shl_ln172_41 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %select_ln154_14, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_41"/></StgValue>
</operation>

<operation id="2967" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2972" bw="22" op_0_bw="18">
<![CDATA[
.preheader124.preheader.0.0_ifconv:747  %zext_ln172_121 = zext i18 %shl_ln172_41 to i22

]]></Node>
<StgValue><ssdm name="zext_ln172_121"/></StgValue>
</operation>

<operation id="2968" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2973" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:748  %sub_ln172_30 = sub i22 %zext_ln172_121, %zext_ln172_117

]]></Node>
<StgValue><ssdm name="sub_ln172_30"/></StgValue>
</operation>

<operation id="2969" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:749  %select_ln172_113 = select i1 %trunc_ln152_1, i22 %sub_ln172_30, i22 %zext_ln172_117

]]></Node>
<StgValue><ssdm name="select_ln172_113"/></StgValue>
</operation>

<operation id="2970" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2975" bw="25" op_0_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:750  %sext_ln172_86 = sext i22 %select_ln172_113 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_86"/></StgValue>
</operation>

<operation id="2971" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="17" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:752  %zext_ln172_123 = zext i16 %select_ln154_14 to i17

]]></Node>
<StgValue><ssdm name="zext_ln172_123"/></StgValue>
</operation>

<operation id="2972" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader124.preheader.0.0_ifconv:753  %sub_ln172_31 = sub i17 0, %zext_ln172_123

]]></Node>
<StgValue><ssdm name="sub_ln172_31"/></StgValue>
</operation>

<operation id="2973" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2979" bw="23" op_0_bw="17">
<![CDATA[
.preheader124.preheader.0.0_ifconv:754  %sext_ln172_87 = sext i17 %sub_ln172_31 to i23

]]></Node>
<StgValue><ssdm name="sext_ln172_87"/></StgValue>
</operation>

<operation id="2974" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2981" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:756  %select_ln172_114 = select i1 %trunc_ln152_1, i23 %mul_ln172_96, i23 %sext_ln172_87

]]></Node>
<StgValue><ssdm name="select_ln172_114"/></StgValue>
</operation>

<operation id="2975" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:757  %sext_ln172_88 = sext i23 %select_ln172_114 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_88"/></StgValue>
</operation>

<operation id="2976" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2985" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:760  %sext_ln172_89 = sext i23 %mul_ln172_97 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_89"/></StgValue>
</operation>

<operation id="2977" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2989" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:764  %sext_ln172_90 = sext i24 %mul_ln172_98 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_90"/></StgValue>
</operation>

<operation id="2978" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:767  %sext_ln172_91 = sext i24 %mul_ln172_99 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_91"/></StgValue>
</operation>

<operation id="2979" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2995" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:770  %sext_ln172_92 = sext i24 %mul_ln172_100 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_92"/></StgValue>
</operation>

<operation id="2980" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2998" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:773  %zext_ln172_163 = zext i23 %mul_ln172_101 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_163"/></StgValue>
</operation>

<operation id="2981" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="23" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:779  %zext_ln172_164 = zext i16 %select_ln154_15 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_164"/></StgValue>
</operation>

<operation id="2982" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3018" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:793  %select_ln172_123 = select i1 %trunc_ln152_1, i23 89, i23 36

]]></Node>
<StgValue><ssdm name="select_ln172_123"/></StgValue>
</operation>

<operation id="2983" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3019" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:794  %mul_ln172_104 = mul i23 %select_ln172_123, %zext_ln172_164

]]></Node>
<StgValue><ssdm name="mul_ln172_104"/></StgValue>
</operation>

<operation id="2984" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:811  %select_ln172_126 = select i1 %trunc_ln152_1, i24 -98, i24 74

]]></Node>
<StgValue><ssdm name="select_ln172_126"/></StgValue>
</operation>

<operation id="2985" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3037" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:812  %mul_ln172_105 = mul i24 %select_ln172_126, %zext_ln172_125

]]></Node>
<StgValue><ssdm name="mul_ln172_105"/></StgValue>
</operation>

<operation id="2986" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:814  %mul_ln172_106 = mul i24 -74, %zext_ln172_125

]]></Node>
<StgValue><ssdm name="mul_ln172_106"/></StgValue>
</operation>

<operation id="2987" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3047" bw="24" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:822  %zext_ln172_134 = zext i16 %select_ln154_16 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_134"/></StgValue>
</operation>

<operation id="2988" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3048" bw="23" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:823  %zext_ln172_165 = zext i16 %select_ln154_16 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_165"/></StgValue>
</operation>

<operation id="2989" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:825  %select_ln172_129 = select i1 %trunc_ln152_1, i24 54, i24 -103

]]></Node>
<StgValue><ssdm name="select_ln172_129"/></StgValue>
</operation>

<operation id="2990" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:826  %mul_ln172_108 = mul i24 %select_ln172_129, %zext_ln172_134

]]></Node>
<StgValue><ssdm name="mul_ln172_108"/></StgValue>
</operation>

<operation id="2991" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:827  %sext_ln172_102 = sext i24 %mul_ln172_108 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_102"/></StgValue>
</operation>

<operation id="2992" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3053" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:828  %select_ln172_130 = select i1 %trunc_ln152_1, i23 -13, i23 -48

]]></Node>
<StgValue><ssdm name="select_ln172_130"/></StgValue>
</operation>

<operation id="2993" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3054" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:829  %mul_ln172_109 = mul i23 %select_ln172_130, %zext_ln172_165

]]></Node>
<StgValue><ssdm name="mul_ln172_109"/></StgValue>
</operation>

<operation id="2994" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3055" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:830  %sext_ln172_103 = sext i23 %mul_ln172_109 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_103"/></StgValue>
</operation>

<operation id="2995" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:831  %select_ln172_131 = select i1 %trunc_ln152_1, i24 -19, i24 -79

]]></Node>
<StgValue><ssdm name="select_ln172_131"/></StgValue>
</operation>

<operation id="2996" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3057" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:832  %mul_ln172_110 = mul i24 %select_ln172_131, %zext_ln172_134

]]></Node>
<StgValue><ssdm name="mul_ln172_110"/></StgValue>
</operation>

<operation id="2997" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3058" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:833  %select_ln172_132 = select i1 %trunc_ln152_1, i24 -49, i24 89

]]></Node>
<StgValue><ssdm name="select_ln172_132"/></StgValue>
</operation>

<operation id="2998" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3059" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:834  %mul_ln172_111 = mul i24 %select_ln172_132, %zext_ln172_134

]]></Node>
<StgValue><ssdm name="mul_ln172_111"/></StgValue>
</operation>

<operation id="2999" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3060" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:835  %sext_ln172_104 = sext i24 %mul_ln172_111 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_104"/></StgValue>
</operation>

<operation id="3000" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:836  %select_ln172_133 = select i1 %trunc_ln152_1, i23 51, i23 84

]]></Node>
<StgValue><ssdm name="select_ln172_133"/></StgValue>
</operation>

<operation id="3001" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:837  %mul_ln172_112 = mul i23 %select_ln172_133, %zext_ln172_165

]]></Node>
<StgValue><ssdm name="mul_ln172_112"/></StgValue>
</operation>

<operation id="3002" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3063" bw="25" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:838  %zext_ln172_136 = zext i23 %mul_ln172_112 to i25

]]></Node>
<StgValue><ssdm name="zext_ln172_136"/></StgValue>
</operation>

<operation id="3003" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:839  %select_ln172_134 = select i1 %trunc_ln152_1, i24 78, i24 -73

]]></Node>
<StgValue><ssdm name="select_ln172_134"/></StgValue>
</operation>

<operation id="3004" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:840  %mul_ln172_113 = mul i24 %select_ln172_134, %zext_ln172_134

]]></Node>
<StgValue><ssdm name="mul_ln172_113"/></StgValue>
</operation>

<operation id="3005" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:841  %sext_ln172_105 = sext i24 %mul_ln172_113 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_105"/></StgValue>
</operation>

<operation id="3006" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:842  %select_ln172_135 = select i1 %trunc_ln152_1, i23 12, i23 81

]]></Node>
<StgValue><ssdm name="select_ln172_135"/></StgValue>
</operation>

<operation id="3007" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3068" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:843  %mul_ln172_114 = mul i23 %select_ln172_135, %zext_ln172_165

]]></Node>
<StgValue><ssdm name="mul_ln172_114"/></StgValue>
</operation>

<operation id="3008" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:844  %zext_ln172_166 = zext i23 %mul_ln172_114 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_166"/></StgValue>
</operation>

<operation id="3009" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3070" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:845  %select_ln172_136 = select i1 %trunc_ln152_1, i24 -22, i24 -108

]]></Node>
<StgValue><ssdm name="select_ln172_136"/></StgValue>
</operation>

<operation id="3010" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:851  %mul_ln172_115 = mul i24 %select_ln172_136, %zext_ln172_137

]]></Node>
<StgValue><ssdm name="mul_ln172_115"/></StgValue>
</operation>

<operation id="3011" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:852  %sext_ln172_106 = sext i24 %mul_ln172_115 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_106"/></StgValue>
</operation>

<operation id="3012" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3098" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:873  %add_ln172_23 = add i25 %sext_ln172_31, %sext_ln172_106

]]></Node>
<StgValue><ssdm name="add_ln172_23"/></StgValue>
</operation>

<operation id="3013" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:886  %add_ln172_29 = add i25 %sext_ln172_102, %sext_ln172_86

]]></Node>
<StgValue><ssdm name="add_ln172_29"/></StgValue>
</operation>

<operation id="3014" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3143" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:918  %add_ln172_47 = add i24 %sext_ln172_103, %sext_ln172_88

]]></Node>
<StgValue><ssdm name="add_ln172_47"/></StgValue>
</operation>

<operation id="3015" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3174" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:949  %add_ln172_65 = add i24 %mul_ln172_110, %sext_ln172_89

]]></Node>
<StgValue><ssdm name="add_ln172_65"/></StgValue>
</operation>

<operation id="3016" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3205" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:980  %add_ln172_83 = add i25 %sext_ln172_104, %sext_ln172_90

]]></Node>
<StgValue><ssdm name="add_ln172_83"/></StgValue>
</operation>

<operation id="3017" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3209" bw="26" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:984  %sext_ln172_150 = sext i24 %add_ln172_85 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_150"/></StgValue>
</operation>

<operation id="3018" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3212" bw="26" op_0_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:987  %sext_ln172_151 = sext i25 %add_ln172_87 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_151"/></StgValue>
</operation>

<operation id="3019" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3213" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:988  %add_ln172_88 = add i26 %sext_ln172_151, %sext_ln172_150

]]></Node>
<StgValue><ssdm name="add_ln172_88"/></StgValue>
</operation>

<operation id="3020" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3242" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1017  %add_ln172_101 = add i25 %zext_ln172_136, %sext_ln172_91

]]></Node>
<StgValue><ssdm name="add_ln172_101"/></StgValue>
</operation>

<operation id="3021" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3269" bw="21" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1044  %zext_ln172_147 = zext i16 %select_ln154_17 to i21

]]></Node>
<StgValue><ssdm name="zext_ln172_147"/></StgValue>
</operation>

<operation id="3022" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3270" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1045  %shl_ln172_48 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %select_ln154_17, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_48"/></StgValue>
</operation>

<operation id="3023" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3271" bw="19" op_0_bw="18">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1046  %zext_ln172_148 = zext i18 %shl_ln172_48 to i19

]]></Node>
<StgValue><ssdm name="zext_ln172_148"/></StgValue>
</operation>

<operation id="3024" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3272" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1047  %sub_ln172_37 = sub i19 0, %zext_ln172_148

]]></Node>
<StgValue><ssdm name="sub_ln172_37"/></StgValue>
</operation>

<operation id="3025" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3273" bw="21" op_0_bw="19">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1048  %sext_ln172_169 = sext i19 %sub_ln172_37 to i21

]]></Node>
<StgValue><ssdm name="sext_ln172_169"/></StgValue>
</operation>

<operation id="3026" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3274" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1049  %shl_ln172_49 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %select_ln154_17, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_49"/></StgValue>
</operation>

<operation id="3027" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3275" bw="21" op_0_bw="20">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1050  %zext_ln172_149 = zext i20 %shl_ln172_49 to i21

]]></Node>
<StgValue><ssdm name="zext_ln172_149"/></StgValue>
</operation>

<operation id="3028" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3276" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1051  %sub_ln172_38 = sub i21 %zext_ln172_149, %zext_ln172_147

]]></Node>
<StgValue><ssdm name="sub_ln172_38"/></StgValue>
</operation>

<operation id="3029" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3277" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1052  %select_ln172_142 = select i1 %trunc_ln152_1, i21 %sub_ln172_38, i21 %sext_ln172_169

]]></Node>
<StgValue><ssdm name="select_ln172_142"/></StgValue>
</operation>

<operation id="3030" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3280" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1055  %add_ln172_119 = add i25 %sext_ln172_105, %sext_ln172_92

]]></Node>
<StgValue><ssdm name="add_ln172_119"/></StgValue>
</operation>

<operation id="3031" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3310" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1085  %add_ln172_137 = add i24 %zext_ln172_166, %zext_ln172_163

]]></Node>
<StgValue><ssdm name="add_ln172_137"/></StgValue>
</operation>

<operation id="3032" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3314" bw="26" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1089  %sext_ln172_180 = sext i24 %add_ln172_139 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_180"/></StgValue>
</operation>

<operation id="3033" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3318" bw="26" op_0_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1093  %sext_ln172_182 = sext i25 %add_ln172_141 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_182"/></StgValue>
</operation>

<operation id="3034" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3319" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1094  %add_ln172_142 = add i26 %sext_ln172_182, %sext_ln172_180

]]></Node>
<StgValue><ssdm name="add_ln172_142"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="3035" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="32" op_0_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:51  %l2_kernel_sums_1_loa = load i32* @l2_kernel_sums_1, align 4

]]></Node>
<StgValue><ssdm name="l2_kernel_sums_1_loa"/></StgValue>
</operation>

<operation id="3036" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="32" op_0_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:65  %l2_kernel_sums_2_loa = load i32* @l2_kernel_sums_2, align 4

]]></Node>
<StgValue><ssdm name="l2_kernel_sums_2_loa"/></StgValue>
</operation>

<operation id="3037" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:67  %mul_ln172_2 = mul i24 %select_ln172_3, %zext_ln172_1

]]></Node>
<StgValue><ssdm name="mul_ln172_2"/></StgValue>
</operation>

<operation id="3038" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="32" op_0_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:68  %l2_kernel_sums_3_loa = load i32* @l2_kernel_sums_3, align 4

]]></Node>
<StgValue><ssdm name="l2_kernel_sums_3_loa"/></StgValue>
</operation>

<operation id="3039" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="32" op_0_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:72  %l2_kernel_sums_4_loa = load i32* @l2_kernel_sums_4, align 4

]]></Node>
<StgValue><ssdm name="l2_kernel_sums_4_loa"/></StgValue>
</operation>

<operation id="3040" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="32" op_0_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:75  %l2_kernel_sums_5_loa = load i32* @l2_kernel_sums_5, align 4

]]></Node>
<StgValue><ssdm name="l2_kernel_sums_5_loa"/></StgValue>
</operation>

<operation id="3041" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="32" op_0_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:79  %l2_kernel_sums_6_loa = load i32* @l2_kernel_sums_6, align 4

]]></Node>
<StgValue><ssdm name="l2_kernel_sums_6_loa"/></StgValue>
</operation>

<operation id="3042" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="32" op_0_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:85  %l2_kernel_sums_7_loa = load i32* @l2_kernel_sums_7, align 4

]]></Node>
<StgValue><ssdm name="l2_kernel_sums_7_loa"/></StgValue>
</operation>

<operation id="3043" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.preheader124.preheader.0.0_ifconv:114  %shl_ln172_4 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %select_ln154_1, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_4"/></StgValue>
</operation>

<operation id="3044" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="21" op_0_bw="20">
<![CDATA[
.preheader124.preheader.0.0_ifconv:115  %zext_ln172_8 = zext i20 %shl_ln172_4 to i21

]]></Node>
<StgValue><ssdm name="zext_ln172_8"/></StgValue>
</operation>

<operation id="3045" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:116  %sub_ln172_3 = sub i21 0, %zext_ln172_8

]]></Node>
<StgValue><ssdm name="sub_ln172_3"/></StgValue>
</operation>

<operation id="3046" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="23" op_0_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:117  %sext_ln172_5 = sext i21 %sub_ln172_3 to i23

]]></Node>
<StgValue><ssdm name="sext_ln172_5"/></StgValue>
</operation>

<operation id="3047" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader124.preheader.0.0_ifconv:118  %shl_ln172_5 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %select_ln154_1, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_5"/></StgValue>
</operation>

<operation id="3048" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="23" op_0_bw="18">
<![CDATA[
.preheader124.preheader.0.0_ifconv:119  %zext_ln172_9 = zext i18 %shl_ln172_5 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_9"/></StgValue>
</operation>

<operation id="3049" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
.preheader124.preheader.0.0_ifconv:120  %shl_ln172_6 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %select_ln154_1, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_6"/></StgValue>
</operation>

<operation id="3050" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="23" op_0_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:121  %zext_ln172_10 = zext i22 %shl_ln172_6 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_10"/></StgValue>
</operation>

<operation id="3051" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:122  %select_ln172_8 = select i1 %trunc_ln152_1, i23 %zext_ln172_10, i23 %sext_ln172_5

]]></Node>
<StgValue><ssdm name="select_ln172_8"/></StgValue>
</operation>

<operation id="3052" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:123  %sub_ln172_4 = sub i23 %select_ln172_8, %zext_ln172_9

]]></Node>
<StgValue><ssdm name="sub_ln172_4"/></StgValue>
</operation>

<operation id="3053" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:124  %sext_ln172_6 = sext i23 %sub_ln172_4 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_6"/></StgValue>
</operation>

<operation id="3054" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:134  %mul_ln172_9 = mul i24 %select_ln172_11, %zext_ln172_13

]]></Node>
<StgValue><ssdm name="mul_ln172_9"/></StgValue>
</operation>

<operation id="3055" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:181  %select_ln172_16 = select i1 %trunc_ln152_1, i24 %zext_ln172_16, i24 %mul_ln172_14

]]></Node>
<StgValue><ssdm name="select_ln172_16"/></StgValue>
</operation>

<operation id="3056" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:182  %sext_ln172_11 = sext i24 %select_ln172_16 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_11"/></StgValue>
</operation>

<operation id="3057" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="25" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:191  %zext_ln172_17 = zext i23 %mul_ln172_17 to i25

]]></Node>
<StgValue><ssdm name="zext_ln172_17"/></StgValue>
</operation>

<operation id="3058" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:198  %select_ln172_22 = select i1 %trunc_ln152_1, i24 -52, i24 75

]]></Node>
<StgValue><ssdm name="select_ln172_22"/></StgValue>
</operation>

<operation id="3059" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:237  %select_ln172_26 = select i1 %trunc_ln152_1, i24 43, i24 -78

]]></Node>
<StgValue><ssdm name="select_ln172_26"/></StgValue>
</operation>

<operation id="3060" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:238  %mul_ln172_24 = mul i24 %select_ln172_26, %zext_ln172_19

]]></Node>
<StgValue><ssdm name="mul_ln172_24"/></StgValue>
</operation>

<operation id="3061" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="25" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:254  %sext_ln172_17 = sext i23 %mul_ln172_28 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_17"/></StgValue>
</operation>

<operation id="3062" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:269  %select_ln172_32 = select i1 %trunc_ln152_1, i24 -96, i24 50

]]></Node>
<StgValue><ssdm name="select_ln172_32"/></StgValue>
</operation>

<operation id="3063" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:298  %mul_ln172_29 = mul i24 %select_ln172_32, %zext_ln172_29

]]></Node>
<StgValue><ssdm name="mul_ln172_29"/></StgValue>
</operation>

<operation id="3064" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader124.preheader.0.0_ifconv:360  %shl_ln172_12 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %select_ln154_5, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_12"/></StgValue>
</operation>

<operation id="3065" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="23" op_0_bw="18">
<![CDATA[
.preheader124.preheader.0.0_ifconv:361  %zext_ln172_35 = zext i18 %shl_ln172_12 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_35"/></StgValue>
</operation>

<operation id="3066" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader124.preheader.0.0_ifconv:362  %shl_ln172_13 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %select_ln154_5, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_13"/></StgValue>
</operation>

<operation id="3067" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="22" op_0_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:363  %zext_ln172_36 = zext i21 %shl_ln172_13 to i22

]]></Node>
<StgValue><ssdm name="zext_ln172_36"/></StgValue>
</operation>

<operation id="3068" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:364  %sub_ln172_8 = sub i22 0, %zext_ln172_36

]]></Node>
<StgValue><ssdm name="sub_ln172_8"/></StgValue>
</operation>

<operation id="3069" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:365  %select_ln172_42 = select i1 %trunc_ln152_1, i22 %sub_ln172_8, i22 0

]]></Node>
<StgValue><ssdm name="select_ln172_42"/></StgValue>
</operation>

<operation id="3070" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="23" op_0_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:366  %sext_ln172_27 = sext i22 %select_ln172_42 to i23

]]></Node>
<StgValue><ssdm name="sext_ln172_27"/></StgValue>
</operation>

<operation id="3071" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:367  %sub_ln172_9 = sub i23 %sext_ln172_27, %zext_ln172_35

]]></Node>
<StgValue><ssdm name="sub_ln172_9"/></StgValue>
</operation>

<operation id="3072" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:368  %sext_ln172_28 = sext i23 %sub_ln172_9 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_28"/></StgValue>
</operation>

<operation id="3073" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:380  %sext_ln172_30 = sext i24 %mul_ln172_42 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_30"/></StgValue>
</operation>

<operation id="3074" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:409  %zext_ln172_143 = zext i23 %mul_ln172_48 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_143"/></StgValue>
</operation>

<operation id="3075" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:411  %mul_ln172_49 = mul i24 %select_ln172_53, %zext_ln172_40

]]></Node>
<StgValue><ssdm name="mul_ln172_49"/></StgValue>
</operation>

<operation id="3076" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:413  %mul_ln172_50 = mul i24 %select_ln172_54, %zext_ln172_40

]]></Node>
<StgValue><ssdm name="mul_ln172_50"/></StgValue>
</operation>

<operation id="3077" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:416  %sext_ln172_34 = sext i24 %mul_ln172_51 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_34"/></StgValue>
</operation>

<operation id="3078" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="26" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:423  %sext_ln172_35 = sext i24 %mul_ln172_52 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_35"/></StgValue>
</operation>

<operation id="3079" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="21" op_0_bw="20">
<![CDATA[
.preheader124.preheader.0.0_ifconv:435  %zext_ln172_45 = zext i20 %tmp_218 to i21

]]></Node>
<StgValue><ssdm name="zext_ln172_45"/></StgValue>
</operation>

<operation id="3080" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader124.preheader.0.0_ifconv:446  %shl_ln172_15 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %select_ln154_7, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_15"/></StgValue>
</operation>

<operation id="3081" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="21" op_0_bw="18">
<![CDATA[
.preheader124.preheader.0.0_ifconv:447  %zext_ln172_49 = zext i18 %shl_ln172_15 to i21

]]></Node>
<StgValue><ssdm name="zext_ln172_49"/></StgValue>
</operation>

<operation id="3082" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:448  %sub_ln172_10 = sub i21 %zext_ln172_45, %zext_ln172_49

]]></Node>
<StgValue><ssdm name="sub_ln172_10"/></StgValue>
</operation>

<operation id="3083" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="23" op_0_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:449  %sext_ln172_40 = sext i21 %sub_ln172_10 to i23

]]></Node>
<StgValue><ssdm name="sext_ln172_40"/></StgValue>
</operation>

<operation id="3084" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
.preheader124.preheader.0.0_ifconv:450  %shl_ln172_16 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %select_ln154_7, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_16"/></StgValue>
</operation>

<operation id="3085" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="23" op_0_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:451  %zext_ln172_50 = zext i22 %shl_ln172_16 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_50"/></StgValue>
</operation>

<operation id="3086" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader124.preheader.0.0_ifconv:452  %shl_ln172_17 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %select_ln154_7, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln172_17"/></StgValue>
</operation>

<operation id="3087" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="23" op_0_bw="17">
<![CDATA[
.preheader124.preheader.0.0_ifconv:453  %zext_ln172_51 = zext i17 %shl_ln172_17 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_51"/></StgValue>
</operation>

<operation id="3088" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:454  %sub_ln172_11 = sub i23 %zext_ln172_50, %zext_ln172_51

]]></Node>
<StgValue><ssdm name="sub_ln172_11"/></StgValue>
</operation>

<operation id="3089" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:455  %select_ln172_61 = select i1 %trunc_ln152_1, i23 %sub_ln172_11, i23 %sext_ln172_40

]]></Node>
<StgValue><ssdm name="select_ln172_61"/></StgValue>
</operation>

<operation id="3090" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:456  %sext_ln172_41 = sext i23 %select_ln172_61 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_41"/></StgValue>
</operation>

<operation id="3091" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="24" op_0_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:459  %zext_ln172_52 = zext i22 %mul_ln172_56 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_52"/></StgValue>
</operation>

<operation id="3092" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:461  %sub_ln172_12 = sub i21 0, %zext_ln172_45

]]></Node>
<StgValue><ssdm name="sub_ln172_12"/></StgValue>
</operation>

<operation id="3093" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="23" op_0_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:462  %sext_ln172_42 = sext i21 %sub_ln172_12 to i23

]]></Node>
<StgValue><ssdm name="sext_ln172_42"/></StgValue>
</operation>

<operation id="3094" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:463  %select_ln172_63 = select i1 %trunc_ln152_1, i23 %sext_ln172_42, i23 %mul_ln172_57

]]></Node>
<StgValue><ssdm name="select_ln172_63"/></StgValue>
</operation>

<operation id="3095" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="23" op_0_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:506  %zext_ln172_67 = zext i21 %select_ln172_69 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_67"/></StgValue>
</operation>

<operation id="3096" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2760" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader124.preheader.0.0_ifconv:535  %shl_ln172_24 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %select_ln154_9, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_24"/></StgValue>
</operation>

<operation id="3097" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="22" op_0_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:536  %zext_ln172_72 = zext i21 %shl_ln172_24 to i22

]]></Node>
<StgValue><ssdm name="zext_ln172_72"/></StgValue>
</operation>

<operation id="3098" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2762" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader124.preheader.0.0_ifconv:537  %shl_ln172_25 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %select_ln154_9, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln172_25"/></StgValue>
</operation>

<operation id="3099" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2763" bw="22" op_0_bw="17">
<![CDATA[
.preheader124.preheader.0.0_ifconv:538  %zext_ln172_73 = zext i17 %shl_ln172_25 to i22

]]></Node>
<StgValue><ssdm name="zext_ln172_73"/></StgValue>
</operation>

<operation id="3100" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2764" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:539  %sub_ln172_15 = sub i22 %zext_ln172_73, %zext_ln172_72

]]></Node>
<StgValue><ssdm name="sub_ln172_15"/></StgValue>
</operation>

<operation id="3101" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="23" op_0_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:540  %sext_ln172_54 = sext i22 %sub_ln172_15 to i23

]]></Node>
<StgValue><ssdm name="sext_ln172_54"/></StgValue>
</operation>

<operation id="3102" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2766" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
.preheader124.preheader.0.0_ifconv:541  %shl_ln172_26 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %select_ln154_9, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_26"/></StgValue>
</operation>

<operation id="3103" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2767" bw="23" op_0_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:542  %zext_ln172_74 = zext i22 %shl_ln172_26 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_74"/></StgValue>
</operation>

<operation id="3104" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2768" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:543  %shl_ln172_27 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %select_ln154_9, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_27"/></StgValue>
</operation>

<operation id="3105" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="23" op_0_bw="19">
<![CDATA[
.preheader124.preheader.0.0_ifconv:544  %zext_ln172_75 = zext i19 %shl_ln172_27 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_75"/></StgValue>
</operation>

<operation id="3106" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2770" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:545  %sub_ln172_16 = sub i23 %zext_ln172_75, %zext_ln172_74

]]></Node>
<StgValue><ssdm name="sub_ln172_16"/></StgValue>
</operation>

<operation id="3107" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2771" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:546  %select_ln172_77 = select i1 %trunc_ln152_1, i23 %sub_ln172_16, i23 %sext_ln172_54

]]></Node>
<StgValue><ssdm name="select_ln172_77"/></StgValue>
</operation>

<operation id="3108" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2772" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:547  %sext_ln172_55 = sext i23 %select_ln172_77 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_55"/></StgValue>
</operation>

<operation id="3109" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="20" op_0_bw="19">
<![CDATA[
.preheader124.preheader.0.0_ifconv:548  %zext_ln172_76 = zext i19 %shl_ln172_27 to i20

]]></Node>
<StgValue><ssdm name="zext_ln172_76"/></StgValue>
</operation>

<operation id="3110" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2774" bw="20" op_0_bw="17">
<![CDATA[
.preheader124.preheader.0.0_ifconv:549  %zext_ln172_77 = zext i17 %shl_ln172_25 to i20

]]></Node>
<StgValue><ssdm name="zext_ln172_77"/></StgValue>
</operation>

<operation id="3111" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2775" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader124.preheader.0.0_ifconv:550  %add_ln172_7 = add i20 %zext_ln172_76, %zext_ln172_77

]]></Node>
<StgValue><ssdm name="add_ln172_7"/></StgValue>
</operation>

<operation id="3112" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="21" op_0_bw="20">
<![CDATA[
.preheader124.preheader.0.0_ifconv:551  %zext_ln172_78 = zext i20 %add_ln172_7 to i21

]]></Node>
<StgValue><ssdm name="zext_ln172_78"/></StgValue>
</operation>

<operation id="3113" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader124.preheader.0.0_ifconv:552  %shl_ln172_28 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %select_ln154_9, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_28"/></StgValue>
</operation>

<operation id="3114" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2778" bw="19" op_0_bw="18">
<![CDATA[
.preheader124.preheader.0.0_ifconv:553  %zext_ln172_79 = zext i18 %shl_ln172_28 to i19

]]></Node>
<StgValue><ssdm name="zext_ln172_79"/></StgValue>
</operation>

<operation id="3115" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader124.preheader.0.0_ifconv:554  %sub_ln172_17 = sub i19 0, %zext_ln172_79

]]></Node>
<StgValue><ssdm name="sub_ln172_17"/></StgValue>
</operation>

<operation id="3116" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="21" op_0_bw="19">
<![CDATA[
.preheader124.preheader.0.0_ifconv:555  %sext_ln172_56 = sext i19 %sub_ln172_17 to i21

]]></Node>
<StgValue><ssdm name="sext_ln172_56"/></StgValue>
</operation>

<operation id="3117" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2781" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:556  %select_ln172_78 = select i1 %trunc_ln152_1, i21 %sext_ln172_56, i21 %zext_ln172_78

]]></Node>
<StgValue><ssdm name="select_ln172_78"/></StgValue>
</operation>

<operation id="3118" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="24" op_0_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:557  %sext_ln172_57 = sext i21 %select_ln172_78 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_57"/></StgValue>
</operation>

<operation id="3119" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2810" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:585  %sext_ln172_64 = sext i23 %select_ln172_83 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_64"/></StgValue>
</operation>

<operation id="3120" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2862" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:637  %mul_ln172_80 = mul i23 %select_ln172_93, %zext_ln172_156

]]></Node>
<StgValue><ssdm name="mul_ln172_80"/></StgValue>
</operation>

<operation id="3121" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2970" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:745  %sext_ln172_85 = sext i23 %select_ln172_112 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_85"/></StgValue>
</operation>

<operation id="3122" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3009" bw="32" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:784  %sext_ln172_94 = sext i24 %mul_ln172_103 to i32

]]></Node>
<StgValue><ssdm name="sext_ln172_94"/></StgValue>
</operation>

<operation id="3123" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3010" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.preheader124.preheader.0.0_ifconv:785  %shl_ln172_42 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %select_ln154_15, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_42"/></StgValue>
</operation>

<operation id="3124" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="20" op_0_bw="19">
<![CDATA[
.preheader124.preheader.0.0_ifconv:786  %zext_ln172_126 = zext i19 %shl_ln172_42 to i20

]]></Node>
<StgValue><ssdm name="zext_ln172_126"/></StgValue>
</operation>

<operation id="3125" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3012" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader124.preheader.0.0_ifconv:787  %sub_ln172_32 = sub i20 0, %zext_ln172_126

]]></Node>
<StgValue><ssdm name="sub_ln172_32"/></StgValue>
</operation>

<operation id="3126" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3013" bw="21" op_0_bw="20">
<![CDATA[
.preheader124.preheader.0.0_ifconv:788  %sext_ln172_95 = sext i20 %sub_ln172_32 to i21

]]></Node>
<StgValue><ssdm name="sext_ln172_95"/></StgValue>
</operation>

<operation id="3127" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.preheader124.preheader.0.0_ifconv:789  %shl_ln172_43 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %select_ln154_15, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_43"/></StgValue>
</operation>

<operation id="3128" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="21" op_0_bw="20">
<![CDATA[
.preheader124.preheader.0.0_ifconv:790  %zext_ln172_127 = zext i20 %shl_ln172_43 to i21

]]></Node>
<StgValue><ssdm name="zext_ln172_127"/></StgValue>
</operation>

<operation id="3129" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:791  %select_ln172_122 = select i1 %trunc_ln152_1, i21 %zext_ln172_127, i21 %sext_ln172_95

]]></Node>
<StgValue><ssdm name="select_ln172_122"/></StgValue>
</operation>

<operation id="3130" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3017" bw="32" op_0_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:792  %sext_ln172_96 = sext i21 %select_ln172_122 to i32

]]></Node>
<StgValue><ssdm name="sext_ln172_96"/></StgValue>
</operation>

<operation id="3131" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3020" bw="32" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:795  %zext_ln172_128 = zext i23 %mul_ln172_104 to i32

]]></Node>
<StgValue><ssdm name="zext_ln172_128"/></StgValue>
</operation>

<operation id="3132" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3021" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader124.preheader.0.0_ifconv:796  %shl_ln172_44 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %select_ln154_15, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_44"/></StgValue>
</operation>

<operation id="3133" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3022" bw="23" op_0_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:797  %zext_ln172_129 = zext i21 %shl_ln172_44 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_129"/></StgValue>
</operation>

<operation id="3134" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3023" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
.preheader124.preheader.0.0_ifconv:798  %shl_ln172_45 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %select_ln154_15, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln172_45"/></StgValue>
</operation>

<operation id="3135" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3024" bw="23" op_0_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:799  %zext_ln172_130 = zext i22 %shl_ln172_45 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_130"/></StgValue>
</operation>

<operation id="3136" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3025" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader124.preheader.0.0_ifconv:800  %shl_ln172_46 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %select_ln154_15, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln172_46"/></StgValue>
</operation>

<operation id="3137" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="23" op_0_bw="17">
<![CDATA[
.preheader124.preheader.0.0_ifconv:801  %zext_ln172_131 = zext i17 %shl_ln172_46 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_131"/></StgValue>
</operation>

<operation id="3138" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:802  %sub_ln172_33 = sub i23 %zext_ln172_130, %zext_ln172_131

]]></Node>
<StgValue><ssdm name="sub_ln172_33"/></StgValue>
</operation>

<operation id="3139" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3028" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:803  %select_ln172_124 = select i1 %trunc_ln152_1, i23 %sub_ln172_33, i23 %zext_ln172_129

]]></Node>
<StgValue><ssdm name="select_ln172_124"/></StgValue>
</operation>

<operation id="3140" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3029" bw="32" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:804  %sext_ln172_97 = sext i23 %select_ln172_124 to i32

]]></Node>
<StgValue><ssdm name="sext_ln172_97"/></StgValue>
</operation>

<operation id="3141" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3030" bw="20" op_0_bw="17">
<![CDATA[
.preheader124.preheader.0.0_ifconv:805  %zext_ln172_132 = zext i17 %shl_ln172_46 to i20

]]></Node>
<StgValue><ssdm name="zext_ln172_132"/></StgValue>
</operation>

<operation id="3142" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader124.preheader.0.0_ifconv:806  %add_ln172_9 = add i20 %zext_ln172_126, %zext_ln172_132

]]></Node>
<StgValue><ssdm name="add_ln172_9"/></StgValue>
</operation>

<operation id="3143" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3032" bw="23" op_0_bw="20">
<![CDATA[
.preheader124.preheader.0.0_ifconv:807  %zext_ln172_133 = zext i20 %add_ln172_9 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_133"/></StgValue>
</operation>

<operation id="3144" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:808  %sub_ln172_34 = sub i23 0, %zext_ln172_130

]]></Node>
<StgValue><ssdm name="sub_ln172_34"/></StgValue>
</operation>

<operation id="3145" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3034" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:809  %select_ln172_125 = select i1 %trunc_ln152_1, i23 %sub_ln172_34, i23 %zext_ln172_133

]]></Node>
<StgValue><ssdm name="select_ln172_125"/></StgValue>
</operation>

<operation id="3146" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3035" bw="32" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:810  %sext_ln172_98 = sext i23 %select_ln172_125 to i32

]]></Node>
<StgValue><ssdm name="sext_ln172_98"/></StgValue>
</operation>

<operation id="3147" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="32" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:813  %sext_ln172_99 = sext i24 %mul_ln172_105 to i32

]]></Node>
<StgValue><ssdm name="sext_ln172_99"/></StgValue>
</operation>

<operation id="3148" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3040" bw="24" op_0_bw="20">
<![CDATA[
.preheader124.preheader.0.0_ifconv:815  %sext_ln172_100 = sext i20 %sub_ln172_32 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_100"/></StgValue>
</operation>

<operation id="3149" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:816  %select_ln172_127 = select i1 %trunc_ln152_1, i24 %sext_ln172_100, i24 %mul_ln172_106

]]></Node>
<StgValue><ssdm name="select_ln172_127"/></StgValue>
</operation>

<operation id="3150" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3042" bw="32" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:817  %sext_ln172_101 = sext i24 %select_ln172_127 to i32

]]></Node>
<StgValue><ssdm name="sext_ln172_101"/></StgValue>
</operation>

<operation id="3151" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3043" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:818  %select_ln172_128 = select i1 %trunc_ln152_1, i24 -71, i24 -80

]]></Node>
<StgValue><ssdm name="select_ln172_128"/></StgValue>
</operation>

<operation id="3152" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3049" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:824  %mul_ln172_107 = mul i24 %select_ln172_128, %zext_ln172_134

]]></Node>
<StgValue><ssdm name="mul_ln172_107"/></StgValue>
</operation>

<operation id="3153" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3075" bw="23" op_0_bw="16">
<![CDATA[
.preheader124.preheader.0.0_ifconv:850  %zext_ln172_167 = zext i16 %select_ln154_17 to i23

]]></Node>
<StgValue><ssdm name="zext_ln172_167"/></StgValue>
</operation>

<operation id="3154" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3079" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:854  %add_ln172_11 = add i24 %mul_ln172_107, %sext_ln172_85

]]></Node>
<StgValue><ssdm name="add_ln172_11"/></StgValue>
</operation>

<operation id="3155" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3090" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:865  %add_ln172_19 = add i24 %sext_ln172_6, %mul_ln172_29

]]></Node>
<StgValue><ssdm name="add_ln172_19"/></StgValue>
</operation>

<operation id="3156" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3091" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:866  %sext_ln172_110 = sext i24 %add_ln172_19 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_110"/></StgValue>
</operation>

<operation id="3157" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3092" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:867  %add_ln172_20 = add i25 %sext_ln172_110, %sext_ln172_11

]]></Node>
<StgValue><ssdm name="add_ln172_20"/></StgValue>
</operation>

<operation id="3158" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3097" bw="26" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:872  %sext_ln172_113 = sext i24 %add_ln172_22 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_113"/></StgValue>
</operation>

<operation id="3159" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3099" bw="26" op_0_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:874  %sext_ln172_114 = sext i25 %add_ln172_23 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_114"/></StgValue>
</operation>

<operation id="3160" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3100" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:875  %add_ln172_24 = add i26 %sext_ln172_114, %sext_ln172_35

]]></Node>
<StgValue><ssdm name="add_ln172_24"/></StgValue>
</operation>

<operation id="3161" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:876  %add_ln172_25 = add i26 %add_ln172_24, %sext_ln172_113

]]></Node>
<StgValue><ssdm name="add_ln172_25"/></StgValue>
</operation>

<operation id="3162" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:885  %add_ln172_28 = add i32 %l2_kernel_sums_1_loa, %sext_ln172_94

]]></Node>
<StgValue><ssdm name="add_ln172_28"/></StgValue>
</operation>

<operation id="3163" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="32" op_0_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:887  %sext_ln172_117 = sext i25 %add_ln172_29 to i32

]]></Node>
<StgValue><ssdm name="sext_ln172_117"/></StgValue>
</operation>

<operation id="3164" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:888  %add_ln172_30 = add i32 %sext_ln172_117, %add_ln172_28

]]></Node>
<StgValue><ssdm name="add_ln172_30"/></StgValue>
</operation>

<operation id="3165" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3120" bw="32" op_0_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:895  %sext_ln172_120 = sext i25 %add_ln172_34 to i32

]]></Node>
<StgValue><ssdm name="sext_ln172_120"/></StgValue>
</operation>

<operation id="3166" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:896  %add_ln172_35 = add i32 %sext_ln172_120, %add_ln172_30

]]></Node>
<StgValue><ssdm name="add_ln172_35"/></StgValue>
</operation>

<operation id="3167" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="32" op_0_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:912  %sext_ln172_127 = sext i26 %add_ln172_44 to i32

]]></Node>
<StgValue><ssdm name="sext_ln172_127"/></StgValue>
</operation>

<operation id="3168" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:913  %add_ln172_45 = add nsw i32 %sext_ln172_127, %add_ln172_35

]]></Node>
<StgValue><ssdm name="add_ln172_45"/></StgValue>
</operation>

<operation id="3169" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:914  %select_ln172_138 = select i1 %trunc_ln152_1, i23 88, i23 67

]]></Node>
<StgValue><ssdm name="select_ln172_138"/></StgValue>
</operation>

<operation id="3170" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3140" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:915  %mul_ln172_117 = mul i23 %select_ln172_138, %zext_ln172_167

]]></Node>
<StgValue><ssdm name="mul_ln172_117"/></StgValue>
</operation>

<operation id="3171" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:917  %add_ln172_46 = add i32 %l2_kernel_sums_2_loa, %sext_ln172_96

]]></Node>
<StgValue><ssdm name="add_ln172_46"/></StgValue>
</operation>

<operation id="3172" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3144" bw="32" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:919  %sext_ln172_128 = sext i24 %add_ln172_47 to i32

]]></Node>
<StgValue><ssdm name="sext_ln172_128"/></StgValue>
</operation>

<operation id="3173" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:920  %add_ln172_48 = add i32 %sext_ln172_128, %add_ln172_46

]]></Node>
<StgValue><ssdm name="add_ln172_48"/></StgValue>
</operation>

<operation id="3174" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:936  %add_ln172_58 = add i24 %mul_ln172_24, %sext_ln172_28

]]></Node>
<StgValue><ssdm name="add_ln172_58"/></StgValue>
</operation>

<operation id="3175" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:948  %add_ln172_64 = add i32 %l2_kernel_sums_3_loa, %zext_ln172_128

]]></Node>
<StgValue><ssdm name="add_ln172_64"/></StgValue>
</operation>

<operation id="3176" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3175" bw="32" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:950  %sext_ln172_139 = sext i24 %add_ln172_65 to i32

]]></Node>
<StgValue><ssdm name="sext_ln172_139"/></StgValue>
</operation>

<operation id="3177" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:951  %add_ln172_66 = add i32 %sext_ln172_139, %add_ln172_64

]]></Node>
<StgValue><ssdm name="add_ln172_66"/></StgValue>
</operation>

<operation id="3178" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3185" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:960  %add_ln172_72 = add i24 %sext_ln172_64, %mul_ln172_2

]]></Node>
<StgValue><ssdm name="add_ln172_72"/></StgValue>
</operation>

<operation id="3179" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="26" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:961  %sext_ln172_143 = sext i24 %add_ln172_72 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_143"/></StgValue>
</operation>

<operation id="3180" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3187" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:962  %add_ln172_73 = add i24 %mul_ln172_9, %select_ln172_35

]]></Node>
<StgValue><ssdm name="add_ln172_73"/></StgValue>
</operation>

<operation id="3181" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:963  %sext_ln172_144 = sext i24 %add_ln172_73 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_144"/></StgValue>
</operation>

<operation id="3182" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3189" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:964  %add_ln172_74 = add i25 %sext_ln172_144, %zext_ln172_17

]]></Node>
<StgValue><ssdm name="add_ln172_74"/></StgValue>
</operation>

<operation id="3183" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3190" bw="26" op_0_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:965  %sext_ln172_145 = sext i25 %add_ln172_74 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_145"/></StgValue>
</operation>

<operation id="3184" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:966  %add_ln172_75 = add i26 %sext_ln172_145, %sext_ln172_143

]]></Node>
<StgValue><ssdm name="add_ln172_75"/></StgValue>
</operation>

<operation id="3185" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3198" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:973  %add_ln172_80 = add i26 %add_ln172_79, %add_ln172_75

]]></Node>
<StgValue><ssdm name="add_ln172_80"/></StgValue>
</operation>

<operation id="3186" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3201" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:976  %select_ln172_140 = select i1 %trunc_ln152_1, i23 96, i23 77

]]></Node>
<StgValue><ssdm name="select_ln172_140"/></StgValue>
</operation>

<operation id="3187" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3202" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:977  %mul_ln172_119 = mul i23 %select_ln172_140, %zext_ln172_167

]]></Node>
<StgValue><ssdm name="mul_ln172_119"/></StgValue>
</operation>

<operation id="3188" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:978  %zext_ln172_169 = zext i23 %mul_ln172_119 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_169"/></StgValue>
</operation>

<operation id="3189" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:979  %add_ln172_82 = add i32 %l2_kernel_sums_4_loa, %sext_ln172_97

]]></Node>
<StgValue><ssdm name="add_ln172_82"/></StgValue>
</operation>

<operation id="3190" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3206" bw="32" op_0_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:981  %sext_ln172_149 = sext i25 %add_ln172_83 to i32

]]></Node>
<StgValue><ssdm name="sext_ln172_149"/></StgValue>
</operation>

<operation id="3191" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:982  %add_ln172_84 = add i32 %sext_ln172_149, %add_ln172_82

]]></Node>
<StgValue><ssdm name="add_ln172_84"/></StgValue>
</operation>

<operation id="3192" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3225" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1000  %add_ln172_95 = add i24 %zext_ln172_143, %zext_ln172_169

]]></Node>
<StgValue><ssdm name="add_ln172_95"/></StgValue>
</operation>

<operation id="3193" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3234" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1009  %shl_ln172_47 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %select_ln154_17, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln172_47"/></StgValue>
</operation>

<operation id="3194" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3235" bw="18" op_0_bw="17">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1010  %zext_ln172_144 = zext i17 %shl_ln172_47 to i18

]]></Node>
<StgValue><ssdm name="zext_ln172_144"/></StgValue>
</operation>

<operation id="3195" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3236" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1011  %sub_ln172_36 = sub i18 0, %zext_ln172_144

]]></Node>
<StgValue><ssdm name="sub_ln172_36"/></StgValue>
</operation>

<operation id="3196" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3237" bw="22" op_0_bw="18">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1012  %sext_ln172_159 = sext i18 %sub_ln172_36 to i22

]]></Node>
<StgValue><ssdm name="sext_ln172_159"/></StgValue>
</operation>

<operation id="3197" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3239" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1014  %select_ln172_141 = select i1 %trunc_ln152_1, i22 %mul_ln172_120, i22 %sext_ln172_159

]]></Node>
<StgValue><ssdm name="select_ln172_141"/></StgValue>
</operation>

<operation id="3198" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3240" bw="24" op_0_bw="22">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1015  %sext_ln172_160 = sext i22 %select_ln172_141 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_160"/></StgValue>
</operation>

<operation id="3199" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1016  %add_ln172_100 = add i32 %l2_kernel_sums_5_loa, %sext_ln172_98

]]></Node>
<StgValue><ssdm name="add_ln172_100"/></StgValue>
</operation>

<operation id="3200" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3243" bw="32" op_0_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1018  %sext_ln172_161 = sext i25 %add_ln172_101 to i32

]]></Node>
<StgValue><ssdm name="sext_ln172_161"/></StgValue>
</operation>

<operation id="3201" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1019  %add_ln172_102 = add i32 %sext_ln172_161, %add_ln172_100

]]></Node>
<StgValue><ssdm name="add_ln172_102"/></StgValue>
</operation>

<operation id="3202" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3246" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1021  %sext_ln172_162 = sext i24 %add_ln172_103 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_162"/></StgValue>
</operation>

<operation id="3203" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3247" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1022  %add_ln172_104 = add i23 %zext_ln172_67, %mul_ln172_80

]]></Node>
<StgValue><ssdm name="add_ln172_104"/></StgValue>
</operation>

<operation id="3204" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3248" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1023  %zext_ln172_145 = zext i23 %add_ln172_104 to i24

]]></Node>
<StgValue><ssdm name="zext_ln172_145"/></StgValue>
</operation>

<operation id="3205" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3249" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1024  %add_ln172_105 = add i24 %zext_ln172_145, %sext_ln172_55

]]></Node>
<StgValue><ssdm name="add_ln172_105"/></StgValue>
</operation>

<operation id="3206" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3250" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1025  %sext_ln172_163 = sext i24 %add_ln172_105 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_163"/></StgValue>
</operation>

<operation id="3207" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3251" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1026  %add_ln172_106 = add i25 %sext_ln172_163, %sext_ln172_162

]]></Node>
<StgValue><ssdm name="add_ln172_106"/></StgValue>
</operation>

<operation id="3208" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3261" bw="26" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1036  %zext_ln172_146 = zext i24 %add_ln172_112 to i26

]]></Node>
<StgValue><ssdm name="zext_ln172_146"/></StgValue>
</operation>

<operation id="3209" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1037  %add_ln172_113 = add i24 %mul_ln172_49, %sext_ln172_160

]]></Node>
<StgValue><ssdm name="add_ln172_113"/></StgValue>
</operation>

<operation id="3210" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3263" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1038  %add_ln172_114 = add i24 %add_ln172_113, %sext_ln172_41

]]></Node>
<StgValue><ssdm name="add_ln172_114"/></StgValue>
</operation>

<operation id="3211" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3264" bw="26" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1039  %sext_ln172_167 = sext i24 %add_ln172_114 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_167"/></StgValue>
</operation>

<operation id="3212" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3265" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1040  %add_ln172_115 = add i26 %sext_ln172_167, %zext_ln172_146

]]></Node>
<StgValue><ssdm name="add_ln172_115"/></StgValue>
</operation>

<operation id="3213" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3278" bw="24" op_0_bw="21">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1053  %sext_ln172_170 = sext i21 %select_ln172_142 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_170"/></StgValue>
</operation>

<operation id="3214" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1054  %add_ln172_118 = add i32 %l2_kernel_sums_6_loa, %sext_ln172_99

]]></Node>
<StgValue><ssdm name="add_ln172_118"/></StgValue>
</operation>

<operation id="3215" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3281" bw="32" op_0_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1056  %sext_ln172_171 = sext i25 %add_ln172_119 to i32

]]></Node>
<StgValue><ssdm name="sext_ln172_171"/></StgValue>
</operation>

<operation id="3216" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1057  %add_ln172_120 = add i32 %sext_ln172_171, %add_ln172_118

]]></Node>
<StgValue><ssdm name="add_ln172_120"/></StgValue>
</operation>

<operation id="3217" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3284" bw="24" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1059  %sext_ln172_172 = sext i23 %add_ln172_121 to i24

]]></Node>
<StgValue><ssdm name="sext_ln172_172"/></StgValue>
</operation>

<operation id="3218" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3286" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1061  %add_ln172_123 = add i24 %add_ln172_122, %sext_ln172_57

]]></Node>
<StgValue><ssdm name="add_ln172_123"/></StgValue>
</operation>

<operation id="3219" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3287" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1062  %add_ln172_124 = add i24 %add_ln172_123, %sext_ln172_172

]]></Node>
<StgValue><ssdm name="add_ln172_124"/></StgValue>
</operation>

<operation id="3220" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3297" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1072  %add_ln172_130 = add i25 %sext_ln172_17, %sext_ln172_30

]]></Node>
<StgValue><ssdm name="add_ln172_130"/></StgValue>
</operation>

<operation id="3221" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3298" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1073  %add_ln172_131 = add i24 %mul_ln172_50, %sext_ln172_170

]]></Node>
<StgValue><ssdm name="add_ln172_131"/></StgValue>
</operation>

<operation id="3222" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3299" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1074  %add_ln172_132 = add i24 %add_ln172_131, %zext_ln172_52

]]></Node>
<StgValue><ssdm name="add_ln172_132"/></StgValue>
</operation>

<operation id="3223" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3300" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1075  %sext_ln172_177 = sext i24 %add_ln172_132 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_177"/></StgValue>
</operation>

<operation id="3224" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3301" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1076  %add_ln172_133 = add i25 %sext_ln172_177, %add_ln172_130

]]></Node>
<StgValue><ssdm name="add_ln172_133"/></StgValue>
</operation>

<operation id="3225" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3306" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1081  %select_ln172_143 = select i1 %trunc_ln152_1, i23 55, i23 88

]]></Node>
<StgValue><ssdm name="select_ln172_143"/></StgValue>
</operation>

<operation id="3226" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3307" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1082  %mul_ln172_121 = mul i23 %select_ln172_143, %zext_ln172_167

]]></Node>
<StgValue><ssdm name="mul_ln172_121"/></StgValue>
</operation>

<operation id="3227" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3308" bw="25" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1083  %zext_ln172_150 = zext i23 %mul_ln172_121 to i25

]]></Node>
<StgValue><ssdm name="zext_ln172_150"/></StgValue>
</operation>

<operation id="3228" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1084  %add_ln172_136 = add i32 %l2_kernel_sums_7_loa, %sext_ln172_101

]]></Node>
<StgValue><ssdm name="add_ln172_136"/></StgValue>
</operation>

<operation id="3229" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3311" bw="32" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1086  %zext_ln172_151 = zext i24 %add_ln172_137 to i32

]]></Node>
<StgValue><ssdm name="zext_ln172_151"/></StgValue>
</operation>

<operation id="3230" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1087  %add_ln172_138 = add i32 %zext_ln172_151, %add_ln172_136

]]></Node>
<StgValue><ssdm name="add_ln172_138"/></StgValue>
</operation>

<operation id="3231" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3330" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1105  %add_ln172_150 = add i25 %sext_ln172_34, %zext_ln172_150

]]></Node>
<StgValue><ssdm name="add_ln172_150"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="3232" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="32" op_0_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:47  %l2_kernel_sums_0_loa = load i32* @l2_kernel_sums_0, align 4

]]></Node>
<StgValue><ssdm name="l2_kernel_sums_0_loa"/></StgValue>
</operation>

<operation id="3233" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:199  %mul_ln172_20 = mul i24 %select_ln172_22, %zext_ln172_16

]]></Node>
<StgValue><ssdm name="mul_ln172_20"/></StgValue>
</operation>

<operation id="3234" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:403  %sext_ln172_32 = sext i24 %mul_ln172_46 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_32"/></StgValue>
</operation>

<operation id="3235" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:433  %sext_ln172_37 = sext i24 %mul_ln172_54 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_37"/></StgValue>
</operation>

<operation id="3236" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="25" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:445  %sext_ln172_39 = sext i23 %mul_ln172_55 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_39"/></StgValue>
</operation>

<operation id="3237" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="25" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:464  %sext_ln172_43 = sext i23 %select_ln172_63 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_43"/></StgValue>
</operation>

<operation id="3238" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="32" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:781  %sext_ln172_93 = sext i24 %mul_ln172_102 to i32

]]></Node>
<StgValue><ssdm name="sext_ln172_93"/></StgValue>
</operation>

<operation id="3239" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:853  %add_ln172_10 = add i32 %l2_kernel_sums_0_loa, %sext_ln172_93

]]></Node>
<StgValue><ssdm name="add_ln172_10"/></StgValue>
</operation>

<operation id="3240" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3080" bw="32" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:855  %sext_ln172_107 = sext i24 %add_ln172_11 to i32

]]></Node>
<StgValue><ssdm name="sext_ln172_107"/></StgValue>
</operation>

<operation id="3241" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:856  %add_ln172_12 = add i32 %sext_ln172_107, %add_ln172_10

]]></Node>
<StgValue><ssdm name="add_ln172_12"/></StgValue>
</operation>

<operation id="3242" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="32" op_0_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:861  %sext_ln172_108 = sext i25 %add_ln172_16 to i32

]]></Node>
<StgValue><ssdm name="sext_ln172_108"/></StgValue>
</operation>

<operation id="3243" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:862  %add_ln172_17 = add i32 %sext_ln172_108, %add_ln172_12

]]></Node>
<StgValue><ssdm name="add_ln172_17"/></StgValue>
</operation>

<operation id="3244" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3089" bw="26" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:864  %sext_ln172_109 = sext i24 %add_ln172_18 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_109"/></StgValue>
</operation>

<operation id="3245" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3093" bw="26" op_0_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:868  %sext_ln172_111 = sext i25 %add_ln172_20 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_111"/></StgValue>
</operation>

<operation id="3246" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3094" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:869  %add_ln172_21 = add i26 %sext_ln172_111, %sext_ln172_109

]]></Node>
<StgValue><ssdm name="add_ln172_21"/></StgValue>
</operation>

<operation id="3247" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="27" op_0_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:870  %sext_ln172_112 = sext i26 %add_ln172_21 to i27

]]></Node>
<StgValue><ssdm name="sext_ln172_112"/></StgValue>
</operation>

<operation id="3248" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3102" bw="27" op_0_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:877  %sext_ln172_115 = sext i26 %add_ln172_25 to i27

]]></Node>
<StgValue><ssdm name="sext_ln172_115"/></StgValue>
</operation>

<operation id="3249" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3103" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader124.preheader.0.0_ifconv:878  %add_ln172_26 = add i27 %sext_ln172_115, %sext_ln172_112

]]></Node>
<StgValue><ssdm name="add_ln172_26"/></StgValue>
</operation>

<operation id="3250" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="32" op_0_bw="27">
<![CDATA[
.preheader124.preheader.0.0_ifconv:879  %sext_ln172_116 = sext i27 %add_ln172_26 to i32

]]></Node>
<StgValue><ssdm name="sext_ln172_116"/></StgValue>
</operation>

<operation id="3251" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:880  %add_ln172_27 = add nsw i32 %sext_ln172_116, %add_ln172_17

]]></Node>
<StgValue><ssdm name="add_ln172_27"/></StgValue>
</operation>

<operation id="3252" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="25" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:916  %zext_ln172_140 = zext i23 %mul_ln172_117 to i25

]]></Node>
<StgValue><ssdm name="zext_ln172_140"/></StgValue>
</operation>

<operation id="3253" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="26" op_0_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:935  %sext_ln172_134 = sext i25 %add_ln172_57 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_134"/></StgValue>
</operation>

<operation id="3254" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3162" bw="26" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:937  %sext_ln172_135 = sext i24 %add_ln172_58 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_135"/></StgValue>
</operation>

<operation id="3255" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:938  %add_ln172_59 = add i25 %sext_ln172_32, %zext_ln172_140

]]></Node>
<StgValue><ssdm name="add_ln172_59"/></StgValue>
</operation>

<operation id="3256" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:939  %add_ln172_60 = add i25 %add_ln172_59, %sext_ln172_37

]]></Node>
<StgValue><ssdm name="add_ln172_60"/></StgValue>
</operation>

<operation id="3257" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3165" bw="26" op_0_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:940  %sext_ln172_136 = sext i25 %add_ln172_60 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_136"/></StgValue>
</operation>

<operation id="3258" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:941  %add_ln172_61 = add i26 %sext_ln172_136, %sext_ln172_135

]]></Node>
<StgValue><ssdm name="add_ln172_61"/></StgValue>
</operation>

<operation id="3259" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3167" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:942  %add_ln172_62 = add i26 %add_ln172_61, %sext_ln172_134

]]></Node>
<StgValue><ssdm name="add_ln172_62"/></StgValue>
</operation>

<operation id="3260" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3183" bw="32" op_0_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:958  %sext_ln172_142 = sext i26 %add_ln172_70 to i32

]]></Node>
<StgValue><ssdm name="sext_ln172_142"/></StgValue>
</operation>

<operation id="3261" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:959  %add_ln172_71 = add i32 %sext_ln172_142, %add_ln172_66

]]></Node>
<StgValue><ssdm name="add_ln172_71"/></StgValue>
</operation>

<operation id="3262" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="32" op_0_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:974  %sext_ln172_148 = sext i26 %add_ln172_80 to i32

]]></Node>
<StgValue><ssdm name="sext_ln172_148"/></StgValue>
</operation>

<operation id="3263" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:975  %add_ln172_81 = add nsw i32 %sext_ln172_148, %add_ln172_71

]]></Node>
<StgValue><ssdm name="add_ln172_81"/></StgValue>
</operation>

<operation id="3264" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3222" bw="27" op_0_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:997  %sext_ln172_154 = sext i26 %add_ln172_93 to i27

]]></Node>
<StgValue><ssdm name="sext_ln172_154"/></StgValue>
</operation>

<operation id="3265" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3224" bw="26" op_0_bw="23">
<![CDATA[
.preheader124.preheader.0.0_ifconv:999  %sext_ln172_155 = sext i23 %add_ln172_94 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_155"/></StgValue>
</operation>

<operation id="3266" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3226" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1001  %zext_ln172_142 = zext i24 %add_ln172_95 to i25

]]></Node>
<StgValue><ssdm name="zext_ln172_142"/></StgValue>
</operation>

<operation id="3267" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3227" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1002  %add_ln172_96 = add i25 %zext_ln172_142, %sext_ln172_39

]]></Node>
<StgValue><ssdm name="add_ln172_96"/></StgValue>
</operation>

<operation id="3268" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3228" bw="26" op_0_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1003  %sext_ln172_156 = sext i25 %add_ln172_96 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_156"/></StgValue>
</operation>

<operation id="3269" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3229" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1004  %add_ln172_97 = add i26 %sext_ln172_156, %sext_ln172_155

]]></Node>
<StgValue><ssdm name="add_ln172_97"/></StgValue>
</operation>

<operation id="3270" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3230" bw="27" op_0_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1005  %sext_ln172_157 = sext i26 %add_ln172_97 to i27

]]></Node>
<StgValue><ssdm name="sext_ln172_157"/></StgValue>
</operation>

<operation id="3271" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3231" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1006  %add_ln172_98 = add i27 %sext_ln172_157, %sext_ln172_154

]]></Node>
<StgValue><ssdm name="add_ln172_98"/></StgValue>
</operation>

<operation id="3272" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3252" bw="32" op_0_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1027  %sext_ln172_164 = sext i25 %add_ln172_106 to i32

]]></Node>
<StgValue><ssdm name="sext_ln172_164"/></StgValue>
</operation>

<operation id="3273" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1028  %add_ln172_107 = add i32 %sext_ln172_164, %add_ln172_102

]]></Node>
<StgValue><ssdm name="add_ln172_107"/></StgValue>
</operation>

<operation id="3274" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3255" bw="26" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1030  %sext_ln172_165 = sext i24 %add_ln172_108 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_165"/></StgValue>
</operation>

<operation id="3275" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3258" bw="26" op_0_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1033  %sext_ln172_166 = sext i25 %add_ln172_110 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_166"/></StgValue>
</operation>

<operation id="3276" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3259" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1034  %add_ln172_111 = add i26 %sext_ln172_166, %sext_ln172_165

]]></Node>
<StgValue><ssdm name="add_ln172_111"/></StgValue>
</operation>

<operation id="3277" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3266" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1041  %add_ln172_116 = add i26 %add_ln172_115, %add_ln172_111

]]></Node>
<StgValue><ssdm name="add_ln172_116"/></StgValue>
</operation>

<operation id="3278" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3267" bw="32" op_0_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1042  %sext_ln172_168 = sext i26 %add_ln172_116 to i32

]]></Node>
<StgValue><ssdm name="sext_ln172_168"/></StgValue>
</operation>

<operation id="3279" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1043  %add_ln172_117 = add nsw i32 %sext_ln172_168, %add_ln172_107

]]></Node>
<StgValue><ssdm name="add_ln172_117"/></StgValue>
</operation>

<operation id="3280" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3291" bw="26" op_0_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1066  %sext_ln172_174 = sext i25 %add_ln172_126 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_174"/></StgValue>
</operation>

<operation id="3281" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3293" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1068  %add_ln172_128 = add i24 %add_ln172_127, %mul_ln172_20

]]></Node>
<StgValue><ssdm name="add_ln172_128"/></StgValue>
</operation>

<operation id="3282" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3294" bw="26" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1069  %sext_ln172_175 = sext i24 %add_ln172_128 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_175"/></StgValue>
</operation>

<operation id="3283" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3295" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1070  %add_ln172_129 = add i26 %sext_ln172_175, %sext_ln172_174

]]></Node>
<StgValue><ssdm name="add_ln172_129"/></StgValue>
</operation>

<operation id="3284" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3296" bw="27" op_0_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1071  %sext_ln172_176 = sext i26 %add_ln172_129 to i27

]]></Node>
<StgValue><ssdm name="sext_ln172_176"/></StgValue>
</operation>

<operation id="3285" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3302" bw="27" op_0_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1077  %sext_ln172_178 = sext i25 %add_ln172_133 to i27

]]></Node>
<StgValue><ssdm name="sext_ln172_178"/></StgValue>
</operation>

<operation id="3286" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3303" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1078  %add_ln172_134 = add i27 %sext_ln172_178, %sext_ln172_176

]]></Node>
<StgValue><ssdm name="add_ln172_134"/></StgValue>
</operation>

<operation id="3287" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3323" bw="26" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1098  %sext_ln172_184 = sext i24 %add_ln172_144 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_184"/></StgValue>
</operation>

<operation id="3288" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3327" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1102  %add_ln172_148 = add i26 %add_ln172_147, %sext_ln172_184

]]></Node>
<StgValue><ssdm name="add_ln172_148"/></StgValue>
</operation>

<operation id="3289" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3329" bw="25" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1104  %sext_ln172_186 = sext i24 %add_ln172_149 to i25

]]></Node>
<StgValue><ssdm name="sext_ln172_186"/></StgValue>
</operation>

<operation id="3290" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3331" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1106  %add_ln172_151 = add i25 %add_ln172_150, %sext_ln172_43

]]></Node>
<StgValue><ssdm name="add_ln172_151"/></StgValue>
</operation>

<operation id="3291" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3332" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1107  %add_ln172_152 = add i25 %add_ln172_151, %sext_ln172_186

]]></Node>
<StgValue><ssdm name="add_ln172_152"/></StgValue>
</operation>

<operation id="3292" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3333" bw="26" op_0_bw="25">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1108  %sext_ln172_187 = sext i25 %add_ln172_152 to i26

]]></Node>
<StgValue><ssdm name="sext_ln172_187"/></StgValue>
</operation>

<operation id="3293" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3334" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1109  %add_ln172_153 = add i26 %sext_ln172_187, %add_ln172_148

]]></Node>
<StgValue><ssdm name="add_ln172_153"/></StgValue>
</operation>

<operation id="3294" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3368" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:29  %icmp_ln182_1 = icmp sgt i32 %add_ln172_45, %l2_maxes_load_2

]]></Node>
<StgValue><ssdm name="icmp_ln182_1"/></StgValue>
</operation>

<operation id="3295" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3369" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:30  %select_ln182_1 = select i1 %icmp_ln182_1, i32 %add_ln172_45, i32 %l2_maxes_load_2

]]></Node>
<StgValue><ssdm name="select_ln182_1"/></StgValue>
</operation>

<operation id="3296" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3370" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader.preheader:31  store i32 %select_ln182_1, i32* %l2_maxes_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3297" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3376" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:37  %icmp_ln182_3 = icmp sgt i32 %add_ln172_81, %l2_maxes_load_3

]]></Node>
<StgValue><ssdm name="icmp_ln182_3"/></StgValue>
</operation>

<operation id="3298" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3377" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:38  %select_ln182_3 = select i1 %icmp_ln182_3, i32 %add_ln172_81, i32 %l2_maxes_load_3

]]></Node>
<StgValue><ssdm name="select_ln182_3"/></StgValue>
</operation>

<operation id="3299" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3378" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader.preheader:39  store i32 %select_ln182_3, i32* %l2_maxes_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="3300" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3153" bw="32" op_0_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:928  %sext_ln172_132 = sext i26 %add_ln172_52 to i32

]]></Node>
<StgValue><ssdm name="sext_ln172_132"/></StgValue>
</operation>

<operation id="3301" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:929  %add_ln172_53 = add i32 %sext_ln172_132, %add_ln172_48

]]></Node>
<StgValue><ssdm name="add_ln172_53"/></StgValue>
</operation>

<operation id="3302" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3168" bw="32" op_0_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:943  %sext_ln172_137 = sext i26 %add_ln172_62 to i32

]]></Node>
<StgValue><ssdm name="sext_ln172_137"/></StgValue>
</operation>

<operation id="3303" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:944  %add_ln172_63 = add nsw i32 %sext_ln172_137, %add_ln172_53

]]></Node>
<StgValue><ssdm name="add_ln172_63"/></StgValue>
</operation>

<operation id="3304" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3214" bw="32" op_0_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:989  %sext_ln172_152 = sext i26 %add_ln172_88 to i32

]]></Node>
<StgValue><ssdm name="sext_ln172_152"/></StgValue>
</operation>

<operation id="3305" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:990  %add_ln172_89 = add i32 %sext_ln172_152, %add_ln172_84

]]></Node>
<StgValue><ssdm name="add_ln172_89"/></StgValue>
</operation>

<operation id="3306" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3232" bw="32" op_0_bw="27">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1007  %sext_ln172_158 = sext i27 %add_ln172_98 to i32

]]></Node>
<StgValue><ssdm name="sext_ln172_158"/></StgValue>
</operation>

<operation id="3307" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1008  %add_ln172_99 = add nsw i32 %sext_ln172_158, %add_ln172_89

]]></Node>
<StgValue><ssdm name="add_ln172_99"/></StgValue>
</operation>

<operation id="3308" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3288" bw="32" op_0_bw="24">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1063  %sext_ln172_173 = sext i24 %add_ln172_124 to i32

]]></Node>
<StgValue><ssdm name="sext_ln172_173"/></StgValue>
</operation>

<operation id="3309" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1064  %add_ln172_125 = add i32 %sext_ln172_173, %add_ln172_120

]]></Node>
<StgValue><ssdm name="add_ln172_125"/></StgValue>
</operation>

<operation id="3310" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3304" bw="32" op_0_bw="27">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1079  %sext_ln172_179 = sext i27 %add_ln172_134 to i32

]]></Node>
<StgValue><ssdm name="sext_ln172_179"/></StgValue>
</operation>

<operation id="3311" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1080  %add_ln172_135 = add nsw i32 %sext_ln172_179, %add_ln172_125

]]></Node>
<StgValue><ssdm name="add_ln172_135"/></StgValue>
</operation>

<operation id="3312" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3320" bw="32" op_0_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1095  %sext_ln172_183 = sext i26 %add_ln172_142 to i32

]]></Node>
<StgValue><ssdm name="sext_ln172_183"/></StgValue>
</operation>

<operation id="3313" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1096  %add_ln172_143 = add i32 %sext_ln172_183, %add_ln172_138

]]></Node>
<StgValue><ssdm name="add_ln172_143"/></StgValue>
</operation>

<operation id="3314" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3335" bw="32" op_0_bw="26">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1110  %sext_ln172_188 = sext i26 %add_ln172_153 to i32

]]></Node>
<StgValue><ssdm name="sext_ln172_188"/></StgValue>
</operation>

<operation id="3315" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1111  %add_ln172_145 = add nsw i32 %sext_ln172_188, %add_ln172_143

]]></Node>
<StgValue><ssdm name="add_ln172_145"/></StgValue>
</operation>

<operation id="3316" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3337" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader124.preheader.0.0_ifconv:1112  br i1 %trunc_ln152_1, label %.preheader.preheader, label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="3317" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3364" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:25  %icmp_ln182 = icmp sgt i32 %add_ln172_27, %l2_maxes_load

]]></Node>
<StgValue><ssdm name="icmp_ln182"/></StgValue>
</operation>

<operation id="3318" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3365" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:26  %select_ln182 = select i1 %icmp_ln182, i32 %add_ln172_27, i32 %l2_maxes_load

]]></Node>
<StgValue><ssdm name="select_ln182"/></StgValue>
</operation>

<operation id="3319" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3366" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader.preheader:27  store i32 %select_ln182, i32* %l2_maxes_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3320" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3372" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:33  %icmp_ln182_2 = icmp sgt i32 %add_ln172_63, %l2_maxes_load_8

]]></Node>
<StgValue><ssdm name="icmp_ln182_2"/></StgValue>
</operation>

<operation id="3321" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3373" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:34  %select_ln182_2 = select i1 %icmp_ln182_2, i32 %add_ln172_63, i32 %l2_maxes_load_8

]]></Node>
<StgValue><ssdm name="select_ln182_2"/></StgValue>
</operation>

<operation id="3322" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3374" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader.preheader:35  store i32 %select_ln182_2, i32* %l2_maxes_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="3323" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3380" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:41  %icmp_ln182_4 = icmp sgt i32 %add_ln172_99, %l2_maxes_load_4

]]></Node>
<StgValue><ssdm name="icmp_ln182_4"/></StgValue>
</operation>

<operation id="3324" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3381" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:42  %select_ln182_4 = select i1 %icmp_ln182_4, i32 %add_ln172_99, i32 %l2_maxes_load_4

]]></Node>
<StgValue><ssdm name="select_ln182_4"/></StgValue>
</operation>

<operation id="3325" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3382" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader.preheader:43  store i32 %select_ln182_4, i32* %l2_maxes_addr_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3326" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3388" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:49  %icmp_ln182_6 = icmp sgt i32 %add_ln172_135, %l2_maxes_load_6

]]></Node>
<StgValue><ssdm name="icmp_ln182_6"/></StgValue>
</operation>

<operation id="3327" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3389" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:50  %select_ln182_6 = select i1 %icmp_ln182_6, i32 %add_ln172_135, i32 %l2_maxes_load_6

]]></Node>
<StgValue><ssdm name="select_ln182_6"/></StgValue>
</operation>

<operation id="3328" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3390" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader.preheader:51  store i32 %select_ln182_6, i32* %l2_maxes_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3329" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge186.new5:4  %add_ln237 = add nsw i32 %l3_iteration_load, 1

]]></Node>
<StgValue><ssdm name="add_ln237"/></StgValue>
</operation>

<operation id="3330" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge186.new5:5  %icmp_ln238 = icmp eq i32 %add_ln237, 66560

]]></Node>
<StgValue><ssdm name="icmp_ln238"/></StgValue>
</operation>

<operation id="3331" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3588" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln253 = icmp sgt i32 %add_ln237, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln253"/></StgValue>
</operation>

<operation id="3332" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln253_1 = icmp slt i32 %add_ln237, 1032

]]></Node>
<StgValue><ssdm name="icmp_ln253_1"/></StgValue>
</operation>

<operation id="3333" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln253 = and i1 %icmp_ln253, %icmp_ln253_1

]]></Node>
<StgValue><ssdm name="and_ln253"/></StgValue>
</operation>

<operation id="3334" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3591" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln253, label %.preheader213.0, label %._crit_edge189

]]></Node>
<StgValue><ssdm name="br_ln253"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="3335" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3384" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:45  %icmp_ln182_5 = icmp sgt i32 %add_ln172_117, %l2_maxes_load_5

]]></Node>
<StgValue><ssdm name="icmp_ln182_5"/></StgValue>
</operation>

<operation id="3336" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3385" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:46  %select_ln182_5 = select i1 %icmp_ln182_5, i32 %add_ln172_117, i32 %l2_maxes_load_5

]]></Node>
<StgValue><ssdm name="select_ln182_5"/></StgValue>
</operation>

<operation id="3337" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3386" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader.preheader:47  store i32 %select_ln182_5, i32* %l2_maxes_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3338" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3392" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:53  %icmp_ln182_7 = icmp sgt i32 %add_ln172_145, %l2_maxes_load_7

]]></Node>
<StgValue><ssdm name="icmp_ln182_7"/></StgValue>
</operation>

<operation id="3339" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3393" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:54  %select_ln182_7 = select i1 %icmp_ln182_7, i32 %add_ln172_145, i32 %l2_maxes_load_7

]]></Node>
<StgValue><ssdm name="select_ln182_7"/></StgValue>
</operation>

<operation id="3340" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3394" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader.preheader:55  store i32 %select_ln182_7, i32* %l2_maxes_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3341" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="trunc_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3395" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:56  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3342" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3397" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:0  %l2_kernel_sums_0_new = phi i32 [ %add_ln172_27, %.preheader124.preheader.0.0_ifconv ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l2_kernel_sums_0_new"/></StgValue>
</operation>

<operation id="3343" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3398" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:1  %l2_kernel_sums_1_new = phi i32 [ %add_ln172_45, %.preheader124.preheader.0.0_ifconv ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l2_kernel_sums_1_new"/></StgValue>
</operation>

<operation id="3344" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3399" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:2  %l2_kernel_sums_2_new = phi i32 [ %add_ln172_63, %.preheader124.preheader.0.0_ifconv ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l2_kernel_sums_2_new"/></StgValue>
</operation>

<operation id="3345" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3400" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:3  %l2_kernel_sums_3_new = phi i32 [ %add_ln172_81, %.preheader124.preheader.0.0_ifconv ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l2_kernel_sums_3_new"/></StgValue>
</operation>

<operation id="3346" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3401" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:4  %l2_kernel_sums_4_new = phi i32 [ %add_ln172_99, %.preheader124.preheader.0.0_ifconv ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l2_kernel_sums_4_new"/></StgValue>
</operation>

<operation id="3347" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3402" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:5  %l2_kernel_sums_5_new = phi i32 [ %add_ln172_117, %.preheader124.preheader.0.0_ifconv ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l2_kernel_sums_5_new"/></StgValue>
</operation>

<operation id="3348" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3403" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:6  %l2_kernel_sums_6_new = phi i32 [ %add_ln172_135, %.preheader124.preheader.0.0_ifconv ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l2_kernel_sums_6_new"/></StgValue>
</operation>

<operation id="3349" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3404" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:7  %l2_kernel_sums_7_new = phi i32 [ %add_ln172_145, %.preheader124.preheader.0.0_ifconv ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l2_kernel_sums_7_new"/></StgValue>
</operation>

<operation id="3350" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3405" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:8  %icmp_ln187 = icmp eq i3 %trunc_ln152, -1

]]></Node>
<StgValue><ssdm name="icmp_ln187"/></StgValue>
</operation>

<operation id="3351" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3406" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit:9  store i32 %l2_kernel_sums_7_new, i32* @l2_kernel_sums_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3352" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3407" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit:10  store i32 %l2_kernel_sums_6_new, i32* @l2_kernel_sums_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3353" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3408" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit:11  store i32 %l2_kernel_sums_5_new, i32* @l2_kernel_sums_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3354" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3409" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit:12  store i32 %l2_kernel_sums_4_new, i32* @l2_kernel_sums_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3355" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3410" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit:13  store i32 %l2_kernel_sums_3_new, i32* @l2_kernel_sums_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3356" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3411" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit:14  store i32 %l2_kernel_sums_2_new, i32* @l2_kernel_sums_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3357" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3412" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit:15  store i32 %l2_kernel_sums_1_new, i32* @l2_kernel_sums_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3358" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3413" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit:16  store i32 %l2_kernel_sums_0_new, i32* @l2_kernel_sums_0, align 4

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3359" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3414" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:17  br i1 %icmp_ln187, label %_ifconv19, label %._crit_edge180

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="3360" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3416" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv19:0  %add_ln189 = add i16 %l2_read_col_offset_l, 2

]]></Node>
<StgValue><ssdm name="add_ln189"/></StgValue>
</operation>

<operation id="3361" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3417" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv19:1  %icmp_ln190 = icmp eq i16 %add_ln189, 128

]]></Node>
<StgValue><ssdm name="icmp_ln190"/></StgValue>
</operation>

<operation id="3362" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3418" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv19:2  %add_ln193 = add i8 %l2_read_row_offset_l, 2

]]></Node>
<StgValue><ssdm name="add_ln193"/></StgValue>
</operation>

<operation id="3363" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3419" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv19:3  %icmp_ln194 = icmp eq i8 %add_ln193, 6

]]></Node>
<StgValue><ssdm name="icmp_ln194"/></StgValue>
</operation>

<operation id="3364" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3420" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv19:4  %select_ln194 = select i1 %icmp_ln194, i8 0, i8 %add_ln193

]]></Node>
<StgValue><ssdm name="select_ln194"/></StgValue>
</operation>

<operation id="3365" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3421" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv19:5  %select_ln190 = select i1 %icmp_ln190, i16 0, i16 %add_ln189

]]></Node>
<StgValue><ssdm name="select_ln190"/></StgValue>
</operation>

<operation id="3366" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3422" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv19:6  store i16 %select_ln190, i16* @l2_read_col_offset, align 2

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="3367" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln152" val="1"/>
<literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3423" bw="0" op_0_bw="0">
<![CDATA[
_ifconv19:7  br label %._crit_edge180

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="3368" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge180:0  %l2_read_row_offset_f = phi i1 [ false, %._crit_edge176 ], [ %icmp_ln190, %_ifconv19 ], [ false, %.loopexit ]

]]></Node>
<StgValue><ssdm name="l2_read_row_offset_f"/></StgValue>
</operation>

<operation id="3369" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
._crit_edge180:1  %l2_read_row_offset_n = phi i8 [ undef, %._crit_edge176 ], [ %select_ln194, %_ifconv19 ], [ undef, %.loopexit ]

]]></Node>
<StgValue><ssdm name="l2_read_row_offset_n"/></StgValue>
</operation>

<operation id="3370" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge180:24  br i1 %and_ln202, label %5, label %._crit_edge183

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="3371" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge183:0  %l3_outputs_0_flag_0 = phi i1 [ true, %5 ], [ false, %._crit_edge180 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_0_flag_0"/></StgValue>
</operation>

<operation id="3372" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge183:1  %l3_outputs_0_loc_0 = phi i32 [ %add_ln211, %5 ], [ %l3_outputs_0_load, %._crit_edge180 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_0_loc_0"/></StgValue>
</operation>

<operation id="3373" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3529" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge183:2  %l3_outputs_1_loc_0 = phi i32 [ %add_ln211_1, %5 ], [ %l3_outputs_1_load, %._crit_edge180 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_1_loc_0"/></StgValue>
</operation>

<operation id="3374" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3530" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge183:3  %l3_outputs_2_loc_0 = phi i32 [ %add_ln211_2, %5 ], [ %l3_outputs_2_load, %._crit_edge180 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_2_loc_0"/></StgValue>
</operation>

<operation id="3375" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge183:4  %l3_outputs_3_loc_0 = phi i32 [ %add_ln211_3, %5 ], [ %l3_outputs_3_load, %._crit_edge180 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_3_loc_0"/></StgValue>
</operation>

<operation id="3376" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge183:5  %l3_outputs_4_loc_0 = phi i32 [ %add_ln211_4, %5 ], [ %l3_outputs_4_load, %._crit_edge180 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_4_loc_0"/></StgValue>
</operation>

<operation id="3377" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge183:6  %l3_outputs_5_loc_0 = phi i32 [ %add_ln211_5, %5 ], [ %l3_outputs_5_load, %._crit_edge180 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_5_loc_0"/></StgValue>
</operation>

<operation id="3378" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge183:7  %l3_outputs_6_loc_0 = phi i32 [ %add_ln211_6, %5 ], [ %l3_outputs_6_load, %._crit_edge180 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_6_loc_0"/></StgValue>
</operation>

<operation id="3379" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge183:8  %l3_outputs_7_loc_0 = phi i32 [ %add_ln211_7, %5 ], [ %l3_outputs_7_load, %._crit_edge180 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_7_loc_0"/></StgValue>
</operation>

<operation id="3380" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge183:9  %l3_outputs_8_loc_0 = phi i32 [ %add_ln211_8, %5 ], [ %l3_outputs_8_load, %._crit_edge180 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_8_loc_0"/></StgValue>
</operation>

<operation id="3381" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge183:10  %l3_outputs_9_loc_0 = phi i32 [ %add_ln211_9, %5 ], [ %l3_outputs_9_load, %._crit_edge180 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_9_loc_0"/></StgValue>
</operation>

<operation id="3382" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge183:11  %l3_outputs_10_loc_0 = phi i32 [ %add_ln211_10, %5 ], [ %l3_outputs_10_load, %._crit_edge180 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_10_loc_0"/></StgValue>
</operation>

<operation id="3383" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge183:12  %l3_outputs_11_loc_0 = phi i32 [ %add_ln211_11, %5 ], [ %l3_outputs_11_load, %._crit_edge180 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_11_loc_0"/></StgValue>
</operation>

<operation id="3384" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge183:13  %l3_outputs_12_loc_0 = phi i32 [ %add_ln211_12, %5 ], [ %l3_outputs_12_load, %._crit_edge180 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_12_loc_0"/></StgValue>
</operation>

<operation id="3385" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge183:14  %l3_outputs_13_loc_0 = phi i32 [ %add_ln211_13, %5 ], [ %l3_outputs_13_load, %._crit_edge180 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_13_loc_0"/></StgValue>
</operation>

<operation id="3386" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge183:15  %l3_outputs_14_loc_0 = phi i32 [ %add_ln211_14, %5 ], [ %l3_outputs_14_load, %._crit_edge180 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_14_loc_0"/></StgValue>
</operation>

<operation id="3387" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge183:16  %l3_outputs_15_loc_0 = phi i32 [ %add_ln211_15, %5 ], [ %l3_outputs_15_load, %._crit_edge180 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_15_loc_0"/></StgValue>
</operation>

<operation id="3388" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge183:17  %icmp_ln216 = icmp eq i3 %trunc_ln152, -1

]]></Node>
<StgValue><ssdm name="icmp_ln216"/></StgValue>
</operation>

<operation id="3389" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge183:18  br i1 %icmp_ln216, label %6, label %._crit_edge185_ifconv

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="3390" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %xor_ln218 = xor i1 %l2_maxes_idx_load, true

]]></Node>
<StgValue><ssdm name="xor_ln218"/></StgValue>
</operation>

<operation id="3391" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3548" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 %xor_ln218, i1* @l2_maxes_idx, align 1

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="3392" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3549" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge185_ifconv

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>

<operation id="3393" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge185_ifconv:0  %add_ln221 = add i32 %l1_iteration_load, 1

]]></Node>
<StgValue><ssdm name="add_ln221"/></StgValue>
</operation>

<operation id="3394" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge185_ifconv:1  %icmp_ln222 = icmp eq i32 %add_ln221, 66048

]]></Node>
<StgValue><ssdm name="icmp_ln222"/></StgValue>
</operation>

<operation id="3395" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge185_ifconv:2  %add_ln225 = add i8 %l1_read_row_offset_l, 2

]]></Node>
<StgValue><ssdm name="add_ln225"/></StgValue>
</operation>

<operation id="3396" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge185_ifconv:3  %icmp_ln226 = icmp eq i8 %add_ln225, 6

]]></Node>
<StgValue><ssdm name="icmp_ln226"/></StgValue>
</operation>

<operation id="3397" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge185_ifconv:4  %select_ln226 = select i1 %icmp_ln226, i8 0, i8 %add_ln225

]]></Node>
<StgValue><ssdm name="select_ln226"/></StgValue>
</operation>

<operation id="3398" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge185_ifconv:5  %add_ln227 = add i8 %l2_write_row_offset_1, -1

]]></Node>
<StgValue><ssdm name="add_ln227"/></StgValue>
</operation>

<operation id="3399" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge185_ifconv:6  %select_ln222 = select i1 %icmp_ln222, i32 512, i32 %add_ln221

]]></Node>
<StgValue><ssdm name="select_ln222"/></StgValue>
</operation>

<operation id="3400" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge185_ifconv:7  %or_ln222 = or i1 %icmp_ln222, %l1_read_row_offset_f

]]></Node>
<StgValue><ssdm name="or_ln222"/></StgValue>
</operation>

<operation id="3401" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge185_ifconv:8  %select_ln222_1 = select i1 %icmp_ln222, i8 %select_ln226, i8 %l1_read_row_offset_l

]]></Node>
<StgValue><ssdm name="select_ln222_1"/></StgValue>
</operation>

<operation id="3402" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge185_ifconv:9  %or_ln222_1 = or i1 %icmp_ln222, %l2_write_row_offset_s

]]></Node>
<StgValue><ssdm name="or_ln222_1"/></StgValue>
</operation>

<operation id="3403" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge185_ifconv:10  %select_ln222_2 = select i1 %icmp_ln222, i8 %add_ln227, i8 %l2_write_row_offset_1

]]></Node>
<StgValue><ssdm name="select_ln222_2"/></StgValue>
</operation>

<operation id="3404" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge185_ifconv:11  %add_ln230 = add i32 %l2_iteration_load, 1

]]></Node>
<StgValue><ssdm name="add_ln230"/></StgValue>
</operation>

<operation id="3405" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge185_ifconv:12  %icmp_ln231 = icmp eq i32 %add_ln230, 66560

]]></Node>
<StgValue><ssdm name="icmp_ln231"/></StgValue>
</operation>

<operation id="3406" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge185_ifconv:13  br i1 %or_ln222_1, label %mergeST13, label %._crit_edge186.new14

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>

<operation id="3407" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln222_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3566" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
mergeST13:0  store i8 %select_ln222_2, i8* @l2_write_row_offset, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="3408" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln222_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3567" bw="0" op_0_bw="0">
<![CDATA[
mergeST13:1  br label %._crit_edge186.new14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3409" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge186.new14:0  br i1 %or_ln222, label %mergeST4, label %._crit_edge186.new5

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>

<operation id="3410" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3571" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
mergeST4:0  store i8 %select_ln222_1, i8* @l1_read_row_offset, align 1

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="3411" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3572" bw="0" op_0_bw="0">
<![CDATA[
mergeST4:1  br label %._crit_edge186.new5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3412" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge186.new5:0  store i32 %select_ln222, i32* @l1_iteration, align 4

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="3413" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge186.new5:1  %select_ln231 = select i1 %icmp_ln231, i32 1024, i32 %add_ln230

]]></Node>
<StgValue><ssdm name="select_ln231"/></StgValue>
</operation>

<operation id="3414" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge186.new5:2  %or_ln231 = or i1 %icmp_ln231, %l2_read_row_offset_f

]]></Node>
<StgValue><ssdm name="or_ln231"/></StgValue>
</operation>

<operation id="3415" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge186.new5:3  %select_ln231_1 = select i1 %icmp_ln231, i8 0, i8 %l2_read_row_offset_n

]]></Node>
<StgValue><ssdm name="select_ln231_1"/></StgValue>
</operation>

<operation id="3416" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge186.new5:6  br i1 %or_ln231, label %mergeST18, label %._crit_edge187.new19

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="3417" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3582" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
mergeST18:0  store i8 %select_ln231_1, i8* @l2_read_row_offset, align 1

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="3418" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3583" bw="0" op_0_bw="0">
<![CDATA[
mergeST18:1  br label %._crit_edge187.new19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3419" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge187.new19:0  store i32 %select_ln231, i32* @l2_iteration, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="3420" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge187.new19:1  br i1 %icmp_ln238, label %_ifconv, label %7

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>

<operation id="3421" st_id="33" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
<literal name="and_ln253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3593" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="512" op_6_bw="64" op_7_bw="64" op_8_bw="1">
<![CDATA[
.preheader213.0:0  call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i64P.i1P(i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V, i512 -1, i64 -1, i64 undef, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln262"/></StgValue>
</operation>

<operation id="3422" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
<literal name="and_ln253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3594" bw="0" op_0_bw="0">
<![CDATA[
.preheader213.0:1  br label %._crit_edge189

]]></Node>
<StgValue><ssdm name="br_ln263"/></StgValue>
</operation>

<operation id="3423" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3596" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge189:0  br label %8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3424" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3598" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:0  %icmp_ln247 = icmp sgt i32 %l3_outputs_0_loc_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln247"/></StgValue>
</operation>

<operation id="3425" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3599" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1  %trunc_ln9 = call i23 @_ssdm_op_PartSelect.i23.i32.i32.i32(i32 %l3_outputs_0_loc_0, i32 8, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="3426" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3600" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:2  %select_ln247 = select i1 %icmp_ln247, i23 %trunc_ln9, i23 0

]]></Node>
<StgValue><ssdm name="select_ln247"/></StgValue>
</operation>

<operation id="3427" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3601" bw="32" op_0_bw="23">
<![CDATA[
_ifconv:3  %zext_ln247 = zext i23 %select_ln247 to i32

]]></Node>
<StgValue><ssdm name="zext_ln247"/></StgValue>
</operation>

<operation id="3428" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3602" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %icmp_ln247_1 = icmp sgt i32 %l3_outputs_1_loc_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln247_1"/></StgValue>
</operation>

<operation id="3429" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3603" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:5  %trunc_ln247_1 = call i23 @_ssdm_op_PartSelect.i23.i32.i32.i32(i32 %l3_outputs_1_loc_0, i32 8, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln247_1"/></StgValue>
</operation>

<operation id="3430" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3604" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:6  %select_ln247_1 = select i1 %icmp_ln247_1, i23 %trunc_ln247_1, i23 0

]]></Node>
<StgValue><ssdm name="select_ln247_1"/></StgValue>
</operation>

<operation id="3431" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3605" bw="32" op_0_bw="23">
<![CDATA[
_ifconv:7  %zext_ln247_1 = zext i23 %select_ln247_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln247_1"/></StgValue>
</operation>

<operation id="3432" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3606" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %icmp_ln247_2 = icmp sgt i32 %l3_outputs_2_loc_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln247_2"/></StgValue>
</operation>

<operation id="3433" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3607" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9  %trunc_ln247_2 = call i23 @_ssdm_op_PartSelect.i23.i32.i32.i32(i32 %l3_outputs_2_loc_0, i32 8, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln247_2"/></StgValue>
</operation>

<operation id="3434" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3608" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:10  %select_ln247_2 = select i1 %icmp_ln247_2, i23 %trunc_ln247_2, i23 0

]]></Node>
<StgValue><ssdm name="select_ln247_2"/></StgValue>
</operation>

<operation id="3435" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3609" bw="32" op_0_bw="23">
<![CDATA[
_ifconv:11  %zext_ln247_2 = zext i23 %select_ln247_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln247_2"/></StgValue>
</operation>

<operation id="3436" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3610" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %icmp_ln247_3 = icmp sgt i32 %l3_outputs_3_loc_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln247_3"/></StgValue>
</operation>

<operation id="3437" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3611" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:13  %trunc_ln247_3 = call i23 @_ssdm_op_PartSelect.i23.i32.i32.i32(i32 %l3_outputs_3_loc_0, i32 8, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln247_3"/></StgValue>
</operation>

<operation id="3438" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3612" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:14  %select_ln247_3 = select i1 %icmp_ln247_3, i23 %trunc_ln247_3, i23 0

]]></Node>
<StgValue><ssdm name="select_ln247_3"/></StgValue>
</operation>

<operation id="3439" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3613" bw="32" op_0_bw="23">
<![CDATA[
_ifconv:15  %zext_ln247_3 = zext i23 %select_ln247_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln247_3"/></StgValue>
</operation>

<operation id="3440" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3614" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %icmp_ln247_4 = icmp sgt i32 %l3_outputs_4_loc_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln247_4"/></StgValue>
</operation>

<operation id="3441" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3615" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:17  %trunc_ln247_4 = call i23 @_ssdm_op_PartSelect.i23.i32.i32.i32(i32 %l3_outputs_4_loc_0, i32 8, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln247_4"/></StgValue>
</operation>

<operation id="3442" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3616" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:18  %select_ln247_4 = select i1 %icmp_ln247_4, i23 %trunc_ln247_4, i23 0

]]></Node>
<StgValue><ssdm name="select_ln247_4"/></StgValue>
</operation>

<operation id="3443" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3617" bw="32" op_0_bw="23">
<![CDATA[
_ifconv:19  %zext_ln247_4 = zext i23 %select_ln247_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln247_4"/></StgValue>
</operation>

<operation id="3444" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3618" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %icmp_ln247_5 = icmp sgt i32 %l3_outputs_5_loc_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln247_5"/></StgValue>
</operation>

<operation id="3445" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3619" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:21  %trunc_ln247_5 = call i23 @_ssdm_op_PartSelect.i23.i32.i32.i32(i32 %l3_outputs_5_loc_0, i32 8, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln247_5"/></StgValue>
</operation>

<operation id="3446" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3620" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:22  %select_ln247_5 = select i1 %icmp_ln247_5, i23 %trunc_ln247_5, i23 0

]]></Node>
<StgValue><ssdm name="select_ln247_5"/></StgValue>
</operation>

<operation id="3447" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3621" bw="32" op_0_bw="23">
<![CDATA[
_ifconv:23  %zext_ln247_5 = zext i23 %select_ln247_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln247_5"/></StgValue>
</operation>

<operation id="3448" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3622" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:24  %icmp_ln247_6 = icmp sgt i32 %l3_outputs_6_loc_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln247_6"/></StgValue>
</operation>

<operation id="3449" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3623" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:25  %trunc_ln247_6 = call i23 @_ssdm_op_PartSelect.i23.i32.i32.i32(i32 %l3_outputs_6_loc_0, i32 8, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln247_6"/></StgValue>
</operation>

<operation id="3450" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3624" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:26  %select_ln247_6 = select i1 %icmp_ln247_6, i23 %trunc_ln247_6, i23 0

]]></Node>
<StgValue><ssdm name="select_ln247_6"/></StgValue>
</operation>

<operation id="3451" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3625" bw="32" op_0_bw="23">
<![CDATA[
_ifconv:27  %zext_ln247_6 = zext i23 %select_ln247_6 to i32

]]></Node>
<StgValue><ssdm name="zext_ln247_6"/></StgValue>
</operation>

<operation id="3452" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3626" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:28  %icmp_ln247_7 = icmp sgt i32 %l3_outputs_7_loc_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln247_7"/></StgValue>
</operation>

<operation id="3453" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3627" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:29  %trunc_ln247_7 = call i23 @_ssdm_op_PartSelect.i23.i32.i32.i32(i32 %l3_outputs_7_loc_0, i32 8, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln247_7"/></StgValue>
</operation>

<operation id="3454" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3628" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:30  %select_ln247_7 = select i1 %icmp_ln247_7, i23 %trunc_ln247_7, i23 0

]]></Node>
<StgValue><ssdm name="select_ln247_7"/></StgValue>
</operation>

<operation id="3455" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3629" bw="32" op_0_bw="23">
<![CDATA[
_ifconv:31  %zext_ln247_7 = zext i23 %select_ln247_7 to i32

]]></Node>
<StgValue><ssdm name="zext_ln247_7"/></StgValue>
</operation>

<operation id="3456" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3630" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:32  %icmp_ln247_8 = icmp sgt i32 %l3_outputs_8_loc_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln247_8"/></StgValue>
</operation>

<operation id="3457" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3631" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:33  %trunc_ln247_8 = call i23 @_ssdm_op_PartSelect.i23.i32.i32.i32(i32 %l3_outputs_8_loc_0, i32 8, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln247_8"/></StgValue>
</operation>

<operation id="3458" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3632" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:34  %select_ln247_8 = select i1 %icmp_ln247_8, i23 %trunc_ln247_8, i23 0

]]></Node>
<StgValue><ssdm name="select_ln247_8"/></StgValue>
</operation>

<operation id="3459" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3633" bw="32" op_0_bw="23">
<![CDATA[
_ifconv:35  %zext_ln247_8 = zext i23 %select_ln247_8 to i32

]]></Node>
<StgValue><ssdm name="zext_ln247_8"/></StgValue>
</operation>

<operation id="3460" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3634" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %icmp_ln247_9 = icmp sgt i32 %l3_outputs_9_loc_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln247_9"/></StgValue>
</operation>

<operation id="3461" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3635" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:37  %trunc_ln247_9 = call i23 @_ssdm_op_PartSelect.i23.i32.i32.i32(i32 %l3_outputs_9_loc_0, i32 8, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln247_9"/></StgValue>
</operation>

<operation id="3462" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3636" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:38  %select_ln247_9 = select i1 %icmp_ln247_9, i23 %trunc_ln247_9, i23 0

]]></Node>
<StgValue><ssdm name="select_ln247_9"/></StgValue>
</operation>

<operation id="3463" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3637" bw="32" op_0_bw="23">
<![CDATA[
_ifconv:39  %zext_ln247_9 = zext i23 %select_ln247_9 to i32

]]></Node>
<StgValue><ssdm name="zext_ln247_9"/></StgValue>
</operation>

<operation id="3464" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3638" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:40  %icmp_ln247_10 = icmp sgt i32 %l3_outputs_10_loc_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln247_10"/></StgValue>
</operation>

<operation id="3465" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3639" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:41  %trunc_ln247_s = call i23 @_ssdm_op_PartSelect.i23.i32.i32.i32(i32 %l3_outputs_10_loc_0, i32 8, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln247_s"/></StgValue>
</operation>

<operation id="3466" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3640" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:42  %select_ln247_10 = select i1 %icmp_ln247_10, i23 %trunc_ln247_s, i23 0

]]></Node>
<StgValue><ssdm name="select_ln247_10"/></StgValue>
</operation>

<operation id="3467" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3641" bw="32" op_0_bw="23">
<![CDATA[
_ifconv:43  %zext_ln247_10 = zext i23 %select_ln247_10 to i32

]]></Node>
<StgValue><ssdm name="zext_ln247_10"/></StgValue>
</operation>

<operation id="3468" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3642" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %icmp_ln247_11 = icmp sgt i32 %l3_outputs_11_loc_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln247_11"/></StgValue>
</operation>

<operation id="3469" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3643" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:45  %trunc_ln247_10 = call i23 @_ssdm_op_PartSelect.i23.i32.i32.i32(i32 %l3_outputs_11_loc_0, i32 8, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln247_10"/></StgValue>
</operation>

<operation id="3470" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3644" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:46  %select_ln247_11 = select i1 %icmp_ln247_11, i23 %trunc_ln247_10, i23 0

]]></Node>
<StgValue><ssdm name="select_ln247_11"/></StgValue>
</operation>

<operation id="3471" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3645" bw="32" op_0_bw="23">
<![CDATA[
_ifconv:47  %zext_ln247_11 = zext i23 %select_ln247_11 to i32

]]></Node>
<StgValue><ssdm name="zext_ln247_11"/></StgValue>
</operation>

<operation id="3472" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3646" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:48  %icmp_ln247_12 = icmp sgt i32 %l3_outputs_12_loc_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln247_12"/></StgValue>
</operation>

<operation id="3473" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3647" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:49  %trunc_ln247_11 = call i23 @_ssdm_op_PartSelect.i23.i32.i32.i32(i32 %l3_outputs_12_loc_0, i32 8, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln247_11"/></StgValue>
</operation>

<operation id="3474" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3648" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:50  %select_ln247_12 = select i1 %icmp_ln247_12, i23 %trunc_ln247_11, i23 0

]]></Node>
<StgValue><ssdm name="select_ln247_12"/></StgValue>
</operation>

<operation id="3475" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3649" bw="32" op_0_bw="23">
<![CDATA[
_ifconv:51  %zext_ln247_12 = zext i23 %select_ln247_12 to i32

]]></Node>
<StgValue><ssdm name="zext_ln247_12"/></StgValue>
</operation>

<operation id="3476" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3650" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:52  %icmp_ln247_13 = icmp sgt i32 %l3_outputs_13_loc_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln247_13"/></StgValue>
</operation>

<operation id="3477" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3651" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:53  %trunc_ln247_12 = call i23 @_ssdm_op_PartSelect.i23.i32.i32.i32(i32 %l3_outputs_13_loc_0, i32 8, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln247_12"/></StgValue>
</operation>

<operation id="3478" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3652" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:54  %select_ln247_13 = select i1 %icmp_ln247_13, i23 %trunc_ln247_12, i23 0

]]></Node>
<StgValue><ssdm name="select_ln247_13"/></StgValue>
</operation>

<operation id="3479" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3653" bw="32" op_0_bw="23">
<![CDATA[
_ifconv:55  %zext_ln247_13 = zext i23 %select_ln247_13 to i32

]]></Node>
<StgValue><ssdm name="zext_ln247_13"/></StgValue>
</operation>

<operation id="3480" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3654" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:56  %icmp_ln247_14 = icmp sgt i32 %l3_outputs_14_loc_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln247_14"/></StgValue>
</operation>

<operation id="3481" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3655" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:57  %trunc_ln247_13 = call i23 @_ssdm_op_PartSelect.i23.i32.i32.i32(i32 %l3_outputs_14_loc_0, i32 8, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln247_13"/></StgValue>
</operation>

<operation id="3482" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3656" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:58  %select_ln247_14 = select i1 %icmp_ln247_14, i23 %trunc_ln247_13, i23 0

]]></Node>
<StgValue><ssdm name="select_ln247_14"/></StgValue>
</operation>

<operation id="3483" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3657" bw="32" op_0_bw="23">
<![CDATA[
_ifconv:59  %zext_ln247_14 = zext i23 %select_ln247_14 to i32

]]></Node>
<StgValue><ssdm name="zext_ln247_14"/></StgValue>
</operation>

<operation id="3484" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3658" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:60  %icmp_ln247_15 = icmp sgt i32 %l3_outputs_15_loc_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln247_15"/></StgValue>
</operation>

<operation id="3485" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3659" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:61  %trunc_ln247_14 = call i23 @_ssdm_op_PartSelect.i23.i32.i32.i32(i32 %l3_outputs_15_loc_0, i32 8, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln247_14"/></StgValue>
</operation>

<operation id="3486" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3660" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:62  %select_ln247_15 = select i1 %icmp_ln247_15, i23 %trunc_ln247_14, i23 0

]]></Node>
<StgValue><ssdm name="select_ln247_15"/></StgValue>
</operation>

<operation id="3487" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3661" bw="503" op_0_bw="503" op_1_bw="23" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
_ifconv:63  %tmp_212 = call i503 @_ssdm_op_BitConcatenate.i503.i23.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i23 %select_ln247_15, i32 %zext_ln247_14, i32 %zext_ln247_13, i32 %zext_ln247_12, i32 %zext_ln247_11, i32 %zext_ln247_10, i32 %zext_ln247_9, i32 %zext_ln247_8, i32 %zext_ln247_7, i32 %zext_ln247_6, i32 %zext_ln247_5, i32 %zext_ln247_4, i32 %zext_ln247_3, i32 %zext_ln247_2, i32 %zext_ln247_1, i32 %zext_ln247)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="3488" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3662" bw="512" op_0_bw="503">
<![CDATA[
_ifconv:64  %tmp_data_V = zext i503 %tmp_212 to i512

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="3489" st_id="33" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3663" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="512" op_6_bw="64" op_7_bw="64" op_8_bw="1">
<![CDATA[
_ifconv:65  call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i64P.i1P(i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V, i512 %tmp_data_V, i64 -1, i64 undef, i1 true)

]]></Node>
<StgValue><ssdm name="write_ln251"/></StgValue>
</operation>

<operation id="3490" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3664" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:66  br label %8

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="3491" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %l3_iteration_new_0 = phi i32 [ 1024, %_ifconv ], [ %add_ln237, %._crit_edge189 ]

]]></Node>
<StgValue><ssdm name="l3_iteration_new_0"/></StgValue>
</operation>

<operation id="3492" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1  %l3_outputs_0_flag_1 = phi i1 [ true, %_ifconv ], [ %l3_outputs_0_flag_0, %._crit_edge189 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_0_flag_1"/></StgValue>
</operation>

<operation id="3493" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %l3_outputs_0_new_1 = phi i32 [ 0, %_ifconv ], [ %l3_outputs_0_loc_0, %._crit_edge189 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_0_new_1"/></StgValue>
</operation>

<operation id="3494" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %l3_outputs_1_new_1 = phi i32 [ 0, %_ifconv ], [ %l3_outputs_1_loc_0, %._crit_edge189 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_1_new_1"/></StgValue>
</operation>

<operation id="3495" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %l3_outputs_2_new_1 = phi i32 [ 0, %_ifconv ], [ %l3_outputs_2_loc_0, %._crit_edge189 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_2_new_1"/></StgValue>
</operation>

<operation id="3496" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:5  %l3_outputs_3_new_1 = phi i32 [ 0, %_ifconv ], [ %l3_outputs_3_loc_0, %._crit_edge189 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_3_new_1"/></StgValue>
</operation>

<operation id="3497" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6  %l3_outputs_4_new_1 = phi i32 [ 0, %_ifconv ], [ %l3_outputs_4_loc_0, %._crit_edge189 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_4_new_1"/></StgValue>
</operation>

<operation id="3498" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3673" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:7  %l3_outputs_5_new_1 = phi i32 [ 0, %_ifconv ], [ %l3_outputs_5_loc_0, %._crit_edge189 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_5_new_1"/></StgValue>
</operation>

<operation id="3499" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:8  %l3_outputs_6_new_1 = phi i32 [ 0, %_ifconv ], [ %l3_outputs_6_loc_0, %._crit_edge189 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_6_new_1"/></StgValue>
</operation>

<operation id="3500" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:9  %l3_outputs_7_new_1 = phi i32 [ 0, %_ifconv ], [ %l3_outputs_7_loc_0, %._crit_edge189 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_7_new_1"/></StgValue>
</operation>

<operation id="3501" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:10  %l3_outputs_8_new_1 = phi i32 [ 0, %_ifconv ], [ %l3_outputs_8_loc_0, %._crit_edge189 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_8_new_1"/></StgValue>
</operation>

<operation id="3502" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:11  %l3_outputs_9_new_1 = phi i32 [ 0, %_ifconv ], [ %l3_outputs_9_loc_0, %._crit_edge189 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_9_new_1"/></StgValue>
</operation>

<operation id="3503" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:12  %l3_outputs_10_new_1 = phi i32 [ 0, %_ifconv ], [ %l3_outputs_10_loc_0, %._crit_edge189 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_10_new_1"/></StgValue>
</operation>

<operation id="3504" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:13  %l3_outputs_11_new_1 = phi i32 [ 0, %_ifconv ], [ %l3_outputs_11_loc_0, %._crit_edge189 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_11_new_1"/></StgValue>
</operation>

<operation id="3505" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3680" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:14  %l3_outputs_12_new_1 = phi i32 [ 0, %_ifconv ], [ %l3_outputs_12_loc_0, %._crit_edge189 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_12_new_1"/></StgValue>
</operation>

<operation id="3506" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:15  %l3_outputs_13_new_1 = phi i32 [ 0, %_ifconv ], [ %l3_outputs_13_loc_0, %._crit_edge189 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_13_new_1"/></StgValue>
</operation>

<operation id="3507" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:16  %l3_outputs_14_new_1 = phi i32 [ 0, %_ifconv ], [ %l3_outputs_14_loc_0, %._crit_edge189 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_14_new_1"/></StgValue>
</operation>

<operation id="3508" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:17  %l3_outputs_15_new_1 = phi i32 [ 0, %_ifconv ], [ %l3_outputs_15_loc_0, %._crit_edge189 ]

]]></Node>
<StgValue><ssdm name="l3_outputs_15_new_1"/></StgValue>
</operation>

<operation id="3509" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:18  br i1 %l3_outputs_0_flag_1, label %mergeST67, label %.new38

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3510" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l3_outputs_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3686" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST67:0  store i32 %l3_outputs_15_new_1, i32* @l3_outputs_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="3511" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l3_outputs_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3687" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST67:1  store i32 %l3_outputs_14_new_1, i32* @l3_outputs_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="3512" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l3_outputs_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3688" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST67:2  store i32 %l3_outputs_13_new_1, i32* @l3_outputs_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="3513" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l3_outputs_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3689" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST67:3  store i32 %l3_outputs_12_new_1, i32* @l3_outputs_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="3514" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l3_outputs_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3690" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST67:4  store i32 %l3_outputs_11_new_1, i32* @l3_outputs_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="3515" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l3_outputs_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3691" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST67:5  store i32 %l3_outputs_10_new_1, i32* @l3_outputs_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="3516" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l3_outputs_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3692" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST67:6  store i32 %l3_outputs_9_new_1, i32* @l3_outputs_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="3517" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l3_outputs_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3693" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST67:7  store i32 %l3_outputs_8_new_1, i32* @l3_outputs_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="3518" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l3_outputs_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3694" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST67:8  store i32 %l3_outputs_7_new_1, i32* @l3_outputs_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="3519" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l3_outputs_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3695" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST67:9  store i32 %l3_outputs_6_new_1, i32* @l3_outputs_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="3520" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l3_outputs_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3696" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST67:10  store i32 %l3_outputs_5_new_1, i32* @l3_outputs_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="3521" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l3_outputs_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3697" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST67:11  store i32 %l3_outputs_4_new_1, i32* @l3_outputs_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="3522" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l3_outputs_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3698" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST67:12  store i32 %l3_outputs_3_new_1, i32* @l3_outputs_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="3523" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l3_outputs_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3699" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST67:13  store i32 %l3_outputs_2_new_1, i32* @l3_outputs_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="3524" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l3_outputs_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3700" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST67:14  store i32 %l3_outputs_1_new_1, i32* @l3_outputs_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="3525" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l3_outputs_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3701" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST67:15  store i32 %l3_outputs_0_new_1, i32* @l3_outputs_0, align 4

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="3526" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l3_outputs_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3702" bw="0" op_0_bw="0">
<![CDATA[
mergeST67:16  br label %.new38

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3527" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3704" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.new38:0  store i32 %l3_iteration_new_0, i32* @l3_iteration, align 4

]]></Node>
<StgValue><ssdm name="store_ln237"/></StgValue>
</operation>

<operation id="3528" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="0">
<![CDATA[
.new38:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln264"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
