$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
  $var wire 2 # i_aluop [1:0] $end
  $var wire 6 $ i_funct [5:0] $end
  $var wire 3 % o_aluctrl [2:0] $end
 $upscope $end
 $scope module alu_decoder $end
  $var wire 2 & i_aluop [1:0] $end
  $var wire 6 ' i_funct [5:0] $end
  $var wire 3 ( o_aluctrl [2:0] $end
  $var wire 3 ) AND [2:0] $end
  $var wire 3 * OR [2:0] $end
  $var wire 3 + ADD [2:0] $end
  $var wire 3 , NOP [2:0] $end
  $var wire 3 - NOR [2:0] $end
  $var wire 3 . XOR [2:0] $end
  $var wire 3 / SUB [2:0] $end
  $var wire 3 0 SLT [2:0] $end
 $upscope $end
$enddefinitions $end


#0
b00 #
b000000 $
b010 %
b00 &
b000000 '
b010 (
b000 )
b001 *
b010 +
b011 ,
b100 -
b101 .
b110 /
b111 0
#1000
b01 #
b100000 $
b110 %
b01 &
b100000 '
b110 (
#2000
b11 #
b100100 $
b000 %
b11 &
b100100 '
b000 (
#3000
b100101 $
b001 %
b100101 '
b001 (
#4000
b100000 $
b010 %
b100000 '
b010 (
#5000
b100111 $
b100 %
b100111 '
b100 (
#6000
b00 #
b100100 $
b010 %
b00 &
b100100 '
b010 (
#7000
b11 #
b100110 $
b101 %
b11 &
b100110 '
b101 (
#8000
b100010 $
b110 %
b100010 '
b110 (
#9000
b101010 $
b111 %
b101010 '
b111 (
#10000
b101111 $
b011 %
b101111 '
b011 (
#12000
