// STM32F051xx

// PWM
((2<<8) |  (2<<3) | 0)}    /* PA0:  AF2, TIM2_CH1  */ \
((2<<8) |  (2<<3) | 1),    /* PA1:  AF2, TIM2_CH2  */ \
((2<<8) |  (2<<3) | 2),    /* PA2:  AF2, TIM2_CH3  */ \
((0<<8) | (15<<3) | 0),    /* PA2:  AF0, TIM15_CH1 */ \
((0<<8) | (15<<3) | 1),    /* PA3:  AF0, TIM15_CH2 */ \
((2<<8) |  (2<<3) | 3),    /* PA3:  AF2, TIM2_CH4  */ \
((4<<8) | (14<<3) | 0),    /* PA4:  AF4, TIM14_CH1 */ \
((2<<8) |  (2<<3) | 0),    /* PA5:  AF2, TIM2_CH1  */ \
((1<<8) |  (3<<3) | 0),    /* PA6:  AF1, TIM3_CH1  */ \
((5<<8) | (16<<3) | 0),    /* PA6:  AF5, TIM16_CH1 */ \
((1<<8) |  (3<<3) | 1),    /* PA7:  AF1, TIM3_CH2  */ \
((4<<8) | (14<<3) | 0),    /* PA7:  AF4, TIM14_CH1 */ \
((5<<8) | (17<<3) | 0),    /* PA7:  AF5, TIM17_CH1 */ \
((2<<8) | ( 1<<3) | 0),    /* PA8:  AF2, TIM1_CH1  */ \
((2<<8) | ( 1<<3) | 1),    /* PA9:  AF2, TIM1_CH2  */ \
((2<<8) |  (1<<3) | 2),    /* PA10: AF2, TIM1_CH3  */ \
((2<<8) |  (1<<3) | 3),    /* PA11: AF2, TIM1_CH4  */ \
((2<<8) |  (2<<3) | 0)}    /* PA15: AF2, TIM2_CH1  */ \

((1<<8) |  (3<<3) | 2),    /* PB0:  AF1, TIM3_CH3  */ \
((1<<8) |  (3<<3) | 3),    /* PB1:  AF1, TIM3_CH4  */ \
((0<<8) | (14<<3) | 0),    /* PB1:  AF4, TIM14_CH1 */ \
((2<<8) |  (2<<3) | 1),    /* PB3:  AF2, TIM2_CH2  */ \
((1<<8) |  (3<<3) | 0),    /* PB4:  AF1, TIM3_CH1  */ \
((1<<8) |  (3<<3) | 1),    /* PB5:  AF1, TIM3_CH2  */ \
((2<<8) | (16<<3) | 0),    /* PB8:  AF2, TIM16_CH1 */ \
((2<<8) | (17<<3) | 0),    /* PB9:  AF2, TIM17_CH1 */ \
((2<<8) |  (2<<3) | 2),    /* PB10: AF2, TIM2_CH3  */ \
((2<<8) |  (2<<3) | 3),    /* PB11: AF2, TIM2_CH4  */ \
((1<<8) | (15<<3) | 0),    /* PB14:  AF0, TIM15_CH1 */ \
((1<<8) | (15<<3) | 1),    /* PB15:  AF0, TIM15_CH2 */ \

((0<<8) |  (3<<3) | 0),    /* PC6:  AF0, TIM3_CH1  */ \
((0<<8) |  (3<<3) | 1),    /* PC7:  AF0, TIM3_CH2  */ \
((0<<8) |  (3<<3) | 2),    /* PC8:  AF0, TIM3_CH3  */ \
((0<<8) |  (3<<3) | 3),    /* PC9:  AF0, TIM3_CH4  */ \
