$date
	Fri Oct 17 13:03:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module expilict_ass_test_tb $end
$var wire 1 ! OUT $end
$var reg 1 " X1 $end
$var reg 1 # X2 $end
$var reg 1 $ X3 $end
$var reg 1 % X4 $end
$var reg 1 & X5 $end
$var reg 1 ' X6 $end
$scope module dut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 & E $end
$var wire 1 ' F $end
$var wire 1 ! Y $end
$var wire 1 ( t1 $end
$var wire 1 ) t2 $end
$var wire 1 * t3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#5000
0'
0&
0%
0$
0#
0"
#6000
1*
1(
#7000
0)
#8000
1!
#10000
1$
#15000
0$
1"
#20000
1'
#21000
0*
#25000
