// Seed: 2602098065
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  id_4(
      .id_0(id_5),
      .id_1(1),
      .id_2(1'b0),
      .id_3(1),
      .id_4(id_5),
      .id_5(1 ^ id_1),
      .id_6(1),
      .id_7(id_3),
      .id_8(id_2),
      .id_9(),
      .id_10(id_2),
      .id_11(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0(
      id_2, id_3, id_1
  );
  assign id_2 = 1;
endmodule
