userdma.cpp:24:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=streamtoparallelwithburst_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
userdma.cpp:49:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=getinstream_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
userdma.cpp:107:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=paralleltostreamwithburst_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
userdma.cpp:150:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=sendoutstream_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/home/chngh/Desktop/2024spring/Advanced_SOC_Design/lab4_fsic-fpga/fsic_fpga/vivado/vitis_prj/hls_userdma/script.tcl:17:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=top_XLX_SEP_ PragmaContext=directive_XLX_SEP_ PragmaFunction=userdma_XLX_SEP_ PragmaOptions=name=userdma_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLSDIRECTIVE TOP name=userdma
        ^
/home/chngh/Desktop/2024spring/Advanced_SOC_Design/lab4_fsic-fpga/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/directives.tcl:6:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=top_XLX_SEP_ PragmaContext=directive_XLX_SEP_ PragmaFunction=userdma_XLX_SEP_ PragmaOptions=name=userdma_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLSDIRECTIVE TOP name=userdma
        ^
userdma.cpp:178:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=userdma_XLX_SEP_ PragmaOptions=axis register_mode=both register port=inStreamTop_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE axis register_mode=both register port=inStreamTop
        ^
userdma.cpp:179:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=userdma_XLX_SEP_ PragmaOptions=m_axi max_write_burst_length=64 latency=10 depth=1024 bundle=gmem0 port=s2mbuf offset = slave_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi max_write_burst_length=64 latency=10 depth=1024 bundle=gmem0 port=s2mbuf offset = slave
        ^
userdma.cpp:180:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=userdma_XLX_SEP_ PragmaOptions=s_axilite port = s2m_buf_sts bundle = control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port = s2m_buf_sts bundle = control
        ^
userdma.cpp:181:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=userdma_XLX_SEP_ PragmaOptions=s_axilite port = s2m_sts_clear bundle = control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port = s2m_sts_clear bundle = control
        ^
userdma.cpp:182:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=userdma_XLX_SEP_ PragmaOptions=s_axilite port = s2m_len bundle = control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port = s2m_len bundle = control
        ^
userdma.cpp:183:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=userdma_XLX_SEP_ PragmaOptions=s_axilite port = s2m_enb_clrsts bundle = control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port = s2m_enb_clrsts bundle = control
        ^
userdma.cpp:184:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=userdma_XLX_SEP_ PragmaOptions=s_axilite port = s2mbuf bundle = control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port = s2mbuf bundle = control
        ^
userdma.cpp:185:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=userdma_XLX_SEP_ PragmaOptions=s_axilite port = s2m_err bundle = control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port = s2m_err bundle = control
        ^
userdma.cpp:186:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=userdma_XLX_SEP_ PragmaOptions=s_axilite port = Img_width bundle = control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port = Img_width bundle = control
        ^
userdma.cpp:187:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=userdma_XLX_SEP_ PragmaOptions=axis register_mode=both register port=outStreamTop_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE axis register_mode=both register port=outStreamTop
        ^
userdma.cpp:188:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=userdma_XLX_SEP_ PragmaOptions=m_axi max_write_burst_length=64 latency=10 depth=1024 bundle=gmem1 port=m2sbuf offset = slave_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi max_write_burst_length=64 latency=10 depth=1024 bundle=gmem1 port=m2sbuf offset = slave
        ^
userdma.cpp:189:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=userdma_XLX_SEP_ PragmaOptions=s_axilite port = m2s_buf_sts bundle = control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port = m2s_buf_sts bundle = control
        ^
userdma.cpp:190:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=userdma_XLX_SEP_ PragmaOptions=s_axilite port = m2s_sts_clear bundle = control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port = m2s_sts_clear bundle = control
        ^
userdma.cpp:191:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=userdma_XLX_SEP_ PragmaOptions=s_axilite port = m2s_len bundle = control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port = m2s_len bundle = control
        ^
userdma.cpp:192:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=userdma_XLX_SEP_ PragmaOptions=s_axilite port = m2s_enb_clrsts bundle = control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port = m2s_enb_clrsts bundle = control
        ^
userdma.cpp:193:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=userdma_XLX_SEP_ PragmaOptions=s_axilite port = m2sbuf bundle = control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port = m2sbuf bundle = control
        ^
userdma.cpp:194:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=userdma_XLX_SEP_ PragmaOptions=s_axilite port = return bundle = control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port = return bundle = control
        ^
userdma.cpp:196:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=dataflow_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=userdma_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS DATAFLOW
        ^
24 warnings generated.
