
---------- Begin Simulation Statistics ----------
final_tick                               15680465226279                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 185910                       # Simulator instruction rate (inst/s)
host_mem_usage                               17386788                       # Number of bytes of host memory used
host_op_rate                                   318225                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2966.71                       # Real time elapsed on the host
host_tick_rate                                9845292                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   551539867                       # Number of instructions simulated
sim_ops                                     944079427                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029208                       # Number of seconds simulated
sim_ticks                                 29208107655                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         16                       # Number of instructions committed
system.cpu0.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1318260                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         1611                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      2585171                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         1611                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    13                       # Number of float alu accesses
system.cpu0.num_fp_insts                           13                       # number of float instructions
system.cpu0.num_fp_register_reads                  23                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   14                       # Number of integer alu accesses
system.cpu0.num_int_insts                          14                       # number of integer instructions
system.cpu0.num_int_register_reads                 31                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu0.num_load_insts                          6                       # Number of load instructions
system.cpu0.num_mem_refs                            7                       # number of memory refs
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        9     40.91%     40.91% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  4     18.18%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 2      9.09%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      9.09%     77.27% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     18.18%     95.45% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 1      4.55%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        22                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                5                       # Number of branches fetched
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           58                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1778956                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          234                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3545956                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          241                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              32                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        32                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  16                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          2                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   27                       # Number of integer alu accesses
system.cpu1.num_int_insts                          27                       # number of integer instructions
system.cpu1.num_int_register_reads                 52                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                21                       # number of times the integer registers were written
system.cpu1.num_load_insts                          5                       # Number of load instructions
system.cpu1.num_mem_refs                            6                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       21     77.78%     77.78% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::MemRead                       5     18.52%     96.30% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1      3.70%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        27                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         15                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2529401                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          212                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      5059506                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          212                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              32                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        32                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu2.num_fp_insts                           12                       # number of float instructions
system.cpu2.num_fp_register_reads                  23                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 11                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   17                       # Number of integer alu accesses
system.cpu2.num_int_insts                          17                       # number of integer instructions
system.cpu2.num_int_register_reads                 32                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu2.num_load_insts                          5                       # Number of load instructions
system.cpu2.num_mem_refs                            5                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        9     36.00%     36.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      3     12.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  2      8.00%     56.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     56.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     56.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  4     16.00%     72.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     72.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     72.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 2      8.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       4     16.00%     96.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  1      4.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                3                       # Number of branches fetched
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          214                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       296517                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          413                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       593915                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          413                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  22                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 16                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     8                       # Number of float alu accesses
system.cpu3.num_fp_insts                            8                       # number of float instructions
system.cpu3.num_fp_register_reads                   2                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  7                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   22                       # Number of integer alu accesses
system.cpu3.num_int_insts                          22                       # number of integer instructions
system.cpu3.num_int_register_reads                 41                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                16                       # number of times the integer registers were written
system.cpu3.num_load_insts                          5                       # Number of load instructions
system.cpu3.num_mem_refs                            5                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       17     62.96%     62.96% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     62.96% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     62.96% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      4     14.81%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  1      3.70%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      7.41%     88.89% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     88.89% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  3     11.11%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        27                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1820847                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        3658816                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       901701                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1883270                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         34676057                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        29003874                       # number of cc regfile writes
system.switch_cpus0.committedInsts           74190277                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113259407                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.182257                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.182257                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads         96104965                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        47340005                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  57116                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts         7625                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches         7400979                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.292370                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            27386511                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores           7434536                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       23450803                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     19968367                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          505                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts      7447198                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    113458242                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     19951975                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        18734                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    113356365                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         85199                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     10687714                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles          8042                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     10840456                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents          514                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         1789                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect         5836                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        141549586                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            113335376                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.599739                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers         84892821                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.292131                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             113344994                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       109539369                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       49231653                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.845840                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.845840                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass         6333      0.01%      0.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     57875854     51.05%     51.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult         2213      0.00%     51.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     51.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      1720702      1.52%     52.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     52.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     52.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     52.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     52.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     52.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     52.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     52.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     52.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     52.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      2269703      2.00%     54.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     54.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     54.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      1034449      0.91%     55.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     55.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     55.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     55.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     55.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     55.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd      9052015      7.98%     63.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp       376832      0.33%     63.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      1933314      1.71%     65.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      2243580      1.98%     67.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult      9054013      7.99%     75.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt       409602      0.36%     75.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     75.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     75.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     75.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      7082635      6.25%     82.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      2458014      2.17%     84.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     12878445     11.36%     95.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      4977395      4.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     113375099                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses       55717173                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    111013025                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     55278653                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes     55440285                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            1118236                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009863                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         486018     43.46%     43.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     43.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     43.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     43.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     43.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     43.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     43.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     43.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     43.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     43.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     43.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     43.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     43.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu         29752      2.66%     46.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     46.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     46.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     46.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     46.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     46.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     46.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     46.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     46.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     46.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd        47481      4.25%     50.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     50.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     50.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     50.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv        18167      1.62%     51.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     51.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       103866      9.29%     61.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     61.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     61.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     61.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     61.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     61.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     61.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     61.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     61.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     61.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     61.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     61.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     61.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     61.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        210730     18.84%     80.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         3660      0.33%     80.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead       217698     19.47%     99.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite          864      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      58769829                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    204513018                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     58056723                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     58217298                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         113458233                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        113375099                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined       198835                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         2722                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined       356412                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     87654887                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.293426                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.442807                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     64032078     73.05%     73.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2590005      2.95%     76.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      2452284      2.80%     78.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      2416510      2.76%     81.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      3030399      3.46%     85.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3163733      3.61%     88.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2965282      3.38%     92.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      3137725      3.58%     95.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      3866871      4.41%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     87654887                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.292584                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads       717246                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       679838                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     19968367                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7447198                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       45961301                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                87712003                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    233                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         79724612                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        32678486                       # number of cc regfile writes
system.switch_cpus1.committedInsts           52389891                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             90233814                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.674216                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.674216                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  14654                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1248572                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        20966999                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.649519                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            35976308                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           7469758                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       38223176                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     33010505                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        44926                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      8604208                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    165740798                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     28506550                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3729203                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    144682629                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        159208                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      3439724                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1209666                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      3730115                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         5529                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       687064                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       561508                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        151458159                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            142867707                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.654846                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers         99181806                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.628827                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             143845375                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       207280772                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      116253853                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.597294                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.597294                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass        62255      0.04%      0.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    110266563     74.30%     74.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       152100      0.10%     74.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv       385632      0.26%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     29763597     20.05%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7781685      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     148411832                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            2846839                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.019182                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        2507002     88.06%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        313941     11.03%     99.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        25896      0.91%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     151196416                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    387917322                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142867707                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    241253013                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         165740798                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        148411832                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     75506887                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       549470                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined     81891145                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     87697349                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.692318                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.652953                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     55893262     63.73%     63.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      4851765      5.53%     69.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      3279746      3.74%     73.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      2277809      2.60%     75.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      3286851      3.75%     79.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4301441      4.90%     84.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      5133030      5.85%     90.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      4673201      5.33%     95.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      4000244      4.56%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     87697349                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.692036                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      3213248                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1053014                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     33010505                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8604208                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       77884905                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                87712003                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     56                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        165500925                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       117704713                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000001                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            423135385                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.350848                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.350848                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        362173489                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       162817593                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  36788                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       118030                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        29338835                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.901380                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            52558670                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           2292762                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        2768117                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     50437536                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          487                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      2305464                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    431520596                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     50265908                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       128688                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    429909853                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         24942                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       136499                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        174366                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       162626                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents           77                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       114825                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect         3205                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        644012146                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            429036760                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.589642                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        379736916                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.891426                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             429800381                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       379259823                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      225144967                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.850237                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.850237                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       684671      0.16%      0.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    215305138     50.07%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        35848      0.01%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv           21      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        28774      0.01%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc     37956212      8.83%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     37952061      8.83%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     47520664     11.05%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     37950656      8.82%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     39331034      9.15%     96.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       924618      0.22%     97.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     10978910      2.55%     99.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      1369941      0.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     430038549                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      174417591                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    348197922                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    173720052                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    178380886                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            1449900                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003372                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         386921     26.69%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu          3308      0.23%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt          861      0.06%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         91482      6.31%     33.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       333921     23.03%     56.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       438725     30.26%     86.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       194682     13.43%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     256386187                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    601006225                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    255316708                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    261524859                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         431520051                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        430038549                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded          545                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined      8385072                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         1942                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          462                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      4854438                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     87675215                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.904904                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.555477                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      8093288      9.23%      9.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      3088226      3.52%     12.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      6414561      7.32%     20.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7206808      8.22%     28.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     10484173     11.96%     40.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12397960     14.14%     54.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     10695426     12.20%     66.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9956455     11.36%     77.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     19338318     22.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     87675215                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.902847                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads        14758                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        48411                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     50437536                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      2305464                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      111301678                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                87712003                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    136                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        190600474                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        90536246                       # number of cc regfile writes
system.switch_cpus3.committedInsts          174959636                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            317450720                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.501327                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.501327                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        125614169                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        85772309                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  84371                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       631591                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        31293772                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            3.764587                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            62972963                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          18166625                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles        9479276                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     45843802                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           13                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         1340                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     18969296                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    340184159                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     44806338                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1594516                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    330199507                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         30546                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      1564717                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        493922                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      1612739                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         5427                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       301681                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       329910                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        414396830                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            330000820                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.553933                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        229548123                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              3.762322                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             330132376                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       362016984                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      183614225                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.994706                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.994706                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass        40061      0.01%      0.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    207411500     62.51%     62.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult            0      0.00%     62.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     62.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     26131015      7.88%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      4007450      1.21%     71.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     71.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     71.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      1273755      0.38%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd      9986987      3.01%     75.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp          182      0.00%     75.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt     12566638      3.79%     78.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      1070275      0.32%     79.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult      5838112      1.76%     80.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt       213427      0.06%     80.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     80.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     80.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     80.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     24383818      7.35%     88.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     12169610      3.67%     91.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     20665324      6.23%     98.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      6035873      1.82%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     331794027                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      106297376                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    211245431                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    104231451                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    111576272                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            4827250                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.014549                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        3159293     65.45%     65.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     65.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     65.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        84731      1.76%     67.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     67.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     67.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     67.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     67.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     67.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     67.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     67.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     67.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     67.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu        130444      2.70%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            1      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd           83      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp           18      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            2      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult         1913      0.04%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        655749     13.58%     83.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       204780      4.24%     87.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       464596      9.62%     97.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       125640      2.60%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     230283840                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    545000608                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    225769369                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    251346682                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         340184146                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        331794027                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded           13                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined     22733388                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       203107                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     37012533                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     87627632                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     3.786409                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.946894                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     23634144     26.97%     26.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      3798230      4.33%     31.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      4604243      5.25%     36.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7749202      8.84%     45.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8941303     10.20%     55.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      7511453      8.57%     64.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      9503018     10.84%     75.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      9889192     11.29%     86.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     11996847     13.69%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     87627632                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  3.782767                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      5448710                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3058880                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     45843802                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     18969296                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      130710157                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                87712003                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    281                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     22275795                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        22275796                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     22979796                       # number of overall hits
system.cpu0.dcache.overall_hits::total       22979797                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      2220905                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2220911                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3452465                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3452471                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 106310854395                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 106310854395                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 106310854395                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 106310854395                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     24496700                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24496707                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     26432261                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     26432268                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.857143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.090661                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.090662                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.857143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.130616                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.130616                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 47868.258388                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 47868.129067                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 30792.739215                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30792.685701                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1195                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   199.166667                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1266049                       # number of writebacks
system.cpu0.dcache.writebacks::total          1266049                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1242956                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1242956                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1242956                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1242956                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       977949                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       977949                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1315755                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1315755                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  40675844772                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  40675844772                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  78693428799                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  78693428799                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.039922                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.039922                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.049778                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.049778                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 41593.012286                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 41593.012286                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 59808.572872                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 59808.572872                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1266049                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     15167493                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       15167494                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            5                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      1898536                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1898541                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  94565628378                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  94565628378                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     17066029                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     17066035                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.833333                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.111247                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.111247                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 49809.763090                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49809.631911                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1174171                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1174171                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       724365                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       724365                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  32153413068                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  32153413068                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.042445                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.042445                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 44388.413394                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 44388.413394                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data      7108302                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7108302                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       322369                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       322370                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  11745226017                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  11745226017                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data      7430671                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7430672                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.043384                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.043384                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 36434.105069                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36433.992050                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data        68785                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        68785                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       253584                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       253584                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   8522431704                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8522431704                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.034127                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034127                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 33607.923623                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33607.923623                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data       704001                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       704001                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data      1231560                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total      1231560                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      1935561                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      1935561                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.636281                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.636281                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data       337806                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       337806                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data  38017584027                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  38017584027                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.174526                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.174526                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 112542.654740                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 112542.654740                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.854107                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           24327306                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1266561                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            19.207370                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     15651257119623                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.013149                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.840958                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000026                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999689                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999715                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          255                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        212724705                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       212724705                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           21                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      8713253                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8713274                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           21                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      8713253                       # number of overall hits
system.cpu0.icache.overall_hits::total        8713274                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          403                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           406                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          403                       # number of overall misses
system.cpu0.icache.overall_misses::total          406                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     47832120                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     47832120                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     47832120                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     47832120                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           24                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      8713656                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8713680                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           24                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      8713656                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8713680                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.125000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000046                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.125000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000046                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 118690.124069                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 117813.103448                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 118690.124069                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 117813.103448                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu0.icache.writebacks::total                1                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           57                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           57                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           57                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           57                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          346                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          346                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     42320637                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     42320637                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     42320637                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     42320637                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000040                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000040                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000040                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000040                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 122313.979769                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 122313.979769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 122313.979769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 122313.979769                       # average overall mshr miss latency
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           21                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      8713253                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8713274                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          403                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          406                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     47832120                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     47832120                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      8713656                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8713680                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 118690.124069                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 117813.103448                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           57                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           57                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          346                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          346                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     42320637                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     42320637                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 122313.979769                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 122313.979769                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          147.265294                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8713623                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              349                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         24967.401146                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   144.265294                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.281768                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.287628                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          348                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          275                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           73                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         69709789                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        69709789                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1062525                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      1155195                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1006529                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq        52210                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp        52210                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        204386                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       204385                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1062525                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          699                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      3903592                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            3904291                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        22400                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    162087040                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           162109440                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       895674                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               57323136                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       2214795                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000729                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.026985                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             2213181     99.93%     99.93% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                1614      0.07%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         2214795                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1704048246                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           5.8                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         345654                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1282674375                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          4.4                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       368400                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         368400                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       368400                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        368400                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          346                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       898156                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       898511                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          346                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       898156                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       898511                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     42084873                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  75955353282                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  75997438155                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     42084873                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  75955353282                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  75997438155                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          346                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1266556                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1266911                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          346                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1266556                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1266911                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.709132                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.709214                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.709132                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.709214                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 121632.580925                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 84568.107636                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 84581.533398                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 121632.580925                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 84568.107636                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 84581.533398                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       895674                       # number of writebacks
system.cpu0.l2cache.writebacks::total          895674                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          346                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       898156                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       898502                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          346                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       898156                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       898502                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     41969655                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  75656267667                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  75698237322                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     41969655                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  75656267667                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  75698237322                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.709132                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.709207                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.709132                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.709207                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 121299.580925                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 84235.108007                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 84249.380994                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 121299.580925                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 84235.108007                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 84249.380994                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               895674                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       662824                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       662824                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       662824                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       662824                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       603223                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       603223                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       603223                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       603223                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data        52065                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total        52065                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data          145                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total          145                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data        52210                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total        52210                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.002777                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.002777                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data          145                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total          145                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      2613051                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total      2613051                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.002777                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.002777                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 18021.041379                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18021.041379                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        17025                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        17025                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       187360                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       187361                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   7981011333                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   7981011333                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       204385                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       204386                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.916701                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.916702                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 42597.199685                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 42596.972331                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       187360                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       187360                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   7918620786                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   7918620786                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.916701                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.916697                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 42264.201462                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 42264.201462                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       351375                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       351375                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          346                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       710796                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       711150                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     42084873                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  67974341949                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  68016426822                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          346                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1062171                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1062525                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.669192                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.669302                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 121632.580925                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 95631.294983                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 95642.869749                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          346                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       710796                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       711142                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     41969655                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  67737646881                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  67779616536                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.669192                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.669294                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 121299.580925                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 95298.294983                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 95310.945685                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4081.905449                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           2585022                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          899770                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.872981                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     5.396521                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.024688                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.037691                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     2.572953                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  4073.873597                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.001318                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000006                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000009                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.000628                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.994598                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.996559                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          255                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1550                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         2291                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        42262458                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       42262458                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 15651257129280                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  29208096999                       # Cumulative time (in ticks) in various power states
system.cpu0.thread30348.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread30348.numOps                      0                       # Number of Ops committed
system.cpu0.thread30348.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     26261100                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        26261101                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     26261100                       # number of overall hits
system.cpu1.dcache.overall_hits::total       26261101                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2556285                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2556290                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      2556286                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2556291                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 114435061722                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 114435061722                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 114435061722                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 114435061722                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     28817385                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     28817391                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     28817386                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     28817392                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.833333                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.088706                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.088707                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.833333                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.088706                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.088707                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 44766.159377                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44766.071816                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 44766.141864                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44766.054304                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          625                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          494                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          494                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1766399                       # number of writebacks
system.cpu1.dcache.writebacks::total          1766399                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       776869                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       776869                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       776869                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       776869                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1779416                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1779416                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1779417                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1779417                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  57315652308                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  57315652308                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  57315790836                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  57315790836                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.061748                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.061748                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.061748                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.061748                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 32210.372565                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 32210.372565                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 32210.432314                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 32210.432314                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1766399                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     21477913                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21477913                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2330967                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2330972                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 111691520010                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 111691520010                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     23808880                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     23808885                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.097903                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.097903                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 47916.388353                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 47916.285571                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       776816                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       776816                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1554151                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1554151                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  54647476155                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  54647476155                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.065276                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.065276                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 35162.269403                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 35162.269403                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            1                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      4783187                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4783188                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       225318                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       225318                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   2743541712                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2743541712                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      5008505                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5008506                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.044987                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.044987                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 12176.309536                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 12176.309536                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data           53                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           53                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       225265                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       225265                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   2668176153                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2668176153                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.044976                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.044976                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 11844.610361                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11844.610361                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       138528                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       138528                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data       138528                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total       138528                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.685747                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28050174                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1766911                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.875261                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.005644                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.680103                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000011                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999375                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999386                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          484                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        232306047                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       232306047                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           17                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     22443042                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22443059                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           17                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     22443042                       # number of overall hits
system.cpu1.icache.overall_hits::total       22443059                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          122                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           125                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          122                       # number of overall misses
system.cpu1.icache.overall_misses::total          125                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     14229756                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     14229756                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     14229756                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     14229756                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           20                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     22443164                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22443184                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           20                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     22443164                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22443184                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.150000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.150000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 116637.344262                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 113838.048000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 116637.344262                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 113838.048000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           34                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           34                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           34                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           34                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           88                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           88                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           88                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           88                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     10471851                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     10471851                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     10471851                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     10471851                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 118998.306818                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 118998.306818                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 118998.306818                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 118998.306818                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           17                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     22443042                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22443059                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          122                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          125                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     14229756                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     14229756                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     22443164                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22443184                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.150000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 116637.344262                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 113838.048000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           34                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           34                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           88                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           88                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     10471851                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     10471851                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 118998.306818                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 118998.306818                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           81.837466                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22443150                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               91                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         246628.021978                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    78.837467                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.153979                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.159839                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           82                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           82                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.160156                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        179545563                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       179545563                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1554245                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      1125963                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1463215                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        12552                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        12552                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        212757                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       212757                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1554248                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          182                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5325322                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5325504                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         5824                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    226131648                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           226137472                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       822785                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               52658048                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2602336                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000119                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.011140                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2602034     99.99%     99.99% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 295      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   7      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2602336                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2357222418                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           8.1                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          87912                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1769319574                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          6.1                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst            3                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       940228                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         940231                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst            3                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       940228                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        940231                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           85                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       826678                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       826771                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           85                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       826678                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       826771                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     10400256                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  52357113477                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  52367513733                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     10400256                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  52357113477                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  52367513733                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           88                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1766906                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1767002                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           88                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1766906                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1767002                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.965909                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.467868                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.467895                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.965909                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.467868                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.467895                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 122355.952941                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 63334.349622                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 63339.804774                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 122355.952941                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 63334.349622                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 63339.804774                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       822779                       # number of writebacks
system.cpu1.l2cache.writebacks::total          822779                       # number of writebacks
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus1.data            2                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus1.data            2                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           85                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       826676                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       826761                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           85                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       826676                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       826761                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     10371951                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  52081817382                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  52092189333                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     10371951                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  52081817382                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  52092189333                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.965909                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.467866                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.467889                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.965909                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.467866                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.467889                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 122022.952941                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 63001.487139                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 63007.555186                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 122022.952941                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 63001.487139                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 63007.555186                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               822779                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       944422                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       944422                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       944422                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       944422                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       821930                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       821930                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       821930                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       821930                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        12549                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        12549                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        12549                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        12549                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       105980                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       105980                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       106777                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       106777                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   2046999618                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   2046999618                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       212757                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       212757                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.501873                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.501873                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 19170.791631                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 19170.791631                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_hits::.switch_cpus1.data            2                       # number of ReadExReq MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_hits::total            2                       # number of ReadExReq MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       106775                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       106775                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   2011429557                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   2011429557                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.501864                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.501864                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 18838.019733                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 18838.019733                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst            3                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       834248                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       834251                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           85                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       719901                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       719994                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     10400256                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  50310113859                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  50320514115                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           88                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1554149                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1554245                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.965909                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.463212                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.463244                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 122355.952941                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 69884.767293                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 69890.185356                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           85                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       719901                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       719986                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     10371951                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  50070387825                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  50080759776                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.965909                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.463212                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.463238                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 122022.952941                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 69551.768681                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 69557.963316                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4080.472536                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3545898                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          826875                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.288312                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.779924                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.018001                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.036344                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.359721                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4079.278547                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000190                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000004                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000009                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000088                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.995918                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.996209                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          492                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         2682                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          921                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        57561323                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       57561323                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 15651257129280                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  29208096999                       # Cumulative time (in ticks) in various power states
system.cpu1.thread30348.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread30348.numOps                      0                       # Number of Ops committed
system.cpu1.thread30348.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            3                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     42683385                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        42683388                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            3                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     42969648                       # number of overall hits
system.cpu2.dcache.overall_hits::total       42969651                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      7502012                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       7502014                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      7557241                       # number of overall misses
system.cpu2.dcache.overall_misses::total      7557243                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  36368108468                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  36368108468                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  36368108468                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  36368108468                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     50185397                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     50185402                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     50526889                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     50526894                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.400000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.149486                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.149486                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.400000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.149569                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.149569                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  4847.780631                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  4847.779339                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  4812.352612                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  4812.351339                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        30196                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             83                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   363.807229                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2529401                       # number of writebacks
system.cpu2.dcache.writebacks::total          2529401                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      4986293                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4986293                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      4986293                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4986293                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2515719                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2515719                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2529912                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2529912                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  15006224402                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  15006224402                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  16545812939                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  16545812939                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.050129                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.050129                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.050071                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.050071                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  5964.984325                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  5964.984325                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  6540.074492                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  6540.074492                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2529401                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            3                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     42283629                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       42283632                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      7485279                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      7485281                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  34736698197                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  34736698197                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     49768908                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     49768913                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.400000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.150401                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.150401                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  4640.668464                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  4640.667224                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      4986290                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4986290                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2498989                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2498989                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  13380569037                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  13380569037                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  5354.392931                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  5354.392931                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data       399756                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        399756                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        16733                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        16733                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1631410271                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1631410271                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.040176                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.040176                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 97496.579872                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 97496.579872                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        16730                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16730                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   1625655365                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1625655365                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.040169                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040169                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 97170.075613                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 97170.075613                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       286263                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       286263                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        55229                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        55229                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       341492                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       341492                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.161729                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.161729                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        14193                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        14193                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   1539588537                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   1539588537                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.041562                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.041562                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 108475.201649                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 108475.201649                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.631222                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           45499565                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2529913                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            17.984636                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.002736                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.628486                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000005                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999274                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999280                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        406745065                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       406745065                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           20                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     20356546                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        20356566                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           20                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     20356546                       # number of overall hits
system.cpu2.icache.overall_hits::total       20356566                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          212                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           214                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          212                       # number of overall misses
system.cpu2.icache.overall_misses::total          214                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     25542765                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     25542765                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     25542765                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     25542765                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           22                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     20356758                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     20356780                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           22                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     20356758                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     20356780                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.090909                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.090909                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 120484.740566                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 119358.714953                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 120484.740566                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 119358.714953                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           23                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           23                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          189                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          189                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          189                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          189                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     22729914                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     22729914                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     22729914                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     22729914                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 120264.095238                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 120264.095238                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 120264.095238                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 120264.095238                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           20                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     20356546                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       20356566                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          212                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          214                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     25542765                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     25542765                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     20356758                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     20356780                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 120484.740566                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 119358.714953                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           23                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          189                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          189                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     22729914                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     22729914                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 120264.095238                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 120264.095238                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          149.296637                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20356757                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              191                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         106579.879581                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   147.296638                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.287689                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.291595                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          190                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          187                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.371094                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        162854431                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       162854431                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2513375                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty        98314                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2474839                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq            1                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp            1                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         16729                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        16729                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2513375                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          381                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      7589229                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            7589610                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        12160                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    323796096                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           323808256                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        43753                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                2800192                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2573857                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000084                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.009139                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2573642     99.99%     99.99% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 215      0.01%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2573857                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3369395232                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization          11.5                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         188811                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2527381422                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          8.7                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      2482276                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        2482276                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      2482276                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       2482276                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          188                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        47635                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        47827                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          188                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        47635                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        47827                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     22601376                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   5688728910                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   5711330286                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     22601376                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   5688728910                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   5711330286                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          188                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2529911                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2530103                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          188                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2529911                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2530103                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.018829                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.018903                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.018829                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.018903                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 120220.085106                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 119423.300304                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 119416.444393                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 120220.085106                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 119423.300304                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 119416.444393                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        43752                       # number of writebacks
system.cpu2.l2cache.writebacks::total           43752                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          188                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        47635                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        47823                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          188                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        47635                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        47823                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     22538772                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   5672866455                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   5695405227                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     22538772                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   5672866455                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   5695405227                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.018829                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.018902                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.018829                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.018902                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 119887.085106                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 119090.300304                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 119093.432595                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 119887.085106                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 119090.300304                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 119093.432595                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                43752                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks        82100                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total        82100                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks        82100                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total        82100                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      2447300                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      2447300                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      2447300                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      2447300                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data         1458                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         1458                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        15271                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        15271                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   1608582474                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   1608582474                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        16729                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        16729                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.912846                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.912846                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 105335.765438                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 105335.765438                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        15271                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        15271                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   1603497231                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   1603497231                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.912846                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.912846                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 105002.765438                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 105002.765438                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      2480818                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      2480818                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          188                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        32364                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        32556                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     22601376                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   4080146436                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   4102747812                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          188                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2513182                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2513374                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.012878                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.012953                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 120220.085106                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 126070.523915                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 126021.249908                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          188                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        32364                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        32552                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     22538772                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   4069369224                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   4091907996                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.012878                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.012952                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 119887.085106                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 125737.523915                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 125703.735439                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        3910.785311                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           5059503                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           47848                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs          105.741160                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     2.547062                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.150670                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.404537                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    10.844834                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  3896.838209                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000622                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000037                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000099                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.002648                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.951377                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.954782                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          491                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         2679                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          871                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        80999912                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       80999912                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 15651257129280                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  29208096999                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            3                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     51489250                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        51489253                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            3                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     52498679                       # number of overall hits
system.cpu3.dcache.overall_hits::total       52498682                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       599934                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        599936                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       622039                       # number of overall misses
system.cpu3.dcache.overall_misses::total       622041                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  19393054866                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  19393054866                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  19393054866                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  19393054866                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     52089184                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     52089189                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     53120718                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     53120723                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.400000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.011517                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011517                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.400000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.011710                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011710                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 32325.313895                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 32325.206132                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 31176.589998                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 31176.489759                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           54                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           54                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       296484                       # number of writebacks
system.cpu3.dcache.writebacks::total           296484                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       314422                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       314422                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       314422                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       314422                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       285512                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       285512                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       297026                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       297026                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   9102793095                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9102793095                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   9171442710                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9171442710                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.005481                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.005481                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.005592                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.005592                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 31882.348535                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 31882.348535                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 30877.575397                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 30877.575397                       # average overall mshr miss latency
system.cpu3.dcache.replacements                296484                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            3                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     33525338                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       33525341                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data       571659                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       571661                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  19248769296                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  19248769296                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     34096997                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     34097002                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.400000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.016766                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016766                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 33671.768128                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 33671.650324                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       314401                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       314401                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       257258                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       257258                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   8967968388                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   8967968388                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.007545                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.007545                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 34859.823166                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 34859.823166                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     17963912                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      17963912                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        28275                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        28275                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    144285570                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    144285570                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     17992187                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     17992187                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.001572                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001572                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  5102.937931                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  5102.937931                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data           21                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        28254                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        28254                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    134824707                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    134824707                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.001570                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.001570                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4771.880336                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4771.880336                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      1009429                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      1009429                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        22105                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        22105                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      1031534                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      1031534                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.021429                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.021429                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        11514                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        11514                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data     68649615                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     68649615                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.011162                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.011162                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data  5962.273319                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  5962.273319                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.079670                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           52795716                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           296996                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           177.765748                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     15651257119956                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.008279                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.071392                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000016                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.998186                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998202                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          406                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        425262780                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       425262780                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           15                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     29312092                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        29312107                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           15                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     29312092                       # number of overall hits
system.cpu3.icache.overall_hits::total       29312107                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            4                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          452                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           456                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            4                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          452                       # number of overall misses
system.cpu3.icache.overall_misses::total          456                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     54924687                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     54924687                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     54924687                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     54924687                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           19                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     29312544                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     29312563                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           19                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     29312544                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     29312563                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.210526                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000015                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.210526                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000015                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 121514.794248                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 120448.875000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 121514.794248                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 120448.875000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu3.icache.writebacks::total                2                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           55                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           55                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          397                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          397                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          397                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          397                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     47402883                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     47402883                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     47402883                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     47402883                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 119402.727960                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 119402.727960                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 119402.727960                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 119402.727960                       # average overall mshr miss latency
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           15                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     29312092                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       29312107                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            4                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          452                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          456                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     54924687                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     54924687                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     29312544                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     29312563                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.210526                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 121514.794248                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 120448.875000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           55                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          397                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     47402883                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     47402883                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 119402.727960                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 119402.727960                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          367.512235                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           29312508                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              401                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         73098.523691                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     4.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   363.512235                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.007812                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.709985                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.717797                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          390                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        234500905                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       234500905                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         269175                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty        93593                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       262752                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq           32                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp           32                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         28222                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        28222                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       269175                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          803                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       890540                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             891343                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        25728                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     37982720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            38008448                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                        59860                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                3831040                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        357288                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001755                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.041855                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              356661     99.82%     99.82% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 627      0.18%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          357288                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       395231373                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           1.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         396603                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      296707662                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       233446                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         233447                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       233446                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        233447                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            4                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          395                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data        63548                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        63949                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            4                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          395                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data        63548                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        63949                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     47125827                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   8089743492                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   8136869319                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     47125827                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   8089743492                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   8136869319                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            4                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          396                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       296994                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       297396                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            4                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          396                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       296994                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       297396                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.997475                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.213971                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.215030                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.997475                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.213971                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.215030                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 119305.891139                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 127301.307547                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 127239.977466                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 119305.891139                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 127301.307547                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 127239.977466                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks        59859                       # number of writebacks
system.cpu3.l2cache.writebacks::total           59859                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          395                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data        63548                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        63943                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          395                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data        63548                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        63943                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     46994292                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   8068582008                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   8115576300                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     46994292                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   8068582008                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   8115576300                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.997475                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.213971                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.215010                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.997475                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.213971                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.215010                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 118972.891139                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 126968.307547                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 126918.916848                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 118972.891139                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 126968.307547                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 126918.916848                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                59859                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks        86317                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total        86317                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks        86317                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total        86317                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       210159                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       210159                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       210159                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       210159                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data           32                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total           32                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data           32                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total           32                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        28014                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        28014                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data          208                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          208                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     11322666                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     11322666                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        28222                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        28222                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.007370                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.007370                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 54435.894231                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 54435.894231                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data          208                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          208                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     11253402                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     11253402                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.007370                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.007370                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 54102.894231                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 54102.894231                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       205432                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       205433                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          395                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        63340                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        63741                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     47125827                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   8078420826                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   8125546653                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          396                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       268772                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       269174                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.997475                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.235664                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.236802                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 119305.891139                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 127540.587717                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 127477.552172                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          395                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        63340                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        63735                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     46994292                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   8057328606                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   8104322898                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.997475                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.235664                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.236780                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 118972.891139                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 127207.587717                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 127156.552883                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4025.803340                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            593904                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           63955                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            9.286279                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     1.459890                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.197674                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     2.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    16.758699                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4005.387078                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.000356                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000048                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000488                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.004091                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.977878                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.982862                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          304                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1592                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         1800                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          386                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         9566419                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        9566419                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 15651257129280                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  29208096999                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1527438                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        934424                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1122354                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            664624                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq               149                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp              146                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             309615                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            309614                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1527441                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      2691538                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      2476080                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       139197                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       187344                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 5494159                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    114735168                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    105555712                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      5847552                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      7897280                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                234035712                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            901649                       # Total snoops (count)
system.l3bus.snoopTraffic                    15169408                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            2739816                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  2739816    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              2739816                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1824928182                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                6.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           599732796                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               2.1                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           551255612                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            32044339                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            42798517                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data       357587                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst            6                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       491624                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data         2795                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data         3423                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              855435                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data       357587                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst            6                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       491624                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data         2795                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data         3423                       # number of overall hits
system.l3cache.overall_hits::total             855435                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          346                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       540569                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           79                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       335052                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          188                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        44840                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          395                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        60125                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            981621                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            4                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          346                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       540569                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           79                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       335052                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          188                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        44840                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          395                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        60125                       # number of overall misses
system.l3cache.overall_misses::total           981621                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     40582377                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  67033400227                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      9947709                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  41862515991                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     21782862                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   5441512026                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     45412209                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   7764223972                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 122219377373                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     40582377                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  67033400227                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      9947709                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  41862515991                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     21782862                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   5441512026                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     45412209                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   7764223972                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 122219377373                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          346                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       898156                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           85                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       826676                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          188                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        47635                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          395                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data        63548                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1837056                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          346                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       898156                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           85                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       826676                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          188                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        47635                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          395                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data        63548                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1837056                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.601865                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.929412                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.405300                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.941325                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.946135                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.534345                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.601865                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.929412                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.405300                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.941325                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.946135                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.534345                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 117290.106936                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 124005.261543                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 125920.367089                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 124943.340111                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 115866.287234                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 121353.970250                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 114967.617722                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 129134.702237                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 124507.704474                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 117290.106936                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 124005.261543                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 125920.367089                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 124943.340111                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 115866.287234                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 121353.970250                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 114967.617722                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 129134.702237                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 124507.704474                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         237022                       # number of writebacks
system.l3cache.writebacks::total               237022                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          346                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       540569                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           79                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       335052                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          188                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        44840                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          395                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        60125                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       981594                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          346                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       540569                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           79                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       335052                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          188                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        44840                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          395                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        60125                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       981594                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     38278017                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  63433217347                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      9421569                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  39631089651                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     20530782                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   5142877626                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     42781509                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   7363791472                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 115681987973                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     38278017                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  63433217347                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      9421569                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  39631089651                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     20530782                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   5142877626                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     42781509                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   7363791472                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 115681987973                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.601865                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.929412                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.405300                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.941325                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.946135                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.534330                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.601865                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.929412                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.405300                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.941325                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.946135                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.534330                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 110630.106936                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 117345.273863                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 119260.367089                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 118283.399744                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 109206.287234                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 114693.970250                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 108307.617722                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 122474.702237                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 117851.156357                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 110630.106936                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 117345.273863                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 119260.367089                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 118283.399744                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 109206.287234                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 114693.970250                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 108307.617722                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 122474.702237                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 117851.156357                       # average overall mshr miss latency
system.l3cache.replacements                    901646                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       697402                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       697402                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       697402                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       697402                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1122354                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1122354                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1122354                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1122354                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data          145                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total             145                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total             1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data          145                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total          146                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total     0.006849                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total     0.006849                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total        16650                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus0.data       133172                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       105934                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data         1926                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data          112                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           241144                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        54188                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          841                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        13345                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data           96                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          68471                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   5304386284                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     98035533                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   1514903913                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data      8849808                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   6926175538                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       187360                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       106775                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        15271                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data          208                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       309615                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.289219                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.007876                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.873879                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.461538                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.221149                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 97888.578357                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 116570.193817                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 113518.464818                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 92185.500000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 101154.876342                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        54188                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          841                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        13345                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data           96                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        68470                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   4943500864                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     92434473                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   1426026213                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data      8210448                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   6470171998                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.289219                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.007876                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.873879                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.461538                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.221146                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 91228.701262                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 109910.193817                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 106858.464818                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 85525.500000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 94496.450971                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       224415                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst            6                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       385690                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data          869                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data         3311                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       614291                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          346                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       486381                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           79                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       334211                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          188                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        31495                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          395                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        60029                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       913150                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     40582377                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  61729013943                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      9947709                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  41764480458                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     21782862                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   3926608113                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     45412209                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   7755374164                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 115293201835                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          346                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       710796                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           85                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       719901                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          188                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        32364                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          395                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        63340                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1527441                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.684277                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.929412                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.464246                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.973149                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.947727                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.597830                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 117290.106936                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 126914.936938                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 125920.367089                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 124964.410082                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 115866.287234                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 124674.015336                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 114967.617722                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 129193.792400                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 126258.776581                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          346                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       486381                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           79                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       334211                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          188                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        31495                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          395                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        60029                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       913124                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     38278017                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  58489716483                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      9421569                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  39538655178                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     20530782                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   3716851413                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     42781509                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   7355581024                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 109211815975                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.684277                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.929412                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.464246                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.973149                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.947727                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.597813                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 110630.106936                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 120254.936938                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 119260.367089                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 118304.469865                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 109206.287234                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 118014.015336                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 108307.617722                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 122533.792400                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 119602.393514                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            61118.071641                       # Cycle average of tags in use
system.l3cache.tags.total_refs                2675336                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1819737                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.470177                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         15651380191761                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 61118.071641                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.932588                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.932588                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        62511                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          761                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         4398                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        34442                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        22910                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.953842                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             60331065                       # Number of tag accesses
system.l3cache.tags.data_accesses            60331065                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    237022.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    540499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        79.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    335051.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     44833.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     60125.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001008422836                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        14772                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        14772                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1822247                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             225091                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      981594                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     237022                       # Number of write requests accepted
system.mem_ctrls.readBursts                    981594                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   237022                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     78                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.97                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                981594                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               237022                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  228430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  202389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  175504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  132931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   99075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   59799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   38279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   23287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   12390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    5606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  13346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  14563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  15383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  16012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  16647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  17271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  17620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  18066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  18149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  18165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  17696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  16992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                   2755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                   1412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        14772                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      66.439006                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    525.815887                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        14769     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-64511            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         14772                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        14772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.041227                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.037770                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.358263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            14528     98.35%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               35      0.24%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              122      0.83%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               50      0.34%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      0.15%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         14772                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    4992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                62822016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             15169408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2150.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    519.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   29208007755                       # Total gap between requests
system.mem_ctrls.avgGap                      23968.18                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        22144                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data     34591936                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         5056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     21443264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        12032                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      2869312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        25280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      3848000                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     15165504                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 758145.658101519337                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 1184326503.058419466019                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 173102.621358439384                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 734154511.250208616257                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 411940.415384640568                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 98236833.207125484943                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 865513.106792196981                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 131744241.888305932283                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 519222408.350850105286                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          346                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       540569                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           79                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       335052                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          188                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        44840                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          395                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        60125                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       237022                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     25292755                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  43163513415                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      6461479                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  27064807141                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     13477336                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   3461743685                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     27977045                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   5108764023                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1601257714504                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     73100.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     79848.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     81790.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     80777.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     71687.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     77202.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     70827.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     84969.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6755734.55                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           542000                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               7193                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                    23526                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  67374                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           17                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            8                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            4                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            1                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            2                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        22144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data     34596352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         5056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     21443136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        12032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      2869760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        25280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      3848000                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      62823488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        22144                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         5056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        25280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        65280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     15169408                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     15169408                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          346                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       540568                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           79                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       335049                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          188                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        44840                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          395                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        60125                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         981617                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       237022                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        237022                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         6574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        13147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         6574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data        10956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         8765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         4382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       758146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data   1184477694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       173103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    734150129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       411940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     98252171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       865513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    131744242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2150892100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         6574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         6574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         8765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       758146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       173103                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       411940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       865513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2234996                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    519356070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       519356070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    519356070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         6574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        13147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         6574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data        10956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         8765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         4382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       758146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data   1184477694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       173103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    734150129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       411940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     98252171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       865513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    131744242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2670248169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               981516                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              236961                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        28951                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        32719                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        29042                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        29336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        28304                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        30406                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        29740                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        32156                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        31574                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        32130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        31009                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        30886                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        31119                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        31095                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        28415                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        28978                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        29661                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        31503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        33164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        31325                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        30025                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        32290                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        31396                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        32985                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        30016                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        32552                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        31547                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        30284                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        29972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        28348                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        30269                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        30319                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6825                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7607                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6780                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6846                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6796                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         7088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6842                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         8020                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7306                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8394                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         7686                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         7863                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         7664                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7979                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7332                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7064                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         7448                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         7218                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         7455                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         7345                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         7599                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         7471                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         7585                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         7819                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         7089                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         7330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         7567                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         7586                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         7836                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         7099                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         7266                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         7156                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             61703359007                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3270411312                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        78872036879                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                62865.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           80357.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              645690                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              30775                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            65.78                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           12.99                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       541996                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   143.877903                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    92.182985                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   210.013442                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       412538     76.11%     76.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        59224     10.93%     87.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        18936      3.49%     90.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        11762      2.17%     92.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8325      1.54%     94.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         6303      1.16%     95.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         5037      0.93%     96.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         4054      0.75%     97.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        15817      2.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       541996                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              62817024                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           15165504                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2150.670791                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              519.222408                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   13.90                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               11.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               55.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1690401009.024000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2247295981.896003                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   4128554621.318415                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  890616970.655967                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10412498246.034620                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 24443423618.040897                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 285611917.516800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  44098402364.486389                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1509.800049                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    208510516                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2630600000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  26368986483                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             913147                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       237022                       # Transaction distribution
system.membus.trans_dist::CleanEvict           664623                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq             68471                       # Transaction distribution
system.membus.trans_dist::ReadExResp            68470                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         913150                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2864887                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2864887                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2864887                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     77992896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     77992896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                77992896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                3                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            981625                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  981625    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              981625                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           942832676                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1793863104                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        7420682                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      5577383                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         7701                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      3213462                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        3213092                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.988486                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         459241                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       576237                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       575637                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          600                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           48                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts       199134                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts         7596                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     87626038                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     1.292531                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.746171                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     67297998     76.80%     76.80% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      3913540      4.47%     81.27% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      1164544      1.33%     82.60% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      1553085      1.77%     84.37% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      1014778      1.16%     85.53% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5       625884      0.71%     86.24% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6       199506      0.23%     86.47% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       881668      1.01%     87.48% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     10975035     12.52%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     87626038                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted     74190277                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     113259407                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           27343090                       # Number of memory references committed
system.switch_cpus0.commit.loads             19912387                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           7397589                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          55258595                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer           76856916                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       459166                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass         5995      0.01%      0.01% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     57822409     51.05%     51.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult         2203      0.00%     51.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     51.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      1720619      1.52%     52.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      2266090      2.00%     54.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     54.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     54.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      1034271      0.91%     55.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     55.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     55.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     55.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     55.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     55.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     55.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd      9050297      7.99%     63.48% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.48% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp       376832      0.33%     63.82% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      1933312      1.71%     65.52% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      2243580      1.98%     67.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult      9051107      7.99%     75.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt       409602      0.36%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead      7058269      6.23%     82.09% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      2454751      2.17%     84.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     12854118     11.35%     95.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      4975952      4.39%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    113259407                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     10975035                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         1438772                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     69897510                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         14076027                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      2234526                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles          8042                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      3206799                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred          108                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     113570611                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts          531                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           19951966                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            7434536                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                28425                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 4151                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles        41562                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts              74573138                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches            7420682                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      4247970                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             87605178                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles          16294                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines          8713656                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          175                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     87654887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     1.297867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.761984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        68507557     78.16%     78.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         2552619      2.91%     81.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2          648654      0.74%     81.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         1947369      2.22%     84.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4          877061      1.00%     85.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5          802820      0.92%     85.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6          578878      0.66%     86.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7          842722      0.96%     87.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        10897207     12.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     87654887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.084603                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.850204                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses            8713656                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads             950326                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads          55980                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation          514                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores         16495                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  29208107655                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles          8042                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         2420828                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       36358586                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         15280985                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     33586436                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     113514672                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       289933                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       2844178                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      17923769                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      13323993                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    125757106                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          286738179                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       109704292                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups         96289135                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    125476424                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps          280682                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         11998979                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               190109544                       # The number of ROB reads
system.switch_cpus0.rob.writes              226946004                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts         74190277                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          113259407                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       30121752                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     20107179                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1204695                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     10426581                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       10411914                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.859331                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        4134726                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect           10                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      3885640                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      3845735                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        39905                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         8231                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     75514947                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      1204661                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     77053186                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.171059                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.405292                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     55110607     71.52%     71.52% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      6234148      8.09%     79.61% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      2695452      3.50%     83.11% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      2848946      3.70%     86.81% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      1789047      2.32%     89.13% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       779199      1.01%     90.14% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       455817      0.59%     90.73% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       844921      1.10%     91.83% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8      6295049      8.17%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     77053186                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     52389891                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted      90233814                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           22973938                       # Number of memory references committed
system.switch_cpus1.commit.loads             17965433                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          13452468                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer           90124763                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      1724275                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass        56076      0.06%      0.06% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     66715170     73.94%     74.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       117805      0.13%     74.13% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv       370825      0.41%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     17965433     19.91%     94.45% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      5008505      5.55%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total     90233814                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples      6295049                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         3790687                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     54865546                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         24440830                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      3390616                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1209666                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      9672728                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           37                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     183765090                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          185                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           28506543                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            7469758                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               343732                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                62073                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1000496                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             114729283                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           30121752                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     18392375                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             85487153                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2419400                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         22443164                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           78                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     87697349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     2.259895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.109340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        51232535     58.42%     58.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         2930559      3.34%     61.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2573641      2.93%     64.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         4586762      5.23%     69.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         4416831      5.04%     74.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         2517937      2.87%     77.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         2414487      2.75%     80.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         4592030      5.24%     85.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        12432567     14.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     87697349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.343417                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.308023                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           22443164                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            4697159                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       15045041                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses        85109                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         5529                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       3595691                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads          485                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             5                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  29208107655                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1209666                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         5317037                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       45390190                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         25911579                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles      9868873                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     177358583                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       668538                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       4336207                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       6910528                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         48681                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    185612066                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          474730761                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       265480851                       # Number of integer rename lookups
system.switch_cpus1.rename.committedMaps     95321862                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        90290087                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9751755                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               236506898                       # The number of ROB reads
system.switch_cpus1.rob.writes              342203256                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         52389891                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps           90233814                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       29876559                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     29683549                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       117277                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     10251529                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       10251338                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.998137                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed          14372                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups         7781                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits         7574                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          207                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           17                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      7123362                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       117212                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     86677760                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.881707                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.337406                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0      9359627     10.80%     10.80% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     19350464     22.32%     33.12% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2       104049      0.12%     33.24% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      9702994     11.19%     44.44% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       154907      0.18%     44.62% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       340906      0.39%     45.01% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6        21804      0.03%     45.03% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      9131213     10.53%     55.57% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     38511796     44.43%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     86677760                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000001                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     423135385                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           48821122                       # Number of memory references committed
system.switch_cpus2.commit.loads             48404633                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          29133307                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         171081278                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          299736936                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         1379      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    212941872     50.32%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        35834      0.01%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        22032      0.01%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc     37956170      8.97%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     37952033      8.97%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     47454274     11.21%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     37950654      8.97%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     38795609      9.17%     97.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite       297301      0.07%     97.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead      9609024      2.27%     99.97% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       119188      0.03%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    423135385                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     38511796                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         6890218                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     26073135                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         40801022                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     13736472                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        174366                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     10144560                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           67                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     434232088                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          354                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           50264493                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            2292762                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               157485                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 1617                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       153226                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             258432244                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           29876559                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10273284                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             87347558                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         348862                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         20356758                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           97                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     87675215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     5.020272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.464196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        17351680     19.79%     19.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         9186293     10.48%     30.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          791197      0.90%     31.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7985564      9.11%     40.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         1709913      1.95%     42.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5          997203      1.14%     43.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          946355      1.08%     44.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         1731862      1.98%     46.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        46975148     53.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     87675215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.340621                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.946373                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           20356758                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             153971                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        2032887                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation           77                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       1888975                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache            83                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  29208107655                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        174366                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        13367166                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles        3125957                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles          273                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         48018676                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     22988775                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     432900169                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        14382                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      12312770                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         32494                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       5314311                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    508897738                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1025814064                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       381687638                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        365806394                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    500241838                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         8655708                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         69022608                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               477682359                       # The number of ROB reads
system.switch_cpus2.rob.writes              861515100                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000001                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          423135385                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       34963853                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     26958236                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       491071                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     17938244                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       17932926                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.970354                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        2455487                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      1677560                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      1674886                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         2674                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           60                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     22734004                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       490784                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     84555859                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     3.754331                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.381733                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     24554134     29.04%     29.04% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      9822476     11.62%     40.66% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      3808200      4.50%     45.16% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      6762687      8.00%     53.16% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      6770330      8.01%     61.16% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1636815      1.94%     63.10% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2016706      2.39%     65.48% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1117936      1.32%     66.81% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     28066575     33.19%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     84555859                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    174959636                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     317450720                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           61559501                       # Number of memory references committed
system.switch_cpus3.commit.loads             43567314                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          30325714                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         101456554                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          243016665                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      2405062                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass        39062      0.01%      0.01% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    196804825     62.00%     62.01% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult            0      0.00%     62.01% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     62.01% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     24600783      7.75%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      3957054      1.25%     71.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     71.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     71.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      1273465      0.40%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd      9958010      3.14%     74.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp          130      0.00%     74.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     12148213      3.83%     78.37% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      1067135      0.34%     78.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult      5829115      1.84%     80.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       213427      0.07%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     23743259      7.48%     88.09% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     12028146      3.79%     91.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     19824055      6.24%     98.12% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      5964041      1.88%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    317450720                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     28066575                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         4965870                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     27782593                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         49606731                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      4778514                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        493922                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     17706718                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          289                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     348654702                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          447                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           44806330                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           18166626                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                27937                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                  270                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       396174                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             195670073                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           34963853                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     22063299                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             86737249                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles         988418                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         29312544                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          192                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     87627632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     4.032653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.403578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        26834615     30.62%     30.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4120307      4.70%     35.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4983225      5.69%     41.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         5850576      6.68%     47.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         6407398      7.31%     55.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         3643739      4.16%     59.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         2826753      3.23%     62.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         2763614      3.15%     65.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        30197405     34.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     87627632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.398621                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.230824                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           29312544                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   25                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680465226279                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            9676802                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        2276488                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         5427                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores        977103                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads          985                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  29208107655                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        493922                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         6960526                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       12321992                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles          154                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         52248596                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     15602440                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     345884981                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        65912                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       4565393                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       9809868                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         80654                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    379875795                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          861293767                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       383187333                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        130090985                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    344924606                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        34951121                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing             16                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing           16                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         18453286                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               396674008                       # The number of ROB reads
system.switch_cpus3.rob.writes              683449211                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        174959636                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          317450720                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
