// Seed: 147601271
module module_0 (
    input  id_0,
    input  id_1,
    input  id_2,
    input  id_3,
    output id_4,
    input  id_5,
    output id_6
);
  assign id_4[1 : 1] = 1 ? ~(id_2) : id_0;
  assign id_6 = 1;
  logic id_7;
  reg   id_8;
  assign id_4[1] = 1;
  logic id_9 = 1 ? 1 : 1 - "";
  always @(1'b0) begin
    {id_1} <= id_8;
  end
endmodule
