#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Nov  1 08:18:36 2025
# Process ID: 16848
# Current directory: C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17836 C:\Users\njimenezs\Documents\arqui\MipsComputer\MipsComputer\MipsComputer.vhd.xpr
# Log file: C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/vivado.log
# Journal file: C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer\vivado.jou
# Running On: LENOVO8304, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 4, Host memory: 17008 MB
#-----------------------------------------------------------
start_guioopen_project C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.xprWWARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/nmunozm/MipsComputer.vhd' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 1484.043 ; gain = 429.973
update_compile_order -fileset sources_synth_design -top MIPSprocesador -part xc7a35tcpg236-1 -lint 
Command: synth_design -top MIPSprocesador -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2228.570 ; gain = 395.598
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'MIPSprocesador' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:38]
INFO: [Synth 8-3491] module 'register32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:27' bound to instance 'PC' of component 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:109]
INFO: [Synth 8-638] synthesizing module 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:36]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'register32b' (1#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:36]
INFO: [Synth 8-3491] module 'mux2a1_32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux2a1_32b.vhd:34' bound to instance 'addrOut' of component 'mux2a1_32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:118]
INFO: [Synth 8-638] synthesizing module 'mux2a1_32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux2a1_32b.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'mux2a1_32b' (2#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux2a1_32b.vhd:41]
INFO: [Synth 8-3491] module 'register32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:27' bound to instance 'IR' of component 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:126]
INFO: [Synth 8-3491] module 'register32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:27' bound to instance 'MDR' of component 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:135]
INFO: [Synth 8-3491] module 'mux4a1_5bits' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_5bits.vhd:34' bound to instance 'rfAddr' of component 'mux4a1_5bits' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:144]
INFO: [Synth 8-638] synthesizing module 'mux4a1_5bits' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_5bits.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'mux4a1_5bits' (3#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_5bits.vhd:43]
INFO: [Synth 8-3491] module 'mux2a1_32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux2a1_32b.vhd:34' bound to instance 'MDRmux' of component 'mux2a1_32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:154]
INFO: [Synth 8-3491] module 'register_file' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register_file.vhd:35' bound to instance 'RF' of component 'register_file' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:162]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register_file.vhd:46]
WARNING: [Synth 8-614] signal 'write' is read in the process but is not in the sensitivity list [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register_file.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'register_file' (4#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register_file.vhd:46]
INFO: [Synth 8-3491] module 'register32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:27' bound to instance 'regA' of component 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:183]
INFO: [Synth 8-3491] module 'register32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:27' bound to instance 'regB' of component 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:192]
INFO: [Synth 8-3491] module 'mux2a1_32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux2a1_32b.vhd:34' bound to instance 'inAmux' of component 'mux2a1_32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:201]
INFO: [Synth 8-3491] module 'mux4a1_32bits' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_32bits.vhd:34' bound to instance 'inBmux' of component 'mux4a1_32bits' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:209]
INFO: [Synth 8-638] synthesizing module 'mux4a1_32bits' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_32bits.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'mux4a1_32bits' (5#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_32bits.vhd:43]
INFO: [Synth 8-3491] module 'alu_32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/alu_32b.vhd:35' bound to instance 'ALU' of component 'alu_32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:218]
INFO: [Synth 8-638] synthesizing module 'alu_32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/alu_32b.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'alu_32b' (6#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/alu_32b.vhd:44]
INFO: [Synth 8-3491] module 'ALU_ctrl' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/ALU_ctrl.vhd:26' bound to instance 'controlALU' of component 'ALU_ctrl' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:226]
INFO: [Synth 8-638] synthesizing module 'ALU_ctrl' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/ALU_ctrl.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ALU_ctrl' (7#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/ALU_ctrl.vhd:32]
INFO: [Synth 8-3491] module 'register32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:27' bound to instance 'aluOutReg' of component 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:232]
INFO: [Synth 8-3491] module 'mux4a1_32bits' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_32bits.vhd:34' bound to instance 'PCmux' of component 'mux4a1_32bits' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:242]
WARNING: [Synth 8-3848] Net dataOut in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:32]
WARNING: [Synth 8-3848] Net read in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:33]
WARNING: [Synth 8-3848] Net write in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:34]
WARNING: [Synth 8-3848] Net iOrD in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:101]
WARNING: [Synth 8-3848] Net enablePC in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:101]
WARNING: [Synth 8-3848] Net pcSrc in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:102]
WARNING: [Synth 8-3848] Net enableIR in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:101]
WARNING: [Synth 8-3848] Net aluSrcA in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:101]
WARNING: [Synth 8-3848] Net aluSrcB in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:102]
WARNING: [Synth 8-3848] Net aluOp in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:105]
WARNING: [Synth 8-3848] Net regWrite in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:101]
WARNING: [Synth 8-3848] Net regDst in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:102]
WARNING: [Synth 8-3848] Net memToReg in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'MIPSprocesador' (8#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2314.840 ; gain = 481.867
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Nov  1 08:19:53 2025
| Host         : LENOVO8304 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-5 | 11           | 0        |
| ASSIGN-6 | 2            | 0        |
| ASSIGN-9 | 4            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'aluOp' are not set. First unset bit index is 0. 
RTL Name 'aluOp', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 105.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'aluSrcA' declared and are not set.
RTL Name 'aluSrcA', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 101.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'aluSrcB' are not set. First unset bit index is 0. 
RTL Name 'aluSrcB', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 102.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'enableIR' declared and are not set.
RTL Name 'enableIR', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 101.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'enablePC' declared and are not set.
RTL Name 'enablePC', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 101.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'iOrD' declared and are not set.
RTL Name 'iOrD', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 101.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'memToReg' declared and are not set.
RTL Name 'memToReg', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 101.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'operationALU' are not set. First unset bit index is 3. 
RTL Name 'operationALU', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 104.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'pcSrc' are not set. First unset bit index is 0. 
RTL Name 'pcSrc', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 102.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'regDst' are not set. First unset bit index is 0. 
RTL Name 'regDst', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 102.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'regWrite' declared and are not set.
RTL Name 'regWrite', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 101.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'iZeroFlag' was assigned but not read. 
RTL Name 'iZeroFlag', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 101.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'outIR' are not read. First unread bit index is 26. 
RTL Name 'outIR', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 100.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'dataOut' are not set. First unset bit index is 0. 
RTL Name 'dataOut', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 32.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'operation' are not set. First unset bit index is 3. 
RTL Name 'operation', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 95.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'read' are not set. First unset bit index is 0. 
RTL Name 'read', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 33.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'write' are not set. First unset bit index is 0. 
RTL Name 'write', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 34.
INFO: [Synth 37-85] Total of 17 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2314.840 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'opcode[0]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'opcode[1]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'opcode[2]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'opcode[3]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'opcode[4]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'opcode[5]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[0]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[1]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[2]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[3]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[4]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[5]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[6]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[7]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[8]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[9]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[10]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[11]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[12]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[13]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[14]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[15]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:46]
Finished Parsing XDC File [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/MIPSprocesador_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2413.125 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2413.125 ; gain = 928.547
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MIPSprocesador
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2413.125 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MIPSprocesador' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:38]
INFO: [Synth 8-3491] module 'register32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:27' bound to instance 'PC' of component 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:109]
INFO: [Synth 8-638] synthesizing module 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:36]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'register32b' (0#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:36]
INFO: [Synth 8-3491] module 'mux2a1_32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux2a1_32b.vhd:34' bound to instance 'addrOut' of component 'mux2a1_32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:118]
INFO: [Synth 8-638] synthesizing module 'mux2a1_32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux2a1_32b.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'mux2a1_32b' (0#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux2a1_32b.vhd:41]
INFO: [Synth 8-3491] module 'register32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:27' bound to instance 'IR' of component 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:126]
INFO: [Synth 8-3491] module 'register32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:27' bound to instance 'MDR' of component 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:135]
INFO: [Synth 8-3491] module 'mux4a1_5bits' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_5bits.vhd:34' bound to instance 'rfAddr' of component 'mux4a1_5bits' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:144]
INFO: [Synth 8-638] synthesizing module 'mux4a1_5bits' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_5bits.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'mux4a1_5bits' (0#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_5bits.vhd:43]
INFO: [Synth 8-3491] module 'mux2a1_32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux2a1_32b.vhd:34' bound to instance 'MDRmux' of component 'mux2a1_32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:154]
INFO: [Synth 8-3491] module 'register_file' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register_file.vhd:35' bound to instance 'RF' of component 'register_file' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:162]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register_file.vhd:46]
WARNING: [Synth 8-614] signal 'write' is read in the process but is not in the sensitivity list [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register_file.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'register_file' (0#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register_file.vhd:46]
INFO: [Synth 8-3491] module 'register32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:27' bound to instance 'regA' of component 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:183]
INFO: [Synth 8-3491] module 'register32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:27' bound to instance 'regB' of component 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:192]
INFO: [Synth 8-3491] module 'mux2a1_32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux2a1_32b.vhd:34' bound to instance 'inAmux' of component 'mux2a1_32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:201]
INFO: [Synth 8-3491] module 'mux4a1_32bits' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_32bits.vhd:34' bound to instance 'inBmux' of component 'mux4a1_32bits' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:209]
INFO: [Synth 8-638] synthesizing module 'mux4a1_32bits' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_32bits.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'mux4a1_32bits' (0#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_32bits.vhd:43]
INFO: [Synth 8-3491] module 'alu_32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/alu_32b.vhd:35' bound to instance 'ALU' of component 'alu_32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:218]
INFO: [Synth 8-638] synthesizing module 'alu_32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/alu_32b.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'alu_32b' (0#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/alu_32b.vhd:44]
INFO: [Synth 8-3491] module 'ALU_ctrl' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/ALU_ctrl.vhd:26' bound to instance 'controlALU' of component 'ALU_ctrl' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:226]
INFO: [Synth 8-638] synthesizing module 'ALU_ctrl' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/ALU_ctrl.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ALU_ctrl' (0#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/ALU_ctrl.vhd:32]
INFO: [Synth 8-3491] module 'register32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:27' bound to instance 'aluOutReg' of component 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:232]
INFO: [Synth 8-3491] module 'mux4a1_32bits' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_32bits.vhd:34' bound to instance 'PCmux' of component 'mux4a1_32bits' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'MIPSprocesador' (0#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:38]
WARNING: [Synth 8-3848] Net dataOut in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:32]
WARNING: [Synth 8-3848] Net read in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:33]
WARNING: [Synth 8-3848] Net write in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:34]
WARNING: [Synth 8-3848] Net iOrD in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:101]
WARNING: [Synth 8-3848] Net enablePC in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:101]
WARNING: [Synth 8-3848] Net pcSrc in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:102]
WARNING: [Synth 8-3848] Net enableIR in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:101]
WARNING: [Synth 8-3848] Net aluSrcA in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:101]
WARNING: [Synth 8-3848] Net aluSrcB in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:102]
WARNING: [Synth 8-3848] Net aluOp in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:105]
WARNING: [Synth 8-3848] Net regWrite in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:101]
WARNING: [Synth 8-3848] Net regDst in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:102]
WARNING: [Synth 8-3848] Net memToReg in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:101]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2413.125 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2413.125 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2413.125 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2413.125 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'opcode[0]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'opcode[1]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'opcode[2]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'opcode[3]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'opcode[4]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'opcode[5]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'controlSignals[0]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'controlSignals[1]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'controlSignals[2]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'controlSignals[3]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'controlSignals[4]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'controlSignals[5]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'controlSignals[6]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'controlSignals[7]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'controlSignals[8]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'controlSignals[9]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'controlSignals[10]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'controlSignals[11]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'controlSignals[12]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'controlSignals[13]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'controlSignals[14]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'controlSignals[15]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2499.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2512.551 ; gain = 99.426
33 Infos, 37 Warnings, 22 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2512.551 ; gain = 99.426
refresh_design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'refresh_design' was cancelled
synth_design -top MIPSprocesador -part xc7a35tcpg236-1 -lint 
Command: synth_design -top MIPSprocesador -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2573.961 ; gain = 34.414
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'MIPSprocesador' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:38]
INFO: [Synth 8-3491] module 'register32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:27' bound to instance 'PC' of component 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:109]
INFO: [Synth 8-638] synthesizing module 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:36]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'register32b' (1#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:36]
INFO: [Synth 8-3491] module 'mux2a1_32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux2a1_32b.vhd:34' bound to instance 'addrOut' of component 'mux2a1_32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:118]
INFO: [Synth 8-638] synthesizing module 'mux2a1_32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux2a1_32b.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'mux2a1_32b' (2#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux2a1_32b.vhd:41]
INFO: [Synth 8-3491] module 'register32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:27' bound to instance 'IR' of component 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:126]
INFO: [Synth 8-3491] module 'register32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:27' bound to instance 'MDR' of component 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:135]
INFO: [Synth 8-3491] module 'mux4a1_5bits' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_5bits.vhd:34' bound to instance 'rfAddr' of component 'mux4a1_5bits' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:144]
INFO: [Synth 8-638] synthesizing module 'mux4a1_5bits' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_5bits.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'mux4a1_5bits' (3#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_5bits.vhd:43]
INFO: [Synth 8-3491] module 'mux2a1_32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux2a1_32b.vhd:34' bound to instance 'MDRmux' of component 'mux2a1_32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:154]
INFO: [Synth 8-3491] module 'register_file' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register_file.vhd:35' bound to instance 'RF' of component 'register_file' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:162]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register_file.vhd:46]
WARNING: [Synth 8-614] signal 'write' is read in the process but is not in the sensitivity list [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register_file.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'register_file' (4#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register_file.vhd:46]
INFO: [Synth 8-3491] module 'register32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:27' bound to instance 'regA' of component 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:183]
INFO: [Synth 8-3491] module 'register32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:27' bound to instance 'regB' of component 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:192]
INFO: [Synth 8-3491] module 'mux2a1_32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux2a1_32b.vhd:34' bound to instance 'inAmux' of component 'mux2a1_32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:201]
INFO: [Synth 8-3491] module 'mux4a1_32bits' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_32bits.vhd:34' bound to instance 'inBmux' of component 'mux4a1_32bits' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:209]
INFO: [Synth 8-638] synthesizing module 'mux4a1_32bits' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_32bits.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'mux4a1_32bits' (5#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_32bits.vhd:43]
INFO: [Synth 8-3491] module 'alu_32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/alu_32b.vhd:35' bound to instance 'ALU' of component 'alu_32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:218]
INFO: [Synth 8-638] synthesizing module 'alu_32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/alu_32b.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'alu_32b' (6#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/alu_32b.vhd:44]
INFO: [Synth 8-3491] module 'ALU_ctrl' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/ALU_ctrl.vhd:26' bound to instance 'controlALU' of component 'ALU_ctrl' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:226]
INFO: [Synth 8-638] synthesizing module 'ALU_ctrl' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/ALU_ctrl.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ALU_ctrl' (7#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/ALU_ctrl.vhd:32]
INFO: [Synth 8-3491] module 'register32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:27' bound to instance 'aluOutReg' of component 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:232]
INFO: [Synth 8-3491] module 'mux4a1_32bits' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_32bits.vhd:34' bound to instance 'PCmux' of component 'mux4a1_32bits' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:242]
WARNING: [Synth 8-3848] Net dataOut in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:32]
WARNING: [Synth 8-3848] Net read in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:33]
WARNING: [Synth 8-3848] Net write in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:34]
WARNING: [Synth 8-3848] Net iOrD in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:101]
WARNING: [Synth 8-3848] Net enablePC in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:101]
WARNING: [Synth 8-3848] Net pcSrc in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:102]
WARNING: [Synth 8-3848] Net enableIR in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:101]
WARNING: [Synth 8-3848] Net aluSrcA in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:101]
WARNING: [Synth 8-3848] Net aluSrcB in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:102]
WARNING: [Synth 8-3848] Net aluOp in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:105]
WARNING: [Synth 8-3848] Net regWrite in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:101]
WARNING: [Synth 8-3848] Net regDst in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:102]
WARNING: [Synth 8-3848] Net memToReg in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'MIPSprocesador' (8#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2650.582 ; gain = 111.035
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Nov  1 08:34:34 2025
| Host         : LENOVO8304 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-5 | 11           | 0        |
| ASSIGN-6 | 2            | 0        |
| ASSIGN-9 | 4            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'aluOp' are not set. First unset bit index is 0. 
RTL Name 'aluOp', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 105.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'aluSrcA' declared and are not set.
RTL Name 'aluSrcA', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 101.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'aluSrcB' are not set. First unset bit index is 0. 
RTL Name 'aluSrcB', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 102.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'enableIR' declared and are not set.
RTL Name 'enableIR', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 101.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'enablePC' declared and are not set.
RTL Name 'enablePC', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 101.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'iOrD' declared and are not set.
RTL Name 'iOrD', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 101.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'memToReg' declared and are not set.
RTL Name 'memToReg', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 101.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'operationALU' are not set. First unset bit index is 3. 
RTL Name 'operationALU', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 104.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'pcSrc' are not set. First unset bit index is 0. 
RTL Name 'pcSrc', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 102.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'regDst' are not set. First unset bit index is 0. 
RTL Name 'regDst', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 102.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'regWrite' declared and are not set.
RTL Name 'regWrite', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 101.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'iZeroFlag' was assigned but not read. 
RTL Name 'iZeroFlag', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 101.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'outIR' are not read. First unread bit index is 26. 
RTL Name 'outIR', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 100.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'dataOut' are not set. First unset bit index is 0. 
RTL Name 'dataOut', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 32.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'operation' are not set. First unset bit index is 3. 
RTL Name 'operation', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 95.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'read' are not set. First unset bit index is 0. 
RTL Name 'read', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 33.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'write' are not set. First unset bit index is 0. 
RTL Name 'write', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 34.
INFO: [Synth 37-85] Total of 17 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2674.480 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'opcode[0]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'opcode[1]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'opcode[2]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'opcode[3]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'opcode[4]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'opcode[5]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[0]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[1]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[2]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[3]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[4]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[5]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[6]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[7]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[8]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[9]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[10]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[11]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[12]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[13]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[14]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[15]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:46]
Finished Parsing XDC File [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/MIPSprocesador_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2787.176 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2787.176 ; gain = 247.629
set_property top MIPScomputer [current_fileset]
synth_design -top MIPScomputer -part xc7a35tcpg236-1 -lint 
Command: synth_design -top MIPScomputer -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-83] Releasing license: Synthesis
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-344] 'synth_design' was cancelled
update_compile_order -fileset sources_1
synth_design -top MIPScomputer -part xc7a35tcpg236-1 -lint 
Command: synth_design -top MIPScomputer -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2787.176 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'MIPScomputer' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd:41]
WARNING: [Synth 8-5640] Port 'address' is missing in component declaration [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd:42]
INFO: [Synth 8-3491] module 'MIPSprocesador' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:27' bound to instance 'U0' of component 'MIPSprocesador' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd:70]
ERROR: [Synth 8-3493] module 'mipsprocesador' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:27' does not have matching formal port for component port 'adress' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd:70]
ERROR: [Synth 8-285] failed synthesizing module 'MIPScomputer' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2787.176 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
4 Infos, 1 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2787.176 ; gain = 0.000
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
synth_design -top MIPScomputer -part xc7a35tcpg236-1 -lint 
Command: synth_design -top MIPScomputer -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2787.176 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'MIPScomputer' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd:41]
WARNING: [Synth 8-5640] Port 'address' is missing in component declaration [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd:42]
INFO: [Synth 8-3491] module 'MIPSprocesador' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:27' bound to instance 'U0' of component 'MIPSprocesador' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd:70]
ERROR: [Synth 8-3493] module 'mipsprocesador' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:27' does not have matching formal port for component port 'adress' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd:70]
ERROR: [Synth 8-285] failed synthesizing module 'MIPScomputer' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2787.176 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
4 Infos, 1 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2787.176 ; gain = 0.000
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
synth_design -top MIPScomputer -part xc7a35tcpg236-1 -lint 
Command: synth_design -top MIPScomputer -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2787.176 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'MIPScomputer' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd:41]
WARNING: [Synth 8-5640] Port 'address' is missing in component declaration [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd:42]
INFO: [Synth 8-3491] module 'MIPSprocesador' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:27' bound to instance 'U0' of component 'MIPSprocesador' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd:70]
ERROR: [Synth 8-3493] module 'mipsprocesador' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:27' does not have matching formal port for component port 'adress' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd:70]
ERROR: [Synth 8-285] failed synthesizing module 'MIPScomputer' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2787.176 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
4 Infos, 1 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2787.176 ; gain = 0.000
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
synth_design -top MIPScomputer -part xc7a35tcpg236-1 -lint 
Command: synth_design -top MIPScomputer -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2787.176 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'MIPScomputer' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd:41]
INFO: [Synth 8-3491] module 'MIPSprocesador' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:27' bound to instance 'U0' of component 'MIPSprocesador' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd:70]
INFO: [Synth 8-638] synthesizing module 'MIPSprocesador' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:38]
INFO: [Synth 8-3491] module 'register32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:27' bound to instance 'PC' of component 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:109]
INFO: [Synth 8-638] synthesizing module 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:36]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'register32b' (1#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:36]
INFO: [Synth 8-3491] module 'mux2a1_32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux2a1_32b.vhd:34' bound to instance 'addrOut' of component 'mux2a1_32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:118]
INFO: [Synth 8-638] synthesizing module 'mux2a1_32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux2a1_32b.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'mux2a1_32b' (2#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux2a1_32b.vhd:41]
INFO: [Synth 8-3491] module 'register32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:27' bound to instance 'IR' of component 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:126]
INFO: [Synth 8-3491] module 'register32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:27' bound to instance 'MDR' of component 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:135]
INFO: [Synth 8-3491] module 'mux4a1_5bits' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_5bits.vhd:34' bound to instance 'rfAddr' of component 'mux4a1_5bits' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:144]
INFO: [Synth 8-638] synthesizing module 'mux4a1_5bits' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_5bits.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'mux4a1_5bits' (3#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_5bits.vhd:43]
INFO: [Synth 8-3491] module 'mux2a1_32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux2a1_32b.vhd:34' bound to instance 'MDRmux' of component 'mux2a1_32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:154]
INFO: [Synth 8-3491] module 'register_file' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register_file.vhd:35' bound to instance 'RF' of component 'register_file' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:162]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register_file.vhd:46]
WARNING: [Synth 8-614] signal 'write' is read in the process but is not in the sensitivity list [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register_file.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'register_file' (4#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register_file.vhd:46]
INFO: [Synth 8-3491] module 'register32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:27' bound to instance 'regA' of component 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:183]
INFO: [Synth 8-3491] module 'register32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:27' bound to instance 'regB' of component 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:192]
INFO: [Synth 8-3491] module 'mux2a1_32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux2a1_32b.vhd:34' bound to instance 'inAmux' of component 'mux2a1_32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:201]
INFO: [Synth 8-3491] module 'mux4a1_32bits' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_32bits.vhd:34' bound to instance 'inBmux' of component 'mux4a1_32bits' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:209]
INFO: [Synth 8-638] synthesizing module 'mux4a1_32bits' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_32bits.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'mux4a1_32bits' (5#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_32bits.vhd:43]
INFO: [Synth 8-3491] module 'alu_32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/alu_32b.vhd:35' bound to instance 'ALU' of component 'alu_32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:218]
INFO: [Synth 8-638] synthesizing module 'alu_32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/alu_32b.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'alu_32b' (6#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/alu_32b.vhd:44]
INFO: [Synth 8-3491] module 'ALU_ctrl' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/ALU_ctrl.vhd:26' bound to instance 'controlALU' of component 'ALU_ctrl' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:226]
INFO: [Synth 8-638] synthesizing module 'ALU_ctrl' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/ALU_ctrl.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ALU_ctrl' (7#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/ALU_ctrl.vhd:32]
INFO: [Synth 8-3491] module 'register32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:27' bound to instance 'aluOutReg' of component 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:232]
INFO: [Synth 8-3491] module 'mux4a1_32bits' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_32bits.vhd:34' bound to instance 'PCmux' of component 'mux4a1_32bits' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:242]
WARNING: [Synth 8-3848] Net dataOut in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:32]
WARNING: [Synth 8-3848] Net read in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:33]
WARNING: [Synth 8-3848] Net write in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:34]
WARNING: [Synth 8-3848] Net iOrD in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:101]
WARNING: [Synth 8-3848] Net enablePC in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:101]
WARNING: [Synth 8-3848] Net pcSrc in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:102]
WARNING: [Synth 8-3848] Net enableIR in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:101]
WARNING: [Synth 8-3848] Net aluSrcA in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:101]
WARNING: [Synth 8-3848] Net aluSrcB in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:102]
WARNING: [Synth 8-3848] Net aluOp in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:105]
WARNING: [Synth 8-3848] Net regWrite in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:101]
WARNING: [Synth 8-3848] Net regDst in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:102]
WARNING: [Synth 8-3848] Net memToReg in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'MIPSprocesador' (8#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:38]
INFO: [Synth 8-3491] module 'MIPSmemory' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSmemory.vhd:27' bound to instance 'U1' of component 'MIPSmemory' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd:81]
INFO: [Synth 8-638] synthesizing module 'MIPSmemory' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSmemory.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'MIPSmemory' (9#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSmemory.vhd:36]
INFO: [Synth 8-3491] module 'mux2a1_32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux2a1_32b.vhd:34' bound to instance 'inMux' of component 'mux2a1_32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd:91]
WARNING: [Synth 8-3848] Net dataOut in module/entity MIPScomputer does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'MIPScomputer' (10#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2787.176 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Nov  1 08:37:57 2025
| Host         : LENOVO8304 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-5  | 14           | 0        |
| ASSIGN-6  | 3            | 0        |
| ASSIGN-9  | 8            | 0        |
| ASSIGN-10 | 1            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'dataPtoM' are not set. First unset bit index is 0. 
RTL Name 'dataPtoM', Hierarchy 'MIPScomputer', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd', Line 67.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'readPtoM' declared and are not set.
RTL Name 'readPtoM', Hierarchy 'MIPScomputer', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd', Line 68.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'writePtoM' declared and are not set.
RTL Name 'writePtoM', Hierarchy 'MIPScomputer', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd', Line 68.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'addressPtoM' are not read. First unread bit index is 11. 
RTL Name 'addressPtoM', Hierarchy 'MIPScomputer', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd', Line 67.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'dataOut' are not set. First unset bit index is 0. 
RTL Name 'dataOut', Hierarchy 'MIPScomputer', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd', Line 38.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'dataOut' are not set. First unset bit index is 0. 
RTL Name 'dataOut', Hierarchy 'MIPScomputer', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd', Line 47.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'read' are not set. First unset bit index is 0. 
RTL Name 'read', Hierarchy 'MIPScomputer', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd', Line 48.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'write' are not set. First unset bit index is 0. 
RTL Name 'write', Hierarchy 'MIPScomputer', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd', Line 49.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'read' are not read. First unused bit index is 0. 
RTL Name 'read', Hierarchy 'MIPSmemory', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSmemory.vhd', Line 30.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'aluOp' are not set. First unset bit index is 0. 
RTL Name 'aluOp', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 105.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'aluSrcA' declared and are not set.
RTL Name 'aluSrcA', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 101.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'aluSrcB' are not set. First unset bit index is 0. 
RTL Name 'aluSrcB', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 102.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'enableIR' declared and are not set.
RTL Name 'enableIR', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 101.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'enablePC' declared and are not set.
RTL Name 'enablePC', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 101.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'iOrD' declared and are not set.
RTL Name 'iOrD', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 101.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'memToReg' declared and are not set.
RTL Name 'memToReg', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 101.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'operationALU' are not set. First unset bit index is 3. 
RTL Name 'operationALU', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 104.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'pcSrc' are not set. First unset bit index is 0. 
RTL Name 'pcSrc', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 102.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'regDst' are not set. First unset bit index is 0. 
RTL Name 'regDst', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 102.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'regWrite' declared and are not set.
RTL Name 'regWrite', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 101.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'iZeroFlag' was assigned but not read. 
RTL Name 'iZeroFlag', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 101.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'outIR' are not read. First unread bit index is 26. 
RTL Name 'outIR', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 100.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'dataOut' are not set. First unset bit index is 0. 
RTL Name 'dataOut', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 32.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'operation' are not set. First unset bit index is 3. 
RTL Name 'operation', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 95.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'read' are not set. First unset bit index is 0. 
RTL Name 'read', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 33.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'write' are not set. First unset bit index is 0. 
RTL Name 'write', Hierarchy 'MIPSprocesador', File 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd', Line 34.
INFO: [Synth 37-85] Total of 26 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2787.176 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'opcode[0]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'opcode[1]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'opcode[2]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'opcode[3]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'opcode[4]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'opcode[5]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[0]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[1]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[2]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[3]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[4]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[5]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[6]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[7]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[8]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[9]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[10]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[11]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[12]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[13]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[14]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'controlSignals[15]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:46]
Finished Parsing XDC File [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/MIPScomputer_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2861.824 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2861.824 ; gain = 74.648
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2861.824 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MIPScomputer' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd:41]
INFO: [Synth 8-3491] module 'MIPSprocesador' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:27' bound to instance 'U0' of component 'MIPSprocesador' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd:70]
INFO: [Synth 8-638] synthesizing module 'MIPSprocesador' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:38]
INFO: [Synth 8-3491] module 'register32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:27' bound to instance 'PC' of component 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:109]
INFO: [Synth 8-638] synthesizing module 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:36]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'register32b' (0#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:36]
INFO: [Synth 8-3491] module 'mux2a1_32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux2a1_32b.vhd:34' bound to instance 'addrOut' of component 'mux2a1_32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:118]
INFO: [Synth 8-638] synthesizing module 'mux2a1_32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux2a1_32b.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'mux2a1_32b' (0#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux2a1_32b.vhd:41]
INFO: [Synth 8-3491] module 'register32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:27' bound to instance 'IR' of component 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:126]
INFO: [Synth 8-3491] module 'register32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:27' bound to instance 'MDR' of component 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:135]
INFO: [Synth 8-3491] module 'mux4a1_5bits' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_5bits.vhd:34' bound to instance 'rfAddr' of component 'mux4a1_5bits' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:144]
INFO: [Synth 8-638] synthesizing module 'mux4a1_5bits' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_5bits.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'mux4a1_5bits' (0#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_5bits.vhd:43]
INFO: [Synth 8-3491] module 'mux2a1_32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux2a1_32b.vhd:34' bound to instance 'MDRmux' of component 'mux2a1_32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:154]
INFO: [Synth 8-3491] module 'register_file' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register_file.vhd:35' bound to instance 'RF' of component 'register_file' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:162]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register_file.vhd:46]
WARNING: [Synth 8-614] signal 'write' is read in the process but is not in the sensitivity list [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register_file.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'register_file' (0#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register_file.vhd:46]
INFO: [Synth 8-3491] module 'register32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:27' bound to instance 'regA' of component 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:183]
INFO: [Synth 8-3491] module 'register32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:27' bound to instance 'regB' of component 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:192]
INFO: [Synth 8-3491] module 'mux2a1_32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux2a1_32b.vhd:34' bound to instance 'inAmux' of component 'mux2a1_32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:201]
INFO: [Synth 8-3491] module 'mux4a1_32bits' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_32bits.vhd:34' bound to instance 'inBmux' of component 'mux4a1_32bits' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:209]
INFO: [Synth 8-638] synthesizing module 'mux4a1_32bits' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_32bits.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'mux4a1_32bits' (0#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_32bits.vhd:43]
INFO: [Synth 8-3491] module 'alu_32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/alu_32b.vhd:35' bound to instance 'ALU' of component 'alu_32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:218]
INFO: [Synth 8-638] synthesizing module 'alu_32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/alu_32b.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'alu_32b' (0#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/alu_32b.vhd:44]
INFO: [Synth 8-3491] module 'ALU_ctrl' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/ALU_ctrl.vhd:26' bound to instance 'controlALU' of component 'ALU_ctrl' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:226]
INFO: [Synth 8-638] synthesizing module 'ALU_ctrl' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/ALU_ctrl.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ALU_ctrl' (0#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/ALU_ctrl.vhd:32]
INFO: [Synth 8-3491] module 'register32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/register32b.vhd:27' bound to instance 'aluOutReg' of component 'register32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:232]
INFO: [Synth 8-3491] module 'mux4a1_32bits' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux4a1_32bits.vhd:34' bound to instance 'PCmux' of component 'mux4a1_32bits' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'MIPSprocesador' (0#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:38]
INFO: [Synth 8-3491] module 'MIPSmemory' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSmemory.vhd:27' bound to instance 'U1' of component 'MIPSmemory' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd:81]
INFO: [Synth 8-638] synthesizing module 'MIPSmemory' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSmemory.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'MIPSmemory' (0#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSmemory.vhd:36]
INFO: [Synth 8-3491] module 'mux2a1_32b' declared at 'C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/mux2a1_32b.vhd:34' bound to instance 'inMux' of component 'mux2a1_32b' [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'MIPScomputer' (0#1) [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd:41]
WARNING: [Synth 8-3848] Net dataOut in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:32]
WARNING: [Synth 8-3848] Net read in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:33]
WARNING: [Synth 8-3848] Net write in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:34]
WARNING: [Synth 8-3848] Net iOrD in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:101]
WARNING: [Synth 8-3848] Net enablePC in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:101]
WARNING: [Synth 8-3848] Net pcSrc in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:102]
WARNING: [Synth 8-3848] Net enableIR in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:101]
WARNING: [Synth 8-3848] Net aluSrcA in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:101]
WARNING: [Synth 8-3848] Net aluSrcB in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:102]
WARNING: [Synth 8-3848] Net aluOp in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:105]
WARNING: [Synth 8-3848] Net regWrite in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:101]
WARNING: [Synth 8-3848] Net regDst in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:102]
WARNING: [Synth 8-3848] Net memToReg in module/entity MIPSprocesador does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPSprocesador.vhd:101]
WARNING: [Synth 8-3848] Net dataOut in module/entity MIPScomputer does not have driver. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/sources_1/new/MIPScomputer.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2861.824 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2861.824 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2861.824 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2861.824 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'opcode[0]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'opcode[1]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'opcode[2]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'opcode[3]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'opcode[4]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'opcode[5]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'controlSignals[0]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'controlSignals[1]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'controlSignals[2]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'controlSignals[3]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'controlSignals[4]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'controlSignals[5]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'controlSignals[6]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'controlSignals[7]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'controlSignals[8]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'controlSignals[9]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'controlSignals[10]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'controlSignals[11]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'controlSignals[12]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'controlSignals[13]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'controlSignals[14]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'controlSignals[15]'. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/njimenezs/Documents/arqui/MipsComputer/MipsComputer/MipsComputer.vhd.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2861.824 ; gain = 0.000
