-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

-- DATE "11/15/2018 13:26:51"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	skeleton IS
    PORT (
	inclock : IN std_logic;
	resetn : IN std_logic;
	ps2_clock : IN std_logic;
	ps2_data : IN std_logic;
	lcd_data : OUT std_logic_vector(7 DOWNTO 0);
	leds : OUT std_logic_vector(7 DOWNTO 0);
	lcd_rw : OUT std_logic;
	lcd_en : OUT std_logic;
	lcd_rs : OUT std_logic;
	lcd_on : OUT std_logic;
	lcd_blon : OUT std_logic
	);
END skeleton;

-- Design Ports Information
-- lcd_data[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- lcd_data[1]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- lcd_data[2]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- lcd_data[3]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- lcd_data[4]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- lcd_data[5]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- lcd_data[6]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- lcd_data[7]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- leds[0]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- leds[1]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- leds[2]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- leds[3]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- leds[4]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- leds[5]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- leds[6]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- leds[7]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- lcd_rw	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- lcd_en	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- lcd_rs	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- lcd_on	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- lcd_blon	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- resetn	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- inclock	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ps2_clock	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ps2_data	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF skeleton IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_inclock : std_logic;
SIGNAL ww_resetn : std_logic;
SIGNAL ww_ps2_clock : std_logic;
SIGNAL ww_ps2_data : std_logic;
SIGNAL ww_lcd_data : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_leds : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_lcd_rw : std_logic;
SIGNAL ww_lcd_en : std_logic;
SIGNAL ww_lcd_rs : std_logic;
SIGNAL ww_lcd_on : std_logic;
SIGNAL ww_lcd_blon : std_logic;
SIGNAL \div|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \div|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_nCEO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~obuf_o\ : std_logic;
SIGNAL \~ALTERA_nCEO~~obuf_o\ : std_logic;
SIGNAL \inclock~input_o\ : std_logic;
SIGNAL \div|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \mylcd|Add4~0_combout\ : std_logic;
SIGNAL \mylcd|LessThan3~0_combout\ : std_logic;
SIGNAL \mylcd|Add4~9\ : std_logic;
SIGNAL \mylcd|Add4~10_combout\ : std_logic;
SIGNAL \mylcd|delay[0]~18_combout\ : std_logic;
SIGNAL \resetn~input_o\ : std_logic;
SIGNAL \mylcd|state2.A~0_combout\ : std_logic;
SIGNAL \mylcd|state1~12_combout\ : std_logic;
SIGNAL \mylcd|state1~13_combout\ : std_logic;
SIGNAL \mylcd|state1.B~3_combout\ : std_logic;
SIGNAL \mylcd|state1.B~q\ : std_logic;
SIGNAL \mylcd|state1.B~2_combout\ : std_logic;
SIGNAL \mylcd|Selector0~0_combout\ : std_logic;
SIGNAL \mylcd|cstart~q\ : std_logic;
SIGNAL \mylcd|prestart~feeder_combout\ : std_logic;
SIGNAL \mylcd|prestart~q\ : std_logic;
SIGNAL \mylcd|mstart~0_combout\ : std_logic;
SIGNAL \mylcd|mstart~q\ : std_logic;
SIGNAL \mylcd|state2.A~q\ : std_logic;
SIGNAL \mylcd|state2.B~0_combout\ : std_logic;
SIGNAL \mylcd|state2.B~q\ : std_logic;
SIGNAL \mylcd|Selector7~0_combout\ : std_logic;
SIGNAL \mylcd|state2.C~q\ : std_logic;
SIGNAL \mylcd|Selector9~0_combout\ : std_logic;
SIGNAL \mylcd|Selector10~0_combout\ : std_logic;
SIGNAL \mylcd|Selector7~1_combout\ : std_logic;
SIGNAL \mylcd|Add5~0_combout\ : std_logic;
SIGNAL \mylcd|Selector13~0_combout\ : std_logic;
SIGNAL \mylcd|Add5~1\ : std_logic;
SIGNAL \mylcd|Add5~2_combout\ : std_logic;
SIGNAL \mylcd|Selector12~0_combout\ : std_logic;
SIGNAL \mylcd|Add5~3\ : std_logic;
SIGNAL \mylcd|Add5~4_combout\ : std_logic;
SIGNAL \mylcd|Selector11~0_combout\ : std_logic;
SIGNAL \mylcd|Add5~5\ : std_logic;
SIGNAL \mylcd|Add5~6_combout\ : std_logic;
SIGNAL \mylcd|Selector10~1_combout\ : std_logic;
SIGNAL \mylcd|Add5~7\ : std_logic;
SIGNAL \mylcd|Add5~8_combout\ : std_logic;
SIGNAL \mylcd|Selector9~1_combout\ : std_logic;
SIGNAL \mylcd|state2~12_combout\ : std_logic;
SIGNAL \mylcd|state2.D~q\ : std_logic;
SIGNAL \mylcd|mstart~1_combout\ : std_logic;
SIGNAL \mylcd|cdone~0_combout\ : std_logic;
SIGNAL \mylcd|cdone~q\ : std_logic;
SIGNAL \mylcd|Selector3~0_combout\ : std_logic;
SIGNAL \mylcd|state1.C~q\ : std_logic;
SIGNAL \mylcd|delay[17]~22_combout\ : std_logic;
SIGNAL \mylcd|delay[0]~19\ : std_logic;
SIGNAL \mylcd|delay[1]~20_combout\ : std_logic;
SIGNAL \mylcd|delay[1]~21\ : std_logic;
SIGNAL \mylcd|delay[2]~23_combout\ : std_logic;
SIGNAL \mylcd|delay[2]~24\ : std_logic;
SIGNAL \mylcd|delay[3]~25_combout\ : std_logic;
SIGNAL \mylcd|delay[3]~26\ : std_logic;
SIGNAL \mylcd|delay[4]~27_combout\ : std_logic;
SIGNAL \mylcd|delay[4]~28\ : std_logic;
SIGNAL \mylcd|delay[5]~29_combout\ : std_logic;
SIGNAL \mylcd|delay[5]~30\ : std_logic;
SIGNAL \mylcd|delay[6]~31_combout\ : std_logic;
SIGNAL \mylcd|delay[6]~32\ : std_logic;
SIGNAL \mylcd|delay[7]~33_combout\ : std_logic;
SIGNAL \mylcd|delay[7]~34\ : std_logic;
SIGNAL \mylcd|delay[8]~35_combout\ : std_logic;
SIGNAL \mylcd|LessThan4~1_combout\ : std_logic;
SIGNAL \mylcd|delay[8]~36\ : std_logic;
SIGNAL \mylcd|delay[9]~37_combout\ : std_logic;
SIGNAL \mylcd|delay[9]~38\ : std_logic;
SIGNAL \mylcd|delay[10]~39_combout\ : std_logic;
SIGNAL \mylcd|delay[10]~40\ : std_logic;
SIGNAL \mylcd|delay[11]~41_combout\ : std_logic;
SIGNAL \mylcd|delay[11]~42\ : std_logic;
SIGNAL \mylcd|delay[12]~43_combout\ : std_logic;
SIGNAL \mylcd|delay[12]~44\ : std_logic;
SIGNAL \mylcd|delay[13]~45_combout\ : std_logic;
SIGNAL \mylcd|delay[13]~46\ : std_logic;
SIGNAL \mylcd|delay[14]~47_combout\ : std_logic;
SIGNAL \mylcd|delay[14]~48\ : std_logic;
SIGNAL \mylcd|delay[15]~49_combout\ : std_logic;
SIGNAL \mylcd|delay[15]~50\ : std_logic;
SIGNAL \mylcd|delay[16]~51_combout\ : std_logic;
SIGNAL \mylcd|delay[16]~52\ : std_logic;
SIGNAL \mylcd|delay[17]~53_combout\ : std_logic;
SIGNAL \mylcd|LessThan4~3_combout\ : std_logic;
SIGNAL \mylcd|LessThan4~2_combout\ : std_logic;
SIGNAL \mylcd|LessThan4~4_combout\ : std_logic;
SIGNAL \mylcd|LessThan4~0_combout\ : std_logic;
SIGNAL \mylcd|LessThan4~5_combout\ : std_logic;
SIGNAL \mylcd|Selector4~0_combout\ : std_logic;
SIGNAL \mylcd|state1.D~q\ : std_logic;
SIGNAL \mylcd|buf_changed_ack~0_combout\ : std_logic;
SIGNAL \mylcd|buf_changed_ack~q\ : std_logic;
SIGNAL \myprocessor|PC|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|PC|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|adder_pc|lower|carry~0_combout\ : std_logic;
SIGNAL \myprocessor|PC|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|PC|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|adder_pc|lower|carry~1_combout\ : std_logic;
SIGNAL \myprocessor|PC|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|PC|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|adder_pc|lower|carry~3_combout\ : std_logic;
SIGNAL \myprocessor|PC|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_control|Rdst~0_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~40_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~20_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~41_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~42_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~43_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~44_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~682_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~45_combout\ : std_logic;
SIGNAL \myprocessor|my_control|Equal3~0_combout\ : std_logic;
SIGNAL \myprocessor|my_control|Equal3~1_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[3]~64_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[16]~10_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[3]~27_combout\ : std_logic;
SIGNAL \myprocessor|my_control|ALUop[0]~0_combout\ : std_logic;
SIGNAL \myprocessor|my_control|Equal1~1_combout\ : std_logic;
SIGNAL \myprocessor|my_control|Equal6~0_combout\ : std_logic;
SIGNAL \myprocessor|my_control|Equal1~0_combout\ : std_logic;
SIGNAL \myprocessor|my_control|Equal5~0_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~21_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~8_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~9_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~22_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~0_combout\ : std_logic;
SIGNAL \myps2|size[0]~6_combout\ : std_logic;
SIGNAL \myps2|size[1]~10\ : std_logic;
SIGNAL \myps2|size[2]~11_combout\ : std_logic;
SIGNAL \myps2|size[2]~12\ : std_logic;
SIGNAL \myps2|size[3]~13_combout\ : std_logic;
SIGNAL \myps2|size[3]~14\ : std_logic;
SIGNAL \myps2|size[4]~15_combout\ : std_logic;
SIGNAL \myps2|size[4]~16\ : std_logic;
SIGNAL \myps2|size[5]~17_combout\ : std_logic;
SIGNAL \myps2|Equal6~1_combout\ : std_logic;
SIGNAL \myps2|size[1]~8_combout\ : std_logic;
SIGNAL \myps2|size[0]~7\ : std_logic;
SIGNAL \myps2|size[1]~9_combout\ : std_logic;
SIGNAL \myps2|Equal6~0_combout\ : std_logic;
SIGNAL \ps2_data~input_o\ : std_logic;
SIGNAL \myps2|shift_reg[8]~feeder_combout\ : std_logic;
SIGNAL \ps2_clock~input_o\ : std_logic;
SIGNAL \myps2|last_value~q\ : std_logic;
SIGNAL \myps2|fcount[0]~5_combout\ : std_logic;
SIGNAL \myps2|process_0~0_combout\ : std_logic;
SIGNAL \myps2|fcount[0]~6\ : std_logic;
SIGNAL \myps2|fcount[1]~7_combout\ : std_logic;
SIGNAL \myps2|ps2_clock_filtered~0_combout\ : std_logic;
SIGNAL \myps2|fcount[1]~8\ : std_logic;
SIGNAL \myps2|fcount[2]~9_combout\ : std_logic;
SIGNAL \myps2|fcount[2]~10\ : std_logic;
SIGNAL \myps2|fcount[3]~11_combout\ : std_logic;
SIGNAL \myps2|fcount[3]~12\ : std_logic;
SIGNAL \myps2|fcount[4]~13_combout\ : std_logic;
SIGNAL \myps2|ps2_clock_filtered~1_combout\ : std_logic;
SIGNAL \myps2|ps2_clock_filtered~2_combout\ : std_logic;
SIGNAL \myps2|ps2_clock_filtered~q\ : std_logic;
SIGNAL \myps2|prev_clock~q\ : std_logic;
SIGNAL \myps2|reading_key~2_combout\ : std_logic;
SIGNAL \myps2|reading_key~q\ : std_logic;
SIGNAL \myps2|bcount[3]~6_combout\ : std_logic;
SIGNAL \myps2|process_1~0_combout\ : std_logic;
SIGNAL \myps2|bcount[0]~3_combout\ : std_logic;
SIGNAL \myps2|bcount[1]~5_combout\ : std_logic;
SIGNAL \myps2|Add1~1_combout\ : std_logic;
SIGNAL \myps2|bcount[2]~4_combout\ : std_logic;
SIGNAL \myps2|Add1~0_combout\ : std_logic;
SIGNAL \myps2|bcount[3]~2_combout\ : std_logic;
SIGNAL \myps2|Equal1~0_combout\ : std_logic;
SIGNAL \myps2|shift_reg[7]~2_combout\ : std_logic;
SIGNAL \myps2|Equal3~1_combout\ : std_logic;
SIGNAL \myps2|Equal3~0_combout\ : std_logic;
SIGNAL \myps2|Equal3~2_combout\ : std_logic;
SIGNAL \myps2|Equal2~1_combout\ : std_logic;
SIGNAL \myps2|Equal2~0_combout\ : std_logic;
SIGNAL \myps2|shift~3_combout\ : std_logic;
SIGNAL \myps2|break_code~0_combout\ : std_logic;
SIGNAL \myps2|break_code~q\ : std_logic;
SIGNAL \myps2|fifo_write~0_combout\ : std_logic;
SIGNAL \myps2|fifo_write~1_combout\ : std_logic;
SIGNAL \myps2|Mux5~3_combout\ : std_logic;
SIGNAL \myps2|Mux7~0_combout\ : std_logic;
SIGNAL \myps2|Mux5~4_combout\ : std_logic;
SIGNAL \myps2|Mux5~5_combout\ : std_logic;
SIGNAL \myps2|Mux5~6_combout\ : std_logic;
SIGNAL \myps2|Mux5~0_combout\ : std_logic;
SIGNAL \myps2|Mux2~0_combout\ : std_logic;
SIGNAL \myps2|Mux5~1_combout\ : std_logic;
SIGNAL \myps2|Mux5~2_combout\ : std_logic;
SIGNAL \myps2|Mux5~7_combout\ : std_logic;
SIGNAL \myps2|Mux4~6_combout\ : std_logic;
SIGNAL \myps2|Mux4~9_combout\ : std_logic;
SIGNAL \myps2|Mux4~10_combout\ : std_logic;
SIGNAL \myps2|Mux4~7_combout\ : std_logic;
SIGNAL \myps2|Mux4~0_combout\ : std_logic;
SIGNAL \myps2|Mux4~4_combout\ : std_logic;
SIGNAL \myps2|Mux4~2_combout\ : std_logic;
SIGNAL \myps2|Mux4~1_combout\ : std_logic;
SIGNAL \myps2|Mux4~3_combout\ : std_logic;
SIGNAL \myps2|Mux4~5_combout\ : std_logic;
SIGNAL \myps2|Mux4~8_combout\ : std_logic;
SIGNAL \myps2|Mux7~6_combout\ : std_logic;
SIGNAL \myps2|Mux7~10_combout\ : std_logic;
SIGNAL \myps2|Mux7~7_combout\ : std_logic;
SIGNAL \myps2|Mux7~8_combout\ : std_logic;
SIGNAL \myps2|Mux7~9_combout\ : std_logic;
SIGNAL \myps2|Mux7~11_combout\ : std_logic;
SIGNAL \myps2|shift~2_combout\ : std_logic;
SIGNAL \myps2|shift~q\ : std_logic;
SIGNAL \myps2|Mux7~4_combout\ : std_logic;
SIGNAL \myps2|Mux7~5_combout\ : std_logic;
SIGNAL \myps2|Mux7~12_combout\ : std_logic;
SIGNAL \myps2|Mux7~14_combout\ : std_logic;
SIGNAL \myps2|Mux7~13_combout\ : std_logic;
SIGNAL \myps2|Mux7~15_combout\ : std_logic;
SIGNAL \myps2|Mux7~1_combout\ : std_logic;
SIGNAL \myps2|Mux7~2_combout\ : std_logic;
SIGNAL \myps2|Mux7~3_combout\ : std_logic;
SIGNAL \myps2|Mux7~16_combout\ : std_logic;
SIGNAL \myps2|Mux7~17_combout\ : std_logic;
SIGNAL \myps2|Mux6~4_combout\ : std_logic;
SIGNAL \myps2|Mux6~5_combout\ : std_logic;
SIGNAL \myps2|Mux6~6_combout\ : std_logic;
SIGNAL \myps2|Mux6~7_combout\ : std_logic;
SIGNAL \myps2|Mux6~3_combout\ : std_logic;
SIGNAL \myps2|Mux6~8_combout\ : std_logic;
SIGNAL \myps2|Mux6~0_combout\ : std_logic;
SIGNAL \myps2|Mux6~1_combout\ : std_logic;
SIGNAL \myps2|Mux6~2_combout\ : std_logic;
SIGNAL \myps2|Mux6~9_combout\ : std_logic;
SIGNAL \myps2|Mux2~1_combout\ : std_logic;
SIGNAL \myps2|Mux2~5_combout\ : std_logic;
SIGNAL \myps2|Mux2~3_combout\ : std_logic;
SIGNAL \myps2|Mux2~2_combout\ : std_logic;
SIGNAL \myps2|Mux2~4_combout\ : std_logic;
SIGNAL \myps2|Mux2~6_combout\ : std_logic;
SIGNAL \myps2|Mux2~8_combout\ : std_logic;
SIGNAL \myps2|Mux2~7_combout\ : std_logic;
SIGNAL \myps2|Mux2~9_combout\ : std_logic;
SIGNAL \myps2|Mux2~10_combout\ : std_logic;
SIGNAL \myps2|Mux2~11_combout\ : std_logic;
SIGNAL \myps2|Mux3~4_combout\ : std_logic;
SIGNAL \myps2|Mux3~3_combout\ : std_logic;
SIGNAL \myps2|Mux3~7_combout\ : std_logic;
SIGNAL \myps2|Mux3~8_combout\ : std_logic;
SIGNAL \myps2|Mux3~5_combout\ : std_logic;
SIGNAL \myps2|Mux3~1_combout\ : std_logic;
SIGNAL \myps2|Mux3~0_combout\ : std_logic;
SIGNAL \myps2|Mux3~2_combout\ : std_logic;
SIGNAL \myps2|Mux3~6_combout\ : std_logic;
SIGNAL \myps2|Mux0~5_combout\ : std_logic;
SIGNAL \myps2|Mux0~6_combout\ : std_logic;
SIGNAL \myps2|Mux0~7_combout\ : std_logic;
SIGNAL \myps2|Mux0~1_combout\ : std_logic;
SIGNAL \myps2|Mux0~2_combout\ : std_logic;
SIGNAL \myps2|Mux0~0_combout\ : std_logic;
SIGNAL \myps2|Mux0~3_combout\ : std_logic;
SIGNAL \myps2|Mux0~4_combout\ : std_logic;
SIGNAL \myps2|Mux0~8_combout\ : std_logic;
SIGNAL \myps2|Equal4~0_combout\ : std_logic;
SIGNAL \myps2|Equal4~1_combout\ : std_logic;
SIGNAL \myps2|fifo_write~2_combout\ : std_logic;
SIGNAL \myps2|fifo_write~q\ : std_logic;
SIGNAL \myps2|fifo~21_combout\ : std_logic;
SIGNAL \myps2|fifo~24_combout\ : std_logic;
SIGNAL \myps2|tail[0]~5_combout\ : std_logic;
SIGNAL \myps2|tail[0]~6\ : std_logic;
SIGNAL \myps2|tail[1]~7_combout\ : std_logic;
SIGNAL \myps2|tail[1]~8\ : std_logic;
SIGNAL \myps2|tail[2]~9_combout\ : std_logic;
SIGNAL \myps2|tail[2]~10\ : std_logic;
SIGNAL \myps2|tail[3]~11_combout\ : std_logic;
SIGNAL \myps2|tail[3]~12\ : std_logic;
SIGNAL \myps2|tail[4]~13_combout\ : std_logic;
SIGNAL \myps2|process_2~0_combout\ : std_logic;
SIGNAL \myps2|Add4~0_combout\ : std_logic;
SIGNAL \myps2|Add4~1\ : std_logic;
SIGNAL \myps2|Add4~2_combout\ : std_logic;
SIGNAL \myps2|Add4~3\ : std_logic;
SIGNAL \myps2|Add4~4_combout\ : std_logic;
SIGNAL \myps2|Add4~5\ : std_logic;
SIGNAL \myps2|Add4~6_combout\ : std_logic;
SIGNAL \myps2|Add4~7\ : std_logic;
SIGNAL \myps2|Add4~8_combout\ : std_logic;
SIGNAL \myps2|fifo_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \myps2|fifo~13feeder_combout\ : std_logic;
SIGNAL \myps2|fifo~13_q\ : std_logic;
SIGNAL \myps2|fifo_rtl_0_bypass[5]~feeder_combout\ : std_logic;
SIGNAL \myps2|fifo_rtl_0_bypass[7]~feeder_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[2]~3_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[2]~4_combout\ : std_logic;
SIGNAL \myps2|fifo_rtl_0_bypass[1]~feeder_combout\ : std_logic;
SIGNAL \myps2|fifo_rtl_0_bypass[3]~feeder_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[2]~2_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[2]~5_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[2]~6_combout\ : std_logic;
SIGNAL \myps2|fifo~22_combout\ : std_logic;
SIGNAL \myps2|fifo~23_combout\ : std_logic;
SIGNAL \myps2|fifo~14_q\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[0]~15_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[0]~16_combout\ : std_logic;
SIGNAL \myprocessor|my_control|ALUop[0]~1_combout\ : std_logic;
SIGNAL \myprocessor|my_control|ALUop[1]~3_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[3]~23_combout\ : std_logic;
SIGNAL \myps2|fifo~17_q\ : std_logic;
SIGNAL \myps2|fifo_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[3]~24_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[25]~20_combout\ : std_logic;
SIGNAL \myprocessor|my_control|ALUop[2]~2_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[5]~20_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~47_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~48_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~49_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~14_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~50_combout\ : std_logic;
SIGNAL \myps2|fifo~18_q\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[4]~27_combout\ : std_logic;
SIGNAL \myps2|fifo_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[4]~28_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[9]~0_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[8]~3_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[8]~38_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~46_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[1]~29_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[3]~30_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:3:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[5]~35_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:5:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[2]~31_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[4]~36_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:4:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[2]~112_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[6]~34_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[7]~33_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:7:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~51_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[2]~113_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[2]~114_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[2]~32_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:2:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[1]~37_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:1:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[2]~115_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[9]~1_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[15]~5_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~16_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~13_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~15_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~680_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[14]~7_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:14:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[13]~6_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:13:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~17_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~683_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~684_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[2]~108_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[2]~109_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[11]~9_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:11:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[10]~8_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:10:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[9]~2_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[2]~110_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[2]~111_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[2]~116_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[17]~12_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[19]~20_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:19:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[17]~13_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:17:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[16]~14_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[18]~19_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:18:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[2]~100_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[22]~18_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[23]~16_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[21]~17_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:21:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:2:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[20]~15_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[2]~98_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[2]~99_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[2]~101_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[25]~10_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[26]~27_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:26:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_control|Rwe~0_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[29]~22_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[31]~23_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:31:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[29]~25_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:29:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[2]~103_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:30:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[28]~24_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:28:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[2]~104_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[2]~105_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[27]~28_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:2:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[25]~26_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[2]~106_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~30_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~31_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[16]~21_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:16:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[24]~11_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:24:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[2]~102_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[2]~107_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[2]~117_combout\ : std_logic;
SIGNAL \myprocessor|mux_aluinb|F[2]~65_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:17:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:0:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[0]~2_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:29:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:21:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[0]~3_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:24:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:28:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:16:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:0:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[0]~4_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[0]~5_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[0]~6_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:30:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:18:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[0]~0_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:26:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[0]~1_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:19:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:0:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[0]~7_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:31:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[0]~8_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[0]~9_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:3:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:4:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:5:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[0]~15_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:7:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[0]~16_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[16]~18_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[16]~17_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:1:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[0]~19_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:2:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[16]~14_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[0]~20_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[16]~13_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:11:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:10:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[0]~11_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[0]~12_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[0]~21_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:13:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[0]~22_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:14:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[0]~23_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[0]~24_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry~17_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:1:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[1]~25_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:11:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:10:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[1]~26_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:31:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:19:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[1]~34_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[1]~35_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:17:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:1:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[1]~27_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:21:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:29:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[1]~28_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:1:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:24:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:16:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[1]~31_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:28:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[1]~32_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:18:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[1]~29_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:26:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[1]~30_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[1]~33_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[1]~36_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:3:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:2:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:1:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:4:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:1:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[1]~37_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:5:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:7:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[1]~38_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[1]~39_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[1]~40_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[1]~41_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:13:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|inEnable[12]~4_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:12:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:14:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[1]~42_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[1]~43_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[1]~44_combout\ : std_logic;
SIGNAL \myprocessor|my_control|ALUinB~1_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry~2_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry[2]~3_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry[3]~4_combout\ : std_logic;
SIGNAL \myprocessor|mux_aluinb|F[3]~67_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry[4]~5_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:14:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:12:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:13:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[4]~142_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[4]~143_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:18:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[4]~125_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:30:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:26:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[4]~126_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:24:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:16:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[4]~129_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:28:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:4:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[4]~130_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:21:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:29:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:4:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:17:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[4]~127_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[4]~128_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[4]~131_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:31:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:19:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[4]~132_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[4]~133_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[4]~134_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:10:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[4]~135_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:11:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[4]~136_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:3:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:4:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[4]~137_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:7:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[4]~138_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:1:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[4]~139_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:2:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[4]~140_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[4]~141_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[4]~144_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry[5]~6_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:1:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:3:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:2:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:5:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:4:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[5]~52_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:5:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:7:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[5]~53_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[5]~54_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[5]~55_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:16:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:17:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:19:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:21:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[5]~26_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:5:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[5]~27_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:18:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[5]~28_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[5]~29_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[5]~32_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:24:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:31:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:28:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:29:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[5]~33_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:30:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[5]~34_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:5:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:26:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[5]~35_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[5]~36_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[5]~37_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[5]~56_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:11:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:10:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:13:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[5]~18_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:14:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[5]~19_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[5]~23_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[5]~24_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[5]~57_combout\ : std_logic;
SIGNAL \myps2|fifo~20_q\ : std_logic;
SIGNAL \myprocessor|adder_pc|upper|F[0]~0_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[6]~11_combout\ : std_logic;
SIGNAL \myps2|fifo_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[6]~12_combout\ : std_logic;
SIGNAL \myprocessor|mux_aluinb|F[7]~69_combout\ : std_logic;
SIGNAL \myprocessor|adder_pc|upper|F~1_combout\ : std_logic;
SIGNAL \myprocessor|adder_pc|upper|F~2_combout\ : std_logic;
SIGNAL \myprocessor|adder_pc|upper|F[1]~3_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[1]~29_combout\ : std_logic;
SIGNAL \myprocessor|mux_aluinb|F[5]~66_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry[6]~7_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:1:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:5:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:4:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[6]~72_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:7:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[6]~73_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:3:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[6]~74_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:2:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[6]~75_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:10:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[6]~70_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:11:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:14:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:12:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:13:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[6]~68_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[6]~69_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[6]~71_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[6]~76_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:6:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:6:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:21:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[6]~58_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[6]~59_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:17:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:18:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[6]~60_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[6]~61_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:16:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:24:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[6]~62_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:6:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:26:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:29:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:31:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[6]~63_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:30:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:28:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[6]~64_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[6]~65_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[6]~66_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[6]~67_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[6]~77_combout\ : std_logic;
SIGNAL \myprocessor|mux_aluinb|F[6]~70_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry[7]~8_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry[8]~9_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:13:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:12:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[8]~242_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:14:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:8:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[8]~243_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:30:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:26:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:18:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:8:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[8]~225_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[8]~226_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:21:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:8:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:17:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[8]~227_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:29:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[8]~228_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:28:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:16:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:24:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[8]~229_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[8]~230_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[8]~231_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:31:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:19:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[8]~232_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[8]~233_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[8]~234_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:4:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:5:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[8]~237_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:7:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[8]~238_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:1:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[8]~239_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:2:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:3:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[8]~240_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:10:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[8]~235_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:11:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:8:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[8]~236_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[8]~241_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[8]~244_combout\ : std_logic;
SIGNAL \myprocessor|mux_aluinb|F[8]~71_combout\ : std_logic;
SIGNAL \myprocessor|mux_aluinb|F[1]~93_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:11:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:24:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:10:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[24]~532_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:14:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:13:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:12:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[24]~530_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[24]~531_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[24]~533_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:1:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:2:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:7:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:5:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:4:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[24]~534_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[24]~535_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:3:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[24]~536_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[24]~537_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[24]~538_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:16:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:24:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[24]~524_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:24:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:29:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:31:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[24]~525_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:30:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:28:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[24]~526_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:26:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[24]~527_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[24]~528_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:18:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:17:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[24]~522_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:19:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:24:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:21:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:24:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[24]~520_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[24]~521_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[24]~523_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[24]~529_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[24]~539_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~13_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:13:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:12:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:14:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[9]~222_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[9]~223_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:19:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:9:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[9]~214_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:31:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[9]~215_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:9:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:28:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:16:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:24:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[9]~211_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[9]~212_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:18:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[9]~209_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:30:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:26:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[9]~210_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[9]~213_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:21:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:29:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:17:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:9:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[9]~207_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[9]~208_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[9]~216_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:5:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:4:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[9]~217_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:7:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[9]~218_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:1:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[9]~219_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:2:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:3:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[9]~220_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[9]~221_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[9]~205_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:10:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[9]~206_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[9]~224_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~15_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~16_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~3_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~2_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~4_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~0_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F~1_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~7_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~8_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LNxxxx|F~8_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:12:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:14:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:13:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[13]~320_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[13]~321_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:10:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[13]~322_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:11:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[13]~323_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:16:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:19:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:13:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:21:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:13:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[13]~324_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[13]~325_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:18:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[13]~326_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:17:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[13]~327_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[13]~328_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:31:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:29:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:28:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[13]~329_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:30:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[13]~330_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:26:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:13:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[13]~331_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[13]~332_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:24:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[13]~333_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:3:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:4:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:5:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[13]~334_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:7:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[13]~335_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:2:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[13]~336_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[13]~337_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[13]~338_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[13]~339_combout\ : std_logic;
SIGNAL \myprocessor|mux_aluinb|F[13]~75_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[13]~35_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[1]~119_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[25]~99_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:26:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:27:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[27]~571_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:30:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:28:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:29:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[27]~569_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:31:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[27]~570_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[27]~572_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:24:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:18:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:27:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:27:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:21:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[27]~564_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[27]~565_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[27]~566_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:19:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:17:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[27]~567_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:16:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[27]~568_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[27]~573_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:1:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:3:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:2:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:4:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:5:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[27]~574_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:7:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[27]~575_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[27]~576_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[27]~577_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[27]~578_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:12:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:13:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[27]~560_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[27]~561_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:10:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[27]~562_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:11:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[27]~563_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[27]~579_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[1]~30_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~5_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~6_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~7_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~8_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~9_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~23_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~25_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~31_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxNxx|F[10]~3_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F[10]~10_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:18:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:17:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[16]~202_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:19:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:16:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:21:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[16]~200_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[16]~201_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[16]~203_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:26:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:31:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:29:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[16]~205_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:30:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:28:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[16]~206_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[16]~207_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:16:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[16]~208_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:24:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:16:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[16]~204_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[16]~209_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:3:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:5:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:4:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[16]~214_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:7:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[16]~215_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[16]~216_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:2:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:1:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[16]~217_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:16:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:13:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:12:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[16]~210_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[16]~211_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:11:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:10:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[16]~212_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[16]~213_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[16]~218_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[16]~219_combout\ : std_logic;
SIGNAL \myprocessor|mux_aluinb|F[9]~72_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry[9]~10_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry[10]~11_combout\ : std_logic;
SIGNAL \myprocessor|mux_aluinb|F[10]~74_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry[11]~12_combout\ : std_logic;
SIGNAL \myprocessor|mux_aluinb|F[11]~73_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[11]~99_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[11]~265_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:11:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:10:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[11]~266_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:16:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:24:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[11]~271_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:11:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:28:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[11]~272_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:26:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:18:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[11]~269_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:30:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[11]~270_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[11]~273_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:21:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:29:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:17:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:11:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[11]~267_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[11]~268_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:19:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:11:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[11]~274_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:31:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[11]~275_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[11]~276_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:5:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:7:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:4:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[11]~277_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[11]~278_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[11]~279_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:2:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:3:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[11]~280_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[11]~281_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:12:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:14:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[11]~282_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:13:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[11]~283_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[11]~284_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[11]~100_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:26:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:11:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:10:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[26]~535_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[26]~536_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:7:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:5:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:4:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[26]~537_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[26]~538_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:1:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[26]~539_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:2:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:3:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[26]~540_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[26]~541_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:13:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:12:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[26]~542_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:14:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[26]~543_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:19:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[26]~532_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:31:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[26]~533_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:24:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:16:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[26]~529_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:26:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:28:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[26]~530_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:26:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:17:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[26]~527_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:29:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:21:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[26]~528_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[26]~531_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:26:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:18:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[26]~525_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:26:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:30:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[26]~526_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[26]~534_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[26]~544_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:17:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:25:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:21:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[25]~544_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:25:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[25]~545_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:18:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[25]~546_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:19:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[25]~547_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:16:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[25]~548_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:24:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:26:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:25:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[25]~551_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:30:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:31:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:29:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:28:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[25]~549_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[25]~550_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[25]~552_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[25]~553_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:1:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:3:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:2:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:7:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:5:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:4:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[25]~554_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[25]~555_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[25]~556_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[25]~557_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[25]~558_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:11:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:13:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[25]~540_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:12:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[25]~541_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:10:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[25]~542_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[25]~543_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[25]~559_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[25]~100_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[5]~16_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:1:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:3:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:2:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:7:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:5:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:4:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[23]~494_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[23]~495_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[23]~496_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[23]~497_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:29:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:28:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[23]~489_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:30:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:31:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[23]~490_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:26:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:23:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[23]~491_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[23]~492_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:24:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:17:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:18:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:21:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:23:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[23]~484_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:23:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[23]~485_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[23]~486_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:19:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[23]~487_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:16:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[23]~488_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[23]~493_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[23]~498_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:23:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:10:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:13:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[23]~480_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:14:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:12:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[23]~481_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[23]~482_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:11:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[23]~483_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[23]~499_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[21]~24_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:16:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:19:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:19:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:21:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~404_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~405_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:18:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~406_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:19:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:17:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~407_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~408_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:24:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:28:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~409_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:31:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:30:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~410_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:26:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:19:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~411_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~412_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~413_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:2:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:7:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:4:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:5:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~414_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~415_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~416_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:1:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:3:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~417_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~418_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:12:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:14:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:13:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~400_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~401_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:10:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~402_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:11:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:19:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~403_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~419_combout\ : std_logic;
SIGNAL \myprocessor|mux_aluinb|F[17]~64_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[17]~45_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:11:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:10:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[17]~46_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:17:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:14:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:12:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[17]~62_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:13:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[17]~63_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:2:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:4:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:17:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[17]~57_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:7:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:5:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[17]~58_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:1:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[17]~59_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:3:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[17]~60_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:19:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[17]~54_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:31:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[17]~55_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:17:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:28:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:16:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:24:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[17]~51_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[17]~52_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:18:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[17]~49_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:30:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:26:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[17]~50_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[17]~53_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:29:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:17:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:17:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[17]~47_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:21:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[17]~48_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[17]~56_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[17]~61_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[17]~64_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F~6_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[21]~21_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:11:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:10:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[18]~375_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[18]~376_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:2:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:3:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:1:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:7:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:4:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:5:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[18]~377_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[18]~378_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[18]~379_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[18]~380_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[18]~381_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:12:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:13:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[18]~382_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:14:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[18]~383_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:31:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:19:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[18]~372_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[18]~373_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:18:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[18]~365_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:30:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:26:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[18]~366_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:29:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:21:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:18:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[18]~367_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[18]~368_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:16:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:24:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[18]~369_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:28:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:18:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[18]~370_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[18]~371_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[18]~374_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[18]~384_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~4_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:14:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:12:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:13:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[20]~422_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[20]~423_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:29:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:20:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:17:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[20]~407_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:21:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[20]~408_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:20:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:28:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:24:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[20]~409_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[20]~410_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[20]~411_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:31:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:19:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[20]~412_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[20]~413_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:26:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:30:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:18:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:20:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[20]~405_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[20]~406_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[20]~414_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:10:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[20]~415_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:11:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:20:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[20]~416_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:4:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:5:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[20]~417_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:7:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[20]~418_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:1:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[20]~419_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:2:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:3:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[20]~420_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[20]~421_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[20]~424_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~3_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~5_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~14_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:12:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:13:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[22]~462_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:14:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[22]~463_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:10:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[22]~455_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:11:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:22:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[22]~456_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:4:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:5:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[22]~457_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:7:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[22]~458_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:1:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[22]~459_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:3:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[22]~460_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[22]~461_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:21:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:29:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:17:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[22]~447_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[22]~448_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:16:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:24:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[22]~449_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:22:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:28:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[22]~450_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[22]~451_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:19:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[22]~452_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:31:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[22]~453_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:22:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:18:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[22]~445_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:26:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:30:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[22]~446_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[22]~454_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[22]~464_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~15_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~16_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxNxx|F[17]~15_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:13:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[29]~600_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:14:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:12:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[29]~601_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:10:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[29]~602_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:11:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[29]~603_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:16:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:29:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:21:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[29]~604_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:29:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[29]~605_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:18:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[29]~606_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:17:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:19:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[29]~607_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[29]~608_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:24:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:28:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:29:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[29]~609_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:31:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:30:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[29]~610_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:26:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:29:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[29]~611_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[29]~612_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[29]~613_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:2:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:4:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:5:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[29]~614_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:7:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[29]~615_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[29]~616_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:3:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:1:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[29]~617_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[29]~618_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[29]~619_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:17:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:18:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[28]~622_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:19:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:21:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[28]~620_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:28:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[28]~621_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[28]~623_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:16:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:24:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[28]~624_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:28:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:26:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:29:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:31:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[28]~625_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:30:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:28:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[28]~626_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[28]~627_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[28]~628_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[28]~629_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:3:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:7:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:4:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:5:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[28]~634_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[28]~635_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[28]~636_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:2:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:1:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[28]~637_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:11:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:13:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:12:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[28]~630_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:14:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:28:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[28]~631_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:28:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:10:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[28]~632_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[28]~633_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[28]~638_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[28]~639_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[28]~82_combout\ : std_logic;
SIGNAL \myprocessor|mux_aluinb|F[28]~90_combout\ : std_logic;
SIGNAL \myprocessor|mux_aluinb|F[22]~84_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper1|carry[7]~5_combout\ : std_logic;
SIGNAL \myprocessor|mux_aluinb|F[23]~83_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper1|carry[8]~6_combout\ : std_logic;
SIGNAL \myprocessor|mux_aluinb|F[24]~85_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper1|carry[9]~7_combout\ : std_logic;
SIGNAL \myprocessor|mux_aluinb|F[25]~86_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper1|carry[10]~8_combout\ : std_logic;
SIGNAL \myprocessor|mux_aluinb|F[26]~88_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper1|carry[11]~9_combout\ : std_logic;
SIGNAL \myprocessor|mux_aluinb|F[27]~87_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper1|carry[12]~10_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[28]~85_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[28]~101_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[2]~41_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxxN|F[28]~2_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxxN|F[26]~0_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[28]~83_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~49_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~43_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~50_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~35_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~39_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~40_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:12:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:14:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[15]~362_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[15]~363_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:21:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:15:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:17:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[15]~347_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:29:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[15]~348_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:19:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:15:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[15]~354_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:31:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[15]~355_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:15:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:28:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:16:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:24:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[15]~351_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[15]~352_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:26:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:30:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:18:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[15]~349_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[15]~350_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[15]~353_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[15]~356_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:4:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[15]~357_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:7:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:5:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[15]~358_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:1:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[15]~359_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:2:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:3:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[15]~360_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[15]~361_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:10:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:11:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[15]~345_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[15]~346_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[15]~364_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~29_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:10:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[14]~335_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:11:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:14:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[14]~336_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:1:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:7:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:4:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:5:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[14]~337_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[14]~338_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[14]~339_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:3:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:2:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[14]~340_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[14]~341_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:21:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:29:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:14:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:17:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[14]~327_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[14]~328_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:24:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[14]~329_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:28:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:14:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[14]~330_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[14]~331_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:31:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:19:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[14]~332_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[14]~333_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:18:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:14:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[14]~325_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:30:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:26:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[14]~326_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[14]~334_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:14:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:12:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:13:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[14]~342_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:14:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[14]~343_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[14]~344_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~28_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~30_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxNxx|F[20]~11_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[28]~84_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:10:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[21]~440_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:14:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:12:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[21]~441_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[21]~442_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:11:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[21]~443_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:1:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:3:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:2:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:4:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:5:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[21]~454_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:7:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[21]~455_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[21]~456_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[21]~457_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:16:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:19:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:17:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:21:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:21:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:21:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[21]~444_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[21]~445_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:18:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[21]~446_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[21]~447_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[21]~448_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:30:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:29:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:28:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[21]~449_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:31:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[21]~450_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:26:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:21:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[21]~451_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[21]~452_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:24:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[21]~453_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[21]~458_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[21]~459_combout\ : std_logic;
SIGNAL \myprocessor|mux_aluinb|F[21]~81_combout\ : std_logic;
SIGNAL \myprocessor|mux_aluinb|F[18]~80_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper0|carry[3]~1_combout\ : std_logic;
SIGNAL \myprocessor|mux_aluinb|F[19]~79_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper0|carry[4]~2_combout\ : std_logic;
SIGNAL \myprocessor|mux_aluinb|F[20]~82_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper0|carry[5]~3_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper0|carry[6]~4_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper0|carry[7]~5_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper0|carry[8]~6_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper0|carry[9]~7_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper0|carry[10]~8_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper0|carry[11]~9_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper0|carry[12]~10_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[28]~86_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:19:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[30]~632_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:31:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[30]~633_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:26:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:30:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:18:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:30:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[30]~625_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[30]~626_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:21:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:29:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:30:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:17:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[30]~627_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[30]~628_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:30:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:28:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:16:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:24:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[30]~629_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[30]~630_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[30]~631_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[30]~634_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:13:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:12:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[30]~642_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:14:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[30]~643_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:7:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:5:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:4:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[30]~637_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[30]~638_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:1:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[30]~639_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:3:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:2:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[30]~640_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:10:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[30]~635_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:11:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:30:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[30]~636_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[30]~641_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[30]~644_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~37_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~31_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~42_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RNxxxx|F~10_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~24_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~35_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~19_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~44_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxNxx|F[20]~11_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~20_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~45_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~25_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~23_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~39_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxNxx|F[12]~10_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~10_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~11_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~4_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LNxxxx|F~9_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[12]~29_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F~17_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[12]~30_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:12:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:10:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[12]~352_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:13:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:12:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[12]~350_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:14:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[12]~351_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:11:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[12]~353_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:2:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:3:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:4:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:5:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[12]~354_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:7:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[12]~355_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[12]~356_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[12]~357_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[12]~358_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:16:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:24:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[12]~344_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:19:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:12:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:12:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:21:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[12]~340_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[12]~341_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:18:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:17:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[12]~342_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[12]~343_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:26:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:30:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:29:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:31:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[12]~345_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:28:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[12]~346_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[12]~347_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:12:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[12]~348_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[12]~349_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[12]~359_combout\ : std_logic;
SIGNAL \myprocessor|mux_aluinb|F[12]~76_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[12]~31_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry[12]~13_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[12]~32_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~48_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:1:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[12]~297_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[12]~298_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[12]~299_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[12]~300_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[12]~295_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[12]~296_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[12]~301_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[12]~302_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[12]~303_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[12]~292_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[12]~293_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[12]~289_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[12]~290_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[12]~287_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[12]~288_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[12]~291_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[12]~285_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[12]~286_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[12]~294_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[12]~304_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~26_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~27_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxNxx|F[12]~5_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~15_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[28]~87_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[28]~88_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[28]~89_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~86_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:28:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[28]~569_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[28]~570_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[28]~567_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[28]~568_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[28]~571_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[28]~565_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[28]~566_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[28]~572_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[28]~573_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[28]~574_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[28]~577_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[28]~578_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[28]~579_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[28]~580_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[28]~575_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[28]~576_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[28]~581_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[28]~582_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[28]~583_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[28]~584_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper1|carry[13]~11_combout\ : std_logic;
SIGNAL \myprocessor|mux_aluinb|F[29]~89_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RNxxxx|F~11_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper0|carry[13]~11_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[29]~92_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxxN|F[27]~1_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxxN|F[29]~3_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[29]~90_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~20_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~21_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~22_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~37_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~41_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~42_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxNxx|F[21]~12_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[29]~91_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~12_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~18_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~17_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~19_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxNxx|F[13]~6_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~16_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[29]~93_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[29]~94_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[29]~95_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~87_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[29]~585_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[29]~586_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[29]~589_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[29]~590_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[29]~591_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[29]~592_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[29]~593_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[29]~594_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[29]~595_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[29]~587_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[29]~588_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[29]~596_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[29]~597_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[29]~598_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[29]~599_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[29]~600_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[29]~601_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[29]~602_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[29]~603_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[29]~604_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~17_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~18_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F~12_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RNxxxx|F~0_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxNxx|F[17]~1_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[21]~98_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxNxx|F[9]~0_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[17]~22_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[17]~23_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[17]~25_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[21]~26_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[17]~27_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[17]~28_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~36_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~37_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[17]~220_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[17]~221_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[17]~222_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[17]~223_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[17]~234_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[17]~235_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[17]~236_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[17]~237_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[17]~231_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[17]~229_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[17]~230_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[17]~232_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[17]~224_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[17]~225_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[17]~226_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[17]~227_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[17]~228_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[17]~233_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[17]~238_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[17]~239_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper0|carry[2]~0_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~21_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~36_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxNxx|F[18]~6_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~32_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~33_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F~5_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RNxxxx|F~1_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~33_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~36_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxNxx|F[18]~9_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F~2_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[18]~45_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[18]~46_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~53_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper1|carry[2]~0_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~54_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~52_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~55_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~56_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:17:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[18]~422_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[18]~420_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[18]~421_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[18]~423_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[18]~425_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[18]~426_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[18]~427_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[18]~428_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[18]~424_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[18]~429_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[18]~434_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[18]~435_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[18]~436_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[18]~437_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[18]~430_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[18]~431_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[18]~432_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[18]~433_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[18]~438_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[18]~439_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~57_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper1|carry[3]~1_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~34_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~38_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxNxx|F[19]~10_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~14_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~32_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxNxx|F[11]~4_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[19]~47_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F~3_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~47_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~46_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F~7_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RNxxxx|F~2_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[19]~48_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~58_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~59_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~60_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~61_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:29:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[19]~387_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[19]~388_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[19]~394_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[19]~395_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[19]~391_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[19]~392_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[19]~389_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[19]~390_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[19]~393_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[19]~396_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[19]~397_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[19]~398_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[19]~399_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[19]~400_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[19]~401_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[19]~385_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[19]~386_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[19]~402_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[19]~403_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[19]~404_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper1|carry[4]~2_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[20]~49_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F[20]~9_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[20]~50_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[20]~51_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~63_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~64_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~62_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~65_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~66_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:16:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[20]~464_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[20]~460_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[20]~461_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[20]~462_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[20]~463_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[20]~465_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[20]~466_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[20]~467_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[20]~468_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[20]~469_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[20]~474_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[20]~475_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[20]~476_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[20]~477_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[20]~472_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[20]~470_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[20]~471_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[20]~473_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[20]~478_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[20]~479_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F~0_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F[21]~0_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RNxxxx|F~3_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[21]~52_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[21]~53_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~68_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper1|carry[5]~3_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~69_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~67_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~70_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~71_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:13:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[21]~442_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[21]~443_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[21]~437_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[21]~438_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[21]~439_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[21]~440_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[21]~427_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[21]~428_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[21]~431_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[21]~432_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[21]~429_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[21]~430_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[21]~433_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[21]~434_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[21]~435_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[21]~436_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[21]~441_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[21]~425_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[21]~426_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[21]~444_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper1|carry[6]~4_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxNxx|F[22]~3_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F~38_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F[22]~1_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RNxxxx|F~4_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxNxx|F[14]~7_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~44_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxNxx|F[22]~13_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F~1_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[22]~54_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[22]~55_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~73_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~74_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~72_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~75_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~76_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:2:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[22]~514_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[22]~515_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[22]~516_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[22]~517_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[22]~510_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[22]~511_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[22]~512_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[22]~513_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[22]~518_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[22]~502_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[22]~500_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[22]~501_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[22]~503_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[22]~505_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[22]~506_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[22]~507_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[22]~508_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[22]~504_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[22]~509_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[22]~519_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~46_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxNxx|F[23]~14_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxNxx|F[15]~8_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[23]~56_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~10_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxNxx|F[23]~13_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~11_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RNxxxx|F~5_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~12_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F~5_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[23]~57_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~78_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~79_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~77_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~80_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~81_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[23]~465_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[23]~466_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[23]~474_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[23]~475_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[23]~469_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[23]~470_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[23]~471_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[23]~472_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[23]~473_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[23]~467_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[23]~468_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[23]~476_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[23]~477_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[23]~478_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[23]~479_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[23]~480_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[23]~481_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[23]~482_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[23]~483_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[23]~484_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~45_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~47_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~48_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[5]~17_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[25]~58_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[25]~59_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[25]~60_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F~14_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RNxxxx|F~6_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[25]~61_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[25]~62_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[25]~63_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~82_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:14:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[25]~502_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[25]~503_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[25]~485_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[25]~486_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[25]~494_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[25]~495_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[25]~487_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[25]~488_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[25]~491_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[25]~492_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[25]~489_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[25]~490_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[25]~493_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[25]~496_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[25]~497_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[25]~498_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[25]~499_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[25]~500_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[25]~501_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[25]~504_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~12_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~48_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~49_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxNxx|F[19]~8_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~6_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~51_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~0_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~52_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxNxx|F[11]~9_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[11]~95_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F[11]~11_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[11]~96_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[11]~97_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[11]~98_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[11]~122_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[11]~101_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[11]~102_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[11]~103_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F~19_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxNxx|F[14]~2_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F[14]~13_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LNxxxx|F~11_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[14]~37_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[14]~38_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry[13]~14_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry[14]~15_combout\ : std_logic;
SIGNAL \myprocessor|mux_aluinb|F[14]~78_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[14]~39_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[14]~40_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~50_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:16:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[14]~384_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[14]~385_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[14]~386_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[14]~387_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[14]~388_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[14]~380_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[14]~381_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[14]~382_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[14]~383_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[14]~389_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[14]~392_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[14]~390_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[14]~391_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[14]~393_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[14]~394_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[14]~395_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[14]~396_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[14]~397_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[14]~398_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[14]~399_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry[15]~16_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxNxx|F[15]~12_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[15]~41_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F~20_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~14_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LNxxxx|F~12_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[15]~42_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[15]~43_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[15]~44_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~51_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:13:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[15]~360_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[15]~361_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[15]~362_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[15]~363_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[15]~374_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[15]~375_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[15]~376_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[15]~377_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[15]~369_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[15]~370_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[15]~371_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[15]~372_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[15]~364_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[15]~365_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[15]~366_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[15]~367_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[15]~368_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[15]~373_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[15]~378_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[15]~379_combout\ : std_logic;
SIGNAL \myprocessor|mux_aluinb|F[15]~77_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|cout~0_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[16]~75_combout\ : std_logic;
SIGNAL \myprocessor|mux_aluinb|F[16]~63_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[16]~76_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxNxx|F[16]~5_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F~3_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~4_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[16]~71_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxNxx|F[16]~2_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[16]~72_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[16]~73_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[31]~69_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[16]~70_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[16]~74_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[16]~77_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~38_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:14:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[16]~82_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[16]~83_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[16]~75_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[16]~76_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[16]~77_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[16]~78_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[16]~79_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[16]~80_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[16]~81_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[16]~72_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[16]~73_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[16]~67_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[16]~68_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[16]~69_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[16]~70_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[16]~71_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[16]~65_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[16]~66_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[16]~74_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[16]~84_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~22_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~24_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~26_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~27_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxNxx|F[10]~7_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[10]~87_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F~16_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[10]~88_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[10]~89_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[10]~90_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[10]~91_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[10]~121_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[10]~92_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[10]~93_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[10]~94_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~51_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[26]~70_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[26]~71_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[26]~72_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RNxxxx|F~8_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[26]~73_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[26]~74_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[26]~75_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~84_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[26]~594_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[26]~595_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[26]~596_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[26]~597_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[26]~592_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[26]~590_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[26]~591_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[26]~593_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[26]~598_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[26]~582_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[26]~580_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[26]~581_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[26]~583_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[26]~584_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[26]~585_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[26]~586_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[26]~587_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[26]~588_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[26]~589_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[26]~599_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~52_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[27]~76_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[27]~77_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[27]~78_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RNxxxx|F~9_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[27]~79_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[27]~80_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[27]~81_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~85_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:14:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[27]~562_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[27]~563_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[27]~557_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[27]~558_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[27]~559_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[27]~560_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[27]~547_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[27]~548_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[27]~554_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[27]~555_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[27]~551_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[27]~552_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[27]~549_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[27]~550_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[27]~553_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[27]~556_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[27]~561_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[27]~545_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[27]~546_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[27]~564_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~11_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~13_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxNxx|F[21]~1_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxNxx|F[13]~0_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[13]~33_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F~18_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LNxxxx|F~10_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[13]~34_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[13]~36_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~49_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:1:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[13]~317_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[13]~318_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[13]~319_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[13]~320_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[13]~309_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[13]~310_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[13]~311_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[13]~312_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[13]~313_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[13]~314_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[13]~315_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[13]~307_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[13]~308_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[13]~316_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[13]~321_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[13]~322_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[13]~323_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[13]~305_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[13]~306_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[13]~324_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~7_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~8_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~1_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~2_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxNxx|F[9]~14_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[9]~78_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[9]~79_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[9]~80_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[9]~81_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[24]~64_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~9_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[24]~65_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[24]~66_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RNxxxx|F~7_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[24]~67_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[24]~68_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[24]~69_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~83_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[24]~522_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[24]~523_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[24]~509_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[24]~510_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[24]~507_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[24]~508_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[24]~511_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[24]~505_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[24]~506_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[24]~512_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[24]~513_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[24]~514_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[24]~515_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[24]~516_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[24]~517_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[24]~518_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[24]~519_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[24]~520_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[24]~521_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[24]~524_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~34_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~43_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F~15_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~28_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~40_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxNxx|F[8]~4_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[8]~82_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[8]~83_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[8]~84_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[8]~85_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[8]~86_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~30_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~31_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:13:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:12:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:14:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[7]~202_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[7]~203_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:7:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[7]~185_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:11:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:10:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[7]~186_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:31:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:19:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:7:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[7]~194_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[7]~195_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:26:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:30:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:18:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[7]~189_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[7]~190_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:24:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:16:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[7]~191_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:7:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:28:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[7]~192_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[7]~193_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:21:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:17:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:7:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[7]~187_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:29:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[7]~188_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[7]~196_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:5:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:7:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:4:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[7]~197_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[7]~198_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:1:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[7]~199_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:2:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:3:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[7]~200_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[7]~201_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[7]~204_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[7]~123_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[7]~60_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LNxxxx|F~6_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~9_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~50_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[7]~58_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[7]~59_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[7]~61_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[7]~62_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[6]~10_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[6]~13_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:19:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[6]~172_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[6]~173_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[6]~169_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[6]~170_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[6]~167_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[6]~168_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[6]~171_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[6]~165_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[6]~166_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[6]~174_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[6]~182_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[6]~183_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[6]~177_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[6]~178_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[6]~179_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[6]~180_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[6]~175_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[6]~176_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[6]~181_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[6]~184_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LNxxxx|F~1_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~29_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~30_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[6]~24_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[6]~25_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[6]~26_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[6]~27_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[6]~28_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[5]~1_combout\ : std_logic;
SIGNAL \myps2|fifo_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \myps2|fifo~19_q\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[5]~7_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[5]~8_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[5]~9_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:12:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[5]~102_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[5]~103_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[5]~97_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[5]~98_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[5]~99_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[5]~100_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[5]~94_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[5]~95_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[5]~87_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[5]~88_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[5]~89_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[5]~90_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[5]~91_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[5]~92_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[5]~93_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[5]~96_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[5]~101_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[5]~85_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[5]~86_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[5]~104_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[5]~21_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LNxxxx|F~0_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxxN|F[5]~0_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[5]~10_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[5]~18_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[5]~19_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[5]~22_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[5]~23_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[4]~26_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[4]~29_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:5:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[4]~152_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[4]~153_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[4]~154_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[4]~155_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[4]~148_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[4]~149_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[4]~150_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[4]~151_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[4]~156_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[4]~138_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[4]~139_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[4]~140_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[4]~141_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[4]~143_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[4]~144_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[4]~145_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[4]~146_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[4]~142_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[4]~147_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[4]~157_combout\ : std_logic;
SIGNAL \myprocessor|mux_aluinb|F[4]~68_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[4]~55_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LNxxxx|F~5_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxxN|F[4]~2_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~41_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[4]~53_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[4]~54_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[4]~56_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[4]~57_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[3]~22_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[3]~25_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:10:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:11:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[3]~145_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[3]~146_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:12:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:14:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[3]~162_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:13:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[3]~163_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:19:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[3]~154_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:31:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[3]~155_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:17:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:3:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[3]~147_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:21:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:29:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[3]~148_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:16:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:24:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[3]~151_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:28:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:3:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[3]~152_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:18:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[3]~149_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:30:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:26:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[3]~150_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[3]~153_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[3]~156_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:3:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:2:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:5:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:7:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:4:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:3:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[3]~157_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[3]~158_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:1:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[3]~159_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[3]~160_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[3]~161_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[3]~164_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[3]~47_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[2]~120_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~8_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxxN|F[3]~3_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[3]~48_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[3]~49_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[2]~40_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[3]~50_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LNxxxx|F~4_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[3]~51_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[3]~52_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[2]~18_combout\ : std_logic;
SIGNAL \myps2|fifo_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \myps2|fifo~16_q\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[2]~19_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[2]~20_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[2]~21_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:12:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[2]~122_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[2]~123_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[2]~105_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[2]~106_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[2]~107_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[2]~108_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[2]~109_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[2]~110_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[2]~111_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[2]~112_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[2]~113_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[2]~114_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[2]~115_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[2]~116_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[2]~117_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[2]~118_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[2]~119_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[2]~120_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[2]~121_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[2]~124_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxxN|F[2]~1_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[2]~42_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[2]~43_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[2]~44_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F[18]~6_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LNxxxx|F~3_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[2]~45_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[2]~39_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[2]~46_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[1]~32_combout\ : std_logic;
SIGNAL \myps2|fifo_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \myps2|fifo~15_q\ : std_logic;
SIGNAL \myprocessor|adder_pc|lower|sum[1]~0_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[1]~33_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[1]~34_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[1]~35_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:30:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[1]~189_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[1]~190_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[1]~191_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[1]~192_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[1]~193_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[1]~194_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[1]~195_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[1]~196_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[1]~197_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[1]~184_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[1]~185_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[1]~186_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[1]~187_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[1]~178_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[1]~188_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[1]~198_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[1]~179_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[1]~180_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[1]~181_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[1]~182_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[1]~183_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[1]~199_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[1]~32_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[1]~31_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[1]~63_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[1]~64_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[1]~65_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LNxxxx|F~7_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F[17]~13_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[1]~66_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[1]~67_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[1]~68_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[0]~14_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[0]~17_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:12:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[0]~88_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[0]~89_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[0]~90_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[0]~91_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[0]~92_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[0]~93_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[0]~94_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[0]~95_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[0]~96_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[0]~83_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[0]~84_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[0]~85_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[0]~86_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[0]~82_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[0]~78_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[0]~79_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[0]~80_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[0]~81_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[0]~87_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[0]~97_combout\ : std_logic;
SIGNAL \myprocessor|mux_aluinb|F[0]~62_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[0]~33_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[0]~34_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LNxxxx|F~2_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[0]~35_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[0]~36_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[0]~37_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[0]~38_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:11:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:12:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:14:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:31:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:13:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[31]~660_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[31]~661_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[31]~662_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[31]~663_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:18:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:31:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:21:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:31:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[31]~664_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[31]~665_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[31]~666_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:19:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:17:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[31]~667_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:16:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[31]~668_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:24:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:26:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:31:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[31]~671_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:30:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:29:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:28:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[31]~669_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:31:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[31]~670_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[31]~672_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[31]~673_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:2:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:7:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:4:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:5:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[31]~674_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[31]~675_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[31]~676_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:3:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:1:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[31]~677_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[31]~678_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[31]~679_combout\ : std_logic;
SIGNAL \myprocessor|mux_aluinb|F[30]~91_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[30]~103_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[30]~112_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper1|carry[14]~12_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper0|sum[14]~5_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper0|carry[14]~12_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[30]~111_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[30]~113_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[30]~114_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[30]~115_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[30]~116_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[30]~117_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[30]~118_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[30]~97_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~89_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[30]~640_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[30]~641_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[30]~642_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[30]~643_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[30]~645_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[30]~646_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[30]~647_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[30]~648_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[30]~644_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[30]~649_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[30]~654_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[30]~655_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[30]~656_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[30]~657_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[30]~652_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[30]~650_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[30]~651_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[30]~653_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[30]~658_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[30]~659_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~17_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[31]~104_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[31]~105_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[31]~106_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[31]~107_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[31]~108_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[31]~109_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[31]~110_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[31]~102_combout\ : std_logic;
SIGNAL \myprocessor|mux_rwd|F[31]~96_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~88_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:10:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[31]~605_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[31]~606_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[31]~607_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[31]~608_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[31]~611_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[31]~612_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[31]~609_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[31]~610_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[31]~613_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[31]~614_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[31]~615_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[31]~616_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[31]~617_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[31]~618_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[31]~619_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[31]~620_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[31]~621_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[31]~622_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[31]~623_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[31]~624_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper0|sum[15]~4_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper0|carry[15]~13_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper1|carry[15]~13_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper|F[15]~0_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[3]~65_combout\ : std_logic;
SIGNAL \myprocessor|adder_pc|upper|F~6_combout\ : std_logic;
SIGNAL \myprocessor|adder_br|upper0|carry~0_combout\ : std_logic;
SIGNAL \myprocessor|adder_br|upper0|carry[2]~1_combout\ : std_logic;
SIGNAL \myprocessor|adder_pc|upper|F~5_combout\ : std_logic;
SIGNAL \myprocessor|adder_br|upper0|carry[3]~2_combout\ : std_logic;
SIGNAL \myprocessor|adder_pc|lower|carry~4_combout\ : std_logic;
SIGNAL \myprocessor|adder_pc|upper|F~8_combout\ : std_logic;
SIGNAL \myprocessor|adder_pc|upper|F~7_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[9]~51_combout\ : std_logic;
SIGNAL \myprocessor|adder_br|upper1|carry[2]~0_combout\ : std_logic;
SIGNAL \myprocessor|adder_br|upper1|carry[3]~1_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[9]~52_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[9]~61_combout\ : std_logic;
SIGNAL \myprocessor|PC|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|adder_pc|upper|F[4]~10_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~44_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~45_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:19:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:23:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[10]~252_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:27:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:31:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[10]~253_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:10:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:22:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:18:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[10]~245_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:26:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:30:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[10]~246_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:21:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:25:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:17:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[10]~247_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:29:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[10]~248_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:16:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:24:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[10]~249_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:28:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:10:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:20:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[10]~250_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[10]~251_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[10]~254_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:1:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:6:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:7:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:4:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:5:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[10]~257_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[10]~258_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[10]~259_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:2:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:3:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[10]~260_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:10:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[10]~255_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:11:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:10:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:9:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[10]~256_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[10]~261_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:13:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:12:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[10]~262_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:14:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:15:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[10]~263_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valA[10]~264_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[3]~13_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[3]~11_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[3]~14_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[3]~12_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[3]~15_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|isEqual~0_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[3]~5_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[3]~6_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[3]~9_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[3]~8_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[3]~7_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[3]~10_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[3]~24_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[3]~22_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[3]~23_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[3]~21_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[3]~25_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[3]~16_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[3]~19_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[3]~17_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[3]~18_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[3]~20_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[3]~26_combout\ : std_logic;
SIGNAL \myprocessor|adder_pc|lower|carry~2_combout\ : std_logic;
SIGNAL \myprocessor|adder_br|lower|carry[3]~1_combout\ : std_logic;
SIGNAL \myprocessor|adder_br|lower|carry[4]~2_combout\ : std_logic;
SIGNAL \myprocessor|adder_br|lower|carry[5]~3_combout\ : std_logic;
SIGNAL \myprocessor|adder_br|lower|cout~0_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[11]~46_combout\ : std_logic;
SIGNAL \myprocessor|adder_br|upper0|carry[4]~3_combout\ : std_logic;
SIGNAL \myprocessor|adder_br|upper1|carry[4]~2_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[10]~53_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[10]~54_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[10]~62_combout\ : std_logic;
SIGNAL \myprocessor|PC|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|adder_pc|upper|F~13_combout\ : std_logic;
SIGNAL \myprocessor|adder_pc|upper|F~12_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[11]~55_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[11]~56_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[11]~57_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[11]~58_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[11]~63_combout\ : std_logic;
SIGNAL \myprocessor|PC|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|adder_pc|upper|F[5]~11_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~46_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~47_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:1:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[11]~294_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[11]~295_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[11]~296_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[11]~297_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[11]~291_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[11]~289_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[11]~290_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[11]~292_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[11]~284_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[11]~285_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[11]~286_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[11]~287_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[11]~288_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[11]~293_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[11]~298_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[11]~280_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[11]~281_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[11]~282_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[11]~283_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[11]~299_combout\ : std_logic;
SIGNAL \myprocessor|mux_reset|F~11_combout\ : std_logic;
SIGNAL \myprocessor|mux_rdst|F[4]~0_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~25_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[10]~314_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[10]~315_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[10]~316_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[10]~317_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[10]~312_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[10]~310_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[10]~311_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[10]~313_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[10]~318_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[10]~304_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[10]~305_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[10]~306_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[10]~307_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[10]~308_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[10]~302_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[10]~300_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[10]~301_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[10]~303_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[10]~309_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[10]~319_combout\ : std_logic;
SIGNAL \myprocessor|mux_reset|F~10_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~11_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~10_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~12_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[7]~158_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[7]~159_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[7]~160_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[7]~161_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[7]~162_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[7]~163_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[7]~164_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[7]~165_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[7]~166_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[7]~167_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[7]~168_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[7]~169_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[7]~170_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[7]~171_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[7]~172_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[7]~173_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[7]~174_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[7]~175_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[7]~176_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[7]~177_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[7]~47_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[7]~48_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[7]~59_combout\ : std_logic;
SIGNAL \myprocessor|PC|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|adder_pc|upper|F[2]~4_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[8]~49_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[8]~50_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[8]~60_combout\ : std_logic;
SIGNAL \myprocessor|PC|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|adder_pc|upper1|carry~0_combout\ : std_logic;
SIGNAL \myprocessor|adder_pc|upper|F[3]~9_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~39_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F~40_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:11:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[9]~260_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[9]~261_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[9]~262_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[9]~263_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[9]~274_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[9]~275_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[9]~276_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[9]~277_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[9]~271_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[9]~269_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[9]~270_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[9]~272_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[9]~264_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[9]~265_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[9]~266_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[9]~267_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[9]~268_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[9]~273_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[9]~278_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[9]~279_combout\ : std_logic;
SIGNAL \myprocessor|mux_reset|F~9_combout\ : std_logic;
SIGNAL \myprocessor|my_control|Equal0~0_combout\ : std_logic;
SIGNAL \myprocessor|my_control|Equal1~2_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[8]~41_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[8]~42_combout\ : std_logic;
SIGNAL \myprocessor|mux_input_out|F[8]~43_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|regs:8:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[8]~252_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[8]~250_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[8]~251_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[8]~253_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[8]~254_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[8]~255_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[8]~256_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[8]~257_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[8]~258_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[8]~244_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[8]~245_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[8]~246_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[8]~247_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[8]~248_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[8]~242_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[8]~240_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[8]~241_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[8]~243_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[8]~249_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[8]~259_combout\ : std_logic;
SIGNAL \myprocessor|mux_reset|F~8_combout\ : std_logic;
SIGNAL \myprocessor|my_control|Equal8~0_combout\ : std_logic;
SIGNAL \myprocessor|mux_reset|F~7_combout\ : std_logic;
SIGNAL \myprocessor|adder_br|upper|F[0]~0_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[6]~44_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[6]~45_combout\ : std_logic;
SIGNAL \myprocessor|mux_reset|F~6_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[5]~42_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[5]~43_combout\ : std_logic;
SIGNAL \myprocessor|mux_reset|F~5_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[4]~40_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[4]~41_combout\ : std_logic;
SIGNAL \myprocessor|mux_reset|F~4_combout\ : std_logic;
SIGNAL \myprocessor|mux_rdst|F[3]~1_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~38_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~681_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[19]~39_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[3]~132_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[3]~133_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[3]~134_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[3]~135_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[3]~122_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[3]~123_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[3]~124_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[3]~125_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[3]~126_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[3]~129_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[3]~127_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[3]~128_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[3]~130_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[3]~131_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[3]~136_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[3]~118_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[3]~119_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[3]~120_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[3]~121_combout\ : std_logic;
SIGNAL \myprocessor|my_reg|valB[3]~137_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[3]~38_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[3]~39_combout\ : std_logic;
SIGNAL \myprocessor|mux_reset|F~3_combout\ : std_logic;
SIGNAL \myprocessor|adder_br|lower|carry[2]~0_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[2]~36_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[2]~37_combout\ : std_logic;
SIGNAL \myprocessor|mux_reset|F~2_combout\ : std_logic;
SIGNAL \myprocessor|my_control|ALUinB~0_combout\ : std_logic;
SIGNAL \myprocessor|mux_aluinb|F[31]~92_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[3]~28_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[3]~29_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[3]~30_combout\ : std_logic;
SIGNAL \myprocessor|my_control|Equal0~1_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[3]~31_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[1]~34_combout\ : std_logic;
SIGNAL \myprocessor|adder_br|lower|sum[1]~0_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[1]~35_combout\ : std_logic;
SIGNAL \myprocessor|mux_reset|F~1_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[3]~4_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[0]~32_combout\ : std_logic;
SIGNAL \myprocessor|mux_jr|F[0]~33_combout\ : std_logic;
SIGNAL \myprocessor|mux_reset|F~0_combout\ : std_logic;
SIGNAL \myprocessor|my_control|Equal9~4_combout\ : std_logic;
SIGNAL \mylcd|Equal0~1_combout\ : std_logic;
SIGNAL \mylcd|Equal0~0_combout\ : std_logic;
SIGNAL \mylcd|Equal0~2_combout\ : std_logic;
SIGNAL \mylcd|ptr[3]~0_combout\ : std_logic;
SIGNAL \mylcd|buf_changed~0_combout\ : std_logic;
SIGNAL \mylcd|buf_changed~q\ : std_logic;
SIGNAL \mylcd|index~2_combout\ : std_logic;
SIGNAL \mylcd|index[5]~8_combout\ : std_logic;
SIGNAL \mylcd|LessThan3~1_combout\ : std_logic;
SIGNAL \mylcd|index[0]~4_combout\ : std_logic;
SIGNAL \mylcd|Add4~1\ : std_logic;
SIGNAL \mylcd|Add4~2_combout\ : std_logic;
SIGNAL \mylcd|index[1]~3_combout\ : std_logic;
SIGNAL \mylcd|Add4~3\ : std_logic;
SIGNAL \mylcd|Add4~4_combout\ : std_logic;
SIGNAL \mylcd|index[2]~5_combout\ : std_logic;
SIGNAL \mylcd|Add4~5\ : std_logic;
SIGNAL \mylcd|Add4~6_combout\ : std_logic;
SIGNAL \mylcd|index[3]~6_combout\ : std_logic;
SIGNAL \mylcd|Add4~7\ : std_logic;
SIGNAL \mylcd|Add4~8_combout\ : std_logic;
SIGNAL \mylcd|index[4]~7_combout\ : std_logic;
SIGNAL \mylcd|Equal2~0_combout\ : std_logic;
SIGNAL \mylcd|lcd_data[5]~0_combout\ : std_logic;
SIGNAL \mylcd|Equal6~0_combout\ : std_logic;
SIGNAL \mylcd|lcd_data[5]~1_combout\ : std_logic;
SIGNAL \mylcd|lcd_data[5]~2_combout\ : std_logic;
SIGNAL \mylcd|LessThan2~0_combout\ : std_logic;
SIGNAL \mylcd|LessThan2~1_combout\ : std_logic;
SIGNAL \mylcd|Decoder0~21_combout\ : std_logic;
SIGNAL \mylcd|Decoder0~2_combout\ : std_logic;
SIGNAL \mylcd|ptr[0]~4_combout\ : std_logic;
SIGNAL \mylcd|ptr[1]~2_combout\ : std_logic;
SIGNAL \mylcd|Add0~0_combout\ : std_logic;
SIGNAL \mylcd|ptr[2]~1_combout\ : std_logic;
SIGNAL \mylcd|Add0~1_combout\ : std_logic;
SIGNAL \mylcd|ptr[3]~3_combout\ : std_logic;
SIGNAL \mylcd|Decoder0~7_combout\ : std_logic;
SIGNAL \mylcd|line2~46_combout\ : std_logic;
SIGNAL \mylcd|process_0~1_combout\ : std_logic;
SIGNAL \mylcd|printed_crlf~0_combout\ : std_logic;
SIGNAL \mylcd|printed_crlf~q\ : std_logic;
SIGNAL \mylcd|process_0~0_combout\ : std_logic;
SIGNAL \mylcd|process_0~2_combout\ : std_logic;
SIGNAL \mylcd|Decoder0~20_combout\ : std_logic;
SIGNAL \mylcd|line2[5][0]~47_combout\ : std_logic;
SIGNAL \mylcd|line2[5][0]~q\ : std_logic;
SIGNAL \mylcd|line2~42_combout\ : std_logic;
SIGNAL \mylcd|Decoder0~18_combout\ : std_logic;
SIGNAL \mylcd|line2[1][0]~43_combout\ : std_logic;
SIGNAL \mylcd|line2[1][0]~q\ : std_logic;
SIGNAL \mylcd|Add2~1_combout\ : std_logic;
SIGNAL \mylcd|Add2~0_combout\ : std_logic;
SIGNAL \mylcd|Decoder0~9_combout\ : std_logic;
SIGNAL \mylcd|line2~44_combout\ : std_logic;
SIGNAL \mylcd|Decoder0~19_combout\ : std_logic;
SIGNAL \mylcd|line2[9][0]~45_combout\ : std_logic;
SIGNAL \mylcd|line2[9][0]~q\ : std_logic;
SIGNAL \mylcd|curbuf[0]~17_combout\ : std_logic;
SIGNAL \mylcd|line2~40_combout\ : std_logic;
SIGNAL \mylcd|Decoder0~17_combout\ : std_logic;
SIGNAL \mylcd|line2[13][0]~41_combout\ : std_logic;
SIGNAL \mylcd|line2[13][0]~q\ : std_logic;
SIGNAL \mylcd|curbuf[0]~18_combout\ : std_logic;
SIGNAL \mylcd|Decoder0~4_combout\ : std_logic;
SIGNAL \mylcd|line2~18_combout\ : std_logic;
SIGNAL \mylcd|line2[0][0]~19_combout\ : std_logic;
SIGNAL \mylcd|line2[0][0]~q\ : std_logic;
SIGNAL \mylcd|Decoder0~5_combout\ : std_logic;
SIGNAL \mylcd|line2~20_combout\ : std_logic;
SIGNAL \mylcd|line2[8][0]~21_combout\ : std_logic;
SIGNAL \mylcd|line2[8][0]~q\ : std_logic;
SIGNAL \mylcd|curbuf[0]~10_combout\ : std_logic;
SIGNAL \mylcd|Decoder0~3_combout\ : std_logic;
SIGNAL \mylcd|line2~16_combout\ : std_logic;
SIGNAL \mylcd|line2[12][0]~17_combout\ : std_logic;
SIGNAL \mylcd|line2[12][0]~q\ : std_logic;
SIGNAL \mylcd|Decoder0~6_combout\ : std_logic;
SIGNAL \mylcd|line2~22_combout\ : std_logic;
SIGNAL \mylcd|line2[4][0]~23_combout\ : std_logic;
SIGNAL \mylcd|line2[4][0]~q\ : std_logic;
SIGNAL \mylcd|curbuf[0]~11_combout\ : std_logic;
SIGNAL \mylcd|Decoder0~13_combout\ : std_logic;
SIGNAL \mylcd|line2~32_combout\ : std_logic;
SIGNAL \mylcd|line2[2][0]~33_combout\ : std_logic;
SIGNAL \mylcd|line2[2][0]~q\ : std_logic;
SIGNAL \mylcd|Decoder0~16_combout\ : std_logic;
SIGNAL \mylcd|line2~38_combout\ : std_logic;
SIGNAL \mylcd|line2[6][0]~39_combout\ : std_logic;
SIGNAL \mylcd|line2[6][0]~q\ : std_logic;
SIGNAL \mylcd|Decoder0~14_combout\ : std_logic;
SIGNAL \mylcd|line2~34_combout\ : std_logic;
SIGNAL \mylcd|line2[14][0]~35_combout\ : std_logic;
SIGNAL \mylcd|line2[14][0]~q\ : std_logic;
SIGNAL \mylcd|Decoder0~15_combout\ : std_logic;
SIGNAL \mylcd|line2~36_combout\ : std_logic;
SIGNAL \mylcd|line2[10][0]~37_combout\ : std_logic;
SIGNAL \mylcd|line2[10][0]~q\ : std_logic;
SIGNAL \mylcd|curbuf[0]~14_combout\ : std_logic;
SIGNAL \mylcd|curbuf[0]~15_combout\ : std_logic;
SIGNAL \mylcd|line2~28_combout\ : std_logic;
SIGNAL \mylcd|Decoder0~11_combout\ : std_logic;
SIGNAL \mylcd|line2[11][0]~29_combout\ : std_logic;
SIGNAL \mylcd|line2[11][0]~q\ : std_logic;
SIGNAL \mylcd|line2~26_combout\ : std_logic;
SIGNAL \mylcd|Decoder0~10_combout\ : std_logic;
SIGNAL \mylcd|line2[15][0]~27_combout\ : std_logic;
SIGNAL \mylcd|line2[15][0]~q\ : std_logic;
SIGNAL \mylcd|curbuf[0]~12_combout\ : std_logic;
SIGNAL \mylcd|line2~24_combout\ : std_logic;
SIGNAL \mylcd|Decoder0~8_combout\ : std_logic;
SIGNAL \mylcd|line2[3][0]~25_combout\ : std_logic;
SIGNAL \mylcd|line2[3][0]~q\ : std_logic;
SIGNAL \mylcd|line2~30_combout\ : std_logic;
SIGNAL \mylcd|Decoder0~12_combout\ : std_logic;
SIGNAL \mylcd|line2[7][0]~31_combout\ : std_logic;
SIGNAL \mylcd|line2[7][0]~q\ : std_logic;
SIGNAL \mylcd|curbuf[0]~13_combout\ : std_logic;
SIGNAL \mylcd|curbuf[0]~16_combout\ : std_logic;
SIGNAL \mylcd|curbuf[0]~19_combout\ : std_logic;
SIGNAL \mylcd|Add1~2_combout\ : std_logic;
SIGNAL \mylcd|line1[0][0]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[1][0]~0_combout\ : std_logic;
SIGNAL \mylcd|line1[0][0]~q\ : std_logic;
SIGNAL \mylcd|Add1~0_combout\ : std_logic;
SIGNAL \mylcd|line1[4][0]~q\ : std_logic;
SIGNAL \mylcd|Add1~1_combout\ : std_logic;
SIGNAL \mylcd|line1[6][0]~q\ : std_logic;
SIGNAL \mylcd|line1[2][0]~q\ : std_logic;
SIGNAL \mylcd|curbuf[0]~7_combout\ : std_logic;
SIGNAL \mylcd|curbuf[0]~8_combout\ : std_logic;
SIGNAL \mylcd|line1[5][0]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[5][0]~q\ : std_logic;
SIGNAL \mylcd|line1[7][0]~q\ : std_logic;
SIGNAL \mylcd|line1[3][0]~q\ : std_logic;
SIGNAL \mylcd|curbuf[0]~0_combout\ : std_logic;
SIGNAL \mylcd|line1[1][0]~q\ : std_logic;
SIGNAL \mylcd|curbuf[0]~1_combout\ : std_logic;
SIGNAL \mylcd|line1[8][0]~q\ : std_logic;
SIGNAL \mylcd|line1[10][0]~q\ : std_logic;
SIGNAL \mylcd|curbuf[0]~2_combout\ : std_logic;
SIGNAL \mylcd|line1[12][0]~q\ : std_logic;
SIGNAL \mylcd|line1[14][0]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[14][0]~q\ : std_logic;
SIGNAL \mylcd|curbuf[0]~3_combout\ : std_logic;
SIGNAL \mylcd|line1[11][0]~q\ : std_logic;
SIGNAL \mylcd|line1[9][0]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[9][0]~q\ : std_logic;
SIGNAL \mylcd|curbuf[0]~4_combout\ : std_logic;
SIGNAL \mylcd|line1[13][0]~q\ : std_logic;
SIGNAL \mylcd|line1[15][0]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[15][0]~q\ : std_logic;
SIGNAL \mylcd|curbuf[0]~5_combout\ : std_logic;
SIGNAL \mylcd|curbuf[0]~6_combout\ : std_logic;
SIGNAL \mylcd|curbuf[0]~9_combout\ : std_logic;
SIGNAL \mylcd|curbuf[0]~20_combout\ : std_logic;
SIGNAL \mylcd|curbuf[0]~21_combout\ : std_logic;
SIGNAL \mylcd|state1.A~0_combout\ : std_logic;
SIGNAL \mylcd|state1.A~q\ : std_logic;
SIGNAL \mylcd|lcd_data[0]~3_combout\ : std_logic;
SIGNAL \mylcd|line2~140_combout\ : std_logic;
SIGNAL \mylcd|line2[2][1]~q\ : std_logic;
SIGNAL \mylcd|line1[2][1]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[2][1]~q\ : std_logic;
SIGNAL \mylcd|line2~143_combout\ : std_logic;
SIGNAL \mylcd|line2[6][1]~q\ : std_logic;
SIGNAL \mylcd|line1[6][1]~q\ : std_logic;
SIGNAL \mylcd|line2~141_combout\ : std_logic;
SIGNAL \mylcd|line2[14][1]~q\ : std_logic;
SIGNAL \mylcd|line1[14][1]~q\ : std_logic;
SIGNAL \mylcd|line2~142_combout\ : std_logic;
SIGNAL \mylcd|line2[10][1]~q\ : std_logic;
SIGNAL \mylcd|line1[10][1]~q\ : std_logic;
SIGNAL \mylcd|curbuf[1]~26_combout\ : std_logic;
SIGNAL \mylcd|curbuf[1]~27_combout\ : std_logic;
SIGNAL \mylcd|line2~48_combout\ : std_logic;
SIGNAL \mylcd|line2[3][1]~q\ : std_logic;
SIGNAL \mylcd|line1[3][1]~q\ : std_logic;
SIGNAL \mylcd|line2~51_combout\ : std_logic;
SIGNAL \mylcd|line2[7][1]~q\ : std_logic;
SIGNAL \mylcd|line1[7][1]~q\ : std_logic;
SIGNAL \mylcd|line2~49_combout\ : std_logic;
SIGNAL \mylcd|line2[15][1]~q\ : std_logic;
SIGNAL \mylcd|line1[15][1]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[15][1]~q\ : std_logic;
SIGNAL \mylcd|line2~50_combout\ : std_logic;
SIGNAL \mylcd|line2[11][1]~q\ : std_logic;
SIGNAL \mylcd|line1[11][1]~q\ : std_logic;
SIGNAL \mylcd|curbuf[1]~24_combout\ : std_logic;
SIGNAL \mylcd|curbuf[1]~25_combout\ : std_logic;
SIGNAL \mylcd|curbuf[1]~28_combout\ : std_logic;
SIGNAL \mylcd|line2~55_combout\ : std_logic;
SIGNAL \mylcd|line2[5][1]~q\ : std_logic;
SIGNAL \mylcd|line1[5][1]~q\ : std_logic;
SIGNAL \mylcd|line2~52_combout\ : std_logic;
SIGNAL \mylcd|line2[13][1]~q\ : std_logic;
SIGNAL \mylcd|line1[13][1]~q\ : std_logic;
SIGNAL \mylcd|line2~54_combout\ : std_logic;
SIGNAL \mylcd|line2[9][1]~q\ : std_logic;
SIGNAL \mylcd|line1[9][1]~q\ : std_logic;
SIGNAL \mylcd|curbuf[1]~22_combout\ : std_logic;
SIGNAL \mylcd|line2~53_combout\ : std_logic;
SIGNAL \mylcd|line2[1][1]~q\ : std_logic;
SIGNAL \mylcd|line1[1][1]~q\ : std_logic;
SIGNAL \mylcd|curbuf[1]~23_combout\ : std_logic;
SIGNAL \mylcd|line2~138_combout\ : std_logic;
SIGNAL \mylcd|line2[8][1]~q\ : std_logic;
SIGNAL \mylcd|line1[8][1]~q\ : std_logic;
SIGNAL \mylcd|line2~136_combout\ : std_logic;
SIGNAL \mylcd|line2[12][1]~q\ : std_logic;
SIGNAL \mylcd|line1[12][1]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[12][1]~q\ : std_logic;
SIGNAL \mylcd|curbuf[1]~29_combout\ : std_logic;
SIGNAL \mylcd|line2~139_combout\ : std_logic;
SIGNAL \mylcd|line2[4][1]~q\ : std_logic;
SIGNAL \mylcd|line1[4][1]~q\ : std_logic;
SIGNAL \mylcd|line2~137_combout\ : std_logic;
SIGNAL \mylcd|line2[0][1]~q\ : std_logic;
SIGNAL \mylcd|line1[0][1]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[0][1]~q\ : std_logic;
SIGNAL \mylcd|curbuf[1]~30_combout\ : std_logic;
SIGNAL \mylcd|curbuf[1]~31_combout\ : std_logic;
SIGNAL \mylcd|curbuf[1]~36_combout\ : std_logic;
SIGNAL \mylcd|curbuf[1]~37_combout\ : std_logic;
SIGNAL \mylcd|curbuf[1]~34_combout\ : std_logic;
SIGNAL \mylcd|curbuf[1]~35_combout\ : std_logic;
SIGNAL \mylcd|curbuf[1]~38_combout\ : std_logic;
SIGNAL \mylcd|curbuf[1]~39_combout\ : std_logic;
SIGNAL \mylcd|curbuf[1]~40_combout\ : std_logic;
SIGNAL \mylcd|curbuf[1]~32_combout\ : std_logic;
SIGNAL \mylcd|curbuf[1]~33_combout\ : std_logic;
SIGNAL \mylcd|curbuf[1]~41_combout\ : std_logic;
SIGNAL \mylcd|curbuf[1]~42_combout\ : std_logic;
SIGNAL \mylcd|curbuf[1]~43_combout\ : std_logic;
SIGNAL \mylcd|line2~64_combout\ : std_logic;
SIGNAL \mylcd|line2[2][2]~q\ : std_logic;
SIGNAL \mylcd|line2~65_combout\ : std_logic;
SIGNAL \mylcd|line2[14][2]~q\ : std_logic;
SIGNAL \mylcd|line2~66_combout\ : std_logic;
SIGNAL \mylcd|line2[10][2]~q\ : std_logic;
SIGNAL \mylcd|curbuf[2]~58_combout\ : std_logic;
SIGNAL \mylcd|line2~67_combout\ : std_logic;
SIGNAL \mylcd|line2[6][2]~q\ : std_logic;
SIGNAL \mylcd|curbuf[2]~59_combout\ : std_logic;
SIGNAL \mylcd|line2~63_combout\ : std_logic;
SIGNAL \mylcd|line2[7][2]~q\ : std_logic;
SIGNAL \mylcd|line2~60_combout\ : std_logic;
SIGNAL \mylcd|line2[3][2]~q\ : std_logic;
SIGNAL \mylcd|line2~62_combout\ : std_logic;
SIGNAL \mylcd|line2[11][2]~q\ : std_logic;
SIGNAL \mylcd|line2~61_combout\ : std_logic;
SIGNAL \mylcd|line2[15][2]~q\ : std_logic;
SIGNAL \mylcd|curbuf[2]~56_combout\ : std_logic;
SIGNAL \mylcd|curbuf[2]~57_combout\ : std_logic;
SIGNAL \mylcd|curbuf[2]~60_combout\ : std_logic;
SIGNAL \mylcd|line2~71_combout\ : std_logic;
SIGNAL \mylcd|line2[5][2]~q\ : std_logic;
SIGNAL \mylcd|line2~68_combout\ : std_logic;
SIGNAL \mylcd|line2[13][2]~q\ : std_logic;
SIGNAL \mylcd|line2~70_combout\ : std_logic;
SIGNAL \mylcd|line2[9][2]~q\ : std_logic;
SIGNAL \mylcd|line2~69_combout\ : std_logic;
SIGNAL \mylcd|line2[1][2]~q\ : std_logic;
SIGNAL \mylcd|curbuf[2]~61_combout\ : std_logic;
SIGNAL \mylcd|curbuf[2]~62_combout\ : std_logic;
SIGNAL \mylcd|line2~56_combout\ : std_logic;
SIGNAL \mylcd|line2[12][2]~q\ : std_logic;
SIGNAL \mylcd|line2~59_combout\ : std_logic;
SIGNAL \mylcd|line2[4][2]~q\ : std_logic;
SIGNAL \mylcd|line2~58_combout\ : std_logic;
SIGNAL \mylcd|line2[8][2]~q\ : std_logic;
SIGNAL \mylcd|line2~57_combout\ : std_logic;
SIGNAL \mylcd|line2[0][2]~q\ : std_logic;
SIGNAL \mylcd|curbuf[2]~54_combout\ : std_logic;
SIGNAL \mylcd|curbuf[2]~55_combout\ : std_logic;
SIGNAL \mylcd|curbuf[2]~63_combout\ : std_logic;
SIGNAL \mylcd|line1[3][2]~q\ : std_logic;
SIGNAL \mylcd|line1[1][2]~q\ : std_logic;
SIGNAL \mylcd|line1[11][2]~q\ : std_logic;
SIGNAL \mylcd|line1[9][2]~q\ : std_logic;
SIGNAL \mylcd|curbuf[2]~48_combout\ : std_logic;
SIGNAL \mylcd|curbuf[2]~49_combout\ : std_logic;
SIGNAL \mylcd|line1[10][2]~q\ : std_logic;
SIGNAL \mylcd|line1[8][2]~q\ : std_logic;
SIGNAL \mylcd|curbuf[2]~46_combout\ : std_logic;
SIGNAL \mylcd|line1[0][2]~q\ : std_logic;
SIGNAL \mylcd|line1[2][2]~q\ : std_logic;
SIGNAL \mylcd|curbuf[2]~47_combout\ : std_logic;
SIGNAL \mylcd|curbuf[2]~50_combout\ : std_logic;
SIGNAL \mylcd|line1[7][2]~q\ : std_logic;
SIGNAL \mylcd|line1[15][2]~q\ : std_logic;
SIGNAL \mylcd|curbuf[2]~44_combout\ : std_logic;
SIGNAL \mylcd|line1[13][2]~q\ : std_logic;
SIGNAL \mylcd|line1[5][2]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[5][2]~q\ : std_logic;
SIGNAL \mylcd|curbuf[2]~45_combout\ : std_logic;
SIGNAL \mylcd|line1[12][2]~q\ : std_logic;
SIGNAL \mylcd|line1[4][2]~q\ : std_logic;
SIGNAL \mylcd|line1[14][2]~q\ : std_logic;
SIGNAL \mylcd|line1[6][2]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[6][2]~q\ : std_logic;
SIGNAL \mylcd|curbuf[2]~51_combout\ : std_logic;
SIGNAL \mylcd|curbuf[2]~52_combout\ : std_logic;
SIGNAL \mylcd|curbuf[2]~53_combout\ : std_logic;
SIGNAL \mylcd|curbuf[2]~64_combout\ : std_logic;
SIGNAL \mylcd|curbuf[2]~65_combout\ : std_logic;
SIGNAL \mylcd|line2~87_combout\ : std_logic;
SIGNAL \mylcd|line2[5][3]~q\ : std_logic;
SIGNAL \mylcd|line1[5][3]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[5][3]~q\ : std_logic;
SIGNAL \mylcd|line2~79_combout\ : std_logic;
SIGNAL \mylcd|line2[7][3]~q\ : std_logic;
SIGNAL \mylcd|line1[7][3]~q\ : std_logic;
SIGNAL \mylcd|line2~76_combout\ : std_logic;
SIGNAL \mylcd|line2[3][3]~q\ : std_logic;
SIGNAL \mylcd|line1[3][3]~q\ : std_logic;
SIGNAL \mylcd|line2~85_combout\ : std_logic;
SIGNAL \mylcd|line2[1][3]~q\ : std_logic;
SIGNAL \mylcd|line1[1][3]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[1][3]~q\ : std_logic;
SIGNAL \mylcd|curbuf[3]~66_combout\ : std_logic;
SIGNAL \mylcd|curbuf[3]~67_combout\ : std_logic;
SIGNAL \mylcd|line2~80_combout\ : std_logic;
SIGNAL \mylcd|line2[2][3]~q\ : std_logic;
SIGNAL \mylcd|line1[2][3]~q\ : std_logic;
SIGNAL \mylcd|line2~83_combout\ : std_logic;
SIGNAL \mylcd|line2[6][3]~q\ : std_logic;
SIGNAL \mylcd|line1[6][3]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[6][3]~q\ : std_logic;
SIGNAL \mylcd|curbuf[3]~73_combout\ : std_logic;
SIGNAL \mylcd|line2~75_combout\ : std_logic;
SIGNAL \mylcd|line2[4][3]~q\ : std_logic;
SIGNAL \mylcd|line1[4][3]~q\ : std_logic;
SIGNAL \mylcd|line2~73_combout\ : std_logic;
SIGNAL \mylcd|line2[0][3]~q\ : std_logic;
SIGNAL \mylcd|line1[0][3]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[0][3]~q\ : std_logic;
SIGNAL \mylcd|curbuf[3]~74_combout\ : std_logic;
SIGNAL \mylcd|line2~78_combout\ : std_logic;
SIGNAL \mylcd|line2[11][3]~q\ : std_logic;
SIGNAL \mylcd|line1[11][3]~q\ : std_logic;
SIGNAL \mylcd|line2~86_combout\ : std_logic;
SIGNAL \mylcd|line2[9][3]~q\ : std_logic;
SIGNAL \mylcd|line1[9][3]~q\ : std_logic;
SIGNAL \mylcd|curbuf[3]~70_combout\ : std_logic;
SIGNAL \mylcd|line2~84_combout\ : std_logic;
SIGNAL \mylcd|line2[13][3]~q\ : std_logic;
SIGNAL \mylcd|line1[13][3]~q\ : std_logic;
SIGNAL \mylcd|line2~77_combout\ : std_logic;
SIGNAL \mylcd|line2[15][3]~q\ : std_logic;
SIGNAL \mylcd|line1[15][3]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[15][3]~q\ : std_logic;
SIGNAL \mylcd|curbuf[3]~71_combout\ : std_logic;
SIGNAL \mylcd|line2~82_combout\ : std_logic;
SIGNAL \mylcd|line2[10][3]~q\ : std_logic;
SIGNAL \mylcd|line1[10][3]~q\ : std_logic;
SIGNAL \mylcd|line2~74_combout\ : std_logic;
SIGNAL \mylcd|line2[8][3]~q\ : std_logic;
SIGNAL \mylcd|line1[8][3]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[8][3]~q\ : std_logic;
SIGNAL \mylcd|curbuf[3]~68_combout\ : std_logic;
SIGNAL \mylcd|line2~72_combout\ : std_logic;
SIGNAL \mylcd|line2[12][3]~q\ : std_logic;
SIGNAL \mylcd|line1[12][3]~q\ : std_logic;
SIGNAL \mylcd|line2~81_combout\ : std_logic;
SIGNAL \mylcd|line2[14][3]~q\ : std_logic;
SIGNAL \mylcd|line1[14][3]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[14][3]~q\ : std_logic;
SIGNAL \mylcd|curbuf[3]~69_combout\ : std_logic;
SIGNAL \mylcd|curbuf[3]~72_combout\ : std_logic;
SIGNAL \mylcd|curbuf[3]~75_combout\ : std_logic;
SIGNAL \mylcd|curbuf[3]~78_combout\ : std_logic;
SIGNAL \mylcd|curbuf[3]~79_combout\ : std_logic;
SIGNAL \mylcd|curbuf[3]~80_combout\ : std_logic;
SIGNAL \mylcd|curbuf[3]~81_combout\ : std_logic;
SIGNAL \mylcd|curbuf[3]~82_combout\ : std_logic;
SIGNAL \mylcd|curbuf[3]~83_combout\ : std_logic;
SIGNAL \mylcd|curbuf[3]~84_combout\ : std_logic;
SIGNAL \mylcd|curbuf[3]~76_combout\ : std_logic;
SIGNAL \mylcd|curbuf[3]~77_combout\ : std_logic;
SIGNAL \mylcd|curbuf[3]~85_combout\ : std_logic;
SIGNAL \mylcd|curbuf[3]~86_combout\ : std_logic;
SIGNAL \mylcd|curbuf[3]~87_combout\ : std_logic;
SIGNAL \mylcd|line2~97_combout\ : std_logic;
SIGNAL \mylcd|line2[14][4]~q\ : std_logic;
SIGNAL \mylcd|line2~98_combout\ : std_logic;
SIGNAL \mylcd|line2[10][4]~q\ : std_logic;
SIGNAL \mylcd|curbuf[4]~102_combout\ : std_logic;
SIGNAL \mylcd|line2~99_combout\ : std_logic;
SIGNAL \mylcd|line2[6][4]~q\ : std_logic;
SIGNAL \mylcd|line2~96_combout\ : std_logic;
SIGNAL \mylcd|line2[2][4]~q\ : std_logic;
SIGNAL \mylcd|curbuf[4]~103_combout\ : std_logic;
SIGNAL \mylcd|line2~94_combout\ : std_logic;
SIGNAL \mylcd|line2[11][4]~q\ : std_logic;
SIGNAL \mylcd|line2~93_combout\ : std_logic;
SIGNAL \mylcd|line2[15][4]~q\ : std_logic;
SIGNAL \mylcd|curbuf[4]~100_combout\ : std_logic;
SIGNAL \mylcd|line2~95_combout\ : std_logic;
SIGNAL \mylcd|line2[7][4]~q\ : std_logic;
SIGNAL \mylcd|line2~92_combout\ : std_logic;
SIGNAL \mylcd|line2[3][4]~q\ : std_logic;
SIGNAL \mylcd|curbuf[4]~101_combout\ : std_logic;
SIGNAL \mylcd|curbuf[4]~104_combout\ : std_logic;
SIGNAL \mylcd|line2~89_combout\ : std_logic;
SIGNAL \mylcd|line2[0][4]~q\ : std_logic;
SIGNAL \mylcd|line2~90_combout\ : std_logic;
SIGNAL \mylcd|line2[8][4]~q\ : std_logic;
SIGNAL \mylcd|curbuf[4]~98_combout\ : std_logic;
SIGNAL \mylcd|line2~91_combout\ : std_logic;
SIGNAL \mylcd|line2[4][4]~q\ : std_logic;
SIGNAL \mylcd|line2~88_combout\ : std_logic;
SIGNAL \mylcd|line2[12][4]~q\ : std_logic;
SIGNAL \mylcd|curbuf[4]~99_combout\ : std_logic;
SIGNAL \mylcd|line2~103_combout\ : std_logic;
SIGNAL \mylcd|line2[5][4]~q\ : std_logic;
SIGNAL \mylcd|line2~102_combout\ : std_logic;
SIGNAL \mylcd|line2[9][4]~q\ : std_logic;
SIGNAL \mylcd|line2~101_combout\ : std_logic;
SIGNAL \mylcd|line2[1][4]~q\ : std_logic;
SIGNAL \mylcd|curbuf[4]~105_combout\ : std_logic;
SIGNAL \mylcd|line2~100_combout\ : std_logic;
SIGNAL \mylcd|line2[13][4]~q\ : std_logic;
SIGNAL \mylcd|curbuf[4]~106_combout\ : std_logic;
SIGNAL \mylcd|curbuf[4]~107_combout\ : std_logic;
SIGNAL \mylcd|line1[8][4]~q\ : std_logic;
SIGNAL \mylcd|line1[12][4]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[12][4]~q\ : std_logic;
SIGNAL \mylcd|curbuf[4]~95_combout\ : std_logic;
SIGNAL \mylcd|line1[4][4]~q\ : std_logic;
SIGNAL \mylcd|line1[0][4]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[0][4]~q\ : std_logic;
SIGNAL \mylcd|curbuf[4]~96_combout\ : std_logic;
SIGNAL \mylcd|line1[14][4]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[14][4]~q\ : std_logic;
SIGNAL \mylcd|line1[10][4]~q\ : std_logic;
SIGNAL \mylcd|curbuf[4]~92_combout\ : std_logic;
SIGNAL \mylcd|line1[6][4]~q\ : std_logic;
SIGNAL \mylcd|line1[2][4]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[2][4]~q\ : std_logic;
SIGNAL \mylcd|curbuf[4]~93_combout\ : std_logic;
SIGNAL \mylcd|line1[15][4]~q\ : std_logic;
SIGNAL \mylcd|line1[11][4]~q\ : std_logic;
SIGNAL \mylcd|curbuf[4]~90_combout\ : std_logic;
SIGNAL \mylcd|line1[7][4]~q\ : std_logic;
SIGNAL \mylcd|line1[3][4]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[3][4]~q\ : std_logic;
SIGNAL \mylcd|curbuf[4]~91_combout\ : std_logic;
SIGNAL \mylcd|curbuf[4]~94_combout\ : std_logic;
SIGNAL \mylcd|line1[9][4]~q\ : std_logic;
SIGNAL \mylcd|line1[13][4]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[13][4]~q\ : std_logic;
SIGNAL \mylcd|curbuf[4]~88_combout\ : std_logic;
SIGNAL \mylcd|line1[5][4]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[5][4]~q\ : std_logic;
SIGNAL \mylcd|line1[1][4]~q\ : std_logic;
SIGNAL \mylcd|curbuf[4]~89_combout\ : std_logic;
SIGNAL \mylcd|curbuf[4]~97_combout\ : std_logic;
SIGNAL \mylcd|curbuf[4]~108_combout\ : std_logic;
SIGNAL \mylcd|curbuf[4]~109_combout\ : std_logic;
SIGNAL \mylcd|line2~119_combout\ : std_logic;
SIGNAL \mylcd|line2[5][5]~q\ : std_logic;
SIGNAL \mylcd|line2~116_combout\ : std_logic;
SIGNAL \mylcd|line2[1][5]~q\ : std_logic;
SIGNAL \mylcd|line2~117_combout\ : std_logic;
SIGNAL \mylcd|line2[3][5]~q\ : std_logic;
SIGNAL \mylcd|line2~118_combout\ : std_logic;
SIGNAL \mylcd|line2[7][5]~q\ : std_logic;
SIGNAL \mylcd|curbuf[5]~127_combout\ : std_logic;
SIGNAL \mylcd|curbuf[5]~128_combout\ : std_logic;
SIGNAL \mylcd|line2~115_combout\ : std_logic;
SIGNAL \mylcd|line2[12][5]~q\ : std_logic;
SIGNAL \mylcd|line2~112_combout\ : std_logic;
SIGNAL \mylcd|line2[8][5]~q\ : std_logic;
SIGNAL \mylcd|line2~114_combout\ : std_logic;
SIGNAL \mylcd|line2[14][5]~q\ : std_logic;
SIGNAL \mylcd|line2~113_combout\ : std_logic;
SIGNAL \mylcd|line2[10][5]~q\ : std_logic;
SIGNAL \mylcd|curbuf[5]~124_combout\ : std_logic;
SIGNAL \mylcd|curbuf[5]~125_combout\ : std_logic;
SIGNAL \mylcd|line2~108_combout\ : std_logic;
SIGNAL \mylcd|line2[0][5]~q\ : std_logic;
SIGNAL \mylcd|line2~111_combout\ : std_logic;
SIGNAL \mylcd|line2[4][5]~q\ : std_logic;
SIGNAL \mylcd|line2~109_combout\ : std_logic;
SIGNAL \mylcd|line2[2][5]~q\ : std_logic;
SIGNAL \mylcd|line2~110_combout\ : std_logic;
SIGNAL \mylcd|line2[6][5]~q\ : std_logic;
SIGNAL \mylcd|curbuf[5]~122_combout\ : std_logic;
SIGNAL \mylcd|curbuf[5]~123_combout\ : std_logic;
SIGNAL \mylcd|curbuf[5]~126_combout\ : std_logic;
SIGNAL \mylcd|line2~107_combout\ : std_logic;
SIGNAL \mylcd|line2[13][5]~q\ : std_logic;
SIGNAL \mylcd|line2~104_combout\ : std_logic;
SIGNAL \mylcd|line2[9][5]~q\ : std_logic;
SIGNAL \mylcd|line2~105_combout\ : std_logic;
SIGNAL \mylcd|line2[11][5]~q\ : std_logic;
SIGNAL \mylcd|line2~106_combout\ : std_logic;
SIGNAL \mylcd|line2[15][5]~q\ : std_logic;
SIGNAL \mylcd|curbuf[5]~120_combout\ : std_logic;
SIGNAL \mylcd|curbuf[5]~121_combout\ : std_logic;
SIGNAL \mylcd|curbuf[5]~129_combout\ : std_logic;
SIGNAL \mylcd|line1[5][5]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[5][5]~q\ : std_logic;
SIGNAL \mylcd|line1[7][5]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[7][5]~q\ : std_logic;
SIGNAL \mylcd|line1[15][5]~q\ : std_logic;
SIGNAL \mylcd|curbuf[5]~110_combout\ : std_logic;
SIGNAL \mylcd|line1[13][5]~q\ : std_logic;
SIGNAL \mylcd|curbuf[5]~111_combout\ : std_logic;
SIGNAL \mylcd|line1[2][5]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[2][5]~q\ : std_logic;
SIGNAL \mylcd|line1[10][5]~q\ : std_logic;
SIGNAL \mylcd|curbuf[5]~112_combout\ : std_logic;
SIGNAL \mylcd|line1[0][5]~q\ : std_logic;
SIGNAL \mylcd|line1[8][5]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[8][5]~q\ : std_logic;
SIGNAL \mylcd|curbuf[5]~113_combout\ : std_logic;
SIGNAL \mylcd|line1[9][5]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[9][5]~q\ : std_logic;
SIGNAL \mylcd|line1[3][5]~q\ : std_logic;
SIGNAL \mylcd|line1[11][5]~q\ : std_logic;
SIGNAL \mylcd|curbuf[5]~114_combout\ : std_logic;
SIGNAL \mylcd|line1[1][5]~q\ : std_logic;
SIGNAL \mylcd|curbuf[5]~115_combout\ : std_logic;
SIGNAL \mylcd|curbuf[5]~116_combout\ : std_logic;
SIGNAL \mylcd|line1[6][5]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[6][5]~q\ : std_logic;
SIGNAL \mylcd|line1[4][5]~q\ : std_logic;
SIGNAL \mylcd|line1[12][5]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[12][5]~q\ : std_logic;
SIGNAL \mylcd|line1[14][5]~q\ : std_logic;
SIGNAL \mylcd|curbuf[5]~117_combout\ : std_logic;
SIGNAL \mylcd|curbuf[5]~118_combout\ : std_logic;
SIGNAL \mylcd|curbuf[5]~119_combout\ : std_logic;
SIGNAL \mylcd|curbuf[5]~130_combout\ : std_logic;
SIGNAL \mylcd|curbuf[5]~131_combout\ : std_logic;
SIGNAL \mylcd|Equal6~1_combout\ : std_logic;
SIGNAL \mylcd|curbuf[0]~153_combout\ : std_logic;
SIGNAL \mylcd|line2~120_combout\ : std_logic;
SIGNAL \mylcd|line2[9][6]~q\ : std_logic;
SIGNAL \mylcd|line2~123_combout\ : std_logic;
SIGNAL \mylcd|line2[1][6]~q\ : std_logic;
SIGNAL \mylcd|line2~121_combout\ : std_logic;
SIGNAL \mylcd|line2[3][6]~q\ : std_logic;
SIGNAL \mylcd|line2~122_combout\ : std_logic;
SIGNAL \mylcd|line2[11][6]~q\ : std_logic;
SIGNAL \mylcd|curbuf[6]~142_combout\ : std_logic;
SIGNAL \mylcd|curbuf[6]~143_combout\ : std_logic;
SIGNAL \mylcd|line2~132_combout\ : std_logic;
SIGNAL \mylcd|line2[13][6]~q\ : std_logic;
SIGNAL \mylcd|line2~134_combout\ : std_logic;
SIGNAL \mylcd|line2[15][6]~q\ : std_logic;
SIGNAL \mylcd|line2~133_combout\ : std_logic;
SIGNAL \mylcd|line2[7][6]~q\ : std_logic;
SIGNAL \mylcd|curbuf[6]~149_combout\ : std_logic;
SIGNAL \mylcd|line2~135_combout\ : std_logic;
SIGNAL \mylcd|line2[5][6]~q\ : std_logic;
SIGNAL \mylcd|curbuf[6]~150_combout\ : std_logic;
SIGNAL \mylcd|line2~126_combout\ : std_logic;
SIGNAL \mylcd|line2[14][6]~q\ : std_logic;
SIGNAL \mylcd|line2~125_combout\ : std_logic;
SIGNAL \mylcd|line2[6][6]~q\ : std_logic;
SIGNAL \mylcd|curbuf[6]~144_combout\ : std_logic;
SIGNAL \mylcd|line2~124_combout\ : std_logic;
SIGNAL \mylcd|line2[12][6]~q\ : std_logic;
SIGNAL \mylcd|line2~127_combout\ : std_logic;
SIGNAL \mylcd|line2[4][6]~q\ : std_logic;
SIGNAL \mylcd|curbuf[6]~145_combout\ : std_logic;
SIGNAL \mylcd|line2~128_combout\ : std_logic;
SIGNAL \mylcd|line2[8][6]~q\ : std_logic;
SIGNAL \mylcd|line2~131_combout\ : std_logic;
SIGNAL \mylcd|line2[0][6]~q\ : std_logic;
SIGNAL \mylcd|line2~129_combout\ : std_logic;
SIGNAL \mylcd|line2[2][6]~q\ : std_logic;
SIGNAL \mylcd|line2~130_combout\ : std_logic;
SIGNAL \mylcd|line2[10][6]~q\ : std_logic;
SIGNAL \mylcd|curbuf[6]~146_combout\ : std_logic;
SIGNAL \mylcd|curbuf[6]~147_combout\ : std_logic;
SIGNAL \mylcd|curbuf[6]~148_combout\ : std_logic;
SIGNAL \mylcd|curbuf[6]~151_combout\ : std_logic;
SIGNAL \mylcd|line1[9][6]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[9][6]~q\ : std_logic;
SIGNAL \mylcd|line1[11][6]~q\ : std_logic;
SIGNAL \mylcd|curbuf[6]~136_combout\ : std_logic;
SIGNAL \mylcd|line1[13][6]~q\ : std_logic;
SIGNAL \mylcd|line1[15][6]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[15][6]~q\ : std_logic;
SIGNAL \mylcd|curbuf[6]~137_combout\ : std_logic;
SIGNAL \mylcd|line1[1][6]~q\ : std_logic;
SIGNAL \mylcd|line1[3][6]~q\ : std_logic;
SIGNAL \mylcd|curbuf[6]~134_combout\ : std_logic;
SIGNAL \mylcd|line1[5][6]~q\ : std_logic;
SIGNAL \mylcd|line1[7][6]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[7][6]~q\ : std_logic;
SIGNAL \mylcd|curbuf[6]~135_combout\ : std_logic;
SIGNAL \mylcd|curbuf[6]~138_combout\ : std_logic;
SIGNAL \mylcd|line1[12][6]~q\ : std_logic;
SIGNAL \mylcd|line1[14][6]~q\ : std_logic;
SIGNAL \mylcd|line1[10][6]~q\ : std_logic;
SIGNAL \mylcd|line1[8][6]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[8][6]~q\ : std_logic;
SIGNAL \mylcd|curbuf[6]~132_combout\ : std_logic;
SIGNAL \mylcd|curbuf[6]~133_combout\ : std_logic;
SIGNAL \mylcd|line1[2][6]~q\ : std_logic;
SIGNAL \mylcd|line1[0][6]~q\ : std_logic;
SIGNAL \mylcd|curbuf[6]~139_combout\ : std_logic;
SIGNAL \mylcd|line1[4][6]~q\ : std_logic;
SIGNAL \mylcd|line1[6][6]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[6][6]~q\ : std_logic;
SIGNAL \mylcd|curbuf[6]~140_combout\ : std_logic;
SIGNAL \mylcd|curbuf[6]~141_combout\ : std_logic;
SIGNAL \mylcd|curbuf[6]~152_combout\ : std_logic;
SIGNAL \mylcd|curbuf[6]~154_combout\ : std_logic;
SIGNAL \mylcd|Selector8~0_combout\ : std_logic;
SIGNAL \mylcd|lcd_en~q\ : std_logic;
SIGNAL \mylcd|lcd_rs~q\ : std_logic;
SIGNAL \div|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \myps2|size\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \myprocessor|my_alu|adder_inst|upper0|sum\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mylcd|delay\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mylcd|lcd_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \myprocessor|mux_jal|F\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \myps2|tail\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \mylcd|index\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \myps2|fcount\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \mylcd|ptr\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mylcd|count\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \myprocessor|my_alu|B_prime\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \myps2|bcount\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \myprocessor|my_reg|inEnable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \myprocessor|adder_br|lower|sum\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \myprocessor|adder_pc|lower|sum\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \myprocessor|adder_pc|upper1|sum\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \myprocessor|adder_br|upper0|sum\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \myprocessor|adder_br|upper1|carry\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \myprocessor|adder_br|upper1|sum\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \myprocessor|my_alu|R_and\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \myprocessor|my_alu|adder_inst|lower|sum\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \myps2|fifo_rtl_0_bypass\ : std_logic_vector(0 TO 17);
SIGNAL \myprocessor|my_alu|R_or\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \myprocessor|my_alu|adder_inst|upper1|sum\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \myps2|shift_reg\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \myps2|head\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;

BEGIN

ww_inclock <= inclock;
ww_resetn <= resetn;
ww_ps2_clock <= ps2_clock;
ww_ps2_data <= ps2_data;
lcd_data <= ww_lcd_data;
leds <= ww_leds;
lcd_rw <= ww_lcd_rw;
lcd_en <= ww_lcd_en;
lcd_rs <= ww_lcd_rs;
lcd_on <= ww_lcd_on;
lcd_blon <= ww_lcd_blon;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\div|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \inclock~input_o\);

\div|altpll_component|auto_generated|wire_pll1_clk\(0) <= \div|altpll_component|auto_generated|pll1_CLK_bus\(0);
\div|altpll_component|auto_generated|wire_pll1_clk\(1) <= \div|altpll_component|auto_generated|pll1_CLK_bus\(1);
\div|altpll_component|auto_generated|wire_pll1_clk\(2) <= \div|altpll_component|auto_generated|pll1_CLK_bus\(2);
\div|altpll_component|auto_generated|wire_pll1_clk\(3) <= \div|altpll_component|auto_generated|pll1_CLK_bus\(3);
\div|altpll_component|auto_generated|wire_pll1_clk\(4) <= \div|altpll_component|auto_generated|pll1_CLK_bus\(4);

\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\myprocessor|mux_reset|F~11_combout\ & \myprocessor|mux_reset|F~10_combout\ & \myprocessor|mux_reset|F~9_combout\ & \myprocessor|mux_reset|F~8_combout\ & 
\myprocessor|mux_reset|F~7_combout\ & \myprocessor|mux_reset|F~6_combout\ & \myprocessor|mux_reset|F~5_combout\ & \myprocessor|mux_reset|F~4_combout\ & \myprocessor|mux_reset|F~3_combout\ & \myprocessor|mux_reset|F~2_combout\ & 
\myprocessor|mux_reset|F~1_combout\ & \myprocessor|mux_reset|F~0_combout\);

\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);
\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(1);

\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\myprocessor|mux_reset|F~11_combout\ & \myprocessor|mux_reset|F~10_combout\ & \myprocessor|mux_reset|F~9_combout\ & \myprocessor|mux_reset|F~8_combout\ & 
\myprocessor|mux_reset|F~7_combout\ & \myprocessor|mux_reset|F~6_combout\ & \myprocessor|mux_reset|F~5_combout\ & \myprocessor|mux_reset|F~4_combout\ & \myprocessor|mux_reset|F~3_combout\ & \myprocessor|mux_reset|F~2_combout\ & 
\myprocessor|mux_reset|F~1_combout\ & \myprocessor|mux_reset|F~0_combout\);

\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);
\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(1);

\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\myprocessor|mux_reset|F~11_combout\ & \myprocessor|mux_reset|F~10_combout\ & \myprocessor|mux_reset|F~9_combout\ & \myprocessor|mux_reset|F~8_combout\ & 
\myprocessor|mux_reset|F~7_combout\ & \myprocessor|mux_reset|F~6_combout\ & \myprocessor|mux_reset|F~5_combout\ & \myprocessor|mux_reset|F~4_combout\ & \myprocessor|mux_reset|F~3_combout\ & \myprocessor|mux_reset|F~2_combout\ & 
\myprocessor|mux_reset|F~1_combout\ & \myprocessor|mux_reset|F~0_combout\);

\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(12) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);

\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\myprocessor|mux_reset|F~11_combout\ & \myprocessor|mux_reset|F~10_combout\ & \myprocessor|mux_reset|F~9_combout\ & \myprocessor|mux_reset|F~8_combout\ & 
\myprocessor|mux_reset|F~7_combout\ & \myprocessor|mux_reset|F~6_combout\ & \myprocessor|mux_reset|F~5_combout\ & \myprocessor|mux_reset|F~4_combout\ & \myprocessor|mux_reset|F~3_combout\ & \myprocessor|mux_reset|F~2_combout\ & 
\myprocessor|mux_reset|F~1_combout\ & \myprocessor|mux_reset|F~0_combout\);

\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(14) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);
\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(1);

\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\myprocessor|mux_reset|F~11_combout\ & \myprocessor|mux_reset|F~10_combout\ & \myprocessor|mux_reset|F~9_combout\ & \myprocessor|mux_reset|F~8_combout\ & 
\myprocessor|mux_reset|F~7_combout\ & \myprocessor|mux_reset|F~6_combout\ & \myprocessor|mux_reset|F~5_combout\ & \myprocessor|mux_reset|F~4_combout\ & \myprocessor|mux_reset|F~3_combout\ & \myprocessor|mux_reset|F~2_combout\ & 
\myprocessor|mux_reset|F~1_combout\ & \myprocessor|mux_reset|F~0_combout\);

\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);
\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(1);

\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\myprocessor|mux_reset|F~11_combout\ & \myprocessor|mux_reset|F~10_combout\ & \myprocessor|mux_reset|F~9_combout\ & \myprocessor|mux_reset|F~8_combout\ & 
\myprocessor|mux_reset|F~7_combout\ & \myprocessor|mux_reset|F~6_combout\ & \myprocessor|mux_reset|F~5_combout\ & \myprocessor|mux_reset|F~4_combout\ & \myprocessor|mux_reset|F~3_combout\ & \myprocessor|mux_reset|F~2_combout\ & 
\myprocessor|mux_reset|F~1_combout\ & \myprocessor|mux_reset|F~0_combout\);

\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(13) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);
\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(15) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(1);

\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\myprocessor|mux_reset|F~11_combout\ & \myprocessor|mux_reset|F~10_combout\ & \myprocessor|mux_reset|F~9_combout\ & \myprocessor|mux_reset|F~8_combout\ & 
\myprocessor|mux_reset|F~7_combout\ & \myprocessor|mux_reset|F~6_combout\ & \myprocessor|mux_reset|F~5_combout\ & \myprocessor|mux_reset|F~4_combout\ & \myprocessor|mux_reset|F~3_combout\ & \myprocessor|mux_reset|F~2_combout\ & 
\myprocessor|mux_reset|F~1_combout\ & \myprocessor|mux_reset|F~0_combout\);

\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);

\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\myprocessor|mux_reset|F~11_combout\ & \myprocessor|mux_reset|F~10_combout\ & \myprocessor|mux_reset|F~9_combout\ & \myprocessor|mux_reset|F~8_combout\ & 
\myprocessor|mux_reset|F~7_combout\ & \myprocessor|mux_reset|F~6_combout\ & \myprocessor|mux_reset|F~5_combout\ & \myprocessor|mux_reset|F~4_combout\ & \myprocessor|mux_reset|F~3_combout\ & \myprocessor|mux_reset|F~2_combout\ & 
\myprocessor|mux_reset|F~1_combout\ & \myprocessor|mux_reset|F~0_combout\);

\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\myprocessor|mux_reset|F~11_combout\ & \myprocessor|mux_reset|F~10_combout\ & \myprocessor|mux_reset|F~9_combout\ & \myprocessor|mux_reset|F~8_combout\ & 
\myprocessor|mux_reset|F~7_combout\ & \myprocessor|mux_reset|F~6_combout\ & \myprocessor|mux_reset|F~5_combout\ & \myprocessor|mux_reset|F~4_combout\ & \myprocessor|mux_reset|F~3_combout\ & \myprocessor|mux_reset|F~2_combout\ & 
\myprocessor|mux_reset|F~1_combout\ & \myprocessor|mux_reset|F~0_combout\);

\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);
\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(1);

\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\myprocessor|mux_reset|F~11_combout\ & \myprocessor|mux_reset|F~10_combout\ & \myprocessor|mux_reset|F~9_combout\ & \myprocessor|mux_reset|F~8_combout\ & 
\myprocessor|mux_reset|F~7_combout\ & \myprocessor|mux_reset|F~6_combout\ & \myprocessor|mux_reset|F~5_combout\ & \myprocessor|mux_reset|F~4_combout\ & \myprocessor|mux_reset|F~3_combout\ & \myprocessor|mux_reset|F~2_combout\ & 
\myprocessor|mux_reset|F~1_combout\ & \myprocessor|mux_reset|F~0_combout\);

\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);
\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(1);

\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\myprocessor|mux_reset|F~11_combout\ & \myprocessor|mux_reset|F~10_combout\ & \myprocessor|mux_reset|F~9_combout\ & \myprocessor|mux_reset|F~8_combout\ & 
\myprocessor|mux_reset|F~7_combout\ & \myprocessor|mux_reset|F~6_combout\ & \myprocessor|mux_reset|F~5_combout\ & \myprocessor|mux_reset|F~4_combout\ & \myprocessor|mux_reset|F~3_combout\ & \myprocessor|mux_reset|F~2_combout\ & 
\myprocessor|mux_reset|F~1_combout\ & \myprocessor|mux_reset|F~0_combout\);

\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(21) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);

\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\myprocessor|mux_reset|F~11_combout\ & \myprocessor|mux_reset|F~10_combout\ & \myprocessor|mux_reset|F~9_combout\ & \myprocessor|mux_reset|F~8_combout\ & 
\myprocessor|mux_reset|F~7_combout\ & \myprocessor|mux_reset|F~6_combout\ & \myprocessor|mux_reset|F~5_combout\ & \myprocessor|mux_reset|F~4_combout\ & \myprocessor|mux_reset|F~3_combout\ & \myprocessor|mux_reset|F~2_combout\ & 
\myprocessor|mux_reset|F~1_combout\ & \myprocessor|mux_reset|F~0_combout\);

\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(2) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(5) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);

\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\myprocessor|mux_reset|F~11_combout\ & \myprocessor|mux_reset|F~10_combout\ & \myprocessor|mux_reset|F~9_combout\ & \myprocessor|mux_reset|F~8_combout\ & 
\myprocessor|mux_reset|F~7_combout\ & \myprocessor|mux_reset|F~6_combout\ & \myprocessor|mux_reset|F~5_combout\ & \myprocessor|mux_reset|F~4_combout\ & \myprocessor|mux_reset|F~3_combout\ & \myprocessor|mux_reset|F~2_combout\ & 
\myprocessor|mux_reset|F~1_combout\ & \myprocessor|mux_reset|F~0_combout\);

\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(3) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);
\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(1);

\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\myprocessor|mux_reset|F~11_combout\ & \myprocessor|mux_reset|F~10_combout\ & \myprocessor|mux_reset|F~9_combout\ & \myprocessor|mux_reset|F~8_combout\ & 
\myprocessor|mux_reset|F~7_combout\ & \myprocessor|mux_reset|F~6_combout\ & \myprocessor|mux_reset|F~5_combout\ & \myprocessor|mux_reset|F~4_combout\ & \myprocessor|mux_reset|F~3_combout\ & \myprocessor|mux_reset|F~2_combout\ & 
\myprocessor|mux_reset|F~1_combout\ & \myprocessor|mux_reset|F~0_combout\);

\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(6) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(7) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);

\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\myprocessor|mux_reset|F~11_combout\ & \myprocessor|mux_reset|F~10_combout\ & \myprocessor|mux_reset|F~9_combout\ & \myprocessor|mux_reset|F~8_combout\ & 
\myprocessor|mux_reset|F~7_combout\ & \myprocessor|mux_reset|F~6_combout\ & \myprocessor|mux_reset|F~5_combout\ & \myprocessor|mux_reset|F~4_combout\ & \myprocessor|mux_reset|F~3_combout\ & \myprocessor|mux_reset|F~2_combout\ & 
\myprocessor|mux_reset|F~1_combout\ & \myprocessor|mux_reset|F~0_combout\);

\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(8) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(9) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\myprocessor|mux_reset|F~11_combout\ & \myprocessor|mux_reset|F~10_combout\ & \myprocessor|mux_reset|F~9_combout\ & \myprocessor|mux_reset|F~8_combout\ & 
\myprocessor|mux_reset|F~7_combout\ & \myprocessor|mux_reset|F~6_combout\ & \myprocessor|mux_reset|F~5_combout\ & \myprocessor|mux_reset|F~4_combout\ & \myprocessor|mux_reset|F~3_combout\ & \myprocessor|mux_reset|F~2_combout\ & 
\myprocessor|mux_reset|F~1_combout\ & \myprocessor|mux_reset|F~0_combout\);

\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(10) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(11) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ <= (\myprocessor|my_reg|valB[6]~77_combout\ & \myprocessor|my_reg|valB[5]~57_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\myprocessor|my_alu|R[11]~103_combout\ & \myprocessor|my_alu|R[10]~94_combout\ & \myprocessor|my_alu|R[9]~81_combout\ & \myprocessor|my_alu|R[8]~86_combout\ & 
\myprocessor|my_alu|R[7]~62_combout\ & \myprocessor|my_alu|R[6]~28_combout\ & \myprocessor|my_alu|R[5]~23_combout\ & \myprocessor|my_alu|R[4]~57_combout\ & \myprocessor|my_alu|R[3]~52_combout\ & \myprocessor|my_alu|R[2]~46_combout\ & 
\myprocessor|my_alu|R[1]~68_combout\ & \myprocessor|my_alu|R[0]~38_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(5) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);
\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(6) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(1);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\myprocessor|my_reg|valB[2]~117_combout\ & \myprocessor|my_reg|valB[0]~97_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\myprocessor|my_alu|R[11]~103_combout\ & \myprocessor|my_alu|R[10]~94_combout\ & \myprocessor|my_alu|R[9]~81_combout\ & \myprocessor|my_alu|R[8]~86_combout\ & 
\myprocessor|my_alu|R[7]~62_combout\ & \myprocessor|my_alu|R[6]~28_combout\ & \myprocessor|my_alu|R[5]~23_combout\ & \myprocessor|my_alu|R[4]~57_combout\ & \myprocessor|my_alu|R[3]~52_combout\ & \myprocessor|my_alu|R[2]~46_combout\ & 
\myprocessor|my_alu|R[1]~68_combout\ & \myprocessor|my_alu|R[0]~38_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(0) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(2) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
\myps2|Mux0~8_combout\ & \myps2|Mux7~17_combout\ & \myps2|Mux2~11_combout\ & \myps2|Mux3~6_combout\ & \myps2|Mux4~8_combout\ & \myps2|Mux5~7_combout\ & \myps2|Mux6~9_combout\);

\myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\myps2|tail\(4) & \myps2|tail\(3) & \myps2|tail\(2) & \myps2|tail\(1) & \myps2|tail\(0));

\myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\myps2|Add4~8_combout\ & \myps2|Add4~6_combout\ & \myps2|Add4~4_combout\ & \myps2|Add4~2_combout\ & \myps2|Add4~0_combout\);

\myps2|fifo_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\myps2|fifo_rtl_0|auto_generated|ram_block1a1\ <= \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\myps2|fifo_rtl_0|auto_generated|ram_block1a2\ <= \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\myps2|fifo_rtl_0|auto_generated|ram_block1a3\ <= \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\myps2|fifo_rtl_0|auto_generated|ram_block1a4\ <= \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\myps2|fifo_rtl_0|auto_generated|ram_block1a5\ <= \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\myps2|fifo_rtl_0|auto_generated|ram_block1a6\ <= \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ <= (\myprocessor|my_reg|valB[4]~157_combout\ & \myprocessor|my_reg|valB[3]~137_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\myprocessor|my_alu|R[11]~103_combout\ & \myprocessor|my_alu|R[10]~94_combout\ & \myprocessor|my_alu|R[9]~81_combout\ & \myprocessor|my_alu|R[8]~86_combout\ & 
\myprocessor|my_alu|R[7]~62_combout\ & \myprocessor|my_alu|R[6]~28_combout\ & \myprocessor|my_alu|R[5]~23_combout\ & \myprocessor|my_alu|R[4]~57_combout\ & \myprocessor|my_alu|R[3]~52_combout\ & \myprocessor|my_alu|R[2]~46_combout\ & 
\myprocessor|my_alu|R[1]~68_combout\ & \myprocessor|my_alu|R[0]~38_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(3) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);
\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(4) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(1);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ <= (\myprocessor|my_reg|valB[7]~177_combout\ & \myprocessor|my_reg|valB[1]~199_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\myprocessor|my_alu|R[11]~103_combout\ & \myprocessor|my_alu|R[10]~94_combout\ & \myprocessor|my_alu|R[9]~81_combout\ & \myprocessor|my_alu|R[8]~86_combout\ & 
\myprocessor|my_alu|R[7]~62_combout\ & \myprocessor|my_alu|R[6]~28_combout\ & \myprocessor|my_alu|R[5]~23_combout\ & \myprocessor|my_alu|R[4]~57_combout\ & \myprocessor|my_alu|R[3]~52_combout\ & \myprocessor|my_alu|R[2]~46_combout\ & 
\myprocessor|my_alu|R[1]~68_combout\ & \myprocessor|my_alu|R[0]~38_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(1) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(7) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\myprocessor|my_reg|valB[17]~239_combout\ & \myprocessor|my_reg|valB[16]~219_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\myprocessor|my_alu|R[11]~103_combout\ & \myprocessor|my_alu|R[10]~94_combout\ & \myprocessor|my_alu|R[9]~81_combout\ & \myprocessor|my_alu|R[8]~86_combout\ & 
\myprocessor|my_alu|R[7]~62_combout\ & \myprocessor|my_alu|R[6]~28_combout\ & \myprocessor|my_alu|R[5]~23_combout\ & \myprocessor|my_alu|R[4]~57_combout\ & \myprocessor|my_alu|R[3]~52_combout\ & \myprocessor|my_alu|R[2]~46_combout\ & 
\myprocessor|my_alu|R[1]~68_combout\ & \myprocessor|my_alu|R[0]~38_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(16) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(17) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\myprocessor|my_reg|valB[9]~279_combout\ & \myprocessor|my_reg|valB[8]~259_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\myprocessor|my_alu|R[11]~103_combout\ & \myprocessor|my_alu|R[10]~94_combout\ & \myprocessor|my_alu|R[9]~81_combout\ & \myprocessor|my_alu|R[8]~86_combout\ & 
\myprocessor|my_alu|R[7]~62_combout\ & \myprocessor|my_alu|R[6]~28_combout\ & \myprocessor|my_alu|R[5]~23_combout\ & \myprocessor|my_alu|R[4]~57_combout\ & \myprocessor|my_alu|R[3]~52_combout\ & \myprocessor|my_alu|R[2]~46_combout\ & 
\myprocessor|my_alu|R[1]~68_combout\ & \myprocessor|my_alu|R[0]~38_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(8) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(9) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ <= (\myprocessor|my_reg|valB[11]~299_combout\ & \myprocessor|my_reg|valB[10]~319_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\myprocessor|my_alu|R[11]~103_combout\ & \myprocessor|my_alu|R[10]~94_combout\ & \myprocessor|my_alu|R[9]~81_combout\ & \myprocessor|my_alu|R[8]~86_combout\ & 
\myprocessor|my_alu|R[7]~62_combout\ & \myprocessor|my_alu|R[6]~28_combout\ & \myprocessor|my_alu|R[5]~23_combout\ & \myprocessor|my_alu|R[4]~57_combout\ & \myprocessor|my_alu|R[3]~52_combout\ & \myprocessor|my_alu|R[2]~46_combout\ & 
\myprocessor|my_alu|R[1]~68_combout\ & \myprocessor|my_alu|R[0]~38_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(10) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(11) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (\myprocessor|my_reg|valB[13]~339_combout\ & \myprocessor|my_reg|valB[12]~359_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\myprocessor|my_alu|R[11]~103_combout\ & \myprocessor|my_alu|R[10]~94_combout\ & \myprocessor|my_alu|R[9]~81_combout\ & \myprocessor|my_alu|R[8]~86_combout\ & 
\myprocessor|my_alu|R[7]~62_combout\ & \myprocessor|my_alu|R[6]~28_combout\ & \myprocessor|my_alu|R[5]~23_combout\ & \myprocessor|my_alu|R[4]~57_combout\ & \myprocessor|my_alu|R[3]~52_combout\ & \myprocessor|my_alu|R[2]~46_combout\ & 
\myprocessor|my_alu|R[1]~68_combout\ & \myprocessor|my_alu|R[0]~38_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(12) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(13) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ <= (\myprocessor|my_reg|valB[15]~379_combout\ & \myprocessor|my_reg|valB[14]~399_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\myprocessor|my_alu|R[11]~103_combout\ & \myprocessor|my_alu|R[10]~94_combout\ & \myprocessor|my_alu|R[9]~81_combout\ & \myprocessor|my_alu|R[8]~86_combout\ & 
\myprocessor|my_alu|R[7]~62_combout\ & \myprocessor|my_alu|R[6]~28_combout\ & \myprocessor|my_alu|R[5]~23_combout\ & \myprocessor|my_alu|R[4]~57_combout\ & \myprocessor|my_alu|R[3]~52_combout\ & \myprocessor|my_alu|R[2]~46_combout\ & 
\myprocessor|my_alu|R[1]~68_combout\ & \myprocessor|my_alu|R[0]~38_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(14) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);
\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(15) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(1);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ <= (\myprocessor|my_reg|valB[19]~419_combout\ & \myprocessor|my_reg|valB[18]~439_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\myprocessor|my_alu|R[11]~103_combout\ & \myprocessor|my_alu|R[10]~94_combout\ & \myprocessor|my_alu|R[9]~81_combout\ & \myprocessor|my_alu|R[8]~86_combout\ & 
\myprocessor|my_alu|R[7]~62_combout\ & \myprocessor|my_alu|R[6]~28_combout\ & \myprocessor|my_alu|R[5]~23_combout\ & \myprocessor|my_alu|R[4]~57_combout\ & \myprocessor|my_alu|R[3]~52_combout\ & \myprocessor|my_alu|R[2]~46_combout\ & 
\myprocessor|my_alu|R[1]~68_combout\ & \myprocessor|my_alu|R[0]~38_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(18) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(19) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ <= (\myprocessor|my_reg|valB[21]~459_combout\ & \myprocessor|my_reg|valB[20]~479_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\myprocessor|my_alu|R[11]~103_combout\ & \myprocessor|my_alu|R[10]~94_combout\ & \myprocessor|my_alu|R[9]~81_combout\ & \myprocessor|my_alu|R[8]~86_combout\ & 
\myprocessor|my_alu|R[7]~62_combout\ & \myprocessor|my_alu|R[6]~28_combout\ & \myprocessor|my_alu|R[5]~23_combout\ & \myprocessor|my_alu|R[4]~57_combout\ & \myprocessor|my_alu|R[3]~52_combout\ & \myprocessor|my_alu|R[2]~46_combout\ & 
\myprocessor|my_alu|R[1]~68_combout\ & \myprocessor|my_alu|R[0]~38_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(20) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);
\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(21) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(1);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ <= (\myprocessor|my_reg|valB[23]~499_combout\ & \myprocessor|my_reg|valB[22]~519_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\myprocessor|my_alu|R[11]~103_combout\ & \myprocessor|my_alu|R[10]~94_combout\ & \myprocessor|my_alu|R[9]~81_combout\ & \myprocessor|my_alu|R[8]~86_combout\ & 
\myprocessor|my_alu|R[7]~62_combout\ & \myprocessor|my_alu|R[6]~28_combout\ & \myprocessor|my_alu|R[5]~23_combout\ & \myprocessor|my_alu|R[4]~57_combout\ & \myprocessor|my_alu|R[3]~52_combout\ & \myprocessor|my_alu|R[2]~46_combout\ & 
\myprocessor|my_alu|R[1]~68_combout\ & \myprocessor|my_alu|R[0]~38_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(22) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);
\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(23) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(1);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ <= (\myprocessor|my_reg|valB[25]~559_combout\ & \myprocessor|my_reg|valB[24]~539_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\myprocessor|my_alu|R[11]~103_combout\ & \myprocessor|my_alu|R[10]~94_combout\ & \myprocessor|my_alu|R[9]~81_combout\ & \myprocessor|my_alu|R[8]~86_combout\ & 
\myprocessor|my_alu|R[7]~62_combout\ & \myprocessor|my_alu|R[6]~28_combout\ & \myprocessor|my_alu|R[5]~23_combout\ & \myprocessor|my_alu|R[4]~57_combout\ & \myprocessor|my_alu|R[3]~52_combout\ & \myprocessor|my_alu|R[2]~46_combout\ & 
\myprocessor|my_alu|R[1]~68_combout\ & \myprocessor|my_alu|R[0]~38_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(24) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);
\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(25) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(1);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ <= (\myprocessor|my_reg|valB[27]~579_combout\ & \myprocessor|my_reg|valB[26]~599_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\myprocessor|my_alu|R[11]~103_combout\ & \myprocessor|my_alu|R[10]~94_combout\ & \myprocessor|my_alu|R[9]~81_combout\ & \myprocessor|my_alu|R[8]~86_combout\ & 
\myprocessor|my_alu|R[7]~62_combout\ & \myprocessor|my_alu|R[6]~28_combout\ & \myprocessor|my_alu|R[5]~23_combout\ & \myprocessor|my_alu|R[4]~57_combout\ & \myprocessor|my_alu|R[3]~52_combout\ & \myprocessor|my_alu|R[2]~46_combout\ & 
\myprocessor|my_alu|R[1]~68_combout\ & \myprocessor|my_alu|R[0]~38_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(26) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);
\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(27) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(1);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ <= (\myprocessor|my_reg|valB[29]~619_combout\ & \myprocessor|my_reg|valB[28]~639_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\myprocessor|my_alu|R[11]~103_combout\ & \myprocessor|my_alu|R[10]~94_combout\ & \myprocessor|my_alu|R[9]~81_combout\ & \myprocessor|my_alu|R[8]~86_combout\ & 
\myprocessor|my_alu|R[7]~62_combout\ & \myprocessor|my_alu|R[6]~28_combout\ & \myprocessor|my_alu|R[5]~23_combout\ & \myprocessor|my_alu|R[4]~57_combout\ & \myprocessor|my_alu|R[3]~52_combout\ & \myprocessor|my_alu|R[2]~46_combout\ & 
\myprocessor|my_alu|R[1]~68_combout\ & \myprocessor|my_alu|R[0]~38_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(28) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);
\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(29) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(1);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ <= (\myprocessor|my_reg|valB[31]~679_combout\ & \myprocessor|my_reg|valB[30]~659_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\myprocessor|my_alu|R[11]~103_combout\ & \myprocessor|my_alu|R[10]~94_combout\ & \myprocessor|my_alu|R[9]~81_combout\ & \myprocessor|my_alu|R[8]~86_combout\ & 
\myprocessor|my_alu|R[7]~62_combout\ & \myprocessor|my_alu|R[6]~28_combout\ & \myprocessor|my_alu|R[5]~23_combout\ & \myprocessor|my_alu|R[4]~57_combout\ & \myprocessor|my_alu|R[3]~52_combout\ & \myprocessor|my_alu|R[2]~46_combout\ & 
\myprocessor|my_alu|R[1]~68_combout\ & \myprocessor|my_alu|R[0]~38_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(30) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);
\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(31) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(1);

\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \div|altpll_component|auto_generated|wire_pll1_clk\(0));
\div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ <= NOT \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\;

-- Location: IOOBUF_X0_Y52_N16
\lcd_data[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mylcd|lcd_data\(0),
	devoe => ww_devoe,
	o => ww_lcd_data(0));

-- Location: IOOBUF_X0_Y44_N9
\lcd_data[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mylcd|lcd_data\(1),
	devoe => ww_devoe,
	o => ww_lcd_data(1));

-- Location: IOOBUF_X0_Y44_N2
\lcd_data[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mylcd|lcd_data\(2),
	devoe => ww_devoe,
	o => ww_lcd_data(2));

-- Location: IOOBUF_X0_Y49_N9
\lcd_data[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mylcd|lcd_data\(3),
	devoe => ww_devoe,
	o => ww_lcd_data(3));

-- Location: IOOBUF_X0_Y54_N9
\lcd_data[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mylcd|lcd_data\(4),
	devoe => ww_devoe,
	o => ww_lcd_data(4));

-- Location: IOOBUF_X0_Y55_N23
\lcd_data[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mylcd|lcd_data\(5),
	devoe => ww_devoe,
	o => ww_lcd_data(5));

-- Location: IOOBUF_X0_Y51_N16
\lcd_data[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mylcd|lcd_data\(6),
	devoe => ww_devoe,
	o => ww_lcd_data(6));

-- Location: IOOBUF_X0_Y47_N2
\lcd_data[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mylcd|lcd_data\(7),
	devoe => ww_devoe,
	o => ww_lcd_data(7));

-- Location: IOOBUF_X107_Y73_N9
\leds[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_leds(0));

-- Location: IOOBUF_X111_Y73_N9
\leds[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_leds(1));

-- Location: IOOBUF_X83_Y73_N2
\leds[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_leds(2));

-- Location: IOOBUF_X85_Y73_N23
\leds[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_leds(3));

-- Location: IOOBUF_X72_Y73_N16
\leds[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_leds(4));

-- Location: IOOBUF_X74_Y73_N16
\leds[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_leds(5));

-- Location: IOOBUF_X72_Y73_N23
\leds[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_leds(6));

-- Location: IOOBUF_X74_Y73_N23
\leds[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_leds(7));

-- Location: IOOBUF_X0_Y44_N23
\lcd_rw~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_lcd_rw);

-- Location: IOOBUF_X0_Y52_N2
\lcd_en~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mylcd|lcd_en~q\,
	devoe => ww_devoe,
	o => ww_lcd_en);

-- Location: IOOBUF_X0_Y44_N16
\lcd_rs~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mylcd|lcd_rs~q\,
	devoe => ww_devoe,
	o => ww_lcd_rs);

-- Location: IOOBUF_X0_Y58_N16
\lcd_on~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_lcd_on);

-- Location: IOOBUF_X0_Y47_N23
\lcd_blon~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_lcd_blon);

-- Location: IOIBUF_X0_Y36_N15
\inclock~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inclock,
	o => \inclock~input_o\);

-- Location: PLL_1
\div|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 30,
	c0_initial => 1,
	c0_low => 30,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 0,
	c1_initial => 0,
	c1_low => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 5,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "unused",
	clk1_divide_by => 0,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 0,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \div|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \div|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \div|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \div|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G3
\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X68_Y46_N14
\mylcd|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add4~0_combout\ = \mylcd|index\(0) $ (VCC)
-- \mylcd|Add4~1\ = CARRY(\mylcd|index\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(0),
	datad => VCC,
	combout => \mylcd|Add4~0_combout\,
	cout => \mylcd|Add4~1\);

-- Location: LCCOMB_X68_Y46_N6
\mylcd|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|LessThan3~0_combout\ = (\mylcd|index\(4)) # ((\mylcd|index\(3)) # ((\mylcd|index\(1) & \mylcd|index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(4),
	datab => \mylcd|index\(3),
	datac => \mylcd|index\(1),
	datad => \mylcd|index\(2),
	combout => \mylcd|LessThan3~0_combout\);

-- Location: LCCOMB_X68_Y46_N22
\mylcd|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add4~8_combout\ = (\mylcd|index\(4) & (\mylcd|Add4~7\ $ (GND))) # (!\mylcd|index\(4) & (!\mylcd|Add4~7\ & VCC))
-- \mylcd|Add4~9\ = CARRY((\mylcd|index\(4) & !\mylcd|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(4),
	datad => VCC,
	cin => \mylcd|Add4~7\,
	combout => \mylcd|Add4~8_combout\,
	cout => \mylcd|Add4~9\);

-- Location: LCCOMB_X68_Y46_N24
\mylcd|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add4~10_combout\ = \mylcd|index\(5) $ (\mylcd|Add4~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|index\(5),
	cin => \mylcd|Add4~9\,
	combout => \mylcd|Add4~10_combout\);

-- Location: LCCOMB_X67_Y46_N14
\mylcd|delay[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[0]~18_combout\ = \mylcd|delay\(0) $ (VCC)
-- \mylcd|delay[0]~19\ = CARRY(\mylcd|delay\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|delay\(0),
	datad => VCC,
	combout => \mylcd|delay[0]~18_combout\,
	cout => \mylcd|delay[0]~19\);

-- Location: IOIBUF_X115_Y40_N8
\resetn~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_resetn,
	o => \resetn~input_o\);

-- Location: LCCOMB_X77_Y46_N0
\mylcd|state2.A~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|state2.A~0_combout\ = !\mylcd|state2.D~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|state2.D~q\,
	combout => \mylcd|state2.A~0_combout\);

-- Location: LCCOMB_X69_Y46_N22
\mylcd|state1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|state1~12_combout\ = (!\mylcd|cdone~q\ & \mylcd|state1.B~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mylcd|cdone~q\,
	datad => \mylcd|state1.B~q\,
	combout => \mylcd|state1~12_combout\);

-- Location: LCCOMB_X69_Y46_N10
\mylcd|state1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|state1~13_combout\ = (\mylcd|state1~12_combout\) # (((\mylcd|state1.C~q\ & !\mylcd|LessThan4~5_combout\)) # (!\mylcd|LessThan3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|state1~12_combout\,
	datab => \mylcd|state1.C~q\,
	datac => \mylcd|LessThan4~5_combout\,
	datad => \mylcd|LessThan3~1_combout\,
	combout => \mylcd|state1~13_combout\);

-- Location: LCCOMB_X69_Y46_N20
\mylcd|state1.B~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|state1.B~3_combout\ = (\mylcd|state1~13_combout\ & (((\mylcd|state1.B~q\)))) # (!\mylcd|state1~13_combout\ & (!\mylcd|state1.C~q\ & (!\mylcd|state1.B~q\ & !\mylcd|state1.D~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|state1~13_combout\,
	datab => \mylcd|state1.C~q\,
	datac => \mylcd|state1.B~q\,
	datad => \mylcd|state1.D~q\,
	combout => \mylcd|state1.B~3_combout\);

-- Location: FF_X69_Y46_N21
\mylcd|state1.B\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|state1.B~3_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|state1.B~q\);

-- Location: LCCOMB_X69_Y46_N16
\mylcd|state1.B~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|state1.B~2_combout\ = (!\mylcd|state1.D~q\ & (!\mylcd|state1.B~q\ & !\mylcd|state1.C~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|state1.D~q\,
	datab => \mylcd|state1.B~q\,
	datad => \mylcd|state1.C~q\,
	combout => \mylcd|state1.B~2_combout\);

-- Location: LCCOMB_X69_Y46_N4
\mylcd|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Selector0~0_combout\ = (\mylcd|state1.B~2_combout\) # ((\mylcd|cstart~q\ & ((!\mylcd|state1.B~q\) # (!\mylcd|cdone~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|cdone~q\,
	datab => \mylcd|state1.B~2_combout\,
	datac => \mylcd|cstart~q\,
	datad => \mylcd|state1.B~q\,
	combout => \mylcd|Selector0~0_combout\);

-- Location: FF_X69_Y46_N5
\mylcd|cstart\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|Selector0~0_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|LessThan3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|cstart~q\);

-- Location: LCCOMB_X77_Y46_N24
\mylcd|prestart~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|prestart~feeder_combout\ = \mylcd|cstart~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|cstart~q\,
	combout => \mylcd|prestart~feeder_combout\);

-- Location: FF_X77_Y46_N25
\mylcd|prestart\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|prestart~feeder_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|prestart~q\);

-- Location: LCCOMB_X77_Y46_N18
\mylcd|mstart~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|mstart~0_combout\ = (\mylcd|mstart~q\ & (!\mylcd|state2.D~q\)) # (!\mylcd|mstart~q\ & (((\mylcd|cstart~q\ & !\mylcd|prestart~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|state2.D~q\,
	datab => \mylcd|cstart~q\,
	datac => \mylcd|mstart~q\,
	datad => \mylcd|prestart~q\,
	combout => \mylcd|mstart~0_combout\);

-- Location: FF_X77_Y46_N19
\mylcd|mstart\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|mstart~0_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|mstart~q\);

-- Location: FF_X77_Y46_N1
\mylcd|state2.A\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|state2.A~0_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|mstart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|state2.A~q\);

-- Location: LCCOMB_X80_Y46_N2
\mylcd|state2.B~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|state2.B~0_combout\ = !\mylcd|state2.A~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|state2.A~q\,
	combout => \mylcd|state2.B~0_combout\);

-- Location: FF_X80_Y46_N3
\mylcd|state2.B\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|state2.B~0_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|mstart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|state2.B~q\);

-- Location: LCCOMB_X80_Y46_N12
\mylcd|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Selector7~0_combout\ = (\mylcd|state2.B~q\) # ((\mylcd|state2.C~q\ & !\mylcd|count\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|state2.B~q\,
	datac => \mylcd|state2.C~q\,
	datad => \mylcd|count\(4),
	combout => \mylcd|Selector7~0_combout\);

-- Location: FF_X80_Y46_N13
\mylcd|state2.C\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|Selector7~0_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|mstart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|state2.C~q\);

-- Location: LCCOMB_X80_Y46_N24
\mylcd|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Selector9~0_combout\ = (\mylcd|count\(4) & (((\mylcd|state2.B~q\) # (\mylcd|state2.C~q\)) # (!\mylcd|state2.A~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|state2.A~q\,
	datab => \mylcd|state2.B~q\,
	datac => \mylcd|state2.C~q\,
	datad => \mylcd|count\(4),
	combout => \mylcd|Selector9~0_combout\);

-- Location: LCCOMB_X80_Y46_N30
\mylcd|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Selector10~0_combout\ = ((\mylcd|state2.B~q\) # ((\mylcd|state2.C~q\ & \mylcd|count\(4)))) # (!\mylcd|state2.A~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|state2.A~q\,
	datab => \mylcd|state2.B~q\,
	datac => \mylcd|state2.C~q\,
	datad => \mylcd|count\(4),
	combout => \mylcd|Selector10~0_combout\);

-- Location: LCCOMB_X80_Y46_N28
\mylcd|Selector7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Selector7~1_combout\ = (!\mylcd|count\(4) & \mylcd|state2.C~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|count\(4),
	datad => \mylcd|state2.C~q\,
	combout => \mylcd|Selector7~1_combout\);

-- Location: LCCOMB_X80_Y46_N14
\mylcd|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add5~0_combout\ = \mylcd|count\(0) $ (VCC)
-- \mylcd|Add5~1\ = CARRY(\mylcd|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|count\(0),
	datad => VCC,
	combout => \mylcd|Add5~0_combout\,
	cout => \mylcd|Add5~1\);

-- Location: LCCOMB_X80_Y46_N10
\mylcd|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Selector13~0_combout\ = (\mylcd|Selector10~0_combout\ & ((\mylcd|count\(0)) # ((\mylcd|Add5~0_combout\ & \mylcd|Selector7~1_combout\)))) # (!\mylcd|Selector10~0_combout\ & (\mylcd|Add5~0_combout\ & ((\mylcd|Selector7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Selector10~0_combout\,
	datab => \mylcd|Add5~0_combout\,
	datac => \mylcd|count\(0),
	datad => \mylcd|Selector7~1_combout\,
	combout => \mylcd|Selector13~0_combout\);

-- Location: FF_X80_Y46_N11
\mylcd|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|Selector13~0_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|mstart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|count\(0));

-- Location: LCCOMB_X80_Y46_N16
\mylcd|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add5~2_combout\ = (\mylcd|count\(1) & (!\mylcd|Add5~1\)) # (!\mylcd|count\(1) & ((\mylcd|Add5~1\) # (GND)))
-- \mylcd|Add5~3\ = CARRY((!\mylcd|Add5~1\) # (!\mylcd|count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|count\(1),
	datad => VCC,
	cin => \mylcd|Add5~1\,
	combout => \mylcd|Add5~2_combout\,
	cout => \mylcd|Add5~3\);

-- Location: LCCOMB_X80_Y46_N8
\mylcd|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Selector12~0_combout\ = (\mylcd|Selector10~0_combout\ & ((\mylcd|count\(1)) # ((\mylcd|Selector7~1_combout\ & \mylcd|Add5~2_combout\)))) # (!\mylcd|Selector10~0_combout\ & (\mylcd|Selector7~1_combout\ & ((\mylcd|Add5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Selector10~0_combout\,
	datab => \mylcd|Selector7~1_combout\,
	datac => \mylcd|count\(1),
	datad => \mylcd|Add5~2_combout\,
	combout => \mylcd|Selector12~0_combout\);

-- Location: FF_X80_Y46_N9
\mylcd|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|Selector12~0_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|mstart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|count\(1));

-- Location: LCCOMB_X80_Y46_N18
\mylcd|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add5~4_combout\ = (\mylcd|count\(2) & (\mylcd|Add5~3\ $ (GND))) # (!\mylcd|count\(2) & (!\mylcd|Add5~3\ & VCC))
-- \mylcd|Add5~5\ = CARRY((\mylcd|count\(2) & !\mylcd|Add5~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|count\(2),
	datad => VCC,
	cin => \mylcd|Add5~3\,
	combout => \mylcd|Add5~4_combout\,
	cout => \mylcd|Add5~5\);

-- Location: LCCOMB_X80_Y46_N4
\mylcd|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Selector11~0_combout\ = (\mylcd|Selector10~0_combout\ & ((\mylcd|count\(2)) # ((\mylcd|Selector7~1_combout\ & \mylcd|Add5~4_combout\)))) # (!\mylcd|Selector10~0_combout\ & (\mylcd|Selector7~1_combout\ & ((\mylcd|Add5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Selector10~0_combout\,
	datab => \mylcd|Selector7~1_combout\,
	datac => \mylcd|count\(2),
	datad => \mylcd|Add5~4_combout\,
	combout => \mylcd|Selector11~0_combout\);

-- Location: FF_X80_Y46_N5
\mylcd|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|Selector11~0_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|mstart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|count\(2));

-- Location: LCCOMB_X80_Y46_N20
\mylcd|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add5~6_combout\ = (\mylcd|count\(3) & (!\mylcd|Add5~5\)) # (!\mylcd|count\(3) & ((\mylcd|Add5~5\) # (GND)))
-- \mylcd|Add5~7\ = CARRY((!\mylcd|Add5~5\) # (!\mylcd|count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|count\(3),
	datad => VCC,
	cin => \mylcd|Add5~5\,
	combout => \mylcd|Add5~6_combout\,
	cout => \mylcd|Add5~7\);

-- Location: LCCOMB_X80_Y46_N26
\mylcd|Selector10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Selector10~1_combout\ = (\mylcd|Selector10~0_combout\ & ((\mylcd|count\(3)) # ((\mylcd|Selector7~1_combout\ & \mylcd|Add5~6_combout\)))) # (!\mylcd|Selector10~0_combout\ & (\mylcd|Selector7~1_combout\ & ((\mylcd|Add5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Selector10~0_combout\,
	datab => \mylcd|Selector7~1_combout\,
	datac => \mylcd|count\(3),
	datad => \mylcd|Add5~6_combout\,
	combout => \mylcd|Selector10~1_combout\);

-- Location: FF_X80_Y46_N27
\mylcd|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|Selector10~1_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|mstart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|count\(3));

-- Location: LCCOMB_X80_Y46_N22
\mylcd|Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add5~8_combout\ = \mylcd|Add5~7\ $ (!\mylcd|count\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|count\(4),
	cin => \mylcd|Add5~7\,
	combout => \mylcd|Add5~8_combout\);

-- Location: LCCOMB_X80_Y46_N6
\mylcd|Selector9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Selector9~1_combout\ = (\mylcd|Selector9~0_combout\) # ((\mylcd|Add5~8_combout\ & \mylcd|state2.C~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|Selector9~0_combout\,
	datac => \mylcd|Add5~8_combout\,
	datad => \mylcd|state2.C~q\,
	combout => \mylcd|Selector9~1_combout\);

-- Location: FF_X80_Y46_N7
\mylcd|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|Selector9~1_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|mstart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|count\(4));

-- Location: LCCOMB_X77_Y46_N6
\mylcd|state2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|state2~12_combout\ = (\mylcd|count\(4) & \mylcd|state2.C~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mylcd|count\(4),
	datad => \mylcd|state2.C~q\,
	combout => \mylcd|state2~12_combout\);

-- Location: FF_X77_Y46_N7
\mylcd|state2.D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|state2~12_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|mstart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|state2.D~q\);

-- Location: LCCOMB_X77_Y46_N10
\mylcd|mstart~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|mstart~1_combout\ = (\mylcd|state2.D~q\ & \mylcd|mstart~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|state2.D~q\,
	datad => \mylcd|mstart~q\,
	combout => \mylcd|mstart~1_combout\);

-- Location: LCCOMB_X77_Y46_N28
\mylcd|cdone~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|cdone~0_combout\ = (\mylcd|mstart~1_combout\) # ((\mylcd|cdone~q\ & ((\mylcd|prestart~q\) # (!\mylcd|cstart~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|mstart~1_combout\,
	datab => \mylcd|cstart~q\,
	datac => \mylcd|cdone~q\,
	datad => \mylcd|prestart~q\,
	combout => \mylcd|cdone~0_combout\);

-- Location: FF_X77_Y46_N29
\mylcd|cdone\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|cdone~0_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|cdone~q\);

-- Location: LCCOMB_X69_Y46_N0
\mylcd|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Selector3~0_combout\ = (\mylcd|cdone~q\ & ((\mylcd|state1.B~q\) # ((\mylcd|state1.C~q\ & !\mylcd|LessThan4~5_combout\)))) # (!\mylcd|cdone~q\ & (((\mylcd|state1.C~q\ & !\mylcd|LessThan4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|cdone~q\,
	datab => \mylcd|state1.B~q\,
	datac => \mylcd|state1.C~q\,
	datad => \mylcd|LessThan4~5_combout\,
	combout => \mylcd|Selector3~0_combout\);

-- Location: FF_X69_Y46_N1
\mylcd|state1.C\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|Selector3~0_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|LessThan3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|state1.C~q\);

-- Location: LCCOMB_X69_Y46_N26
\mylcd|delay[17]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[17]~22_combout\ = (\mylcd|state1.C~q\ & ((!\mylcd|index\(5)) # (!\mylcd|LessThan3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|LessThan3~0_combout\,
	datac => \mylcd|index\(5),
	datad => \mylcd|state1.C~q\,
	combout => \mylcd|delay[17]~22_combout\);

-- Location: FF_X67_Y46_N15
\mylcd|delay[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[0]~18_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(0));

-- Location: LCCOMB_X67_Y46_N16
\mylcd|delay[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[1]~20_combout\ = (\mylcd|delay\(1) & (!\mylcd|delay[0]~19\)) # (!\mylcd|delay\(1) & ((\mylcd|delay[0]~19\) # (GND)))
-- \mylcd|delay[1]~21\ = CARRY((!\mylcd|delay[0]~19\) # (!\mylcd|delay\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|delay\(1),
	datad => VCC,
	cin => \mylcd|delay[0]~19\,
	combout => \mylcd|delay[1]~20_combout\,
	cout => \mylcd|delay[1]~21\);

-- Location: FF_X67_Y46_N17
\mylcd|delay[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[1]~20_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(1));

-- Location: LCCOMB_X67_Y46_N18
\mylcd|delay[2]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[2]~23_combout\ = (\mylcd|delay\(2) & (\mylcd|delay[1]~21\ $ (GND))) # (!\mylcd|delay\(2) & (!\mylcd|delay[1]~21\ & VCC))
-- \mylcd|delay[2]~24\ = CARRY((\mylcd|delay\(2) & !\mylcd|delay[1]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|delay\(2),
	datad => VCC,
	cin => \mylcd|delay[1]~21\,
	combout => \mylcd|delay[2]~23_combout\,
	cout => \mylcd|delay[2]~24\);

-- Location: FF_X67_Y46_N19
\mylcd|delay[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[2]~23_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(2));

-- Location: LCCOMB_X67_Y46_N20
\mylcd|delay[3]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[3]~25_combout\ = (\mylcd|delay\(3) & (!\mylcd|delay[2]~24\)) # (!\mylcd|delay\(3) & ((\mylcd|delay[2]~24\) # (GND)))
-- \mylcd|delay[3]~26\ = CARRY((!\mylcd|delay[2]~24\) # (!\mylcd|delay\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|delay\(3),
	datad => VCC,
	cin => \mylcd|delay[2]~24\,
	combout => \mylcd|delay[3]~25_combout\,
	cout => \mylcd|delay[3]~26\);

-- Location: FF_X67_Y46_N21
\mylcd|delay[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[3]~25_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(3));

-- Location: LCCOMB_X67_Y46_N22
\mylcd|delay[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[4]~27_combout\ = (\mylcd|delay\(4) & (\mylcd|delay[3]~26\ $ (GND))) # (!\mylcd|delay\(4) & (!\mylcd|delay[3]~26\ & VCC))
-- \mylcd|delay[4]~28\ = CARRY((\mylcd|delay\(4) & !\mylcd|delay[3]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|delay\(4),
	datad => VCC,
	cin => \mylcd|delay[3]~26\,
	combout => \mylcd|delay[4]~27_combout\,
	cout => \mylcd|delay[4]~28\);

-- Location: FF_X67_Y46_N23
\mylcd|delay[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[4]~27_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(4));

-- Location: LCCOMB_X67_Y46_N24
\mylcd|delay[5]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[5]~29_combout\ = (\mylcd|delay\(5) & (!\mylcd|delay[4]~28\)) # (!\mylcd|delay\(5) & ((\mylcd|delay[4]~28\) # (GND)))
-- \mylcd|delay[5]~30\ = CARRY((!\mylcd|delay[4]~28\) # (!\mylcd|delay\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|delay\(5),
	datad => VCC,
	cin => \mylcd|delay[4]~28\,
	combout => \mylcd|delay[5]~29_combout\,
	cout => \mylcd|delay[5]~30\);

-- Location: FF_X67_Y46_N25
\mylcd|delay[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[5]~29_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(5));

-- Location: LCCOMB_X67_Y46_N26
\mylcd|delay[6]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[6]~31_combout\ = (\mylcd|delay\(6) & (\mylcd|delay[5]~30\ $ (GND))) # (!\mylcd|delay\(6) & (!\mylcd|delay[5]~30\ & VCC))
-- \mylcd|delay[6]~32\ = CARRY((\mylcd|delay\(6) & !\mylcd|delay[5]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|delay\(6),
	datad => VCC,
	cin => \mylcd|delay[5]~30\,
	combout => \mylcd|delay[6]~31_combout\,
	cout => \mylcd|delay[6]~32\);

-- Location: FF_X67_Y46_N27
\mylcd|delay[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[6]~31_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(6));

-- Location: LCCOMB_X67_Y46_N28
\mylcd|delay[7]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[7]~33_combout\ = (\mylcd|delay\(7) & (!\mylcd|delay[6]~32\)) # (!\mylcd|delay\(7) & ((\mylcd|delay[6]~32\) # (GND)))
-- \mylcd|delay[7]~34\ = CARRY((!\mylcd|delay[6]~32\) # (!\mylcd|delay\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|delay\(7),
	datad => VCC,
	cin => \mylcd|delay[6]~32\,
	combout => \mylcd|delay[7]~33_combout\,
	cout => \mylcd|delay[7]~34\);

-- Location: FF_X67_Y46_N29
\mylcd|delay[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[7]~33_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(7));

-- Location: LCCOMB_X67_Y46_N30
\mylcd|delay[8]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[8]~35_combout\ = (\mylcd|delay\(8) & (\mylcd|delay[7]~34\ $ (GND))) # (!\mylcd|delay\(8) & (!\mylcd|delay[7]~34\ & VCC))
-- \mylcd|delay[8]~36\ = CARRY((\mylcd|delay\(8) & !\mylcd|delay[7]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|delay\(8),
	datad => VCC,
	cin => \mylcd|delay[7]~34\,
	combout => \mylcd|delay[8]~35_combout\,
	cout => \mylcd|delay[8]~36\);

-- Location: FF_X67_Y46_N31
\mylcd|delay[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[8]~35_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(8));

-- Location: LCCOMB_X67_Y46_N4
\mylcd|LessThan4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|LessThan4~1_combout\ = (((!\mylcd|delay\(7)) # (!\mylcd|delay\(6))) # (!\mylcd|delay\(5))) # (!\mylcd|delay\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|delay\(8),
	datab => \mylcd|delay\(5),
	datac => \mylcd|delay\(6),
	datad => \mylcd|delay\(7),
	combout => \mylcd|LessThan4~1_combout\);

-- Location: LCCOMB_X67_Y45_N0
\mylcd|delay[9]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[9]~37_combout\ = (\mylcd|delay\(9) & (!\mylcd|delay[8]~36\)) # (!\mylcd|delay\(9) & ((\mylcd|delay[8]~36\) # (GND)))
-- \mylcd|delay[9]~38\ = CARRY((!\mylcd|delay[8]~36\) # (!\mylcd|delay\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|delay\(9),
	datad => VCC,
	cin => \mylcd|delay[8]~36\,
	combout => \mylcd|delay[9]~37_combout\,
	cout => \mylcd|delay[9]~38\);

-- Location: FF_X67_Y45_N1
\mylcd|delay[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[9]~37_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(9));

-- Location: LCCOMB_X67_Y45_N2
\mylcd|delay[10]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[10]~39_combout\ = (\mylcd|delay\(10) & (\mylcd|delay[9]~38\ $ (GND))) # (!\mylcd|delay\(10) & (!\mylcd|delay[9]~38\ & VCC))
-- \mylcd|delay[10]~40\ = CARRY((\mylcd|delay\(10) & !\mylcd|delay[9]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|delay\(10),
	datad => VCC,
	cin => \mylcd|delay[9]~38\,
	combout => \mylcd|delay[10]~39_combout\,
	cout => \mylcd|delay[10]~40\);

-- Location: FF_X67_Y45_N3
\mylcd|delay[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[10]~39_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(10));

-- Location: LCCOMB_X67_Y45_N4
\mylcd|delay[11]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[11]~41_combout\ = (\mylcd|delay\(11) & (!\mylcd|delay[10]~40\)) # (!\mylcd|delay\(11) & ((\mylcd|delay[10]~40\) # (GND)))
-- \mylcd|delay[11]~42\ = CARRY((!\mylcd|delay[10]~40\) # (!\mylcd|delay\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|delay\(11),
	datad => VCC,
	cin => \mylcd|delay[10]~40\,
	combout => \mylcd|delay[11]~41_combout\,
	cout => \mylcd|delay[11]~42\);

-- Location: FF_X67_Y45_N5
\mylcd|delay[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[11]~41_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(11));

-- Location: LCCOMB_X67_Y45_N6
\mylcd|delay[12]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[12]~43_combout\ = (\mylcd|delay\(12) & (\mylcd|delay[11]~42\ $ (GND))) # (!\mylcd|delay\(12) & (!\mylcd|delay[11]~42\ & VCC))
-- \mylcd|delay[12]~44\ = CARRY((\mylcd|delay\(12) & !\mylcd|delay[11]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|delay\(12),
	datad => VCC,
	cin => \mylcd|delay[11]~42\,
	combout => \mylcd|delay[12]~43_combout\,
	cout => \mylcd|delay[12]~44\);

-- Location: FF_X67_Y45_N7
\mylcd|delay[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[12]~43_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(12));

-- Location: LCCOMB_X67_Y45_N8
\mylcd|delay[13]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[13]~45_combout\ = (\mylcd|delay\(13) & (!\mylcd|delay[12]~44\)) # (!\mylcd|delay\(13) & ((\mylcd|delay[12]~44\) # (GND)))
-- \mylcd|delay[13]~46\ = CARRY((!\mylcd|delay[12]~44\) # (!\mylcd|delay\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|delay\(13),
	datad => VCC,
	cin => \mylcd|delay[12]~44\,
	combout => \mylcd|delay[13]~45_combout\,
	cout => \mylcd|delay[13]~46\);

-- Location: FF_X67_Y45_N9
\mylcd|delay[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[13]~45_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(13));

-- Location: LCCOMB_X67_Y45_N10
\mylcd|delay[14]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[14]~47_combout\ = (\mylcd|delay\(14) & (\mylcd|delay[13]~46\ $ (GND))) # (!\mylcd|delay\(14) & (!\mylcd|delay[13]~46\ & VCC))
-- \mylcd|delay[14]~48\ = CARRY((\mylcd|delay\(14) & !\mylcd|delay[13]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|delay\(14),
	datad => VCC,
	cin => \mylcd|delay[13]~46\,
	combout => \mylcd|delay[14]~47_combout\,
	cout => \mylcd|delay[14]~48\);

-- Location: FF_X67_Y45_N11
\mylcd|delay[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[14]~47_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(14));

-- Location: LCCOMB_X67_Y45_N12
\mylcd|delay[15]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[15]~49_combout\ = (\mylcd|delay\(15) & (!\mylcd|delay[14]~48\)) # (!\mylcd|delay\(15) & ((\mylcd|delay[14]~48\) # (GND)))
-- \mylcd|delay[15]~50\ = CARRY((!\mylcd|delay[14]~48\) # (!\mylcd|delay\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|delay\(15),
	datad => VCC,
	cin => \mylcd|delay[14]~48\,
	combout => \mylcd|delay[15]~49_combout\,
	cout => \mylcd|delay[15]~50\);

-- Location: FF_X67_Y45_N13
\mylcd|delay[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[15]~49_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(15));

-- Location: LCCOMB_X67_Y45_N14
\mylcd|delay[16]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[16]~51_combout\ = (\mylcd|delay\(16) & (\mylcd|delay[15]~50\ $ (GND))) # (!\mylcd|delay\(16) & (!\mylcd|delay[15]~50\ & VCC))
-- \mylcd|delay[16]~52\ = CARRY((\mylcd|delay\(16) & !\mylcd|delay[15]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|delay\(16),
	datad => VCC,
	cin => \mylcd|delay[15]~50\,
	combout => \mylcd|delay[16]~51_combout\,
	cout => \mylcd|delay[16]~52\);

-- Location: FF_X67_Y45_N15
\mylcd|delay[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[16]~51_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(16));

-- Location: LCCOMB_X67_Y45_N16
\mylcd|delay[17]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[17]~53_combout\ = \mylcd|delay[16]~52\ $ (\mylcd|delay\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|delay\(17),
	cin => \mylcd|delay[16]~52\,
	combout => \mylcd|delay[17]~53_combout\);

-- Location: FF_X67_Y45_N17
\mylcd|delay[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[17]~53_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(17));

-- Location: LCCOMB_X67_Y45_N28
\mylcd|LessThan4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|LessThan4~3_combout\ = (((!\mylcd|delay\(14)) # (!\mylcd|delay\(13))) # (!\mylcd|delay\(16))) # (!\mylcd|delay\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|delay\(15),
	datab => \mylcd|delay\(16),
	datac => \mylcd|delay\(13),
	datad => \mylcd|delay\(14),
	combout => \mylcd|LessThan4~3_combout\);

-- Location: LCCOMB_X67_Y45_N26
\mylcd|LessThan4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|LessThan4~2_combout\ = (!\mylcd|delay\(12)) # (!\mylcd|delay\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mylcd|delay\(11),
	datad => \mylcd|delay\(12),
	combout => \mylcd|LessThan4~2_combout\);

-- Location: LCCOMB_X67_Y45_N22
\mylcd|LessThan4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|LessThan4~4_combout\ = (\mylcd|LessThan4~3_combout\) # (((\mylcd|LessThan4~2_combout\) # (!\mylcd|delay\(9))) # (!\mylcd|delay\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|LessThan4~3_combout\,
	datab => \mylcd|delay\(10),
	datac => \mylcd|LessThan4~2_combout\,
	datad => \mylcd|delay\(9),
	combout => \mylcd|LessThan4~4_combout\);

-- Location: LCCOMB_X67_Y46_N10
\mylcd|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|LessThan4~0_combout\ = (((!\mylcd|delay\(1)) # (!\mylcd|delay\(4))) # (!\mylcd|delay\(2))) # (!\mylcd|delay\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|delay\(3),
	datab => \mylcd|delay\(2),
	datac => \mylcd|delay\(4),
	datad => \mylcd|delay\(1),
	combout => \mylcd|LessThan4~0_combout\);

-- Location: LCCOMB_X67_Y45_N24
\mylcd|LessThan4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|LessThan4~5_combout\ = (!\mylcd|LessThan4~1_combout\ & (\mylcd|delay\(17) & (!\mylcd|LessThan4~4_combout\ & !\mylcd|LessThan4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|LessThan4~1_combout\,
	datab => \mylcd|delay\(17),
	datac => \mylcd|LessThan4~4_combout\,
	datad => \mylcd|LessThan4~0_combout\,
	combout => \mylcd|LessThan4~5_combout\);

-- Location: LCCOMB_X69_Y46_N6
\mylcd|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Selector4~0_combout\ = (\mylcd|LessThan4~5_combout\ & \mylcd|state1.C~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|LessThan4~5_combout\,
	datad => \mylcd|state1.C~q\,
	combout => \mylcd|Selector4~0_combout\);

-- Location: FF_X69_Y46_N7
\mylcd|state1.D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|Selector4~0_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|LessThan3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|state1.D~q\);

-- Location: LCCOMB_X69_Y46_N30
\mylcd|buf_changed_ack~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|buf_changed_ack~0_combout\ = (\mylcd|index\(5) & (\mylcd|LessThan3~0_combout\ & ((\mylcd|buf_changed_ack~q\) # (\mylcd|buf_changed~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(5),
	datab => \mylcd|LessThan3~0_combout\,
	datac => \mylcd|buf_changed_ack~q\,
	datad => \mylcd|buf_changed~q\,
	combout => \mylcd|buf_changed_ack~0_combout\);

-- Location: FF_X69_Y46_N31
\mylcd|buf_changed_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|buf_changed_ack~0_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|buf_changed_ack~q\);

-- Location: FF_X49_Y39_N25
\myprocessor|PC|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|mux_jr|F[0]~33_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|PC|bits:0:r~q\);

-- Location: FF_X50_Y39_N17
\myprocessor|PC|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|mux_jr|F[1]~35_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|PC|bits:1:r~q\);

-- Location: LCCOMB_X49_Y39_N2
\myprocessor|adder_pc|lower|carry~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_pc|lower|carry~0_combout\ = (\myprocessor|PC|bits:0:r~q\ & \myprocessor|PC|bits:1:r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|PC|bits:0:r~q\,
	datad => \myprocessor|PC|bits:1:r~q\,
	combout => \myprocessor|adder_pc|lower|carry~0_combout\);

-- Location: FF_X50_Y39_N7
\myprocessor|PC|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|mux_jr|F[2]~37_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|PC|bits:2:r~q\);

-- Location: FF_X50_Y39_N9
\myprocessor|PC|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|mux_jr|F[3]~39_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|PC|bits:3:r~q\);

-- Location: LCCOMB_X50_Y39_N26
\myprocessor|adder_pc|lower|carry~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_pc|lower|carry~1_combout\ = (\myprocessor|PC|bits:2:r~q\ & (\myprocessor|PC|bits:0:r~q\ & (\myprocessor|PC|bits:3:r~q\ & \myprocessor|PC|bits:1:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|PC|bits:2:r~q\,
	datab => \myprocessor|PC|bits:0:r~q\,
	datac => \myprocessor|PC|bits:3:r~q\,
	datad => \myprocessor|PC|bits:1:r~q\,
	combout => \myprocessor|adder_pc|lower|carry~1_combout\);

-- Location: FF_X50_Y37_N1
\myprocessor|PC|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|mux_jr|F[4]~41_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|PC|bits:4:r~q\);

-- Location: LCCOMB_X50_Y37_N4
\myprocessor|adder_pc|lower|sum[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_pc|lower|sum\(4) = \myprocessor|adder_pc|lower|carry~1_combout\ $ (\myprocessor|PC|bits:4:r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|adder_pc|lower|carry~1_combout\,
	datac => \myprocessor|PC|bits:4:r~q\,
	combout => \myprocessor|adder_pc|lower|sum\(4));

-- Location: FF_X50_Y37_N19
\myprocessor|PC|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|mux_jr|F[5]~43_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|PC|bits:5:r~q\);

-- Location: LCCOMB_X52_Y37_N24
\myprocessor|adder_pc|lower|carry~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_pc|lower|carry~3_combout\ = (\myprocessor|adder_pc|lower|carry~1_combout\ & (\myprocessor|PC|bits:4:r~q\ & \myprocessor|PC|bits:5:r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|adder_pc|lower|carry~1_combout\,
	datac => \myprocessor|PC|bits:4:r~q\,
	datad => \myprocessor|PC|bits:5:r~q\,
	combout => \myprocessor|adder_pc|lower|carry~3_combout\);

-- Location: FF_X52_Y37_N3
\myprocessor|PC|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|mux_jr|F[6]~45_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|PC|bits:6:r~q\);

-- Location: LCCOMB_X57_Y35_N26
\myprocessor|my_control|Rdst~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_control|Rdst~0_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30) & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	combout => \myprocessor|my_control|Rdst~0_combout\);

-- Location: M9K_X51_Y28_N0
\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400040500000000000400000104040110500000010000000000004",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-fibonacci-imem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y26_N0
\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400C000C0F0504444040040000010C0C030454000000400000000000E",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-fibonacci-imem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y31_N6
\myprocessor|my_reg|valB[19]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~40_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(14) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(12) & (\myprocessor|my_control|Rdst~0_combout\ & 
-- !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(14),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(12),
	datac => \myprocessor|my_control|Rdst~0_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(13),
	combout => \myprocessor|my_reg|valB[19]~40_combout\);

-- Location: M9K_X64_Y28_N0
\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AA2E82ACAF85044882400A02A8A88E0E0B2A04888880428008888282E",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-fibonacci-imem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y31_N0
\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003B061008D6C6C6B045761315EDED4040AE11ABC2C20AB85140001040A",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-fibonacci-imem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y31_N0
\myprocessor|my_reg|valB[19]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~20_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_reg|valB[19]~20_combout\);

-- Location: LCCOMB_X60_Y31_N8
\myprocessor|my_reg|valB[19]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~41_combout\ = (\myprocessor|my_reg|valB[19]~40_combout\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (!\myprocessor|my_control|Rdst~0_combout\ & \myprocessor|my_reg|valB[19]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~40_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_control|Rdst~0_combout\,
	datad => \myprocessor|my_reg|valB[19]~20_combout\,
	combout => \myprocessor|my_reg|valB[19]~41_combout\);

-- Location: LCCOMB_X58_Y31_N24
\myprocessor|my_reg|valB[19]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~42_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & !\myprocessor|my_control|Rdst~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datad => \myprocessor|my_control|Rdst~0_combout\,
	combout => \myprocessor|my_reg|valB[19]~42_combout\);

-- Location: LCCOMB_X60_Y31_N26
\myprocessor|my_reg|valB[19]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~43_combout\ = (\myprocessor|my_reg|valB[19]~11_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(13)) # ((\myprocessor|my_reg|valB[19]~42_combout\ & 
-- !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24))))) # (!\myprocessor|my_reg|valB[19]~11_combout\ & (\myprocessor|my_reg|valB[19]~42_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~11_combout\,
	datab => \myprocessor|my_reg|valB[19]~42_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(13),
	combout => \myprocessor|my_reg|valB[19]~43_combout\);

-- Location: LCCOMB_X60_Y31_N28
\myprocessor|my_reg|valB[19]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~44_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(14) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(12) & (\myprocessor|my_control|Rdst~0_combout\ & 
-- \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(14),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(12),
	datac => \myprocessor|my_control|Rdst~0_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(13),
	combout => \myprocessor|my_reg|valB[19]~44_combout\);

-- Location: LCCOMB_X60_Y31_N14
\myprocessor|my_reg|valB[19]~682\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~682_combout\ = (\myprocessor|my_reg|valB[19]~44_combout\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_reg|valB[19]~42_combout\ & 
-- !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_reg|valB[19]~42_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datad => \myprocessor|my_reg|valB[19]~44_combout\,
	combout => \myprocessor|my_reg|valB[19]~682_combout\);

-- Location: LCCOMB_X61_Y31_N0
\myprocessor|my_reg|valB[19]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~45_combout\ = (\myprocessor|my_reg|valB[19]~41_combout\) # ((\myprocessor|my_reg|valB[19]~43_combout\ & !\myprocessor|my_reg|valB[19]~682_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~41_combout\,
	datac => \myprocessor|my_reg|valB[19]~43_combout\,
	datad => \myprocessor|my_reg|valB[19]~682_combout\,
	combout => \myprocessor|my_reg|valB[19]~45_combout\);

-- Location: LCCOMB_X57_Y35_N24
\myprocessor|my_control|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_control|Equal3~0_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30) & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	combout => \myprocessor|my_control|Equal3~0_combout\);

-- Location: LCCOMB_X57_Y35_N20
\myprocessor|my_control|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_control|Equal3~1_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & \myprocessor|my_control|Equal3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datad => \myprocessor|my_control|Equal3~0_combout\,
	combout => \myprocessor|my_control|Equal3~1_combout\);

-- Location: LCCOMB_X55_Y35_N14
\myprocessor|mux_jr|F[3]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[3]~64_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31)) # (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	combout => \myprocessor|mux_jr|F[3]~64_combout\);

-- Location: M9K_X64_Y39_N0
\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000050140545101014000000000141441410501500404014000040411404",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-fibonacci-imem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y30_N0
\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000404050510100100144040141414141440011011101404111144044",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-fibonacci-imem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y37_N8
\myprocessor|my_reg|valA[16]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[16]~10_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(21)) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(21),
	combout => \myprocessor|my_reg|valA[16]~10_combout\);

-- Location: LCCOMB_X54_Y35_N30
\myprocessor|mux_jr|F[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[3]~27_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & 
-- \myprocessor|my_control|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datad => \myprocessor|my_control|Equal0~0_combout\,
	combout => \myprocessor|mux_jr|F[3]~27_combout\);

-- Location: LCCOMB_X55_Y35_N30
\myprocessor|my_control|ALUop[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_control|ALUop[0]~0_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27) $ 
-- (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27) & 
-- ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	combout => \myprocessor|my_control|ALUop[0]~0_combout\);

-- Location: M9K_X64_Y27_N0
\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000045314014510808074C8004041516454545340C0000000000040411404",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-fibonacci-imem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y35_N10
\myprocessor|my_control|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_control|Equal1~1_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30) & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	combout => \myprocessor|my_control|Equal1~1_combout\);

-- Location: LCCOMB_X57_Y35_N28
\myprocessor|my_control|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_control|Equal6~0_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & \myprocessor|my_control|Equal1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datad => \myprocessor|my_control|Equal1~1_combout\,
	combout => \myprocessor|my_control|Equal6~0_combout\);

-- Location: LCCOMB_X55_Y35_N0
\myprocessor|my_control|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_control|Equal1~0_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	combout => \myprocessor|my_control|Equal1~0_combout\);

-- Location: LCCOMB_X55_Y35_N26
\myprocessor|my_control|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_control|Equal5~0_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30) & 
-- \myprocessor|my_control|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	datad => \myprocessor|my_control|Equal1~0_combout\,
	combout => \myprocessor|my_control|Equal5~0_combout\);

-- Location: M9K_X37_Y33_N0
\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000426550104C480411015104251989805010900018584041004400441400",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-fibonacci-imem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y31_N18
\myprocessor|my_reg|valB[19]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~21_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(13) & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(13),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(14),
	combout => \myprocessor|my_reg|valB[19]~21_combout\);

-- Location: LCCOMB_X60_Y31_N24
\myprocessor|my_reg|valB[19]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~8_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_reg|valB[19]~8_combout\);

-- Location: LCCOMB_X60_Y31_N2
\myprocessor|my_reg|valB[19]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~9_combout\ = (\myprocessor|my_control|Rdst~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(14)) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(12))))) # 
-- (!\myprocessor|my_control|Rdst~0_combout\ & (((!\myprocessor|my_reg|valB[19]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(14),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(12),
	datac => \myprocessor|my_control|Rdst~0_combout\,
	datad => \myprocessor|my_reg|valB[19]~8_combout\,
	combout => \myprocessor|my_reg|valB[19]~9_combout\);

-- Location: LCCOMB_X60_Y31_N12
\myprocessor|my_reg|valB[19]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~22_combout\ = (\myprocessor|my_reg|valB[19]~9_combout\ & ((\myprocessor|my_control|Rdst~0_combout\ & (!\myprocessor|my_reg|valB[19]~21_combout\)) # (!\myprocessor|my_control|Rdst~0_combout\ & 
-- ((!\myprocessor|my_reg|valB[19]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~21_combout\,
	datab => \myprocessor|my_reg|valB[19]~9_combout\,
	datac => \myprocessor|my_control|Rdst~0_combout\,
	datad => \myprocessor|my_reg|valB[19]~20_combout\,
	combout => \myprocessor|my_reg|valB[19]~22_combout\);

-- Location: LCCOMB_X57_Y35_N12
\myprocessor|mux_input_out|F~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~0_combout\ = ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & (!\myprocessor|my_control|Equal1~1_combout\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & 
-- ((!\myprocessor|my_control|Equal3~0_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal1~1_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datad => \myprocessor|my_control|Equal3~0_combout\,
	combout => \myprocessor|mux_input_out|F~0_combout\);

-- Location: LCCOMB_X48_Y41_N20
\myps2|size[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|size[0]~6_combout\ = \myps2|size\(0) $ (VCC)
-- \myps2|size[0]~7\ = CARRY(\myps2|size\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myps2|size\(0),
	datad => VCC,
	combout => \myps2|size[0]~6_combout\,
	cout => \myps2|size[0]~7\);

-- Location: LCCOMB_X48_Y41_N22
\myps2|size[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|size[1]~9_combout\ = (\myps2|size\(1) & ((\myps2|fifo~21_combout\ & (!\myps2|size[0]~7\)) # (!\myps2|fifo~21_combout\ & (\myps2|size[0]~7\ & VCC)))) # (!\myps2|size\(1) & ((\myps2|fifo~21_combout\ & ((\myps2|size[0]~7\) # (GND))) # 
-- (!\myps2|fifo~21_combout\ & (!\myps2|size[0]~7\))))
-- \myps2|size[1]~10\ = CARRY((\myps2|size\(1) & (\myps2|fifo~21_combout\ & !\myps2|size[0]~7\)) # (!\myps2|size\(1) & ((\myps2|fifo~21_combout\) # (!\myps2|size[0]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|size\(1),
	datab => \myps2|fifo~21_combout\,
	datad => VCC,
	cin => \myps2|size[0]~7\,
	combout => \myps2|size[1]~9_combout\,
	cout => \myps2|size[1]~10\);

-- Location: LCCOMB_X48_Y41_N24
\myps2|size[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|size[2]~11_combout\ = ((\myps2|fifo~21_combout\ $ (\myps2|size\(2) $ (\myps2|size[1]~10\)))) # (GND)
-- \myps2|size[2]~12\ = CARRY((\myps2|fifo~21_combout\ & (\myps2|size\(2) & !\myps2|size[1]~10\)) # (!\myps2|fifo~21_combout\ & ((\myps2|size\(2)) # (!\myps2|size[1]~10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|fifo~21_combout\,
	datab => \myps2|size\(2),
	datad => VCC,
	cin => \myps2|size[1]~10\,
	combout => \myps2|size[2]~11_combout\,
	cout => \myps2|size[2]~12\);

-- Location: FF_X48_Y41_N25
\myps2|size[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|size[2]~11_combout\,
	clrn => \resetn~input_o\,
	ena => \myps2|size[1]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|size\(2));

-- Location: LCCOMB_X48_Y41_N26
\myps2|size[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|size[3]~13_combout\ = (\myps2|size\(3) & ((\myps2|fifo~21_combout\ & (!\myps2|size[2]~12\)) # (!\myps2|fifo~21_combout\ & (\myps2|size[2]~12\ & VCC)))) # (!\myps2|size\(3) & ((\myps2|fifo~21_combout\ & ((\myps2|size[2]~12\) # (GND))) # 
-- (!\myps2|fifo~21_combout\ & (!\myps2|size[2]~12\))))
-- \myps2|size[3]~14\ = CARRY((\myps2|size\(3) & (\myps2|fifo~21_combout\ & !\myps2|size[2]~12\)) # (!\myps2|size\(3) & ((\myps2|fifo~21_combout\) # (!\myps2|size[2]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|size\(3),
	datab => \myps2|fifo~21_combout\,
	datad => VCC,
	cin => \myps2|size[2]~12\,
	combout => \myps2|size[3]~13_combout\,
	cout => \myps2|size[3]~14\);

-- Location: FF_X48_Y41_N27
\myps2|size[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|size[3]~13_combout\,
	clrn => \resetn~input_o\,
	ena => \myps2|size[1]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|size\(3));

-- Location: LCCOMB_X48_Y41_N28
\myps2|size[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|size[4]~15_combout\ = ((\myps2|fifo~21_combout\ $ (\myps2|size\(4) $ (\myps2|size[3]~14\)))) # (GND)
-- \myps2|size[4]~16\ = CARRY((\myps2|fifo~21_combout\ & (\myps2|size\(4) & !\myps2|size[3]~14\)) # (!\myps2|fifo~21_combout\ & ((\myps2|size\(4)) # (!\myps2|size[3]~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|fifo~21_combout\,
	datab => \myps2|size\(4),
	datad => VCC,
	cin => \myps2|size[3]~14\,
	combout => \myps2|size[4]~15_combout\,
	cout => \myps2|size[4]~16\);

-- Location: FF_X48_Y41_N29
\myps2|size[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|size[4]~15_combout\,
	clrn => \resetn~input_o\,
	ena => \myps2|size[1]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|size\(4));

-- Location: LCCOMB_X48_Y41_N30
\myps2|size[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|size[5]~17_combout\ = \myps2|size\(5) $ (\myps2|size[4]~16\ $ (!\myps2|fifo~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|size\(5),
	datad => \myps2|fifo~21_combout\,
	cin => \myps2|size[4]~16\,
	combout => \myps2|size[5]~17_combout\);

-- Location: FF_X48_Y41_N31
\myps2|size[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|size[5]~17_combout\,
	clrn => \resetn~input_o\,
	ena => \myps2|size[1]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|size\(5));

-- Location: LCCOMB_X48_Y41_N10
\myps2|Equal6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Equal6~1_combout\ = (\myps2|Equal6~0_combout\ & (!\myps2|size\(5) & !\myps2|size\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myps2|Equal6~0_combout\,
	datac => \myps2|size\(5),
	datad => \myps2|size\(4),
	combout => \myps2|Equal6~1_combout\);

-- Location: LCCOMB_X48_Y41_N8
\myps2|size[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|size[1]~8_combout\ = \myps2|fifo~21_combout\ $ (((!\myps2|Equal6~1_combout\ & \myprocessor|my_control|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Equal6~1_combout\,
	datac => \myprocessor|my_control|Equal1~2_combout\,
	datad => \myps2|fifo~21_combout\,
	combout => \myps2|size[1]~8_combout\);

-- Location: FF_X48_Y41_N21
\myps2|size[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|size[0]~6_combout\,
	clrn => \resetn~input_o\,
	ena => \myps2|size[1]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|size\(0));

-- Location: FF_X48_Y41_N23
\myps2|size[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|size[1]~9_combout\,
	clrn => \resetn~input_o\,
	ena => \myps2|size[1]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|size\(1));

-- Location: LCCOMB_X48_Y41_N16
\myps2|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Equal6~0_combout\ = (!\myps2|size\(1) & (!\myps2|size\(2) & (!\myps2|size\(3) & !\myps2|size\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|size\(1),
	datab => \myps2|size\(2),
	datac => \myps2|size\(3),
	datad => \myps2|size\(0),
	combout => \myps2|Equal6~0_combout\);

-- Location: IOIBUF_X0_Y59_N22
\ps2_data~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ps2_data,
	o => \ps2_data~input_o\);

-- Location: LCCOMB_X50_Y42_N4
\myps2|shift_reg[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|shift_reg[8]~feeder_combout\ = \ps2_data~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ps2_data~input_o\,
	combout => \myps2|shift_reg[8]~feeder_combout\);

-- Location: IOIBUF_X0_Y67_N15
\ps2_clock~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ps2_clock,
	o => \ps2_clock~input_o\);

-- Location: FF_X48_Y41_N5
\myps2|last_value\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ps2_clock~input_o\,
	clrn => \resetn~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|last_value~q\);

-- Location: LCCOMB_X49_Y39_N14
\myps2|fcount[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fcount[0]~5_combout\ = \myps2|fcount\(0) $ (VCC)
-- \myps2|fcount[0]~6\ = CARRY(\myps2|fcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myps2|fcount\(0),
	datad => VCC,
	combout => \myps2|fcount[0]~5_combout\,
	cout => \myps2|fcount[0]~6\);

-- Location: LCCOMB_X48_Y41_N6
\myps2|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|process_0~0_combout\ = \myps2|last_value~q\ $ (\ps2_clock~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myps2|last_value~q\,
	datac => \ps2_clock~input_o\,
	combout => \myps2|process_0~0_combout\);

-- Location: FF_X49_Y39_N15
\myps2|fcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|fcount[0]~5_combout\,
	clrn => \resetn~input_o\,
	sclr => \myps2|process_0~0_combout\,
	ena => \myps2|ps2_clock_filtered~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fcount\(0));

-- Location: LCCOMB_X49_Y39_N16
\myps2|fcount[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fcount[1]~7_combout\ = (\myps2|fcount\(1) & (!\myps2|fcount[0]~6\)) # (!\myps2|fcount\(1) & ((\myps2|fcount[0]~6\) # (GND)))
-- \myps2|fcount[1]~8\ = CARRY((!\myps2|fcount[0]~6\) # (!\myps2|fcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myps2|fcount\(1),
	datad => VCC,
	cin => \myps2|fcount[0]~6\,
	combout => \myps2|fcount[1]~7_combout\,
	cout => \myps2|fcount[1]~8\);

-- Location: FF_X49_Y39_N17
\myps2|fcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|fcount[1]~7_combout\,
	clrn => \resetn~input_o\,
	sclr => \myps2|process_0~0_combout\,
	ena => \myps2|ps2_clock_filtered~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fcount\(1));

-- Location: LCCOMB_X48_Y39_N8
\myps2|ps2_clock_filtered~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|ps2_clock_filtered~0_combout\ = (\myps2|fcount\(0) & (\myps2|fcount\(1) & (\ps2_clock~input_o\ $ (!\myps2|last_value~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ps2_clock~input_o\,
	datab => \myps2|last_value~q\,
	datac => \myps2|fcount\(0),
	datad => \myps2|fcount\(1),
	combout => \myps2|ps2_clock_filtered~0_combout\);

-- Location: LCCOMB_X49_Y39_N18
\myps2|fcount[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fcount[2]~9_combout\ = (\myps2|fcount\(2) & (\myps2|fcount[1]~8\ $ (GND))) # (!\myps2|fcount\(2) & (!\myps2|fcount[1]~8\ & VCC))
-- \myps2|fcount[2]~10\ = CARRY((\myps2|fcount\(2) & !\myps2|fcount[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myps2|fcount\(2),
	datad => VCC,
	cin => \myps2|fcount[1]~8\,
	combout => \myps2|fcount[2]~9_combout\,
	cout => \myps2|fcount[2]~10\);

-- Location: FF_X49_Y39_N19
\myps2|fcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|fcount[2]~9_combout\,
	clrn => \resetn~input_o\,
	sclr => \myps2|process_0~0_combout\,
	ena => \myps2|ps2_clock_filtered~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fcount\(2));

-- Location: LCCOMB_X49_Y39_N20
\myps2|fcount[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fcount[3]~11_combout\ = (\myps2|fcount\(3) & (!\myps2|fcount[2]~10\)) # (!\myps2|fcount\(3) & ((\myps2|fcount[2]~10\) # (GND)))
-- \myps2|fcount[3]~12\ = CARRY((!\myps2|fcount[2]~10\) # (!\myps2|fcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myps2|fcount\(3),
	datad => VCC,
	cin => \myps2|fcount[2]~10\,
	combout => \myps2|fcount[3]~11_combout\,
	cout => \myps2|fcount[3]~12\);

-- Location: FF_X49_Y39_N21
\myps2|fcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|fcount[3]~11_combout\,
	clrn => \resetn~input_o\,
	sclr => \myps2|process_0~0_combout\,
	ena => \myps2|ps2_clock_filtered~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fcount\(3));

-- Location: LCCOMB_X49_Y39_N22
\myps2|fcount[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fcount[4]~13_combout\ = \myps2|fcount\(4) $ (!\myps2|fcount[3]~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|fcount\(4),
	cin => \myps2|fcount[3]~12\,
	combout => \myps2|fcount[4]~13_combout\);

-- Location: FF_X49_Y39_N23
\myps2|fcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|fcount[4]~13_combout\,
	clrn => \resetn~input_o\,
	sclr => \myps2|process_0~0_combout\,
	ena => \myps2|ps2_clock_filtered~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fcount\(4));

-- Location: LCCOMB_X49_Y39_N26
\myps2|ps2_clock_filtered~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|ps2_clock_filtered~1_combout\ = (((!\myps2|fcount\(2)) # (!\myps2|fcount\(4))) # (!\myps2|fcount\(3))) # (!\myps2|ps2_clock_filtered~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|ps2_clock_filtered~0_combout\,
	datab => \myps2|fcount\(3),
	datac => \myps2|fcount\(4),
	datad => \myps2|fcount\(2),
	combout => \myps2|ps2_clock_filtered~1_combout\);

-- Location: LCCOMB_X49_Y39_N0
\myps2|ps2_clock_filtered~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|ps2_clock_filtered~2_combout\ = (\myps2|ps2_clock_filtered~1_combout\ & (\myps2|ps2_clock_filtered~q\)) # (!\myps2|ps2_clock_filtered~1_combout\ & ((!\myps2|last_value~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|ps2_clock_filtered~1_combout\,
	datac => \myps2|ps2_clock_filtered~q\,
	datad => \myps2|last_value~q\,
	combout => \myps2|ps2_clock_filtered~2_combout\);

-- Location: FF_X49_Y39_N1
\myps2|ps2_clock_filtered\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|ps2_clock_filtered~2_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|ps2_clock_filtered~q\);

-- Location: FF_X49_Y41_N13
\myps2|prev_clock\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|ps2_clock_filtered~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|prev_clock~q\);

-- Location: LCCOMB_X49_Y41_N24
\myps2|reading_key~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|reading_key~2_combout\ = (\myps2|ps2_clock_filtered~q\ & ((\myps2|prev_clock~q\ & (\myps2|reading_key~q\)) # (!\myps2|prev_clock~q\ & ((!\myps2|Equal1~0_combout\) # (!\myps2|reading_key~q\))))) # (!\myps2|ps2_clock_filtered~q\ & 
-- (((\myps2|reading_key~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|ps2_clock_filtered~q\,
	datab => \myps2|prev_clock~q\,
	datac => \myps2|reading_key~q\,
	datad => \myps2|Equal1~0_combout\,
	combout => \myps2|reading_key~2_combout\);

-- Location: FF_X49_Y41_N25
\myps2|reading_key\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|reading_key~2_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|reading_key~q\);

-- Location: LCCOMB_X49_Y41_N22
\myps2|bcount[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|bcount[3]~6_combout\ = (\myps2|reading_key~q\ & (((\myps2|Equal1~0_combout\) # (\myps2|prev_clock~q\)) # (!\myps2|ps2_clock_filtered~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|ps2_clock_filtered~q\,
	datab => \myps2|Equal1~0_combout\,
	datac => \myps2|prev_clock~q\,
	datad => \myps2|reading_key~q\,
	combout => \myps2|bcount[3]~6_combout\);

-- Location: LCCOMB_X49_Y41_N30
\myps2|process_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|process_1~0_combout\ = (\myps2|ps2_clock_filtered~q\ & !\myps2|prev_clock~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myps2|ps2_clock_filtered~q\,
	datac => \myps2|prev_clock~q\,
	combout => \myps2|process_1~0_combout\);

-- Location: LCCOMB_X49_Y41_N10
\myps2|bcount[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|bcount[0]~3_combout\ = (\myps2|reading_key~q\ & (\myps2|bcount\(0) $ (((\myps2|process_1~0_combout\ & !\myps2|Equal1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|process_1~0_combout\,
	datab => \myps2|Equal1~0_combout\,
	datac => \myps2|bcount\(0),
	datad => \myps2|reading_key~q\,
	combout => \myps2|bcount[0]~3_combout\);

-- Location: FF_X49_Y41_N11
\myps2|bcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|bcount[0]~3_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|bcount\(0));

-- Location: LCCOMB_X49_Y41_N14
\myps2|bcount[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|bcount[1]~5_combout\ = (\myps2|bcount[3]~6_combout\ & (((\myps2|bcount\(1))))) # (!\myps2|bcount[3]~6_combout\ & (\myps2|reading_key~q\ & (\myps2|bcount\(1) $ (\myps2|bcount\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|bcount[3]~6_combout\,
	datab => \myps2|reading_key~q\,
	datac => \myps2|bcount\(1),
	datad => \myps2|bcount\(0),
	combout => \myps2|bcount[1]~5_combout\);

-- Location: FF_X49_Y41_N15
\myps2|bcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|bcount[1]~5_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|bcount\(1));

-- Location: LCCOMB_X49_Y41_N8
\myps2|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Add1~1_combout\ = \myps2|bcount\(2) $ (((\myps2|bcount\(1) & \myps2|bcount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myps2|bcount\(2),
	datac => \myps2|bcount\(1),
	datad => \myps2|bcount\(0),
	combout => \myps2|Add1~1_combout\);

-- Location: LCCOMB_X49_Y41_N28
\myps2|bcount[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|bcount[2]~4_combout\ = (\myps2|bcount[3]~6_combout\ & (((\myps2|bcount\(2))))) # (!\myps2|bcount[3]~6_combout\ & (\myps2|Add1~1_combout\ & ((\myps2|reading_key~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|bcount[3]~6_combout\,
	datab => \myps2|Add1~1_combout\,
	datac => \myps2|bcount\(2),
	datad => \myps2|reading_key~q\,
	combout => \myps2|bcount[2]~4_combout\);

-- Location: FF_X49_Y41_N29
\myps2|bcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|bcount[2]~4_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|bcount\(2));

-- Location: LCCOMB_X49_Y41_N6
\myps2|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Add1~0_combout\ = \myps2|bcount\(3) $ (((\myps2|bcount\(2) & (\myps2|bcount\(1) & \myps2|bcount\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|bcount\(3),
	datab => \myps2|bcount\(2),
	datac => \myps2|bcount\(1),
	datad => \myps2|bcount\(0),
	combout => \myps2|Add1~0_combout\);

-- Location: LCCOMB_X48_Y41_N2
\myps2|bcount[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|bcount[3]~2_combout\ = (\myps2|bcount[3]~6_combout\ & (((\myps2|bcount\(3))))) # (!\myps2|bcount[3]~6_combout\ & (\myps2|Add1~0_combout\ & ((\myps2|reading_key~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Add1~0_combout\,
	datab => \myps2|bcount[3]~6_combout\,
	datac => \myps2|bcount\(3),
	datad => \myps2|reading_key~q\,
	combout => \myps2|bcount[3]~2_combout\);

-- Location: FF_X48_Y41_N3
\myps2|bcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|bcount[3]~2_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|bcount\(3));

-- Location: LCCOMB_X49_Y41_N0
\myps2|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Equal1~0_combout\ = (\myps2|bcount\(3) & (!\myps2|bcount\(2) & (!\myps2|bcount\(1) & \myps2|bcount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|bcount\(3),
	datab => \myps2|bcount\(2),
	datac => \myps2|bcount\(1),
	datad => \myps2|bcount\(0),
	combout => \myps2|Equal1~0_combout\);

-- Location: LCCOMB_X49_Y41_N2
\myps2|shift_reg[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|shift_reg[7]~2_combout\ = (\myps2|ps2_clock_filtered~q\ & (!\myps2|Equal1~0_combout\ & (!\myps2|prev_clock~q\ & \myps2|reading_key~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|ps2_clock_filtered~q\,
	datab => \myps2|Equal1~0_combout\,
	datac => \myps2|prev_clock~q\,
	datad => \myps2|reading_key~q\,
	combout => \myps2|shift_reg[7]~2_combout\);

-- Location: FF_X50_Y42_N5
\myps2|shift_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|shift_reg[8]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myps2|shift_reg[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|shift_reg\(8));

-- Location: FF_X50_Y42_N17
\myps2|shift_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|shift_reg\(8),
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myps2|shift_reg[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|shift_reg\(7));

-- Location: FF_X49_Y42_N1
\myps2|shift_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|shift_reg\(7),
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myps2|shift_reg[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|shift_reg\(6));

-- Location: FF_X49_Y44_N11
\myps2|shift_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|shift_reg\(6),
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myps2|shift_reg[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|shift_reg\(5));

-- Location: FF_X49_Y44_N1
\myps2|shift_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|shift_reg\(5),
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myps2|shift_reg[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|shift_reg\(4));

-- Location: FF_X50_Y42_N9
\myps2|shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|shift_reg\(4),
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myps2|shift_reg[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|shift_reg\(3));

-- Location: FF_X50_Y42_N27
\myps2|shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|shift_reg\(3),
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myps2|shift_reg[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|shift_reg\(2));

-- Location: FF_X50_Y42_N15
\myps2|shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|shift_reg\(2),
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myps2|shift_reg[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|shift_reg\(1));

-- Location: LCCOMB_X49_Y42_N22
\myps2|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Equal3~1_combout\ = (!\myps2|shift_reg\(3) & (!\myps2|shift_reg\(6) & (\myps2|shift_reg\(1) & !\myps2|shift_reg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(3),
	datab => \myps2|shift_reg\(6),
	datac => \myps2|shift_reg\(1),
	datad => \myps2|shift_reg\(7),
	combout => \myps2|Equal3~1_combout\);

-- Location: FF_X50_Y42_N7
\myps2|shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|shift_reg\(1),
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myps2|shift_reg[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|shift_reg\(0));

-- Location: LCCOMB_X49_Y42_N8
\myps2|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Equal3~0_combout\ = (\myps2|shift_reg\(4) & (!\myps2|shift_reg\(2) & (!\myps2|shift_reg\(0) & !\myps2|shift_reg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(4),
	datab => \myps2|shift_reg\(2),
	datac => \myps2|shift_reg\(0),
	datad => \myps2|shift_reg\(5),
	combout => \myps2|Equal3~0_combout\);

-- Location: LCCOMB_X49_Y42_N16
\myps2|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Equal3~2_combout\ = (\myps2|Equal3~1_combout\ & \myps2|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Equal3~1_combout\,
	datac => \myps2|Equal3~0_combout\,
	combout => \myps2|Equal3~2_combout\);

-- Location: LCCOMB_X49_Y42_N28
\myps2|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Equal2~1_combout\ = (\myps2|shift_reg\(5) & (\myps2|shift_reg\(6) & (!\myps2|shift_reg\(1) & !\myps2|shift_reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(5),
	datab => \myps2|shift_reg\(6),
	datac => \myps2|shift_reg\(1),
	datad => \myps2|shift_reg\(3),
	combout => \myps2|Equal2~1_combout\);

-- Location: LCCOMB_X49_Y42_N26
\myps2|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Equal2~0_combout\ = (!\myps2|shift_reg\(0) & (\myps2|shift_reg\(7) & (!\myps2|shift_reg\(2) & \myps2|shift_reg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|shift_reg\(7),
	datac => \myps2|shift_reg\(2),
	datad => \myps2|shift_reg\(4),
	combout => \myps2|Equal2~0_combout\);

-- Location: LCCOMB_X49_Y41_N4
\myps2|shift~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|shift~3_combout\ = (\myps2|ps2_clock_filtered~q\ & (\myps2|Equal1~0_combout\ & (!\myps2|prev_clock~q\ & \myps2|reading_key~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|ps2_clock_filtered~q\,
	datab => \myps2|Equal1~0_combout\,
	datac => \myps2|prev_clock~q\,
	datad => \myps2|reading_key~q\,
	combout => \myps2|shift~3_combout\);

-- Location: LCCOMB_X49_Y41_N26
\myps2|break_code~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|break_code~0_combout\ = (\myps2|shift~3_combout\ & (\myps2|Equal2~0_combout\ & ((\myps2|Equal2~1_combout\)))) # (!\myps2|shift~3_combout\ & (((\myps2|break_code~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Equal2~0_combout\,
	datab => \myps2|shift~3_combout\,
	datac => \myps2|break_code~q\,
	datad => \myps2|Equal2~1_combout\,
	combout => \myps2|break_code~0_combout\);

-- Location: FF_X49_Y41_N27
\myps2|break_code\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|break_code~0_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|break_code~q\);

-- Location: LCCOMB_X49_Y41_N12
\myps2|fifo_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fifo_write~0_combout\ = (!\myps2|break_code~q\ & (\myps2|ps2_clock_filtered~q\ & (!\myps2|prev_clock~q\ & \myps2|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|break_code~q\,
	datab => \myps2|ps2_clock_filtered~q\,
	datac => \myps2|prev_clock~q\,
	datad => \myps2|Equal1~0_combout\,
	combout => \myps2|fifo_write~0_combout\);

-- Location: LCCOMB_X49_Y41_N20
\myps2|fifo_write~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fifo_write~1_combout\ = (!\myps2|Equal3~2_combout\ & (\myps2|fifo_write~0_combout\ & ((!\myps2|Equal2~0_combout\) # (!\myps2|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Equal3~2_combout\,
	datab => \myps2|Equal2~1_combout\,
	datac => \myps2|Equal2~0_combout\,
	datad => \myps2|fifo_write~0_combout\,
	combout => \myps2|fifo_write~1_combout\);

-- Location: LCCOMB_X48_Y43_N20
\myps2|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux5~3_combout\ = (\myps2|shift_reg\(3) & (!\myps2|shift_reg\(4) & (\myps2|shift_reg\(1) $ (\myps2|shift_reg\(2))))) # (!\myps2|shift_reg\(3) & ((\myps2|shift_reg\(1) $ (\myps2|shift_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(3),
	datab => \myps2|shift_reg\(4),
	datac => \myps2|shift_reg\(1),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux5~3_combout\);

-- Location: LCCOMB_X48_Y43_N16
\myps2|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~0_combout\ = (!\myps2|shift_reg\(1) & (!\myps2|shift_reg\(4) & (\myps2|shift_reg\(0) & \myps2|shift_reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(1),
	datab => \myps2|shift_reg\(4),
	datac => \myps2|shift_reg\(0),
	datad => \myps2|shift_reg\(3),
	combout => \myps2|Mux7~0_combout\);

-- Location: LCCOMB_X48_Y43_N6
\myps2|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux5~4_combout\ = (\myps2|Mux5~3_combout\ & (((\myps2|Mux7~0_combout\ & !\myps2|shift_reg\(2))) # (!\myps2|shift_reg\(0)))) # (!\myps2|Mux5~3_combout\ & (\myps2|Mux7~0_combout\ & ((!\myps2|shift_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux5~3_combout\,
	datab => \myps2|Mux7~0_combout\,
	datac => \myps2|shift_reg\(0),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux5~4_combout\);

-- Location: LCCOMB_X48_Y43_N0
\myps2|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux5~5_combout\ = (\myps2|shift_reg\(3) & (\myps2|shift_reg\(1) $ (((\myps2|shift_reg\(0) & \myps2|shift_reg\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(3),
	datab => \myps2|shift_reg\(0),
	datac => \myps2|shift_reg\(1),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux5~5_combout\);

-- Location: LCCOMB_X48_Y43_N2
\myps2|Mux5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux5~6_combout\ = (\myps2|shift_reg\(6) & (\myps2|Mux5~4_combout\)) # (!\myps2|shift_reg\(6) & (((\myps2|Mux5~5_combout\ & \myps2|shift_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux5~4_combout\,
	datab => \myps2|Mux5~5_combout\,
	datac => \myps2|shift_reg\(6),
	datad => \myps2|shift_reg\(4),
	combout => \myps2|Mux5~6_combout\);

-- Location: LCCOMB_X50_Y44_N18
\myps2|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux5~0_combout\ = (\myps2|shift_reg\(3) & (\myps2|shift_reg\(0) & (\myps2|shift_reg\(1) $ (\myps2|shift_reg\(2))))) # (!\myps2|shift_reg\(3) & (\myps2|shift_reg\(0) $ (((\myps2|shift_reg\(1)) # (\myps2|shift_reg\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100110010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|shift_reg\(3),
	datac => \myps2|shift_reg\(1),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux5~0_combout\);

-- Location: LCCOMB_X50_Y44_N4
\myps2|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux2~0_combout\ = (\myps2|shift_reg\(5) & !\myps2|shift_reg\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myps2|shift_reg\(5),
	datac => \myps2|shift_reg\(6),
	combout => \myps2|Mux2~0_combout\);

-- Location: LCCOMB_X50_Y44_N20
\myps2|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux5~1_combout\ = (\myps2|shift_reg\(1) & ((\myps2|shift_reg\(3) & ((!\myps2|shift_reg\(2)))) # (!\myps2|shift_reg\(3) & (!\myps2|shift_reg\(0) & \myps2|shift_reg\(2))))) # (!\myps2|shift_reg\(1) & (\myps2|shift_reg\(0) & (\myps2|shift_reg\(3) $ 
-- (!\myps2|shift_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|shift_reg\(3),
	datac => \myps2|shift_reg\(1),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux5~1_combout\);

-- Location: LCCOMB_X50_Y44_N30
\myps2|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux5~2_combout\ = (\myps2|Mux2~0_combout\ & ((\myps2|shift_reg\(4) & (\myps2|Mux5~0_combout\)) # (!\myps2|shift_reg\(4) & ((\myps2|Mux5~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(4),
	datab => \myps2|Mux5~0_combout\,
	datac => \myps2|Mux2~0_combout\,
	datad => \myps2|Mux5~1_combout\,
	combout => \myps2|Mux5~2_combout\);

-- Location: LCCOMB_X50_Y43_N26
\myps2|Mux5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux5~7_combout\ = (!\myps2|shift_reg\(7) & ((\myps2|Mux5~2_combout\) # ((!\myps2|shift_reg\(5) & \myps2|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(5),
	datab => \myps2|shift_reg\(7),
	datac => \myps2|Mux5~6_combout\,
	datad => \myps2|Mux5~2_combout\,
	combout => \myps2|Mux5~7_combout\);

-- Location: LCCOMB_X49_Y42_N30
\myps2|Mux4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux4~6_combout\ = (!\myps2|shift_reg\(5) & ((\myps2|shift_reg\(4) & (\myps2|shift_reg\(2) & \myps2|shift_reg\(0))) # (!\myps2|shift_reg\(4) & (\myps2|shift_reg\(2) $ (\myps2|shift_reg\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(4),
	datab => \myps2|shift_reg\(2),
	datac => \myps2|shift_reg\(0),
	datad => \myps2|shift_reg\(5),
	combout => \myps2|Mux4~6_combout\);

-- Location: LCCOMB_X49_Y42_N6
\myps2|Mux4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux4~9_combout\ = (\myps2|shift_reg\(2) & ((\myps2|shift_reg\(4) & (!\myps2|shift_reg\(0))) # (!\myps2|shift_reg\(4) & ((!\myps2|shift_reg\(1)))))) # (!\myps2|shift_reg\(2) & (\myps2|shift_reg\(0) & (\myps2|shift_reg\(1) $ (\myps2|shift_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|shift_reg\(1),
	datac => \myps2|shift_reg\(2),
	datad => \myps2|shift_reg\(4),
	combout => \myps2|Mux4~9_combout\);

-- Location: LCCOMB_X49_Y42_N0
\myps2|Mux4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux4~10_combout\ = (\myps2|shift_reg\(6) & (((\myps2|shift_reg\(1))))) # (!\myps2|shift_reg\(6) & (\myps2|Mux4~9_combout\ & ((\myps2|shift_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux4~9_combout\,
	datab => \myps2|shift_reg\(1),
	datac => \myps2|shift_reg\(6),
	datad => \myps2|shift_reg\(5),
	combout => \myps2|Mux4~10_combout\);

-- Location: LCCOMB_X49_Y42_N2
\myps2|Mux4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux4~7_combout\ = (\myps2|Mux4~10_combout\ & (((\myps2|Equal3~0_combout\) # (!\myps2|shift_reg\(6))))) # (!\myps2|Mux4~10_combout\ & (\myps2|Mux4~6_combout\ & ((\myps2|shift_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux4~6_combout\,
	datab => \myps2|Mux4~10_combout\,
	datac => \myps2|Equal3~0_combout\,
	datad => \myps2|shift_reg\(6),
	combout => \myps2|Mux4~7_combout\);

-- Location: LCCOMB_X49_Y42_N10
\myps2|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux4~0_combout\ = (\myps2|shift_reg\(2) & ((\myps2|shift_reg\(5) & ((!\myps2|shift_reg\(6)))) # (!\myps2|shift_reg\(5) & (\myps2|shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|shift_reg\(5),
	datac => \myps2|shift_reg\(2),
	datad => \myps2|shift_reg\(6),
	combout => \myps2|Mux4~0_combout\);

-- Location: LCCOMB_X49_Y42_N18
\myps2|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux4~4_combout\ = (!\myps2|shift_reg\(2) & ((\myps2|shift_reg\(5) & (!\myps2|shift_reg\(0) & !\myps2|shift_reg\(6))) # (!\myps2|shift_reg\(5) & ((\myps2|shift_reg\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|shift_reg\(5),
	datac => \myps2|shift_reg\(2),
	datad => \myps2|shift_reg\(6),
	combout => \myps2|Mux4~4_combout\);

-- Location: LCCOMB_X49_Y42_N14
\myps2|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux4~2_combout\ = (\myps2|shift_reg\(0) & (!\myps2|shift_reg\(5) & (!\myps2|shift_reg\(2) & \myps2|shift_reg\(6)))) # (!\myps2|shift_reg\(0) & (\myps2|shift_reg\(5) & (\myps2|shift_reg\(2) & !\myps2|shift_reg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|shift_reg\(5),
	datac => \myps2|shift_reg\(2),
	datad => \myps2|shift_reg\(6),
	combout => \myps2|Mux4~2_combout\);

-- Location: LCCOMB_X49_Y42_N20
\myps2|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux4~1_combout\ = (\myps2|shift_reg\(0) & (!\myps2|shift_reg\(2) & (\myps2|shift_reg\(5) $ (\myps2|shift_reg\(6))))) # (!\myps2|shift_reg\(0) & (\myps2|shift_reg\(5) $ (((\myps2|shift_reg\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|shift_reg\(5),
	datac => \myps2|shift_reg\(2),
	datad => \myps2|shift_reg\(6),
	combout => \myps2|Mux4~1_combout\);

-- Location: LCCOMB_X49_Y42_N24
\myps2|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux4~3_combout\ = (\myps2|shift_reg\(4) & (((\myps2|shift_reg\(1))))) # (!\myps2|shift_reg\(4) & ((\myps2|shift_reg\(1) & ((\myps2|Mux4~1_combout\))) # (!\myps2|shift_reg\(1) & (\myps2|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(4),
	datab => \myps2|Mux4~2_combout\,
	datac => \myps2|shift_reg\(1),
	datad => \myps2|Mux4~1_combout\,
	combout => \myps2|Mux4~3_combout\);

-- Location: LCCOMB_X49_Y42_N12
\myps2|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux4~5_combout\ = (\myps2|shift_reg\(4) & ((\myps2|Mux4~3_combout\ & ((\myps2|Mux4~4_combout\))) # (!\myps2|Mux4~3_combout\ & (\myps2|Mux4~0_combout\)))) # (!\myps2|shift_reg\(4) & (((\myps2|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux4~0_combout\,
	datab => \myps2|Mux4~4_combout\,
	datac => \myps2|shift_reg\(4),
	datad => \myps2|Mux4~3_combout\,
	combout => \myps2|Mux4~5_combout\);

-- Location: LCCOMB_X50_Y42_N16
\myps2|Mux4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux4~8_combout\ = (!\myps2|shift_reg\(7) & ((\myps2|shift_reg\(3) & ((\myps2|Mux4~5_combout\))) # (!\myps2|shift_reg\(3) & (\myps2|Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux4~7_combout\,
	datab => \myps2|shift_reg\(3),
	datac => \myps2|shift_reg\(7),
	datad => \myps2|Mux4~5_combout\,
	combout => \myps2|Mux4~8_combout\);

-- Location: LCCOMB_X50_Y42_N14
\myps2|Mux7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~6_combout\ = (\myps2|shift_reg\(2) & (\myps2|shift_reg\(0) & \myps2|shift_reg\(1))) # (!\myps2|shift_reg\(2) & (!\myps2|shift_reg\(0) & !\myps2|shift_reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000110000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(2),
	datab => \myps2|shift_reg\(0),
	datac => \myps2|shift_reg\(1),
	combout => \myps2|Mux7~6_combout\);

-- Location: LCCOMB_X50_Y42_N6
\myps2|Mux7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~10_combout\ = (\myps2|shift_reg\(1) & (((!\myps2|shift_reg\(2)) # (!\myps2|shift_reg\(0))))) # (!\myps2|shift_reg\(1) & ((\myps2|shift_reg\(2)) # ((!\myps2|shift_reg\(3) & \myps2|shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(3),
	datab => \myps2|shift_reg\(1),
	datac => \myps2|shift_reg\(0),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux7~10_combout\);

-- Location: LCCOMB_X50_Y42_N26
\myps2|Mux7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~7_combout\ = (\myps2|shift_reg\(1) & ((\myps2|shift_reg\(2) & ((!\myps2|shift_reg\(0)))) # (!\myps2|shift_reg\(2) & (\myps2|shift_reg\(3))))) # (!\myps2|shift_reg\(1) & (\myps2|shift_reg\(2) & ((\myps2|shift_reg\(3)) # 
-- (\myps2|shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(1),
	datab => \myps2|shift_reg\(3),
	datac => \myps2|shift_reg\(2),
	datad => \myps2|shift_reg\(0),
	combout => \myps2|Mux7~7_combout\);

-- Location: LCCOMB_X50_Y42_N8
\myps2|Mux7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~8_combout\ = (\myps2|shift_reg\(1) & (!\myps2|shift_reg\(0) & (\myps2|shift_reg\(3) & \myps2|shift_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(1),
	datab => \myps2|shift_reg\(0),
	datac => \myps2|shift_reg\(3),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux7~8_combout\);

-- Location: LCCOMB_X50_Y42_N12
\myps2|Mux7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~9_combout\ = (\myps2|shift_reg\(4) & ((\myps2|Mux7~7_combout\) # ((\myps2|shift_reg\(5))))) # (!\myps2|shift_reg\(4) & (((\myps2|Mux7~8_combout\ & !\myps2|shift_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(4),
	datab => \myps2|Mux7~7_combout\,
	datac => \myps2|Mux7~8_combout\,
	datad => \myps2|shift_reg\(5),
	combout => \myps2|Mux7~9_combout\);

-- Location: LCCOMB_X50_Y42_N20
\myps2|Mux7~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~11_combout\ = (\myps2|shift_reg\(5) & ((\myps2|Mux7~9_combout\ & ((\myps2|Mux7~10_combout\))) # (!\myps2|Mux7~9_combout\ & (!\myps2|Mux7~6_combout\)))) # (!\myps2|shift_reg\(5) & (((\myps2|Mux7~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(5),
	datab => \myps2|Mux7~6_combout\,
	datac => \myps2|Mux7~10_combout\,
	datad => \myps2|Mux7~9_combout\,
	combout => \myps2|Mux7~11_combout\);

-- Location: LCCOMB_X49_Y41_N16
\myps2|shift~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|shift~2_combout\ = (\myps2|shift~3_combout\ & ((\myps2|Equal3~2_combout\ & (!\myps2|break_code~q\)) # (!\myps2|Equal3~2_combout\ & ((\myps2|shift~q\))))) # (!\myps2|shift~3_combout\ & (((\myps2|shift~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|break_code~q\,
	datab => \myps2|shift~3_combout\,
	datac => \myps2|shift~q\,
	datad => \myps2|Equal3~2_combout\,
	combout => \myps2|shift~2_combout\);

-- Location: FF_X49_Y41_N17
\myps2|shift\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|shift~2_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|shift~q\);

-- Location: LCCOMB_X49_Y44_N18
\myps2|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~4_combout\ = (\myps2|shift_reg\(0) & ((\myps2|shift_reg\(2) & ((!\myps2|shift_reg\(1)))) # (!\myps2|shift_reg\(2) & (!\myps2|shift_reg\(4))))) # (!\myps2|shift_reg\(0) & ((\myps2|shift_reg\(2) & (!\myps2|shift_reg\(4))) # 
-- (!\myps2|shift_reg\(2) & ((\myps2|shift_reg\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010101011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(4),
	datab => \myps2|shift_reg\(1),
	datac => \myps2|shift_reg\(0),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux7~4_combout\);

-- Location: LCCOMB_X49_Y44_N20
\myps2|Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~5_combout\ = (\myps2|Mux7~4_combout\ & (!\myps2|shift_reg\(5) & ((!\myps2|shift_reg\(4)) # (!\myps2|shift_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(3),
	datab => \myps2|Mux7~4_combout\,
	datac => \myps2|shift_reg\(5),
	datad => \myps2|shift_reg\(4),
	combout => \myps2|Mux7~5_combout\);

-- Location: LCCOMB_X49_Y44_N30
\myps2|Mux7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~12_combout\ = (\myps2|shift~q\ & (((\myps2|shift_reg\(6))))) # (!\myps2|shift~q\ & ((\myps2|shift_reg\(6) & ((\myps2|Mux7~5_combout\))) # (!\myps2|shift_reg\(6) & (\myps2|Mux7~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux7~11_combout\,
	datab => \myps2|shift~q\,
	datac => \myps2|shift_reg\(6),
	datad => \myps2|Mux7~5_combout\,
	combout => \myps2|Mux7~12_combout\);

-- Location: LCCOMB_X49_Y44_N24
\myps2|Mux7~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~14_combout\ = (\myps2|shift_reg\(1) & (!\myps2|shift_reg\(0) & ((\myps2|shift_reg\(3)) # (\myps2|shift_reg\(2))))) # (!\myps2|shift_reg\(1) & (\myps2|shift_reg\(0) $ (((\myps2|shift_reg\(3) & \myps2|shift_reg\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(3),
	datab => \myps2|shift_reg\(0),
	datac => \myps2|shift_reg\(1),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux7~14_combout\);

-- Location: LCCOMB_X50_Y44_N16
\myps2|Mux7~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~13_combout\ = (!\myps2|shift_reg\(3) & ((\myps2|shift_reg\(0) & (!\myps2|shift_reg\(1) & \myps2|shift_reg\(2))) # (!\myps2|shift_reg\(0) & (\myps2|shift_reg\(1) & !\myps2|shift_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|shift_reg\(3),
	datac => \myps2|shift_reg\(1),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux7~13_combout\);

-- Location: LCCOMB_X49_Y44_N26
\myps2|Mux7~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~15_combout\ = (!\myps2|shift_reg\(5) & ((\myps2|shift_reg\(4) & ((\myps2|Mux7~13_combout\))) # (!\myps2|shift_reg\(4) & (\myps2|Mux7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(4),
	datab => \myps2|Mux7~14_combout\,
	datac => \myps2|shift_reg\(5),
	datad => \myps2|Mux7~13_combout\,
	combout => \myps2|Mux7~15_combout\);

-- Location: LCCOMB_X49_Y44_N28
\myps2|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~1_combout\ = (\myps2|shift_reg\(4) & ((\myps2|shift_reg\(1)) # (!\myps2|shift_reg\(3)))) # (!\myps2|shift_reg\(4) & (\myps2|shift_reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(4),
	datab => \myps2|shift_reg\(3),
	datac => \myps2|shift_reg\(1),
	combout => \myps2|Mux7~1_combout\);

-- Location: LCCOMB_X49_Y44_N14
\myps2|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~2_combout\ = (\myps2|Mux7~1_combout\ & (((\myps2|shift_reg\(1) & !\myps2|shift_reg\(0))))) # (!\myps2|Mux7~1_combout\ & (\myps2|shift_reg\(5) & (\myps2|shift_reg\(1) $ (\myps2|shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(5),
	datab => \myps2|shift_reg\(1),
	datac => \myps2|shift_reg\(0),
	datad => \myps2|Mux7~1_combout\,
	combout => \myps2|Mux7~2_combout\);

-- Location: LCCOMB_X49_Y44_N8
\myps2|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~3_combout\ = (\myps2|shift_reg\(2) & (((\myps2|Mux7~2_combout\)))) # (!\myps2|shift_reg\(2) & (\myps2|Mux7~0_combout\ & ((\myps2|shift_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux7~0_combout\,
	datab => \myps2|Mux7~2_combout\,
	datac => \myps2|shift_reg\(5),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux7~3_combout\);

-- Location: LCCOMB_X49_Y44_N4
\myps2|Mux7~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~16_combout\ = (\myps2|Mux7~12_combout\ & ((\myps2|Mux7~15_combout\) # ((!\myps2|shift~q\)))) # (!\myps2|Mux7~12_combout\ & (((\myps2|Mux7~3_combout\ & \myps2|shift~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux7~12_combout\,
	datab => \myps2|Mux7~15_combout\,
	datac => \myps2|Mux7~3_combout\,
	datad => \myps2|shift~q\,
	combout => \myps2|Mux7~16_combout\);

-- Location: LCCOMB_X50_Y43_N4
\myps2|Mux7~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~17_combout\ = (\myps2|Mux7~16_combout\ & !\myps2|shift_reg\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myps2|Mux7~16_combout\,
	datad => \myps2|shift_reg\(7),
	combout => \myps2|Mux7~17_combout\);

-- Location: LCCOMB_X48_Y43_N28
\myps2|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux6~4_combout\ = (\myps2|shift_reg\(4) & (\myps2|shift_reg\(1) $ (((\myps2|shift_reg\(0)) # (\myps2|shift_reg\(3)))))) # (!\myps2|shift_reg\(4) & (!\myps2|shift_reg\(1) & (\myps2|shift_reg\(0) & \myps2|shift_reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(1),
	datab => \myps2|shift_reg\(4),
	datac => \myps2|shift_reg\(0),
	datad => \myps2|shift_reg\(3),
	combout => \myps2|Mux6~4_combout\);

-- Location: LCCOMB_X48_Y43_N30
\myps2|Mux6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux6~5_combout\ = (\myps2|shift_reg\(1) & (\myps2|shift_reg\(4) & (\myps2|shift_reg\(0) & \myps2|shift_reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(1),
	datab => \myps2|shift_reg\(4),
	datac => \myps2|shift_reg\(0),
	datad => \myps2|shift_reg\(3),
	combout => \myps2|Mux6~5_combout\);

-- Location: LCCOMB_X48_Y43_N24
\myps2|Mux6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux6~6_combout\ = (\myps2|shift_reg\(6) & (((\myps2|shift_reg\(2))))) # (!\myps2|shift_reg\(6) & ((\myps2|shift_reg\(2) & (\myps2|Mux6~4_combout\)) # (!\myps2|shift_reg\(2) & ((\myps2|Mux6~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(6),
	datab => \myps2|Mux6~4_combout\,
	datac => \myps2|Mux6~5_combout\,
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux6~6_combout\);

-- Location: LCCOMB_X48_Y43_N26
\myps2|Mux6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux6~7_combout\ = (\myps2|shift_reg\(4) & ((\myps2|shift_reg\(1)) # ((\myps2|shift_reg\(3))))) # (!\myps2|shift_reg\(4) & (((\myps2|shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(1),
	datab => \myps2|shift_reg\(4),
	datac => \myps2|shift_reg\(0),
	datad => \myps2|shift_reg\(3),
	combout => \myps2|Mux6~7_combout\);

-- Location: LCCOMB_X48_Y43_N18
\myps2|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux6~3_combout\ = (\myps2|shift_reg\(1) & ((\myps2|shift_reg\(4) $ (!\myps2|shift_reg\(3))) # (!\myps2|shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(1),
	datab => \myps2|shift_reg\(4),
	datac => \myps2|shift_reg\(0),
	datad => \myps2|shift_reg\(3),
	combout => \myps2|Mux6~3_combout\);

-- Location: LCCOMB_X48_Y43_N4
\myps2|Mux6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux6~8_combout\ = (\myps2|shift_reg\(6) & ((\myps2|Mux6~6_combout\ & (!\myps2|Mux6~7_combout\)) # (!\myps2|Mux6~6_combout\ & ((\myps2|Mux6~3_combout\))))) # (!\myps2|shift_reg\(6) & (\myps2|Mux6~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(6),
	datab => \myps2|Mux6~6_combout\,
	datac => \myps2|Mux6~7_combout\,
	datad => \myps2|Mux6~3_combout\,
	combout => \myps2|Mux6~8_combout\);

-- Location: LCCOMB_X50_Y44_N22
\myps2|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux6~0_combout\ = (\myps2|shift_reg\(4) & (\myps2|shift_reg\(1) & (\myps2|shift_reg\(3) & !\myps2|shift_reg\(0)))) # (!\myps2|shift_reg\(4) & (!\myps2|shift_reg\(1) & (!\myps2|shift_reg\(3) & \myps2|shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(4),
	datab => \myps2|shift_reg\(1),
	datac => \myps2|shift_reg\(3),
	datad => \myps2|shift_reg\(0),
	combout => \myps2|Mux6~0_combout\);

-- Location: LCCOMB_X50_Y44_N0
\myps2|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux6~1_combout\ = (\myps2|shift_reg\(4) & (\myps2|shift_reg\(1))) # (!\myps2|shift_reg\(4) & ((\myps2|shift_reg\(0)) # ((!\myps2|shift_reg\(1) & \myps2|shift_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(4),
	datab => \myps2|shift_reg\(1),
	datac => \myps2|shift_reg\(3),
	datad => \myps2|shift_reg\(0),
	combout => \myps2|Mux6~1_combout\);

-- Location: LCCOMB_X50_Y44_N26
\myps2|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux6~2_combout\ = (\myps2|Mux2~0_combout\ & ((\myps2|shift_reg\(2) & ((!\myps2|Mux6~1_combout\))) # (!\myps2|shift_reg\(2) & (\myps2|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux6~0_combout\,
	datab => \myps2|Mux6~1_combout\,
	datac => \myps2|Mux2~0_combout\,
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux6~2_combout\);

-- Location: LCCOMB_X50_Y43_N6
\myps2|Mux6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux6~9_combout\ = (!\myps2|shift_reg\(7) & ((\myps2|Mux6~2_combout\) # ((\myps2|Mux6~8_combout\ & !\myps2|shift_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux6~8_combout\,
	datab => \myps2|shift_reg\(7),
	datac => \myps2|shift_reg\(5),
	datad => \myps2|Mux6~2_combout\,
	combout => \myps2|Mux6~9_combout\);

-- Location: LCCOMB_X49_Y44_N22
\myps2|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux2~1_combout\ = (!\myps2|shift_reg\(5) & ((\myps2|shift_reg\(0)) # (\myps2|shift_reg\(4) $ (\myps2|shift_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(4),
	datab => \myps2|shift_reg\(5),
	datac => \myps2|shift_reg\(0),
	datad => \myps2|shift_reg\(3),
	combout => \myps2|Mux2~1_combout\);

-- Location: LCCOMB_X49_Y44_N2
\myps2|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux2~5_combout\ = (!\myps2|shift_reg\(5) & (!\myps2|shift_reg\(4) & (!\myps2|shift_reg\(0) & !\myps2|shift_reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(5),
	datab => \myps2|shift_reg\(4),
	datac => \myps2|shift_reg\(0),
	datad => \myps2|shift_reg\(3),
	combout => \myps2|Mux2~5_combout\);

-- Location: LCCOMB_X49_Y44_N10
\myps2|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux2~3_combout\ = (\myps2|shift_reg\(0) & (((\myps2|shift_reg\(5)) # (\myps2|shift_reg\(4))))) # (!\myps2|shift_reg\(0) & (\myps2|shift_reg\(3) & (\myps2|shift_reg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(3),
	datab => \myps2|shift_reg\(0),
	datac => \myps2|shift_reg\(5),
	datad => \myps2|shift_reg\(4),
	combout => \myps2|Mux2~3_combout\);

-- Location: LCCOMB_X49_Y44_N0
\myps2|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux2~2_combout\ = (\myps2|shift_reg\(0)) # ((!\myps2|shift_reg\(4) & !\myps2|shift_reg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myps2|shift_reg\(0),
	datac => \myps2|shift_reg\(4),
	datad => \myps2|shift_reg\(5),
	combout => \myps2|Mux2~2_combout\);

-- Location: LCCOMB_X49_Y44_N16
\myps2|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux2~4_combout\ = (\myps2|shift_reg\(1) & (((\myps2|shift_reg\(6)) # (!\myps2|Mux2~2_combout\)))) # (!\myps2|shift_reg\(1) & (\myps2|Mux2~3_combout\ & ((!\myps2|shift_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux2~3_combout\,
	datab => \myps2|Mux2~2_combout\,
	datac => \myps2|shift_reg\(1),
	datad => \myps2|shift_reg\(6),
	combout => \myps2|Mux2~4_combout\);

-- Location: LCCOMB_X49_Y44_N12
\myps2|Mux2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux2~6_combout\ = (\myps2|Mux2~4_combout\ & (((\myps2|Mux2~5_combout\) # (!\myps2|shift_reg\(6))))) # (!\myps2|Mux2~4_combout\ & (\myps2|Mux2~1_combout\ & ((\myps2|shift_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux2~1_combout\,
	datab => \myps2|Mux2~5_combout\,
	datac => \myps2|Mux2~4_combout\,
	datad => \myps2|shift_reg\(6),
	combout => \myps2|Mux2~6_combout\);

-- Location: LCCOMB_X50_Y44_N28
\myps2|Mux2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux2~8_combout\ = (\myps2|shift_reg\(0) & (\myps2|shift_reg\(4) & (!\myps2|shift_reg\(5)))) # (!\myps2|shift_reg\(0) & (!\myps2|shift_reg\(6) & (\myps2|shift_reg\(4) $ (\myps2|shift_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(4),
	datab => \myps2|shift_reg\(5),
	datac => \myps2|shift_reg\(6),
	datad => \myps2|shift_reg\(0),
	combout => \myps2|Mux2~8_combout\);

-- Location: LCCOMB_X50_Y44_N2
\myps2|Mux2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux2~7_combout\ = (!\myps2|shift_reg\(3) & (!\myps2|shift_reg\(4) & !\myps2|shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myps2|shift_reg\(3),
	datac => \myps2|shift_reg\(4),
	datad => \myps2|shift_reg\(0),
	combout => \myps2|Mux2~7_combout\);

-- Location: LCCOMB_X50_Y44_N6
\myps2|Mux2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux2~9_combout\ = (\myps2|Mux2~8_combout\ & ((\myps2|shift_reg\(3)) # ((\myps2|Mux2~0_combout\ & \myps2|Mux2~7_combout\)))) # (!\myps2|Mux2~8_combout\ & (((\myps2|Mux2~0_combout\ & \myps2|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux2~8_combout\,
	datab => \myps2|shift_reg\(3),
	datac => \myps2|Mux2~0_combout\,
	datad => \myps2|Mux2~7_combout\,
	combout => \myps2|Mux2~9_combout\);

-- Location: LCCOMB_X50_Y44_N8
\myps2|Mux2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux2~10_combout\ = (\myps2|shift_reg\(2) & (\myps2|Mux2~6_combout\)) # (!\myps2|shift_reg\(2) & (((\myps2|shift_reg\(1) & \myps2|Mux2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux2~6_combout\,
	datab => \myps2|shift_reg\(2),
	datac => \myps2|shift_reg\(1),
	datad => \myps2|Mux2~9_combout\,
	combout => \myps2|Mux2~10_combout\);

-- Location: LCCOMB_X49_Y42_N4
\myps2|Mux2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux2~11_combout\ = (!\myps2|shift_reg\(7) & \myps2|Mux2~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myps2|shift_reg\(7),
	datad => \myps2|Mux2~10_combout\,
	combout => \myps2|Mux2~11_combout\);

-- Location: LCCOMB_X48_Y43_N8
\myps2|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux3~4_combout\ = (\myps2|shift_reg\(1) & (\myps2|shift_reg\(3) & ((!\myps2|shift_reg\(2))))) # (!\myps2|shift_reg\(1) & (\myps2|shift_reg\(2) & ((\myps2|shift_reg\(0)) # (!\myps2|shift_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(3),
	datab => \myps2|shift_reg\(0),
	datac => \myps2|shift_reg\(1),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux3~4_combout\);

-- Location: LCCOMB_X48_Y43_N14
\myps2|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux3~3_combout\ = (\myps2|shift_reg\(0) & ((\myps2|shift_reg\(2)))) # (!\myps2|shift_reg\(0) & (!\myps2|shift_reg\(1) & !\myps2|shift_reg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myps2|shift_reg\(0),
	datac => \myps2|shift_reg\(1),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux3~3_combout\);

-- Location: LCCOMB_X48_Y43_N12
\myps2|Mux3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux3~7_combout\ = (\myps2|shift_reg\(3) & ((\myps2|shift_reg\(0) & (!\myps2|shift_reg\(1) & \myps2|shift_reg\(2))) # (!\myps2|shift_reg\(0) & (\myps2|shift_reg\(1) & !\myps2|shift_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(3),
	datab => \myps2|shift_reg\(0),
	datac => \myps2|shift_reg\(1),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux3~7_combout\);

-- Location: LCCOMB_X48_Y43_N22
\myps2|Mux3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux3~8_combout\ = (\myps2|shift_reg\(6) & (\myps2|shift_reg\(4))) # (!\myps2|shift_reg\(6) & (\myps2|Mux3~7_combout\ & (\myps2|shift_reg\(4) $ (\myps2|shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(6),
	datab => \myps2|shift_reg\(4),
	datac => \myps2|shift_reg\(0),
	datad => \myps2|Mux3~7_combout\,
	combout => \myps2|Mux3~8_combout\);

-- Location: LCCOMB_X48_Y43_N10
\myps2|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux3~5_combout\ = (\myps2|shift_reg\(6) & ((\myps2|Mux3~8_combout\ & (\myps2|Mux3~4_combout\)) # (!\myps2|Mux3~8_combout\ & ((!\myps2|Mux3~3_combout\))))) # (!\myps2|shift_reg\(6) & (((\myps2|Mux3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(6),
	datab => \myps2|Mux3~4_combout\,
	datac => \myps2|Mux3~3_combout\,
	datad => \myps2|Mux3~8_combout\,
	combout => \myps2|Mux3~5_combout\);

-- Location: LCCOMB_X50_Y44_N14
\myps2|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux3~1_combout\ = (!\myps2|shift_reg\(0) & (!\myps2|shift_reg\(3) & (\myps2|shift_reg\(1) & !\myps2|shift_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|shift_reg\(3),
	datac => \myps2|shift_reg\(1),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux3~1_combout\);

-- Location: LCCOMB_X50_Y44_N12
\myps2|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux3~0_combout\ = (\myps2|shift_reg\(0) & ((\myps2|shift_reg\(1) & ((!\myps2|shift_reg\(2)))) # (!\myps2|shift_reg\(1) & (!\myps2|shift_reg\(3))))) # (!\myps2|shift_reg\(0) & (\myps2|shift_reg\(3) & (\myps2|shift_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|shift_reg\(3),
	datac => \myps2|shift_reg\(1),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux3~0_combout\);

-- Location: LCCOMB_X50_Y44_N24
\myps2|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux3~2_combout\ = (\myps2|Mux2~0_combout\ & ((\myps2|shift_reg\(4) & ((\myps2|Mux3~0_combout\))) # (!\myps2|shift_reg\(4) & (\myps2|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(4),
	datab => \myps2|Mux3~1_combout\,
	datac => \myps2|Mux2~0_combout\,
	datad => \myps2|Mux3~0_combout\,
	combout => \myps2|Mux3~2_combout\);

-- Location: LCCOMB_X50_Y43_N8
\myps2|Mux3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux3~6_combout\ = (!\myps2|shift_reg\(7) & ((\myps2|Mux3~2_combout\) # ((\myps2|Mux3~5_combout\ & !\myps2|shift_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux3~5_combout\,
	datab => \myps2|shift_reg\(7),
	datac => \myps2|shift_reg\(5),
	datad => \myps2|Mux3~2_combout\,
	combout => \myps2|Mux3~6_combout\);

-- Location: LCCOMB_X50_Y42_N2
\myps2|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux0~5_combout\ = (\myps2|shift_reg\(1) & (\myps2|shift_reg\(0) & (\myps2|shift_reg\(3) & !\myps2|shift_reg\(2)))) # (!\myps2|shift_reg\(1) & (\myps2|shift_reg\(2) & (\myps2|shift_reg\(0) $ (!\myps2|shift_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(1),
	datab => \myps2|shift_reg\(0),
	datac => \myps2|shift_reg\(3),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux0~5_combout\);

-- Location: LCCOMB_X50_Y44_N10
\myps2|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux0~6_combout\ = (\myps2|shift_reg\(1) & (!\myps2|shift_reg\(2) & ((\myps2|shift_reg\(0)) # (!\myps2|shift_reg\(3))))) # (!\myps2|shift_reg\(1) & (\myps2|shift_reg\(2) & (\myps2|shift_reg\(0) $ (!\myps2|shift_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|shift_reg\(3),
	datac => \myps2|shift_reg\(1),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux0~6_combout\);

-- Location: LCCOMB_X50_Y42_N10
\myps2|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux0~7_combout\ = (!\myps2|shift_reg\(5) & ((\myps2|shift_reg\(4) & (\myps2|Mux0~5_combout\)) # (!\myps2|shift_reg\(4) & ((\myps2|Mux0~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(4),
	datab => \myps2|Mux0~5_combout\,
	datac => \myps2|shift_reg\(5),
	datad => \myps2|Mux0~6_combout\,
	combout => \myps2|Mux0~7_combout\);

-- Location: LCCOMB_X50_Y42_N28
\myps2|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux0~1_combout\ = (\myps2|shift_reg\(1) & (((\myps2|shift_reg\(3) & !\myps2|shift_reg\(2))))) # (!\myps2|shift_reg\(1) & (\myps2|shift_reg\(2) & ((\myps2|shift_reg\(0)) # (\myps2|shift_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(1),
	datab => \myps2|shift_reg\(0),
	datac => \myps2|shift_reg\(3),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux0~1_combout\);

-- Location: LCCOMB_X50_Y42_N18
\myps2|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux0~2_combout\ = (\myps2|shift_reg\(4) & ((\myps2|Mux0~1_combout\) # ((\myps2|shift_reg\(5))))) # (!\myps2|shift_reg\(4) & (((\myps2|Mux7~8_combout\ & !\myps2|shift_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(4),
	datab => \myps2|Mux0~1_combout\,
	datac => \myps2|Mux7~8_combout\,
	datad => \myps2|shift_reg\(5),
	combout => \myps2|Mux0~2_combout\);

-- Location: LCCOMB_X50_Y42_N0
\myps2|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux0~0_combout\ = \myps2|shift_reg\(2) $ (((\myps2|shift_reg\(1)) # ((!\myps2|shift_reg\(3) & \myps2|shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(2),
	datab => \myps2|shift_reg\(3),
	datac => \myps2|shift_reg\(1),
	datad => \myps2|shift_reg\(0),
	combout => \myps2|Mux0~0_combout\);

-- Location: LCCOMB_X50_Y42_N24
\myps2|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux0~3_combout\ = (\myps2|shift_reg\(1) & (((!\myps2|shift_reg\(2))))) # (!\myps2|shift_reg\(1) & ((\myps2|shift_reg\(0) & (!\myps2|shift_reg\(3))) # (!\myps2|shift_reg\(0) & ((\myps2|shift_reg\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(1),
	datab => \myps2|shift_reg\(0),
	datac => \myps2|shift_reg\(3),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux0~3_combout\);

-- Location: LCCOMB_X50_Y42_N30
\myps2|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux0~4_combout\ = (\myps2|shift_reg\(5) & ((\myps2|Mux0~2_combout\ & ((\myps2|Mux0~3_combout\))) # (!\myps2|Mux0~2_combout\ & (\myps2|Mux0~0_combout\)))) # (!\myps2|shift_reg\(5) & (\myps2|Mux0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(5),
	datab => \myps2|Mux0~2_combout\,
	datac => \myps2|Mux0~0_combout\,
	datad => \myps2|Mux0~3_combout\,
	combout => \myps2|Mux0~4_combout\);

-- Location: LCCOMB_X50_Y42_N22
\myps2|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux0~8_combout\ = (!\myps2|shift_reg\(7) & ((\myps2|shift_reg\(6) & (\myps2|Mux0~7_combout\)) # (!\myps2|shift_reg\(6) & ((\myps2|Mux0~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux0~7_combout\,
	datab => \myps2|shift_reg\(6),
	datac => \myps2|Mux0~4_combout\,
	datad => \myps2|shift_reg\(7),
	combout => \myps2|Mux0~8_combout\);

-- Location: LCCOMB_X50_Y43_N28
\myps2|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Equal4~0_combout\ = (!\myps2|Mux6~9_combout\ & (!\myps2|Mux2~11_combout\ & (!\myps2|Mux3~6_combout\ & !\myps2|Mux0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux6~9_combout\,
	datab => \myps2|Mux2~11_combout\,
	datac => \myps2|Mux3~6_combout\,
	datad => \myps2|Mux0~8_combout\,
	combout => \myps2|Equal4~0_combout\);

-- Location: LCCOMB_X50_Y43_N22
\myps2|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Equal4~1_combout\ = (!\myps2|Mux5~7_combout\ & (!\myps2|Mux4~8_combout\ & (!\myps2|Mux7~17_combout\ & \myps2|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux5~7_combout\,
	datab => \myps2|Mux4~8_combout\,
	datac => \myps2|Mux7~17_combout\,
	datad => \myps2|Equal4~0_combout\,
	combout => \myps2|Equal4~1_combout\);

-- Location: LCCOMB_X49_Y41_N18
\myps2|fifo_write~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fifo_write~2_combout\ = (\myps2|reading_key~q\ & ((\myps2|fifo_write~q\) # ((\myps2|fifo_write~1_combout\ & !\myps2|Equal4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|fifo_write~1_combout\,
	datab => \myps2|reading_key~q\,
	datac => \myps2|fifo_write~q\,
	datad => \myps2|Equal4~1_combout\,
	combout => \myps2|fifo_write~2_combout\);

-- Location: FF_X49_Y41_N19
\myps2|fifo_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|fifo_write~2_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_write~q\);

-- Location: LCCOMB_X48_Y41_N12
\myps2|fifo~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fifo~21_combout\ = (\myps2|fifo_write~q\ & (((\myps2|size\(4)) # (!\myps2|size\(5))) # (!\myps2|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Equal6~0_combout\,
	datab => \myps2|size\(4),
	datac => \myps2|size\(5),
	datad => \myps2|fifo_write~q\,
	combout => \myps2|fifo~21_combout\);

-- Location: LCCOMB_X49_Y43_N24
\myps2|fifo~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fifo~24_combout\ = (\resetn~input_o\ & \myps2|fifo~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \resetn~input_o\,
	datad => \myps2|fifo~21_combout\,
	combout => \myps2|fifo~24_combout\);

-- Location: LCCOMB_X49_Y43_N14
\myps2|tail[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|tail[0]~5_combout\ = \myps2|tail\(0) $ (VCC)
-- \myps2|tail[0]~6\ = CARRY(\myps2|tail\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myps2|tail\(0),
	datad => VCC,
	combout => \myps2|tail[0]~5_combout\,
	cout => \myps2|tail[0]~6\);

-- Location: FF_X49_Y43_N15
\myps2|tail[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|tail[0]~5_combout\,
	clrn => \resetn~input_o\,
	ena => \myps2|fifo~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|tail\(0));

-- Location: LCCOMB_X49_Y43_N16
\myps2|tail[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|tail[1]~7_combout\ = (\myps2|tail\(1) & (!\myps2|tail[0]~6\)) # (!\myps2|tail\(1) & ((\myps2|tail[0]~6\) # (GND)))
-- \myps2|tail[1]~8\ = CARRY((!\myps2|tail[0]~6\) # (!\myps2|tail\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myps2|tail\(1),
	datad => VCC,
	cin => \myps2|tail[0]~6\,
	combout => \myps2|tail[1]~7_combout\,
	cout => \myps2|tail[1]~8\);

-- Location: FF_X49_Y43_N17
\myps2|tail[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|tail[1]~7_combout\,
	clrn => \resetn~input_o\,
	ena => \myps2|fifo~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|tail\(1));

-- Location: LCCOMB_X49_Y43_N18
\myps2|tail[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|tail[2]~9_combout\ = (\myps2|tail\(2) & (\myps2|tail[1]~8\ $ (GND))) # (!\myps2|tail\(2) & (!\myps2|tail[1]~8\ & VCC))
-- \myps2|tail[2]~10\ = CARRY((\myps2|tail\(2) & !\myps2|tail[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|tail\(2),
	datad => VCC,
	cin => \myps2|tail[1]~8\,
	combout => \myps2|tail[2]~9_combout\,
	cout => \myps2|tail[2]~10\);

-- Location: FF_X49_Y43_N19
\myps2|tail[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|tail[2]~9_combout\,
	clrn => \resetn~input_o\,
	ena => \myps2|fifo~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|tail\(2));

-- Location: LCCOMB_X49_Y43_N20
\myps2|tail[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|tail[3]~11_combout\ = (\myps2|tail\(3) & (!\myps2|tail[2]~10\)) # (!\myps2|tail\(3) & ((\myps2|tail[2]~10\) # (GND)))
-- \myps2|tail[3]~12\ = CARRY((!\myps2|tail[2]~10\) # (!\myps2|tail\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myps2|tail\(3),
	datad => VCC,
	cin => \myps2|tail[2]~10\,
	combout => \myps2|tail[3]~11_combout\,
	cout => \myps2|tail[3]~12\);

-- Location: FF_X49_Y43_N21
\myps2|tail[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|tail[3]~11_combout\,
	clrn => \resetn~input_o\,
	ena => \myps2|fifo~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|tail\(3));

-- Location: LCCOMB_X49_Y43_N22
\myps2|tail[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|tail[4]~13_combout\ = \myps2|tail\(4) $ (!\myps2|tail[3]~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|tail\(4),
	cin => \myps2|tail[3]~12\,
	combout => \myps2|tail[4]~13_combout\);

-- Location: FF_X49_Y43_N23
\myps2|tail[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|tail[4]~13_combout\,
	clrn => \resetn~input_o\,
	ena => \myps2|fifo~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|tail\(4));

-- Location: LCCOMB_X48_Y41_N14
\myps2|process_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|process_2~0_combout\ = (\myprocessor|my_control|Equal1~2_combout\ & (((\myps2|size\(5)) # (\myps2|size\(4))) # (!\myps2|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal1~2_combout\,
	datab => \myps2|Equal6~0_combout\,
	datac => \myps2|size\(5),
	datad => \myps2|size\(4),
	combout => \myps2|process_2~0_combout\);

-- Location: FF_X49_Y43_N5
\myps2|head[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|Add4~0_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|head\(0));

-- Location: LCCOMB_X49_Y43_N4
\myps2|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Add4~0_combout\ = (\myps2|process_2~0_combout\ & (\myps2|head\(0) $ (VCC))) # (!\myps2|process_2~0_combout\ & (\myps2|head\(0) & VCC))
-- \myps2|Add4~1\ = CARRY((\myps2|process_2~0_combout\ & \myps2|head\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|process_2~0_combout\,
	datab => \myps2|head\(0),
	datad => VCC,
	combout => \myps2|Add4~0_combout\,
	cout => \myps2|Add4~1\);

-- Location: FF_X49_Y43_N7
\myps2|head[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|Add4~2_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|head\(1));

-- Location: LCCOMB_X49_Y43_N6
\myps2|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Add4~2_combout\ = (\myps2|head\(1) & (!\myps2|Add4~1\)) # (!\myps2|head\(1) & ((\myps2|Add4~1\) # (GND)))
-- \myps2|Add4~3\ = CARRY((!\myps2|Add4~1\) # (!\myps2|head\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|head\(1),
	datad => VCC,
	cin => \myps2|Add4~1\,
	combout => \myps2|Add4~2_combout\,
	cout => \myps2|Add4~3\);

-- Location: FF_X49_Y43_N9
\myps2|head[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|Add4~4_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|head\(2));

-- Location: LCCOMB_X49_Y43_N8
\myps2|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Add4~4_combout\ = (\myps2|head\(2) & (\myps2|Add4~3\ $ (GND))) # (!\myps2|head\(2) & (!\myps2|Add4~3\ & VCC))
-- \myps2|Add4~5\ = CARRY((\myps2|head\(2) & !\myps2|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myps2|head\(2),
	datad => VCC,
	cin => \myps2|Add4~3\,
	combout => \myps2|Add4~4_combout\,
	cout => \myps2|Add4~5\);

-- Location: FF_X49_Y43_N11
\myps2|head[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|Add4~6_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|head\(3));

-- Location: LCCOMB_X49_Y43_N10
\myps2|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Add4~6_combout\ = (\myps2|head\(3) & (!\myps2|Add4~5\)) # (!\myps2|head\(3) & ((\myps2|Add4~5\) # (GND)))
-- \myps2|Add4~7\ = CARRY((!\myps2|Add4~5\) # (!\myps2|head\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|head\(3),
	datad => VCC,
	cin => \myps2|Add4~5\,
	combout => \myps2|Add4~6_combout\,
	cout => \myps2|Add4~7\);

-- Location: FF_X49_Y43_N13
\myps2|head[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|Add4~8_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|head\(4));

-- Location: LCCOMB_X49_Y43_N12
\myps2|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Add4~8_combout\ = \myps2|Add4~7\ $ (!\myps2|head\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \myps2|head\(4),
	cin => \myps2|Add4~7\,
	combout => \myps2|Add4~8_combout\);

-- Location: M9K_X51_Y43_N0
\myps2|fifo_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 7,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 7,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myps2|fifo~24_combout\,
	portbre => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y43_N10
\myps2|fifo~13feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fifo~13feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \myps2|fifo~13feeder_combout\);

-- Location: FF_X52_Y43_N11
\myps2|fifo~13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|fifo~13feeder_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo~13_q\);

-- Location: LCCOMB_X52_Y43_N16
\myps2|fifo_rtl_0_bypass[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fifo_rtl_0_bypass[5]~feeder_combout\ = \myps2|tail\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myps2|tail\(2),
	combout => \myps2|fifo_rtl_0_bypass[5]~feeder_combout\);

-- Location: FF_X52_Y43_N17
\myps2|fifo_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|fifo_rtl_0_bypass[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(5));

-- Location: LCCOMB_X52_Y43_N4
\myps2|fifo_rtl_0_bypass[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fifo_rtl_0_bypass[7]~feeder_combout\ = \myps2|tail\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myps2|tail\(3),
	combout => \myps2|fifo_rtl_0_bypass[7]~feeder_combout\);

-- Location: FF_X52_Y43_N5
\myps2|fifo_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|fifo_rtl_0_bypass[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(7));

-- Location: FF_X52_Y43_N7
\myps2|fifo_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Add4~6_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(8));

-- Location: FF_X52_Y43_N19
\myps2|fifo_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Add4~4_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(6));

-- Location: LCCOMB_X52_Y43_N6
\myprocessor|mux_input_out|F[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[2]~3_combout\ = (\myps2|fifo_rtl_0_bypass\(5) & ((\myps2|fifo_rtl_0_bypass\(7) $ (\myps2|fifo_rtl_0_bypass\(8))) # (!\myps2|fifo_rtl_0_bypass\(6)))) # (!\myps2|fifo_rtl_0_bypass\(5) & ((\myps2|fifo_rtl_0_bypass\(6)) # 
-- (\myps2|fifo_rtl_0_bypass\(7) $ (\myps2|fifo_rtl_0_bypass\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|fifo_rtl_0_bypass\(5),
	datab => \myps2|fifo_rtl_0_bypass\(7),
	datac => \myps2|fifo_rtl_0_bypass\(8),
	datad => \myps2|fifo_rtl_0_bypass\(6),
	combout => \myprocessor|mux_input_out|F[2]~3_combout\);

-- Location: FF_X49_Y43_N1
\myps2|fifo_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|tail\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(9));

-- Location: FF_X49_Y43_N27
\myps2|fifo_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Add4~8_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(10));

-- Location: FF_X49_Y43_N25
\myps2|fifo_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|fifo~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(0));

-- Location: LCCOMB_X49_Y43_N26
\myprocessor|mux_input_out|F[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[2]~4_combout\ = (\myps2|fifo_rtl_0_bypass\(9) $ (\myps2|fifo_rtl_0_bypass\(10))) # (!\myps2|fifo_rtl_0_bypass\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myps2|fifo_rtl_0_bypass\(9),
	datac => \myps2|fifo_rtl_0_bypass\(10),
	datad => \myps2|fifo_rtl_0_bypass\(0),
	combout => \myprocessor|mux_input_out|F[2]~4_combout\);

-- Location: FF_X52_Y43_N31
\myps2|fifo_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Add4~2_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(4));

-- Location: LCCOMB_X52_Y43_N24
\myps2|fifo_rtl_0_bypass[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fifo_rtl_0_bypass[1]~feeder_combout\ = \myps2|tail\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myps2|tail\(0),
	combout => \myps2|fifo_rtl_0_bypass[1]~feeder_combout\);

-- Location: FF_X52_Y43_N25
\myps2|fifo_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|fifo_rtl_0_bypass[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(1));

-- Location: FF_X52_Y43_N3
\myps2|fifo_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Add4~0_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(2));

-- Location: LCCOMB_X52_Y43_N28
\myps2|fifo_rtl_0_bypass[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fifo_rtl_0_bypass[3]~feeder_combout\ = \myps2|tail\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myps2|tail\(1),
	combout => \myps2|fifo_rtl_0_bypass[3]~feeder_combout\);

-- Location: FF_X52_Y43_N29
\myps2|fifo_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|fifo_rtl_0_bypass[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(3));

-- Location: LCCOMB_X52_Y43_N2
\myprocessor|mux_input_out|F[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[2]~2_combout\ = (\myps2|fifo_rtl_0_bypass\(4) & ((\myps2|fifo_rtl_0_bypass\(1) $ (\myps2|fifo_rtl_0_bypass\(2))) # (!\myps2|fifo_rtl_0_bypass\(3)))) # (!\myps2|fifo_rtl_0_bypass\(4) & ((\myps2|fifo_rtl_0_bypass\(3)) # 
-- (\myps2|fifo_rtl_0_bypass\(1) $ (\myps2|fifo_rtl_0_bypass\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|fifo_rtl_0_bypass\(4),
	datab => \myps2|fifo_rtl_0_bypass\(1),
	datac => \myps2|fifo_rtl_0_bypass\(2),
	datad => \myps2|fifo_rtl_0_bypass\(3),
	combout => \myprocessor|mux_input_out|F[2]~2_combout\);

-- Location: LCCOMB_X52_Y43_N0
\myprocessor|mux_input_out|F[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[2]~5_combout\ = (\myprocessor|my_control|Equal1~2_combout\ & ((\myprocessor|mux_input_out|F[2]~3_combout\) # ((\myprocessor|mux_input_out|F[2]~4_combout\) # (\myprocessor|mux_input_out|F[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_input_out|F[2]~3_combout\,
	datab => \myprocessor|mux_input_out|F[2]~4_combout\,
	datac => \myprocessor|my_control|Equal1~2_combout\,
	datad => \myprocessor|mux_input_out|F[2]~2_combout\,
	combout => \myprocessor|mux_input_out|F[2]~5_combout\);

-- Location: LCCOMB_X52_Y43_N12
\myprocessor|mux_input_out|F[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[2]~6_combout\ = (\myprocessor|mux_input_out|F[2]~5_combout\ & (\myps2|fifo~13_q\)) # (!\myprocessor|mux_input_out|F[2]~5_combout\ & ((\myprocessor|my_control|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|fifo~13_q\,
	datab => \myprocessor|my_control|Equal1~2_combout\,
	datad => \myprocessor|mux_input_out|F[2]~5_combout\,
	combout => \myprocessor|mux_input_out|F[2]~6_combout\);

-- Location: LCCOMB_X49_Y43_N2
\myps2|fifo~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fifo~22_combout\ = (!\myps2|tail\(2) & (!\myps2|tail\(1) & (!\myps2|tail\(0) & !\myps2|tail\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|tail\(2),
	datab => \myps2|tail\(1),
	datac => \myps2|tail\(0),
	datad => \myps2|tail\(3),
	combout => \myps2|fifo~22_combout\);

-- Location: LCCOMB_X49_Y43_N28
\myps2|fifo~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fifo~23_combout\ = (\resetn~input_o\ & (\myps2|fifo~22_combout\ & (!\myps2|tail\(4) & \myps2|fifo~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \resetn~input_o\,
	datab => \myps2|fifo~22_combout\,
	datac => \myps2|tail\(4),
	datad => \myps2|fifo~21_combout\,
	combout => \myps2|fifo~23_combout\);

-- Location: FF_X50_Y43_N15
\myps2|fifo~14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Mux6~9_combout\,
	sload => VCC,
	ena => \myps2|fifo~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo~14_q\);

-- Location: LCCOMB_X50_Y43_N14
\myprocessor|mux_input_out|F[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[0]~15_combout\ = (\myprocessor|mux_input_out|F[2]~6_combout\ & (\myprocessor|mux_input_out|F[2]~5_combout\)) # (!\myprocessor|mux_input_out|F[2]~6_combout\ & ((\myprocessor|mux_input_out|F[2]~5_combout\ & (\myps2|fifo~14_q\)) 
-- # (!\myprocessor|mux_input_out|F[2]~5_combout\ & ((!\myprocessor|PC|bits:0:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_input_out|F[2]~6_combout\,
	datab => \myprocessor|mux_input_out|F[2]~5_combout\,
	datac => \myps2|fifo~14_q\,
	datad => \myprocessor|PC|bits:0:r~q\,
	combout => \myprocessor|mux_input_out|F[0]~15_combout\);

-- Location: FF_X50_Y43_N21
\myps2|fifo_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Mux6~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(11));

-- Location: LCCOMB_X50_Y43_N20
\myprocessor|mux_input_out|F[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[0]~16_combout\ = (\myprocessor|mux_input_out|F[0]~15_combout\ & ((\myps2|fifo_rtl_0|auto_generated|ram_block1a0~portbdataout\) # ((!\myprocessor|mux_input_out|F[2]~6_combout\)))) # (!\myprocessor|mux_input_out|F[0]~15_combout\ 
-- & (((\myps2|fifo_rtl_0_bypass\(11) & \myprocessor|mux_input_out|F[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|fifo_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datab => \myprocessor|mux_input_out|F[0]~15_combout\,
	datac => \myps2|fifo_rtl_0_bypass\(11),
	datad => \myprocessor|mux_input_out|F[2]~6_combout\,
	combout => \myprocessor|mux_input_out|F[0]~16_combout\);

-- Location: LCCOMB_X54_Y35_N8
\myprocessor|my_control|ALUop[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_control|ALUop[0]~1_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31)) # (!\myprocessor|my_control|ALUop[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[0]~0_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	combout => \myprocessor|my_control|ALUop[0]~1_combout\);

-- Location: LCCOMB_X55_Y35_N16
\myprocessor|my_control|ALUop[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_control|ALUop[1]~3_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & 
-- !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	combout => \myprocessor|my_control|ALUop[1]~3_combout\);

-- Location: LCCOMB_X50_Y39_N2
\myprocessor|adder_pc|lower|sum[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_pc|lower|sum\(3) = \myprocessor|PC|bits:3:r~q\ $ (((\myprocessor|PC|bits:2:r~q\ & (\myprocessor|PC|bits:0:r~q\ & \myprocessor|PC|bits:1:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|PC|bits:2:r~q\,
	datab => \myprocessor|PC|bits:0:r~q\,
	datac => \myprocessor|PC|bits:3:r~q\,
	datad => \myprocessor|PC|bits:1:r~q\,
	combout => \myprocessor|adder_pc|lower|sum\(3));

-- Location: FF_X50_Y43_N11
\myps2|fifo_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Mux3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(14));

-- Location: LCCOMB_X50_Y43_N10
\myprocessor|mux_input_out|F[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[3]~23_combout\ = (\myprocessor|mux_input_out|F[2]~5_combout\ & (((\myprocessor|mux_input_out|F[2]~6_combout\)))) # (!\myprocessor|mux_input_out|F[2]~5_combout\ & ((\myprocessor|mux_input_out|F[2]~6_combout\ & 
-- ((\myps2|fifo_rtl_0_bypass\(14)))) # (!\myprocessor|mux_input_out|F[2]~6_combout\ & (\myprocessor|adder_pc|lower|sum\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|adder_pc|lower|sum\(3),
	datab => \myprocessor|mux_input_out|F[2]~5_combout\,
	datac => \myps2|fifo_rtl_0_bypass\(14),
	datad => \myprocessor|mux_input_out|F[2]~6_combout\,
	combout => \myprocessor|mux_input_out|F[3]~23_combout\);

-- Location: FF_X50_Y43_N17
\myps2|fifo~17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Mux3~6_combout\,
	sload => VCC,
	ena => \myps2|fifo~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo~17_q\);

-- Location: LCCOMB_X50_Y43_N16
\myprocessor|mux_input_out|F[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[3]~24_combout\ = (\myprocessor|mux_input_out|F[3]~23_combout\ & (((\myps2|fifo_rtl_0|auto_generated|ram_block1a3\)) # (!\myprocessor|mux_input_out|F[2]~5_combout\))) # (!\myprocessor|mux_input_out|F[3]~23_combout\ & 
-- (\myprocessor|mux_input_out|F[2]~5_combout\ & (\myps2|fifo~17_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_input_out|F[3]~23_combout\,
	datab => \myprocessor|mux_input_out|F[2]~5_combout\,
	datac => \myps2|fifo~17_q\,
	datad => \myps2|fifo_rtl_0|auto_generated|ram_block1a3\,
	combout => \myprocessor|mux_input_out|F[3]~24_combout\);

-- Location: LCCOMB_X50_Y36_N22
\myprocessor|mux_rwd|F[25]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[25]~20_combout\ = (\myprocessor|my_control|ALUop[1]~3_combout\ & (\myprocessor|my_control|ALUop[0]~0_combout\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_control|ALUop[1]~3_combout\,
	datac => \myprocessor|my_control|ALUop[0]~0_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	combout => \myprocessor|mux_rwd|F[25]~20_combout\);

-- Location: LCCOMB_X57_Y35_N22
\myprocessor|my_control|ALUop[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_control|ALUop[2]~2_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31)) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30)) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28)) 
-- # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	combout => \myprocessor|my_control|ALUop[2]~2_combout\);

-- Location: LCCOMB_X50_Y32_N0
\myprocessor|my_alu|R[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[5]~20_combout\ = (\myprocessor|my_control|ALUop[2]~2_combout\ & (((\myprocessor|my_control|ALUop[1]~3_combout\)))) # (!\myprocessor|my_control|ALUop[2]~2_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) 
-- & (\myprocessor|my_control|ALUop[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datab => \myprocessor|my_control|ALUop[0]~0_combout\,
	datac => \myprocessor|my_control|ALUop[2]~2_combout\,
	datad => \myprocessor|my_control|ALUop[1]~3_combout\,
	combout => \myprocessor|my_alu|R[5]~20_combout\);

-- Location: LCCOMB_X60_Y31_N30
\myprocessor|my_reg|valB[19]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~47_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_reg|valB[19]~47_combout\);

-- Location: LCCOMB_X60_Y31_N16
\myprocessor|my_reg|valB[19]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~48_combout\ = (\myprocessor|my_control|Rdst~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(13)) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(14))))) # 
-- (!\myprocessor|my_control|Rdst~0_combout\ & (((\myprocessor|my_reg|valB[19]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Rdst~0_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(13),
	datac => \myprocessor|my_reg|valB[19]~47_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(14),
	combout => \myprocessor|my_reg|valB[19]~48_combout\);

-- Location: LCCOMB_X60_Y37_N20
\myprocessor|my_reg|valB[19]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~49_combout\ = (\myprocessor|my_control|Rdst~0_combout\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_control|Rdst~0_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(14),
	combout => \myprocessor|my_reg|valB[19]~49_combout\);

-- Location: LCCOMB_X60_Y37_N26
\myprocessor|my_reg|valB[19]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~14_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & !\myprocessor|my_control|Rdst~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datad => \myprocessor|my_control|Rdst~0_combout\,
	combout => \myprocessor|my_reg|valB[19]~14_combout\);

-- Location: LCCOMB_X60_Y37_N6
\myprocessor|my_reg|valB[19]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~50_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_reg|valB[19]~49_combout\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(12))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_reg|valB[19]~14_combout\) # ((\myprocessor|my_reg|valB[19]~49_combout\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_reg|valB[19]~49_combout\,
	datac => \myprocessor|my_reg|valB[19]~14_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(12),
	combout => \myprocessor|my_reg|valB[19]~50_combout\);

-- Location: FF_X50_Y43_N31
\myps2|fifo~18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Mux2~11_combout\,
	sload => VCC,
	ena => \myps2|fifo~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo~18_q\);

-- Location: LCCOMB_X50_Y43_N30
\myprocessor|mux_input_out|F[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[4]~27_combout\ = (\myprocessor|mux_input_out|F[2]~5_combout\ & (((\myps2|fifo~18_q\) # (\myprocessor|mux_input_out|F[2]~6_combout\)))) # (!\myprocessor|mux_input_out|F[2]~5_combout\ & (\myprocessor|adder_pc|lower|sum\(4) & 
-- ((!\myprocessor|mux_input_out|F[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|adder_pc|lower|sum\(4),
	datab => \myprocessor|mux_input_out|F[2]~5_combout\,
	datac => \myps2|fifo~18_q\,
	datad => \myprocessor|mux_input_out|F[2]~6_combout\,
	combout => \myprocessor|mux_input_out|F[4]~27_combout\);

-- Location: FF_X50_Y43_N13
\myps2|fifo_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Mux2~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(15));

-- Location: LCCOMB_X50_Y43_N12
\myprocessor|mux_input_out|F[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[4]~28_combout\ = (\myprocessor|mux_input_out|F[4]~27_combout\ & ((\myps2|fifo_rtl_0|auto_generated|ram_block1a4\) # ((!\myprocessor|mux_input_out|F[2]~6_combout\)))) # (!\myprocessor|mux_input_out|F[4]~27_combout\ & 
-- (((\myps2|fifo_rtl_0_bypass\(15) & \myprocessor|mux_input_out|F[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_input_out|F[4]~27_combout\,
	datab => \myps2|fifo_rtl_0|auto_generated|ram_block1a4\,
	datac => \myps2|fifo_rtl_0_bypass\(15),
	datad => \myprocessor|mux_input_out|F[2]~6_combout\,
	combout => \myprocessor|mux_input_out|F[4]~28_combout\);

-- Location: LCCOMB_X57_Y35_N14
\myprocessor|mux_jal|F[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jal|F\(1) = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & 
-- \myprocessor|my_control|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datad => \myprocessor|my_control|Equal3~0_combout\,
	combout => \myprocessor|mux_jal|F\(1));

-- Location: LCCOMB_X57_Y35_N0
\myprocessor|mux_jal|F[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jal|F\(0) = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & 
-- \myprocessor|my_control|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datad => \myprocessor|my_control|Equal3~0_combout\,
	combout => \myprocessor|mux_jal|F\(0));

-- Location: LCCOMB_X57_Y35_N18
\myprocessor|my_reg|inEnable[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[9]~0_combout\ = (!\myprocessor|my_control|Equal3~0_combout\ & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28))) # 
-- (!\myprocessor|my_control|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal1~1_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datad => \myprocessor|my_control|Equal3~0_combout\,
	combout => \myprocessor|my_reg|inEnable[9]~0_combout\);

-- Location: LCCOMB_X60_Y38_N22
\myprocessor|my_reg|inEnable[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[8]~3_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25) & (!\myprocessor|mux_jal|F\(0) & 
-- \myprocessor|my_reg|inEnable[9]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25),
	datac => \myprocessor|mux_jal|F\(0),
	datad => \myprocessor|my_reg|inEnable[9]~0_combout\,
	combout => \myprocessor|my_reg|inEnable[8]~3_combout\);

-- Location: LCCOMB_X60_Y30_N2
\myprocessor|my_reg|inEnable[8]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[8]~38_combout\ = (!\myprocessor|my_control|Equal3~1_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & (!\myprocessor|mux_jal|F\(1) & \myprocessor|my_reg|inEnable[8]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal3~1_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datac => \myprocessor|mux_jal|F\(1),
	datad => \myprocessor|my_reg|inEnable[8]~3_combout\,
	combout => \myprocessor|my_reg|inEnable[8]~38_combout\);

-- Location: FF_X65_Y37_N5
\myprocessor|my_reg|regs:8:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|mux_input_out|F[2]~21_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[8]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:8:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X61_Y31_N18
\myprocessor|my_reg|valB[19]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~46_combout\ = (\myprocessor|my_reg|valB[19]~41_combout\) # (\myprocessor|my_reg|valB[19]~682_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~41_combout\,
	datad => \myprocessor|my_reg|valB[19]~682_combout\,
	combout => \myprocessor|my_reg|valB[19]~46_combout\);

-- Location: LCCOMB_X60_Y38_N12
\myprocessor|my_reg|inEnable[1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[1]~29_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25) & (\myprocessor|mux_jal|F\(0) & 
-- \myprocessor|my_reg|inEnable[9]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25),
	datac => \myprocessor|mux_jal|F\(0),
	datad => \myprocessor|my_reg|inEnable[9]~0_combout\,
	combout => \myprocessor|my_reg|inEnable[1]~29_combout\);

-- Location: LCCOMB_X60_Y30_N12
\myprocessor|my_reg|inEnable[3]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[3]~30_combout\ = (!\myprocessor|my_control|Equal3~1_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & (\myprocessor|mux_jal|F\(1) & \myprocessor|my_reg|inEnable[1]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal3~1_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datac => \myprocessor|mux_jal|F\(1),
	datad => \myprocessor|my_reg|inEnable[1]~29_combout\,
	combout => \myprocessor|my_reg|inEnable[3]~30_combout\);

-- Location: FF_X63_Y34_N25
\myprocessor|my_reg|regs:3:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[2]~21_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:3:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X60_Y30_N28
\myprocessor|my_reg|inEnable[5]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[5]~35_combout\ = (!\myprocessor|mux_jal|F\(1) & (\myprocessor|my_reg|inEnable[1]~29_combout\ & ((\myprocessor|my_control|Equal3~1_combout\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal3~1_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datac => \myprocessor|mux_jal|F\(1),
	datad => \myprocessor|my_reg|inEnable[1]~29_combout\,
	combout => \myprocessor|my_reg|inEnable[5]~35_combout\);

-- Location: FF_X61_Y30_N1
\myprocessor|my_reg|regs:5:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[2]~21_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:5:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X60_Y38_N14
\myprocessor|my_reg|inEnable[2]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[2]~31_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25) & (!\myprocessor|mux_jal|F\(0) & 
-- \myprocessor|my_reg|inEnable[9]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25),
	datac => \myprocessor|mux_jal|F\(0),
	datad => \myprocessor|my_reg|inEnable[9]~0_combout\,
	combout => \myprocessor|my_reg|inEnable[2]~31_combout\);

-- Location: LCCOMB_X60_Y30_N30
\myprocessor|my_reg|inEnable[4]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[4]~36_combout\ = (!\myprocessor|mux_jal|F\(1) & (\myprocessor|my_reg|inEnable[2]~31_combout\ & ((\myprocessor|my_control|Equal3~1_combout\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal3~1_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datac => \myprocessor|mux_jal|F\(1),
	datad => \myprocessor|my_reg|inEnable[2]~31_combout\,
	combout => \myprocessor|my_reg|inEnable[4]~36_combout\);

-- Location: FF_X61_Y30_N19
\myprocessor|my_reg|regs:4:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[2]~21_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:4:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X61_Y30_N0
\myprocessor|my_reg|valB[2]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[2]~112_combout\ = (\myprocessor|my_reg|valB[19]~48_combout\ & (\myprocessor|my_reg|valB[19]~50_combout\)) # (!\myprocessor|my_reg|valB[19]~48_combout\ & ((\myprocessor|my_reg|valB[19]~50_combout\ & 
-- ((\myprocessor|my_reg|regs:4:reg_array|r|bits:2:r~q\))) # (!\myprocessor|my_reg|valB[19]~50_combout\ & (\myprocessor|my_reg|regs:5:reg_array|r|bits:2:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~48_combout\,
	datab => \myprocessor|my_reg|valB[19]~50_combout\,
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_reg|regs:4:reg_array|r|bits:2:r~q\,
	combout => \myprocessor|my_reg|valB[2]~112_combout\);

-- Location: LCCOMB_X60_Y30_N26
\myprocessor|my_reg|inEnable[6]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[6]~34_combout\ = (\myprocessor|mux_jal|F\(1) & (\myprocessor|my_reg|inEnable[2]~31_combout\ & ((\myprocessor|my_control|Equal3~1_combout\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal3~1_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datac => \myprocessor|mux_jal|F\(1),
	datad => \myprocessor|my_reg|inEnable[2]~31_combout\,
	combout => \myprocessor|my_reg|inEnable[6]~34_combout\);

-- Location: FF_X60_Y30_N21
\myprocessor|my_reg|regs:6:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[2]~21_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:6:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X60_Y30_N24
\myprocessor|my_reg|inEnable[7]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[7]~33_combout\ = (\myprocessor|mux_jal|F\(1) & (\myprocessor|my_reg|inEnable[1]~29_combout\ & ((\myprocessor|my_control|Equal3~1_combout\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal3~1_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datac => \myprocessor|mux_jal|F\(1),
	datad => \myprocessor|my_reg|inEnable[1]~29_combout\,
	combout => \myprocessor|my_reg|inEnable[7]~33_combout\);

-- Location: FF_X62_Y30_N29
\myprocessor|my_reg|regs:7:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[2]~21_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:7:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X60_Y37_N24
\myprocessor|my_reg|valB[19]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~51_combout\ = (\myprocessor|my_reg|valB[19]~48_combout\ & ((\myprocessor|my_reg|valB[19]~50_combout\) # ((\myprocessor|my_reg|valB[19]~49_combout\) # (\myprocessor|my_reg|valB[19]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~50_combout\,
	datab => \myprocessor|my_reg|valB[19]~49_combout\,
	datac => \myprocessor|my_reg|valB[19]~14_combout\,
	datad => \myprocessor|my_reg|valB[19]~48_combout\,
	combout => \myprocessor|my_reg|valB[19]~51_combout\);

-- Location: LCCOMB_X62_Y30_N28
\myprocessor|my_reg|valB[2]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[2]~113_combout\ = (\myprocessor|my_reg|valB[2]~112_combout\ & ((\myprocessor|my_reg|regs:6:reg_array|r|bits:2:r~q\) # ((!\myprocessor|my_reg|valB[19]~51_combout\)))) # (!\myprocessor|my_reg|valB[2]~112_combout\ & 
-- (((\myprocessor|my_reg|regs:7:reg_array|r|bits:2:r~q\ & \myprocessor|my_reg|valB[19]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[2]~112_combout\,
	datab => \myprocessor|my_reg|regs:6:reg_array|r|bits:2:r~q\,
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_reg|valB[19]~51_combout\,
	combout => \myprocessor|my_reg|valB[2]~113_combout\);

-- Location: LCCOMB_X63_Y34_N24
\myprocessor|my_reg|valB[2]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[2]~114_combout\ = (\myprocessor|my_reg|valB[19]~46_combout\ & (\myprocessor|my_reg|valB[19]~45_combout\)) # (!\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|valB[19]~45_combout\ & 
-- (\myprocessor|my_reg|regs:3:reg_array|r|bits:2:r~q\)) # (!\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[2]~113_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~46_combout\,
	datab => \myprocessor|my_reg|valB[19]~45_combout\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_reg|valB[2]~113_combout\,
	combout => \myprocessor|my_reg|valB[2]~114_combout\);

-- Location: LCCOMB_X60_Y30_N22
\myprocessor|my_reg|inEnable[2]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[2]~32_combout\ = (!\myprocessor|my_control|Equal3~1_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & (\myprocessor|mux_jal|F\(1) & \myprocessor|my_reg|inEnable[2]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal3~1_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datac => \myprocessor|mux_jal|F\(1),
	datad => \myprocessor|my_reg|inEnable[2]~31_combout\,
	combout => \myprocessor|my_reg|inEnable[2]~32_combout\);

-- Location: FF_X62_Y34_N17
\myprocessor|my_reg|regs:2:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[2]~21_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:2:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X60_Y30_N0
\myprocessor|my_reg|inEnable[1]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[1]~37_combout\ = (!\myprocessor|my_control|Equal3~1_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & (!\myprocessor|mux_jal|F\(1) & \myprocessor|my_reg|inEnable[1]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal3~1_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datac => \myprocessor|mux_jal|F\(1),
	datad => \myprocessor|my_reg|inEnable[1]~29_combout\,
	combout => \myprocessor|my_reg|inEnable[1]~37_combout\);

-- Location: FF_X62_Y34_N27
\myprocessor|my_reg|regs:1:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[2]~21_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:1:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X62_Y34_N16
\myprocessor|my_reg|valB[2]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[2]~115_combout\ = (\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|valB[2]~114_combout\ & ((\myprocessor|my_reg|regs:1:reg_array|r|bits:2:r~q\))) # (!\myprocessor|my_reg|valB[2]~114_combout\ & 
-- (\myprocessor|my_reg|regs:2:reg_array|r|bits:2:r~q\)))) # (!\myprocessor|my_reg|valB[19]~46_combout\ & (\myprocessor|my_reg|valB[2]~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~46_combout\,
	datab => \myprocessor|my_reg|valB[2]~114_combout\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_reg|regs:1:reg_array|r|bits:2:r~q\,
	combout => \myprocessor|my_reg|valB[2]~115_combout\);

-- Location: LCCOMB_X60_Y38_N20
\myprocessor|my_reg|inEnable[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[9]~1_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25) & (\myprocessor|mux_jal|F\(0) & 
-- \myprocessor|my_reg|inEnable[9]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25),
	datac => \myprocessor|mux_jal|F\(0),
	datad => \myprocessor|my_reg|inEnable[9]~0_combout\,
	combout => \myprocessor|my_reg|inEnable[9]~1_combout\);

-- Location: LCCOMB_X61_Y38_N16
\myprocessor|my_reg|inEnable[15]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[15]~5_combout\ = (\myprocessor|mux_jal|F\(1) & (\myprocessor|my_reg|inEnable[9]~1_combout\ & ((\myprocessor|my_control|Equal3~1_combout\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jal|F\(1),
	datab => \myprocessor|my_control|Equal3~1_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datad => \myprocessor|my_reg|inEnable[9]~1_combout\,
	combout => \myprocessor|my_reg|inEnable[15]~5_combout\);

-- Location: FF_X69_Y37_N17
\myprocessor|my_reg|regs:15:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[2]~21_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:15:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X60_Y37_N30
\myprocessor|my_reg|valB[19]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~16_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & ((\myprocessor|my_control|Rdst~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(13)))) # 
-- (!\myprocessor|my_control|Rdst~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(13),
	datad => \myprocessor|my_control|Rdst~0_combout\,
	combout => \myprocessor|my_reg|valB[19]~16_combout\);

-- Location: LCCOMB_X60_Y37_N16
\myprocessor|my_reg|valB[19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~13_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(12) & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(12),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(13),
	combout => \myprocessor|my_reg|valB[19]~13_combout\);

-- Location: LCCOMB_X60_Y37_N12
\myprocessor|my_reg|valB[19]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~15_combout\ = (\myprocessor|my_reg|valB[19]~14_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (!\myprocessor|my_reg|valB[19]~14_combout\ & (((\myprocessor|my_reg|valB[19]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_reg|valB[19]~14_combout\,
	datad => \myprocessor|my_reg|valB[19]~13_combout\,
	combout => \myprocessor|my_reg|valB[19]~15_combout\);

-- Location: LCCOMB_X60_Y37_N8
\myprocessor|my_reg|valB[19]~680\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~680_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(14) & (((\myprocessor|my_reg|valB[19]~16_combout\ & !\myprocessor|my_reg|valB[19]~15_combout\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(14) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(14),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_reg|valB[19]~16_combout\,
	datad => \myprocessor|my_reg|valB[19]~15_combout\,
	combout => \myprocessor|my_reg|valB[19]~680_combout\);

-- Location: LCCOMB_X61_Y38_N4
\myprocessor|my_reg|inEnable[14]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[14]~7_combout\ = (\myprocessor|mux_jal|F\(1) & (\myprocessor|my_reg|inEnable[8]~3_combout\ & ((\myprocessor|my_control|Equal3~1_combout\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jal|F\(1),
	datab => \myprocessor|my_control|Equal3~1_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datad => \myprocessor|my_reg|inEnable[8]~3_combout\,
	combout => \myprocessor|my_reg|inEnable[14]~7_combout\);

-- Location: FF_X66_Y37_N21
\myprocessor|my_reg|regs:14:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[2]~21_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:14:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X61_Y38_N18
\myprocessor|my_reg|inEnable[13]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[13]~6_combout\ = (!\myprocessor|mux_jal|F\(1) & (\myprocessor|my_reg|inEnable[9]~1_combout\ & ((\myprocessor|my_control|Equal3~1_combout\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jal|F\(1),
	datab => \myprocessor|my_control|Equal3~1_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datad => \myprocessor|my_reg|inEnable[9]~1_combout\,
	combout => \myprocessor|my_reg|inEnable[13]~6_combout\);

-- Location: FF_X66_Y37_N3
\myprocessor|my_reg|regs:13:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[2]~21_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:13:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X60_Y37_N0
\myprocessor|my_reg|valB[19]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~17_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & !\myprocessor|my_control|Rdst~0_combout\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(13),
	datad => \myprocessor|my_control|Rdst~0_combout\,
	combout => \myprocessor|my_reg|valB[19]~17_combout\);

-- Location: LCCOMB_X60_Y37_N2
\myprocessor|my_reg|valB[19]~683\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~683_combout\ = (\myprocessor|my_reg|valB[19]~16_combout\ & ((\myprocessor|my_reg|valB[19]~17_combout\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))) # (!\myprocessor|my_reg|valB[19]~17_combout\ & 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(12),
	datab => \myprocessor|my_reg|valB[19]~17_combout\,
	datac => \myprocessor|my_reg|valB[19]~16_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_reg|valB[19]~683_combout\);

-- Location: LCCOMB_X60_Y37_N28
\myprocessor|my_reg|valB[19]~684\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~684_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(14) & (((\myprocessor|my_reg|valB[19]~683_combout\) # (\myprocessor|my_reg|valB[19]~15_combout\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(14) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_reg|valB[19]~683_combout\,
	datac => \myprocessor|my_reg|valB[19]~15_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(14),
	combout => \myprocessor|my_reg|valB[19]~684_combout\);

-- Location: LCCOMB_X66_Y37_N2
\myprocessor|my_reg|valB[2]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[2]~108_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (\myprocessor|my_reg|regs:12:reg_array|r|bits:2:r~q\)) # (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|regs:13:reg_array|r|bits:2:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:12:reg_array|r|bits:2:r~q\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_reg|valB[19]~684_combout\,
	combout => \myprocessor|my_reg|valB[2]~108_combout\);

-- Location: LCCOMB_X66_Y37_N20
\myprocessor|my_reg|valB[2]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[2]~109_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[2]~108_combout\ & ((\myprocessor|my_reg|regs:14:reg_array|r|bits:2:r~q\))) # (!\myprocessor|my_reg|valB[2]~108_combout\ & 
-- (\myprocessor|my_reg|regs:15:reg_array|r|bits:2:r~q\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[2]~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:15:reg_array|r|bits:2:r~q\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:14:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_reg|valB[2]~108_combout\,
	combout => \myprocessor|my_reg|valB[2]~109_combout\);

-- Location: LCCOMB_X61_Y38_N14
\myprocessor|my_reg|inEnable[11]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[11]~9_combout\ = (\myprocessor|mux_jal|F\(1) & (!\myprocessor|my_control|Equal3~1_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & \myprocessor|my_reg|inEnable[9]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jal|F\(1),
	datab => \myprocessor|my_control|Equal3~1_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datad => \myprocessor|my_reg|inEnable[9]~1_combout\,
	combout => \myprocessor|my_reg|inEnable[11]~9_combout\);

-- Location: FF_X72_Y35_N7
\myprocessor|my_reg|regs:11:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[2]~21_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:11:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X60_Y30_N18
\myprocessor|my_reg|inEnable[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[10]~8_combout\ = (!\myprocessor|my_control|Equal3~1_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & (\myprocessor|mux_jal|F\(1) & \myprocessor|my_reg|inEnable[8]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal3~1_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datac => \myprocessor|mux_jal|F\(1),
	datad => \myprocessor|my_reg|inEnable[8]~3_combout\,
	combout => \myprocessor|my_reg|inEnable[10]~8_combout\);

-- Location: FF_X72_Y33_N1
\myprocessor|my_reg|regs:10:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[2]~21_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:10:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X61_Y38_N20
\myprocessor|my_reg|inEnable[9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[9]~2_combout\ = (!\myprocessor|mux_jal|F\(1) & (!\myprocessor|my_control|Equal3~1_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & \myprocessor|my_reg|inEnable[9]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jal|F\(1),
	datab => \myprocessor|my_control|Equal3~1_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datad => \myprocessor|my_reg|inEnable[9]~1_combout\,
	combout => \myprocessor|my_reg|inEnable[9]~2_combout\);

-- Location: FF_X72_Y35_N13
\myprocessor|my_reg|regs:9:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[2]~21_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:9:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X72_Y33_N0
\myprocessor|my_reg|valB[2]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[2]~110_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|valB[19]~12_combout\)) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[19]~12_combout\ & 
-- ((\myprocessor|my_reg|regs:9:reg_array|r|bits:2:r~q\))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|regs:10:reg_array|r|bits:2:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_reg|regs:9:reg_array|r|bits:2:r~q\,
	combout => \myprocessor|my_reg|valB[2]~110_combout\);

-- Location: LCCOMB_X72_Y35_N6
\myprocessor|my_reg|valB[2]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[2]~111_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[2]~110_combout\ & ((\myprocessor|my_reg|regs:11:reg_array|r|bits:2:r~q\))) # (!\myprocessor|my_reg|valB[2]~110_combout\ & 
-- (\myprocessor|my_reg|valB[2]~109_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[2]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[2]~109_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_reg|valB[2]~110_combout\,
	combout => \myprocessor|my_reg|valB[2]~111_combout\);

-- Location: LCCOMB_X59_Y35_N8
\myprocessor|my_reg|valB[2]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[2]~116_combout\ = (\myprocessor|my_reg|valB[19]~25_combout\ & (((\myprocessor|my_reg|valB[2]~111_combout\) # (\myprocessor|my_reg|valB[19]~39_combout\)))) # (!\myprocessor|my_reg|valB[19]~25_combout\ & 
-- (\myprocessor|my_reg|valB[2]~115_combout\ & ((!\myprocessor|my_reg|valB[19]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[2]~115_combout\,
	datab => \myprocessor|my_reg|valB[19]~25_combout\,
	datac => \myprocessor|my_reg|valB[2]~111_combout\,
	datad => \myprocessor|my_reg|valB[19]~39_combout\,
	combout => \myprocessor|my_reg|valB[2]~116_combout\);

-- Location: LCCOMB_X60_Y38_N18
\myprocessor|my_reg|inEnable[17]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[17]~12_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25) & (\myprocessor|mux_jal|F\(0) & 
-- \myprocessor|my_reg|inEnable[9]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25),
	datac => \myprocessor|mux_jal|F\(0),
	datad => \myprocessor|my_reg|inEnable[9]~0_combout\,
	combout => \myprocessor|my_reg|inEnable[17]~12_combout\);

-- Location: LCCOMB_X61_Y38_N28
\myprocessor|my_reg|inEnable[19]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[19]~20_combout\ = (\myprocessor|mux_jal|F\(1) & (!\myprocessor|my_control|Equal3~1_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & \myprocessor|my_reg|inEnable[17]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jal|F\(1),
	datab => \myprocessor|my_control|Equal3~1_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datad => \myprocessor|my_reg|inEnable[17]~12_combout\,
	combout => \myprocessor|my_reg|inEnable[19]~20_combout\);

-- Location: FF_X60_Y42_N11
\myprocessor|my_reg|regs:19:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[2]~21_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:19:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X61_Y38_N0
\myprocessor|my_reg|inEnable[17]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[17]~13_combout\ = (!\myprocessor|mux_jal|F\(1) & (!\myprocessor|my_control|Equal3~1_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & \myprocessor|my_reg|inEnable[17]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jal|F\(1),
	datab => \myprocessor|my_control|Equal3~1_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datad => \myprocessor|my_reg|inEnable[17]~12_combout\,
	combout => \myprocessor|my_reg|inEnable[17]~13_combout\);

-- Location: FF_X61_Y42_N15
\myprocessor|my_reg|regs:17:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[2]~21_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:17:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X60_Y38_N28
\myprocessor|my_reg|inEnable[16]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[16]~14_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25) & (!\myprocessor|mux_jal|F\(0) & 
-- \myprocessor|my_reg|inEnable[9]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25),
	datac => \myprocessor|mux_jal|F\(0),
	datad => \myprocessor|my_reg|inEnable[9]~0_combout\,
	combout => \myprocessor|my_reg|inEnable[16]~14_combout\);

-- Location: LCCOMB_X61_Y38_N26
\myprocessor|my_reg|inEnable[18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[18]~19_combout\ = (\myprocessor|mux_jal|F\(1) & (!\myprocessor|my_control|Equal3~1_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & \myprocessor|my_reg|inEnable[16]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jal|F\(1),
	datab => \myprocessor|my_control|Equal3~1_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datad => \myprocessor|my_reg|inEnable[16]~14_combout\,
	combout => \myprocessor|my_reg|inEnable[18]~19_combout\);

-- Location: FF_X60_Y42_N17
\myprocessor|my_reg|regs:18:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[2]~21_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:18:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X60_Y42_N16
\myprocessor|my_reg|valB[2]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[2]~100_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (\myprocessor|my_reg|regs:17:reg_array|r|bits:2:r~q\)) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|regs:18:reg_array|r|bits:2:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|regs:17:reg_array|r|bits:2:r~q\,
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_reg|valB[19]~12_combout\,
	combout => \myprocessor|my_reg|valB[2]~100_combout\);

-- Location: LCCOMB_X61_Y38_N24
\myprocessor|my_reg|inEnable[22]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[22]~18_combout\ = (\myprocessor|mux_jal|F\(1) & (\myprocessor|my_reg|inEnable[16]~14_combout\ & ((\myprocessor|my_control|Equal3~1_combout\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jal|F\(1),
	datab => \myprocessor|my_control|Equal3~1_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datad => \myprocessor|my_reg|inEnable[16]~14_combout\,
	combout => \myprocessor|my_reg|inEnable[22]~18_combout\);

-- Location: FF_X62_Y40_N3
\myprocessor|my_reg|regs:22:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[2]~21_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[22]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:22:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X61_Y38_N12
\myprocessor|my_reg|inEnable[23]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[23]~16_combout\ = (\myprocessor|mux_jal|F\(1) & (\myprocessor|my_reg|inEnable[17]~12_combout\ & ((\myprocessor|my_control|Equal3~1_combout\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jal|F\(1),
	datab => \myprocessor|my_control|Equal3~1_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datad => \myprocessor|my_reg|inEnable[17]~12_combout\,
	combout => \myprocessor|my_reg|inEnable[23]~16_combout\);

-- Location: FF_X61_Y38_N9
\myprocessor|my_reg|regs:23:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[2]~21_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:23:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X61_Y38_N6
\myprocessor|my_reg|inEnable[21]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[21]~17_combout\ = (!\myprocessor|mux_jal|F\(1) & (\myprocessor|my_reg|inEnable[17]~12_combout\ & ((\myprocessor|my_control|Equal3~1_combout\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jal|F\(1),
	datab => \myprocessor|my_control|Equal3~1_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datad => \myprocessor|my_reg|inEnable[17]~12_combout\,
	combout => \myprocessor|my_reg|inEnable[21]~17_combout\);

-- Location: FF_X62_Y40_N25
\myprocessor|my_reg|regs:21:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[2]~21_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:21:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X61_Y38_N10
\myprocessor|my_reg|regs:20:reg_array|r|bits:2:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:20:reg_array|r|bits:2:r~feeder_combout\ = \myprocessor|mux_input_out|F[2]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F[2]~21_combout\,
	combout => \myprocessor|my_reg|regs:20:reg_array|r|bits:2:r~feeder_combout\);

-- Location: LCCOMB_X61_Y38_N2
\myprocessor|my_reg|inEnable[20]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[20]~15_combout\ = (!\myprocessor|mux_jal|F\(1) & (\myprocessor|my_reg|inEnable[16]~14_combout\ & ((\myprocessor|my_control|Equal3~1_combout\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jal|F\(1),
	datab => \myprocessor|my_control|Equal3~1_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datad => \myprocessor|my_reg|inEnable[16]~14_combout\,
	combout => \myprocessor|my_reg|inEnable[20]~15_combout\);

-- Location: FF_X61_Y38_N11
\myprocessor|my_reg|regs:20:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:20:reg_array|r|bits:2:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:20:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X62_Y40_N24
\myprocessor|my_reg|valB[2]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[2]~98_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|valB[19]~684_combout\)) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\ & 
-- ((\myprocessor|my_reg|regs:20:reg_array|r|bits:2:r~q\))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:2:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_reg|regs:20:reg_array|r|bits:2:r~q\,
	combout => \myprocessor|my_reg|valB[2]~98_combout\);

-- Location: LCCOMB_X61_Y38_N8
\myprocessor|my_reg|valB[2]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[2]~99_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[2]~98_combout\ & (\myprocessor|my_reg|regs:22:reg_array|r|bits:2:r~q\)) # (!\myprocessor|my_reg|valB[2]~98_combout\ & 
-- ((\myprocessor|my_reg|regs:23:reg_array|r|bits:2:r~q\))))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[2]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:22:reg_array|r|bits:2:r~q\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:23:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_reg|valB[2]~98_combout\,
	combout => \myprocessor|my_reg|valB[2]~99_combout\);

-- Location: LCCOMB_X60_Y42_N12
\myprocessor|my_reg|valB[2]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[2]~101_combout\ = (\myprocessor|my_reg|valB[2]~100_combout\ & ((\myprocessor|my_reg|regs:19:reg_array|r|bits:2:r~q\) # ((!\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[2]~100_combout\ & 
-- (((\myprocessor|my_reg|valB[2]~99_combout\ & \myprocessor|my_reg|valB[19]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:19:reg_array|r|bits:2:r~q\,
	datab => \myprocessor|my_reg|valB[2]~100_combout\,
	datac => \myprocessor|my_reg|valB[2]~99_combout\,
	datad => \myprocessor|my_reg|valB[19]~22_combout\,
	combout => \myprocessor|my_reg|valB[2]~101_combout\);

-- Location: LCCOMB_X60_Y38_N8
\myprocessor|my_reg|inEnable[25]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[25]~10_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25) & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	combout => \myprocessor|my_reg|inEnable[25]~10_combout\);

-- Location: LCCOMB_X60_Y38_N24
\myprocessor|my_reg|inEnable[26]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[26]~27_combout\ = (\myprocessor|mux_jal|F\(1) & (!\myprocessor|mux_jal|F\(0) & (\myprocessor|my_reg|inEnable[9]~0_combout\ & \myprocessor|my_reg|inEnable[25]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jal|F\(1),
	datab => \myprocessor|mux_jal|F\(0),
	datac => \myprocessor|my_reg|inEnable[9]~0_combout\,
	datad => \myprocessor|my_reg|inEnable[25]~10_combout\,
	combout => \myprocessor|my_reg|inEnable[26]~27_combout\);

-- Location: FF_X60_Y43_N15
\myprocessor|my_reg|regs:26:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[2]~21_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[26]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:26:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X57_Y35_N8
\myprocessor|my_control|Rwe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_control|Rwe~0_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & ((!\myprocessor|my_control|Equal3~0_combout\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & (!\myprocessor|my_control|Equal1~1_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & (!\myprocessor|my_control|Equal1~1_combout\ & 
-- ((!\myprocessor|my_control|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal1~1_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datad => \myprocessor|my_control|Equal3~0_combout\,
	combout => \myprocessor|my_control|Rwe~0_combout\);

-- Location: LCCOMB_X60_Y38_N30
\myprocessor|my_reg|inEnable[29]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[29]~22_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25) & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	combout => \myprocessor|my_reg|inEnable[29]~22_combout\);

-- Location: LCCOMB_X60_Y38_N0
\myprocessor|my_reg|inEnable[31]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[31]~23_combout\ = (\myprocessor|my_control|Rwe~0_combout\ & ((\myprocessor|my_control|Equal3~1_combout\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & \myprocessor|my_reg|inEnable[29]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Rwe~0_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_reg|inEnable[29]~22_combout\,
	datad => \myprocessor|my_control|Equal3~1_combout\,
	combout => \myprocessor|my_reg|inEnable[31]~23_combout\);

-- Location: LCCOMB_X65_Y40_N28
\myprocessor|my_reg|inEnable[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable\(31) = (\myprocessor|my_reg|inEnable[31]~23_combout\ & \myprocessor|mux_jal|F\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|inEnable[31]~23_combout\,
	datac => \myprocessor|mux_jal|F\(0),
	combout => \myprocessor|my_reg|inEnable\(31));

-- Location: FF_X59_Y41_N9
\myprocessor|my_reg|regs:31:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[2]~21_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:31:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X60_Y38_N4
\myprocessor|my_reg|inEnable[29]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[29]~25_combout\ = (\myprocessor|my_reg|inEnable[29]~22_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|mux_jal|F\(0) & \myprocessor|my_reg|inEnable[9]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|inEnable[29]~22_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|mux_jal|F\(0),
	datad => \myprocessor|my_reg|inEnable[9]~0_combout\,
	combout => \myprocessor|my_reg|inEnable[29]~25_combout\);

-- Location: FF_X60_Y37_N23
\myprocessor|my_reg|regs:29:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[2]~21_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[29]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:29:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X60_Y37_N22
\myprocessor|my_reg|valB[2]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[2]~103_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (\myprocessor|my_reg|regs:31:reg_array|r|bits:2:r~q\)) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|regs:29:reg_array|r|bits:2:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:31:reg_array|r|bits:2:r~q\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[2]~103_combout\);

-- Location: LCCOMB_X65_Y40_N22
\myprocessor|my_reg|inEnable[30]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable\(30) = (\myprocessor|my_reg|inEnable[31]~23_combout\ & !\myprocessor|mux_jal|F\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|inEnable[31]~23_combout\,
	datac => \myprocessor|mux_jal|F\(0),
	combout => \myprocessor|my_reg|inEnable\(30));

-- Location: FF_X61_Y43_N5
\myprocessor|my_reg|regs:30:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[2]~21_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:30:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X60_Y38_N10
\myprocessor|my_reg|inEnable[28]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[28]~24_combout\ = (\myprocessor|my_reg|inEnable[29]~22_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (!\myprocessor|mux_jal|F\(0) & \myprocessor|my_reg|inEnable[9]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|inEnable[29]~22_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|mux_jal|F\(0),
	datad => \myprocessor|my_reg|inEnable[9]~0_combout\,
	combout => \myprocessor|my_reg|inEnable[28]~24_combout\);

-- Location: FF_X62_Y43_N27
\myprocessor|my_reg|regs:28:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[2]~21_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:28:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X61_Y43_N4
\myprocessor|my_reg|valB[2]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[2]~104_combout\ = (\myprocessor|my_reg|valB[2]~103_combout\ & (((\myprocessor|my_reg|regs:30:reg_array|r|bits:2:r~q\)) # (!\myprocessor|my_reg|valB[19]~684_combout\))) # (!\myprocessor|my_reg|valB[2]~103_combout\ & 
-- (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|regs:28:reg_array|r|bits:2:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[2]~103_combout\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_reg|regs:28:reg_array|r|bits:2:r~q\,
	combout => \myprocessor|my_reg|valB[2]~104_combout\);

-- Location: LCCOMB_X60_Y43_N14
\myprocessor|my_reg|valB[2]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[2]~105_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|valB[19]~22_combout\)) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\ & 
-- ((\myprocessor|my_reg|valB[2]~104_combout\))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:2:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_reg|valB[2]~104_combout\,
	combout => \myprocessor|my_reg|valB[2]~105_combout\);

-- Location: LCCOMB_X60_Y38_N2
\myprocessor|my_reg|inEnable[27]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[27]~28_combout\ = (\myprocessor|mux_jal|F\(1) & (\myprocessor|mux_jal|F\(0) & (\myprocessor|my_reg|inEnable[9]~0_combout\ & \myprocessor|my_reg|inEnable[25]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jal|F\(1),
	datab => \myprocessor|mux_jal|F\(0),
	datac => \myprocessor|my_reg|inEnable[9]~0_combout\,
	datad => \myprocessor|my_reg|inEnable[25]~10_combout\,
	combout => \myprocessor|my_reg|inEnable[27]~28_combout\);

-- Location: FF_X60_Y43_N17
\myprocessor|my_reg|regs:27:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[2]~21_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:27:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X61_Y41_N10
\myprocessor|my_reg|regs:25:reg_array|r|bits:2:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:25:reg_array|r|bits:2:r~feeder_combout\ = \myprocessor|mux_input_out|F[2]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|mux_input_out|F[2]~21_combout\,
	combout => \myprocessor|my_reg|regs:25:reg_array|r|bits:2:r~feeder_combout\);

-- Location: LCCOMB_X60_Y38_N6
\myprocessor|my_reg|inEnable[25]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[25]~26_combout\ = (!\myprocessor|mux_jal|F\(1) & (\myprocessor|mux_jal|F\(0) & (\myprocessor|my_reg|inEnable[9]~0_combout\ & \myprocessor|my_reg|inEnable[25]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jal|F\(1),
	datab => \myprocessor|mux_jal|F\(0),
	datac => \myprocessor|my_reg|inEnable[9]~0_combout\,
	datad => \myprocessor|my_reg|inEnable[25]~10_combout\,
	combout => \myprocessor|my_reg|inEnable[25]~26_combout\);

-- Location: FF_X61_Y41_N11
\myprocessor|my_reg|regs:25:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:25:reg_array|r|bits:2:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[25]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:25:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X60_Y43_N16
\myprocessor|my_reg|valB[2]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[2]~106_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[2]~105_combout\ & (\myprocessor|my_reg|regs:27:reg_array|r|bits:2:r~q\)) # (!\myprocessor|my_reg|valB[2]~105_combout\ & 
-- ((\myprocessor|my_reg|regs:25:reg_array|r|bits:2:r~q\))))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|valB[2]~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[2]~105_combout\,
	datac => \myprocessor|my_reg|regs:27:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_reg|regs:25:reg_array|r|bits:2:r~q\,
	combout => \myprocessor|my_reg|valB[2]~106_combout\);

-- Location: LCCOMB_X59_Y38_N0
\myprocessor|my_reg|valB[19]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~30_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_reg|valB[19]~30_combout\);

-- Location: LCCOMB_X59_Y38_N18
\myprocessor|my_reg|valB[19]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~31_combout\ = (\myprocessor|my_control|Rdst~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(12)) # ((!\myprocessor|my_reg|valB[19]~21_combout\)))) # (!\myprocessor|my_control|Rdst~0_combout\ & 
-- (((!\myprocessor|my_reg|valB[19]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(12),
	datab => \myprocessor|my_control|Rdst~0_combout\,
	datac => \myprocessor|my_reg|valB[19]~30_combout\,
	datad => \myprocessor|my_reg|valB[19]~21_combout\,
	combout => \myprocessor|my_reg|valB[19]~31_combout\);

-- Location: LCCOMB_X61_Y38_N22
\myprocessor|my_reg|inEnable[16]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[16]~21_combout\ = (!\myprocessor|mux_jal|F\(1) & (!\myprocessor|my_control|Equal3~1_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & \myprocessor|my_reg|inEnable[16]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jal|F\(1),
	datab => \myprocessor|my_control|Equal3~1_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datad => \myprocessor|my_reg|inEnable[16]~14_combout\,
	combout => \myprocessor|my_reg|inEnable[16]~21_combout\);

-- Location: FF_X61_Y40_N3
\myprocessor|my_reg|regs:16:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[2]~21_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:16:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X60_Y38_N16
\myprocessor|my_reg|inEnable[24]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[24]~11_combout\ = (!\myprocessor|mux_jal|F\(1) & (!\myprocessor|mux_jal|F\(0) & (\myprocessor|my_reg|inEnable[9]~0_combout\ & \myprocessor|my_reg|inEnable[25]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jal|F\(1),
	datab => \myprocessor|mux_jal|F\(0),
	datac => \myprocessor|my_reg|inEnable[9]~0_combout\,
	datad => \myprocessor|my_reg|inEnable[25]~10_combout\,
	combout => \myprocessor|my_reg|inEnable[24]~11_combout\);

-- Location: FF_X61_Y40_N1
\myprocessor|my_reg|regs:24:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[2]~21_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:24:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X61_Y40_N0
\myprocessor|my_reg|valB[2]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[2]~102_combout\ = (\myprocessor|my_reg|valB[19]~31_combout\ & (((\myprocessor|mux_rdst|F[3]~1_combout\)))) # (!\myprocessor|my_reg|valB[19]~31_combout\ & ((\myprocessor|mux_rdst|F[3]~1_combout\ & 
-- ((\myprocessor|my_reg|regs:24:reg_array|r|bits:2:r~q\))) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & (\myprocessor|my_reg|regs:16:reg_array|r|bits:2:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~31_combout\,
	datab => \myprocessor|my_reg|regs:16:reg_array|r|bits:2:r~q\,
	datac => \myprocessor|my_reg|regs:24:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|mux_rdst|F[3]~1_combout\,
	combout => \myprocessor|my_reg|valB[2]~102_combout\);

-- Location: LCCOMB_X60_Y42_N6
\myprocessor|my_reg|valB[2]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[2]~107_combout\ = (\myprocessor|my_reg|valB[19]~31_combout\ & ((\myprocessor|my_reg|valB[2]~102_combout\ & ((\myprocessor|my_reg|valB[2]~106_combout\))) # (!\myprocessor|my_reg|valB[2]~102_combout\ & 
-- (\myprocessor|my_reg|valB[2]~101_combout\)))) # (!\myprocessor|my_reg|valB[19]~31_combout\ & (((\myprocessor|my_reg|valB[2]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[2]~101_combout\,
	datab => \myprocessor|my_reg|valB[2]~106_combout\,
	datac => \myprocessor|my_reg|valB[19]~31_combout\,
	datad => \myprocessor|my_reg|valB[2]~102_combout\,
	combout => \myprocessor|my_reg|valB[2]~107_combout\);

-- Location: LCCOMB_X60_Y42_N8
\myprocessor|my_reg|valB[2]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[2]~117_combout\ = (\myprocessor|my_reg|valB[19]~39_combout\ & ((\myprocessor|my_reg|valB[2]~116_combout\ & (\myprocessor|my_reg|regs:8:reg_array|r|bits:2:r~q\)) # (!\myprocessor|my_reg|valB[2]~116_combout\ & 
-- ((\myprocessor|my_reg|valB[2]~107_combout\))))) # (!\myprocessor|my_reg|valB[19]~39_combout\ & (((\myprocessor|my_reg|valB[2]~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:8:reg_array|r|bits:2:r~q\,
	datab => \myprocessor|my_reg|valB[19]~39_combout\,
	datac => \myprocessor|my_reg|valB[2]~116_combout\,
	datad => \myprocessor|my_reg|valB[2]~107_combout\,
	combout => \myprocessor|my_reg|valB[2]~117_combout\);

-- Location: M9K_X51_Y38_N0
\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008008C280C0F1010010500004000003C3C434000312010102050100C10C",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-fibonacci-imem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X53_Y35_N26
\myprocessor|mux_aluinb|F[2]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_aluinb|F[2]~65_combout\ = (\myprocessor|my_control|ALUinB~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (\myprocessor|my_reg|valB[2]~117_combout\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(2)))))) # (!\myprocessor|my_control|ALUinB~0_combout\ & (\myprocessor|my_reg|valB[2]~117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[2]~117_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(2),
	datac => \myprocessor|my_control|ALUinB~0_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	combout => \myprocessor|mux_aluinb|F[2]~65_combout\);

-- Location: FF_X61_Y42_N5
\myprocessor|my_reg|regs:17:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[0]~17_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:17:reg_array|r|bits:0:r~q\);

-- Location: LCCOMB_X62_Y41_N4
\myprocessor|my_reg|regs:25:reg_array|r|bits:0:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:25:reg_array|r|bits:0:r~feeder_combout\ = \myprocessor|mux_input_out|F[0]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F[0]~17_combout\,
	combout => \myprocessor|my_reg|regs:25:reg_array|r|bits:0:r~feeder_combout\);

-- Location: FF_X62_Y41_N5
\myprocessor|my_reg|regs:25:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:25:reg_array|r|bits:0:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[25]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:25:reg_array|r|bits:0:r~q\);

-- Location: LCCOMB_X61_Y42_N4
\myprocessor|my_reg|valA[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[0]~2_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_reg|regs:25:reg_array|r|bits:0:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:17:reg_array|r|bits:0:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_reg|regs:25:reg_array|r|bits:0:r~q\,
	combout => \myprocessor|my_reg|valA[0]~2_combout\);

-- Location: FF_X60_Y37_N19
\myprocessor|my_reg|regs:29:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[0]~17_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[29]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:29:reg_array|r|bits:0:r~q\);

-- Location: FF_X62_Y40_N13
\myprocessor|my_reg|regs:21:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[0]~17_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:21:reg_array|r|bits:0:r~q\);

-- Location: LCCOMB_X62_Y40_N0
\myprocessor|my_reg|valA[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[0]~3_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[0]~2_combout\ & (\myprocessor|my_reg|regs:29:reg_array|r|bits:0:r~q\)) # (!\myprocessor|my_reg|valA[0]~2_combout\ & 
-- ((\myprocessor|my_reg|regs:21:reg_array|r|bits:0:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|valA[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|valA[0]~2_combout\,
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_reg|regs:21:reg_array|r|bits:0:r~q\,
	combout => \myprocessor|my_reg|valA[0]~3_combout\);

-- Location: FF_X61_Y40_N5
\myprocessor|my_reg|regs:24:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[0]~17_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:24:reg_array|r|bits:0:r~q\);

-- Location: FF_X60_Y40_N7
\myprocessor|my_reg|regs:28:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[0]~17_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:28:reg_array|r|bits:0:r~q\);

-- Location: FF_X61_Y40_N15
\myprocessor|my_reg|regs:16:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[0]~17_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:16:reg_array|r|bits:0:r~q\);

-- Location: LCCOMB_X60_Y40_N28
\myprocessor|my_reg|regs:20:reg_array|r|bits:0:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:20:reg_array|r|bits:0:r~feeder_combout\ = \myprocessor|mux_input_out|F[0]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F[0]~17_combout\,
	combout => \myprocessor|my_reg|regs:20:reg_array|r|bits:0:r~feeder_combout\);

-- Location: FF_X60_Y40_N29
\myprocessor|my_reg|regs:20:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:20:reg_array|r|bits:0:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:20:reg_array|r|bits:0:r~q\);

-- Location: LCCOMB_X61_Y40_N14
\myprocessor|my_reg|valA[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[0]~4_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:20:reg_array|r|bits:0:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:16:reg_array|r|bits:0:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_reg|regs:20:reg_array|r|bits:0:r~q\,
	combout => \myprocessor|my_reg|valA[0]~4_combout\);

-- Location: LCCOMB_X60_Y40_N6
\myprocessor|my_reg|valA[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[0]~5_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[0]~4_combout\ & ((\myprocessor|my_reg|regs:28:reg_array|r|bits:0:r~q\))) # (!\myprocessor|my_reg|valA[0]~4_combout\ & 
-- (\myprocessor|my_reg|regs:24:reg_array|r|bits:0:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|valA[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:24:reg_array|r|bits:0:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:28:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_reg|valA[0]~4_combout\,
	combout => \myprocessor|my_reg|valA[0]~5_combout\);

-- Location: LCCOMB_X62_Y40_N10
\myprocessor|my_reg|valA[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[0]~6_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|valA[0]~3_combout\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[0]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|valA[0]~3_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_reg|valA[0]~5_combout\,
	combout => \myprocessor|my_reg|valA[0]~6_combout\);

-- Location: FF_X60_Y37_N5
\myprocessor|my_reg|regs:30:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[0]~17_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:30:reg_array|r|bits:0:r~q\);

-- Location: FF_X62_Y40_N15
\myprocessor|my_reg|regs:22:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[0]~17_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[22]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:22:reg_array|r|bits:0:r~q\);

-- Location: FF_X60_Y42_N29
\myprocessor|my_reg|regs:18:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[0]~17_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:18:reg_array|r|bits:0:r~q\);

-- Location: LCCOMB_X62_Y40_N20
\myprocessor|my_reg|valA[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[0]~0_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:0:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|regs:18:reg_array|r|bits:0:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:22:reg_array|r|bits:0:r~q\,
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[0]~0_combout\);

-- Location: FF_X63_Y40_N11
\myprocessor|my_reg|regs:26:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[0]~17_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[26]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:26:reg_array|r|bits:0:r~q\);

-- Location: LCCOMB_X62_Y40_N30
\myprocessor|my_reg|valA[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[0]~1_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[0]~0_combout\ & (\myprocessor|my_reg|regs:30:reg_array|r|bits:0:r~q\)) # (!\myprocessor|my_reg|valA[0]~0_combout\ & 
-- ((\myprocessor|my_reg|regs:26:reg_array|r|bits:0:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|valA[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:30:reg_array|r|bits:0:r~q\,
	datac => \myprocessor|my_reg|valA[0]~0_combout\,
	datad => \myprocessor|my_reg|regs:26:reg_array|r|bits:0:r~q\,
	combout => \myprocessor|my_reg|valA[0]~1_combout\);

-- Location: FF_X60_Y42_N31
\myprocessor|my_reg|regs:19:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[0]~17_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:19:reg_array|r|bits:0:r~q\);

-- Location: LCCOMB_X68_Y36_N0
\myprocessor|my_reg|regs:23:reg_array|r|bits:0:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:23:reg_array|r|bits:0:r~feeder_combout\ = \myprocessor|mux_input_out|F[0]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F[0]~17_combout\,
	combout => \myprocessor|my_reg|regs:23:reg_array|r|bits:0:r~feeder_combout\);

-- Location: FF_X68_Y36_N1
\myprocessor|my_reg|regs:23:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:23:reg_array|r|bits:0:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:23:reg_array|r|bits:0:r~q\);

-- Location: LCCOMB_X60_Y42_N30
\myprocessor|my_reg|valA[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[0]~7_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:23:reg_array|r|bits:0:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:19:reg_array|r|bits:0:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_reg|regs:23:reg_array|r|bits:0:r~q\,
	combout => \myprocessor|my_reg|valA[0]~7_combout\);

-- Location: FF_X62_Y41_N15
\myprocessor|my_reg|regs:31:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[0]~17_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:31:reg_array|r|bits:0:r~q\);

-- Location: FF_X63_Y40_N21
\myprocessor|my_reg|regs:27:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[0]~17_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:27:reg_array|r|bits:0:r~q\);

-- Location: LCCOMB_X62_Y41_N14
\myprocessor|my_reg|valA[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[0]~8_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[0]~7_combout\ & (\myprocessor|my_reg|regs:31:reg_array|r|bits:0:r~q\)) # (!\myprocessor|my_reg|valA[0]~7_combout\ & 
-- ((\myprocessor|my_reg|regs:27:reg_array|r|bits:0:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|valA[0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|valA[0]~7_combout\,
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_reg|regs:27:reg_array|r|bits:0:r~q\,
	combout => \myprocessor|my_reg|valA[0]~8_combout\);

-- Location: LCCOMB_X62_Y33_N18
\myprocessor|my_reg|valA[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[0]~9_combout\ = (\myprocessor|my_reg|valA[0]~6_combout\ & (((\myprocessor|my_reg|valA[0]~8_combout\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # (!\myprocessor|my_reg|valA[0]~6_combout\ & 
-- (\myprocessor|my_reg|valA[0]~1_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[0]~6_combout\,
	datab => \myprocessor|my_reg|valA[0]~1_combout\,
	datac => \myprocessor|my_reg|valA[0]~8_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[0]~9_combout\);

-- Location: FF_X61_Y33_N13
\myprocessor|my_reg|regs:3:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[0]~17_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:3:reg_array|r|bits:0:r~q\);

-- Location: FF_X60_Y31_N21
\myprocessor|my_reg|regs:4:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[0]~17_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:4:reg_array|r|bits:0:r~q\);

-- Location: FF_X60_Y31_N11
\myprocessor|my_reg|regs:5:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[0]~17_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:5:reg_array|r|bits:0:r~q\);

-- Location: LCCOMB_X60_Y31_N20
\myprocessor|my_reg|valA[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[0]~15_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|regs:5:reg_array|r|bits:0:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|regs:4:reg_array|r|bits:0:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:4:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_reg|regs:5:reg_array|r|bits:0:r~q\,
	combout => \myprocessor|my_reg|valA[0]~15_combout\);

-- Location: FF_X60_Y30_N11
\myprocessor|my_reg|regs:6:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[0]~17_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:6:reg_array|r|bits:0:r~q\);

-- Location: FF_X62_Y30_N27
\myprocessor|my_reg|regs:7:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[0]~17_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:7:reg_array|r|bits:0:r~q\);

-- Location: LCCOMB_X60_Y30_N10
\myprocessor|my_reg|valA[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[0]~16_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[0]~15_combout\ & ((\myprocessor|my_reg|regs:7:reg_array|r|bits:0:r~q\))) # (!\myprocessor|my_reg|valA[0]~15_combout\ 
-- & (\myprocessor|my_reg|regs:6:reg_array|r|bits:0:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|valA[0]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|valA[0]~15_combout\,
	datac => \myprocessor|my_reg|regs:6:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_reg|regs:7:reg_array|r|bits:0:r~q\,
	combout => \myprocessor|my_reg|valA[0]~16_combout\);

-- Location: LCCOMB_X60_Y33_N0
\myprocessor|my_reg|valA[16]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[16]~18_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[16]~18_combout\);

-- Location: LCCOMB_X60_Y33_N30
\myprocessor|my_reg|valA[16]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[16]~17_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[16]~17_combout\);

-- Location: FF_X62_Y33_N13
\myprocessor|my_reg|regs:1:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[0]~17_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:1:reg_array|r|bits:0:r~q\);

-- Location: LCCOMB_X60_Y33_N10
\myprocessor|my_reg|valA[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[0]~19_combout\ = (\myprocessor|my_reg|valA[16]~18_combout\ & ((\myprocessor|my_reg|valA[0]~16_combout\) # ((!\myprocessor|my_reg|valA[16]~17_combout\)))) # (!\myprocessor|my_reg|valA[16]~18_combout\ & 
-- (((\myprocessor|my_reg|valA[16]~17_combout\ & \myprocessor|my_reg|regs:1:reg_array|r|bits:0:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[0]~16_combout\,
	datab => \myprocessor|my_reg|valA[16]~18_combout\,
	datac => \myprocessor|my_reg|valA[16]~17_combout\,
	datad => \myprocessor|my_reg|regs:1:reg_array|r|bits:0:r~q\,
	combout => \myprocessor|my_reg|valA[0]~19_combout\);

-- Location: FF_X62_Y33_N11
\myprocessor|my_reg|regs:2:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[0]~17_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:2:reg_array|r|bits:0:r~q\);

-- Location: LCCOMB_X62_Y33_N28
\myprocessor|my_reg|valA[16]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[16]~14_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[16]~14_combout\);

-- Location: LCCOMB_X62_Y33_N10
\myprocessor|my_reg|valA[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[0]~20_combout\ = (\myprocessor|my_reg|valA[0]~19_combout\ & ((\myprocessor|my_reg|regs:3:reg_array|r|bits:0:r~q\) # ((!\myprocessor|my_reg|valA[16]~14_combout\)))) # (!\myprocessor|my_reg|valA[0]~19_combout\ & 
-- (((\myprocessor|my_reg|regs:2:reg_array|r|bits:0:r~q\ & \myprocessor|my_reg|valA[16]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:3:reg_array|r|bits:0:r~q\,
	datab => \myprocessor|my_reg|valA[0]~19_combout\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_reg|valA[16]~14_combout\,
	combout => \myprocessor|my_reg|valA[0]~20_combout\);

-- Location: LCCOMB_X61_Y37_N18
\myprocessor|my_reg|valA[16]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[16]~13_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(21),
	combout => \myprocessor|my_reg|valA[16]~13_combout\);

-- Location: FF_X68_Y37_N17
\myprocessor|my_reg|regs:11:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[0]~17_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:11:reg_array|r|bits:0:r~q\);

-- Location: FF_X67_Y37_N23
\myprocessor|my_reg|regs:9:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[0]~17_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:9:reg_array|r|bits:0:r~q\);

-- Location: FF_X65_Y37_N17
\myprocessor|my_reg|regs:8:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|mux_input_out|F[0]~17_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[8]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:8:reg_array|r|bits:0:r~q\);

-- Location: FF_X68_Y37_N23
\myprocessor|my_reg|regs:10:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[0]~17_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:10:reg_array|r|bits:0:r~q\);

-- Location: LCCOMB_X68_Y37_N18
\myprocessor|my_reg|valA[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[0]~11_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_reg|regs:10:reg_array|r|bits:0:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:8:reg_array|r|bits:0:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:8:reg_array|r|bits:0:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_reg|valA[0]~11_combout\);

-- Location: LCCOMB_X67_Y37_N22
\myprocessor|my_reg|valA[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[0]~12_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[0]~11_combout\ & (\myprocessor|my_reg|regs:11:reg_array|r|bits:0:r~q\)) # (!\myprocessor|my_reg|valA[0]~11_combout\ & 
-- ((\myprocessor|my_reg|regs:9:reg_array|r|bits:0:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|valA[0]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|regs:11:reg_array|r|bits:0:r~q\,
	datac => \myprocessor|my_reg|regs:9:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_reg|valA[0]~11_combout\,
	combout => \myprocessor|my_reg|valA[0]~12_combout\);

-- Location: LCCOMB_X62_Y33_N30
\myprocessor|my_reg|valA[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[0]~21_combout\ = (\myprocessor|my_reg|valA[16]~10_combout\ & (((\myprocessor|my_reg|valA[16]~13_combout\)))) # (!\myprocessor|my_reg|valA[16]~10_combout\ & ((\myprocessor|my_reg|valA[16]~13_combout\ & 
-- ((\myprocessor|my_reg|valA[0]~12_combout\))) # (!\myprocessor|my_reg|valA[16]~13_combout\ & (\myprocessor|my_reg|valA[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~10_combout\,
	datab => \myprocessor|my_reg|valA[0]~20_combout\,
	datac => \myprocessor|my_reg|valA[16]~13_combout\,
	datad => \myprocessor|my_reg|valA[0]~12_combout\,
	combout => \myprocessor|my_reg|valA[0]~21_combout\);

-- Location: FF_X66_Y37_N31
\myprocessor|my_reg|regs:13:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[0]~17_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:13:reg_array|r|bits:0:r~q\);

-- Location: LCCOMB_X67_Y38_N24
\myprocessor|my_reg|valA[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[0]~22_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|regs:13:reg_array|r|bits:0:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|regs:12:reg_array|r|bits:0:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:12:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_reg|regs:13:reg_array|r|bits:0:r~q\,
	combout => \myprocessor|my_reg|valA[0]~22_combout\);

-- Location: FF_X67_Y37_N5
\myprocessor|my_reg|regs:15:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[0]~17_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:15:reg_array|r|bits:0:r~q\);

-- Location: FF_X66_Y37_N25
\myprocessor|my_reg|regs:14:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[0]~17_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:14:reg_array|r|bits:0:r~q\);

-- Location: LCCOMB_X67_Y37_N4
\myprocessor|my_reg|valA[0]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[0]~23_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[0]~22_combout\ & (\myprocessor|my_reg|regs:15:reg_array|r|bits:0:r~q\)) # (!\myprocessor|my_reg|valA[0]~22_combout\ & 
-- ((\myprocessor|my_reg|regs:14:reg_array|r|bits:0:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|valA[0]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|valA[0]~22_combout\,
	datac => \myprocessor|my_reg|regs:15:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_reg|regs:14:reg_array|r|bits:0:r~q\,
	combout => \myprocessor|my_reg|valA[0]~23_combout\);

-- Location: LCCOMB_X62_Y33_N0
\myprocessor|my_reg|valA[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[0]~24_combout\ = (\myprocessor|my_reg|valA[16]~10_combout\ & ((\myprocessor|my_reg|valA[0]~21_combout\ & ((\myprocessor|my_reg|valA[0]~23_combout\))) # (!\myprocessor|my_reg|valA[0]~21_combout\ & 
-- (\myprocessor|my_reg|valA[0]~9_combout\)))) # (!\myprocessor|my_reg|valA[16]~10_combout\ & (((\myprocessor|my_reg|valA[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~10_combout\,
	datab => \myprocessor|my_reg|valA[0]~9_combout\,
	datac => \myprocessor|my_reg|valA[0]~21_combout\,
	datad => \myprocessor|my_reg|valA[0]~23_combout\,
	combout => \myprocessor|my_reg|valA[0]~24_combout\);

-- Location: LCCOMB_X55_Y33_N14
\myprocessor|my_alu|adder_inst|lower|carry~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry~17_combout\ = (\myprocessor|my_reg|valA[0]~24_combout\ & ((\myprocessor|mux_aluinb|F[0]~62_combout\) # ((\myprocessor|my_control|ALUop[0]~0_combout\ & 
-- !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datab => \myprocessor|my_control|ALUop[0]~0_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datad => \myprocessor|my_reg|valA[0]~24_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|carry~17_combout\);

-- Location: FF_X63_Y36_N25
\myprocessor|my_reg|regs:8:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[1]~35_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[8]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:8:reg_array|r|bits:1:r~q\);

-- Location: LCCOMB_X63_Y35_N0
\myprocessor|my_reg|regs:9:reg_array|r|bits:1:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:9:reg_array|r|bits:1:r~feeder_combout\ = \myprocessor|mux_input_out|F[1]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|mux_input_out|F[1]~35_combout\,
	combout => \myprocessor|my_reg|regs:9:reg_array|r|bits:1:r~feeder_combout\);

-- Location: FF_X63_Y35_N1
\myprocessor|my_reg|regs:9:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:9:reg_array|r|bits:1:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:9:reg_array|r|bits:1:r~q\);

-- Location: LCCOMB_X63_Y36_N24
\myprocessor|my_reg|valA[1]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[1]~25_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_reg|regs:9:reg_array|r|bits:1:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:8:reg_array|r|bits:1:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_reg|regs:9:reg_array|r|bits:1:r~q\,
	combout => \myprocessor|my_reg|valA[1]~25_combout\);

-- Location: FF_X65_Y36_N19
\myprocessor|my_reg|regs:11:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[1]~35_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:11:reg_array|r|bits:1:r~q\);

-- Location: FF_X65_Y36_N1
\myprocessor|my_reg|regs:10:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[1]~35_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:10:reg_array|r|bits:1:r~q\);

-- Location: LCCOMB_X65_Y36_N20
\myprocessor|my_reg|valA[1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[1]~26_combout\ = (\myprocessor|my_reg|valA[1]~25_combout\ & ((\myprocessor|my_reg|regs:11:reg_array|r|bits:1:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_reg|valA[1]~25_combout\ & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & \myprocessor|my_reg|regs:10:reg_array|r|bits:1:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[1]~25_combout\,
	datab => \myprocessor|my_reg|regs:11:reg_array|r|bits:1:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datad => \myprocessor|my_reg|regs:10:reg_array|r|bits:1:r~q\,
	combout => \myprocessor|my_reg|valA[1]~26_combout\);

-- Location: FF_X60_Y43_N21
\myprocessor|my_reg|regs:27:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[1]~35_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:27:reg_array|r|bits:1:r~q\);

-- Location: FF_X65_Y40_N25
\myprocessor|my_reg|regs:31:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[1]~35_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:31:reg_array|r|bits:1:r~q\);

-- Location: FF_X59_Y40_N17
\myprocessor|my_reg|regs:23:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[1]~35_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:23:reg_array|r|bits:1:r~q\);

-- Location: FF_X59_Y40_N11
\myprocessor|my_reg|regs:19:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|mux_input_out|F[1]~35_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:19:reg_array|r|bits:1:r~q\);

-- Location: LCCOMB_X59_Y40_N16
\myprocessor|my_reg|valA[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[1]~34_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:23:reg_array|r|bits:1:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:19:reg_array|r|bits:1:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:23:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_reg|regs:19:reg_array|r|bits:1:r~q\,
	combout => \myprocessor|my_reg|valA[1]~34_combout\);

-- Location: LCCOMB_X59_Y40_N4
\myprocessor|my_reg|valA[1]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[1]~35_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[1]~34_combout\ & ((\myprocessor|my_reg|regs:31:reg_array|r|bits:1:r~q\))) # (!\myprocessor|my_reg|valA[1]~34_combout\ 
-- & (\myprocessor|my_reg|regs:27:reg_array|r|bits:1:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|valA[1]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:27:reg_array|r|bits:1:r~q\,
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_reg|valA[1]~34_combout\,
	combout => \myprocessor|my_reg|valA[1]~35_combout\);

-- Location: FF_X61_Y42_N27
\myprocessor|my_reg|regs:17:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[1]~35_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:17:reg_array|r|bits:1:r~q\);

-- Location: LCCOMB_X61_Y41_N4
\myprocessor|my_reg|regs:25:reg_array|r|bits:1:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:25:reg_array|r|bits:1:r~feeder_combout\ = \myprocessor|mux_input_out|F[1]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F[1]~35_combout\,
	combout => \myprocessor|my_reg|regs:25:reg_array|r|bits:1:r~feeder_combout\);

-- Location: FF_X61_Y41_N5
\myprocessor|my_reg|regs:25:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:25:reg_array|r|bits:1:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[25]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:25:reg_array|r|bits:1:r~q\);

-- Location: LCCOMB_X61_Y42_N26
\myprocessor|my_reg|valA[1]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[1]~27_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_reg|regs:25:reg_array|r|bits:1:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:17:reg_array|r|bits:1:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_reg|regs:25:reg_array|r|bits:1:r~q\,
	combout => \myprocessor|my_reg|valA[1]~27_combout\);

-- Location: FF_X63_Y38_N11
\myprocessor|my_reg|regs:21:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[1]~35_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:21:reg_array|r|bits:1:r~q\);

-- Location: FF_X60_Y41_N25
\myprocessor|my_reg|regs:29:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[1]~35_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[29]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:29:reg_array|r|bits:1:r~q\);

-- Location: LCCOMB_X62_Y41_N22
\myprocessor|my_reg|valA[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[1]~28_combout\ = (\myprocessor|my_reg|valA[1]~27_combout\ & (((\myprocessor|my_reg|regs:29:reg_array|r|bits:1:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_reg|valA[1]~27_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:1:r~q\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[1]~27_combout\,
	datab => \myprocessor|my_reg|regs:21:reg_array|r|bits:1:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datad => \myprocessor|my_reg|regs:29:reg_array|r|bits:1:r~q\,
	combout => \myprocessor|my_reg|valA[1]~28_combout\);

-- Location: LCCOMB_X57_Y40_N26
\myprocessor|my_reg|regs:20:reg_array|r|bits:1:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:20:reg_array|r|bits:1:r~feeder_combout\ = \myprocessor|mux_input_out|F[1]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F[1]~35_combout\,
	combout => \myprocessor|my_reg|regs:20:reg_array|r|bits:1:r~feeder_combout\);

-- Location: FF_X57_Y40_N27
\myprocessor|my_reg|regs:20:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:20:reg_array|r|bits:1:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:20:reg_array|r|bits:1:r~q\);

-- Location: FF_X59_Y38_N21
\myprocessor|my_reg|regs:24:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[1]~35_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:24:reg_array|r|bits:1:r~q\);

-- Location: FF_X59_Y38_N23
\myprocessor|my_reg|regs:16:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[1]~35_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:16:reg_array|r|bits:1:r~q\);

-- Location: LCCOMB_X59_Y38_N22
\myprocessor|my_reg|valA[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[1]~31_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:24:reg_array|r|bits:1:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|regs:16:reg_array|r|bits:1:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:24:reg_array|r|bits:1:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[1]~31_combout\);

-- Location: FF_X57_Y40_N1
\myprocessor|my_reg|regs:28:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[1]~35_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:28:reg_array|r|bits:1:r~q\);

-- Location: LCCOMB_X57_Y40_N0
\myprocessor|my_reg|valA[1]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[1]~32_combout\ = (\myprocessor|my_reg|valA[1]~31_combout\ & (((\myprocessor|my_reg|regs:28:reg_array|r|bits:1:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_reg|valA[1]~31_combout\ & (\myprocessor|my_reg|regs:20:reg_array|r|bits:1:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:20:reg_array|r|bits:1:r~q\,
	datab => \myprocessor|my_reg|valA[1]~31_combout\,
	datac => \myprocessor|my_reg|regs:28:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[1]~32_combout\);

-- Location: FF_X63_Y38_N5
\myprocessor|my_reg|regs:22:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[1]~35_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[22]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:22:reg_array|r|bits:1:r~q\);

-- Location: FF_X62_Y42_N25
\myprocessor|my_reg|regs:18:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[1]~35_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:18:reg_array|r|bits:1:r~q\);

-- Location: LCCOMB_X62_Y42_N24
\myprocessor|my_reg|valA[1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[1]~29_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:22:reg_array|r|bits:1:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:18:reg_array|r|bits:1:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:22:reg_array|r|bits:1:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[1]~29_combout\);

-- Location: FF_X60_Y43_N3
\myprocessor|my_reg|regs:26:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[1]~35_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[26]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:26:reg_array|r|bits:1:r~q\);

-- Location: LCCOMB_X65_Y40_N26
\myprocessor|my_reg|valA[1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[1]~30_combout\ = (\myprocessor|my_reg|valA[1]~29_combout\ & (((\myprocessor|my_reg|regs:30:reg_array|r|bits:1:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_reg|valA[1]~29_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:1:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[1]~29_combout\,
	datab => \myprocessor|my_reg|regs:26:reg_array|r|bits:1:r~q\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[1]~30_combout\);

-- Location: LCCOMB_X62_Y36_N4
\myprocessor|my_reg|valA[1]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[1]~33_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_reg|valA[1]~30_combout\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|valA[1]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|valA[1]~32_combout\,
	datad => \myprocessor|my_reg|valA[1]~30_combout\,
	combout => \myprocessor|my_reg|valA[1]~33_combout\);

-- Location: LCCOMB_X60_Y33_N20
\myprocessor|my_reg|valA[1]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[1]~36_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[1]~33_combout\ & (\myprocessor|my_reg|valA[1]~35_combout\)) # (!\myprocessor|my_reg|valA[1]~33_combout\ & 
-- ((\myprocessor|my_reg|valA[1]~28_combout\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|valA[1]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|valA[1]~35_combout\,
	datac => \myprocessor|my_reg|valA[1]~28_combout\,
	datad => \myprocessor|my_reg|valA[1]~33_combout\,
	combout => \myprocessor|my_reg|valA[1]~36_combout\);

-- Location: FF_X63_Y33_N29
\myprocessor|my_reg|regs:3:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[1]~35_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:3:reg_array|r|bits:1:r~q\);

-- Location: FF_X62_Y33_N15
\myprocessor|my_reg|regs:2:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[1]~35_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:2:reg_array|r|bits:1:r~q\);

-- Location: FF_X62_Y33_N17
\myprocessor|my_reg|regs:1:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[1]~35_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:1:reg_array|r|bits:1:r~q\);

-- Location: FF_X61_Y30_N27
\myprocessor|my_reg|regs:4:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[1]~35_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:4:reg_array|r|bits:1:r~q\);

-- Location: LCCOMB_X63_Y31_N28
\myprocessor|my_reg|regs:6:reg_array|r|bits:1:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:6:reg_array|r|bits:1:r~feeder_combout\ = \myprocessor|mux_input_out|F[1]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|mux_input_out|F[1]~35_combout\,
	combout => \myprocessor|my_reg|regs:6:reg_array|r|bits:1:r~feeder_combout\);

-- Location: FF_X63_Y31_N29
\myprocessor|my_reg|regs:6:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:6:reg_array|r|bits:1:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:6:reg_array|r|bits:1:r~q\);

-- Location: LCCOMB_X61_Y30_N26
\myprocessor|my_reg|valA[1]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[1]~37_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_reg|regs:6:reg_array|r|bits:1:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|regs:4:reg_array|r|bits:1:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:4:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_reg|regs:6:reg_array|r|bits:1:r~q\,
	combout => \myprocessor|my_reg|valA[1]~37_combout\);

-- Location: FF_X61_Y30_N25
\myprocessor|my_reg|regs:5:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[1]~35_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:5:reg_array|r|bits:1:r~q\);

-- Location: FF_X62_Y30_N21
\myprocessor|my_reg|regs:7:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[1]~35_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:7:reg_array|r|bits:1:r~q\);

-- Location: LCCOMB_X61_Y30_N28
\myprocessor|my_reg|valA[1]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[1]~38_combout\ = (\myprocessor|my_reg|valA[1]~37_combout\ & (((\myprocessor|my_reg|regs:7:reg_array|r|bits:1:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_reg|valA[1]~37_combout\ & (\myprocessor|my_reg|regs:5:reg_array|r|bits:1:r~q\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[1]~37_combout\,
	datab => \myprocessor|my_reg|regs:5:reg_array|r|bits:1:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_reg|regs:7:reg_array|r|bits:1:r~q\,
	combout => \myprocessor|my_reg|valA[1]~38_combout\);

-- Location: LCCOMB_X62_Y33_N16
\myprocessor|my_reg|valA[1]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[1]~39_combout\ = (\myprocessor|my_reg|valA[16]~18_combout\ & (((\myprocessor|my_reg|valA[1]~38_combout\)) # (!\myprocessor|my_reg|valA[16]~17_combout\))) # (!\myprocessor|my_reg|valA[16]~18_combout\ & 
-- (\myprocessor|my_reg|valA[16]~17_combout\ & (\myprocessor|my_reg|regs:1:reg_array|r|bits:1:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~18_combout\,
	datab => \myprocessor|my_reg|valA[16]~17_combout\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_reg|valA[1]~38_combout\,
	combout => \myprocessor|my_reg|valA[1]~39_combout\);

-- Location: LCCOMB_X62_Y33_N2
\myprocessor|my_reg|valA[1]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[1]~40_combout\ = (\myprocessor|my_reg|valA[16]~14_combout\ & ((\myprocessor|my_reg|valA[1]~39_combout\ & (\myprocessor|my_reg|regs:3:reg_array|r|bits:1:r~q\)) # (!\myprocessor|my_reg|valA[1]~39_combout\ & 
-- ((\myprocessor|my_reg|regs:2:reg_array|r|bits:1:r~q\))))) # (!\myprocessor|my_reg|valA[16]~14_combout\ & (((\myprocessor|my_reg|valA[1]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:3:reg_array|r|bits:1:r~q\,
	datab => \myprocessor|my_reg|valA[16]~14_combout\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_reg|valA[1]~39_combout\,
	combout => \myprocessor|my_reg|valA[1]~40_combout\);

-- Location: LCCOMB_X62_Y33_N20
\myprocessor|my_reg|valA[1]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[1]~41_combout\ = (\myprocessor|my_reg|valA[16]~13_combout\ & (((\myprocessor|my_reg|valA[16]~10_combout\)))) # (!\myprocessor|my_reg|valA[16]~13_combout\ & ((\myprocessor|my_reg|valA[16]~10_combout\ & 
-- (\myprocessor|my_reg|valA[1]~36_combout\)) # (!\myprocessor|my_reg|valA[16]~10_combout\ & ((\myprocessor|my_reg|valA[1]~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[1]~36_combout\,
	datab => \myprocessor|my_reg|valA[1]~40_combout\,
	datac => \myprocessor|my_reg|valA[16]~13_combout\,
	datad => \myprocessor|my_reg|valA[16]~10_combout\,
	combout => \myprocessor|my_reg|valA[1]~41_combout\);

-- Location: FF_X65_Y38_N9
\myprocessor|my_reg|regs:13:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[1]~35_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:13:reg_array|r|bits:1:r~q\);

-- Location: FF_X69_Y37_N29
\myprocessor|my_reg|regs:15:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[1]~35_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:15:reg_array|r|bits:1:r~q\);

-- Location: LCCOMB_X61_Y38_N30
\myprocessor|my_reg|inEnable[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|inEnable[12]~4_combout\ = (!\myprocessor|mux_jal|F\(1) & (\myprocessor|my_reg|inEnable[8]~3_combout\ & ((\myprocessor|my_control|Equal3~1_combout\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jal|F\(1),
	datab => \myprocessor|my_control|Equal3~1_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datad => \myprocessor|my_reg|inEnable[8]~3_combout\,
	combout => \myprocessor|my_reg|inEnable[12]~4_combout\);

-- Location: FF_X69_Y37_N3
\myprocessor|my_reg|regs:12:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[1]~35_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:12:reg_array|r|bits:1:r~q\);

-- Location: FF_X65_Y38_N19
\myprocessor|my_reg|regs:14:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[1]~35_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:14:reg_array|r|bits:1:r~q\);

-- Location: LCCOMB_X69_Y37_N2
\myprocessor|my_reg|valA[1]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[1]~42_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:14:reg_array|r|bits:1:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:12:reg_array|r|bits:1:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:12:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_reg|regs:14:reg_array|r|bits:1:r~q\,
	combout => \myprocessor|my_reg|valA[1]~42_combout\);

-- Location: LCCOMB_X69_Y37_N28
\myprocessor|my_reg|valA[1]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[1]~43_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[1]~42_combout\ & ((\myprocessor|my_reg|regs:15:reg_array|r|bits:1:r~q\))) # (!\myprocessor|my_reg|valA[1]~42_combout\ 
-- & (\myprocessor|my_reg|regs:13:reg_array|r|bits:1:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|valA[1]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|regs:13:reg_array|r|bits:1:r~q\,
	datac => \myprocessor|my_reg|regs:15:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_reg|valA[1]~42_combout\,
	combout => \myprocessor|my_reg|valA[1]~43_combout\);

-- Location: LCCOMB_X62_Y33_N22
\myprocessor|my_reg|valA[1]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[1]~44_combout\ = (\myprocessor|my_reg|valA[1]~41_combout\ & (((\myprocessor|my_reg|valA[1]~43_combout\) # (!\myprocessor|my_reg|valA[16]~13_combout\)))) # (!\myprocessor|my_reg|valA[1]~41_combout\ & 
-- (\myprocessor|my_reg|valA[1]~26_combout\ & (\myprocessor|my_reg|valA[16]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[1]~26_combout\,
	datab => \myprocessor|my_reg|valA[1]~41_combout\,
	datac => \myprocessor|my_reg|valA[16]~13_combout\,
	datad => \myprocessor|my_reg|valA[1]~43_combout\,
	combout => \myprocessor|my_reg|valA[1]~44_combout\);

-- Location: LCCOMB_X50_Y33_N8
\myprocessor|my_control|ALUinB~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_control|ALUinB~1_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & \myprocessor|my_control|ALUinB~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datad => \myprocessor|my_control|ALUinB~0_combout\,
	combout => \myprocessor|my_control|ALUinB~1_combout\);

-- Location: LCCOMB_X55_Y33_N10
\myprocessor|my_alu|adder_inst|lower|carry~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry~2_combout\ = (\myprocessor|my_control|ALUop[0]~1_combout\) # ((\myprocessor|my_control|ALUinB~1_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0)))) # 
-- (!\myprocessor|my_control|ALUinB~1_combout\ & (\myprocessor|my_reg|valB[0]~97_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[0]~1_combout\,
	datab => \myprocessor|my_reg|valB[0]~97_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0),
	datad => \myprocessor|my_control|ALUinB~1_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|carry~2_combout\);

-- Location: LCCOMB_X55_Y33_N22
\myprocessor|my_alu|adder_inst|lower|carry[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry[2]~3_combout\ = (\myprocessor|my_alu|B_prime\(1) & (\myprocessor|my_reg|valA[1]~44_combout\ & ((\myprocessor|my_alu|adder_inst|lower|carry~17_combout\) # 
-- (!\myprocessor|my_alu|adder_inst|lower|carry~2_combout\)))) # (!\myprocessor|my_alu|B_prime\(1) & ((\myprocessor|my_alu|adder_inst|lower|carry~17_combout\) # ((\myprocessor|my_reg|valA[1]~44_combout\) # 
-- (!\myprocessor|my_alu|adder_inst|lower|carry~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|B_prime\(1),
	datab => \myprocessor|my_alu|adder_inst|lower|carry~17_combout\,
	datac => \myprocessor|my_reg|valA[1]~44_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|carry~2_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|carry[2]~3_combout\);

-- Location: LCCOMB_X52_Y34_N26
\myprocessor|my_alu|adder_inst|lower|carry[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry[3]~4_combout\ = (\myprocessor|my_reg|valA[2]~124_combout\ & ((\myprocessor|my_alu|adder_inst|lower|carry[2]~3_combout\) # (\myprocessor|mux_aluinb|F[2]~65_combout\ $ 
-- (!\myprocessor|my_control|ALUop[0]~1_combout\)))) # (!\myprocessor|my_reg|valA[2]~124_combout\ & (\myprocessor|my_alu|adder_inst|lower|carry[2]~3_combout\ & (\myprocessor|mux_aluinb|F[2]~65_combout\ $ (!\myprocessor|my_control|ALUop[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[2]~124_combout\,
	datab => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datac => \myprocessor|my_alu|adder_inst|lower|carry[2]~3_combout\,
	datad => \myprocessor|my_control|ALUop[0]~1_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|carry[3]~4_combout\);

-- Location: M9K_X37_Y36_N0
\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004008C200D0F1010002434000000001C1C438000010120002870B04420C",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-fibonacci-imem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X53_Y36_N10
\myprocessor|mux_aluinb|F[3]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_aluinb|F[3]~67_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (((\myprocessor|my_reg|valB[3]~137_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\myprocessor|my_control|ALUinB~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(3))) # (!\myprocessor|my_control|ALUinB~0_combout\ & ((\myprocessor|my_reg|valB[3]~137_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datab => \myprocessor|my_control|ALUinB~0_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(3),
	datad => \myprocessor|my_reg|valB[3]~137_combout\,
	combout => \myprocessor|mux_aluinb|F[3]~67_combout\);

-- Location: LCCOMB_X52_Y34_N28
\myprocessor|my_alu|adder_inst|lower|carry[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry[4]~5_combout\ = (\myprocessor|my_alu|adder_inst|lower|carry[3]~4_combout\ & ((\myprocessor|my_reg|valA[3]~164_combout\) # (\myprocessor|my_control|ALUop[0]~1_combout\ $ 
-- (!\myprocessor|mux_aluinb|F[3]~67_combout\)))) # (!\myprocessor|my_alu|adder_inst|lower|carry[3]~4_combout\ & (\myprocessor|my_reg|valA[3]~164_combout\ & (\myprocessor|my_control|ALUop[0]~1_combout\ $ (!\myprocessor|mux_aluinb|F[3]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|lower|carry[3]~4_combout\,
	datab => \myprocessor|my_control|ALUop[0]~1_combout\,
	datac => \myprocessor|mux_aluinb|F[3]~67_combout\,
	datad => \myprocessor|my_reg|valA[3]~164_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|carry[4]~5_combout\);

-- Location: FF_X65_Y38_N27
\myprocessor|my_reg|regs:14:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[4]~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:14:reg_array|r|bits:4:r~q\);

-- Location: FF_X62_Y36_N17
\myprocessor|my_reg|regs:15:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[4]~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:15:reg_array|r|bits:4:r~q\);

-- Location: FF_X65_Y37_N11
\myprocessor|my_reg|regs:12:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[4]~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:12:reg_array|r|bits:4:r~q\);

-- Location: FF_X65_Y38_N17
\myprocessor|my_reg|regs:13:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[4]~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:13:reg_array|r|bits:4:r~q\);

-- Location: LCCOMB_X65_Y37_N10
\myprocessor|my_reg|valA[4]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[4]~142_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|regs:13:reg_array|r|bits:4:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|regs:12:reg_array|r|bits:4:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:12:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_reg|regs:13:reg_array|r|bits:4:r~q\,
	combout => \myprocessor|my_reg|valA[4]~142_combout\);

-- Location: LCCOMB_X62_Y36_N16
\myprocessor|my_reg|valA[4]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[4]~143_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[4]~142_combout\ & ((\myprocessor|my_reg|regs:15:reg_array|r|bits:4:r~q\))) # 
-- (!\myprocessor|my_reg|valA[4]~142_combout\ & (\myprocessor|my_reg|regs:14:reg_array|r|bits:4:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_reg|valA[4]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|regs:14:reg_array|r|bits:4:r~q\,
	datac => \myprocessor|my_reg|regs:15:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_reg|valA[4]~142_combout\,
	combout => \myprocessor|my_reg|valA[4]~143_combout\);

-- Location: FF_X65_Y42_N17
\myprocessor|my_reg|regs:18:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[4]~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:18:reg_array|r|bits:4:r~q\);

-- Location: FF_X59_Y42_N7
\myprocessor|my_reg|regs:22:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[4]~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[22]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:22:reg_array|r|bits:4:r~q\);

-- Location: LCCOMB_X59_Y42_N6
\myprocessor|my_reg|valA[4]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[4]~125_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|regs:22:reg_array|r|bits:4:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:18:reg_array|r|bits:4:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:18:reg_array|r|bits:4:r~q\,
	datac => \myprocessor|my_reg|regs:22:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[4]~125_combout\);

-- Location: FF_X60_Y41_N27
\myprocessor|my_reg|regs:30:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[4]~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:30:reg_array|r|bits:4:r~q\);

-- Location: FF_X60_Y43_N31
\myprocessor|my_reg|regs:26:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[4]~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[26]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:26:reg_array|r|bits:4:r~q\);

-- Location: LCCOMB_X59_Y42_N10
\myprocessor|my_reg|valA[4]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[4]~126_combout\ = (\myprocessor|my_reg|valA[4]~125_combout\ & ((\myprocessor|my_reg|regs:30:reg_array|r|bits:4:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_reg|valA[4]~125_combout\ & (((\myprocessor|my_reg|regs:26:reg_array|r|bits:4:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[4]~125_combout\,
	datab => \myprocessor|my_reg|regs:30:reg_array|r|bits:4:r~q\,
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[4]~126_combout\);

-- Location: FF_X59_Y38_N25
\myprocessor|my_reg|regs:24:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[4]~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:24:reg_array|r|bits:4:r~q\);

-- Location: FF_X59_Y38_N27
\myprocessor|my_reg|regs:16:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[4]~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:16:reg_array|r|bits:4:r~q\);

-- Location: LCCOMB_X59_Y38_N26
\myprocessor|my_reg|valA[4]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[4]~129_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:24:reg_array|r|bits:4:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|regs:16:reg_array|r|bits:4:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:24:reg_array|r|bits:4:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[4]~129_combout\);

-- Location: FF_X60_Y40_N31
\myprocessor|my_reg|regs:28:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[4]~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:28:reg_array|r|bits:4:r~q\);

-- Location: LCCOMB_X60_Y40_N12
\myprocessor|my_reg|regs:20:reg_array|r|bits:4:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:20:reg_array|r|bits:4:r~feeder_combout\ = \myprocessor|mux_input_out|F[4]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F[4]~29_combout\,
	combout => \myprocessor|my_reg|regs:20:reg_array|r|bits:4:r~feeder_combout\);

-- Location: FF_X60_Y40_N13
\myprocessor|my_reg|regs:20:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:20:reg_array|r|bits:4:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:20:reg_array|r|bits:4:r~q\);

-- Location: LCCOMB_X60_Y40_N30
\myprocessor|my_reg|valA[4]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[4]~130_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[4]~129_combout\ & (\myprocessor|my_reg|regs:28:reg_array|r|bits:4:r~q\)) # 
-- (!\myprocessor|my_reg|valA[4]~129_combout\ & ((\myprocessor|my_reg|regs:20:reg_array|r|bits:4:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|valA[4]~129_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|valA[4]~129_combout\,
	datac => \myprocessor|my_reg|regs:28:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_reg|regs:20:reg_array|r|bits:4:r~q\,
	combout => \myprocessor|my_reg|valA[4]~130_combout\);

-- Location: FF_X59_Y42_N13
\myprocessor|my_reg|regs:21:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[4]~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:21:reg_array|r|bits:4:r~q\);

-- Location: FF_X60_Y41_N1
\myprocessor|my_reg|regs:29:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[4]~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[29]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:29:reg_array|r|bits:4:r~q\);

-- Location: LCCOMB_X61_Y43_N30
\myprocessor|my_reg|regs:25:reg_array|r|bits:4:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:25:reg_array|r|bits:4:r~feeder_combout\ = \myprocessor|mux_input_out|F[4]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|mux_input_out|F[4]~29_combout\,
	combout => \myprocessor|my_reg|regs:25:reg_array|r|bits:4:r~feeder_combout\);

-- Location: FF_X61_Y43_N31
\myprocessor|my_reg|regs:25:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:25:reg_array|r|bits:4:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[25]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:25:reg_array|r|bits:4:r~q\);

-- Location: FF_X61_Y42_N19
\myprocessor|my_reg|regs:17:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[4]~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:17:reg_array|r|bits:4:r~q\);

-- Location: LCCOMB_X61_Y42_N18
\myprocessor|my_reg|valA[4]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[4]~127_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:25:reg_array|r|bits:4:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_reg|regs:17:reg_array|r|bits:4:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:25:reg_array|r|bits:4:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[4]~127_combout\);

-- Location: LCCOMB_X60_Y42_N22
\myprocessor|my_reg|valA[4]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[4]~128_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[4]~127_combout\ & ((\myprocessor|my_reg|regs:29:reg_array|r|bits:4:r~q\))) # 
-- (!\myprocessor|my_reg|valA[4]~127_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:4:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|valA[4]~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:21:reg_array|r|bits:4:r~q\,
	datab => \myprocessor|my_reg|regs:29:reg_array|r|bits:4:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datad => \myprocessor|my_reg|valA[4]~127_combout\,
	combout => \myprocessor|my_reg|valA[4]~128_combout\);

-- Location: LCCOMB_X59_Y42_N28
\myprocessor|my_reg|valA[4]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[4]~131_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|valA[4]~128_combout\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|valA[4]~130_combout\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[4]~130_combout\,
	datab => \myprocessor|my_reg|valA[4]~128_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[4]~131_combout\);

-- Location: FF_X60_Y43_N1
\myprocessor|my_reg|regs:27:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[4]~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:27:reg_array|r|bits:4:r~q\);

-- Location: FF_X62_Y41_N13
\myprocessor|my_reg|regs:31:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[4]~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:31:reg_array|r|bits:4:r~q\);

-- Location: FF_X58_Y42_N27
\myprocessor|my_reg|regs:19:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[4]~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:19:reg_array|r|bits:4:r~q\);

-- Location: FF_X58_Y42_N17
\myprocessor|my_reg|regs:23:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[4]~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:23:reg_array|r|bits:4:r~q\);

-- Location: LCCOMB_X58_Y42_N26
\myprocessor|my_reg|valA[4]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[4]~132_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)) # ((\myprocessor|my_reg|regs:23:reg_array|r|bits:4:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:19:reg_array|r|bits:4:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_reg|regs:23:reg_array|r|bits:4:r~q\,
	combout => \myprocessor|my_reg|valA[4]~132_combout\);

-- Location: LCCOMB_X62_Y41_N12
\myprocessor|my_reg|valA[4]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[4]~133_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[4]~132_combout\ & ((\myprocessor|my_reg|regs:31:reg_array|r|bits:4:r~q\))) # 
-- (!\myprocessor|my_reg|valA[4]~132_combout\ & (\myprocessor|my_reg|regs:27:reg_array|r|bits:4:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|valA[4]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:27:reg_array|r|bits:4:r~q\,
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_reg|valA[4]~132_combout\,
	combout => \myprocessor|my_reg|valA[4]~133_combout\);

-- Location: LCCOMB_X59_Y42_N22
\myprocessor|my_reg|valA[4]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[4]~134_combout\ = (\myprocessor|my_reg|valA[4]~131_combout\ & (((\myprocessor|my_reg|valA[4]~133_combout\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # (!\myprocessor|my_reg|valA[4]~131_combout\ & 
-- (\myprocessor|my_reg|valA[4]~126_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[4]~126_combout\,
	datab => \myprocessor|my_reg|valA[4]~131_combout\,
	datac => \myprocessor|my_reg|valA[4]~133_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[4]~134_combout\);

-- Location: FF_X65_Y36_N7
\myprocessor|my_reg|regs:10:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[4]~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:10:reg_array|r|bits:4:r~q\);

-- Location: FF_X65_Y37_N21
\myprocessor|my_reg|regs:8:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|mux_input_out|F[4]~29_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[8]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:8:reg_array|r|bits:4:r~q\);

-- Location: LCCOMB_X65_Y36_N14
\myprocessor|my_reg|valA[4]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[4]~135_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:10:reg_array|r|bits:4:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_reg|regs:8:reg_array|r|bits:4:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|regs:10:reg_array|r|bits:4:r~q\,
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_reg|valA[4]~135_combout\);

-- Location: FF_X62_Y36_N3
\myprocessor|my_reg|regs:9:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[4]~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:9:reg_array|r|bits:4:r~q\);

-- Location: FF_X65_Y36_N25
\myprocessor|my_reg|regs:11:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[4]~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:11:reg_array|r|bits:4:r~q\);

-- Location: LCCOMB_X62_Y36_N2
\myprocessor|my_reg|valA[4]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[4]~136_combout\ = (\myprocessor|my_reg|valA[4]~135_combout\ & (((\myprocessor|my_reg|regs:11:reg_array|r|bits:4:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (!\myprocessor|my_reg|valA[4]~135_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|regs:9:reg_array|r|bits:4:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[4]~135_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:9:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_reg|regs:11:reg_array|r|bits:4:r~q\,
	combout => \myprocessor|my_reg|valA[4]~136_combout\);

-- Location: FF_X62_Y30_N17
\myprocessor|my_reg|regs:3:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[4]~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:3:reg_array|r|bits:4:r~q\);

-- Location: FF_X61_Y30_N11
\myprocessor|my_reg|regs:4:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[4]~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:4:reg_array|r|bits:4:r~q\);

-- Location: LCCOMB_X61_Y30_N10
\myprocessor|my_reg|valA[4]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[4]~137_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|regs:5:reg_array|r|bits:4:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|regs:4:reg_array|r|bits:4:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:4:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_reg|regs:5:reg_array|r|bits:4:r~q\,
	combout => \myprocessor|my_reg|valA[4]~137_combout\);

-- Location: FF_X60_Y30_N17
\myprocessor|my_reg|regs:6:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[4]~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:6:reg_array|r|bits:4:r~q\);

-- Location: FF_X62_Y30_N11
\myprocessor|my_reg|regs:7:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[4]~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:7:reg_array|r|bits:4:r~q\);

-- Location: LCCOMB_X60_Y30_N16
\myprocessor|my_reg|valA[4]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[4]~138_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[4]~137_combout\ & ((\myprocessor|my_reg|regs:7:reg_array|r|bits:4:r~q\))) # 
-- (!\myprocessor|my_reg|valA[4]~137_combout\ & (\myprocessor|my_reg|regs:6:reg_array|r|bits:4:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|valA[4]~137_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|valA[4]~137_combout\,
	datac => \myprocessor|my_reg|regs:6:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_reg|regs:7:reg_array|r|bits:4:r~q\,
	combout => \myprocessor|my_reg|valA[4]~138_combout\);

-- Location: FF_X63_Y32_N11
\myprocessor|my_reg|regs:1:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[4]~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:1:reg_array|r|bits:4:r~q\);

-- Location: LCCOMB_X63_Y32_N10
\myprocessor|my_reg|valA[4]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[4]~139_combout\ = (\myprocessor|my_reg|valA[16]~17_combout\ & ((\myprocessor|my_reg|valA[16]~18_combout\ & (\myprocessor|my_reg|valA[4]~138_combout\)) # (!\myprocessor|my_reg|valA[16]~18_combout\ & 
-- ((\myprocessor|my_reg|regs:1:reg_array|r|bits:4:r~q\))))) # (!\myprocessor|my_reg|valA[16]~17_combout\ & (((\myprocessor|my_reg|valA[16]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~17_combout\,
	datab => \myprocessor|my_reg|valA[4]~138_combout\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_reg|valA[16]~18_combout\,
	combout => \myprocessor|my_reg|valA[4]~139_combout\);

-- Location: FF_X63_Y32_N25
\myprocessor|my_reg|regs:2:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[4]~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:2:reg_array|r|bits:4:r~q\);

-- Location: LCCOMB_X63_Y32_N20
\myprocessor|my_reg|valA[4]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[4]~140_combout\ = (\myprocessor|my_reg|valA[16]~14_combout\ & ((\myprocessor|my_reg|valA[4]~139_combout\ & (\myprocessor|my_reg|regs:3:reg_array|r|bits:4:r~q\)) # (!\myprocessor|my_reg|valA[4]~139_combout\ & 
-- ((\myprocessor|my_reg|regs:2:reg_array|r|bits:4:r~q\))))) # (!\myprocessor|my_reg|valA[16]~14_combout\ & (((\myprocessor|my_reg|valA[4]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:3:reg_array|r|bits:4:r~q\,
	datab => \myprocessor|my_reg|valA[16]~14_combout\,
	datac => \myprocessor|my_reg|valA[4]~139_combout\,
	datad => \myprocessor|my_reg|regs:2:reg_array|r|bits:4:r~q\,
	combout => \myprocessor|my_reg|valA[4]~140_combout\);

-- Location: LCCOMB_X63_Y32_N22
\myprocessor|my_reg|valA[4]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[4]~141_combout\ = (\myprocessor|my_reg|valA[16]~13_combout\ & ((\myprocessor|my_reg|valA[4]~136_combout\) # ((\myprocessor|my_reg|valA[16]~10_combout\)))) # (!\myprocessor|my_reg|valA[16]~13_combout\ & 
-- (((!\myprocessor|my_reg|valA[16]~10_combout\ & \myprocessor|my_reg|valA[4]~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~13_combout\,
	datab => \myprocessor|my_reg|valA[4]~136_combout\,
	datac => \myprocessor|my_reg|valA[16]~10_combout\,
	datad => \myprocessor|my_reg|valA[4]~140_combout\,
	combout => \myprocessor|my_reg|valA[4]~141_combout\);

-- Location: LCCOMB_X59_Y36_N8
\myprocessor|my_reg|valA[4]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[4]~144_combout\ = (\myprocessor|my_reg|valA[16]~10_combout\ & ((\myprocessor|my_reg|valA[4]~141_combout\ & (\myprocessor|my_reg|valA[4]~143_combout\)) # (!\myprocessor|my_reg|valA[4]~141_combout\ & 
-- ((\myprocessor|my_reg|valA[4]~134_combout\))))) # (!\myprocessor|my_reg|valA[16]~10_combout\ & (((\myprocessor|my_reg|valA[4]~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~10_combout\,
	datab => \myprocessor|my_reg|valA[4]~143_combout\,
	datac => \myprocessor|my_reg|valA[4]~134_combout\,
	datad => \myprocessor|my_reg|valA[4]~141_combout\,
	combout => \myprocessor|my_reg|valA[4]~144_combout\);

-- Location: LCCOMB_X52_Y34_N22
\myprocessor|my_alu|adder_inst|lower|carry[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry[5]~6_combout\ = (\myprocessor|my_alu|adder_inst|lower|carry[4]~5_combout\ & ((\myprocessor|my_reg|valA[4]~144_combout\) # (\myprocessor|mux_aluinb|F[4]~68_combout\ $ 
-- (!\myprocessor|my_control|ALUop[0]~1_combout\)))) # (!\myprocessor|my_alu|adder_inst|lower|carry[4]~5_combout\ & (\myprocessor|my_reg|valA[4]~144_combout\ & (\myprocessor|mux_aluinb|F[4]~68_combout\ $ (!\myprocessor|my_control|ALUop[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[4]~68_combout\,
	datab => \myprocessor|my_alu|adder_inst|lower|carry[4]~5_combout\,
	datac => \myprocessor|my_control|ALUop[0]~1_combout\,
	datad => \myprocessor|my_reg|valA[4]~144_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|carry[5]~6_combout\);

-- Location: FF_X60_Y33_N9
\myprocessor|my_reg|regs:1:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[5]~9_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:1:reg_array|r|bits:5:r~q\);

-- Location: FF_X61_Y33_N17
\myprocessor|my_reg|regs:3:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[5]~9_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:3:reg_array|r|bits:5:r~q\);

-- Location: FF_X61_Y33_N19
\myprocessor|my_reg|regs:2:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[5]~9_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:2:reg_array|r|bits:5:r~q\);

-- Location: FF_X61_Y30_N9
\myprocessor|my_reg|regs:5:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[5]~9_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:5:reg_array|r|bits:5:r~q\);

-- Location: FF_X61_Y30_N3
\myprocessor|my_reg|regs:4:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[5]~9_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:4:reg_array|r|bits:5:r~q\);

-- Location: LCCOMB_X61_Y30_N8
\myprocessor|my_reg|valB[5]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[5]~52_combout\ = (\myprocessor|my_reg|valB[19]~48_combout\ & (\myprocessor|my_reg|valB[19]~50_combout\)) # (!\myprocessor|my_reg|valB[19]~48_combout\ & ((\myprocessor|my_reg|valB[19]~50_combout\ & 
-- ((\myprocessor|my_reg|regs:4:reg_array|r|bits:5:r~q\))) # (!\myprocessor|my_reg|valB[19]~50_combout\ & (\myprocessor|my_reg|regs:5:reg_array|r|bits:5:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~48_combout\,
	datab => \myprocessor|my_reg|valB[19]~50_combout\,
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_reg|regs:4:reg_array|r|bits:5:r~q\,
	combout => \myprocessor|my_reg|valB[5]~52_combout\);

-- Location: LCCOMB_X60_Y30_N8
\myprocessor|my_reg|regs:6:reg_array|r|bits:5:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:6:reg_array|r|bits:5:r~feeder_combout\ = \myprocessor|mux_input_out|F[5]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|mux_input_out|F[5]~9_combout\,
	combout => \myprocessor|my_reg|regs:6:reg_array|r|bits:5:r~feeder_combout\);

-- Location: FF_X60_Y30_N9
\myprocessor|my_reg|regs:6:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:6:reg_array|r|bits:5:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:6:reg_array|r|bits:5:r~q\);

-- Location: FF_X62_Y30_N25
\myprocessor|my_reg|regs:7:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[5]~9_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:7:reg_array|r|bits:5:r~q\);

-- Location: LCCOMB_X62_Y30_N24
\myprocessor|my_reg|valB[5]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[5]~53_combout\ = (\myprocessor|my_reg|valB[5]~52_combout\ & ((\myprocessor|my_reg|regs:6:reg_array|r|bits:5:r~q\) # ((!\myprocessor|my_reg|valB[19]~51_combout\)))) # (!\myprocessor|my_reg|valB[5]~52_combout\ & 
-- (((\myprocessor|my_reg|regs:7:reg_array|r|bits:5:r~q\ & \myprocessor|my_reg|valB[19]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[5]~52_combout\,
	datab => \myprocessor|my_reg|regs:6:reg_array|r|bits:5:r~q\,
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_reg|valB[19]~51_combout\,
	combout => \myprocessor|my_reg|valB[5]~53_combout\);

-- Location: LCCOMB_X61_Y33_N18
\myprocessor|my_reg|valB[5]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[5]~54_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & (\myprocessor|my_reg|valB[19]~46_combout\)) # (!\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[19]~46_combout\ & 
-- (\myprocessor|my_reg|regs:2:reg_array|r|bits:5:r~q\)) # (!\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|valB[5]~53_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~45_combout\,
	datab => \myprocessor|my_reg|valB[19]~46_combout\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_reg|valB[5]~53_combout\,
	combout => \myprocessor|my_reg|valB[5]~54_combout\);

-- Location: LCCOMB_X61_Y33_N16
\myprocessor|my_reg|valB[5]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[5]~55_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[5]~54_combout\ & (\myprocessor|my_reg|regs:1:reg_array|r|bits:5:r~q\)) # (!\myprocessor|my_reg|valB[5]~54_combout\ & 
-- ((\myprocessor|my_reg|regs:3:reg_array|r|bits:5:r~q\))))) # (!\myprocessor|my_reg|valB[19]~45_combout\ & (((\myprocessor|my_reg|valB[5]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~45_combout\,
	datab => \myprocessor|my_reg|regs:1:reg_array|r|bits:5:r~q\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_reg|valB[5]~54_combout\,
	combout => \myprocessor|my_reg|valB[5]~55_combout\);

-- Location: FF_X59_Y39_N25
\myprocessor|my_reg|regs:16:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[5]~9_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:16:reg_array|r|bits:5:r~q\);

-- Location: FF_X59_Y43_N9
\myprocessor|my_reg|regs:17:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[5]~9_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:17:reg_array|r|bits:5:r~q\);

-- Location: FF_X60_Y42_N27
\myprocessor|my_reg|regs:19:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[5]~9_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:19:reg_array|r|bits:5:r~q\);

-- Location: FF_X63_Y42_N25
\myprocessor|my_reg|regs:23:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[5]~9_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:23:reg_array|r|bits:5:r~q\);

-- Location: FF_X61_Y46_N17
\myprocessor|my_reg|regs:21:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[5]~9_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:21:reg_array|r|bits:5:r~q\);

-- Location: LCCOMB_X61_Y46_N16
\myprocessor|my_reg|valB[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[5]~26_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|regs:23:reg_array|r|bits:5:r~q\) # ((\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (((\myprocessor|my_reg|regs:21:reg_array|r|bits:5:r~q\ & !\myprocessor|my_reg|valB[19]~684_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:23:reg_array|r|bits:5:r~q\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_reg|valB[19]~684_combout\,
	combout => \myprocessor|my_reg|valB[5]~26_combout\);

-- Location: FF_X66_Y42_N11
\myprocessor|my_reg|regs:22:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[5]~9_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[22]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:22:reg_array|r|bits:5:r~q\);

-- Location: LCCOMB_X66_Y42_N0
\myprocessor|my_reg|regs:20:reg_array|r|bits:5:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:20:reg_array|r|bits:5:r~feeder_combout\ = \myprocessor|mux_input_out|F[5]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F[5]~9_combout\,
	combout => \myprocessor|my_reg|regs:20:reg_array|r|bits:5:r~feeder_combout\);

-- Location: FF_X66_Y42_N1
\myprocessor|my_reg|regs:20:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:20:reg_array|r|bits:5:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:20:reg_array|r|bits:5:r~q\);

-- Location: LCCOMB_X66_Y42_N10
\myprocessor|my_reg|valB[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[5]~27_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[5]~26_combout\ & (\myprocessor|my_reg|regs:22:reg_array|r|bits:5:r~q\)) # (!\myprocessor|my_reg|valB[5]~26_combout\ & 
-- ((\myprocessor|my_reg|regs:20:reg_array|r|bits:5:r~q\))))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|valB[5]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[5]~26_combout\,
	datac => \myprocessor|my_reg|regs:22:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_reg|regs:20:reg_array|r|bits:5:r~q\,
	combout => \myprocessor|my_reg|valB[5]~27_combout\);

-- Location: FF_X60_Y42_N1
\myprocessor|my_reg|regs:18:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[5]~9_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:18:reg_array|r|bits:5:r~q\);

-- Location: LCCOMB_X60_Y42_N0
\myprocessor|my_reg|valB[5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[5]~28_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[5]~27_combout\) # ((\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (((\myprocessor|my_reg|regs:18:reg_array|r|bits:5:r~q\ & !\myprocessor|my_reg|valB[19]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[5]~27_combout\,
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_reg|valB[19]~12_combout\,
	combout => \myprocessor|my_reg|valB[5]~28_combout\);

-- Location: LCCOMB_X60_Y42_N26
\myprocessor|my_reg|valB[5]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[5]~29_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[5]~28_combout\ & ((\myprocessor|my_reg|regs:19:reg_array|r|bits:5:r~q\))) # (!\myprocessor|my_reg|valB[5]~28_combout\ & 
-- (\myprocessor|my_reg|regs:17:reg_array|r|bits:5:r~q\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[5]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:17:reg_array|r|bits:5:r~q\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_reg|valB[5]~28_combout\,
	combout => \myprocessor|my_reg|valB[5]~29_combout\);

-- Location: LCCOMB_X59_Y38_N12
\myprocessor|my_reg|valB[5]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[5]~32_combout\ = (\myprocessor|mux_rdst|F[3]~1_combout\ & (\myprocessor|my_reg|valB[19]~31_combout\)) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & ((\myprocessor|my_reg|valB[19]~31_combout\ & 
-- ((\myprocessor|my_reg|valB[5]~29_combout\))) # (!\myprocessor|my_reg|valB[19]~31_combout\ & (\myprocessor|my_reg|regs:16:reg_array|r|bits:5:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rdst|F[3]~1_combout\,
	datab => \myprocessor|my_reg|valB[19]~31_combout\,
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_reg|valB[5]~29_combout\,
	combout => \myprocessor|my_reg|valB[5]~32_combout\);

-- Location: FF_X59_Y38_N29
\myprocessor|my_reg|regs:24:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[5]~9_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:24:reg_array|r|bits:5:r~q\);

-- Location: FF_X62_Y41_N1
\myprocessor|my_reg|regs:31:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[5]~9_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:31:reg_array|r|bits:5:r~q\);

-- Location: FF_X62_Y43_N17
\myprocessor|my_reg|regs:28:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[5]~9_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:28:reg_array|r|bits:5:r~q\);

-- Location: FF_X60_Y41_N9
\myprocessor|my_reg|regs:29:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[5]~9_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[29]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:29:reg_array|r|bits:5:r~q\);

-- Location: LCCOMB_X60_Y41_N8
\myprocessor|my_reg|valB[5]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[5]~33_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|regs:28:reg_array|r|bits:5:r~q\) # ((\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (((\myprocessor|my_reg|regs:29:reg_array|r|bits:5:r~q\ & !\myprocessor|my_reg|valB[19]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|regs:28:reg_array|r|bits:5:r~q\,
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[5]~33_combout\);

-- Location: FF_X61_Y43_N25
\myprocessor|my_reg|regs:30:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[5]~9_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:30:reg_array|r|bits:5:r~q\);

-- Location: LCCOMB_X61_Y43_N24
\myprocessor|my_reg|valB[5]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[5]~34_combout\ = (\myprocessor|my_reg|valB[5]~33_combout\ & (((\myprocessor|my_reg|regs:30:reg_array|r|bits:5:r~q\) # (!\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[5]~33_combout\ & 
-- (\myprocessor|my_reg|regs:31:reg_array|r|bits:5:r~q\ & ((\myprocessor|my_reg|valB[19]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:31:reg_array|r|bits:5:r~q\,
	datab => \myprocessor|my_reg|valB[5]~33_combout\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[5]~34_combout\);

-- Location: LCCOMB_X61_Y43_N2
\myprocessor|my_reg|regs:25:reg_array|r|bits:5:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:25:reg_array|r|bits:5:r~feeder_combout\ = \myprocessor|mux_input_out|F[5]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F[5]~9_combout\,
	combout => \myprocessor|my_reg|regs:25:reg_array|r|bits:5:r~feeder_combout\);

-- Location: FF_X61_Y43_N3
\myprocessor|my_reg|regs:25:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:25:reg_array|r|bits:5:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[25]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:25:reg_array|r|bits:5:r~q\);

-- Location: FF_X60_Y43_N25
\myprocessor|my_reg|regs:26:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[5]~9_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[26]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:26:reg_array|r|bits:5:r~q\);

-- Location: LCCOMB_X60_Y43_N24
\myprocessor|my_reg|valB[5]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[5]~35_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|regs:25:reg_array|r|bits:5:r~q\) # ((\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (((\myprocessor|my_reg|regs:26:reg_array|r|bits:5:r~q\ & !\myprocessor|my_reg|valB[19]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|regs:25:reg_array|r|bits:5:r~q\,
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_reg|valB[19]~22_combout\,
	combout => \myprocessor|my_reg|valB[5]~35_combout\);

-- Location: FF_X60_Y43_N27
\myprocessor|my_reg|regs:27:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[5]~9_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:27:reg_array|r|bits:5:r~q\);

-- Location: LCCOMB_X60_Y43_N26
\myprocessor|my_reg|valB[5]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[5]~36_combout\ = (\myprocessor|my_reg|valB[5]~35_combout\ & (((\myprocessor|my_reg|regs:27:reg_array|r|bits:5:r~q\) # (!\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[5]~35_combout\ & 
-- (\myprocessor|my_reg|valB[5]~34_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[5]~34_combout\,
	datab => \myprocessor|my_reg|valB[5]~35_combout\,
	datac => \myprocessor|my_reg|regs:27:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_reg|valB[19]~22_combout\,
	combout => \myprocessor|my_reg|valB[5]~36_combout\);

-- Location: LCCOMB_X59_Y38_N28
\myprocessor|my_reg|valB[5]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[5]~37_combout\ = (\myprocessor|mux_rdst|F[3]~1_combout\ & ((\myprocessor|my_reg|valB[5]~32_combout\ & ((\myprocessor|my_reg|valB[5]~36_combout\))) # (!\myprocessor|my_reg|valB[5]~32_combout\ & 
-- (\myprocessor|my_reg|regs:24:reg_array|r|bits:5:r~q\)))) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & (\myprocessor|my_reg|valB[5]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rdst|F[3]~1_combout\,
	datab => \myprocessor|my_reg|valB[5]~32_combout\,
	datac => \myprocessor|my_reg|regs:24:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_reg|valB[5]~36_combout\,
	combout => \myprocessor|my_reg|valB[5]~37_combout\);

-- Location: LCCOMB_X66_Y37_N12
\myprocessor|my_reg|valB[5]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[5]~56_combout\ = (\myprocessor|my_reg|valB[19]~25_combout\ & (((\myprocessor|my_reg|valB[19]~39_combout\)))) # (!\myprocessor|my_reg|valB[19]~25_combout\ & ((\myprocessor|my_reg|valB[19]~39_combout\ & 
-- ((\myprocessor|my_reg|valB[5]~37_combout\))) # (!\myprocessor|my_reg|valB[19]~39_combout\ & (\myprocessor|my_reg|valB[5]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[5]~55_combout\,
	datab => \myprocessor|my_reg|valB[19]~25_combout\,
	datac => \myprocessor|my_reg|valB[19]~39_combout\,
	datad => \myprocessor|my_reg|valB[5]~37_combout\,
	combout => \myprocessor|my_reg|valB[5]~56_combout\);

-- Location: FF_X65_Y37_N27
\myprocessor|my_reg|regs:8:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|mux_input_out|F[5]~9_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[8]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:8:reg_array|r|bits:5:r~q\);

-- Location: FF_X67_Y37_N17
\myprocessor|my_reg|regs:9:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[5]~9_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:9:reg_array|r|bits:5:r~q\);

-- Location: FF_X68_Y37_N27
\myprocessor|my_reg|regs:11:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[5]~9_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:11:reg_array|r|bits:5:r~q\);

-- Location: FF_X68_Y37_N9
\myprocessor|my_reg|regs:10:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[5]~9_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:10:reg_array|r|bits:5:r~q\);

-- Location: FF_X66_Y37_N9
\myprocessor|my_reg|regs:13:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[5]~9_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:13:reg_array|r|bits:5:r~q\);

-- Location: FF_X67_Y37_N27
\myprocessor|my_reg|regs:15:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[5]~9_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:15:reg_array|r|bits:5:r~q\);

-- Location: LCCOMB_X66_Y37_N8
\myprocessor|my_reg|valB[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[5]~18_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\) # ((\myprocessor|my_reg|regs:15:reg_array|r|bits:5:r~q\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|regs:13:reg_array|r|bits:5:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_reg|regs:15:reg_array|r|bits:5:r~q\,
	combout => \myprocessor|my_reg|valB[5]~18_combout\);

-- Location: FF_X66_Y37_N27
\myprocessor|my_reg|regs:14:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[5]~9_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:14:reg_array|r|bits:5:r~q\);

-- Location: LCCOMB_X66_Y37_N26
\myprocessor|my_reg|valB[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[5]~19_combout\ = (\myprocessor|my_reg|valB[5]~18_combout\ & (((\myprocessor|my_reg|regs:14:reg_array|r|bits:5:r~q\) # (!\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[5]~18_combout\ & 
-- (\myprocessor|my_reg|regs:12:reg_array|r|bits:5:r~q\ & ((\myprocessor|my_reg|valB[19]~684_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:12:reg_array|r|bits:5:r~q\,
	datab => \myprocessor|my_reg|valB[5]~18_combout\,
	datac => \myprocessor|my_reg|regs:14:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_reg|valB[19]~684_combout\,
	combout => \myprocessor|my_reg|valB[5]~19_combout\);

-- Location: LCCOMB_X68_Y37_N8
\myprocessor|my_reg|valB[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[5]~23_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[19]~12_combout\) # ((\myprocessor|my_reg|valB[5]~19_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|regs:10:reg_array|r|bits:5:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_reg|valB[5]~19_combout\,
	combout => \myprocessor|my_reg|valB[5]~23_combout\);

-- Location: LCCOMB_X68_Y37_N26
\myprocessor|my_reg|valB[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[5]~24_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[5]~23_combout\ & ((\myprocessor|my_reg|regs:11:reg_array|r|bits:5:r~q\))) # (!\myprocessor|my_reg|valB[5]~23_combout\ & 
-- (\myprocessor|my_reg|regs:9:reg_array|r|bits:5:r~q\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[5]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:9:reg_array|r|bits:5:r~q\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_reg|valB[5]~23_combout\,
	combout => \myprocessor|my_reg|valB[5]~24_combout\);

-- Location: LCCOMB_X68_Y37_N20
\myprocessor|my_reg|valB[5]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[5]~57_combout\ = (\myprocessor|my_reg|valB[5]~56_combout\ & (((\myprocessor|my_reg|regs:8:reg_array|r|bits:5:r~q\)) # (!\myprocessor|my_reg|valB[19]~25_combout\))) # (!\myprocessor|my_reg|valB[5]~56_combout\ & 
-- (\myprocessor|my_reg|valB[19]~25_combout\ & ((\myprocessor|my_reg|valB[5]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[5]~56_combout\,
	datab => \myprocessor|my_reg|valB[19]~25_combout\,
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_reg|valB[5]~24_combout\,
	combout => \myprocessor|my_reg|valB[5]~57_combout\);

-- Location: FF_X52_Y43_N9
\myps2|fifo~20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Mux0~8_combout\,
	sload => VCC,
	ena => \myps2|fifo~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo~20_q\);

-- Location: LCCOMB_X52_Y37_N22
\myprocessor|adder_pc|upper|F[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_pc|upper|F[0]~0_combout\ = \myprocessor|PC|bits:6:r~q\ $ (((\myprocessor|adder_pc|lower|carry~1_combout\ & (\myprocessor|PC|bits:4:r~q\ & \myprocessor|PC|bits:5:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|PC|bits:6:r~q\,
	datab => \myprocessor|adder_pc|lower|carry~1_combout\,
	datac => \myprocessor|PC|bits:4:r~q\,
	datad => \myprocessor|PC|bits:5:r~q\,
	combout => \myprocessor|adder_pc|upper|F[0]~0_combout\);

-- Location: LCCOMB_X52_Y43_N8
\myprocessor|mux_input_out|F[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[6]~11_combout\ = (\myprocessor|mux_input_out|F[2]~6_combout\ & (\myprocessor|mux_input_out|F[2]~5_combout\)) # (!\myprocessor|mux_input_out|F[2]~6_combout\ & ((\myprocessor|mux_input_out|F[2]~5_combout\ & (\myps2|fifo~20_q\)) 
-- # (!\myprocessor|mux_input_out|F[2]~5_combout\ & ((\myprocessor|adder_pc|upper|F[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_input_out|F[2]~6_combout\,
	datab => \myprocessor|mux_input_out|F[2]~5_combout\,
	datac => \myps2|fifo~20_q\,
	datad => \myprocessor|adder_pc|upper|F[0]~0_combout\,
	combout => \myprocessor|mux_input_out|F[6]~11_combout\);

-- Location: FF_X52_Y43_N15
\myps2|fifo_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Mux0~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(17));

-- Location: LCCOMB_X52_Y43_N14
\myprocessor|mux_input_out|F[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[6]~12_combout\ = (\myprocessor|mux_input_out|F[2]~6_combout\ & ((\myprocessor|mux_input_out|F[6]~11_combout\ & ((\myps2|fifo_rtl_0|auto_generated|ram_block1a6\))) # (!\myprocessor|mux_input_out|F[6]~11_combout\ & 
-- (\myps2|fifo_rtl_0_bypass\(17))))) # (!\myprocessor|mux_input_out|F[2]~6_combout\ & (\myprocessor|mux_input_out|F[6]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_input_out|F[2]~6_combout\,
	datab => \myprocessor|mux_input_out|F[6]~11_combout\,
	datac => \myps2|fifo_rtl_0_bypass\(17),
	datad => \myps2|fifo_rtl_0|auto_generated|ram_block1a6\,
	combout => \myprocessor|mux_input_out|F[6]~12_combout\);

-- Location: M9K_X51_Y33_N0
\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004004C040D0F1010001000404000000C0C030000000000000011110004C",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-fibonacci-imem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X53_Y36_N28
\myprocessor|mux_aluinb|F[7]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_aluinb|F[7]~69_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (\myprocessor|my_reg|valB[7]~177_combout\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\myprocessor|my_control|ALUinB~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(7)))) # (!\myprocessor|my_control|ALUinB~0_combout\ & (\myprocessor|my_reg|valB[7]~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datab => \myprocessor|my_reg|valB[7]~177_combout\,
	datac => \myprocessor|my_control|ALUinB~0_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(7),
	combout => \myprocessor|mux_aluinb|F[7]~69_combout\);

-- Location: LCCOMB_X52_Y37_N30
\myprocessor|adder_pc|upper|F~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_pc|upper|F~1_combout\ = (\myprocessor|PC|bits:7:r~q\ & (((!\myprocessor|PC|bits:4:r~q\) # (!\myprocessor|PC|bits:5:r~q\)) # (!\myprocessor|adder_pc|lower|carry~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|adder_pc|lower|carry~1_combout\,
	datab => \myprocessor|PC|bits:5:r~q\,
	datac => \myprocessor|PC|bits:4:r~q\,
	datad => \myprocessor|PC|bits:7:r~q\,
	combout => \myprocessor|adder_pc|upper|F~1_combout\);

-- Location: LCCOMB_X52_Y37_N0
\myprocessor|adder_pc|upper1|sum[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_pc|upper1|sum\(1) = \myprocessor|PC|bits:6:r~q\ $ (\myprocessor|PC|bits:7:r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|PC|bits:6:r~q\,
	datad => \myprocessor|PC|bits:7:r~q\,
	combout => \myprocessor|adder_pc|upper1|sum\(1));

-- Location: LCCOMB_X52_Y37_N10
\myprocessor|adder_pc|upper|F~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_pc|upper|F~2_combout\ = (\myprocessor|adder_pc|lower|carry~1_combout\ & (\myprocessor|PC|bits:5:r~q\ & (\myprocessor|PC|bits:4:r~q\ & \myprocessor|adder_pc|upper1|sum\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|adder_pc|lower|carry~1_combout\,
	datab => \myprocessor|PC|bits:5:r~q\,
	datac => \myprocessor|PC|bits:4:r~q\,
	datad => \myprocessor|adder_pc|upper1|sum\(1),
	combout => \myprocessor|adder_pc|upper|F~2_combout\);

-- Location: LCCOMB_X53_Y37_N28
\myprocessor|adder_pc|upper|F[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_pc|upper|F[1]~3_combout\ = (\myprocessor|adder_pc|upper|F~1_combout\) # (\myprocessor|adder_pc|upper|F~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|adder_pc|upper|F~1_combout\,
	datad => \myprocessor|adder_pc|upper|F~2_combout\,
	combout => \myprocessor|adder_pc|upper|F[1]~3_combout\);

-- Location: LCCOMB_X50_Y36_N0
\myprocessor|my_alu|R[1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[1]~29_combout\ = (\myprocessor|my_control|ALUop[1]~3_combout\ & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31)) # (!\myprocessor|my_control|ALUop[0]~0_combout\)))) # (!\myprocessor|my_control|ALUop[1]~3_combout\ 
-- & (\myprocessor|my_control|ALUop[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[2]~2_combout\,
	datab => \myprocessor|my_control|ALUop[1]~3_combout\,
	datac => \myprocessor|my_control|ALUop[0]~0_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	combout => \myprocessor|my_alu|R[1]~29_combout\);

-- Location: LCCOMB_X52_Y34_N6
\myprocessor|mux_aluinb|F[5]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_aluinb|F[5]~66_combout\ = (\myprocessor|my_control|ALUinB~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (\myprocessor|my_reg|valB[5]~57_combout\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(5)))))) # (!\myprocessor|my_control|ALUinB~0_combout\ & (((\myprocessor|my_reg|valB[5]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUinB~0_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datac => \myprocessor|my_reg|valB[5]~57_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(5),
	combout => \myprocessor|mux_aluinb|F[5]~66_combout\);

-- Location: LCCOMB_X52_Y34_N16
\myprocessor|my_alu|adder_inst|lower|carry[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry[6]~7_combout\ = (\myprocessor|my_alu|adder_inst|lower|carry[5]~6_combout\ & ((\myprocessor|my_reg|valA[5]~104_combout\) # (\myprocessor|my_control|ALUop[0]~1_combout\ $ 
-- (!\myprocessor|mux_aluinb|F[5]~66_combout\)))) # (!\myprocessor|my_alu|adder_inst|lower|carry[5]~6_combout\ & (\myprocessor|my_reg|valA[5]~104_combout\ & (\myprocessor|my_control|ALUop[0]~1_combout\ $ (!\myprocessor|mux_aluinb|F[5]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|lower|carry[5]~6_combout\,
	datab => \myprocessor|my_control|ALUop[0]~1_combout\,
	datac => \myprocessor|my_reg|valA[5]~104_combout\,
	datad => \myprocessor|mux_aluinb|F[5]~66_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|carry[6]~7_combout\);

-- Location: FF_X62_Y33_N9
\myprocessor|my_reg|regs:1:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[6]~13_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:1:reg_array|r|bits:6:r~q\);

-- Location: FF_X61_Y30_N21
\myprocessor|my_reg|regs:5:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[6]~13_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:5:reg_array|r|bits:6:r~q\);

-- Location: FF_X61_Y30_N23
\myprocessor|my_reg|regs:4:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[6]~13_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:4:reg_array|r|bits:6:r~q\);

-- Location: LCCOMB_X61_Y30_N20
\myprocessor|my_reg|valB[6]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[6]~72_combout\ = (\myprocessor|my_reg|valB[19]~48_combout\ & (\myprocessor|my_reg|valB[19]~50_combout\)) # (!\myprocessor|my_reg|valB[19]~48_combout\ & ((\myprocessor|my_reg|valB[19]~50_combout\ & 
-- ((\myprocessor|my_reg|regs:4:reg_array|r|bits:6:r~q\))) # (!\myprocessor|my_reg|valB[19]~50_combout\ & (\myprocessor|my_reg|regs:5:reg_array|r|bits:6:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~48_combout\,
	datab => \myprocessor|my_reg|valB[19]~50_combout\,
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_reg|regs:4:reg_array|r|bits:6:r~q\,
	combout => \myprocessor|my_reg|valB[6]~72_combout\);

-- Location: FF_X63_Y31_N19
\myprocessor|my_reg|regs:6:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[6]~13_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:6:reg_array|r|bits:6:r~q\);

-- Location: FF_X63_Y31_N25
\myprocessor|my_reg|regs:7:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[6]~13_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:7:reg_array|r|bits:6:r~q\);

-- Location: LCCOMB_X63_Y31_N18
\myprocessor|my_reg|valB[6]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[6]~73_combout\ = (\myprocessor|my_reg|valB[6]~72_combout\ & (((\myprocessor|my_reg|regs:6:reg_array|r|bits:6:r~q\)) # (!\myprocessor|my_reg|valB[19]~51_combout\))) # (!\myprocessor|my_reg|valB[6]~72_combout\ & 
-- (\myprocessor|my_reg|valB[19]~51_combout\ & ((\myprocessor|my_reg|regs:7:reg_array|r|bits:6:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[6]~72_combout\,
	datab => \myprocessor|my_reg|valB[19]~51_combout\,
	datac => \myprocessor|my_reg|regs:6:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_reg|regs:7:reg_array|r|bits:6:r~q\,
	combout => \myprocessor|my_reg|valB[6]~73_combout\);

-- Location: FF_X63_Y33_N3
\myprocessor|my_reg|regs:3:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[6]~13_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:3:reg_array|r|bits:6:r~q\);

-- Location: LCCOMB_X63_Y33_N2
\myprocessor|my_reg|valB[6]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[6]~74_combout\ = (\myprocessor|my_reg|valB[19]~46_combout\ & (((\myprocessor|my_reg|valB[19]~45_combout\)))) # (!\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|valB[19]~45_combout\ & 
-- ((\myprocessor|my_reg|regs:3:reg_array|r|bits:6:r~q\))) # (!\myprocessor|my_reg|valB[19]~45_combout\ & (\myprocessor|my_reg|valB[6]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[6]~73_combout\,
	datab => \myprocessor|my_reg|valB[19]~46_combout\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_reg|valB[19]~45_combout\,
	combout => \myprocessor|my_reg|valB[6]~74_combout\);

-- Location: FF_X63_Y33_N25
\myprocessor|my_reg|regs:2:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[6]~13_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:2:reg_array|r|bits:6:r~q\);

-- Location: LCCOMB_X63_Y33_N20
\myprocessor|my_reg|valB[6]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[6]~75_combout\ = (\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|valB[6]~74_combout\ & (\myprocessor|my_reg|regs:1:reg_array|r|bits:6:r~q\)) # (!\myprocessor|my_reg|valB[6]~74_combout\ & 
-- ((\myprocessor|my_reg|regs:2:reg_array|r|bits:6:r~q\))))) # (!\myprocessor|my_reg|valB[19]~46_combout\ & (((\myprocessor|my_reg|valB[6]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:1:reg_array|r|bits:6:r~q\,
	datab => \myprocessor|my_reg|valB[19]~46_combout\,
	datac => \myprocessor|my_reg|valB[6]~74_combout\,
	datad => \myprocessor|my_reg|regs:2:reg_array|r|bits:6:r~q\,
	combout => \myprocessor|my_reg|valB[6]~75_combout\);

-- Location: FF_X76_Y37_N17
\myprocessor|my_reg|regs:10:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[6]~13_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:10:reg_array|r|bits:6:r~q\);

-- Location: FF_X72_Y35_N25
\myprocessor|my_reg|regs:9:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[6]~13_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:9:reg_array|r|bits:6:r~q\);

-- Location: LCCOMB_X72_Y35_N24
\myprocessor|my_reg|valB[6]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[6]~70_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[19]~12_combout\ & 
-- ((\myprocessor|my_reg|regs:9:reg_array|r|bits:6:r~q\))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|regs:10:reg_array|r|bits:6:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:10:reg_array|r|bits:6:r~q\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:9:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_reg|valB[19]~12_combout\,
	combout => \myprocessor|my_reg|valB[6]~70_combout\);

-- Location: FF_X72_Y35_N19
\myprocessor|my_reg|regs:11:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[6]~13_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:11:reg_array|r|bits:6:r~q\);

-- Location: FF_X67_Y35_N25
\myprocessor|my_reg|regs:15:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[6]~13_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:15:reg_array|r|bits:6:r~q\);

-- Location: FF_X66_Y37_N1
\myprocessor|my_reg|regs:14:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[6]~13_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:14:reg_array|r|bits:6:r~q\);

-- Location: FF_X65_Y37_N13
\myprocessor|my_reg|regs:12:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[6]~13_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:12:reg_array|r|bits:6:r~q\);

-- Location: FF_X66_Y37_N7
\myprocessor|my_reg|regs:13:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[6]~13_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:13:reg_array|r|bits:6:r~q\);

-- Location: LCCOMB_X66_Y37_N6
\myprocessor|my_reg|valB[6]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[6]~68_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (\myprocessor|my_reg|regs:12:reg_array|r|bits:6:r~q\)) # (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|regs:13:reg_array|r|bits:6:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:12:reg_array|r|bits:6:r~q\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_reg|valB[19]~684_combout\,
	combout => \myprocessor|my_reg|valB[6]~68_combout\);

-- Location: LCCOMB_X66_Y37_N0
\myprocessor|my_reg|valB[6]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[6]~69_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[6]~68_combout\ & ((\myprocessor|my_reg|regs:14:reg_array|r|bits:6:r~q\))) # (!\myprocessor|my_reg|valB[6]~68_combout\ & 
-- (\myprocessor|my_reg|regs:15:reg_array|r|bits:6:r~q\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[6]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:15:reg_array|r|bits:6:r~q\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:14:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_reg|valB[6]~68_combout\,
	combout => \myprocessor|my_reg|valB[6]~69_combout\);

-- Location: LCCOMB_X70_Y37_N16
\myprocessor|my_reg|valB[6]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[6]~71_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[6]~70_combout\ & (\myprocessor|my_reg|regs:11:reg_array|r|bits:6:r~q\)) # (!\myprocessor|my_reg|valB[6]~70_combout\ & 
-- ((\myprocessor|my_reg|valB[6]~69_combout\))))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|valB[6]~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[6]~70_combout\,
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_reg|valB[6]~69_combout\,
	combout => \myprocessor|my_reg|valB[6]~71_combout\);

-- Location: LCCOMB_X66_Y37_N18
\myprocessor|my_reg|valB[6]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[6]~76_combout\ = (\myprocessor|my_reg|valB[19]~25_combout\ & (((\myprocessor|my_reg|valB[19]~39_combout\) # (\myprocessor|my_reg|valB[6]~71_combout\)))) # (!\myprocessor|my_reg|valB[19]~25_combout\ & 
-- (\myprocessor|my_reg|valB[6]~75_combout\ & (!\myprocessor|my_reg|valB[19]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[6]~75_combout\,
	datab => \myprocessor|my_reg|valB[19]~25_combout\,
	datac => \myprocessor|my_reg|valB[19]~39_combout\,
	datad => \myprocessor|my_reg|valB[6]~71_combout\,
	combout => \myprocessor|my_reg|valB[6]~76_combout\);

-- Location: FF_X65_Y37_N7
\myprocessor|my_reg|regs:8:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|mux_input_out|F[6]~13_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[8]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:8:reg_array|r|bits:6:r~q\);

-- Location: LCCOMB_X62_Y40_N26
\myprocessor|my_reg|regs:22:reg_array|r|bits:6:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:22:reg_array|r|bits:6:r~feeder_combout\ = \myprocessor|mux_input_out|F[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F[6]~13_combout\,
	combout => \myprocessor|my_reg|regs:22:reg_array|r|bits:6:r~feeder_combout\);

-- Location: FF_X62_Y40_N27
\myprocessor|my_reg|regs:22:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:22:reg_array|r|bits:6:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[22]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:22:reg_array|r|bits:6:r~q\);

-- Location: FF_X63_Y42_N3
\myprocessor|my_reg|regs:23:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[6]~13_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:23:reg_array|r|bits:6:r~q\);

-- Location: LCCOMB_X60_Y40_N8
\myprocessor|my_reg|regs:20:reg_array|r|bits:6:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:20:reg_array|r|bits:6:r~feeder_combout\ = \myprocessor|mux_input_out|F[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F[6]~13_combout\,
	combout => \myprocessor|my_reg|regs:20:reg_array|r|bits:6:r~feeder_combout\);

-- Location: FF_X60_Y40_N9
\myprocessor|my_reg|regs:20:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:20:reg_array|r|bits:6:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:20:reg_array|r|bits:6:r~q\);

-- Location: FF_X62_Y40_N9
\myprocessor|my_reg|regs:21:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[6]~13_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:21:reg_array|r|bits:6:r~q\);

-- Location: LCCOMB_X62_Y40_N8
\myprocessor|my_reg|valB[6]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[6]~58_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|regs:20:reg_array|r|bits:6:r~q\) # ((\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (((\myprocessor|my_reg|regs:21:reg_array|r|bits:6:r~q\ & !\myprocessor|my_reg|valB[19]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:20:reg_array|r|bits:6:r~q\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[6]~58_combout\);

-- Location: LCCOMB_X63_Y42_N2
\myprocessor|my_reg|valB[6]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[6]~59_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[6]~58_combout\ & (\myprocessor|my_reg|regs:22:reg_array|r|bits:6:r~q\)) # (!\myprocessor|my_reg|valB[6]~58_combout\ & 
-- ((\myprocessor|my_reg|regs:23:reg_array|r|bits:6:r~q\))))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[6]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|regs:22:reg_array|r|bits:6:r~q\,
	datac => \myprocessor|my_reg|regs:23:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_reg|valB[6]~58_combout\,
	combout => \myprocessor|my_reg|valB[6]~59_combout\);

-- Location: FF_X61_Y42_N1
\myprocessor|my_reg|regs:17:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[6]~13_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:17:reg_array|r|bits:6:r~q\);

-- Location: FF_X62_Y42_N1
\myprocessor|my_reg|regs:18:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[6]~13_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:18:reg_array|r|bits:6:r~q\);

-- Location: LCCOMB_X60_Y43_N12
\myprocessor|my_reg|valB[6]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[6]~60_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\) # ((\myprocessor|my_reg|regs:17:reg_array|r|bits:6:r~q\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|regs:18:reg_array|r|bits:6:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_reg|regs:18:reg_array|r|bits:6:r~q\,
	combout => \myprocessor|my_reg|valB[6]~60_combout\);

-- Location: LCCOMB_X60_Y43_N22
\myprocessor|my_reg|valB[6]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[6]~61_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[6]~60_combout\ & (\myprocessor|my_reg|regs:19:reg_array|r|bits:6:r~q\)) # (!\myprocessor|my_reg|valB[6]~60_combout\ & 
-- ((\myprocessor|my_reg|valB[6]~59_combout\))))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[6]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:19:reg_array|r|bits:6:r~q\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|valB[6]~59_combout\,
	datad => \myprocessor|my_reg|valB[6]~60_combout\,
	combout => \myprocessor|my_reg|valB[6]~61_combout\);

-- Location: FF_X61_Y40_N19
\myprocessor|my_reg|regs:16:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[6]~13_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:16:reg_array|r|bits:6:r~q\);

-- Location: FF_X61_Y40_N25
\myprocessor|my_reg|regs:24:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[6]~13_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:24:reg_array|r|bits:6:r~q\);

-- Location: LCCOMB_X61_Y40_N24
\myprocessor|my_reg|valB[6]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[6]~62_combout\ = (\myprocessor|my_reg|valB[19]~31_combout\ & (((\myprocessor|mux_rdst|F[3]~1_combout\)))) # (!\myprocessor|my_reg|valB[19]~31_combout\ & ((\myprocessor|mux_rdst|F[3]~1_combout\ & 
-- ((\myprocessor|my_reg|regs:24:reg_array|r|bits:6:r~q\))) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & (\myprocessor|my_reg|regs:16:reg_array|r|bits:6:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~31_combout\,
	datab => \myprocessor|my_reg|regs:16:reg_array|r|bits:6:r~q\,
	datac => \myprocessor|my_reg|regs:24:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|mux_rdst|F[3]~1_combout\,
	combout => \myprocessor|my_reg|valB[6]~62_combout\);

-- Location: LCCOMB_X61_Y41_N0
\myprocessor|my_reg|regs:25:reg_array|r|bits:6:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:25:reg_array|r|bits:6:r~feeder_combout\ = \myprocessor|mux_input_out|F[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|mux_input_out|F[6]~13_combout\,
	combout => \myprocessor|my_reg|regs:25:reg_array|r|bits:6:r~feeder_combout\);

-- Location: FF_X61_Y41_N1
\myprocessor|my_reg|regs:25:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:25:reg_array|r|bits:6:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[25]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:25:reg_array|r|bits:6:r~q\);

-- Location: FF_X60_Y43_N9
\myprocessor|my_reg|regs:26:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[6]~13_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[26]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:26:reg_array|r|bits:6:r~q\);

-- Location: FF_X62_Y37_N25
\myprocessor|my_reg|regs:29:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[6]~13_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[29]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:29:reg_array|r|bits:6:r~q\);

-- Location: FF_X62_Y41_N27
\myprocessor|my_reg|regs:31:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[6]~13_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:31:reg_array|r|bits:6:r~q\);

-- Location: LCCOMB_X62_Y37_N24
\myprocessor|my_reg|valB[6]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[6]~63_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\) # ((\myprocessor|my_reg|regs:31:reg_array|r|bits:6:r~q\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|regs:29:reg_array|r|bits:6:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_reg|regs:31:reg_array|r|bits:6:r~q\,
	combout => \myprocessor|my_reg|valB[6]~63_combout\);

-- Location: FF_X60_Y41_N3
\myprocessor|my_reg|regs:30:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[6]~13_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:30:reg_array|r|bits:6:r~q\);

-- Location: FF_X60_Y40_N27
\myprocessor|my_reg|regs:28:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[6]~13_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:28:reg_array|r|bits:6:r~q\);

-- Location: LCCOMB_X60_Y41_N2
\myprocessor|my_reg|valB[6]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[6]~64_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[6]~63_combout\ & (\myprocessor|my_reg|regs:30:reg_array|r|bits:6:r~q\)) # (!\myprocessor|my_reg|valB[6]~63_combout\ & 
-- ((\myprocessor|my_reg|regs:28:reg_array|r|bits:6:r~q\))))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|valB[6]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[6]~63_combout\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_reg|regs:28:reg_array|r|bits:6:r~q\,
	combout => \myprocessor|my_reg|valB[6]~64_combout\);

-- Location: LCCOMB_X60_Y43_N8
\myprocessor|my_reg|valB[6]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[6]~65_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|valB[19]~22_combout\)) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\ & 
-- ((\myprocessor|my_reg|valB[6]~64_combout\))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:6:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_reg|valB[6]~64_combout\,
	combout => \myprocessor|my_reg|valB[6]~65_combout\);

-- Location: FF_X60_Y43_N19
\myprocessor|my_reg|regs:27:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[6]~13_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:27:reg_array|r|bits:6:r~q\);

-- Location: LCCOMB_X60_Y43_N18
\myprocessor|my_reg|valB[6]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[6]~66_combout\ = (\myprocessor|my_reg|valB[6]~65_combout\ & (((\myprocessor|my_reg|regs:27:reg_array|r|bits:6:r~q\) # (!\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[6]~65_combout\ & 
-- (\myprocessor|my_reg|regs:25:reg_array|r|bits:6:r~q\ & ((\myprocessor|my_reg|valB[19]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:25:reg_array|r|bits:6:r~q\,
	datab => \myprocessor|my_reg|valB[6]~65_combout\,
	datac => \myprocessor|my_reg|regs:27:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_reg|valB[19]~12_combout\,
	combout => \myprocessor|my_reg|valB[6]~66_combout\);

-- Location: LCCOMB_X60_Y43_N28
\myprocessor|my_reg|valB[6]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[6]~67_combout\ = (\myprocessor|my_reg|valB[19]~31_combout\ & ((\myprocessor|my_reg|valB[6]~62_combout\ & ((\myprocessor|my_reg|valB[6]~66_combout\))) # (!\myprocessor|my_reg|valB[6]~62_combout\ & 
-- (\myprocessor|my_reg|valB[6]~61_combout\)))) # (!\myprocessor|my_reg|valB[19]~31_combout\ & (((\myprocessor|my_reg|valB[6]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[6]~61_combout\,
	datab => \myprocessor|my_reg|valB[19]~31_combout\,
	datac => \myprocessor|my_reg|valB[6]~62_combout\,
	datad => \myprocessor|my_reg|valB[6]~66_combout\,
	combout => \myprocessor|my_reg|valB[6]~67_combout\);

-- Location: LCCOMB_X66_Y37_N28
\myprocessor|my_reg|valB[6]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[6]~77_combout\ = (\myprocessor|my_reg|valB[19]~39_combout\ & ((\myprocessor|my_reg|valB[6]~76_combout\ & (\myprocessor|my_reg|regs:8:reg_array|r|bits:6:r~q\)) # (!\myprocessor|my_reg|valB[6]~76_combout\ & 
-- ((\myprocessor|my_reg|valB[6]~67_combout\))))) # (!\myprocessor|my_reg|valB[19]~39_combout\ & (\myprocessor|my_reg|valB[6]~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~39_combout\,
	datab => \myprocessor|my_reg|valB[6]~76_combout\,
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_reg|valB[6]~67_combout\,
	combout => \myprocessor|my_reg|valB[6]~77_combout\);

-- Location: LCCOMB_X50_Y35_N2
\myprocessor|mux_aluinb|F[6]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_aluinb|F[6]~70_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (\myprocessor|my_reg|valB[6]~77_combout\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\myprocessor|my_control|ALUinB~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(6)))) # (!\myprocessor|my_control|ALUinB~0_combout\ & (\myprocessor|my_reg|valB[6]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[6]~77_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(6),
	datad => \myprocessor|my_control|ALUinB~0_combout\,
	combout => \myprocessor|mux_aluinb|F[6]~70_combout\);

-- Location: LCCOMB_X53_Y36_N12
\myprocessor|my_alu|adder_inst|lower|carry[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry[7]~8_combout\ = (\myprocessor|my_alu|adder_inst|lower|carry[6]~7_combout\ & ((\myprocessor|my_reg|valA[6]~184_combout\) # (\myprocessor|mux_aluinb|F[6]~70_combout\ $ 
-- (!\myprocessor|my_control|ALUop[0]~1_combout\)))) # (!\myprocessor|my_alu|adder_inst|lower|carry[6]~7_combout\ & (\myprocessor|my_reg|valA[6]~184_combout\ & (\myprocessor|mux_aluinb|F[6]~70_combout\ $ (!\myprocessor|my_control|ALUop[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|lower|carry[6]~7_combout\,
	datab => \myprocessor|my_reg|valA[6]~184_combout\,
	datac => \myprocessor|mux_aluinb|F[6]~70_combout\,
	datad => \myprocessor|my_control|ALUop[0]~1_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|carry[7]~8_combout\);

-- Location: LCCOMB_X53_Y36_N22
\myprocessor|my_alu|adder_inst|lower|carry[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry[8]~9_combout\ = (\myprocessor|my_alu|adder_inst|lower|carry[7]~8_combout\ & ((\myprocessor|my_reg|valA[7]~204_combout\) # (\myprocessor|my_control|ALUop[0]~1_combout\ $ 
-- (!\myprocessor|mux_aluinb|F[7]~69_combout\)))) # (!\myprocessor|my_alu|adder_inst|lower|carry[7]~8_combout\ & (\myprocessor|my_reg|valA[7]~204_combout\ & (\myprocessor|my_control|ALUop[0]~1_combout\ $ (!\myprocessor|mux_aluinb|F[7]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|lower|carry[7]~8_combout\,
	datab => \myprocessor|my_control|ALUop[0]~1_combout\,
	datac => \myprocessor|my_reg|valA[7]~204_combout\,
	datad => \myprocessor|mux_aluinb|F[7]~69_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|carry[8]~9_combout\);

-- Location: FF_X62_Y37_N9
\myprocessor|my_reg|regs:13:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[8]~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:13:reg_array|r|bits:8:r~q\);

-- Location: FF_X62_Y38_N31
\myprocessor|my_reg|regs:12:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[8]~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:12:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X62_Y38_N30
\myprocessor|my_reg|valA[8]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[8]~242_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|regs:13:reg_array|r|bits:8:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_reg|regs:12:reg_array|r|bits:8:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|regs:13:reg_array|r|bits:8:r~q\,
	datac => \myprocessor|my_reg|regs:12:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_reg|valA[8]~242_combout\);

-- Location: FF_X65_Y35_N19
\myprocessor|my_reg|regs:14:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[8]~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:14:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X57_Y37_N20
\myprocessor|my_reg|regs:15:reg_array|r|bits:8:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:15:reg_array|r|bits:8:r~feeder_combout\ = \myprocessor|mux_input_out|F[8]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F[8]~43_combout\,
	combout => \myprocessor|my_reg|regs:15:reg_array|r|bits:8:r~feeder_combout\);

-- Location: FF_X57_Y37_N21
\myprocessor|my_reg|regs:15:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:15:reg_array|r|bits:8:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:15:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X65_Y35_N18
\myprocessor|my_reg|valA[8]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[8]~243_combout\ = (\myprocessor|my_reg|valA[8]~242_combout\ & (((\myprocessor|my_reg|regs:15:reg_array|r|bits:8:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\myprocessor|my_reg|valA[8]~242_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:14:reg_array|r|bits:8:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[8]~242_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:14:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_reg|regs:15:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_reg|valA[8]~243_combout\);

-- Location: FF_X62_Y43_N31
\myprocessor|my_reg|regs:30:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[8]~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:30:reg_array|r|bits:8:r~q\);

-- Location: FF_X62_Y42_N19
\myprocessor|my_reg|regs:26:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[8]~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[26]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:26:reg_array|r|bits:8:r~q\);

-- Location: FF_X62_Y42_N13
\myprocessor|my_reg|regs:18:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[8]~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:18:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X66_Y42_N26
\myprocessor|my_reg|regs:22:reg_array|r|bits:8:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:22:reg_array|r|bits:8:r~feeder_combout\ = \myprocessor|mux_input_out|F[8]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|mux_input_out|F[8]~43_combout\,
	combout => \myprocessor|my_reg|regs:22:reg_array|r|bits:8:r~feeder_combout\);

-- Location: FF_X66_Y42_N27
\myprocessor|my_reg|regs:22:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:22:reg_array|r|bits:8:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[22]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:22:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X62_Y42_N12
\myprocessor|my_reg|valA[8]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[8]~225_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)) # ((\myprocessor|my_reg|regs:22:reg_array|r|bits:8:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:18:reg_array|r|bits:8:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_reg|regs:22:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_reg|valA[8]~225_combout\);

-- Location: LCCOMB_X62_Y42_N18
\myprocessor|my_reg|valA[8]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[8]~226_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[8]~225_combout\ & (\myprocessor|my_reg|regs:30:reg_array|r|bits:8:r~q\)) # 
-- (!\myprocessor|my_reg|valA[8]~225_combout\ & ((\myprocessor|my_reg|regs:26:reg_array|r|bits:8:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|valA[8]~225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:30:reg_array|r|bits:8:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_reg|valA[8]~225_combout\,
	combout => \myprocessor|my_reg|valA[8]~226_combout\);

-- Location: FF_X63_Y42_N19
\myprocessor|my_reg|regs:21:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[8]~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:21:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X61_Y41_N22
\myprocessor|my_reg|regs:25:reg_array|r|bits:8:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:25:reg_array|r|bits:8:r~feeder_combout\ = \myprocessor|mux_input_out|F[8]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F[8]~43_combout\,
	combout => \myprocessor|my_reg|regs:25:reg_array|r|bits:8:r~feeder_combout\);

-- Location: FF_X61_Y41_N23
\myprocessor|my_reg|regs:25:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:25:reg_array|r|bits:8:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[25]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:25:reg_array|r|bits:8:r~q\);

-- Location: FF_X62_Y39_N1
\myprocessor|my_reg|regs:17:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[8]~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:17:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X62_Y39_N0
\myprocessor|my_reg|valA[8]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[8]~227_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:25:reg_array|r|bits:8:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|regs:17:reg_array|r|bits:8:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:25:reg_array|r|bits:8:r~q\,
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[8]~227_combout\);

-- Location: FF_X62_Y39_N19
\myprocessor|my_reg|regs:29:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[8]~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[29]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:29:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X62_Y39_N18
\myprocessor|my_reg|valA[8]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[8]~228_combout\ = (\myprocessor|my_reg|valA[8]~227_combout\ & (((\myprocessor|my_reg|regs:29:reg_array|r|bits:8:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_reg|valA[8]~227_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:8:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:21:reg_array|r|bits:8:r~q\,
	datab => \myprocessor|my_reg|valA[8]~227_combout\,
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[8]~228_combout\);

-- Location: FF_X60_Y38_N9
\myprocessor|my_reg|regs:20:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[8]~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:20:reg_array|r|bits:8:r~q\);

-- Location: FF_X62_Y43_N1
\myprocessor|my_reg|regs:28:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[8]~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:28:reg_array|r|bits:8:r~q\);

-- Location: FF_X59_Y39_N31
\myprocessor|my_reg|regs:16:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[8]~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:16:reg_array|r|bits:8:r~q\);

-- Location: FF_X60_Y39_N25
\myprocessor|my_reg|regs:24:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[8]~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:24:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X59_Y39_N30
\myprocessor|my_reg|valA[8]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[8]~229_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:24:reg_array|r|bits:8:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:16:reg_array|r|bits:8:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_reg|regs:24:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_reg|valA[8]~229_combout\);

-- Location: LCCOMB_X62_Y43_N0
\myprocessor|my_reg|valA[8]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[8]~230_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[8]~229_combout\ & ((\myprocessor|my_reg|regs:28:reg_array|r|bits:8:r~q\))) # 
-- (!\myprocessor|my_reg|valA[8]~229_combout\ & (\myprocessor|my_reg|regs:20:reg_array|r|bits:8:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|valA[8]~229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:20:reg_array|r|bits:8:r~q\,
	datac => \myprocessor|my_reg|regs:28:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_reg|valA[8]~229_combout\,
	combout => \myprocessor|my_reg|valA[8]~230_combout\);

-- Location: LCCOMB_X62_Y43_N10
\myprocessor|my_reg|valA[8]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[8]~231_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|valA[8]~228_combout\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[8]~230_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[8]~228_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_reg|valA[8]~230_combout\,
	combout => \myprocessor|my_reg|valA[8]~231_combout\);

-- Location: FF_X61_Y41_N17
\myprocessor|my_reg|regs:27:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[8]~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:27:reg_array|r|bits:8:r~q\);

-- Location: FF_X66_Y41_N11
\myprocessor|my_reg|regs:31:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[8]~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:31:reg_array|r|bits:8:r~q\);

-- Location: FF_X63_Y42_N29
\myprocessor|my_reg|regs:23:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[8]~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:23:reg_array|r|bits:8:r~q\);

-- Location: FF_X66_Y41_N25
\myprocessor|my_reg|regs:19:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[8]~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:19:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X66_Y41_N24
\myprocessor|my_reg|valA[8]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[8]~232_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:23:reg_array|r|bits:8:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\myprocessor|my_reg|regs:19:reg_array|r|bits:8:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:23:reg_array|r|bits:8:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[8]~232_combout\);

-- Location: LCCOMB_X66_Y41_N10
\myprocessor|my_reg|valA[8]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[8]~233_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[8]~232_combout\ & ((\myprocessor|my_reg|regs:31:reg_array|r|bits:8:r~q\))) # 
-- (!\myprocessor|my_reg|valA[8]~232_combout\ & (\myprocessor|my_reg|regs:27:reg_array|r|bits:8:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|valA[8]~232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:27:reg_array|r|bits:8:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_reg|valA[8]~232_combout\,
	combout => \myprocessor|my_reg|valA[8]~233_combout\);

-- Location: LCCOMB_X66_Y43_N16
\myprocessor|my_reg|valA[8]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[8]~234_combout\ = (\myprocessor|my_reg|valA[8]~231_combout\ & (((\myprocessor|my_reg|valA[8]~233_combout\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # (!\myprocessor|my_reg|valA[8]~231_combout\ & 
-- (\myprocessor|my_reg|valA[8]~226_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[8]~226_combout\,
	datab => \myprocessor|my_reg|valA[8]~231_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datad => \myprocessor|my_reg|valA[8]~233_combout\,
	combout => \myprocessor|my_reg|valA[8]~234_combout\);

-- Location: FF_X60_Y34_N31
\myprocessor|my_reg|regs:4:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[8]~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:4:reg_array|r|bits:8:r~q\);

-- Location: FF_X60_Y34_N21
\myprocessor|my_reg|regs:5:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[8]~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:5:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X60_Y34_N30
\myprocessor|my_reg|valA[8]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[8]~237_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_reg|regs:5:reg_array|r|bits:8:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:4:reg_array|r|bits:8:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:4:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_reg|regs:5:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_reg|valA[8]~237_combout\);

-- Location: FF_X61_Y34_N3
\myprocessor|my_reg|regs:7:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[8]~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:7:reg_array|r|bits:8:r~q\);

-- Location: FF_X61_Y34_N1
\myprocessor|my_reg|regs:6:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[8]~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:6:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X61_Y34_N2
\myprocessor|my_reg|valA[8]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[8]~238_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[8]~237_combout\ & (\myprocessor|my_reg|regs:7:reg_array|r|bits:8:r~q\)) # (!\myprocessor|my_reg|valA[8]~237_combout\ 
-- & ((\myprocessor|my_reg|regs:6:reg_array|r|bits:8:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|valA[8]~237_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|valA[8]~237_combout\,
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_reg|regs:6:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_reg|valA[8]~238_combout\);

-- Location: FF_X62_Y32_N19
\myprocessor|my_reg|regs:1:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[8]~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:1:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X62_Y32_N18
\myprocessor|my_reg|valA[8]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[8]~239_combout\ = (\myprocessor|my_reg|valA[16]~17_combout\ & ((\myprocessor|my_reg|valA[16]~18_combout\ & (\myprocessor|my_reg|valA[8]~238_combout\)) # (!\myprocessor|my_reg|valA[16]~18_combout\ & 
-- ((\myprocessor|my_reg|regs:1:reg_array|r|bits:8:r~q\))))) # (!\myprocessor|my_reg|valA[16]~17_combout\ & (((\myprocessor|my_reg|valA[16]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~17_combout\,
	datab => \myprocessor|my_reg|valA[8]~238_combout\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_reg|valA[16]~18_combout\,
	combout => \myprocessor|my_reg|valA[8]~239_combout\);

-- Location: FF_X63_Y34_N17
\myprocessor|my_reg|regs:2:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[8]~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:2:reg_array|r|bits:8:r~q\);

-- Location: FF_X63_Y34_N3
\myprocessor|my_reg|regs:3:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[8]~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:3:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X63_Y34_N16
\myprocessor|my_reg|valA[8]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[8]~240_combout\ = (\myprocessor|my_reg|valA[16]~14_combout\ & ((\myprocessor|my_reg|valA[8]~239_combout\ & ((\myprocessor|my_reg|regs:3:reg_array|r|bits:8:r~q\))) # (!\myprocessor|my_reg|valA[8]~239_combout\ & 
-- (\myprocessor|my_reg|regs:2:reg_array|r|bits:8:r~q\)))) # (!\myprocessor|my_reg|valA[16]~14_combout\ & (\myprocessor|my_reg|valA[8]~239_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~14_combout\,
	datab => \myprocessor|my_reg|valA[8]~239_combout\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_reg|regs:3:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_reg|valA[8]~240_combout\);

-- Location: FF_X70_Y35_N25
\myprocessor|my_reg|regs:10:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[8]~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:10:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X70_Y35_N10
\myprocessor|my_reg|valA[8]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[8]~235_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:10:reg_array|r|bits:8:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\myprocessor|my_reg|regs:8:reg_array|r|bits:8:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|regs:10:reg_array|r|bits:8:r~q\,
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[8]~235_combout\);

-- Location: FF_X72_Y35_N29
\myprocessor|my_reg|regs:11:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[8]~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:11:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X72_Y35_N10
\myprocessor|my_reg|regs:9:reg_array|r|bits:8:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:9:reg_array|r|bits:8:r~feeder_combout\ = \myprocessor|mux_input_out|F[8]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F[8]~43_combout\,
	combout => \myprocessor|my_reg|regs:9:reg_array|r|bits:8:r~feeder_combout\);

-- Location: FF_X72_Y35_N11
\myprocessor|my_reg|regs:9:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:9:reg_array|r|bits:8:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:9:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X72_Y35_N28
\myprocessor|my_reg|valA[8]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[8]~236_combout\ = (\myprocessor|my_reg|valA[8]~235_combout\ & (((\myprocessor|my_reg|regs:11:reg_array|r|bits:8:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (!\myprocessor|my_reg|valA[8]~235_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|regs:9:reg_array|r|bits:8:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[8]~235_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_reg|regs:9:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_reg|valA[8]~236_combout\);

-- Location: LCCOMB_X63_Y34_N28
\myprocessor|my_reg|valA[8]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[8]~241_combout\ = (\myprocessor|my_reg|valA[16]~10_combout\ & (\myprocessor|my_reg|valA[16]~13_combout\)) # (!\myprocessor|my_reg|valA[16]~10_combout\ & ((\myprocessor|my_reg|valA[16]~13_combout\ & 
-- ((\myprocessor|my_reg|valA[8]~236_combout\))) # (!\myprocessor|my_reg|valA[16]~13_combout\ & (\myprocessor|my_reg|valA[8]~240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~10_combout\,
	datab => \myprocessor|my_reg|valA[16]~13_combout\,
	datac => \myprocessor|my_reg|valA[8]~240_combout\,
	datad => \myprocessor|my_reg|valA[8]~236_combout\,
	combout => \myprocessor|my_reg|valA[8]~241_combout\);

-- Location: LCCOMB_X63_Y34_N30
\myprocessor|my_reg|valA[8]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[8]~244_combout\ = (\myprocessor|my_reg|valA[16]~10_combout\ & ((\myprocessor|my_reg|valA[8]~241_combout\ & (\myprocessor|my_reg|valA[8]~243_combout\)) # (!\myprocessor|my_reg|valA[8]~241_combout\ & 
-- ((\myprocessor|my_reg|valA[8]~234_combout\))))) # (!\myprocessor|my_reg|valA[16]~10_combout\ & (((\myprocessor|my_reg|valA[8]~241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~10_combout\,
	datab => \myprocessor|my_reg|valA[8]~243_combout\,
	datac => \myprocessor|my_reg|valA[8]~234_combout\,
	datad => \myprocessor|my_reg|valA[8]~241_combout\,
	combout => \myprocessor|my_reg|valA[8]~244_combout\);

-- Location: M9K_X37_Y37_N0
\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000C0F0000000000000000000C0C030000000000000000000000C",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-fibonacci-imem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y33_N22
\myprocessor|mux_aluinb|F[8]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_aluinb|F[8]~71_combout\ = (\myprocessor|my_control|ALUinB~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (\myprocessor|my_reg|valB[8]~259_combout\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(8)))))) # (!\myprocessor|my_control|ALUinB~0_combout\ & (((\myprocessor|my_reg|valB[8]~259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUinB~0_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datac => \myprocessor|my_reg|valB[8]~259_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(8),
	combout => \myprocessor|mux_aluinb|F[8]~71_combout\);

-- Location: LCCOMB_X53_Y36_N16
\myprocessor|my_alu|adder_inst|lower|sum[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|sum\(8) = \myprocessor|my_alu|adder_inst|lower|carry[8]~9_combout\ $ (\myprocessor|my_reg|valA[8]~244_combout\ $ (\myprocessor|mux_aluinb|F[8]~71_combout\ $ (\myprocessor|my_control|ALUop[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|lower|carry[8]~9_combout\,
	datab => \myprocessor|my_reg|valA[8]~244_combout\,
	datac => \myprocessor|mux_aluinb|F[8]~71_combout\,
	datad => \myprocessor|my_control|ALUop[0]~1_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|sum\(8));

-- Location: LCCOMB_X54_Y33_N28
\myprocessor|mux_aluinb|F[1]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_aluinb|F[1]~93_combout\ = (\myprocessor|my_control|ALUinB~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & ((\myprocessor|my_reg|valB[1]~199_combout\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1))))) # (!\myprocessor|my_control|ALUinB~0_combout\ & (((\myprocessor|my_reg|valB[1]~199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUinB~0_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1),
	datad => \myprocessor|my_reg|valB[1]~199_combout\,
	combout => \myprocessor|mux_aluinb|F[1]~93_combout\);

-- Location: FF_X61_Y36_N11
\myprocessor|my_reg|regs:11:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~83_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:11:reg_array|r|bits:24:r~q\);

-- Location: LCCOMB_X61_Y36_N24
\myprocessor|my_reg|regs:9:reg_array|r|bits:24:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:9:reg_array|r|bits:24:r~feeder_combout\ = \myprocessor|mux_input_out|F~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~83_combout\,
	combout => \myprocessor|my_reg|regs:9:reg_array|r|bits:24:r~feeder_combout\);

-- Location: FF_X61_Y36_N25
\myprocessor|my_reg|regs:9:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:9:reg_array|r|bits:24:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:9:reg_array|r|bits:24:r~q\);

-- Location: FF_X62_Y35_N23
\myprocessor|my_reg|regs:10:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~83_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:10:reg_array|r|bits:24:r~q\);

-- Location: LCCOMB_X62_Y35_N22
\myprocessor|my_reg|valB[24]~532\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[24]~532_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|regs:9:reg_array|r|bits:24:r~q\) # ((\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (((\myprocessor|my_reg|regs:10:reg_array|r|bits:24:r~q\ & !\myprocessor|my_reg|valB[19]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|regs:9:reg_array|r|bits:24:r~q\,
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_reg|valB[19]~22_combout\,
	combout => \myprocessor|my_reg|valB[24]~532_combout\);

-- Location: FF_X58_Y36_N7
\myprocessor|my_reg|regs:14:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~83_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:14:reg_array|r|bits:24:r~q\);

-- Location: FF_X57_Y38_N21
\myprocessor|my_reg|regs:13:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~83_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:13:reg_array|r|bits:24:r~q\);

-- Location: FF_X61_Y35_N5
\myprocessor|my_reg|regs:12:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~83_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:12:reg_array|r|bits:24:r~q\);

-- Location: LCCOMB_X57_Y38_N20
\myprocessor|my_reg|valB[24]~530\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[24]~530_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[19]~680_combout\) # ((\myprocessor|my_reg|regs:12:reg_array|r|bits:24:r~q\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|regs:13:reg_array|r|bits:24:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_reg|regs:12:reg_array|r|bits:24:r~q\,
	combout => \myprocessor|my_reg|valB[24]~530_combout\);

-- Location: LCCOMB_X58_Y36_N8
\myprocessor|my_reg|valB[24]~531\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[24]~531_combout\ = (\myprocessor|my_reg|valB[24]~530_combout\ & ((\myprocessor|my_reg|regs:14:reg_array|r|bits:24:r~q\) # ((!\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[24]~530_combout\ & 
-- (((\myprocessor|my_reg|regs:15:reg_array|r|bits:24:r~q\ & \myprocessor|my_reg|valB[19]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:14:reg_array|r|bits:24:r~q\,
	datab => \myprocessor|my_reg|valB[24]~530_combout\,
	datac => \myprocessor|my_reg|regs:15:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[24]~531_combout\);

-- Location: LCCOMB_X59_Y37_N16
\myprocessor|my_reg|valB[24]~533\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[24]~533_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[24]~532_combout\ & (\myprocessor|my_reg|regs:11:reg_array|r|bits:24:r~q\)) # (!\myprocessor|my_reg|valB[24]~532_combout\ & 
-- ((\myprocessor|my_reg|valB[24]~531_combout\))))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[24]~532_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|regs:11:reg_array|r|bits:24:r~q\,
	datac => \myprocessor|my_reg|valB[24]~532_combout\,
	datad => \myprocessor|my_reg|valB[24]~531_combout\,
	combout => \myprocessor|my_reg|valB[24]~533_combout\);

-- Location: FF_X60_Y33_N19
\myprocessor|my_reg|regs:1:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~83_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:1:reg_array|r|bits:24:r~q\);

-- Location: FF_X59_Y34_N29
\myprocessor|my_reg|regs:2:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~83_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:2:reg_array|r|bits:24:r~q\);

-- Location: FF_X60_Y32_N1
\myprocessor|my_reg|regs:7:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~83_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:7:reg_array|r|bits:24:r~q\);

-- Location: FF_X60_Y32_N31
\myprocessor|my_reg|regs:6:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~83_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:6:reg_array|r|bits:24:r~q\);

-- Location: FF_X61_Y32_N5
\myprocessor|my_reg|regs:5:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~83_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:5:reg_array|r|bits:24:r~q\);

-- Location: FF_X61_Y32_N7
\myprocessor|my_reg|regs:4:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~83_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:4:reg_array|r|bits:24:r~q\);

-- Location: LCCOMB_X61_Y32_N4
\myprocessor|my_reg|valB[24]~534\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[24]~534_combout\ = (\myprocessor|my_reg|valB[19]~50_combout\ & ((\myprocessor|my_reg|valB[19]~48_combout\) # ((\myprocessor|my_reg|regs:4:reg_array|r|bits:24:r~q\)))) # (!\myprocessor|my_reg|valB[19]~50_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~48_combout\ & (\myprocessor|my_reg|regs:5:reg_array|r|bits:24:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~50_combout\,
	datab => \myprocessor|my_reg|valB[19]~48_combout\,
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_reg|regs:4:reg_array|r|bits:24:r~q\,
	combout => \myprocessor|my_reg|valB[24]~534_combout\);

-- Location: LCCOMB_X60_Y32_N30
\myprocessor|my_reg|valB[24]~535\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[24]~535_combout\ = (\myprocessor|my_reg|valB[19]~51_combout\ & ((\myprocessor|my_reg|valB[24]~534_combout\ & ((\myprocessor|my_reg|regs:6:reg_array|r|bits:24:r~q\))) # (!\myprocessor|my_reg|valB[24]~534_combout\ & 
-- (\myprocessor|my_reg|regs:7:reg_array|r|bits:24:r~q\)))) # (!\myprocessor|my_reg|valB[19]~51_combout\ & (((\myprocessor|my_reg|valB[24]~534_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~51_combout\,
	datab => \myprocessor|my_reg|regs:7:reg_array|r|bits:24:r~q\,
	datac => \myprocessor|my_reg|regs:6:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_reg|valB[24]~534_combout\,
	combout => \myprocessor|my_reg|valB[24]~535_combout\);

-- Location: FF_X59_Y34_N15
\myprocessor|my_reg|regs:3:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~83_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:3:reg_array|r|bits:24:r~q\);

-- Location: LCCOMB_X59_Y34_N14
\myprocessor|my_reg|valB[24]~536\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[24]~536_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & (((\myprocessor|my_reg|regs:3:reg_array|r|bits:24:r~q\) # (\myprocessor|my_reg|valB[19]~46_combout\)))) # (!\myprocessor|my_reg|valB[19]~45_combout\ & 
-- (\myprocessor|my_reg|valB[24]~535_combout\ & ((!\myprocessor|my_reg|valB[19]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~45_combout\,
	datab => \myprocessor|my_reg|valB[24]~535_combout\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_reg|valB[19]~46_combout\,
	combout => \myprocessor|my_reg|valB[24]~536_combout\);

-- Location: LCCOMB_X59_Y34_N24
\myprocessor|my_reg|valB[24]~537\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[24]~537_combout\ = (\myprocessor|my_reg|valB[24]~536_combout\ & ((\myprocessor|my_reg|regs:1:reg_array|r|bits:24:r~q\) # ((!\myprocessor|my_reg|valB[19]~46_combout\)))) # (!\myprocessor|my_reg|valB[24]~536_combout\ & 
-- (((\myprocessor|my_reg|regs:2:reg_array|r|bits:24:r~q\ & \myprocessor|my_reg|valB[19]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:1:reg_array|r|bits:24:r~q\,
	datab => \myprocessor|my_reg|regs:2:reg_array|r|bits:24:r~q\,
	datac => \myprocessor|my_reg|valB[24]~536_combout\,
	datad => \myprocessor|my_reg|valB[19]~46_combout\,
	combout => \myprocessor|my_reg|valB[24]~537_combout\);

-- Location: LCCOMB_X59_Y34_N10
\myprocessor|my_reg|valB[24]~538\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[24]~538_combout\ = (\myprocessor|my_reg|valB[19]~25_combout\ & ((\myprocessor|my_reg|valB[19]~39_combout\) # ((\myprocessor|my_reg|valB[24]~533_combout\)))) # (!\myprocessor|my_reg|valB[19]~25_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~39_combout\ & ((\myprocessor|my_reg|valB[24]~537_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~25_combout\,
	datab => \myprocessor|my_reg|valB[19]~39_combout\,
	datac => \myprocessor|my_reg|valB[24]~533_combout\,
	datad => \myprocessor|my_reg|valB[24]~537_combout\,
	combout => \myprocessor|my_reg|valB[24]~538_combout\);

-- Location: FF_X61_Y40_N9
\myprocessor|my_reg|regs:16:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~83_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:16:reg_array|r|bits:24:r~q\);

-- Location: FF_X61_Y40_N31
\myprocessor|my_reg|regs:24:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~83_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:24:reg_array|r|bits:24:r~q\);

-- Location: LCCOMB_X61_Y40_N30
\myprocessor|my_reg|valB[24]~524\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[24]~524_combout\ = (\myprocessor|my_reg|valB[19]~31_combout\ & (((\myprocessor|mux_rdst|F[3]~1_combout\)))) # (!\myprocessor|my_reg|valB[19]~31_combout\ & ((\myprocessor|mux_rdst|F[3]~1_combout\ & 
-- ((\myprocessor|my_reg|regs:24:reg_array|r|bits:24:r~q\))) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & (\myprocessor|my_reg|regs:16:reg_array|r|bits:24:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~31_combout\,
	datab => \myprocessor|my_reg|regs:16:reg_array|r|bits:24:r~q\,
	datac => \myprocessor|my_reg|regs:24:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|mux_rdst|F[3]~1_combout\,
	combout => \myprocessor|my_reg|valB[24]~524_combout\);

-- Location: LCCOMB_X56_Y41_N10
\myprocessor|my_reg|regs:25:reg_array|r|bits:24:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:25:reg_array|r|bits:24:r~feeder_combout\ = \myprocessor|mux_input_out|F~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~83_combout\,
	combout => \myprocessor|my_reg|regs:25:reg_array|r|bits:24:r~feeder_combout\);

-- Location: FF_X56_Y41_N11
\myprocessor|my_reg|regs:25:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:25:reg_array|r|bits:24:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[25]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:25:reg_array|r|bits:24:r~q\);

-- Location: FF_X58_Y40_N21
\myprocessor|my_reg|regs:27:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~83_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:27:reg_array|r|bits:24:r~q\);

-- Location: FF_X56_Y38_N23
\myprocessor|my_reg|regs:29:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~83_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[29]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:29:reg_array|r|bits:24:r~q\);

-- Location: FF_X58_Y40_N23
\myprocessor|my_reg|regs:31:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~83_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:31:reg_array|r|bits:24:r~q\);

-- Location: LCCOMB_X55_Y40_N18
\myprocessor|my_reg|valB[24]~525\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[24]~525_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[19]~684_combout\) # (\myprocessor|my_reg|regs:31:reg_array|r|bits:24:r~q\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (\myprocessor|my_reg|regs:29:reg_array|r|bits:24:r~q\ & (!\myprocessor|my_reg|valB[19]~684_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|regs:29:reg_array|r|bits:24:r~q\,
	datac => \myprocessor|my_reg|valB[19]~684_combout\,
	datad => \myprocessor|my_reg|regs:31:reg_array|r|bits:24:r~q\,
	combout => \myprocessor|my_reg|valB[24]~525_combout\);

-- Location: FF_X55_Y40_N25
\myprocessor|my_reg|regs:30:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~83_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:30:reg_array|r|bits:24:r~q\);

-- Location: FF_X57_Y40_N23
\myprocessor|my_reg|regs:28:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~83_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:28:reg_array|r|bits:24:r~q\);

-- Location: LCCOMB_X55_Y40_N24
\myprocessor|my_reg|valB[24]~526\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[24]~526_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[24]~525_combout\ & (\myprocessor|my_reg|regs:30:reg_array|r|bits:24:r~q\)) # (!\myprocessor|my_reg|valB[24]~525_combout\ & 
-- ((\myprocessor|my_reg|regs:28:reg_array|r|bits:24:r~q\))))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|valB[24]~525_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[24]~525_combout\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_reg|regs:28:reg_array|r|bits:24:r~q\,
	combout => \myprocessor|my_reg|valB[24]~526_combout\);

-- Location: FF_X56_Y40_N1
\myprocessor|my_reg|regs:26:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~83_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[26]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:26:reg_array|r|bits:24:r~q\);

-- Location: LCCOMB_X56_Y40_N26
\myprocessor|my_reg|valB[24]~527\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[24]~527_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (\myprocessor|my_reg|valB[24]~526_combout\)) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|regs:26:reg_array|r|bits:24:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[24]~526_combout\,
	datac => \myprocessor|my_reg|valB[19]~22_combout\,
	datad => \myprocessor|my_reg|regs:26:reg_array|r|bits:24:r~q\,
	combout => \myprocessor|my_reg|valB[24]~527_combout\);

-- Location: LCCOMB_X58_Y40_N20
\myprocessor|my_reg|valB[24]~528\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[24]~528_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[24]~527_combout\ & ((\myprocessor|my_reg|regs:27:reg_array|r|bits:24:r~q\))) # (!\myprocessor|my_reg|valB[24]~527_combout\ & 
-- (\myprocessor|my_reg|regs:25:reg_array|r|bits:24:r~q\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[24]~527_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|regs:25:reg_array|r|bits:24:r~q\,
	datac => \myprocessor|my_reg|regs:27:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_reg|valB[24]~527_combout\,
	combout => \myprocessor|my_reg|valB[24]~528_combout\);

-- Location: FF_X57_Y41_N11
\myprocessor|my_reg|regs:18:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~83_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:18:reg_array|r|bits:24:r~q\);

-- Location: FF_X56_Y41_N5
\myprocessor|my_reg|regs:17:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~83_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:17:reg_array|r|bits:24:r~q\);

-- Location: LCCOMB_X57_Y41_N12
\myprocessor|my_reg|valB[24]~522\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[24]~522_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[19]~22_combout\) # (\myprocessor|my_reg|regs:17:reg_array|r|bits:24:r~q\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (\myprocessor|my_reg|regs:18:reg_array|r|bits:24:r~q\ & (!\myprocessor|my_reg|valB[19]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:18:reg_array|r|bits:24:r~q\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|valB[19]~22_combout\,
	datad => \myprocessor|my_reg|regs:17:reg_array|r|bits:24:r~q\,
	combout => \myprocessor|my_reg|valB[24]~522_combout\);

-- Location: FF_X58_Y42_N25
\myprocessor|my_reg|regs:19:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~83_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:19:reg_array|r|bits:24:r~q\);

-- Location: LCCOMB_X58_Y41_N12
\myprocessor|my_reg|regs:22:reg_array|r|bits:24:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:22:reg_array|r|bits:24:r~feeder_combout\ = \myprocessor|mux_input_out|F~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~83_combout\,
	combout => \myprocessor|my_reg|regs:22:reg_array|r|bits:24:r~feeder_combout\);

-- Location: FF_X58_Y41_N13
\myprocessor|my_reg|regs:22:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:22:reg_array|r|bits:24:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[22]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:22:reg_array|r|bits:24:r~q\);

-- Location: FF_X57_Y38_N19
\myprocessor|my_reg|regs:21:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~83_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:21:reg_array|r|bits:24:r~q\);

-- Location: LCCOMB_X57_Y40_N20
\myprocessor|my_reg|regs:20:reg_array|r|bits:24:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:20:reg_array|r|bits:24:r~feeder_combout\ = \myprocessor|mux_input_out|F~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~83_combout\,
	combout => \myprocessor|my_reg|regs:20:reg_array|r|bits:24:r~feeder_combout\);

-- Location: FF_X57_Y40_N21
\myprocessor|my_reg|regs:20:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:20:reg_array|r|bits:24:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:20:reg_array|r|bits:24:r~q\);

-- Location: LCCOMB_X57_Y38_N18
\myprocessor|my_reg|valB[24]~520\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[24]~520_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[19]~680_combout\) # ((\myprocessor|my_reg|regs:20:reg_array|r|bits:24:r~q\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:24:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_reg|regs:20:reg_array|r|bits:24:r~q\,
	combout => \myprocessor|my_reg|valB[24]~520_combout\);

-- Location: FF_X58_Y42_N7
\myprocessor|my_reg|regs:23:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~83_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:23:reg_array|r|bits:24:r~q\);

-- Location: LCCOMB_X58_Y42_N6
\myprocessor|my_reg|valB[24]~521\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[24]~521_combout\ = (\myprocessor|my_reg|valB[24]~520_combout\ & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:24:r~q\) # ((!\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[24]~520_combout\ & 
-- (((\myprocessor|my_reg|regs:23:reg_array|r|bits:24:r~q\ & \myprocessor|my_reg|valB[19]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:22:reg_array|r|bits:24:r~q\,
	datab => \myprocessor|my_reg|valB[24]~520_combout\,
	datac => \myprocessor|my_reg|regs:23:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[24]~521_combout\);

-- Location: LCCOMB_X57_Y42_N22
\myprocessor|my_reg|valB[24]~523\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[24]~523_combout\ = (\myprocessor|my_reg|valB[24]~522_combout\ & ((\myprocessor|my_reg|regs:19:reg_array|r|bits:24:r~q\) # ((!\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[24]~522_combout\ & 
-- (((\myprocessor|my_reg|valB[19]~22_combout\ & \myprocessor|my_reg|valB[24]~521_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[24]~522_combout\,
	datab => \myprocessor|my_reg|regs:19:reg_array|r|bits:24:r~q\,
	datac => \myprocessor|my_reg|valB[19]~22_combout\,
	datad => \myprocessor|my_reg|valB[24]~521_combout\,
	combout => \myprocessor|my_reg|valB[24]~523_combout\);

-- Location: LCCOMB_X58_Y38_N24
\myprocessor|my_reg|valB[24]~529\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[24]~529_combout\ = (\myprocessor|my_reg|valB[24]~524_combout\ & ((\myprocessor|my_reg|valB[24]~528_combout\) # ((!\myprocessor|my_reg|valB[19]~31_combout\)))) # (!\myprocessor|my_reg|valB[24]~524_combout\ & 
-- (((\myprocessor|my_reg|valB[19]~31_combout\ & \myprocessor|my_reg|valB[24]~523_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[24]~524_combout\,
	datab => \myprocessor|my_reg|valB[24]~528_combout\,
	datac => \myprocessor|my_reg|valB[19]~31_combout\,
	datad => \myprocessor|my_reg|valB[24]~523_combout\,
	combout => \myprocessor|my_reg|valB[24]~529_combout\);

-- Location: FF_X61_Y35_N27
\myprocessor|my_reg|regs:8:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~83_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[8]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:8:reg_array|r|bits:24:r~q\);

-- Location: LCCOMB_X59_Y34_N20
\myprocessor|my_reg|valB[24]~539\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[24]~539_combout\ = (\myprocessor|my_reg|valB[24]~538_combout\ & (((\myprocessor|my_reg|regs:8:reg_array|r|bits:24:r~q\)) # (!\myprocessor|my_reg|valB[19]~39_combout\))) # (!\myprocessor|my_reg|valB[24]~538_combout\ & 
-- (\myprocessor|my_reg|valB[19]~39_combout\ & (\myprocessor|my_reg|valB[24]~529_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[24]~538_combout\,
	datab => \myprocessor|my_reg|valB[19]~39_combout\,
	datac => \myprocessor|my_reg|valB[24]~529_combout\,
	datad => \myprocessor|my_reg|regs:8:reg_array|r|bits:24:r~q\,
	combout => \myprocessor|my_reg|valB[24]~539_combout\);

-- Location: LCCOMB_X53_Y33_N30
\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~13_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[6]~184_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[7]~204_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datac => \myprocessor|my_reg|valA[7]~204_combout\,
	datad => \myprocessor|my_reg|valA[6]~184_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~13_combout\);

-- Location: FF_X57_Y37_N3
\myprocessor|my_reg|regs:15:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~40_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:15:reg_array|r|bits:9:r~q\);

-- Location: FF_X57_Y37_N25
\myprocessor|my_reg|regs:13:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~40_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:13:reg_array|r|bits:9:r~q\);

-- Location: FF_X69_Y37_N31
\myprocessor|my_reg|regs:12:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~40_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:12:reg_array|r|bits:9:r~q\);

-- Location: FF_X65_Y35_N17
\myprocessor|my_reg|regs:14:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~40_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:14:reg_array|r|bits:9:r~q\);

-- Location: LCCOMB_X69_Y37_N30
\myprocessor|my_reg|valA[9]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[9]~222_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:14:reg_array|r|bits:9:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:12:reg_array|r|bits:9:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:12:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_reg|regs:14:reg_array|r|bits:9:r~q\,
	combout => \myprocessor|my_reg|valA[9]~222_combout\);

-- Location: LCCOMB_X57_Y37_N24
\myprocessor|my_reg|valA[9]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[9]~223_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[9]~222_combout\ & (\myprocessor|my_reg|regs:15:reg_array|r|bits:9:r~q\)) # 
-- (!\myprocessor|my_reg|valA[9]~222_combout\ & ((\myprocessor|my_reg|regs:13:reg_array|r|bits:9:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|valA[9]~222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:15:reg_array|r|bits:9:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_reg|valA[9]~222_combout\,
	combout => \myprocessor|my_reg|valA[9]~223_combout\);

-- Location: FF_X61_Y42_N31
\myprocessor|my_reg|regs:19:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~40_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:19:reg_array|r|bits:9:r~q\);

-- Location: LCCOMB_X67_Y39_N8
\myprocessor|my_reg|regs:23:reg_array|r|bits:9:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:23:reg_array|r|bits:9:r~feeder_combout\ = \myprocessor|mux_input_out|F~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~40_combout\,
	combout => \myprocessor|my_reg|regs:23:reg_array|r|bits:9:r~feeder_combout\);

-- Location: FF_X67_Y39_N9
\myprocessor|my_reg|regs:23:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:23:reg_array|r|bits:9:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:23:reg_array|r|bits:9:r~q\);

-- Location: LCCOMB_X61_Y42_N30
\myprocessor|my_reg|valA[9]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[9]~214_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:23:reg_array|r|bits:9:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:19:reg_array|r|bits:9:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_reg|regs:23:reg_array|r|bits:9:r~q\,
	combout => \myprocessor|my_reg|valA[9]~214_combout\);

-- Location: FF_X63_Y41_N13
\myprocessor|my_reg|regs:31:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~40_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:31:reg_array|r|bits:9:r~q\);

-- Location: FF_X66_Y38_N11
\myprocessor|my_reg|regs:27:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~40_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:27:reg_array|r|bits:9:r~q\);

-- Location: LCCOMB_X63_Y41_N12
\myprocessor|my_reg|valA[9]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[9]~215_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[9]~214_combout\ & (\myprocessor|my_reg|regs:31:reg_array|r|bits:9:r~q\)) # 
-- (!\myprocessor|my_reg|valA[9]~214_combout\ & ((\myprocessor|my_reg|regs:27:reg_array|r|bits:9:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|valA[9]~214_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|valA[9]~214_combout\,
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_reg|regs:27:reg_array|r|bits:9:r~q\,
	combout => \myprocessor|my_reg|valA[9]~215_combout\);

-- Location: LCCOMB_X66_Y42_N24
\myprocessor|my_reg|regs:20:reg_array|r|bits:9:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:20:reg_array|r|bits:9:r~feeder_combout\ = \myprocessor|mux_input_out|F~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~40_combout\,
	combout => \myprocessor|my_reg|regs:20:reg_array|r|bits:9:r~feeder_combout\);

-- Location: FF_X66_Y42_N25
\myprocessor|my_reg|regs:20:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:20:reg_array|r|bits:9:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:20:reg_array|r|bits:9:r~q\);

-- Location: FF_X69_Y39_N25
\myprocessor|my_reg|regs:28:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~40_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:28:reg_array|r|bits:9:r~q\);

-- Location: FF_X65_Y39_N17
\myprocessor|my_reg|regs:16:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~40_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:16:reg_array|r|bits:9:r~q\);

-- Location: FF_X66_Y38_N25
\myprocessor|my_reg|regs:24:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~40_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:24:reg_array|r|bits:9:r~q\);

-- Location: LCCOMB_X65_Y39_N16
\myprocessor|my_reg|valA[9]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[9]~211_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:24:reg_array|r|bits:9:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:16:reg_array|r|bits:9:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_reg|regs:24:reg_array|r|bits:9:r~q\,
	combout => \myprocessor|my_reg|valA[9]~211_combout\);

-- Location: LCCOMB_X69_Y39_N24
\myprocessor|my_reg|valA[9]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[9]~212_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[9]~211_combout\ & ((\myprocessor|my_reg|regs:28:reg_array|r|bits:9:r~q\))) # 
-- (!\myprocessor|my_reg|valA[9]~211_combout\ & (\myprocessor|my_reg|regs:20:reg_array|r|bits:9:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|valA[9]~211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:20:reg_array|r|bits:9:r~q\,
	datac => \myprocessor|my_reg|regs:28:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_reg|valA[9]~211_combout\,
	combout => \myprocessor|my_reg|valA[9]~212_combout\);

-- Location: FF_X62_Y42_N9
\myprocessor|my_reg|regs:18:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~40_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:18:reg_array|r|bits:9:r~q\);

-- Location: FF_X66_Y42_N31
\myprocessor|my_reg|regs:22:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~40_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[22]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:22:reg_array|r|bits:9:r~q\);

-- Location: LCCOMB_X62_Y42_N8
\myprocessor|my_reg|valA[9]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[9]~209_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)) # ((\myprocessor|my_reg|regs:22:reg_array|r|bits:9:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:18:reg_array|r|bits:9:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_reg|regs:22:reg_array|r|bits:9:r~q\,
	combout => \myprocessor|my_reg|valA[9]~209_combout\);

-- Location: FF_X63_Y41_N17
\myprocessor|my_reg|regs:30:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~40_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:30:reg_array|r|bits:9:r~q\);

-- Location: FF_X62_Y42_N7
\myprocessor|my_reg|regs:26:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~40_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[26]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:26:reg_array|r|bits:9:r~q\);

-- Location: LCCOMB_X63_Y41_N16
\myprocessor|my_reg|valA[9]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[9]~210_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[9]~209_combout\ & (\myprocessor|my_reg|regs:30:reg_array|r|bits:9:r~q\)) # 
-- (!\myprocessor|my_reg|valA[9]~209_combout\ & ((\myprocessor|my_reg|regs:26:reg_array|r|bits:9:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|valA[9]~209_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|valA[9]~209_combout\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_reg|regs:26:reg_array|r|bits:9:r~q\,
	combout => \myprocessor|my_reg|valA[9]~210_combout\);

-- Location: LCCOMB_X63_Y41_N26
\myprocessor|my_reg|valA[9]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[9]~213_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[9]~210_combout\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|valA[9]~212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|valA[9]~212_combout\,
	datad => \myprocessor|my_reg|valA[9]~210_combout\,
	combout => \myprocessor|my_reg|valA[9]~213_combout\);

-- Location: FF_X63_Y42_N17
\myprocessor|my_reg|regs:21:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~40_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:21:reg_array|r|bits:9:r~q\);

-- Location: FF_X66_Y39_N17
\myprocessor|my_reg|regs:29:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~40_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[29]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:29:reg_array|r|bits:9:r~q\);

-- Location: FF_X61_Y42_N29
\myprocessor|my_reg|regs:17:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~40_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:17:reg_array|r|bits:9:r~q\);

-- Location: LCCOMB_X62_Y41_N16
\myprocessor|my_reg|regs:25:reg_array|r|bits:9:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:25:reg_array|r|bits:9:r~feeder_combout\ = \myprocessor|mux_input_out|F~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|mux_input_out|F~40_combout\,
	combout => \myprocessor|my_reg|regs:25:reg_array|r|bits:9:r~feeder_combout\);

-- Location: FF_X62_Y41_N17
\myprocessor|my_reg|regs:25:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:25:reg_array|r|bits:9:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[25]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:25:reg_array|r|bits:9:r~q\);

-- Location: LCCOMB_X61_Y42_N28
\myprocessor|my_reg|valA[9]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[9]~207_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_reg|regs:25:reg_array|r|bits:9:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:17:reg_array|r|bits:9:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_reg|regs:25:reg_array|r|bits:9:r~q\,
	combout => \myprocessor|my_reg|valA[9]~207_combout\);

-- Location: LCCOMB_X66_Y39_N16
\myprocessor|my_reg|valA[9]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[9]~208_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[9]~207_combout\ & ((\myprocessor|my_reg|regs:29:reg_array|r|bits:9:r~q\))) # 
-- (!\myprocessor|my_reg|valA[9]~207_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:9:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|valA[9]~207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:21:reg_array|r|bits:9:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_reg|valA[9]~207_combout\,
	combout => \myprocessor|my_reg|valA[9]~208_combout\);

-- Location: LCCOMB_X67_Y38_N30
\myprocessor|my_reg|valA[9]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[9]~216_combout\ = (\myprocessor|my_reg|valA[9]~213_combout\ & ((\myprocessor|my_reg|valA[9]~215_combout\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # (!\myprocessor|my_reg|valA[9]~213_combout\ & 
-- (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & \myprocessor|my_reg|valA[9]~208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[9]~215_combout\,
	datab => \myprocessor|my_reg|valA[9]~213_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_reg|valA[9]~208_combout\,
	combout => \myprocessor|my_reg|valA[9]~216_combout\);

-- Location: FF_X60_Y34_N9
\myprocessor|my_reg|regs:5:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~40_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:5:reg_array|r|bits:9:r~q\);

-- Location: FF_X60_Y34_N3
\myprocessor|my_reg|regs:4:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~40_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:4:reg_array|r|bits:9:r~q\);

-- Location: FF_X61_Y34_N21
\myprocessor|my_reg|regs:6:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~40_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:6:reg_array|r|bits:9:r~q\);

-- Location: LCCOMB_X60_Y34_N2
\myprocessor|my_reg|valA[9]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[9]~217_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:6:reg_array|r|bits:9:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:4:reg_array|r|bits:9:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:4:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_reg|regs:6:reg_array|r|bits:9:r~q\,
	combout => \myprocessor|my_reg|valA[9]~217_combout\);

-- Location: FF_X61_Y34_N7
\myprocessor|my_reg|regs:7:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~40_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:7:reg_array|r|bits:9:r~q\);

-- Location: LCCOMB_X61_Y34_N6
\myprocessor|my_reg|valA[9]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[9]~218_combout\ = (\myprocessor|my_reg|valA[9]~217_combout\ & (((\myprocessor|my_reg|regs:7:reg_array|r|bits:9:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_reg|valA[9]~217_combout\ & (\myprocessor|my_reg|regs:5:reg_array|r|bits:9:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:5:reg_array|r|bits:9:r~q\,
	datab => \myprocessor|my_reg|valA[9]~217_combout\,
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_reg|valA[9]~218_combout\);

-- Location: FF_X62_Y33_N25
\myprocessor|my_reg|regs:1:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~40_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:1:reg_array|r|bits:9:r~q\);

-- Location: LCCOMB_X62_Y33_N24
\myprocessor|my_reg|valA[9]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[9]~219_combout\ = (\myprocessor|my_reg|valA[16]~17_combout\ & ((\myprocessor|my_reg|valA[16]~18_combout\ & (\myprocessor|my_reg|valA[9]~218_combout\)) # (!\myprocessor|my_reg|valA[16]~18_combout\ & 
-- ((\myprocessor|my_reg|regs:1:reg_array|r|bits:9:r~q\))))) # (!\myprocessor|my_reg|valA[16]~17_combout\ & (((\myprocessor|my_reg|valA[16]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[9]~218_combout\,
	datab => \myprocessor|my_reg|valA[16]~17_combout\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_reg|valA[16]~18_combout\,
	combout => \myprocessor|my_reg|valA[9]~219_combout\);

-- Location: FF_X63_Y34_N11
\myprocessor|my_reg|regs:2:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~40_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:2:reg_array|r|bits:9:r~q\);

-- Location: FF_X63_Y34_N13
\myprocessor|my_reg|regs:3:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~40_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:3:reg_array|r|bits:9:r~q\);

-- Location: LCCOMB_X63_Y34_N10
\myprocessor|my_reg|valA[9]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[9]~220_combout\ = (\myprocessor|my_reg|valA[16]~14_combout\ & ((\myprocessor|my_reg|valA[9]~219_combout\ & ((\myprocessor|my_reg|regs:3:reg_array|r|bits:9:r~q\))) # (!\myprocessor|my_reg|valA[9]~219_combout\ & 
-- (\myprocessor|my_reg|regs:2:reg_array|r|bits:9:r~q\)))) # (!\myprocessor|my_reg|valA[16]~14_combout\ & (\myprocessor|my_reg|valA[9]~219_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~14_combout\,
	datab => \myprocessor|my_reg|valA[9]~219_combout\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_reg|regs:3:reg_array|r|bits:9:r~q\,
	combout => \myprocessor|my_reg|valA[9]~220_combout\);

-- Location: LCCOMB_X63_Y34_N6
\myprocessor|my_reg|valA[9]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[9]~221_combout\ = (\myprocessor|my_reg|valA[16]~10_combout\ & ((\myprocessor|my_reg|valA[9]~216_combout\) # ((\myprocessor|my_reg|valA[16]~13_combout\)))) # (!\myprocessor|my_reg|valA[16]~10_combout\ & 
-- (((!\myprocessor|my_reg|valA[16]~13_combout\ & \myprocessor|my_reg|valA[9]~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~10_combout\,
	datab => \myprocessor|my_reg|valA[9]~216_combout\,
	datac => \myprocessor|my_reg|valA[16]~13_combout\,
	datad => \myprocessor|my_reg|valA[9]~220_combout\,
	combout => \myprocessor|my_reg|valA[9]~221_combout\);

-- Location: FF_X66_Y35_N19
\myprocessor|my_reg|regs:9:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~40_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:9:reg_array|r|bits:9:r~q\);

-- Location: FF_X66_Y34_N19
\myprocessor|my_reg|regs:8:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~40_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[8]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:8:reg_array|r|bits:9:r~q\);

-- Location: LCCOMB_X66_Y34_N18
\myprocessor|my_reg|valA[9]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[9]~205_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|regs:9:reg_array|r|bits:9:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|regs:8:reg_array|r|bits:9:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:9:reg_array|r|bits:9:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[9]~205_combout\);

-- Location: FF_X66_Y35_N1
\myprocessor|my_reg|regs:10:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~40_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:10:reg_array|r|bits:9:r~q\);

-- Location: LCCOMB_X65_Y35_N14
\myprocessor|my_reg|valA[9]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[9]~206_combout\ = (\myprocessor|my_reg|valA[9]~205_combout\ & (((\myprocessor|my_reg|regs:11:reg_array|r|bits:9:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_reg|valA[9]~205_combout\ & (\myprocessor|my_reg|regs:10:reg_array|r|bits:9:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[9]~205_combout\,
	datab => \myprocessor|my_reg|regs:10:reg_array|r|bits:9:r~q\,
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[9]~206_combout\);

-- Location: LCCOMB_X58_Y35_N24
\myprocessor|my_reg|valA[9]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[9]~224_combout\ = (\myprocessor|my_reg|valA[16]~13_combout\ & ((\myprocessor|my_reg|valA[9]~221_combout\ & (\myprocessor|my_reg|valA[9]~223_combout\)) # (!\myprocessor|my_reg|valA[9]~221_combout\ & 
-- ((\myprocessor|my_reg|valA[9]~206_combout\))))) # (!\myprocessor|my_reg|valA[16]~13_combout\ & (((\myprocessor|my_reg|valA[9]~221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[9]~223_combout\,
	datab => \myprocessor|my_reg|valA[16]~13_combout\,
	datac => \myprocessor|my_reg|valA[9]~221_combout\,
	datad => \myprocessor|my_reg|valA[9]~206_combout\,
	combout => \myprocessor|my_reg|valA[9]~224_combout\);

-- Location: LCCOMB_X53_Y33_N16
\myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~15_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[8]~244_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[9]~224_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[9]~224_combout\,
	datab => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datac => \myprocessor|my_reg|valA[8]~244_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~15_combout\);

-- Location: LCCOMB_X53_Y33_N2
\myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~16_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~13_combout\)) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~13_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~15_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~16_combout\);

-- Location: LCCOMB_X53_Y30_N16
\myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~3_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[4]~144_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[5]~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datac => \myprocessor|my_reg|valA[5]~104_combout\,
	datad => \myprocessor|my_reg|valA[4]~144_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~3_combout\);

-- Location: LCCOMB_X54_Y31_N8
\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~2_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[2]~124_combout\)) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[3]~164_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_reg|valA[2]~124_combout\,
	datac => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datad => \myprocessor|my_reg|valA[3]~164_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~2_combout\);

-- Location: LCCOMB_X53_Y31_N24
\myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~4_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~2_combout\))) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~3_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~2_combout\,
	datac => \myprocessor|mux_aluinb|F[1]~93_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~4_combout\);

-- Location: LCCOMB_X55_Y30_N0
\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~0_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[0]~24_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[1]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datac => \myprocessor|my_reg|valA[1]~44_combout\,
	datad => \myprocessor|my_reg|valA[0]~24_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~0_combout\);

-- Location: LCCOMB_X55_Y30_N10
\myprocessor|my_alu|shifter_inst|LxxxNx|F~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F~1_combout\ = (\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~0_combout\ & ((\myprocessor|my_control|ALUinB~1_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1))) # 
-- (!\myprocessor|my_control|ALUinB~1_combout\ & ((!\myprocessor|my_reg|valB[1]~199_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1),
	datab => \myprocessor|my_control|ALUinB~1_combout\,
	datac => \myprocessor|my_reg|valB[1]~199_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~0_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F~1_combout\);

-- Location: LCCOMB_X52_Y29_N16
\myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~7_combout\ = (\myprocessor|mux_aluinb|F[3]~67_combout\ & (!\myprocessor|mux_aluinb|F[2]~65_combout\ & \myprocessor|my_alu|shifter_inst|LxxxNx|F~1_combout\)) # (!\myprocessor|mux_aluinb|F[3]~67_combout\ & 
-- (\myprocessor|mux_aluinb|F[2]~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[3]~67_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F~1_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~7_combout\);

-- Location: LCCOMB_X52_Y29_N2
\myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~8_combout\ = (\myprocessor|mux_aluinb|F[3]~67_combout\ & (((\myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~7_combout\)))) # (!\myprocessor|mux_aluinb|F[3]~67_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~7_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~4_combout\))) # (!\myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~7_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~16_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~4_combout\,
	datac => \myprocessor|mux_aluinb|F[3]~67_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~7_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~8_combout\);

-- Location: LCCOMB_X52_Y29_N4
\myprocessor|my_alu|shifter_inst|LNxxxx|F~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LNxxxx|F~8_combout\ = (!\myprocessor|mux_aluinb|F[4]~68_combout\ & \myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[4]~68_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~8_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LNxxxx|F~8_combout\);

-- Location: FF_X66_Y34_N31
\myprocessor|my_reg|regs:8:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[8]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:8:reg_array|r|bits:13:r~q\);

-- Location: FF_X63_Y37_N27
\myprocessor|my_reg|regs:12:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:12:reg_array|r|bits:13:r~q\);

-- Location: FF_X63_Y37_N1
\myprocessor|my_reg|regs:14:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:14:reg_array|r|bits:13:r~q\);

-- Location: FF_X58_Y35_N19
\myprocessor|my_reg|regs:13:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:13:reg_array|r|bits:13:r~q\);

-- Location: FF_X58_Y35_N5
\myprocessor|my_reg|regs:15:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:15:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X58_Y35_N4
\myprocessor|my_reg|valB[13]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[13]~320_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[19]~680_combout\ & 
-- ((\myprocessor|my_reg|regs:15:reg_array|r|bits:13:r~q\))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|regs:13:reg_array|r|bits:13:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|regs:13:reg_array|r|bits:13:r~q\,
	datac => \myprocessor|my_reg|regs:15:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[13]~320_combout\);

-- Location: LCCOMB_X63_Y37_N0
\myprocessor|my_reg|valB[13]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[13]~321_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[13]~320_combout\ & ((\myprocessor|my_reg|regs:14:reg_array|r|bits:13:r~q\))) # (!\myprocessor|my_reg|valB[13]~320_combout\ & 
-- (\myprocessor|my_reg|regs:12:reg_array|r|bits:13:r~q\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[13]~320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:12:reg_array|r|bits:13:r~q\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:14:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_reg|valB[13]~320_combout\,
	combout => \myprocessor|my_reg|valB[13]~321_combout\);

-- Location: FF_X66_Y35_N7
\myprocessor|my_reg|regs:10:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:10:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X66_Y35_N6
\myprocessor|my_reg|valB[13]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[13]~322_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[13]~321_combout\) # ((\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (((\myprocessor|my_reg|regs:10:reg_array|r|bits:13:r~q\ & !\myprocessor|my_reg|valB[19]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[13]~321_combout\,
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_reg|valB[19]~12_combout\,
	combout => \myprocessor|my_reg|valB[13]~322_combout\);

-- Location: FF_X68_Y35_N9
\myprocessor|my_reg|regs:11:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:11:reg_array|r|bits:13:r~q\);

-- Location: FF_X66_Y35_N17
\myprocessor|my_reg|regs:9:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:9:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X66_Y35_N16
\myprocessor|my_reg|valB[13]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[13]~323_combout\ = (\myprocessor|my_reg|valB[13]~322_combout\ & ((\myprocessor|my_reg|regs:11:reg_array|r|bits:13:r~q\) # ((!\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[13]~322_combout\ & 
-- (((\myprocessor|my_reg|regs:9:reg_array|r|bits:13:r~q\ & \myprocessor|my_reg|valB[19]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[13]~322_combout\,
	datab => \myprocessor|my_reg|regs:11:reg_array|r|bits:13:r~q\,
	datac => \myprocessor|my_reg|regs:9:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_reg|valB[19]~12_combout\,
	combout => \myprocessor|my_reg|valB[13]~323_combout\);

-- Location: FF_X65_Y39_N13
\myprocessor|my_reg|regs:16:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:16:reg_array|r|bits:13:r~q\);

-- Location: FF_X66_Y41_N7
\myprocessor|my_reg|regs:19:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:19:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X58_Y39_N26
\myprocessor|my_reg|regs:20:reg_array|r|bits:13:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:20:reg_array|r|bits:13:r~feeder_combout\ = \myprocessor|mux_input_out|F~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~49_combout\,
	combout => \myprocessor|my_reg|regs:20:reg_array|r|bits:13:r~feeder_combout\);

-- Location: FF_X58_Y39_N27
\myprocessor|my_reg|regs:20:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:20:reg_array|r|bits:13:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:20:reg_array|r|bits:13:r~q\);

-- Location: FF_X58_Y41_N27
\myprocessor|my_reg|regs:22:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[22]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:22:reg_array|r|bits:13:r~q\);

-- Location: FF_X58_Y41_N25
\myprocessor|my_reg|regs:21:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:21:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X67_Y39_N22
\myprocessor|my_reg|regs:23:reg_array|r|bits:13:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:23:reg_array|r|bits:13:r~feeder_combout\ = \myprocessor|mux_input_out|F~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~49_combout\,
	combout => \myprocessor|my_reg|regs:23:reg_array|r|bits:13:r~feeder_combout\);

-- Location: FF_X67_Y39_N23
\myprocessor|my_reg|regs:23:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:23:reg_array|r|bits:13:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:23:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X58_Y41_N24
\myprocessor|my_reg|valB[13]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[13]~324_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|valB[19]~680_combout\)) # (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[19]~680_combout\ & 
-- ((\myprocessor|my_reg|regs:23:reg_array|r|bits:13:r~q\))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:13:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_reg|regs:23:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_reg|valB[13]~324_combout\);

-- Location: LCCOMB_X58_Y41_N26
\myprocessor|my_reg|valB[13]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[13]~325_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[13]~324_combout\ & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:13:r~q\))) # (!\myprocessor|my_reg|valB[13]~324_combout\ & 
-- (\myprocessor|my_reg|regs:20:reg_array|r|bits:13:r~q\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[13]~324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|regs:20:reg_array|r|bits:13:r~q\,
	datac => \myprocessor|my_reg|regs:22:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_reg|valB[13]~324_combout\,
	combout => \myprocessor|my_reg|valB[13]~325_combout\);

-- Location: FF_X65_Y42_N7
\myprocessor|my_reg|regs:18:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:18:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X65_Y42_N0
\myprocessor|my_reg|valB[13]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[13]~326_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (\myprocessor|my_reg|valB[13]~325_combout\)) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|regs:18:reg_array|r|bits:13:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[13]~325_combout\,
	datac => \myprocessor|my_reg|valB[19]~22_combout\,
	datad => \myprocessor|my_reg|regs:18:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_reg|valB[13]~326_combout\);

-- Location: FF_X65_Y42_N21
\myprocessor|my_reg|regs:17:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:17:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X65_Y42_N26
\myprocessor|my_reg|valB[13]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[13]~327_combout\ = (\myprocessor|my_reg|valB[13]~326_combout\ & ((\myprocessor|my_reg|regs:19:reg_array|r|bits:13:r~q\) # ((!\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[13]~326_combout\ & 
-- (((\myprocessor|my_reg|valB[19]~12_combout\ & \myprocessor|my_reg|regs:17:reg_array|r|bits:13:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:19:reg_array|r|bits:13:r~q\,
	datab => \myprocessor|my_reg|valB[13]~326_combout\,
	datac => \myprocessor|my_reg|valB[19]~12_combout\,
	datad => \myprocessor|my_reg|regs:17:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_reg|valB[13]~327_combout\);

-- Location: LCCOMB_X66_Y38_N22
\myprocessor|my_reg|valB[13]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[13]~328_combout\ = (\myprocessor|my_reg|valB[19]~31_combout\ & (((\myprocessor|my_reg|valB[13]~327_combout\) # (\myprocessor|mux_rdst|F[3]~1_combout\)))) # (!\myprocessor|my_reg|valB[19]~31_combout\ & 
-- (\myprocessor|my_reg|regs:16:reg_array|r|bits:13:r~q\ & ((!\myprocessor|mux_rdst|F[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:16:reg_array|r|bits:13:r~q\,
	datab => \myprocessor|my_reg|valB[19]~31_combout\,
	datac => \myprocessor|my_reg|valB[13]~327_combout\,
	datad => \myprocessor|mux_rdst|F[3]~1_combout\,
	combout => \myprocessor|my_reg|valB[13]~328_combout\);

-- Location: FF_X66_Y41_N17
\myprocessor|my_reg|regs:31:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:31:reg_array|r|bits:13:r~q\);

-- Location: FF_X66_Y39_N13
\myprocessor|my_reg|regs:29:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[29]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:29:reg_array|r|bits:13:r~q\);

-- Location: FF_X65_Y39_N15
\myprocessor|my_reg|regs:28:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:28:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X66_Y39_N22
\myprocessor|my_reg|valB[13]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[13]~329_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\ & 
-- ((\myprocessor|my_reg|regs:28:reg_array|r|bits:13:r~q\))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|regs:29:reg_array|r|bits:13:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:29:reg_array|r|bits:13:r~q\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|valB[19]~684_combout\,
	datad => \myprocessor|my_reg|regs:28:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_reg|valB[13]~329_combout\);

-- Location: FF_X65_Y41_N29
\myprocessor|my_reg|regs:30:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:30:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X65_Y41_N6
\myprocessor|my_reg|valB[13]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[13]~330_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[13]~329_combout\ & ((\myprocessor|my_reg|regs:30:reg_array|r|bits:13:r~q\))) # (!\myprocessor|my_reg|valB[13]~329_combout\ & 
-- (\myprocessor|my_reg|regs:31:reg_array|r|bits:13:r~q\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[13]~329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|regs:31:reg_array|r|bits:13:r~q\,
	datac => \myprocessor|my_reg|valB[13]~329_combout\,
	datad => \myprocessor|my_reg|regs:30:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_reg|valB[13]~330_combout\);

-- Location: FF_X66_Y38_N29
\myprocessor|my_reg|regs:27:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:27:reg_array|r|bits:13:r~q\);

-- Location: FF_X65_Y41_N3
\myprocessor|my_reg|regs:26:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[26]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:26:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X61_Y41_N20
\myprocessor|my_reg|regs:25:reg_array|r|bits:13:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:25:reg_array|r|bits:13:r~feeder_combout\ = \myprocessor|mux_input_out|F~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~49_combout\,
	combout => \myprocessor|my_reg|regs:25:reg_array|r|bits:13:r~feeder_combout\);

-- Location: FF_X61_Y41_N21
\myprocessor|my_reg|regs:25:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:25:reg_array|r|bits:13:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[25]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:25:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X65_Y41_N2
\myprocessor|my_reg|valB[13]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[13]~331_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|valB[19]~12_combout\)) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[19]~12_combout\ & 
-- ((\myprocessor|my_reg|regs:25:reg_array|r|bits:13:r~q\))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:13:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_reg|regs:25:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_reg|valB[13]~331_combout\);

-- Location: LCCOMB_X66_Y38_N28
\myprocessor|my_reg|valB[13]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[13]~332_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[13]~331_combout\ & ((\myprocessor|my_reg|regs:27:reg_array|r|bits:13:r~q\))) # (!\myprocessor|my_reg|valB[13]~331_combout\ & 
-- (\myprocessor|my_reg|valB[13]~330_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[13]~331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[13]~330_combout\,
	datac => \myprocessor|my_reg|regs:27:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_reg|valB[13]~331_combout\,
	combout => \myprocessor|my_reg|valB[13]~332_combout\);

-- Location: FF_X66_Y38_N9
\myprocessor|my_reg|regs:24:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:24:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X66_Y38_N8
\myprocessor|my_reg|valB[13]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[13]~333_combout\ = (\myprocessor|my_reg|valB[13]~328_combout\ & ((\myprocessor|my_reg|valB[13]~332_combout\) # ((!\myprocessor|mux_rdst|F[3]~1_combout\)))) # (!\myprocessor|my_reg|valB[13]~328_combout\ & 
-- (((\myprocessor|my_reg|regs:24:reg_array|r|bits:13:r~q\ & \myprocessor|mux_rdst|F[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[13]~328_combout\,
	datab => \myprocessor|my_reg|valB[13]~332_combout\,
	datac => \myprocessor|my_reg|regs:24:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|mux_rdst|F[3]~1_combout\,
	combout => \myprocessor|my_reg|valB[13]~333_combout\);

-- Location: FF_X65_Y34_N3
\myprocessor|my_reg|regs:3:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:3:reg_array|r|bits:13:r~q\);

-- Location: FF_X60_Y34_N23
\myprocessor|my_reg|regs:4:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:4:reg_array|r|bits:13:r~q\);

-- Location: FF_X60_Y34_N13
\myprocessor|my_reg|regs:5:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:5:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X60_Y34_N12
\myprocessor|my_reg|valB[13]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[13]~334_combout\ = (\myprocessor|my_reg|valB[19]~50_combout\ & ((\myprocessor|my_reg|regs:4:reg_array|r|bits:13:r~q\) # ((\myprocessor|my_reg|valB[19]~48_combout\)))) # (!\myprocessor|my_reg|valB[19]~50_combout\ & 
-- (((\myprocessor|my_reg|regs:5:reg_array|r|bits:13:r~q\ & !\myprocessor|my_reg|valB[19]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~50_combout\,
	datab => \myprocessor|my_reg|regs:4:reg_array|r|bits:13:r~q\,
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_reg|valB[19]~48_combout\,
	combout => \myprocessor|my_reg|valB[13]~334_combout\);

-- Location: FF_X61_Y34_N25
\myprocessor|my_reg|regs:6:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:6:reg_array|r|bits:13:r~q\);

-- Location: FF_X61_Y34_N19
\myprocessor|my_reg|regs:7:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:7:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X61_Y34_N24
\myprocessor|my_reg|valB[13]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[13]~335_combout\ = (\myprocessor|my_reg|valB[13]~334_combout\ & (((\myprocessor|my_reg|regs:6:reg_array|r|bits:13:r~q\)) # (!\myprocessor|my_reg|valB[19]~51_combout\))) # (!\myprocessor|my_reg|valB[13]~334_combout\ & 
-- (\myprocessor|my_reg|valB[19]~51_combout\ & ((\myprocessor|my_reg|regs:7:reg_array|r|bits:13:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[13]~334_combout\,
	datab => \myprocessor|my_reg|valB[19]~51_combout\,
	datac => \myprocessor|my_reg|regs:6:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_reg|regs:7:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_reg|valB[13]~335_combout\);

-- Location: FF_X66_Y34_N17
\myprocessor|my_reg|regs:2:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:2:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X65_Y34_N6
\myprocessor|my_reg|valB[13]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[13]~336_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & (\myprocessor|my_reg|valB[19]~46_combout\)) # (!\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[19]~46_combout\ & 
-- ((\myprocessor|my_reg|regs:2:reg_array|r|bits:13:r~q\))) # (!\myprocessor|my_reg|valB[19]~46_combout\ & (\myprocessor|my_reg|valB[13]~335_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~45_combout\,
	datab => \myprocessor|my_reg|valB[19]~46_combout\,
	datac => \myprocessor|my_reg|valB[13]~335_combout\,
	datad => \myprocessor|my_reg|regs:2:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_reg|valB[13]~336_combout\);

-- Location: LCCOMB_X65_Y34_N2
\myprocessor|my_reg|valB[13]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[13]~337_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[13]~336_combout\ & (\myprocessor|my_reg|regs:1:reg_array|r|bits:13:r~q\)) # (!\myprocessor|my_reg|valB[13]~336_combout\ & 
-- ((\myprocessor|my_reg|regs:3:reg_array|r|bits:13:r~q\))))) # (!\myprocessor|my_reg|valB[19]~45_combout\ & (((\myprocessor|my_reg|valB[13]~336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~45_combout\,
	datab => \myprocessor|my_reg|regs:1:reg_array|r|bits:13:r~q\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_reg|valB[13]~336_combout\,
	combout => \myprocessor|my_reg|valB[13]~337_combout\);

-- Location: LCCOMB_X67_Y34_N22
\myprocessor|my_reg|valB[13]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[13]~338_combout\ = (\myprocessor|my_reg|valB[19]~39_combout\ & ((\myprocessor|my_reg|valB[13]~333_combout\) # ((\myprocessor|my_reg|valB[19]~25_combout\)))) # (!\myprocessor|my_reg|valB[19]~39_combout\ & 
-- (((!\myprocessor|my_reg|valB[19]~25_combout\ & \myprocessor|my_reg|valB[13]~337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[13]~333_combout\,
	datab => \myprocessor|my_reg|valB[19]~39_combout\,
	datac => \myprocessor|my_reg|valB[19]~25_combout\,
	datad => \myprocessor|my_reg|valB[13]~337_combout\,
	combout => \myprocessor|my_reg|valB[13]~338_combout\);

-- Location: LCCOMB_X66_Y34_N10
\myprocessor|my_reg|valB[13]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[13]~339_combout\ = (\myprocessor|my_reg|valB[19]~25_combout\ & ((\myprocessor|my_reg|valB[13]~338_combout\ & (\myprocessor|my_reg|regs:8:reg_array|r|bits:13:r~q\)) # (!\myprocessor|my_reg|valB[13]~338_combout\ & 
-- ((\myprocessor|my_reg|valB[13]~323_combout\))))) # (!\myprocessor|my_reg|valB[19]~25_combout\ & (((\myprocessor|my_reg|valB[13]~338_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:8:reg_array|r|bits:13:r~q\,
	datab => \myprocessor|my_reg|valB[13]~323_combout\,
	datac => \myprocessor|my_reg|valB[19]~25_combout\,
	datad => \myprocessor|my_reg|valB[13]~338_combout\,
	combout => \myprocessor|my_reg|valB[13]~339_combout\);

-- Location: LCCOMB_X58_Y33_N8
\myprocessor|mux_aluinb|F[13]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_aluinb|F[13]~75_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (((\myprocessor|my_reg|valB[13]~339_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\myprocessor|my_control|ALUinB~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(13))) # (!\myprocessor|my_control|ALUinB~0_combout\ & ((\myprocessor|my_reg|valB[13]~339_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(13),
	datac => \myprocessor|my_reg|valB[13]~339_combout\,
	datad => \myprocessor|my_control|ALUinB~0_combout\,
	combout => \myprocessor|mux_aluinb|F[13]~75_combout\);

-- Location: LCCOMB_X58_Y33_N12
\myprocessor|mux_rwd|F[13]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[13]~35_combout\ = (\myprocessor|my_alu|R[1]~29_combout\ & (((\myprocessor|my_reg|valA[13]~324_combout\ & \myprocessor|mux_aluinb|F[13]~75_combout\)) # (!\myprocessor|my_control|ALUop[1]~3_combout\))) # 
-- (!\myprocessor|my_alu|R[1]~29_combout\ & (\myprocessor|my_control|ALUop[1]~3_combout\ & ((\myprocessor|my_reg|valA[13]~324_combout\) # (\myprocessor|mux_aluinb|F[13]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~29_combout\,
	datab => \myprocessor|my_control|ALUop[1]~3_combout\,
	datac => \myprocessor|my_reg|valA[13]~324_combout\,
	datad => \myprocessor|mux_aluinb|F[13]~75_combout\,
	combout => \myprocessor|mux_rwd|F[13]~35_combout\);

-- Location: LCCOMB_X52_Y35_N12
\myprocessor|my_alu|R[1]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[1]~119_combout\ = (\myprocessor|my_control|ALUop[0]~0_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & ((\myprocessor|mux_aluinb|F[4]~68_combout\) # (\myprocessor|mux_aluinb|F[3]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[4]~68_combout\,
	datab => \myprocessor|my_control|ALUop[0]~0_combout\,
	datac => \myprocessor|mux_aluinb|F[3]~67_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	combout => \myprocessor|my_alu|R[1]~119_combout\);

-- Location: LCCOMB_X55_Y35_N8
\myprocessor|mux_rwd|F[25]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[25]~99_combout\ = (\myprocessor|my_control|ALUop[1]~3_combout\ & (\myprocessor|my_control|ALUop[0]~0_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31)))) # (!\myprocessor|my_control|ALUop[1]~3_combout\ & 
-- (((\myprocessor|my_control|Equal5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[0]~0_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datac => \myprocessor|my_control|Equal5~0_combout\,
	datad => \myprocessor|my_control|ALUop[1]~3_combout\,
	combout => \myprocessor|mux_rwd|F[25]~99_combout\);

-- Location: M9K_X37_Y38_N0
\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000220400048580000000000200888804040900008080000000000000004",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-fibonacci-imem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: FF_X60_Y35_N29
\myprocessor|my_reg|regs:8:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[8]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:8:reg_array|r|bits:27:r~q\);

-- Location: FF_X56_Y40_N7
\myprocessor|my_reg|regs:26:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[26]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:26:reg_array|r|bits:27:r~q\);

-- Location: LCCOMB_X56_Y41_N2
\myprocessor|my_reg|regs:25:reg_array|r|bits:27:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:25:reg_array|r|bits:27:r~feeder_combout\ = \myprocessor|mux_input_out|F~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~85_combout\,
	combout => \myprocessor|my_reg|regs:25:reg_array|r|bits:27:r~feeder_combout\);

-- Location: FF_X56_Y41_N3
\myprocessor|my_reg|regs:25:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:25:reg_array|r|bits:27:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[25]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:25:reg_array|r|bits:27:r~q\);

-- Location: LCCOMB_X56_Y40_N6
\myprocessor|my_reg|valB[27]~571\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[27]~571_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\) # ((\myprocessor|my_reg|regs:25:reg_array|r|bits:27:r~q\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:27:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_reg|regs:25:reg_array|r|bits:27:r~q\,
	combout => \myprocessor|my_reg|valB[27]~571_combout\);

-- Location: FF_X58_Y40_N5
\myprocessor|my_reg|regs:27:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:27:reg_array|r|bits:27:r~q\);

-- Location: FF_X56_Y40_N9
\myprocessor|my_reg|regs:30:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:30:reg_array|r|bits:27:r~q\);

-- Location: FF_X57_Y39_N9
\myprocessor|my_reg|regs:28:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:28:reg_array|r|bits:27:r~q\);

-- Location: FF_X56_Y39_N9
\myprocessor|my_reg|regs:29:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[29]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:29:reg_array|r|bits:27:r~q\);

-- Location: LCCOMB_X56_Y39_N22
\myprocessor|my_reg|valB[27]~569\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[27]~569_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (\myprocessor|my_reg|regs:28:reg_array|r|bits:27:r~q\)) # (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|regs:29:reg_array|r|bits:27:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|regs:28:reg_array|r|bits:27:r~q\,
	datac => \myprocessor|my_reg|valB[19]~684_combout\,
	datad => \myprocessor|my_reg|regs:29:reg_array|r|bits:27:r~q\,
	combout => \myprocessor|my_reg|valB[27]~569_combout\);

-- Location: FF_X58_Y40_N31
\myprocessor|my_reg|regs:31:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:31:reg_array|r|bits:27:r~q\);

-- Location: LCCOMB_X57_Y40_N8
\myprocessor|my_reg|valB[27]~570\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[27]~570_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[27]~569_combout\ & (\myprocessor|my_reg|regs:30:reg_array|r|bits:27:r~q\)) # (!\myprocessor|my_reg|valB[27]~569_combout\ & 
-- ((\myprocessor|my_reg|regs:31:reg_array|r|bits:27:r~q\))))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[27]~569_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:30:reg_array|r|bits:27:r~q\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|valB[27]~569_combout\,
	datad => \myprocessor|my_reg|regs:31:reg_array|r|bits:27:r~q\,
	combout => \myprocessor|my_reg|valB[27]~570_combout\);

-- Location: LCCOMB_X58_Y40_N4
\myprocessor|my_reg|valB[27]~572\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[27]~572_combout\ = (\myprocessor|my_reg|valB[27]~571_combout\ & (((\myprocessor|my_reg|regs:27:reg_array|r|bits:27:r~q\)) # (!\myprocessor|my_reg|valB[19]~22_combout\))) # (!\myprocessor|my_reg|valB[27]~571_combout\ & 
-- (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[27]~570_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[27]~571_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:27:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_reg|valB[27]~570_combout\,
	combout => \myprocessor|my_reg|valB[27]~572_combout\);

-- Location: FF_X58_Y39_N19
\myprocessor|my_reg|regs:24:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:24:reg_array|r|bits:27:r~q\);

-- Location: FF_X55_Y40_N31
\myprocessor|my_reg|regs:18:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:18:reg_array|r|bits:27:r~q\);

-- Location: LCCOMB_X58_Y39_N16
\myprocessor|my_reg|regs:20:reg_array|r|bits:27:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:20:reg_array|r|bits:27:r~feeder_combout\ = \myprocessor|mux_input_out|F~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~85_combout\,
	combout => \myprocessor|my_reg|regs:20:reg_array|r|bits:27:r~feeder_combout\);

-- Location: FF_X58_Y39_N17
\myprocessor|my_reg|regs:20:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:20:reg_array|r|bits:27:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:20:reg_array|r|bits:27:r~q\);

-- Location: FF_X56_Y38_N29
\myprocessor|my_reg|regs:22:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[22]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:22:reg_array|r|bits:27:r~q\);

-- Location: LCCOMB_X59_Y40_N28
\myprocessor|my_reg|regs:23:reg_array|r|bits:27:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:23:reg_array|r|bits:27:r~feeder_combout\ = \myprocessor|mux_input_out|F~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~85_combout\,
	combout => \myprocessor|my_reg|regs:23:reg_array|r|bits:27:r~feeder_combout\);

-- Location: FF_X59_Y40_N29
\myprocessor|my_reg|regs:23:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:23:reg_array|r|bits:27:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:23:reg_array|r|bits:27:r~q\);

-- Location: FF_X57_Y38_N27
\myprocessor|my_reg|regs:21:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:21:reg_array|r|bits:27:r~q\);

-- Location: LCCOMB_X57_Y38_N26
\myprocessor|my_reg|valB[27]~564\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[27]~564_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|regs:23:reg_array|r|bits:27:r~q\) # ((\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (((\myprocessor|my_reg|regs:21:reg_array|r|bits:27:r~q\ & !\myprocessor|my_reg|valB[19]~684_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:23:reg_array|r|bits:27:r~q\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_reg|valB[19]~684_combout\,
	combout => \myprocessor|my_reg|valB[27]~564_combout\);

-- Location: LCCOMB_X56_Y38_N28
\myprocessor|my_reg|valB[27]~565\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[27]~565_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[27]~564_combout\ & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:27:r~q\))) # (!\myprocessor|my_reg|valB[27]~564_combout\ & 
-- (\myprocessor|my_reg|regs:20:reg_array|r|bits:27:r~q\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[27]~564_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|regs:20:reg_array|r|bits:27:r~q\,
	datac => \myprocessor|my_reg|regs:22:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_reg|valB[27]~564_combout\,
	combout => \myprocessor|my_reg|valB[27]~565_combout\);

-- Location: LCCOMB_X56_Y39_N10
\myprocessor|my_reg|valB[27]~566\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[27]~566_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[27]~565_combout\) # (\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (\myprocessor|my_reg|regs:18:reg_array|r|bits:27:r~q\ & ((!\myprocessor|my_reg|valB[19]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:18:reg_array|r|bits:27:r~q\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|valB[27]~565_combout\,
	datad => \myprocessor|my_reg|valB[19]~12_combout\,
	combout => \myprocessor|my_reg|valB[27]~566_combout\);

-- Location: FF_X59_Y40_N7
\myprocessor|my_reg|regs:19:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:19:reg_array|r|bits:27:r~q\);

-- Location: FF_X56_Y41_N21
\myprocessor|my_reg|regs:17:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:17:reg_array|r|bits:27:r~q\);

-- Location: LCCOMB_X56_Y39_N20
\myprocessor|my_reg|valB[27]~567\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[27]~567_combout\ = (\myprocessor|my_reg|valB[27]~566_combout\ & (((\myprocessor|my_reg|regs:19:reg_array|r|bits:27:r~q\)) # (!\myprocessor|my_reg|valB[19]~12_combout\))) # (!\myprocessor|my_reg|valB[27]~566_combout\ & 
-- (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|regs:17:reg_array|r|bits:27:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[27]~566_combout\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_reg|regs:17:reg_array|r|bits:27:r~q\,
	combout => \myprocessor|my_reg|valB[27]~567_combout\);

-- Location: FF_X57_Y39_N23
\myprocessor|my_reg|regs:16:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:16:reg_array|r|bits:27:r~q\);

-- Location: LCCOMB_X58_Y39_N12
\myprocessor|my_reg|valB[27]~568\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[27]~568_combout\ = (\myprocessor|my_reg|valB[19]~31_combout\ & ((\myprocessor|mux_rdst|F[3]~1_combout\) # ((\myprocessor|my_reg|valB[27]~567_combout\)))) # (!\myprocessor|my_reg|valB[19]~31_combout\ & 
-- (!\myprocessor|mux_rdst|F[3]~1_combout\ & ((\myprocessor|my_reg|regs:16:reg_array|r|bits:27:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~31_combout\,
	datab => \myprocessor|mux_rdst|F[3]~1_combout\,
	datac => \myprocessor|my_reg|valB[27]~567_combout\,
	datad => \myprocessor|my_reg|regs:16:reg_array|r|bits:27:r~q\,
	combout => \myprocessor|my_reg|valB[27]~568_combout\);

-- Location: LCCOMB_X58_Y39_N18
\myprocessor|my_reg|valB[27]~573\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[27]~573_combout\ = (\myprocessor|mux_rdst|F[3]~1_combout\ & ((\myprocessor|my_reg|valB[27]~568_combout\ & (\myprocessor|my_reg|valB[27]~572_combout\)) # (!\myprocessor|my_reg|valB[27]~568_combout\ & 
-- ((\myprocessor|my_reg|regs:24:reg_array|r|bits:27:r~q\))))) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & (((\myprocessor|my_reg|valB[27]~568_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[27]~572_combout\,
	datab => \myprocessor|mux_rdst|F[3]~1_combout\,
	datac => \myprocessor|my_reg|regs:24:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_reg|valB[27]~568_combout\,
	combout => \myprocessor|my_reg|valB[27]~573_combout\);

-- Location: FF_X62_Y32_N15
\myprocessor|my_reg|regs:1:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:1:reg_array|r|bits:27:r~q\);

-- Location: FF_X59_Y34_N1
\myprocessor|my_reg|regs:3:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:3:reg_array|r|bits:27:r~q\);

-- Location: FF_X59_Y34_N23
\myprocessor|my_reg|regs:2:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:2:reg_array|r|bits:27:r~q\);

-- Location: FF_X61_Y32_N31
\myprocessor|my_reg|regs:4:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:4:reg_array|r|bits:27:r~q\);

-- Location: FF_X61_Y32_N29
\myprocessor|my_reg|regs:5:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:5:reg_array|r|bits:27:r~q\);

-- Location: LCCOMB_X61_Y32_N28
\myprocessor|my_reg|valB[27]~574\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[27]~574_combout\ = (\myprocessor|my_reg|valB[19]~50_combout\ & ((\myprocessor|my_reg|regs:4:reg_array|r|bits:27:r~q\) # ((\myprocessor|my_reg|valB[19]~48_combout\)))) # (!\myprocessor|my_reg|valB[19]~50_combout\ & 
-- (((\myprocessor|my_reg|regs:5:reg_array|r|bits:27:r~q\ & !\myprocessor|my_reg|valB[19]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~50_combout\,
	datab => \myprocessor|my_reg|regs:4:reg_array|r|bits:27:r~q\,
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_reg|valB[19]~48_combout\,
	combout => \myprocessor|my_reg|valB[27]~574_combout\);

-- Location: FF_X60_Y32_N7
\myprocessor|my_reg|regs:6:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:6:reg_array|r|bits:27:r~q\);

-- Location: FF_X62_Y32_N9
\myprocessor|my_reg|regs:7:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:7:reg_array|r|bits:27:r~q\);

-- Location: LCCOMB_X60_Y32_N6
\myprocessor|my_reg|valB[27]~575\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[27]~575_combout\ = (\myprocessor|my_reg|valB[19]~51_combout\ & ((\myprocessor|my_reg|valB[27]~574_combout\ & (\myprocessor|my_reg|regs:6:reg_array|r|bits:27:r~q\)) # (!\myprocessor|my_reg|valB[27]~574_combout\ & 
-- ((\myprocessor|my_reg|regs:7:reg_array|r|bits:27:r~q\))))) # (!\myprocessor|my_reg|valB[19]~51_combout\ & (\myprocessor|my_reg|valB[27]~574_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~51_combout\,
	datab => \myprocessor|my_reg|valB[27]~574_combout\,
	datac => \myprocessor|my_reg|regs:6:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_reg|regs:7:reg_array|r|bits:27:r~q\,
	combout => \myprocessor|my_reg|valB[27]~575_combout\);

-- Location: LCCOMB_X59_Y34_N2
\myprocessor|my_reg|valB[27]~576\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[27]~576_combout\ = (\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|regs:2:reg_array|r|bits:27:r~q\) # ((\myprocessor|my_reg|valB[19]~45_combout\)))) # (!\myprocessor|my_reg|valB[19]~46_combout\ & 
-- (((\myprocessor|my_reg|valB[27]~575_combout\ & !\myprocessor|my_reg|valB[19]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:2:reg_array|r|bits:27:r~q\,
	datab => \myprocessor|my_reg|valB[19]~46_combout\,
	datac => \myprocessor|my_reg|valB[27]~575_combout\,
	datad => \myprocessor|my_reg|valB[19]~45_combout\,
	combout => \myprocessor|my_reg|valB[27]~576_combout\);

-- Location: LCCOMB_X59_Y34_N0
\myprocessor|my_reg|valB[27]~577\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[27]~577_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[27]~576_combout\ & (\myprocessor|my_reg|regs:1:reg_array|r|bits:27:r~q\)) # (!\myprocessor|my_reg|valB[27]~576_combout\ & 
-- ((\myprocessor|my_reg|regs:3:reg_array|r|bits:27:r~q\))))) # (!\myprocessor|my_reg|valB[19]~45_combout\ & (((\myprocessor|my_reg|valB[27]~576_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~45_combout\,
	datab => \myprocessor|my_reg|regs:1:reg_array|r|bits:27:r~q\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_reg|valB[27]~576_combout\,
	combout => \myprocessor|my_reg|valB[27]~577_combout\);

-- Location: LCCOMB_X60_Y35_N14
\myprocessor|my_reg|valB[27]~578\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[27]~578_combout\ = (\myprocessor|my_reg|valB[19]~25_combout\ & (\myprocessor|my_reg|valB[19]~39_combout\)) # (!\myprocessor|my_reg|valB[19]~25_combout\ & ((\myprocessor|my_reg|valB[19]~39_combout\ & 
-- (\myprocessor|my_reg|valB[27]~573_combout\)) # (!\myprocessor|my_reg|valB[19]~39_combout\ & ((\myprocessor|my_reg|valB[27]~577_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~25_combout\,
	datab => \myprocessor|my_reg|valB[19]~39_combout\,
	datac => \myprocessor|my_reg|valB[27]~573_combout\,
	datad => \myprocessor|my_reg|valB[27]~577_combout\,
	combout => \myprocessor|my_reg|valB[27]~578_combout\);

-- Location: FF_X62_Y38_N27
\myprocessor|my_reg|regs:12:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:12:reg_array|r|bits:27:r~q\);

-- Location: FF_X58_Y35_N13
\myprocessor|my_reg|regs:13:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:13:reg_array|r|bits:27:r~q\);

-- Location: FF_X58_Y35_N7
\myprocessor|my_reg|regs:15:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:15:reg_array|r|bits:27:r~q\);

-- Location: LCCOMB_X58_Y35_N6
\myprocessor|my_reg|valB[27]~560\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[27]~560_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[19]~680_combout\ & 
-- ((\myprocessor|my_reg|regs:15:reg_array|r|bits:27:r~q\))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|regs:13:reg_array|r|bits:27:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|regs:13:reg_array|r|bits:27:r~q\,
	datac => \myprocessor|my_reg|regs:15:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[27]~560_combout\);

-- Location: LCCOMB_X62_Y35_N2
\myprocessor|my_reg|valB[27]~561\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[27]~561_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[27]~560_combout\ & ((\myprocessor|my_reg|regs:14:reg_array|r|bits:27:r~q\))) # (!\myprocessor|my_reg|valB[27]~560_combout\ & 
-- (\myprocessor|my_reg|regs:12:reg_array|r|bits:27:r~q\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[27]~560_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|regs:12:reg_array|r|bits:27:r~q\,
	datac => \myprocessor|my_reg|regs:14:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_reg|valB[27]~560_combout\,
	combout => \myprocessor|my_reg|valB[27]~561_combout\);

-- Location: FF_X62_Y35_N25
\myprocessor|my_reg|regs:10:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:10:reg_array|r|bits:27:r~q\);

-- Location: LCCOMB_X62_Y35_N24
\myprocessor|my_reg|valB[27]~562\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[27]~562_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (\myprocessor|my_reg|valB[27]~561_combout\)) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|regs:10:reg_array|r|bits:27:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[27]~561_combout\,
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_reg|valB[19]~22_combout\,
	combout => \myprocessor|my_reg|valB[27]~562_combout\);

-- Location: FF_X63_Y35_N17
\myprocessor|my_reg|regs:9:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:9:reg_array|r|bits:27:r~q\);

-- Location: FF_X63_Y35_N3
\myprocessor|my_reg|regs:11:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:11:reg_array|r|bits:27:r~q\);

-- Location: LCCOMB_X63_Y35_N16
\myprocessor|my_reg|valB[27]~563\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[27]~563_combout\ = (\myprocessor|my_reg|valB[27]~562_combout\ & (((\myprocessor|my_reg|regs:11:reg_array|r|bits:27:r~q\)) # (!\myprocessor|my_reg|valB[19]~12_combout\))) # (!\myprocessor|my_reg|valB[27]~562_combout\ & 
-- (\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|regs:9:reg_array|r|bits:27:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[27]~562_combout\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:9:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_reg|regs:11:reg_array|r|bits:27:r~q\,
	combout => \myprocessor|my_reg|valB[27]~563_combout\);

-- Location: LCCOMB_X60_Y35_N8
\myprocessor|my_reg|valB[27]~579\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[27]~579_combout\ = (\myprocessor|my_reg|valB[19]~25_combout\ & ((\myprocessor|my_reg|valB[27]~578_combout\ & (\myprocessor|my_reg|regs:8:reg_array|r|bits:27:r~q\)) # (!\myprocessor|my_reg|valB[27]~578_combout\ & 
-- ((\myprocessor|my_reg|valB[27]~563_combout\))))) # (!\myprocessor|my_reg|valB[19]~25_combout\ & (((\myprocessor|my_reg|valB[27]~578_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~25_combout\,
	datab => \myprocessor|my_reg|regs:8:reg_array|r|bits:27:r~q\,
	datac => \myprocessor|my_reg|valB[27]~578_combout\,
	datad => \myprocessor|my_reg|valB[27]~563_combout\,
	combout => \myprocessor|my_reg|valB[27]~579_combout\);

-- Location: LCCOMB_X57_Y32_N20
\myprocessor|my_alu|R_or[27]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_or\(27) = (\myprocessor|my_reg|valA[27]~564_combout\) # ((\myprocessor|my_control|ALUinB~1_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- ((\myprocessor|my_reg|valB[27]~579_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUinB~1_combout\,
	datab => \myprocessor|my_reg|valA[27]~564_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datad => \myprocessor|my_reg|valB[27]~579_combout\,
	combout => \myprocessor|my_alu|R_or\(27));

-- Location: LCCOMB_X50_Y33_N10
\myprocessor|my_alu|R[1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[1]~30_combout\ = (\myprocessor|my_control|ALUop[0]~1_combout\) # ((\myprocessor|my_control|ALUinB~1_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4)))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- (\myprocessor|my_reg|valB[4]~157_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[4]~157_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4),
	datac => \myprocessor|my_control|ALUinB~1_combout\,
	datad => \myprocessor|my_control|ALUop[0]~1_combout\,
	combout => \myprocessor|my_alu|R[1]~30_combout\);

-- Location: LCCOMB_X54_Y31_N18
\myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~5_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[1]~44_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[2]~124_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_reg|valA[2]~124_combout\,
	datac => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datad => \myprocessor|my_reg|valA[1]~44_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~5_combout\);

-- Location: LCCOMB_X53_Y30_N4
\myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~6_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[0]~24_combout\))) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- (((\myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datab => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datac => \myprocessor|my_reg|valA[0]~24_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~5_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~6_combout\);

-- Location: LCCOMB_X53_Y30_N30
\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~7_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[3]~164_combout\)) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[4]~144_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datac => \myprocessor|my_reg|valA[3]~164_combout\,
	datad => \myprocessor|my_reg|valA[4]~144_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~7_combout\);

-- Location: LCCOMB_X53_Y30_N24
\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~8_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[5]~104_combout\)) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[6]~184_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datac => \myprocessor|my_reg|valA[5]~104_combout\,
	datad => \myprocessor|my_reg|valA[6]~184_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~8_combout\);

-- Location: LCCOMB_X53_Y30_N26
\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~9_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~7_combout\)) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~7_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~8_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~9_combout\);

-- Location: LCCOMB_X53_Y30_N8
\myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~23_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[7]~204_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[8]~244_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[8]~244_combout\,
	datac => \myprocessor|my_reg|valA[7]~204_combout\,
	datad => \myprocessor|mux_aluinb|F[0]~62_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~23_combout\);

-- Location: LCCOMB_X53_Y33_N20
\myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~25_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[9]~224_combout\)) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[10]~264_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[9]~224_combout\,
	datac => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datad => \myprocessor|my_reg|valA[10]~264_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~25_combout\);

-- Location: LCCOMB_X53_Y30_N0
\myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~31_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~23_combout\)) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~23_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~25_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~31_combout\);

-- Location: LCCOMB_X53_Y30_N2
\myprocessor|my_alu|shifter_inst|LxxNxx|F[10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxNxx|F[10]~3_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~9_combout\)) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~9_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~31_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxNxx|F[10]~3_combout\);

-- Location: LCCOMB_X53_Y30_N28
\myprocessor|my_alu|shifter_inst|LxNxxx|F[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F[10]~10_combout\ = (\myprocessor|mux_aluinb|F[3]~67_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~6_combout\ & (!\myprocessor|mux_aluinb|F[2]~65_combout\))) # (!\myprocessor|mux_aluinb|F[3]~67_combout\ & 
-- (((\myprocessor|my_alu|shifter_inst|LxxNxx|F[10]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[3]~67_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~6_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxNxx|F[10]~3_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F[10]~10_combout\);

-- Location: FF_X65_Y42_N5
\myprocessor|my_reg|regs:18:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~38_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:18:reg_array|r|bits:16:r~q\);

-- Location: FF_X61_Y42_N7
\myprocessor|my_reg|regs:17:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~38_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:17:reg_array|r|bits:16:r~q\);

-- Location: LCCOMB_X65_Y42_N4
\myprocessor|my_reg|valB[16]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[16]~202_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\) # ((\myprocessor|my_reg|regs:17:reg_array|r|bits:16:r~q\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|regs:18:reg_array|r|bits:16:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_reg|regs:17:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_reg|valB[16]~202_combout\);

-- Location: FF_X58_Y42_N31
\myprocessor|my_reg|regs:19:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~38_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:19:reg_array|r|bits:16:r~q\);

-- Location: FF_X66_Y42_N21
\myprocessor|my_reg|regs:22:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~38_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[22]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:22:reg_array|r|bits:16:r~q\);

-- Location: FF_X58_Y42_N29
\myprocessor|my_reg|regs:23:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~38_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:23:reg_array|r|bits:16:r~q\);

-- Location: LCCOMB_X55_Y39_N16
\myprocessor|my_reg|regs:20:reg_array|r|bits:16:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:20:reg_array|r|bits:16:r~feeder_combout\ = \myprocessor|mux_input_out|F~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|mux_input_out|F~38_combout\,
	combout => \myprocessor|my_reg|regs:20:reg_array|r|bits:16:r~feeder_combout\);

-- Location: FF_X55_Y39_N17
\myprocessor|my_reg|regs:20:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:20:reg_array|r|bits:16:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:20:reg_array|r|bits:16:r~q\);

-- Location: FF_X59_Y42_N9
\myprocessor|my_reg|regs:21:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~38_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:21:reg_array|r|bits:16:r~q\);

-- Location: LCCOMB_X59_Y42_N8
\myprocessor|my_reg|valB[16]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[16]~200_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (\myprocessor|my_reg|regs:20:reg_array|r|bits:16:r~q\)) # (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|regs:21:reg_array|r|bits:16:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:20:reg_array|r|bits:16:r~q\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_reg|valB[19]~684_combout\,
	combout => \myprocessor|my_reg|valB[16]~200_combout\);

-- Location: LCCOMB_X58_Y42_N28
\myprocessor|my_reg|valB[16]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[16]~201_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[16]~200_combout\ & (\myprocessor|my_reg|regs:22:reg_array|r|bits:16:r~q\)) # (!\myprocessor|my_reg|valB[16]~200_combout\ & 
-- ((\myprocessor|my_reg|regs:23:reg_array|r|bits:16:r~q\))))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[16]~200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:22:reg_array|r|bits:16:r~q\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:23:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_reg|valB[16]~200_combout\,
	combout => \myprocessor|my_reg|valB[16]~201_combout\);

-- Location: LCCOMB_X57_Y42_N10
\myprocessor|my_reg|valB[16]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[16]~203_combout\ = (\myprocessor|my_reg|valB[16]~202_combout\ & ((\myprocessor|my_reg|regs:19:reg_array|r|bits:16:r~q\) # ((!\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[16]~202_combout\ & 
-- (((\myprocessor|my_reg|valB[19]~22_combout\ & \myprocessor|my_reg|valB[16]~201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[16]~202_combout\,
	datab => \myprocessor|my_reg|regs:19:reg_array|r|bits:16:r~q\,
	datac => \myprocessor|my_reg|valB[19]~22_combout\,
	datad => \myprocessor|my_reg|valB[16]~201_combout\,
	combout => \myprocessor|my_reg|valB[16]~203_combout\);

-- Location: FF_X56_Y40_N25
\myprocessor|my_reg|regs:26:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~38_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[26]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:26:reg_array|r|bits:16:r~q\);

-- Location: FF_X59_Y41_N19
\myprocessor|my_reg|regs:31:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~38_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:31:reg_array|r|bits:16:r~q\);

-- Location: FF_X60_Y41_N19
\myprocessor|my_reg|regs:29:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~38_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[29]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:29:reg_array|r|bits:16:r~q\);

-- Location: LCCOMB_X60_Y41_N18
\myprocessor|my_reg|valB[16]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[16]~205_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (\myprocessor|my_reg|regs:31:reg_array|r|bits:16:r~q\)) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|regs:29:reg_array|r|bits:16:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|regs:31:reg_array|r|bits:16:r~q\,
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[16]~205_combout\);

-- Location: FF_X56_Y40_N11
\myprocessor|my_reg|regs:30:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~38_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:30:reg_array|r|bits:16:r~q\);

-- Location: FF_X57_Y40_N5
\myprocessor|my_reg|regs:28:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~38_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:28:reg_array|r|bits:16:r~q\);

-- Location: LCCOMB_X56_Y40_N10
\myprocessor|my_reg|valB[16]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[16]~206_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[16]~205_combout\ & (\myprocessor|my_reg|regs:30:reg_array|r|bits:16:r~q\)) # (!\myprocessor|my_reg|valB[16]~205_combout\ & 
-- ((\myprocessor|my_reg|regs:28:reg_array|r|bits:16:r~q\))))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|valB[16]~205_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[16]~205_combout\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_reg|regs:28:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_reg|valB[16]~206_combout\);

-- Location: LCCOMB_X56_Y40_N24
\myprocessor|my_reg|valB[16]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[16]~207_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|valB[19]~22_combout\)) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\ & 
-- ((\myprocessor|my_reg|valB[16]~206_combout\))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:16:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_reg|valB[16]~206_combout\,
	combout => \myprocessor|my_reg|valB[16]~207_combout\);

-- Location: FF_X56_Y42_N11
\myprocessor|my_reg|regs:25:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~38_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[25]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:25:reg_array|r|bits:16:r~q\);

-- Location: LCCOMB_X59_Y41_N16
\myprocessor|my_reg|regs:27:reg_array|r|bits:16:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:27:reg_array|r|bits:16:r~feeder_combout\ = \myprocessor|mux_input_out|F~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~38_combout\,
	combout => \myprocessor|my_reg|regs:27:reg_array|r|bits:16:r~feeder_combout\);

-- Location: FF_X59_Y41_N17
\myprocessor|my_reg|regs:27:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:27:reg_array|r|bits:16:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:27:reg_array|r|bits:16:r~q\);

-- Location: LCCOMB_X56_Y42_N10
\myprocessor|my_reg|valB[16]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[16]~208_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[16]~207_combout\ & ((\myprocessor|my_reg|regs:27:reg_array|r|bits:16:r~q\))) # (!\myprocessor|my_reg|valB[16]~207_combout\ & 
-- (\myprocessor|my_reg|regs:25:reg_array|r|bits:16:r~q\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|valB[16]~207_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[16]~207_combout\,
	datac => \myprocessor|my_reg|regs:25:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_reg|regs:27:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_reg|valB[16]~208_combout\);

-- Location: FF_X57_Y42_N15
\myprocessor|my_reg|regs:24:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~38_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:24:reg_array|r|bits:16:r~q\);

-- Location: FF_X57_Y42_N1
\myprocessor|my_reg|regs:16:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~38_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:16:reg_array|r|bits:16:r~q\);

-- Location: LCCOMB_X57_Y42_N14
\myprocessor|my_reg|valB[16]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[16]~204_combout\ = (\myprocessor|my_reg|valB[19]~31_combout\ & (\myprocessor|mux_rdst|F[3]~1_combout\)) # (!\myprocessor|my_reg|valB[19]~31_combout\ & ((\myprocessor|mux_rdst|F[3]~1_combout\ & 
-- (\myprocessor|my_reg|regs:24:reg_array|r|bits:16:r~q\)) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & ((\myprocessor|my_reg|regs:16:reg_array|r|bits:16:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~31_combout\,
	datab => \myprocessor|mux_rdst|F[3]~1_combout\,
	datac => \myprocessor|my_reg|regs:24:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_reg|regs:16:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_reg|valB[16]~204_combout\);

-- Location: LCCOMB_X57_Y42_N4
\myprocessor|my_reg|valB[16]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[16]~209_combout\ = (\myprocessor|my_reg|valB[16]~204_combout\ & (((\myprocessor|my_reg|valB[16]~208_combout\) # (!\myprocessor|my_reg|valB[19]~31_combout\)))) # (!\myprocessor|my_reg|valB[16]~204_combout\ & 
-- (\myprocessor|my_reg|valB[16]~203_combout\ & ((\myprocessor|my_reg|valB[19]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[16]~203_combout\,
	datab => \myprocessor|my_reg|valB[16]~208_combout\,
	datac => \myprocessor|my_reg|valB[16]~204_combout\,
	datad => \myprocessor|my_reg|valB[19]~31_combout\,
	combout => \myprocessor|my_reg|valB[16]~209_combout\);

-- Location: FF_X62_Y30_N9
\myprocessor|my_reg|regs:3:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~38_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:3:reg_array|r|bits:16:r~q\);

-- Location: FF_X60_Y34_N29
\myprocessor|my_reg|regs:5:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~38_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:5:reg_array|r|bits:16:r~q\);

-- Location: FF_X60_Y34_N7
\myprocessor|my_reg|regs:4:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~38_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:4:reg_array|r|bits:16:r~q\);

-- Location: LCCOMB_X60_Y34_N28
\myprocessor|my_reg|valB[16]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[16]~214_combout\ = (\myprocessor|my_reg|valB[19]~50_combout\ & ((\myprocessor|my_reg|valB[19]~48_combout\) # ((\myprocessor|my_reg|regs:4:reg_array|r|bits:16:r~q\)))) # (!\myprocessor|my_reg|valB[19]~50_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~48_combout\ & (\myprocessor|my_reg|regs:5:reg_array|r|bits:16:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~50_combout\,
	datab => \myprocessor|my_reg|valB[19]~48_combout\,
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_reg|regs:4:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_reg|valB[16]~214_combout\);

-- Location: FF_X62_Y30_N19
\myprocessor|my_reg|regs:7:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~38_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:7:reg_array|r|bits:16:r~q\);

-- Location: FF_X62_Y31_N19
\myprocessor|my_reg|regs:6:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~38_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:6:reg_array|r|bits:16:r~q\);

-- Location: LCCOMB_X62_Y30_N18
\myprocessor|my_reg|valB[16]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[16]~215_combout\ = (\myprocessor|my_reg|valB[16]~214_combout\ & (((\myprocessor|my_reg|regs:6:reg_array|r|bits:16:r~q\)) # (!\myprocessor|my_reg|valB[19]~51_combout\))) # (!\myprocessor|my_reg|valB[16]~214_combout\ & 
-- (\myprocessor|my_reg|valB[19]~51_combout\ & (\myprocessor|my_reg|regs:7:reg_array|r|bits:16:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[16]~214_combout\,
	datab => \myprocessor|my_reg|valB[19]~51_combout\,
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_reg|regs:6:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_reg|valB[16]~215_combout\);

-- Location: LCCOMB_X62_Y30_N8
\myprocessor|my_reg|valB[16]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[16]~216_combout\ = (\myprocessor|my_reg|valB[19]~46_combout\ & (\myprocessor|my_reg|valB[19]~45_combout\)) # (!\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|valB[19]~45_combout\ & 
-- (\myprocessor|my_reg|regs:3:reg_array|r|bits:16:r~q\)) # (!\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[16]~215_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~46_combout\,
	datab => \myprocessor|my_reg|valB[19]~45_combout\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_reg|valB[16]~215_combout\,
	combout => \myprocessor|my_reg|valB[16]~216_combout\);

-- Location: FF_X62_Y34_N13
\myprocessor|my_reg|regs:2:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~38_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:2:reg_array|r|bits:16:r~q\);

-- Location: FF_X62_Y34_N31
\myprocessor|my_reg|regs:1:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~38_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:1:reg_array|r|bits:16:r~q\);

-- Location: LCCOMB_X62_Y34_N12
\myprocessor|my_reg|valB[16]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[16]~217_combout\ = (\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|valB[16]~216_combout\ & ((\myprocessor|my_reg|regs:1:reg_array|r|bits:16:r~q\))) # (!\myprocessor|my_reg|valB[16]~216_combout\ & 
-- (\myprocessor|my_reg|regs:2:reg_array|r|bits:16:r~q\)))) # (!\myprocessor|my_reg|valB[19]~46_combout\ & (\myprocessor|my_reg|valB[16]~216_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~46_combout\,
	datab => \myprocessor|my_reg|valB[16]~216_combout\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_reg|regs:1:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_reg|valB[16]~217_combout\);

-- Location: LCCOMB_X58_Y34_N10
\myprocessor|my_reg|regs:15:reg_array|r|bits:16:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:15:reg_array|r|bits:16:r~feeder_combout\ = \myprocessor|mux_input_out|F~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|mux_input_out|F~38_combout\,
	combout => \myprocessor|my_reg|regs:15:reg_array|r|bits:16:r~feeder_combout\);

-- Location: FF_X58_Y34_N11
\myprocessor|my_reg|regs:15:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:15:reg_array|r|bits:16:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:15:reg_array|r|bits:16:r~q\);

-- Location: FF_X65_Y38_N29
\myprocessor|my_reg|regs:13:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~38_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:13:reg_array|r|bits:16:r~q\);

-- Location: FF_X62_Y38_N29
\myprocessor|my_reg|regs:12:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~38_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:12:reg_array|r|bits:16:r~q\);

-- Location: LCCOMB_X65_Y38_N28
\myprocessor|my_reg|valB[16]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[16]~210_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[19]~680_combout\) # ((\myprocessor|my_reg|regs:12:reg_array|r|bits:16:r~q\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|regs:13:reg_array|r|bits:16:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_reg|regs:12:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_reg|valB[16]~210_combout\);

-- Location: LCCOMB_X65_Y38_N2
\myprocessor|my_reg|valB[16]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[16]~211_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[16]~210_combout\ & ((\myprocessor|my_reg|regs:14:reg_array|r|bits:16:r~q\))) # (!\myprocessor|my_reg|valB[16]~210_combout\ & 
-- (\myprocessor|my_reg|regs:15:reg_array|r|bits:16:r~q\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[16]~210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:15:reg_array|r|bits:16:r~q\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:14:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_reg|valB[16]~210_combout\,
	combout => \myprocessor|my_reg|valB[16]~211_combout\);

-- Location: FF_X66_Y33_N1
\myprocessor|my_reg|regs:11:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~38_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:11:reg_array|r|bits:16:r~q\);

-- Location: FF_X66_Y35_N5
\myprocessor|my_reg|regs:9:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~38_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:9:reg_array|r|bits:16:r~q\);

-- Location: FF_X66_Y35_N31
\myprocessor|my_reg|regs:10:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~38_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:10:reg_array|r|bits:16:r~q\);

-- Location: LCCOMB_X66_Y35_N30
\myprocessor|my_reg|valB[16]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[16]~212_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (\myprocessor|my_reg|regs:9:reg_array|r|bits:16:r~q\)) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|regs:10:reg_array|r|bits:16:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|regs:9:reg_array|r|bits:16:r~q\,
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_reg|valB[19]~12_combout\,
	combout => \myprocessor|my_reg|valB[16]~212_combout\);

-- Location: LCCOMB_X66_Y33_N0
\myprocessor|my_reg|valB[16]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[16]~213_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[16]~212_combout\ & ((\myprocessor|my_reg|regs:11:reg_array|r|bits:16:r~q\))) # (!\myprocessor|my_reg|valB[16]~212_combout\ & 
-- (\myprocessor|my_reg|valB[16]~211_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[16]~212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[16]~211_combout\,
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_reg|valB[16]~212_combout\,
	combout => \myprocessor|my_reg|valB[16]~213_combout\);

-- Location: LCCOMB_X63_Y38_N0
\myprocessor|my_reg|valB[16]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[16]~218_combout\ = (\myprocessor|my_reg|valB[19]~39_combout\ & (\myprocessor|my_reg|valB[19]~25_combout\)) # (!\myprocessor|my_reg|valB[19]~39_combout\ & ((\myprocessor|my_reg|valB[19]~25_combout\ & 
-- ((\myprocessor|my_reg|valB[16]~213_combout\))) # (!\myprocessor|my_reg|valB[19]~25_combout\ & (\myprocessor|my_reg|valB[16]~217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~39_combout\,
	datab => \myprocessor|my_reg|valB[19]~25_combout\,
	datac => \myprocessor|my_reg|valB[16]~217_combout\,
	datad => \myprocessor|my_reg|valB[16]~213_combout\,
	combout => \myprocessor|my_reg|valB[16]~218_combout\);

-- Location: FF_X66_Y34_N25
\myprocessor|my_reg|regs:8:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~38_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[8]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:8:reg_array|r|bits:16:r~q\);

-- Location: LCCOMB_X63_Y38_N18
\myprocessor|my_reg|valB[16]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[16]~219_combout\ = (\myprocessor|my_reg|valB[16]~218_combout\ & (((\myprocessor|my_reg|regs:8:reg_array|r|bits:16:r~q\) # (!\myprocessor|my_reg|valB[19]~39_combout\)))) # (!\myprocessor|my_reg|valB[16]~218_combout\ & 
-- (\myprocessor|my_reg|valB[16]~209_combout\ & (\myprocessor|my_reg|valB[19]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[16]~209_combout\,
	datab => \myprocessor|my_reg|valB[16]~218_combout\,
	datac => \myprocessor|my_reg|valB[19]~39_combout\,
	datad => \myprocessor|my_reg|regs:8:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_reg|valB[16]~219_combout\);

-- Location: LCCOMB_X54_Y34_N0
\myprocessor|my_alu|B_prime[16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|B_prime\(16) = \myprocessor|my_control|ALUop[0]~1_combout\ $ (((\myprocessor|my_control|ALUinB~1_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16)))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- (\myprocessor|my_reg|valB[16]~219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[16]~219_combout\,
	datab => \myprocessor|my_control|ALUop[0]~1_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datad => \myprocessor|my_control|ALUinB~1_combout\,
	combout => \myprocessor|my_alu|B_prime\(16));

-- Location: LCCOMB_X54_Y37_N4
\myprocessor|mux_aluinb|F[9]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_aluinb|F[9]~72_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (((\myprocessor|my_reg|valB[9]~279_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\myprocessor|my_control|ALUinB~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(9))) # (!\myprocessor|my_control|ALUinB~0_combout\ & ((\myprocessor|my_reg|valB[9]~279_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(9),
	datac => \myprocessor|my_reg|valB[9]~279_combout\,
	datad => \myprocessor|my_control|ALUinB~0_combout\,
	combout => \myprocessor|mux_aluinb|F[9]~72_combout\);

-- Location: LCCOMB_X53_Y36_N24
\myprocessor|my_alu|adder_inst|lower|carry[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry[9]~10_combout\ = (\myprocessor|my_alu|adder_inst|lower|carry[8]~9_combout\ & ((\myprocessor|my_reg|valA[8]~244_combout\) # (\myprocessor|mux_aluinb|F[8]~71_combout\ $ 
-- (!\myprocessor|my_control|ALUop[0]~1_combout\)))) # (!\myprocessor|my_alu|adder_inst|lower|carry[8]~9_combout\ & (\myprocessor|my_reg|valA[8]~244_combout\ & (\myprocessor|mux_aluinb|F[8]~71_combout\ $ (!\myprocessor|my_control|ALUop[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|lower|carry[8]~9_combout\,
	datab => \myprocessor|my_reg|valA[8]~244_combout\,
	datac => \myprocessor|mux_aluinb|F[8]~71_combout\,
	datad => \myprocessor|my_control|ALUop[0]~1_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|carry[9]~10_combout\);

-- Location: LCCOMB_X53_Y36_N2
\myprocessor|my_alu|adder_inst|lower|carry[10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry[10]~11_combout\ = (\myprocessor|my_reg|valA[9]~224_combout\ & ((\myprocessor|my_alu|adder_inst|lower|carry[9]~10_combout\) # (\myprocessor|my_control|ALUop[0]~1_combout\ $ 
-- (!\myprocessor|mux_aluinb|F[9]~72_combout\)))) # (!\myprocessor|my_reg|valA[9]~224_combout\ & (\myprocessor|my_alu|adder_inst|lower|carry[9]~10_combout\ & (\myprocessor|my_control|ALUop[0]~1_combout\ $ (!\myprocessor|mux_aluinb|F[9]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[9]~224_combout\,
	datab => \myprocessor|my_control|ALUop[0]~1_combout\,
	datac => \myprocessor|mux_aluinb|F[9]~72_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|carry[9]~10_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|carry[10]~11_combout\);

-- Location: M9K_X51_Y39_N0
\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000C0F0000000000000000000C0C030000000000000000000000C",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-fibonacci-imem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y35_N18
\myprocessor|mux_aluinb|F[10]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_aluinb|F[10]~74_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (((\myprocessor|my_reg|valB[10]~319_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\myprocessor|my_control|ALUinB~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(10))) # (!\myprocessor|my_control|ALUinB~0_combout\ & ((\myprocessor|my_reg|valB[10]~319_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(10),
	datac => \myprocessor|my_reg|valB[10]~319_combout\,
	datad => \myprocessor|my_control|ALUinB~0_combout\,
	combout => \myprocessor|mux_aluinb|F[10]~74_combout\);

-- Location: LCCOMB_X50_Y36_N26
\myprocessor|my_alu|adder_inst|lower|carry[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry[11]~12_combout\ = (\myprocessor|my_alu|adder_inst|lower|carry[10]~11_combout\ & ((\myprocessor|my_reg|valA[10]~264_combout\) # (\myprocessor|mux_aluinb|F[10]~74_combout\ $ 
-- (!\myprocessor|my_control|ALUop[0]~1_combout\)))) # (!\myprocessor|my_alu|adder_inst|lower|carry[10]~11_combout\ & (\myprocessor|my_reg|valA[10]~264_combout\ & (\myprocessor|mux_aluinb|F[10]~74_combout\ $ (!\myprocessor|my_control|ALUop[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|lower|carry[10]~11_combout\,
	datab => \myprocessor|mux_aluinb|F[10]~74_combout\,
	datac => \myprocessor|my_reg|valA[10]~264_combout\,
	datad => \myprocessor|my_control|ALUop[0]~1_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|carry[11]~12_combout\);

-- Location: LCCOMB_X50_Y36_N18
\myprocessor|mux_aluinb|F[11]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_aluinb|F[11]~73_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (((\myprocessor|my_reg|valB[11]~299_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\myprocessor|my_control|ALUinB~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(11))) # (!\myprocessor|my_control|ALUinB~0_combout\ & ((\myprocessor|my_reg|valB[11]~299_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(11),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datac => \myprocessor|my_reg|valB[11]~299_combout\,
	datad => \myprocessor|my_control|ALUinB~0_combout\,
	combout => \myprocessor|mux_aluinb|F[11]~73_combout\);

-- Location: LCCOMB_X50_Y36_N2
\myprocessor|my_alu|R[11]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[11]~99_combout\ = \myprocessor|mux_aluinb|F[11]~73_combout\ $ (((!\myprocessor|my_control|ALUop[1]~3_combout\ & \myprocessor|my_control|ALUop[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_control|ALUop[1]~3_combout\,
	datac => \myprocessor|my_control|ALUop[0]~1_combout\,
	datad => \myprocessor|mux_aluinb|F[11]~73_combout\,
	combout => \myprocessor|my_alu|R[11]~99_combout\);

-- Location: FF_X66_Y35_N9
\myprocessor|my_reg|regs:9:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:9:reg_array|r|bits:11:r~q\);

-- Location: FF_X66_Y34_N21
\myprocessor|my_reg|regs:8:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[8]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:8:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X66_Y34_N20
\myprocessor|my_reg|valA[11]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[11]~265_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|regs:9:reg_array|r|bits:11:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|regs:8:reg_array|r|bits:11:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:9:reg_array|r|bits:11:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[11]~265_combout\);

-- Location: FF_X66_Y39_N19
\myprocessor|my_reg|regs:11:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:11:reg_array|r|bits:11:r~q\);

-- Location: FF_X66_Y35_N23
\myprocessor|my_reg|regs:10:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:10:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X66_Y39_N18
\myprocessor|my_reg|valA[11]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[11]~266_combout\ = (\myprocessor|my_reg|valA[11]~265_combout\ & (((\myprocessor|my_reg|regs:11:reg_array|r|bits:11:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\myprocessor|my_reg|valA[11]~265_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:10:reg_array|r|bits:11:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[11]~265_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_reg|regs:10:reg_array|r|bits:11:r~q\,
	combout => \myprocessor|my_reg|valA[11]~266_combout\);

-- Location: FF_X65_Y39_N31
\myprocessor|my_reg|regs:16:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:16:reg_array|r|bits:11:r~q\);

-- Location: FF_X66_Y38_N17
\myprocessor|my_reg|regs:24:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:24:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X65_Y39_N30
\myprocessor|my_reg|valA[11]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[11]~271_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:24:reg_array|r|bits:11:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\myprocessor|my_reg|regs:16:reg_array|r|bits:11:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_reg|regs:24:reg_array|r|bits:11:r~q\,
	combout => \myprocessor|my_reg|valA[11]~271_combout\);

-- Location: LCCOMB_X65_Y46_N16
\myprocessor|my_reg|regs:20:reg_array|r|bits:11:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:20:reg_array|r|bits:11:r~feeder_combout\ = \myprocessor|mux_input_out|F~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|mux_input_out|F~47_combout\,
	combout => \myprocessor|my_reg|regs:20:reg_array|r|bits:11:r~feeder_combout\);

-- Location: FF_X65_Y46_N17
\myprocessor|my_reg|regs:20:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:20:reg_array|r|bits:11:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:20:reg_array|r|bits:11:r~q\);

-- Location: FF_X65_Y39_N25
\myprocessor|my_reg|regs:28:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:28:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X65_Y39_N24
\myprocessor|my_reg|valA[11]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[11]~272_combout\ = (\myprocessor|my_reg|valA[11]~271_combout\ & (((\myprocessor|my_reg|regs:28:reg_array|r|bits:11:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_reg|valA[11]~271_combout\ & (\myprocessor|my_reg|regs:20:reg_array|r|bits:11:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[11]~271_combout\,
	datab => \myprocessor|my_reg|regs:20:reg_array|r|bits:11:r~q\,
	datac => \myprocessor|my_reg|regs:28:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[11]~272_combout\);

-- Location: FF_X65_Y41_N27
\myprocessor|my_reg|regs:26:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[26]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:26:reg_array|r|bits:11:r~q\);

-- Location: FF_X65_Y42_N19
\myprocessor|my_reg|regs:18:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:18:reg_array|r|bits:11:r~q\);

-- Location: FF_X66_Y42_N13
\myprocessor|my_reg|regs:22:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[22]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:22:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X65_Y42_N18
\myprocessor|my_reg|valA[11]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[11]~269_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)) # ((\myprocessor|my_reg|regs:22:reg_array|r|bits:11:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:18:reg_array|r|bits:11:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_reg|regs:22:reg_array|r|bits:11:r~q\,
	combout => \myprocessor|my_reg|valA[11]~269_combout\);

-- Location: FF_X65_Y41_N21
\myprocessor|my_reg|regs:30:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:30:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X65_Y41_N20
\myprocessor|my_reg|valA[11]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[11]~270_combout\ = (\myprocessor|my_reg|valA[11]~269_combout\ & (((\myprocessor|my_reg|regs:30:reg_array|r|bits:11:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_reg|valA[11]~269_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:11:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:26:reg_array|r|bits:11:r~q\,
	datab => \myprocessor|my_reg|valA[11]~269_combout\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[11]~270_combout\);

-- Location: LCCOMB_X65_Y41_N30
\myprocessor|my_reg|valA[11]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[11]~273_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[11]~270_combout\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|valA[11]~272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|valA[11]~272_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datad => \myprocessor|my_reg|valA[11]~270_combout\,
	combout => \myprocessor|my_reg|valA[11]~273_combout\);

-- Location: FF_X63_Y42_N27
\myprocessor|my_reg|regs:21:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:21:reg_array|r|bits:11:r~q\);

-- Location: FF_X66_Y39_N29
\myprocessor|my_reg|regs:29:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[29]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:29:reg_array|r|bits:11:r~q\);

-- Location: FF_X65_Y42_N9
\myprocessor|my_reg|regs:17:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:17:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X56_Y41_N0
\myprocessor|my_reg|regs:25:reg_array|r|bits:11:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:25:reg_array|r|bits:11:r~feeder_combout\ = \myprocessor|mux_input_out|F~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|mux_input_out|F~47_combout\,
	combout => \myprocessor|my_reg|regs:25:reg_array|r|bits:11:r~feeder_combout\);

-- Location: FF_X56_Y41_N1
\myprocessor|my_reg|regs:25:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:25:reg_array|r|bits:11:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[25]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:25:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X65_Y42_N8
\myprocessor|my_reg|valA[11]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[11]~267_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:25:reg_array|r|bits:11:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\myprocessor|my_reg|regs:17:reg_array|r|bits:11:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_reg|regs:25:reg_array|r|bits:11:r~q\,
	combout => \myprocessor|my_reg|valA[11]~267_combout\);

-- Location: LCCOMB_X66_Y39_N28
\myprocessor|my_reg|valA[11]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[11]~268_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[11]~267_combout\ & ((\myprocessor|my_reg|regs:29:reg_array|r|bits:11:r~q\))) # 
-- (!\myprocessor|my_reg|valA[11]~267_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:11:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|valA[11]~267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:21:reg_array|r|bits:11:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_reg|valA[11]~267_combout\,
	combout => \myprocessor|my_reg|valA[11]~268_combout\);

-- Location: FF_X66_Y41_N31
\myprocessor|my_reg|regs:19:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:19:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X67_Y39_N2
\myprocessor|my_reg|regs:23:reg_array|r|bits:11:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:23:reg_array|r|bits:11:r~feeder_combout\ = \myprocessor|mux_input_out|F~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~47_combout\,
	combout => \myprocessor|my_reg|regs:23:reg_array|r|bits:11:r~feeder_combout\);

-- Location: FF_X67_Y39_N3
\myprocessor|my_reg|regs:23:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:23:reg_array|r|bits:11:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:23:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X66_Y41_N30
\myprocessor|my_reg|valA[11]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[11]~274_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)) # ((\myprocessor|my_reg|regs:23:reg_array|r|bits:11:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:19:reg_array|r|bits:11:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_reg|regs:23:reg_array|r|bits:11:r~q\,
	combout => \myprocessor|my_reg|valA[11]~274_combout\);

-- Location: FF_X66_Y41_N9
\myprocessor|my_reg|regs:31:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:31:reg_array|r|bits:11:r~q\);

-- Location: FF_X66_Y38_N19
\myprocessor|my_reg|regs:27:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:27:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X66_Y41_N8
\myprocessor|my_reg|valA[11]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[11]~275_combout\ = (\myprocessor|my_reg|valA[11]~274_combout\ & (((\myprocessor|my_reg|regs:31:reg_array|r|bits:11:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))) # 
-- (!\myprocessor|my_reg|valA[11]~274_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:27:reg_array|r|bits:11:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[11]~274_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_reg|regs:27:reg_array|r|bits:11:r~q\,
	combout => \myprocessor|my_reg|valA[11]~275_combout\);

-- Location: LCCOMB_X59_Y40_N0
\myprocessor|my_reg|valA[11]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[11]~276_combout\ = (\myprocessor|my_reg|valA[11]~273_combout\ & (((\myprocessor|my_reg|valA[11]~275_combout\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))) # (!\myprocessor|my_reg|valA[11]~273_combout\ 
-- & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|valA[11]~268_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[11]~273_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|valA[11]~268_combout\,
	datad => \myprocessor|my_reg|valA[11]~275_combout\,
	combout => \myprocessor|my_reg|valA[11]~276_combout\);

-- Location: FF_X60_Y34_N5
\myprocessor|my_reg|regs:5:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:5:reg_array|r|bits:11:r~q\);

-- Location: FF_X61_Y34_N11
\myprocessor|my_reg|regs:7:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:7:reg_array|r|bits:11:r~q\);

-- Location: FF_X61_Y34_N17
\myprocessor|my_reg|regs:6:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:6:reg_array|r|bits:11:r~q\);

-- Location: FF_X60_Y34_N15
\myprocessor|my_reg|regs:4:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:4:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X60_Y34_N14
\myprocessor|my_reg|valA[11]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[11]~277_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:6:reg_array|r|bits:11:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\myprocessor|my_reg|regs:4:reg_array|r|bits:11:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|regs:6:reg_array|r|bits:11:r~q\,
	datac => \myprocessor|my_reg|regs:4:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[11]~277_combout\);

-- Location: LCCOMB_X61_Y34_N10
\myprocessor|my_reg|valA[11]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[11]~278_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[11]~277_combout\ & ((\myprocessor|my_reg|regs:7:reg_array|r|bits:11:r~q\))) # 
-- (!\myprocessor|my_reg|valA[11]~277_combout\ & (\myprocessor|my_reg|regs:5:reg_array|r|bits:11:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|valA[11]~277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|regs:5:reg_array|r|bits:11:r~q\,
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_reg|valA[11]~277_combout\,
	combout => \myprocessor|my_reg|valA[11]~278_combout\);

-- Location: LCCOMB_X65_Y34_N18
\myprocessor|my_reg|valA[11]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[11]~279_combout\ = (\myprocessor|my_reg|valA[16]~17_combout\ & ((\myprocessor|my_reg|valA[16]~18_combout\ & ((\myprocessor|my_reg|valA[11]~278_combout\))) # (!\myprocessor|my_reg|valA[16]~18_combout\ & 
-- (\myprocessor|my_reg|regs:1:reg_array|r|bits:11:r~q\)))) # (!\myprocessor|my_reg|valA[16]~17_combout\ & (\myprocessor|my_reg|valA[16]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~17_combout\,
	datab => \myprocessor|my_reg|valA[16]~18_combout\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_reg|valA[11]~278_combout\,
	combout => \myprocessor|my_reg|valA[11]~279_combout\);

-- Location: FF_X66_Y34_N23
\myprocessor|my_reg|regs:2:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:2:reg_array|r|bits:11:r~q\);

-- Location: FF_X65_Y34_N9
\myprocessor|my_reg|regs:3:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:3:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X66_Y34_N22
\myprocessor|my_reg|valA[11]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[11]~280_combout\ = (\myprocessor|my_reg|valA[16]~14_combout\ & ((\myprocessor|my_reg|valA[11]~279_combout\ & ((\myprocessor|my_reg|regs:3:reg_array|r|bits:11:r~q\))) # (!\myprocessor|my_reg|valA[11]~279_combout\ & 
-- (\myprocessor|my_reg|regs:2:reg_array|r|bits:11:r~q\)))) # (!\myprocessor|my_reg|valA[16]~14_combout\ & (\myprocessor|my_reg|valA[11]~279_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~14_combout\,
	datab => \myprocessor|my_reg|valA[11]~279_combout\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_reg|regs:3:reg_array|r|bits:11:r~q\,
	combout => \myprocessor|my_reg|valA[11]~280_combout\);

-- Location: LCCOMB_X58_Y37_N8
\myprocessor|my_reg|valA[11]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[11]~281_combout\ = (\myprocessor|my_reg|valA[16]~10_combout\ & ((\myprocessor|my_reg|valA[11]~276_combout\) # ((\myprocessor|my_reg|valA[16]~13_combout\)))) # (!\myprocessor|my_reg|valA[16]~10_combout\ & 
-- (((\myprocessor|my_reg|valA[11]~280_combout\ & !\myprocessor|my_reg|valA[16]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~10_combout\,
	datab => \myprocessor|my_reg|valA[11]~276_combout\,
	datac => \myprocessor|my_reg|valA[11]~280_combout\,
	datad => \myprocessor|my_reg|valA[16]~13_combout\,
	combout => \myprocessor|my_reg|valA[11]~281_combout\);

-- Location: FF_X55_Y37_N17
\myprocessor|my_reg|regs:15:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|mux_input_out|F~47_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:15:reg_array|r|bits:11:r~q\);

-- Location: FF_X63_Y37_N19
\myprocessor|my_reg|regs:12:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:12:reg_array|r|bits:11:r~q\);

-- Location: FF_X63_Y37_N17
\myprocessor|my_reg|regs:14:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:14:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X63_Y37_N18
\myprocessor|my_reg|valA[11]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[11]~282_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:14:reg_array|r|bits:11:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\myprocessor|my_reg|regs:12:reg_array|r|bits:11:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:12:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_reg|regs:14:reg_array|r|bits:11:r~q\,
	combout => \myprocessor|my_reg|valA[11]~282_combout\);

-- Location: FF_X62_Y37_N31
\myprocessor|my_reg|regs:13:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:13:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X62_Y37_N16
\myprocessor|my_reg|valA[11]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[11]~283_combout\ = (\myprocessor|my_reg|valA[11]~282_combout\ & ((\myprocessor|my_reg|regs:15:reg_array|r|bits:11:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_reg|valA[11]~282_combout\ & (((\myprocessor|my_reg|regs:13:reg_array|r|bits:11:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:15:reg_array|r|bits:11:r~q\,
	datab => \myprocessor|my_reg|valA[11]~282_combout\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_reg|valA[11]~283_combout\);

-- Location: LCCOMB_X58_Y37_N18
\myprocessor|my_reg|valA[11]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[11]~284_combout\ = (\myprocessor|my_reg|valA[11]~281_combout\ & (((\myprocessor|my_reg|valA[11]~283_combout\) # (!\myprocessor|my_reg|valA[16]~13_combout\)))) # (!\myprocessor|my_reg|valA[11]~281_combout\ & 
-- (\myprocessor|my_reg|valA[11]~266_combout\ & ((\myprocessor|my_reg|valA[16]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[11]~266_combout\,
	datab => \myprocessor|my_reg|valA[11]~281_combout\,
	datac => \myprocessor|my_reg|valA[11]~283_combout\,
	datad => \myprocessor|my_reg|valA[16]~13_combout\,
	combout => \myprocessor|my_reg|valA[11]~284_combout\);

-- Location: LCCOMB_X50_Y36_N4
\myprocessor|my_alu|R[11]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[11]~100_combout\ = (\myprocessor|my_alu|R[11]~99_combout\ & (((\myprocessor|my_reg|valA[11]~284_combout\) # (!\myprocessor|my_alu|R[1]~29_combout\)))) # (!\myprocessor|my_alu|R[11]~99_combout\ & 
-- ((\myprocessor|my_reg|valA[11]~284_combout\ & ((!\myprocessor|my_alu|R[1]~29_combout\))) # (!\myprocessor|my_reg|valA[11]~284_combout\ & (!\myprocessor|my_control|ALUop[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[1]~3_combout\,
	datab => \myprocessor|my_alu|R[11]~99_combout\,
	datac => \myprocessor|my_reg|valA[11]~284_combout\,
	datad => \myprocessor|my_alu|R[1]~29_combout\,
	combout => \myprocessor|my_alu|R[11]~100_combout\);

-- Location: LCCOMB_X61_Y36_N28
\myprocessor|my_reg|regs:9:reg_array|r|bits:26:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:9:reg_array|r|bits:26:r~feeder_combout\ = \myprocessor|mux_input_out|F~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~84_combout\,
	combout => \myprocessor|my_reg|regs:9:reg_array|r|bits:26:r~feeder_combout\);

-- Location: FF_X61_Y36_N29
\myprocessor|my_reg|regs:9:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:9:reg_array|r|bits:26:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:9:reg_array|r|bits:26:r~q\);

-- Location: FF_X61_Y36_N31
\myprocessor|my_reg|regs:11:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:11:reg_array|r|bits:26:r~q\);

-- Location: FF_X60_Y36_N25
\myprocessor|my_reg|regs:10:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:10:reg_array|r|bits:26:r~q\);

-- Location: LCCOMB_X61_Y35_N22
\myprocessor|my_reg|valA[26]~535\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[26]~535_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:10:reg_array|r|bits:26:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\myprocessor|my_reg|regs:8:reg_array|r|bits:26:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_reg|regs:10:reg_array|r|bits:26:r~q\,
	combout => \myprocessor|my_reg|valA[26]~535_combout\);

-- Location: LCCOMB_X61_Y36_N30
\myprocessor|my_reg|valA[26]~536\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[26]~536_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[26]~535_combout\ & ((\myprocessor|my_reg|regs:11:reg_array|r|bits:26:r~q\))) # 
-- (!\myprocessor|my_reg|valA[26]~535_combout\ & (\myprocessor|my_reg|regs:9:reg_array|r|bits:26:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|valA[26]~535_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|regs:9:reg_array|r|bits:26:r~q\,
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_reg|valA[26]~535_combout\,
	combout => \myprocessor|my_reg|valA[26]~536_combout\);

-- Location: FF_X60_Y32_N27
\myprocessor|my_reg|regs:6:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:6:reg_array|r|bits:26:r~q\);

-- Location: FF_X60_Y32_N13
\myprocessor|my_reg|regs:7:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:7:reg_array|r|bits:26:r~q\);

-- Location: FF_X61_Y32_N1
\myprocessor|my_reg|regs:5:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:5:reg_array|r|bits:26:r~q\);

-- Location: FF_X61_Y32_N19
\myprocessor|my_reg|regs:4:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:4:reg_array|r|bits:26:r~q\);

-- Location: LCCOMB_X61_Y32_N18
\myprocessor|my_reg|valA[26]~537\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[26]~537_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|regs:5:reg_array|r|bits:26:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|regs:4:reg_array|r|bits:26:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|regs:5:reg_array|r|bits:26:r~q\,
	datac => \myprocessor|my_reg|regs:4:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[26]~537_combout\);

-- Location: LCCOMB_X60_Y32_N12
\myprocessor|my_reg|valA[26]~538\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[26]~538_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[26]~537_combout\ & ((\myprocessor|my_reg|regs:7:reg_array|r|bits:26:r~q\))) # 
-- (!\myprocessor|my_reg|valA[26]~537_combout\ & (\myprocessor|my_reg|regs:6:reg_array|r|bits:26:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_reg|valA[26]~537_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:6:reg_array|r|bits:26:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_reg|valA[26]~537_combout\,
	combout => \myprocessor|my_reg|valA[26]~538_combout\);

-- Location: FF_X63_Y32_N29
\myprocessor|my_reg|regs:1:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:1:reg_array|r|bits:26:r~q\);

-- Location: LCCOMB_X63_Y32_N28
\myprocessor|my_reg|valA[26]~539\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[26]~539_combout\ = (\myprocessor|my_reg|valA[16]~17_combout\ & ((\myprocessor|my_reg|valA[16]~18_combout\ & (\myprocessor|my_reg|valA[26]~538_combout\)) # (!\myprocessor|my_reg|valA[16]~18_combout\ & 
-- ((\myprocessor|my_reg|regs:1:reg_array|r|bits:26:r~q\))))) # (!\myprocessor|my_reg|valA[16]~17_combout\ & (((\myprocessor|my_reg|valA[16]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~17_combout\,
	datab => \myprocessor|my_reg|valA[26]~538_combout\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_reg|valA[16]~18_combout\,
	combout => \myprocessor|my_reg|valA[26]~539_combout\);

-- Location: FF_X63_Y32_N3
\myprocessor|my_reg|regs:2:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:2:reg_array|r|bits:26:r~q\);

-- Location: FF_X63_Y34_N9
\myprocessor|my_reg|regs:3:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:3:reg_array|r|bits:26:r~q\);

-- Location: LCCOMB_X63_Y32_N2
\myprocessor|my_reg|valA[26]~540\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[26]~540_combout\ = (\myprocessor|my_reg|valA[16]~14_combout\ & ((\myprocessor|my_reg|valA[26]~539_combout\ & ((\myprocessor|my_reg|regs:3:reg_array|r|bits:26:r~q\))) # (!\myprocessor|my_reg|valA[26]~539_combout\ & 
-- (\myprocessor|my_reg|regs:2:reg_array|r|bits:26:r~q\)))) # (!\myprocessor|my_reg|valA[16]~14_combout\ & (\myprocessor|my_reg|valA[26]~539_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~14_combout\,
	datab => \myprocessor|my_reg|valA[26]~539_combout\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_reg|regs:3:reg_array|r|bits:26:r~q\,
	combout => \myprocessor|my_reg|valA[26]~540_combout\);

-- Location: LCCOMB_X59_Y33_N26
\myprocessor|my_reg|valA[26]~541\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[26]~541_combout\ = (\myprocessor|my_reg|valA[16]~13_combout\ & ((\myprocessor|my_reg|valA[26]~536_combout\) # ((\myprocessor|my_reg|valA[16]~10_combout\)))) # (!\myprocessor|my_reg|valA[16]~13_combout\ & 
-- (((!\myprocessor|my_reg|valA[16]~10_combout\ & \myprocessor|my_reg|valA[26]~540_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~13_combout\,
	datab => \myprocessor|my_reg|valA[26]~536_combout\,
	datac => \myprocessor|my_reg|valA[16]~10_combout\,
	datad => \myprocessor|my_reg|valA[26]~540_combout\,
	combout => \myprocessor|my_reg|valA[26]~541_combout\);

-- Location: FF_X57_Y38_N17
\myprocessor|my_reg|regs:13:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:13:reg_array|r|bits:26:r~q\);

-- Location: FF_X60_Y38_N27
\myprocessor|my_reg|regs:12:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:12:reg_array|r|bits:26:r~q\);

-- Location: LCCOMB_X60_Y38_N26
\myprocessor|my_reg|valA[26]~542\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[26]~542_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|regs:13:reg_array|r|bits:26:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|regs:12:reg_array|r|bits:26:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:13:reg_array|r|bits:26:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:12:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[26]~542_combout\);

-- Location: FF_X58_Y36_N15
\myprocessor|my_reg|regs:15:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:15:reg_array|r|bits:26:r~q\);

-- Location: FF_X58_Y36_N5
\myprocessor|my_reg|regs:14:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:14:reg_array|r|bits:26:r~q\);

-- Location: LCCOMB_X58_Y36_N4
\myprocessor|my_reg|valA[26]~543\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[26]~543_combout\ = (\myprocessor|my_reg|valA[26]~542_combout\ & ((\myprocessor|my_reg|regs:15:reg_array|r|bits:26:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_reg|valA[26]~542_combout\ & (((\myprocessor|my_reg|regs:14:reg_array|r|bits:26:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[26]~542_combout\,
	datab => \myprocessor|my_reg|regs:15:reg_array|r|bits:26:r~q\,
	datac => \myprocessor|my_reg|regs:14:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[26]~543_combout\);

-- Location: FF_X58_Y42_N21
\myprocessor|my_reg|regs:19:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:19:reg_array|r|bits:26:r~q\);

-- Location: FF_X58_Y42_N3
\myprocessor|my_reg|regs:23:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:23:reg_array|r|bits:26:r~q\);

-- Location: LCCOMB_X58_Y42_N20
\myprocessor|my_reg|valA[26]~532\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[26]~532_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)) # ((\myprocessor|my_reg|regs:23:reg_array|r|bits:26:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:19:reg_array|r|bits:26:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_reg|regs:23:reg_array|r|bits:26:r~q\,
	combout => \myprocessor|my_reg|valA[26]~532_combout\);

-- Location: FF_X58_Y40_N9
\myprocessor|my_reg|regs:27:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:27:reg_array|r|bits:26:r~q\);

-- Location: FF_X58_Y40_N19
\myprocessor|my_reg|regs:31:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:31:reg_array|r|bits:26:r~q\);

-- Location: LCCOMB_X58_Y40_N18
\myprocessor|my_reg|valA[26]~533\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[26]~533_combout\ = (\myprocessor|my_reg|valA[26]~532_combout\ & (((\myprocessor|my_reg|regs:31:reg_array|r|bits:26:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_reg|valA[26]~532_combout\ & (\myprocessor|my_reg|regs:27:reg_array|r|bits:26:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[26]~532_combout\,
	datab => \myprocessor|my_reg|regs:27:reg_array|r|bits:26:r~q\,
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[26]~533_combout\);

-- Location: FF_X57_Y42_N9
\myprocessor|my_reg|regs:24:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:24:reg_array|r|bits:26:r~q\);

-- Location: FF_X57_Y42_N19
\myprocessor|my_reg|regs:16:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:16:reg_array|r|bits:26:r~q\);

-- Location: LCCOMB_X57_Y42_N18
\myprocessor|my_reg|valA[26]~529\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[26]~529_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:24:reg_array|r|bits:26:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|regs:16:reg_array|r|bits:26:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:24:reg_array|r|bits:26:r~q\,
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[26]~529_combout\);

-- Location: LCCOMB_X55_Y39_N28
\myprocessor|my_reg|regs:20:reg_array|r|bits:26:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:20:reg_array|r|bits:26:r~feeder_combout\ = \myprocessor|mux_input_out|F~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~84_combout\,
	combout => \myprocessor|my_reg|regs:20:reg_array|r|bits:26:r~feeder_combout\);

-- Location: FF_X55_Y39_N29
\myprocessor|my_reg|regs:20:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:20:reg_array|r|bits:26:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:20:reg_array|r|bits:26:r~q\);

-- Location: FF_X57_Y40_N13
\myprocessor|my_reg|regs:28:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:28:reg_array|r|bits:26:r~q\);

-- Location: LCCOMB_X57_Y40_N12
\myprocessor|my_reg|valA[26]~530\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[26]~530_combout\ = (\myprocessor|my_reg|valA[26]~529_combout\ & (((\myprocessor|my_reg|regs:28:reg_array|r|bits:26:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_reg|valA[26]~529_combout\ & (\myprocessor|my_reg|regs:20:reg_array|r|bits:26:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[26]~529_combout\,
	datab => \myprocessor|my_reg|regs:20:reg_array|r|bits:26:r~q\,
	datac => \myprocessor|my_reg|regs:28:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[26]~530_combout\);

-- Location: LCCOMB_X56_Y41_N30
\myprocessor|my_reg|regs:25:reg_array|r|bits:26:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:25:reg_array|r|bits:26:r~feeder_combout\ = \myprocessor|mux_input_out|F~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~84_combout\,
	combout => \myprocessor|my_reg|regs:25:reg_array|r|bits:26:r~feeder_combout\);

-- Location: FF_X56_Y41_N31
\myprocessor|my_reg|regs:25:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:25:reg_array|r|bits:26:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[25]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:25:reg_array|r|bits:26:r~q\);

-- Location: FF_X56_Y41_N25
\myprocessor|my_reg|regs:17:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:17:reg_array|r|bits:26:r~q\);

-- Location: LCCOMB_X56_Y41_N24
\myprocessor|my_reg|valA[26]~527\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[26]~527_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:25:reg_array|r|bits:26:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_reg|regs:17:reg_array|r|bits:26:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:25:reg_array|r|bits:26:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[26]~527_combout\);

-- Location: FF_X56_Y38_N19
\myprocessor|my_reg|regs:29:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[29]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:29:reg_array|r|bits:26:r~q\);

-- Location: FF_X57_Y38_N7
\myprocessor|my_reg|regs:21:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:21:reg_array|r|bits:26:r~q\);

-- Location: LCCOMB_X56_Y38_N18
\myprocessor|my_reg|valA[26]~528\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[26]~528_combout\ = (\myprocessor|my_reg|valA[26]~527_combout\ & (((\myprocessor|my_reg|regs:29:reg_array|r|bits:26:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))) # 
-- (!\myprocessor|my_reg|valA[26]~527_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:21:reg_array|r|bits:26:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[26]~527_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_reg|regs:21:reg_array|r|bits:26:r~q\,
	combout => \myprocessor|my_reg|valA[26]~528_combout\);

-- Location: LCCOMB_X57_Y40_N14
\myprocessor|my_reg|valA[26]~531\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[26]~531_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|valA[26]~528_combout\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|valA[26]~530_combout\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[26]~530_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|valA[26]~528_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[26]~531_combout\);

-- Location: LCCOMB_X56_Y38_N8
\myprocessor|my_reg|regs:22:reg_array|r|bits:26:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:22:reg_array|r|bits:26:r~feeder_combout\ = \myprocessor|mux_input_out|F~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~84_combout\,
	combout => \myprocessor|my_reg|regs:22:reg_array|r|bits:26:r~feeder_combout\);

-- Location: FF_X56_Y38_N9
\myprocessor|my_reg|regs:22:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:22:reg_array|r|bits:26:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[22]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:22:reg_array|r|bits:26:r~q\);

-- Location: FF_X55_Y40_N5
\myprocessor|my_reg|regs:18:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:18:reg_array|r|bits:26:r~q\);

-- Location: LCCOMB_X55_Y40_N4
\myprocessor|my_reg|valA[26]~525\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[26]~525_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:26:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|regs:18:reg_array|r|bits:26:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:22:reg_array|r|bits:26:r~q\,
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[26]~525_combout\);

-- Location: FF_X55_Y39_N11
\myprocessor|my_reg|regs:26:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[26]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:26:reg_array|r|bits:26:r~q\);

-- Location: FF_X56_Y40_N21
\myprocessor|my_reg|regs:30:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:30:reg_array|r|bits:26:r~q\);

-- Location: LCCOMB_X55_Y39_N10
\myprocessor|my_reg|valA[26]~526\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[26]~526_combout\ = (\myprocessor|my_reg|valA[26]~525_combout\ & (((\myprocessor|my_reg|regs:30:reg_array|r|bits:26:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))) # 
-- (!\myprocessor|my_reg|valA[26]~525_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:26:reg_array|r|bits:26:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[26]~525_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_reg|regs:30:reg_array|r|bits:26:r~q\,
	combout => \myprocessor|my_reg|valA[26]~526_combout\);

-- Location: LCCOMB_X59_Y33_N24
\myprocessor|my_reg|valA[26]~534\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[26]~534_combout\ = (\myprocessor|my_reg|valA[26]~531_combout\ & ((\myprocessor|my_reg|valA[26]~533_combout\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # (!\myprocessor|my_reg|valA[26]~531_combout\ 
-- & (((\myprocessor|my_reg|valA[26]~526_combout\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[26]~533_combout\,
	datab => \myprocessor|my_reg|valA[26]~531_combout\,
	datac => \myprocessor|my_reg|valA[26]~526_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[26]~534_combout\);

-- Location: LCCOMB_X59_Y33_N20
\myprocessor|my_reg|valA[26]~544\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[26]~544_combout\ = (\myprocessor|my_reg|valA[26]~541_combout\ & ((\myprocessor|my_reg|valA[26]~543_combout\) # ((!\myprocessor|my_reg|valA[16]~10_combout\)))) # (!\myprocessor|my_reg|valA[26]~541_combout\ & 
-- (((\myprocessor|my_reg|valA[16]~10_combout\ & \myprocessor|my_reg|valA[26]~534_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[26]~541_combout\,
	datab => \myprocessor|my_reg|valA[26]~543_combout\,
	datac => \myprocessor|my_reg|valA[16]~10_combout\,
	datad => \myprocessor|my_reg|valA[26]~534_combout\,
	combout => \myprocessor|my_reg|valA[26]~544_combout\);

-- Location: FF_X56_Y41_N9
\myprocessor|my_reg|regs:17:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~82_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:17:reg_array|r|bits:25:r~q\);

-- Location: LCCOMB_X55_Y38_N18
\myprocessor|my_reg|regs:23:reg_array|r|bits:25:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:23:reg_array|r|bits:25:r~feeder_combout\ = \myprocessor|mux_input_out|F~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~82_combout\,
	combout => \myprocessor|my_reg|regs:23:reg_array|r|bits:25:r~feeder_combout\);

-- Location: FF_X55_Y38_N19
\myprocessor|my_reg|regs:23:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:23:reg_array|r|bits:25:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:23:reg_array|r|bits:25:r~q\);

-- Location: FF_X55_Y38_N25
\myprocessor|my_reg|regs:21:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~82_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:21:reg_array|r|bits:25:r~q\);

-- Location: LCCOMB_X55_Y38_N24
\myprocessor|my_reg|valB[25]~544\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[25]~544_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|regs:23:reg_array|r|bits:25:r~q\) # ((\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (((\myprocessor|my_reg|regs:21:reg_array|r|bits:25:r~q\ & !\myprocessor|my_reg|valB[19]~684_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:23:reg_array|r|bits:25:r~q\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_reg|valB[19]~684_combout\,
	combout => \myprocessor|my_reg|valB[25]~544_combout\);

-- Location: FF_X56_Y38_N21
\myprocessor|my_reg|regs:22:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~82_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[22]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:22:reg_array|r|bits:25:r~q\);

-- Location: LCCOMB_X60_Y40_N22
\myprocessor|my_reg|regs:20:reg_array|r|bits:25:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:20:reg_array|r|bits:25:r~feeder_combout\ = \myprocessor|mux_input_out|F~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~82_combout\,
	combout => \myprocessor|my_reg|regs:20:reg_array|r|bits:25:r~feeder_combout\);

-- Location: FF_X60_Y40_N23
\myprocessor|my_reg|regs:20:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:20:reg_array|r|bits:25:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:20:reg_array|r|bits:25:r~q\);

-- Location: LCCOMB_X56_Y38_N20
\myprocessor|my_reg|valB[25]~545\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[25]~545_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[25]~544_combout\ & (\myprocessor|my_reg|regs:22:reg_array|r|bits:25:r~q\)) # (!\myprocessor|my_reg|valB[25]~544_combout\ & 
-- ((\myprocessor|my_reg|regs:20:reg_array|r|bits:25:r~q\))))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|valB[25]~544_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[25]~544_combout\,
	datac => \myprocessor|my_reg|regs:22:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_reg|regs:20:reg_array|r|bits:25:r~q\,
	combout => \myprocessor|my_reg|valB[25]~545_combout\);

-- Location: FF_X57_Y41_N25
\myprocessor|my_reg|regs:18:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~82_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:18:reg_array|r|bits:25:r~q\);

-- Location: LCCOMB_X57_Y41_N14
\myprocessor|my_reg|valB[25]~546\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[25]~546_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[25]~545_combout\) # ((\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (((!\myprocessor|my_reg|valB[19]~12_combout\ & \myprocessor|my_reg|regs:18:reg_array|r|bits:25:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[25]~545_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|valB[19]~12_combout\,
	datad => \myprocessor|my_reg|regs:18:reg_array|r|bits:25:r~q\,
	combout => \myprocessor|my_reg|valB[25]~546_combout\);

-- Location: FF_X59_Y40_N25
\myprocessor|my_reg|regs:19:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~82_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:19:reg_array|r|bits:25:r~q\);

-- Location: LCCOMB_X57_Y41_N0
\myprocessor|my_reg|valB[25]~547\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[25]~547_combout\ = (\myprocessor|my_reg|valB[25]~546_combout\ & (((\myprocessor|my_reg|regs:19:reg_array|r|bits:25:r~q\) # (!\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[25]~546_combout\ & 
-- (\myprocessor|my_reg|regs:17:reg_array|r|bits:25:r~q\ & (\myprocessor|my_reg|valB[19]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:17:reg_array|r|bits:25:r~q\,
	datab => \myprocessor|my_reg|valB[25]~546_combout\,
	datac => \myprocessor|my_reg|valB[19]~12_combout\,
	datad => \myprocessor|my_reg|regs:19:reg_array|r|bits:25:r~q\,
	combout => \myprocessor|my_reg|valB[25]~547_combout\);

-- Location: FF_X61_Y40_N13
\myprocessor|my_reg|regs:16:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~82_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:16:reg_array|r|bits:25:r~q\);

-- Location: LCCOMB_X57_Y41_N18
\myprocessor|my_reg|valB[25]~548\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[25]~548_combout\ = (\myprocessor|my_reg|valB[19]~31_combout\ & ((\myprocessor|my_reg|valB[25]~547_combout\) # ((\myprocessor|mux_rdst|F[3]~1_combout\)))) # (!\myprocessor|my_reg|valB[19]~31_combout\ & 
-- (((\myprocessor|my_reg|regs:16:reg_array|r|bits:25:r~q\ & !\myprocessor|mux_rdst|F[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~31_combout\,
	datab => \myprocessor|my_reg|valB[25]~547_combout\,
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|mux_rdst|F[3]~1_combout\,
	combout => \myprocessor|my_reg|valB[25]~548_combout\);

-- Location: FF_X61_Y40_N11
\myprocessor|my_reg|regs:24:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~82_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:24:reg_array|r|bits:25:r~q\);

-- Location: FF_X56_Y40_N13
\myprocessor|my_reg|regs:26:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~82_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[26]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:26:reg_array|r|bits:25:r~q\);

-- Location: LCCOMB_X56_Y41_N22
\myprocessor|my_reg|regs:25:reg_array|r|bits:25:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:25:reg_array|r|bits:25:r~feeder_combout\ = \myprocessor|mux_input_out|F~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~82_combout\,
	combout => \myprocessor|my_reg|regs:25:reg_array|r|bits:25:r~feeder_combout\);

-- Location: FF_X56_Y41_N23
\myprocessor|my_reg|regs:25:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:25:reg_array|r|bits:25:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[25]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:25:reg_array|r|bits:25:r~q\);

-- Location: LCCOMB_X56_Y40_N12
\myprocessor|my_reg|valB[25]~551\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[25]~551_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\) # ((\myprocessor|my_reg|regs:25:reg_array|r|bits:25:r~q\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:25:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_reg|regs:25:reg_array|r|bits:25:r~q\,
	combout => \myprocessor|my_reg|valB[25]~551_combout\);

-- Location: FF_X58_Y40_N25
\myprocessor|my_reg|regs:27:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~82_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:27:reg_array|r|bits:25:r~q\);

-- Location: FF_X56_Y40_N23
\myprocessor|my_reg|regs:30:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~82_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:30:reg_array|r|bits:25:r~q\);

-- Location: FF_X58_Y40_N27
\myprocessor|my_reg|regs:31:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~82_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:31:reg_array|r|bits:25:r~q\);

-- Location: FF_X56_Y38_N27
\myprocessor|my_reg|regs:29:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~82_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[29]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:29:reg_array|r|bits:25:r~q\);

-- Location: FF_X60_Y40_N17
\myprocessor|my_reg|regs:28:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~82_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:28:reg_array|r|bits:25:r~q\);

-- Location: LCCOMB_X60_Y40_N18
\myprocessor|my_reg|valB[25]~549\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[25]~549_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[19]~680_combout\) # ((\myprocessor|my_reg|regs:28:reg_array|r|bits:25:r~q\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|regs:29:reg_array|r|bits:25:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_reg|regs:28:reg_array|r|bits:25:r~q\,
	combout => \myprocessor|my_reg|valB[25]~549_combout\);

-- Location: LCCOMB_X59_Y40_N18
\myprocessor|my_reg|valB[25]~550\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[25]~550_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[25]~549_combout\ & (\myprocessor|my_reg|regs:30:reg_array|r|bits:25:r~q\)) # (!\myprocessor|my_reg|valB[25]~549_combout\ & 
-- ((\myprocessor|my_reg|regs:31:reg_array|r|bits:25:r~q\))))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[25]~549_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|regs:30:reg_array|r|bits:25:r~q\,
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_reg|valB[25]~549_combout\,
	combout => \myprocessor|my_reg|valB[25]~550_combout\);

-- Location: LCCOMB_X58_Y40_N24
\myprocessor|my_reg|valB[25]~552\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[25]~552_combout\ = (\myprocessor|my_reg|valB[25]~551_combout\ & (((\myprocessor|my_reg|regs:27:reg_array|r|bits:25:r~q\)) # (!\myprocessor|my_reg|valB[19]~22_combout\))) # (!\myprocessor|my_reg|valB[25]~551_combout\ & 
-- (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[25]~550_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[25]~551_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:27:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_reg|valB[25]~550_combout\,
	combout => \myprocessor|my_reg|valB[25]~552_combout\);

-- Location: LCCOMB_X61_Y40_N10
\myprocessor|my_reg|valB[25]~553\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[25]~553_combout\ = (\myprocessor|mux_rdst|F[3]~1_combout\ & ((\myprocessor|my_reg|valB[25]~548_combout\ & ((\myprocessor|my_reg|valB[25]~552_combout\))) # (!\myprocessor|my_reg|valB[25]~548_combout\ & 
-- (\myprocessor|my_reg|regs:24:reg_array|r|bits:25:r~q\)))) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & (\myprocessor|my_reg|valB[25]~548_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rdst|F[3]~1_combout\,
	datab => \myprocessor|my_reg|valB[25]~548_combout\,
	datac => \myprocessor|my_reg|regs:24:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_reg|valB[25]~552_combout\,
	combout => \myprocessor|my_reg|valB[25]~553_combout\);

-- Location: FF_X63_Y32_N17
\myprocessor|my_reg|regs:1:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~82_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:1:reg_array|r|bits:25:r~q\);

-- Location: FF_X63_Y33_N15
\myprocessor|my_reg|regs:3:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~82_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:3:reg_array|r|bits:25:r~q\);

-- Location: FF_X63_Y33_N13
\myprocessor|my_reg|regs:2:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~82_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:2:reg_array|r|bits:25:r~q\);

-- Location: FF_X60_Y32_N29
\myprocessor|my_reg|regs:7:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~82_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:7:reg_array|r|bits:25:r~q\);

-- Location: FF_X60_Y32_N19
\myprocessor|my_reg|regs:6:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~82_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:6:reg_array|r|bits:25:r~q\);

-- Location: FF_X61_Y32_N25
\myprocessor|my_reg|regs:5:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~82_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:5:reg_array|r|bits:25:r~q\);

-- Location: FF_X61_Y32_N11
\myprocessor|my_reg|regs:4:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~82_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:4:reg_array|r|bits:25:r~q\);

-- Location: LCCOMB_X61_Y32_N24
\myprocessor|my_reg|valB[25]~554\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[25]~554_combout\ = (\myprocessor|my_reg|valB[19]~50_combout\ & ((\myprocessor|my_reg|valB[19]~48_combout\) # ((\myprocessor|my_reg|regs:4:reg_array|r|bits:25:r~q\)))) # (!\myprocessor|my_reg|valB[19]~50_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~48_combout\ & (\myprocessor|my_reg|regs:5:reg_array|r|bits:25:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~50_combout\,
	datab => \myprocessor|my_reg|valB[19]~48_combout\,
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_reg|regs:4:reg_array|r|bits:25:r~q\,
	combout => \myprocessor|my_reg|valB[25]~554_combout\);

-- Location: LCCOMB_X60_Y32_N18
\myprocessor|my_reg|valB[25]~555\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[25]~555_combout\ = (\myprocessor|my_reg|valB[19]~51_combout\ & ((\myprocessor|my_reg|valB[25]~554_combout\ & ((\myprocessor|my_reg|regs:6:reg_array|r|bits:25:r~q\))) # (!\myprocessor|my_reg|valB[25]~554_combout\ & 
-- (\myprocessor|my_reg|regs:7:reg_array|r|bits:25:r~q\)))) # (!\myprocessor|my_reg|valB[19]~51_combout\ & (((\myprocessor|my_reg|valB[25]~554_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~51_combout\,
	datab => \myprocessor|my_reg|regs:7:reg_array|r|bits:25:r~q\,
	datac => \myprocessor|my_reg|regs:6:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_reg|valB[25]~554_combout\,
	combout => \myprocessor|my_reg|valB[25]~555_combout\);

-- Location: LCCOMB_X63_Y33_N16
\myprocessor|my_reg|valB[25]~556\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[25]~556_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & (((\myprocessor|my_reg|valB[19]~46_combout\)))) # (!\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[19]~46_combout\ & 
-- (\myprocessor|my_reg|regs:2:reg_array|r|bits:25:r~q\)) # (!\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|valB[25]~555_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:2:reg_array|r|bits:25:r~q\,
	datab => \myprocessor|my_reg|valB[19]~45_combout\,
	datac => \myprocessor|my_reg|valB[25]~555_combout\,
	datad => \myprocessor|my_reg|valB[19]~46_combout\,
	combout => \myprocessor|my_reg|valB[25]~556_combout\);

-- Location: LCCOMB_X63_Y33_N14
\myprocessor|my_reg|valB[25]~557\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[25]~557_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[25]~556_combout\ & (\myprocessor|my_reg|regs:1:reg_array|r|bits:25:r~q\)) # (!\myprocessor|my_reg|valB[25]~556_combout\ & 
-- ((\myprocessor|my_reg|regs:3:reg_array|r|bits:25:r~q\))))) # (!\myprocessor|my_reg|valB[19]~45_combout\ & (((\myprocessor|my_reg|valB[25]~556_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:1:reg_array|r|bits:25:r~q\,
	datab => \myprocessor|my_reg|valB[19]~45_combout\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_reg|valB[25]~556_combout\,
	combout => \myprocessor|my_reg|valB[25]~557_combout\);

-- Location: LCCOMB_X59_Y35_N12
\myprocessor|my_reg|valB[25]~558\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[25]~558_combout\ = (\myprocessor|my_reg|valB[19]~39_combout\ & ((\myprocessor|my_reg|valB[25]~553_combout\) # ((\myprocessor|my_reg|valB[19]~25_combout\)))) # (!\myprocessor|my_reg|valB[19]~39_combout\ & 
-- (((!\myprocessor|my_reg|valB[19]~25_combout\ & \myprocessor|my_reg|valB[25]~557_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~39_combout\,
	datab => \myprocessor|my_reg|valB[25]~553_combout\,
	datac => \myprocessor|my_reg|valB[19]~25_combout\,
	datad => \myprocessor|my_reg|valB[25]~557_combout\,
	combout => \myprocessor|my_reg|valB[25]~558_combout\);

-- Location: FF_X61_Y35_N31
\myprocessor|my_reg|regs:8:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~82_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[8]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:8:reg_array|r|bits:25:r~q\);

-- Location: FF_X63_Y35_N31
\myprocessor|my_reg|regs:11:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~82_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:11:reg_array|r|bits:25:r~q\);

-- Location: FF_X58_Y35_N9
\myprocessor|my_reg|regs:13:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~82_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:13:reg_array|r|bits:25:r~q\);

-- Location: FF_X58_Y35_N11
\myprocessor|my_reg|regs:15:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~82_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:15:reg_array|r|bits:25:r~q\);

-- Location: LCCOMB_X58_Y35_N10
\myprocessor|my_reg|valB[25]~540\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[25]~540_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|regs:15:reg_array|r|bits:25:r~q\) # (\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (\myprocessor|my_reg|regs:13:reg_array|r|bits:25:r~q\ & ((!\myprocessor|my_reg|valB[19]~684_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|regs:13:reg_array|r|bits:25:r~q\,
	datac => \myprocessor|my_reg|regs:15:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_reg|valB[19]~684_combout\,
	combout => \myprocessor|my_reg|valB[25]~540_combout\);

-- Location: FF_X61_Y35_N1
\myprocessor|my_reg|regs:12:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~82_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:12:reg_array|r|bits:25:r~q\);

-- Location: LCCOMB_X62_Y35_N20
\myprocessor|my_reg|valB[25]~541\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[25]~541_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[25]~540_combout\ & (\myprocessor|my_reg|regs:14:reg_array|r|bits:25:r~q\)) # (!\myprocessor|my_reg|valB[25]~540_combout\ & 
-- ((\myprocessor|my_reg|regs:12:reg_array|r|bits:25:r~q\))))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|valB[25]~540_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[25]~540_combout\,
	datac => \myprocessor|my_reg|regs:14:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_reg|regs:12:reg_array|r|bits:25:r~q\,
	combout => \myprocessor|my_reg|valB[25]~541_combout\);

-- Location: FF_X62_Y35_N19
\myprocessor|my_reg|regs:10:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~82_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:10:reg_array|r|bits:25:r~q\);

-- Location: LCCOMB_X62_Y35_N18
\myprocessor|my_reg|valB[25]~542\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[25]~542_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (\myprocessor|my_reg|valB[25]~541_combout\)) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|regs:10:reg_array|r|bits:25:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[25]~541_combout\,
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_reg|valB[19]~22_combout\,
	combout => \myprocessor|my_reg|valB[25]~542_combout\);

-- Location: FF_X63_Y35_N13
\myprocessor|my_reg|regs:9:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~82_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:9:reg_array|r|bits:25:r~q\);

-- Location: LCCOMB_X63_Y35_N12
\myprocessor|my_reg|valB[25]~543\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[25]~543_combout\ = (\myprocessor|my_reg|valB[25]~542_combout\ & ((\myprocessor|my_reg|regs:11:reg_array|r|bits:25:r~q\) # ((!\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[25]~542_combout\ & 
-- (((\myprocessor|my_reg|regs:9:reg_array|r|bits:25:r~q\ & \myprocessor|my_reg|valB[19]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:11:reg_array|r|bits:25:r~q\,
	datab => \myprocessor|my_reg|valB[25]~542_combout\,
	datac => \myprocessor|my_reg|regs:9:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_reg|valB[19]~12_combout\,
	combout => \myprocessor|my_reg|valB[25]~543_combout\);

-- Location: LCCOMB_X59_Y35_N30
\myprocessor|my_reg|valB[25]~559\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[25]~559_combout\ = (\myprocessor|my_reg|valB[25]~558_combout\ & ((\myprocessor|my_reg|regs:8:reg_array|r|bits:25:r~q\) # ((!\myprocessor|my_reg|valB[19]~25_combout\)))) # (!\myprocessor|my_reg|valB[25]~558_combout\ & 
-- (((\myprocessor|my_reg|valB[19]~25_combout\ & \myprocessor|my_reg|valB[25]~543_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[25]~558_combout\,
	datab => \myprocessor|my_reg|regs:8:reg_array|r|bits:25:r~q\,
	datac => \myprocessor|my_reg|valB[19]~25_combout\,
	datad => \myprocessor|my_reg|valB[25]~543_combout\,
	combout => \myprocessor|my_reg|valB[25]~559_combout\);

-- Location: M9K_X51_Y32_N0
\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-fibonacci-dmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myprocessor|my_control|Equal6~0_combout\,
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y32_N28
\myprocessor|my_alu|R_or[25]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_or\(25) = (\myprocessor|my_reg|valA[25]~504_combout\) # ((\myprocessor|my_control|ALUinB~1_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- ((\myprocessor|my_reg|valB[25]~559_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUinB~1_combout\,
	datab => \myprocessor|my_reg|valA[25]~504_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datad => \myprocessor|my_reg|valB[25]~559_combout\,
	combout => \myprocessor|my_alu|R_or\(25));

-- Location: LCCOMB_X56_Y32_N6
\myprocessor|mux_rwd|F[25]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[25]~100_combout\ = (\myprocessor|my_control|ALUop[2]~2_combout\ & (((\myprocessor|my_alu|adder_inst|lower|cout~0_combout\)))) # (!\myprocessor|my_control|ALUop[2]~2_combout\ & 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (\myprocessor|my_control|ALUop[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datab => \myprocessor|my_control|ALUop[0]~0_combout\,
	datac => \myprocessor|my_control|ALUop[2]~2_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|cout~0_combout\,
	combout => \myprocessor|mux_rwd|F[25]~100_combout\);

-- Location: LCCOMB_X52_Y29_N8
\myprocessor|my_alu|R[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[5]~16_combout\ = (\myprocessor|mux_aluinb|F[4]~68_combout\) # ((!\myprocessor|mux_aluinb|F[3]~67_combout\ & \myprocessor|mux_aluinb|F[2]~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[4]~68_combout\,
	datab => \myprocessor|mux_aluinb|F[3]~67_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	combout => \myprocessor|my_alu|R[5]~16_combout\);

-- Location: FF_X62_Y33_N27
\myprocessor|my_reg|regs:1:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:1:reg_array|r|bits:23:r~q\);

-- Location: FF_X61_Y33_N21
\myprocessor|my_reg|regs:3:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:3:reg_array|r|bits:23:r~q\);

-- Location: FF_X61_Y33_N27
\myprocessor|my_reg|regs:2:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:2:reg_array|r|bits:23:r~q\);

-- Location: FF_X60_Y32_N9
\myprocessor|my_reg|regs:7:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:7:reg_array|r|bits:23:r~q\);

-- Location: FF_X60_Y32_N15
\myprocessor|my_reg|regs:6:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:6:reg_array|r|bits:23:r~q\);

-- Location: FF_X59_Y32_N21
\myprocessor|my_reg|regs:5:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:5:reg_array|r|bits:23:r~q\);

-- Location: FF_X59_Y32_N31
\myprocessor|my_reg|regs:4:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:4:reg_array|r|bits:23:r~q\);

-- Location: LCCOMB_X59_Y32_N20
\myprocessor|my_reg|valB[23]~494\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[23]~494_combout\ = (\myprocessor|my_reg|valB[19]~48_combout\ & (\myprocessor|my_reg|valB[19]~50_combout\)) # (!\myprocessor|my_reg|valB[19]~48_combout\ & ((\myprocessor|my_reg|valB[19]~50_combout\ & 
-- ((\myprocessor|my_reg|regs:4:reg_array|r|bits:23:r~q\))) # (!\myprocessor|my_reg|valB[19]~50_combout\ & (\myprocessor|my_reg|regs:5:reg_array|r|bits:23:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~48_combout\,
	datab => \myprocessor|my_reg|valB[19]~50_combout\,
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_reg|regs:4:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_reg|valB[23]~494_combout\);

-- Location: LCCOMB_X60_Y32_N14
\myprocessor|my_reg|valB[23]~495\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[23]~495_combout\ = (\myprocessor|my_reg|valB[19]~51_combout\ & ((\myprocessor|my_reg|valB[23]~494_combout\ & ((\myprocessor|my_reg|regs:6:reg_array|r|bits:23:r~q\))) # (!\myprocessor|my_reg|valB[23]~494_combout\ & 
-- (\myprocessor|my_reg|regs:7:reg_array|r|bits:23:r~q\)))) # (!\myprocessor|my_reg|valB[19]~51_combout\ & (((\myprocessor|my_reg|valB[23]~494_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~51_combout\,
	datab => \myprocessor|my_reg|regs:7:reg_array|r|bits:23:r~q\,
	datac => \myprocessor|my_reg|regs:6:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_reg|valB[23]~494_combout\,
	combout => \myprocessor|my_reg|valB[23]~495_combout\);

-- Location: LCCOMB_X61_Y33_N6
\myprocessor|my_reg|valB[23]~496\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[23]~496_combout\ = (\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|regs:2:reg_array|r|bits:23:r~q\) # ((\myprocessor|my_reg|valB[19]~45_combout\)))) # (!\myprocessor|my_reg|valB[19]~46_combout\ & 
-- (((\myprocessor|my_reg|valB[23]~495_combout\ & !\myprocessor|my_reg|valB[19]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:2:reg_array|r|bits:23:r~q\,
	datab => \myprocessor|my_reg|valB[23]~495_combout\,
	datac => \myprocessor|my_reg|valB[19]~46_combout\,
	datad => \myprocessor|my_reg|valB[19]~45_combout\,
	combout => \myprocessor|my_reg|valB[23]~496_combout\);

-- Location: LCCOMB_X61_Y33_N20
\myprocessor|my_reg|valB[23]~497\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[23]~497_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[23]~496_combout\ & (\myprocessor|my_reg|regs:1:reg_array|r|bits:23:r~q\)) # (!\myprocessor|my_reg|valB[23]~496_combout\ & 
-- ((\myprocessor|my_reg|regs:3:reg_array|r|bits:23:r~q\))))) # (!\myprocessor|my_reg|valB[19]~45_combout\ & (((\myprocessor|my_reg|valB[23]~496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~45_combout\,
	datab => \myprocessor|my_reg|regs:1:reg_array|r|bits:23:r~q\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_reg|valB[23]~496_combout\,
	combout => \myprocessor|my_reg|valB[23]~497_combout\);

-- Location: FF_X58_Y37_N13
\myprocessor|my_reg|regs:29:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[29]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:29:reg_array|r|bits:23:r~q\);

-- Location: FF_X59_Y39_N11
\myprocessor|my_reg|regs:28:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:28:reg_array|r|bits:23:r~q\);

-- Location: LCCOMB_X59_Y39_N28
\myprocessor|my_reg|valB[23]~489\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[23]~489_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\ & 
-- ((\myprocessor|my_reg|regs:28:reg_array|r|bits:23:r~q\))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|regs:29:reg_array|r|bits:23:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:29:reg_array|r|bits:23:r~q\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|valB[19]~684_combout\,
	datad => \myprocessor|my_reg|regs:28:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_reg|valB[23]~489_combout\);

-- Location: FF_X57_Y41_N17
\myprocessor|my_reg|regs:30:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:30:reg_array|r|bits:23:r~q\);

-- Location: FF_X58_Y40_N29
\myprocessor|my_reg|regs:31:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:31:reg_array|r|bits:23:r~q\);

-- Location: LCCOMB_X58_Y40_N14
\myprocessor|my_reg|valB[23]~490\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[23]~490_combout\ = (\myprocessor|my_reg|valB[23]~489_combout\ & (((\myprocessor|my_reg|regs:30:reg_array|r|bits:23:r~q\)) # (!\myprocessor|my_reg|valB[19]~680_combout\))) # (!\myprocessor|my_reg|valB[23]~489_combout\ & 
-- (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|regs:31:reg_array|r|bits:23:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[23]~489_combout\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_reg|regs:31:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_reg|valB[23]~490_combout\);

-- Location: FF_X58_Y40_N11
\myprocessor|my_reg|regs:27:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:27:reg_array|r|bits:23:r~q\);

-- Location: FF_X65_Y41_N9
\myprocessor|my_reg|regs:26:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[26]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:26:reg_array|r|bits:23:r~q\);

-- Location: LCCOMB_X56_Y41_N18
\myprocessor|my_reg|regs:25:reg_array|r|bits:23:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:25:reg_array|r|bits:23:r~feeder_combout\ = \myprocessor|mux_input_out|F~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~81_combout\,
	combout => \myprocessor|my_reg|regs:25:reg_array|r|bits:23:r~feeder_combout\);

-- Location: FF_X56_Y41_N19
\myprocessor|my_reg|regs:25:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:25:reg_array|r|bits:23:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[25]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:25:reg_array|r|bits:23:r~q\);

-- Location: LCCOMB_X65_Y41_N8
\myprocessor|my_reg|valB[23]~491\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[23]~491_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|valB[19]~12_combout\)) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[19]~12_combout\ & 
-- ((\myprocessor|my_reg|regs:25:reg_array|r|bits:23:r~q\))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:23:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_reg|regs:25:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_reg|valB[23]~491_combout\);

-- Location: LCCOMB_X58_Y40_N10
\myprocessor|my_reg|valB[23]~492\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[23]~492_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[23]~491_combout\ & ((\myprocessor|my_reg|regs:27:reg_array|r|bits:23:r~q\))) # (!\myprocessor|my_reg|valB[23]~491_combout\ & 
-- (\myprocessor|my_reg|valB[23]~490_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[23]~491_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[23]~490_combout\,
	datac => \myprocessor|my_reg|regs:27:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_reg|valB[23]~491_combout\,
	combout => \myprocessor|my_reg|valB[23]~492_combout\);

-- Location: FF_X58_Y39_N23
\myprocessor|my_reg|regs:24:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:24:reg_array|r|bits:23:r~q\);

-- Location: FF_X56_Y41_N13
\myprocessor|my_reg|regs:17:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:17:reg_array|r|bits:23:r~q\);

-- Location: FF_X57_Y41_N23
\myprocessor|my_reg|regs:18:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:18:reg_array|r|bits:23:r~q\);

-- Location: FF_X58_Y41_N9
\myprocessor|my_reg|regs:21:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:21:reg_array|r|bits:23:r~q\);

-- Location: LCCOMB_X59_Y40_N12
\myprocessor|my_reg|regs:23:reg_array|r|bits:23:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:23:reg_array|r|bits:23:r~feeder_combout\ = \myprocessor|mux_input_out|F~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~81_combout\,
	combout => \myprocessor|my_reg|regs:23:reg_array|r|bits:23:r~feeder_combout\);

-- Location: FF_X59_Y40_N13
\myprocessor|my_reg|regs:23:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:23:reg_array|r|bits:23:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:23:reg_array|r|bits:23:r~q\);

-- Location: LCCOMB_X58_Y41_N8
\myprocessor|my_reg|valB[23]~484\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[23]~484_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|valB[19]~680_combout\)) # (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[19]~680_combout\ & 
-- ((\myprocessor|my_reg|regs:23:reg_array|r|bits:23:r~q\))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:23:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_reg|regs:23:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_reg|valB[23]~484_combout\);

-- Location: FF_X58_Y41_N19
\myprocessor|my_reg|regs:22:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[22]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:22:reg_array|r|bits:23:r~q\);

-- Location: LCCOMB_X58_Y39_N20
\myprocessor|my_reg|regs:20:reg_array|r|bits:23:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:20:reg_array|r|bits:23:r~feeder_combout\ = \myprocessor|mux_input_out|F~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~81_combout\,
	combout => \myprocessor|my_reg|regs:20:reg_array|r|bits:23:r~feeder_combout\);

-- Location: FF_X58_Y39_N21
\myprocessor|my_reg|regs:20:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:20:reg_array|r|bits:23:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:20:reg_array|r|bits:23:r~q\);

-- Location: LCCOMB_X58_Y41_N18
\myprocessor|my_reg|valB[23]~485\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[23]~485_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[23]~484_combout\ & (\myprocessor|my_reg|regs:22:reg_array|r|bits:23:r~q\)) # (!\myprocessor|my_reg|valB[23]~484_combout\ & 
-- ((\myprocessor|my_reg|regs:20:reg_array|r|bits:23:r~q\))))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|valB[23]~484_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[23]~484_combout\,
	datac => \myprocessor|my_reg|regs:22:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_reg|regs:20:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_reg|valB[23]~485_combout\);

-- Location: LCCOMB_X57_Y41_N26
\myprocessor|my_reg|valB[23]~486\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[23]~486_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\ & 
-- ((\myprocessor|my_reg|valB[23]~485_combout\))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|regs:18:reg_array|r|bits:23:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:18:reg_array|r|bits:23:r~q\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|valB[19]~22_combout\,
	datad => \myprocessor|my_reg|valB[23]~485_combout\,
	combout => \myprocessor|my_reg|valB[23]~486_combout\);

-- Location: FF_X59_Y40_N23
\myprocessor|my_reg|regs:19:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:19:reg_array|r|bits:23:r~q\);

-- Location: LCCOMB_X57_Y41_N20
\myprocessor|my_reg|valB[23]~487\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[23]~487_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[23]~486_combout\ & ((\myprocessor|my_reg|regs:19:reg_array|r|bits:23:r~q\))) # (!\myprocessor|my_reg|valB[23]~486_combout\ & 
-- (\myprocessor|my_reg|regs:17:reg_array|r|bits:23:r~q\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[23]~486_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:17:reg_array|r|bits:23:r~q\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|valB[23]~486_combout\,
	datad => \myprocessor|my_reg|regs:19:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_reg|valB[23]~487_combout\);

-- Location: FF_X59_Y39_N1
\myprocessor|my_reg|regs:16:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:16:reg_array|r|bits:23:r~q\);

-- Location: LCCOMB_X57_Y41_N30
\myprocessor|my_reg|valB[23]~488\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[23]~488_combout\ = (\myprocessor|my_reg|valB[19]~31_combout\ & ((\myprocessor|my_reg|valB[23]~487_combout\) # ((\myprocessor|mux_rdst|F[3]~1_combout\)))) # (!\myprocessor|my_reg|valB[19]~31_combout\ & 
-- (((\myprocessor|my_reg|regs:16:reg_array|r|bits:23:r~q\ & !\myprocessor|mux_rdst|F[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~31_combout\,
	datab => \myprocessor|my_reg|valB[23]~487_combout\,
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|mux_rdst|F[3]~1_combout\,
	combout => \myprocessor|my_reg|valB[23]~488_combout\);

-- Location: LCCOMB_X58_Y39_N22
\myprocessor|my_reg|valB[23]~493\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[23]~493_combout\ = (\myprocessor|mux_rdst|F[3]~1_combout\ & ((\myprocessor|my_reg|valB[23]~488_combout\ & (\myprocessor|my_reg|valB[23]~492_combout\)) # (!\myprocessor|my_reg|valB[23]~488_combout\ & 
-- ((\myprocessor|my_reg|regs:24:reg_array|r|bits:23:r~q\))))) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & (((\myprocessor|my_reg|valB[23]~488_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[23]~492_combout\,
	datab => \myprocessor|mux_rdst|F[3]~1_combout\,
	datac => \myprocessor|my_reg|regs:24:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_reg|valB[23]~488_combout\,
	combout => \myprocessor|my_reg|valB[23]~493_combout\);

-- Location: LCCOMB_X59_Y35_N0
\myprocessor|my_reg|valB[23]~498\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[23]~498_combout\ = (\myprocessor|my_reg|valB[19]~39_combout\ & (((\myprocessor|my_reg|valB[19]~25_combout\) # (\myprocessor|my_reg|valB[23]~493_combout\)))) # (!\myprocessor|my_reg|valB[19]~39_combout\ & 
-- (\myprocessor|my_reg|valB[23]~497_combout\ & (!\myprocessor|my_reg|valB[19]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~39_combout\,
	datab => \myprocessor|my_reg|valB[23]~497_combout\,
	datac => \myprocessor|my_reg|valB[19]~25_combout\,
	datad => \myprocessor|my_reg|valB[23]~493_combout\,
	combout => \myprocessor|my_reg|valB[23]~498_combout\);

-- Location: LCCOMB_X63_Y35_N10
\myprocessor|my_reg|regs:9:reg_array|r|bits:23:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:9:reg_array|r|bits:23:r~feeder_combout\ = \myprocessor|mux_input_out|F~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~81_combout\,
	combout => \myprocessor|my_reg|regs:9:reg_array|r|bits:23:r~feeder_combout\);

-- Location: FF_X63_Y35_N11
\myprocessor|my_reg|regs:9:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:9:reg_array|r|bits:23:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:9:reg_array|r|bits:23:r~q\);

-- Location: FF_X60_Y36_N19
\myprocessor|my_reg|regs:10:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:10:reg_array|r|bits:23:r~q\);

-- Location: FF_X58_Y35_N23
\myprocessor|my_reg|regs:15:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:15:reg_array|r|bits:23:r~q\);

-- Location: FF_X58_Y35_N21
\myprocessor|my_reg|regs:13:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:13:reg_array|r|bits:23:r~q\);

-- Location: LCCOMB_X58_Y35_N20
\myprocessor|my_reg|valB[23]~480\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[23]~480_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|regs:15:reg_array|r|bits:23:r~q\) # ((\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (((\myprocessor|my_reg|regs:13:reg_array|r|bits:23:r~q\ & !\myprocessor|my_reg|valB[19]~684_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:15:reg_array|r|bits:23:r~q\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_reg|valB[19]~684_combout\,
	combout => \myprocessor|my_reg|valB[23]~480_combout\);

-- Location: FF_X58_Y34_N25
\myprocessor|my_reg|regs:14:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:14:reg_array|r|bits:23:r~q\);

-- Location: FF_X61_Y35_N21
\myprocessor|my_reg|regs:12:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:12:reg_array|r|bits:23:r~q\);

-- Location: LCCOMB_X58_Y34_N24
\myprocessor|my_reg|valB[23]~481\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[23]~481_combout\ = (\myprocessor|my_reg|valB[23]~480_combout\ & (((\myprocessor|my_reg|regs:14:reg_array|r|bits:23:r~q\)) # (!\myprocessor|my_reg|valB[19]~684_combout\))) # (!\myprocessor|my_reg|valB[23]~480_combout\ & 
-- (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|regs:12:reg_array|r|bits:23:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[23]~480_combout\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:14:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_reg|regs:12:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_reg|valB[23]~481_combout\);

-- Location: LCCOMB_X60_Y36_N12
\myprocessor|my_reg|valB[23]~482\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[23]~482_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[23]~481_combout\) # (\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (\myprocessor|my_reg|regs:10:reg_array|r|bits:23:r~q\ & ((!\myprocessor|my_reg|valB[19]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|regs:10:reg_array|r|bits:23:r~q\,
	datac => \myprocessor|my_reg|valB[23]~481_combout\,
	datad => \myprocessor|my_reg|valB[19]~12_combout\,
	combout => \myprocessor|my_reg|valB[23]~482_combout\);

-- Location: FF_X66_Y39_N27
\myprocessor|my_reg|regs:11:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:11:reg_array|r|bits:23:r~q\);

-- Location: LCCOMB_X66_Y39_N26
\myprocessor|my_reg|valB[23]~483\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[23]~483_combout\ = (\myprocessor|my_reg|valB[23]~482_combout\ & (((\myprocessor|my_reg|regs:11:reg_array|r|bits:23:r~q\) # (!\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[23]~482_combout\ & 
-- (\myprocessor|my_reg|regs:9:reg_array|r|bits:23:r~q\ & ((\myprocessor|my_reg|valB[19]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:9:reg_array|r|bits:23:r~q\,
	datab => \myprocessor|my_reg|valB[23]~482_combout\,
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_reg|valB[19]~12_combout\,
	combout => \myprocessor|my_reg|valB[23]~483_combout\);

-- Location: LCCOMB_X60_Y35_N10
\myprocessor|my_reg|valB[23]~499\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[23]~499_combout\ = (\myprocessor|my_reg|valB[23]~498_combout\ & ((\myprocessor|my_reg|regs:8:reg_array|r|bits:23:r~q\) # ((!\myprocessor|my_reg|valB[19]~25_combout\)))) # (!\myprocessor|my_reg|valB[23]~498_combout\ & 
-- (((\myprocessor|my_reg|valB[23]~483_combout\ & \myprocessor|my_reg|valB[19]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[23]~498_combout\,
	datab => \myprocessor|my_reg|regs:8:reg_array|r|bits:23:r~q\,
	datac => \myprocessor|my_reg|valB[23]~483_combout\,
	datad => \myprocessor|my_reg|valB[19]~25_combout\,
	combout => \myprocessor|my_reg|valB[23]~499_combout\);

-- Location: M9K_X64_Y32_N0
\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-fibonacci-dmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myprocessor|my_control|Equal6~0_combout\,
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y35_N2
\myprocessor|mux_rwd|F[21]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[21]~24_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31)) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30)) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) $ 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	combout => \myprocessor|mux_rwd|F[21]~24_combout\);

-- Location: FF_X61_Y35_N11
\myprocessor|my_reg|regs:8:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[8]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:8:reg_array|r|bits:19:r~q\);

-- Location: FF_X59_Y39_N7
\myprocessor|my_reg|regs:16:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:16:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X55_Y39_N30
\myprocessor|my_reg|regs:20:reg_array|r|bits:19:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:20:reg_array|r|bits:19:r~feeder_combout\ = \myprocessor|mux_input_out|F~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|mux_input_out|F~61_combout\,
	combout => \myprocessor|my_reg|regs:20:reg_array|r|bits:19:r~feeder_combout\);

-- Location: FF_X55_Y39_N31
\myprocessor|my_reg|regs:20:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:20:reg_array|r|bits:19:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:20:reg_array|r|bits:19:r~q\);

-- Location: FF_X61_Y39_N31
\myprocessor|my_reg|regs:22:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[22]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:22:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X63_Y39_N10
\myprocessor|my_reg|regs:23:reg_array|r|bits:19:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:23:reg_array|r|bits:19:r~feeder_combout\ = \myprocessor|mux_input_out|F~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~61_combout\,
	combout => \myprocessor|my_reg|regs:23:reg_array|r|bits:19:r~feeder_combout\);

-- Location: FF_X63_Y39_N11
\myprocessor|my_reg|regs:23:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:23:reg_array|r|bits:19:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:23:reg_array|r|bits:19:r~q\);

-- Location: FF_X63_Y39_N23
\myprocessor|my_reg|regs:21:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:21:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X63_Y39_N22
\myprocessor|my_reg|valB[19]~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~404_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|regs:23:reg_array|r|bits:19:r~q\) # ((\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (((\myprocessor|my_reg|regs:21:reg_array|r|bits:19:r~q\ & !\myprocessor|my_reg|valB[19]~684_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|regs:23:reg_array|r|bits:19:r~q\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_reg|valB[19]~684_combout\,
	combout => \myprocessor|my_reg|valB[19]~404_combout\);

-- Location: LCCOMB_X61_Y39_N30
\myprocessor|my_reg|valB[19]~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~405_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[19]~404_combout\ & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:19:r~q\))) # (!\myprocessor|my_reg|valB[19]~404_combout\ & 
-- (\myprocessor|my_reg|regs:20:reg_array|r|bits:19:r~q\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[19]~404_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:20:reg_array|r|bits:19:r~q\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:22:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_reg|valB[19]~404_combout\,
	combout => \myprocessor|my_reg|valB[19]~405_combout\);

-- Location: FF_X61_Y39_N9
\myprocessor|my_reg|regs:18:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:18:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X61_Y39_N10
\myprocessor|my_reg|valB[19]~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~406_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (\myprocessor|my_reg|valB[19]~405_combout\)) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|regs:18:reg_array|r|bits:19:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~405_combout\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_reg|valB[19]~22_combout\,
	combout => \myprocessor|my_reg|valB[19]~406_combout\);

-- Location: FF_X59_Y40_N3
\myprocessor|my_reg|regs:19:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:19:reg_array|r|bits:19:r~q\);

-- Location: FF_X62_Y39_N3
\myprocessor|my_reg|regs:17:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:17:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X58_Y41_N28
\myprocessor|my_reg|valB[19]~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~407_combout\ = (\myprocessor|my_reg|valB[19]~406_combout\ & ((\myprocessor|my_reg|regs:19:reg_array|r|bits:19:r~q\) # ((!\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[19]~406_combout\ & 
-- (((\myprocessor|my_reg|valB[19]~12_combout\ & \myprocessor|my_reg|regs:17:reg_array|r|bits:19:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~406_combout\,
	datab => \myprocessor|my_reg|regs:19:reg_array|r|bits:19:r~q\,
	datac => \myprocessor|my_reg|valB[19]~12_combout\,
	datad => \myprocessor|my_reg|regs:17:reg_array|r|bits:19:r~q\,
	combout => \myprocessor|my_reg|valB[19]~407_combout\);

-- Location: LCCOMB_X59_Y39_N18
\myprocessor|my_reg|valB[19]~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~408_combout\ = (\myprocessor|mux_rdst|F[3]~1_combout\ & (\myprocessor|my_reg|valB[19]~31_combout\)) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & ((\myprocessor|my_reg|valB[19]~31_combout\ & 
-- ((\myprocessor|my_reg|valB[19]~407_combout\))) # (!\myprocessor|my_reg|valB[19]~31_combout\ & (\myprocessor|my_reg|regs:16:reg_array|r|bits:19:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rdst|F[3]~1_combout\,
	datab => \myprocessor|my_reg|valB[19]~31_combout\,
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_reg|valB[19]~407_combout\,
	combout => \myprocessor|my_reg|valB[19]~408_combout\);

-- Location: FF_X60_Y39_N1
\myprocessor|my_reg|regs:24:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:24:reg_array|r|bits:19:r~q\);

-- Location: FF_X59_Y39_N17
\myprocessor|my_reg|regs:28:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:28:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X66_Y39_N8
\myprocessor|my_reg|valB[19]~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~409_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|regs:28:reg_array|r|bits:19:r~q\) # ((\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (((\myprocessor|my_reg|regs:29:reg_array|r|bits:19:r~q\ & !\myprocessor|my_reg|valB[19]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:28:reg_array|r|bits:19:r~q\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[19]~409_combout\);

-- Location: FF_X63_Y41_N21
\myprocessor|my_reg|regs:31:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:31:reg_array|r|bits:19:r~q\);

-- Location: FF_X63_Y41_N25
\myprocessor|my_reg|regs:30:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:30:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X63_Y41_N20
\myprocessor|my_reg|valB[19]~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~410_combout\ = (\myprocessor|my_reg|valB[19]~409_combout\ & (((\myprocessor|my_reg|regs:30:reg_array|r|bits:19:r~q\)) # (!\myprocessor|my_reg|valB[19]~680_combout\))) # (!\myprocessor|my_reg|valB[19]~409_combout\ & 
-- (\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|regs:31:reg_array|r|bits:19:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~409_combout\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_reg|regs:30:reg_array|r|bits:19:r~q\,
	combout => \myprocessor|my_reg|valB[19]~410_combout\);

-- Location: FF_X60_Y39_N11
\myprocessor|my_reg|regs:27:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:27:reg_array|r|bits:19:r~q\);

-- Location: FF_X60_Y43_N7
\myprocessor|my_reg|regs:26:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[26]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:26:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X62_Y41_N20
\myprocessor|my_reg|regs:25:reg_array|r|bits:19:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:25:reg_array|r|bits:19:r~feeder_combout\ = \myprocessor|mux_input_out|F~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~61_combout\,
	combout => \myprocessor|my_reg|regs:25:reg_array|r|bits:19:r~feeder_combout\);

-- Location: FF_X62_Y41_N21
\myprocessor|my_reg|regs:25:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:25:reg_array|r|bits:19:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[25]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:25:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X60_Y43_N6
\myprocessor|my_reg|valB[19]~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~411_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\) # ((\myprocessor|my_reg|regs:25:reg_array|r|bits:19:r~q\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:19:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_reg|regs:25:reg_array|r|bits:19:r~q\,
	combout => \myprocessor|my_reg|valB[19]~411_combout\);

-- Location: LCCOMB_X60_Y39_N10
\myprocessor|my_reg|valB[19]~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~412_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[19]~411_combout\ & ((\myprocessor|my_reg|regs:27:reg_array|r|bits:19:r~q\))) # (!\myprocessor|my_reg|valB[19]~411_combout\ & 
-- (\myprocessor|my_reg|valB[19]~410_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[19]~411_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[19]~410_combout\,
	datac => \myprocessor|my_reg|regs:27:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_reg|valB[19]~411_combout\,
	combout => \myprocessor|my_reg|valB[19]~412_combout\);

-- Location: LCCOMB_X60_Y39_N0
\myprocessor|my_reg|valB[19]~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~413_combout\ = (\myprocessor|mux_rdst|F[3]~1_combout\ & ((\myprocessor|my_reg|valB[19]~408_combout\ & ((\myprocessor|my_reg|valB[19]~412_combout\))) # (!\myprocessor|my_reg|valB[19]~408_combout\ & 
-- (\myprocessor|my_reg|regs:24:reg_array|r|bits:19:r~q\)))) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & (\myprocessor|my_reg|valB[19]~408_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rdst|F[3]~1_combout\,
	datab => \myprocessor|my_reg|valB[19]~408_combout\,
	datac => \myprocessor|my_reg|regs:24:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_reg|valB[19]~412_combout\,
	combout => \myprocessor|my_reg|valB[19]~413_combout\);

-- Location: FF_X61_Y33_N23
\myprocessor|my_reg|regs:2:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:2:reg_array|r|bits:19:r~q\);

-- Location: FF_X59_Y33_N13
\myprocessor|my_reg|regs:7:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:7:reg_array|r|bits:19:r~q\);

-- Location: FF_X59_Y32_N7
\myprocessor|my_reg|regs:4:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:4:reg_array|r|bits:19:r~q\);

-- Location: FF_X59_Y32_N5
\myprocessor|my_reg|regs:5:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:5:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X59_Y32_N4
\myprocessor|my_reg|valB[19]~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~414_combout\ = (\myprocessor|my_reg|valB[19]~50_combout\ & ((\myprocessor|my_reg|regs:4:reg_array|r|bits:19:r~q\) # ((\myprocessor|my_reg|valB[19]~48_combout\)))) # (!\myprocessor|my_reg|valB[19]~50_combout\ & 
-- (((\myprocessor|my_reg|regs:5:reg_array|r|bits:19:r~q\ & !\myprocessor|my_reg|valB[19]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:4:reg_array|r|bits:19:r~q\,
	datab => \myprocessor|my_reg|valB[19]~50_combout\,
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_reg|valB[19]~48_combout\,
	combout => \myprocessor|my_reg|valB[19]~414_combout\);

-- Location: FF_X59_Y33_N11
\myprocessor|my_reg|regs:6:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:6:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X59_Y33_N10
\myprocessor|my_reg|valB[19]~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~415_combout\ = (\myprocessor|my_reg|valB[19]~414_combout\ & (((\myprocessor|my_reg|regs:6:reg_array|r|bits:19:r~q\) # (!\myprocessor|my_reg|valB[19]~51_combout\)))) # (!\myprocessor|my_reg|valB[19]~414_combout\ & 
-- (\myprocessor|my_reg|regs:7:reg_array|r|bits:19:r~q\ & ((\myprocessor|my_reg|valB[19]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:7:reg_array|r|bits:19:r~q\,
	datab => \myprocessor|my_reg|valB[19]~414_combout\,
	datac => \myprocessor|my_reg|regs:6:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_reg|valB[19]~51_combout\,
	combout => \myprocessor|my_reg|valB[19]~415_combout\);

-- Location: LCCOMB_X61_Y33_N22
\myprocessor|my_reg|valB[19]~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~416_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & (\myprocessor|my_reg|valB[19]~46_combout\)) # (!\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[19]~46_combout\ & 
-- (\myprocessor|my_reg|regs:2:reg_array|r|bits:19:r~q\)) # (!\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|valB[19]~415_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~45_combout\,
	datab => \myprocessor|my_reg|valB[19]~46_combout\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_reg|valB[19]~415_combout\,
	combout => \myprocessor|my_reg|valB[19]~416_combout\);

-- Location: FF_X60_Y33_N27
\myprocessor|my_reg|regs:1:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:1:reg_array|r|bits:19:r~q\);

-- Location: FF_X61_Y33_N9
\myprocessor|my_reg|regs:3:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:3:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X61_Y33_N8
\myprocessor|my_reg|valB[19]~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~417_combout\ = (\myprocessor|my_reg|valB[19]~416_combout\ & ((\myprocessor|my_reg|regs:1:reg_array|r|bits:19:r~q\) # ((!\myprocessor|my_reg|valB[19]~45_combout\)))) # (!\myprocessor|my_reg|valB[19]~416_combout\ & 
-- (((\myprocessor|my_reg|regs:3:reg_array|r|bits:19:r~q\ & \myprocessor|my_reg|valB[19]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~416_combout\,
	datab => \myprocessor|my_reg|regs:1:reg_array|r|bits:19:r~q\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_reg|valB[19]~45_combout\,
	combout => \myprocessor|my_reg|valB[19]~417_combout\);

-- Location: LCCOMB_X59_Y35_N14
\myprocessor|my_reg|valB[19]~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~418_combout\ = (\myprocessor|my_reg|valB[19]~39_combout\ & ((\myprocessor|my_reg|valB[19]~413_combout\) # ((\myprocessor|my_reg|valB[19]~25_combout\)))) # (!\myprocessor|my_reg|valB[19]~39_combout\ & 
-- (((!\myprocessor|my_reg|valB[19]~25_combout\ & \myprocessor|my_reg|valB[19]~417_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~39_combout\,
	datab => \myprocessor|my_reg|valB[19]~413_combout\,
	datac => \myprocessor|my_reg|valB[19]~25_combout\,
	datad => \myprocessor|my_reg|valB[19]~417_combout\,
	combout => \myprocessor|my_reg|valB[19]~418_combout\);

-- Location: FF_X61_Y35_N29
\myprocessor|my_reg|regs:12:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:12:reg_array|r|bits:19:r~q\);

-- Location: FF_X65_Y35_N21
\myprocessor|my_reg|regs:14:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:14:reg_array|r|bits:19:r~q\);

-- Location: FF_X55_Y34_N3
\myprocessor|my_reg|regs:15:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|mux_input_out|F~61_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:15:reg_array|r|bits:19:r~q\);

-- Location: FF_X62_Y37_N27
\myprocessor|my_reg|regs:13:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:13:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X62_Y37_N26
\myprocessor|my_reg|valB[19]~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~400_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (\myprocessor|my_reg|regs:15:reg_array|r|bits:19:r~q\)) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|regs:13:reg_array|r|bits:19:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:15:reg_array|r|bits:19:r~q\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[19]~400_combout\);

-- Location: LCCOMB_X65_Y35_N20
\myprocessor|my_reg|valB[19]~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~401_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[19]~400_combout\ & ((\myprocessor|my_reg|regs:14:reg_array|r|bits:19:r~q\))) # (!\myprocessor|my_reg|valB[19]~400_combout\ & 
-- (\myprocessor|my_reg|regs:12:reg_array|r|bits:19:r~q\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[19]~400_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:12:reg_array|r|bits:19:r~q\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:14:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_reg|valB[19]~400_combout\,
	combout => \myprocessor|my_reg|valB[19]~401_combout\);

-- Location: FF_X62_Y35_N15
\myprocessor|my_reg|regs:10:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:10:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X62_Y35_N14
\myprocessor|my_reg|valB[19]~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~402_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (\myprocessor|my_reg|valB[19]~401_combout\)) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|regs:10:reg_array|r|bits:19:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[19]~401_combout\,
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_reg|valB[19]~22_combout\,
	combout => \myprocessor|my_reg|valB[19]~402_combout\);

-- Location: FF_X65_Y35_N23
\myprocessor|my_reg|regs:11:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:11:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X66_Y35_N12
\myprocessor|my_reg|regs:9:reg_array|r|bits:19:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:9:reg_array|r|bits:19:r~feeder_combout\ = \myprocessor|mux_input_out|F~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~61_combout\,
	combout => \myprocessor|my_reg|regs:9:reg_array|r|bits:19:r~feeder_combout\);

-- Location: FF_X66_Y35_N13
\myprocessor|my_reg|regs:9:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:9:reg_array|r|bits:19:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:9:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X65_Y35_N22
\myprocessor|my_reg|valB[19]~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~403_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~402_combout\ & (\myprocessor|my_reg|regs:11:reg_array|r|bits:19:r~q\)) # (!\myprocessor|my_reg|valB[19]~402_combout\ & 
-- ((\myprocessor|my_reg|regs:9:reg_array|r|bits:19:r~q\))))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|valB[19]~402_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[19]~402_combout\,
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_reg|regs:9:reg_array|r|bits:19:r~q\,
	combout => \myprocessor|my_reg|valB[19]~403_combout\);

-- Location: LCCOMB_X59_Y35_N24
\myprocessor|my_reg|valB[19]~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~419_combout\ = (\myprocessor|my_reg|valB[19]~418_combout\ & ((\myprocessor|my_reg|regs:8:reg_array|r|bits:19:r~q\) # ((!\myprocessor|my_reg|valB[19]~25_combout\)))) # (!\myprocessor|my_reg|valB[19]~418_combout\ & 
-- (((\myprocessor|my_reg|valB[19]~25_combout\ & \myprocessor|my_reg|valB[19]~403_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:8:reg_array|r|bits:19:r~q\,
	datab => \myprocessor|my_reg|valB[19]~418_combout\,
	datac => \myprocessor|my_reg|valB[19]~25_combout\,
	datad => \myprocessor|my_reg|valB[19]~403_combout\,
	combout => \myprocessor|my_reg|valB[19]~419_combout\);

-- Location: M9K_X51_Y30_N0
\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-fibonacci-dmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myprocessor|my_control|Equal6~0_combout\,
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y30_N0
\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-fibonacci-dmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myprocessor|my_control|Equal6~0_combout\,
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y31_N24
\myprocessor|mux_aluinb|F[17]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_aluinb|F[17]~64_combout\ = (\myprocessor|my_control|ALUinB~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & ((\myprocessor|my_reg|valB[17]~239_combout\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))))) # (!\myprocessor|my_control|ALUinB~0_combout\ & (((\myprocessor|my_reg|valB[17]~239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datab => \myprocessor|my_control|ALUinB~0_combout\,
	datac => \myprocessor|my_reg|valB[17]~239_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	combout => \myprocessor|mux_aluinb|F[17]~64_combout\);

-- Location: FF_X66_Y35_N27
\myprocessor|my_reg|regs:9:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:9:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X63_Y36_N10
\myprocessor|my_reg|valA[17]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[17]~45_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_reg|regs:9:reg_array|r|bits:17:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:8:reg_array|r|bits:17:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_reg|regs:9:reg_array|r|bits:17:r~q\,
	combout => \myprocessor|my_reg|valA[17]~45_combout\);

-- Location: FF_X65_Y35_N25
\myprocessor|my_reg|regs:11:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:11:reg_array|r|bits:17:r~q\);

-- Location: FF_X66_Y35_N25
\myprocessor|my_reg|regs:10:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:10:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X65_Y35_N24
\myprocessor|my_reg|valA[17]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[17]~46_combout\ = (\myprocessor|my_reg|valA[17]~45_combout\ & (((\myprocessor|my_reg|regs:11:reg_array|r|bits:17:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\myprocessor|my_reg|valA[17]~45_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:10:reg_array|r|bits:17:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[17]~45_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_reg|regs:10:reg_array|r|bits:17:r~q\,
	combout => \myprocessor|my_reg|valA[17]~46_combout\);

-- Location: LCCOMB_X58_Y34_N8
\myprocessor|my_reg|regs:15:reg_array|r|bits:17:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:15:reg_array|r|bits:17:r~feeder_combout\ = \myprocessor|mux_input_out|F~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|mux_input_out|F~37_combout\,
	combout => \myprocessor|my_reg|regs:15:reg_array|r|bits:17:r~feeder_combout\);

-- Location: FF_X58_Y34_N9
\myprocessor|my_reg|regs:15:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:15:reg_array|r|bits:17:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:15:reg_array|r|bits:17:r~q\);

-- Location: FF_X65_Y35_N3
\myprocessor|my_reg|regs:14:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:14:reg_array|r|bits:17:r~q\);

-- Location: FF_X62_Y38_N19
\myprocessor|my_reg|regs:12:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:12:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X62_Y38_N18
\myprocessor|my_reg|valA[17]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[17]~62_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:14:reg_array|r|bits:17:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_reg|regs:12:reg_array|r|bits:17:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|regs:14:reg_array|r|bits:17:r~q\,
	datac => \myprocessor|my_reg|regs:12:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_reg|valA[17]~62_combout\);

-- Location: FF_X62_Y37_N13
\myprocessor|my_reg|regs:13:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:13:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X62_Y37_N6
\myprocessor|my_reg|valA[17]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[17]~63_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[17]~62_combout\ & (\myprocessor|my_reg|regs:15:reg_array|r|bits:17:r~q\)) # 
-- (!\myprocessor|my_reg|valA[17]~62_combout\ & ((\myprocessor|my_reg|regs:13:reg_array|r|bits:17:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|valA[17]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|regs:15:reg_array|r|bits:17:r~q\,
	datac => \myprocessor|my_reg|valA[17]~62_combout\,
	datad => \myprocessor|my_reg|regs:13:reg_array|r|bits:17:r~q\,
	combout => \myprocessor|my_reg|valA[17]~63_combout\);

-- Location: FF_X63_Y32_N13
\myprocessor|my_reg|regs:2:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:2:reg_array|r|bits:17:r~q\);

-- Location: FF_X60_Y34_N27
\myprocessor|my_reg|regs:4:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:4:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X62_Y31_N24
\myprocessor|my_reg|regs:6:reg_array|r|bits:17:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:6:reg_array|r|bits:17:r~feeder_combout\ = \myprocessor|mux_input_out|F~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|mux_input_out|F~37_combout\,
	combout => \myprocessor|my_reg|regs:6:reg_array|r|bits:17:r~feeder_combout\);

-- Location: FF_X62_Y31_N25
\myprocessor|my_reg|regs:6:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:6:reg_array|r|bits:17:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:6:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X60_Y34_N26
\myprocessor|my_reg|valA[17]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[17]~57_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:6:reg_array|r|bits:17:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:4:reg_array|r|bits:17:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:4:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_reg|regs:6:reg_array|r|bits:17:r~q\,
	combout => \myprocessor|my_reg|valA[17]~57_combout\);

-- Location: FF_X62_Y30_N15
\myprocessor|my_reg|regs:7:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:7:reg_array|r|bits:17:r~q\);

-- Location: FF_X60_Y34_N25
\myprocessor|my_reg|regs:5:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:5:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X63_Y32_N0
\myprocessor|my_reg|valA[17]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[17]~58_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[17]~57_combout\ & (\myprocessor|my_reg|regs:7:reg_array|r|bits:17:r~q\)) # 
-- (!\myprocessor|my_reg|valA[17]~57_combout\ & ((\myprocessor|my_reg|regs:5:reg_array|r|bits:17:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|valA[17]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|valA[17]~57_combout\,
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_reg|regs:5:reg_array|r|bits:17:r~q\,
	combout => \myprocessor|my_reg|valA[17]~58_combout\);

-- Location: FF_X63_Y32_N15
\myprocessor|my_reg|regs:1:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:1:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X63_Y32_N14
\myprocessor|my_reg|valA[17]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[17]~59_combout\ = (\myprocessor|my_reg|valA[16]~17_combout\ & ((\myprocessor|my_reg|valA[16]~18_combout\ & (\myprocessor|my_reg|valA[17]~58_combout\)) # (!\myprocessor|my_reg|valA[16]~18_combout\ & 
-- ((\myprocessor|my_reg|regs:1:reg_array|r|bits:17:r~q\))))) # (!\myprocessor|my_reg|valA[16]~17_combout\ & (((\myprocessor|my_reg|valA[16]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~17_combout\,
	datab => \myprocessor|my_reg|valA[17]~58_combout\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_reg|valA[16]~18_combout\,
	combout => \myprocessor|my_reg|valA[17]~59_combout\);

-- Location: FF_X63_Y36_N15
\myprocessor|my_reg|regs:3:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:3:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X63_Y32_N26
\myprocessor|my_reg|valA[17]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[17]~60_combout\ = (\myprocessor|my_reg|valA[16]~14_combout\ & ((\myprocessor|my_reg|valA[17]~59_combout\ & ((\myprocessor|my_reg|regs:3:reg_array|r|bits:17:r~q\))) # (!\myprocessor|my_reg|valA[17]~59_combout\ & 
-- (\myprocessor|my_reg|regs:2:reg_array|r|bits:17:r~q\)))) # (!\myprocessor|my_reg|valA[16]~14_combout\ & (((\myprocessor|my_reg|valA[17]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:2:reg_array|r|bits:17:r~q\,
	datab => \myprocessor|my_reg|valA[16]~14_combout\,
	datac => \myprocessor|my_reg|valA[17]~59_combout\,
	datad => \myprocessor|my_reg|regs:3:reg_array|r|bits:17:r~q\,
	combout => \myprocessor|my_reg|valA[17]~60_combout\);

-- Location: FF_X63_Y42_N31
\myprocessor|my_reg|regs:23:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:23:reg_array|r|bits:17:r~q\);

-- Location: FF_X59_Y40_N15
\myprocessor|my_reg|regs:19:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:19:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X63_Y42_N30
\myprocessor|my_reg|valA[17]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[17]~54_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:23:reg_array|r|bits:17:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\myprocessor|my_reg|regs:19:reg_array|r|bits:17:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:23:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_reg|regs:19:reg_array|r|bits:17:r~q\,
	combout => \myprocessor|my_reg|valA[17]~54_combout\);

-- Location: FF_X62_Y38_N17
\myprocessor|my_reg|regs:27:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:27:reg_array|r|bits:17:r~q\);

-- Location: FF_X63_Y41_N31
\myprocessor|my_reg|regs:31:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:31:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X63_Y41_N30
\myprocessor|my_reg|valA[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[17]~55_combout\ = (\myprocessor|my_reg|valA[17]~54_combout\ & (((\myprocessor|my_reg|regs:31:reg_array|r|bits:17:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_reg|valA[17]~54_combout\ & (\myprocessor|my_reg|regs:27:reg_array|r|bits:17:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[17]~54_combout\,
	datab => \myprocessor|my_reg|regs:27:reg_array|r|bits:17:r~q\,
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[17]~55_combout\);

-- Location: LCCOMB_X66_Y42_N18
\myprocessor|my_reg|regs:20:reg_array|r|bits:17:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:20:reg_array|r|bits:17:r~feeder_combout\ = \myprocessor|mux_input_out|F~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~37_combout\,
	combout => \myprocessor|my_reg|regs:20:reg_array|r|bits:17:r~feeder_combout\);

-- Location: FF_X66_Y42_N19
\myprocessor|my_reg|regs:20:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:20:reg_array|r|bits:17:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:20:reg_array|r|bits:17:r~q\);

-- Location: FF_X60_Y40_N11
\myprocessor|my_reg|regs:28:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:28:reg_array|r|bits:17:r~q\);

-- Location: FF_X61_Y40_N7
\myprocessor|my_reg|regs:16:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:16:reg_array|r|bits:17:r~q\);

-- Location: FF_X61_Y40_N21
\myprocessor|my_reg|regs:24:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:24:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X61_Y40_N6
\myprocessor|my_reg|valA[17]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[17]~51_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_reg|regs:24:reg_array|r|bits:17:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:16:reg_array|r|bits:17:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_reg|regs:24:reg_array|r|bits:17:r~q\,
	combout => \myprocessor|my_reg|valA[17]~51_combout\);

-- Location: LCCOMB_X60_Y40_N10
\myprocessor|my_reg|valA[17]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[17]~52_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[17]~51_combout\ & ((\myprocessor|my_reg|regs:28:reg_array|r|bits:17:r~q\))) # 
-- (!\myprocessor|my_reg|valA[17]~51_combout\ & (\myprocessor|my_reg|regs:20:reg_array|r|bits:17:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|valA[17]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:20:reg_array|r|bits:17:r~q\,
	datac => \myprocessor|my_reg|regs:28:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_reg|valA[17]~51_combout\,
	combout => \myprocessor|my_reg|valA[17]~52_combout\);

-- Location: FF_X66_Y42_N17
\myprocessor|my_reg|regs:22:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[22]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:22:reg_array|r|bits:17:r~q\);

-- Location: FF_X62_Y42_N21
\myprocessor|my_reg|regs:18:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:18:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X62_Y42_N20
\myprocessor|my_reg|valA[17]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[17]~49_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:22:reg_array|r|bits:17:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\myprocessor|my_reg|regs:18:reg_array|r|bits:17:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:22:reg_array|r|bits:17:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[17]~49_combout\);

-- Location: FF_X63_Y41_N9
\myprocessor|my_reg|regs:30:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:30:reg_array|r|bits:17:r~q\);

-- Location: FF_X62_Y42_N3
\myprocessor|my_reg|regs:26:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[26]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:26:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X63_Y41_N2
\myprocessor|my_reg|valA[17]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[17]~50_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[17]~49_combout\ & (\myprocessor|my_reg|regs:30:reg_array|r|bits:17:r~q\)) # 
-- (!\myprocessor|my_reg|valA[17]~49_combout\ & ((\myprocessor|my_reg|regs:26:reg_array|r|bits:17:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|valA[17]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|valA[17]~49_combout\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_reg|regs:26:reg_array|r|bits:17:r~q\,
	combout => \myprocessor|my_reg|valA[17]~50_combout\);

-- Location: LCCOMB_X63_Y41_N28
\myprocessor|my_reg|valA[17]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[17]~53_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[17]~50_combout\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|valA[17]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|valA[17]~52_combout\,
	datad => \myprocessor|my_reg|valA[17]~50_combout\,
	combout => \myprocessor|my_reg|valA[17]~53_combout\);

-- Location: FF_X62_Y37_N3
\myprocessor|my_reg|regs:29:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[29]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:29:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X62_Y41_N24
\myprocessor|my_reg|regs:25:reg_array|r|bits:17:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:25:reg_array|r|bits:17:r~feeder_combout\ = \myprocessor|mux_input_out|F~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|mux_input_out|F~37_combout\,
	combout => \myprocessor|my_reg|regs:25:reg_array|r|bits:17:r~feeder_combout\);

-- Location: FF_X62_Y41_N25
\myprocessor|my_reg|regs:25:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:25:reg_array|r|bits:17:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[25]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:25:reg_array|r|bits:17:r~q\);

-- Location: FF_X61_Y42_N21
\myprocessor|my_reg|regs:17:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:17:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X61_Y42_N20
\myprocessor|my_reg|valA[17]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[17]~47_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:25:reg_array|r|bits:17:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_reg|regs:17:reg_array|r|bits:17:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:25:reg_array|r|bits:17:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[17]~47_combout\);

-- Location: FF_X63_Y42_N11
\myprocessor|my_reg|regs:21:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:21:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X63_Y42_N4
\myprocessor|my_reg|valA[17]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[17]~48_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[17]~47_combout\ & (\myprocessor|my_reg|regs:29:reg_array|r|bits:17:r~q\)) # 
-- (!\myprocessor|my_reg|valA[17]~47_combout\ & ((\myprocessor|my_reg|regs:21:reg_array|r|bits:17:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|valA[17]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:29:reg_array|r|bits:17:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|valA[17]~47_combout\,
	datad => \myprocessor|my_reg|regs:21:reg_array|r|bits:17:r~q\,
	combout => \myprocessor|my_reg|valA[17]~48_combout\);

-- Location: LCCOMB_X63_Y36_N12
\myprocessor|my_reg|valA[17]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[17]~56_combout\ = (\myprocessor|my_reg|valA[17]~53_combout\ & ((\myprocessor|my_reg|valA[17]~55_combout\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # (!\myprocessor|my_reg|valA[17]~53_combout\ & 
-- (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & \myprocessor|my_reg|valA[17]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[17]~55_combout\,
	datab => \myprocessor|my_reg|valA[17]~53_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_reg|valA[17]~48_combout\,
	combout => \myprocessor|my_reg|valA[17]~56_combout\);

-- Location: LCCOMB_X63_Y36_N16
\myprocessor|my_reg|valA[17]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[17]~61_combout\ = (\myprocessor|my_reg|valA[16]~13_combout\ & (((\myprocessor|my_reg|valA[16]~10_combout\)))) # (!\myprocessor|my_reg|valA[16]~13_combout\ & ((\myprocessor|my_reg|valA[16]~10_combout\ & 
-- ((\myprocessor|my_reg|valA[17]~56_combout\))) # (!\myprocessor|my_reg|valA[16]~10_combout\ & (\myprocessor|my_reg|valA[17]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[17]~60_combout\,
	datab => \myprocessor|my_reg|valA[16]~13_combout\,
	datac => \myprocessor|my_reg|valA[16]~10_combout\,
	datad => \myprocessor|my_reg|valA[17]~56_combout\,
	combout => \myprocessor|my_reg|valA[17]~61_combout\);

-- Location: LCCOMB_X63_Y36_N18
\myprocessor|my_reg|valA[17]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[17]~64_combout\ = (\myprocessor|my_reg|valA[16]~13_combout\ & ((\myprocessor|my_reg|valA[17]~61_combout\ & ((\myprocessor|my_reg|valA[17]~63_combout\))) # (!\myprocessor|my_reg|valA[17]~61_combout\ & 
-- (\myprocessor|my_reg|valA[17]~46_combout\)))) # (!\myprocessor|my_reg|valA[16]~13_combout\ & (((\myprocessor|my_reg|valA[17]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[17]~46_combout\,
	datab => \myprocessor|my_reg|valA[16]~13_combout\,
	datac => \myprocessor|my_reg|valA[17]~63_combout\,
	datad => \myprocessor|my_reg|valA[17]~61_combout\,
	combout => \myprocessor|my_reg|valA[17]~64_combout\);

-- Location: LCCOMB_X57_Y36_N30
\myprocessor|my_alu|shifter_inst|RxNxxx|F~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ = (!\myprocessor|mux_aluinb|F[2]~65_combout\ & ((\myprocessor|my_control|ALUinB~1_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(3))) # 
-- (!\myprocessor|my_control|ALUinB~1_combout\ & ((!\myprocessor|my_reg|valB[3]~137_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUinB~1_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(3),
	datac => \myprocessor|my_reg|valB[3]~137_combout\,
	datad => \myprocessor|mux_aluinb|F[2]~65_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\);

-- Location: LCCOMB_X54_Y32_N26
\myprocessor|my_alu|shifter_inst|LxNxxx|F~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F~6_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & \myprocessor|my_alu|shifter_inst|LxxxNx|F~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F~1_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F~6_combout\);

-- Location: LCCOMB_X50_Y33_N30
\myprocessor|mux_rwd|F[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[21]~21_combout\ = ((\myprocessor|my_control|ALUinB~1_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4)))) # (!\myprocessor|my_control|ALUinB~1_combout\ & (\myprocessor|my_reg|valB[4]~157_combout\))) # 
-- (!\myprocessor|my_control|ALUop[0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[4]~157_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4),
	datac => \myprocessor|my_control|ALUinB~1_combout\,
	datad => \myprocessor|my_control|ALUop[0]~1_combout\,
	combout => \myprocessor|mux_rwd|F[21]~21_combout\);

-- Location: FF_X61_Y36_N23
\myprocessor|my_reg|regs:11:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~56_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:11:reg_array|r|bits:18:r~q\);

-- Location: FF_X61_Y36_N13
\myprocessor|my_reg|regs:9:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~56_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:9:reg_array|r|bits:18:r~q\);

-- Location: FF_X60_Y35_N3
\myprocessor|my_reg|regs:8:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~56_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[8]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:8:reg_array|r|bits:18:r~q\);

-- Location: FF_X60_Y36_N9
\myprocessor|my_reg|regs:10:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~56_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:10:reg_array|r|bits:18:r~q\);

-- Location: LCCOMB_X60_Y35_N2
\myprocessor|my_reg|valA[18]~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[18]~375_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:10:reg_array|r|bits:18:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\myprocessor|my_reg|regs:8:reg_array|r|bits:18:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_reg|regs:10:reg_array|r|bits:18:r~q\,
	combout => \myprocessor|my_reg|valA[18]~375_combout\);

-- Location: LCCOMB_X61_Y36_N12
\myprocessor|my_reg|valA[18]~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[18]~376_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[18]~375_combout\ & (\myprocessor|my_reg|regs:11:reg_array|r|bits:18:r~q\)) # 
-- (!\myprocessor|my_reg|valA[18]~375_combout\ & ((\myprocessor|my_reg|regs:9:reg_array|r|bits:18:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|valA[18]~375_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:11:reg_array|r|bits:18:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:9:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_reg|valA[18]~375_combout\,
	combout => \myprocessor|my_reg|valA[18]~376_combout\);

-- Location: FF_X63_Y34_N23
\myprocessor|my_reg|regs:2:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~56_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:2:reg_array|r|bits:18:r~q\);

-- Location: FF_X62_Y30_N13
\myprocessor|my_reg|regs:3:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~56_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:3:reg_array|r|bits:18:r~q\);

-- Location: FF_X62_Y34_N9
\myprocessor|my_reg|regs:1:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~56_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:1:reg_array|r|bits:18:r~q\);

-- Location: FF_X62_Y30_N31
\myprocessor|my_reg|regs:7:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~56_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:7:reg_array|r|bits:18:r~q\);

-- Location: FF_X59_Y32_N27
\myprocessor|my_reg|regs:4:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~56_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:4:reg_array|r|bits:18:r~q\);

-- Location: FF_X59_Y32_N25
\myprocessor|my_reg|regs:5:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~56_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:5:reg_array|r|bits:18:r~q\);

-- Location: LCCOMB_X59_Y32_N26
\myprocessor|my_reg|valA[18]~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[18]~377_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_reg|regs:5:reg_array|r|bits:18:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:4:reg_array|r|bits:18:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:4:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_reg|regs:5:reg_array|r|bits:18:r~q\,
	combout => \myprocessor|my_reg|valA[18]~377_combout\);

-- Location: FF_X60_Y33_N25
\myprocessor|my_reg|regs:6:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~56_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:6:reg_array|r|bits:18:r~q\);

-- Location: LCCOMB_X60_Y33_N24
\myprocessor|my_reg|valA[18]~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[18]~378_combout\ = (\myprocessor|my_reg|valA[18]~377_combout\ & ((\myprocessor|my_reg|regs:7:reg_array|r|bits:18:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_reg|valA[18]~377_combout\ & (((\myprocessor|my_reg|regs:6:reg_array|r|bits:18:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:7:reg_array|r|bits:18:r~q\,
	datab => \myprocessor|my_reg|valA[18]~377_combout\,
	datac => \myprocessor|my_reg|regs:6:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[18]~378_combout\);

-- Location: LCCOMB_X62_Y34_N8
\myprocessor|my_reg|valA[18]~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[18]~379_combout\ = (\myprocessor|my_reg|valA[16]~18_combout\ & (((\myprocessor|my_reg|valA[18]~378_combout\)) # (!\myprocessor|my_reg|valA[16]~17_combout\))) # (!\myprocessor|my_reg|valA[16]~18_combout\ & 
-- (\myprocessor|my_reg|valA[16]~17_combout\ & (\myprocessor|my_reg|regs:1:reg_array|r|bits:18:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~18_combout\,
	datab => \myprocessor|my_reg|valA[16]~17_combout\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_reg|valA[18]~378_combout\,
	combout => \myprocessor|my_reg|valA[18]~379_combout\);

-- Location: LCCOMB_X66_Y34_N26
\myprocessor|my_reg|valA[18]~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[18]~380_combout\ = (\myprocessor|my_reg|valA[16]~14_combout\ & ((\myprocessor|my_reg|valA[18]~379_combout\ & ((\myprocessor|my_reg|regs:3:reg_array|r|bits:18:r~q\))) # (!\myprocessor|my_reg|valA[18]~379_combout\ & 
-- (\myprocessor|my_reg|regs:2:reg_array|r|bits:18:r~q\)))) # (!\myprocessor|my_reg|valA[16]~14_combout\ & (((\myprocessor|my_reg|valA[18]~379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~14_combout\,
	datab => \myprocessor|my_reg|regs:2:reg_array|r|bits:18:r~q\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_reg|valA[18]~379_combout\,
	combout => \myprocessor|my_reg|valA[18]~380_combout\);

-- Location: LCCOMB_X67_Y34_N26
\myprocessor|my_reg|valA[18]~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[18]~381_combout\ = (\myprocessor|my_reg|valA[16]~13_combout\ & ((\myprocessor|my_reg|valA[18]~376_combout\) # ((\myprocessor|my_reg|valA[16]~10_combout\)))) # (!\myprocessor|my_reg|valA[16]~13_combout\ & 
-- (((!\myprocessor|my_reg|valA[16]~10_combout\ & \myprocessor|my_reg|valA[18]~380_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[18]~376_combout\,
	datab => \myprocessor|my_reg|valA[16]~13_combout\,
	datac => \myprocessor|my_reg|valA[16]~10_combout\,
	datad => \myprocessor|my_reg|valA[18]~380_combout\,
	combout => \myprocessor|my_reg|valA[18]~381_combout\);

-- Location: FF_X63_Y37_N11
\myprocessor|my_reg|regs:12:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~56_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:12:reg_array|r|bits:18:r~q\);

-- Location: FF_X66_Y37_N11
\myprocessor|my_reg|regs:13:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~56_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:13:reg_array|r|bits:18:r~q\);

-- Location: LCCOMB_X63_Y37_N10
\myprocessor|my_reg|valA[18]~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[18]~382_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_reg|regs:13:reg_array|r|bits:18:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:12:reg_array|r|bits:18:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:12:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_reg|regs:13:reg_array|r|bits:18:r~q\,
	combout => \myprocessor|my_reg|valA[18]~382_combout\);

-- Location: FF_X55_Y34_N1
\myprocessor|my_reg|regs:15:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|mux_input_out|F~56_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:15:reg_array|r|bits:18:r~q\);

-- Location: FF_X63_Y37_N25
\myprocessor|my_reg|regs:14:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~56_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:14:reg_array|r|bits:18:r~q\);

-- Location: LCCOMB_X63_Y37_N28
\myprocessor|my_reg|valA[18]~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[18]~383_combout\ = (\myprocessor|my_reg|valA[18]~382_combout\ & (((\myprocessor|my_reg|regs:15:reg_array|r|bits:18:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\myprocessor|my_reg|valA[18]~382_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:14:reg_array|r|bits:18:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[18]~382_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:15:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_reg|regs:14:reg_array|r|bits:18:r~q\,
	combout => \myprocessor|my_reg|valA[18]~383_combout\);

-- Location: FF_X60_Y39_N15
\myprocessor|my_reg|regs:27:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~56_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:27:reg_array|r|bits:18:r~q\);

-- Location: FF_X66_Y43_N31
\myprocessor|my_reg|regs:31:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~56_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:31:reg_array|r|bits:18:r~q\);

-- Location: FF_X66_Y41_N3
\myprocessor|my_reg|regs:19:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~56_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:19:reg_array|r|bits:18:r~q\);

-- Location: FF_X63_Y39_N21
\myprocessor|my_reg|regs:23:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~56_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:23:reg_array|r|bits:18:r~q\);

-- Location: LCCOMB_X66_Y41_N2
\myprocessor|my_reg|valA[18]~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[18]~372_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)) # ((\myprocessor|my_reg|regs:23:reg_array|r|bits:18:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:19:reg_array|r|bits:18:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_reg|regs:23:reg_array|r|bits:18:r~q\,
	combout => \myprocessor|my_reg|valA[18]~372_combout\);

-- Location: LCCOMB_X66_Y43_N30
\myprocessor|my_reg|valA[18]~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[18]~373_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[18]~372_combout\ & ((\myprocessor|my_reg|regs:31:reg_array|r|bits:18:r~q\))) # 
-- (!\myprocessor|my_reg|valA[18]~372_combout\ & (\myprocessor|my_reg|regs:27:reg_array|r|bits:18:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|valA[18]~372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:27:reg_array|r|bits:18:r~q\,
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_reg|valA[18]~372_combout\,
	combout => \myprocessor|my_reg|valA[18]~373_combout\);

-- Location: FF_X61_Y39_N19
\myprocessor|my_reg|regs:22:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~56_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[22]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:22:reg_array|r|bits:18:r~q\);

-- Location: FF_X61_Y39_N29
\myprocessor|my_reg|regs:18:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~56_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:18:reg_array|r|bits:18:r~q\);

-- Location: LCCOMB_X61_Y39_N18
\myprocessor|my_reg|valA[18]~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[18]~365_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:22:reg_array|r|bits:18:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\myprocessor|my_reg|regs:18:reg_array|r|bits:18:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:22:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_reg|regs:18:reg_array|r|bits:18:r~q\,
	combout => \myprocessor|my_reg|valA[18]~365_combout\);

-- Location: FF_X66_Y40_N19
\myprocessor|my_reg|regs:30:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~56_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:30:reg_array|r|bits:18:r~q\);

-- Location: FF_X65_Y41_N15
\myprocessor|my_reg|regs:26:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~56_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[26]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:26:reg_array|r|bits:18:r~q\);

-- Location: LCCOMB_X66_Y41_N0
\myprocessor|my_reg|valA[18]~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[18]~366_combout\ = (\myprocessor|my_reg|valA[18]~365_combout\ & ((\myprocessor|my_reg|regs:30:reg_array|r|bits:18:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_reg|valA[18]~365_combout\ & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & \myprocessor|my_reg|regs:26:reg_array|r|bits:18:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[18]~365_combout\,
	datab => \myprocessor|my_reg|regs:30:reg_array|r|bits:18:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datad => \myprocessor|my_reg|regs:26:reg_array|r|bits:18:r~q\,
	combout => \myprocessor|my_reg|valA[18]~366_combout\);

-- Location: FF_X66_Y43_N29
\myprocessor|my_reg|regs:29:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~56_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[29]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:29:reg_array|r|bits:18:r~q\);

-- Location: FF_X63_Y39_N19
\myprocessor|my_reg|regs:21:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~56_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:21:reg_array|r|bits:18:r~q\);

-- Location: LCCOMB_X61_Y43_N12
\myprocessor|my_reg|regs:25:reg_array|r|bits:18:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:25:reg_array|r|bits:18:r~feeder_combout\ = \myprocessor|mux_input_out|F~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|mux_input_out|F~56_combout\,
	combout => \myprocessor|my_reg|regs:25:reg_array|r|bits:18:r~feeder_combout\);

-- Location: FF_X61_Y43_N13
\myprocessor|my_reg|regs:25:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:25:reg_array|r|bits:18:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[25]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:25:reg_array|r|bits:18:r~q\);

-- Location: LCCOMB_X62_Y39_N14
\myprocessor|my_reg|valA[18]~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[18]~367_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:25:reg_array|r|bits:18:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|regs:17:reg_array|r|bits:18:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:25:reg_array|r|bits:18:r~q\,
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[18]~367_combout\);

-- Location: LCCOMB_X62_Y39_N8
\myprocessor|my_reg|valA[18]~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[18]~368_combout\ = (\myprocessor|my_reg|valA[18]~367_combout\ & ((\myprocessor|my_reg|regs:29:reg_array|r|bits:18:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_reg|valA[18]~367_combout\ & (((\myprocessor|my_reg|regs:21:reg_array|r|bits:18:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:29:reg_array|r|bits:18:r~q\,
	datab => \myprocessor|my_reg|regs:21:reg_array|r|bits:18:r~q\,
	datac => \myprocessor|my_reg|valA[18]~367_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[18]~368_combout\);

-- Location: FF_X59_Y39_N27
\myprocessor|my_reg|regs:16:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~56_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:16:reg_array|r|bits:18:r~q\);

-- Location: FF_X60_Y39_N5
\myprocessor|my_reg|regs:24:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~56_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:24:reg_array|r|bits:18:r~q\);

-- Location: LCCOMB_X59_Y39_N26
\myprocessor|my_reg|valA[18]~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[18]~369_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:24:reg_array|r|bits:18:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\myprocessor|my_reg|regs:16:reg_array|r|bits:18:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_reg|regs:24:reg_array|r|bits:18:r~q\,
	combout => \myprocessor|my_reg|valA[18]~369_combout\);

-- Location: FF_X59_Y39_N5
\myprocessor|my_reg|regs:28:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~56_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:28:reg_array|r|bits:18:r~q\);

-- Location: LCCOMB_X58_Y39_N8
\myprocessor|my_reg|regs:20:reg_array|r|bits:18:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:20:reg_array|r|bits:18:r~feeder_combout\ = \myprocessor|mux_input_out|F~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~56_combout\,
	combout => \myprocessor|my_reg|regs:20:reg_array|r|bits:18:r~feeder_combout\);

-- Location: FF_X58_Y39_N9
\myprocessor|my_reg|regs:20:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:20:reg_array|r|bits:18:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:20:reg_array|r|bits:18:r~q\);

-- Location: LCCOMB_X59_Y39_N4
\myprocessor|my_reg|valA[18]~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[18]~370_combout\ = (\myprocessor|my_reg|valA[18]~369_combout\ & (((\myprocessor|my_reg|regs:28:reg_array|r|bits:18:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))) # 
-- (!\myprocessor|my_reg|valA[18]~369_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:20:reg_array|r|bits:18:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[18]~369_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:28:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_reg|regs:20:reg_array|r|bits:18:r~q\,
	combout => \myprocessor|my_reg|valA[18]~370_combout\);

-- Location: LCCOMB_X63_Y36_N8
\myprocessor|my_reg|valA[18]~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[18]~371_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|valA[18]~368_combout\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[18]~370_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[18]~368_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_reg|valA[18]~370_combout\,
	combout => \myprocessor|my_reg|valA[18]~371_combout\);

-- Location: LCCOMB_X67_Y34_N24
\myprocessor|my_reg|valA[18]~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[18]~374_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[18]~371_combout\ & (\myprocessor|my_reg|valA[18]~373_combout\)) # (!\myprocessor|my_reg|valA[18]~371_combout\ & 
-- ((\myprocessor|my_reg|valA[18]~366_combout\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_reg|valA[18]~371_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[18]~373_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|valA[18]~366_combout\,
	datad => \myprocessor|my_reg|valA[18]~371_combout\,
	combout => \myprocessor|my_reg|valA[18]~374_combout\);

-- Location: LCCOMB_X67_Y34_N4
\myprocessor|my_reg|valA[18]~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[18]~384_combout\ = (\myprocessor|my_reg|valA[18]~381_combout\ & ((\myprocessor|my_reg|valA[18]~383_combout\) # ((!\myprocessor|my_reg|valA[16]~10_combout\)))) # (!\myprocessor|my_reg|valA[18]~381_combout\ & 
-- (((\myprocessor|my_reg|valA[16]~10_combout\ & \myprocessor|my_reg|valA[18]~374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[18]~381_combout\,
	datab => \myprocessor|my_reg|valA[18]~383_combout\,
	datac => \myprocessor|my_reg|valA[16]~10_combout\,
	datad => \myprocessor|my_reg|valA[18]~374_combout\,
	combout => \myprocessor|my_reg|valA[18]~384_combout\);

-- Location: LCCOMB_X54_Y34_N24
\myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~4_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[18]~384_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[17]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_reg|valA[17]~64_combout\,
	datac => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datad => \myprocessor|my_reg|valA[18]~384_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~4_combout\);

-- Location: FF_X55_Y34_N23
\myprocessor|my_reg|regs:15:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|mux_input_out|F~66_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:15:reg_array|r|bits:20:r~q\);

-- Location: FF_X61_Y37_N5
\myprocessor|my_reg|regs:14:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~66_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:14:reg_array|r|bits:20:r~q\);

-- Location: FF_X65_Y37_N23
\myprocessor|my_reg|regs:12:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~66_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:12:reg_array|r|bits:20:r~q\);

-- Location: FF_X66_Y37_N5
\myprocessor|my_reg|regs:13:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~66_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:13:reg_array|r|bits:20:r~q\);

-- Location: LCCOMB_X65_Y37_N22
\myprocessor|my_reg|valA[20]~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[20]~422_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|regs:13:reg_array|r|bits:20:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\myprocessor|my_reg|regs:12:reg_array|r|bits:20:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:12:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_reg|regs:13:reg_array|r|bits:20:r~q\,
	combout => \myprocessor|my_reg|valA[20]~422_combout\);

-- Location: LCCOMB_X61_Y37_N30
\myprocessor|my_reg|valA[20]~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[20]~423_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[20]~422_combout\ & (\myprocessor|my_reg|regs:15:reg_array|r|bits:20:r~q\)) # 
-- (!\myprocessor|my_reg|valA[20]~422_combout\ & ((\myprocessor|my_reg|regs:14:reg_array|r|bits:20:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_reg|valA[20]~422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:15:reg_array|r|bits:20:r~q\,
	datab => \myprocessor|my_reg|regs:14:reg_array|r|bits:20:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datad => \myprocessor|my_reg|valA[20]~422_combout\,
	combout => \myprocessor|my_reg|valA[20]~423_combout\);

-- Location: FF_X62_Y39_N31
\myprocessor|my_reg|regs:29:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~66_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[29]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:29:reg_array|r|bits:20:r~q\);

-- Location: LCCOMB_X61_Y41_N2
\myprocessor|my_reg|regs:25:reg_array|r|bits:20:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:25:reg_array|r|bits:20:r~feeder_combout\ = \myprocessor|mux_input_out|F~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|mux_input_out|F~66_combout\,
	combout => \myprocessor|my_reg|regs:25:reg_array|r|bits:20:r~feeder_combout\);

-- Location: FF_X61_Y41_N3
\myprocessor|my_reg|regs:25:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:25:reg_array|r|bits:20:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[25]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:25:reg_array|r|bits:20:r~q\);

-- Location: FF_X62_Y39_N29
\myprocessor|my_reg|regs:17:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~66_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:17:reg_array|r|bits:20:r~q\);

-- Location: LCCOMB_X62_Y39_N28
\myprocessor|my_reg|valA[20]~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[20]~407_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:25:reg_array|r|bits:20:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|regs:17:reg_array|r|bits:20:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:25:reg_array|r|bits:20:r~q\,
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[20]~407_combout\);

-- Location: FF_X63_Y39_N13
\myprocessor|my_reg|regs:21:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~66_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:21:reg_array|r|bits:20:r~q\);

-- Location: LCCOMB_X61_Y39_N26
\myprocessor|my_reg|valA[20]~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[20]~408_combout\ = (\myprocessor|my_reg|valA[20]~407_combout\ & ((\myprocessor|my_reg|regs:29:reg_array|r|bits:20:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_reg|valA[20]~407_combout\ & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & \myprocessor|my_reg|regs:21:reg_array|r|bits:20:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:29:reg_array|r|bits:20:r~q\,
	datab => \myprocessor|my_reg|valA[20]~407_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datad => \myprocessor|my_reg|regs:21:reg_array|r|bits:20:r~q\,
	combout => \myprocessor|my_reg|valA[20]~408_combout\);

-- Location: LCCOMB_X55_Y39_N24
\myprocessor|my_reg|regs:20:reg_array|r|bits:20:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:20:reg_array|r|bits:20:r~feeder_combout\ = \myprocessor|mux_input_out|F~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~66_combout\,
	combout => \myprocessor|my_reg|regs:20:reg_array|r|bits:20:r~feeder_combout\);

-- Location: FF_X55_Y39_N25
\myprocessor|my_reg|regs:20:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:20:reg_array|r|bits:20:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:20:reg_array|r|bits:20:r~q\);

-- Location: FF_X59_Y39_N23
\myprocessor|my_reg|regs:28:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~66_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:28:reg_array|r|bits:20:r~q\);

-- Location: FF_X60_Y39_N23
\myprocessor|my_reg|regs:24:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~66_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:24:reg_array|r|bits:20:r~q\);

-- Location: LCCOMB_X59_Y39_N12
\myprocessor|my_reg|valA[20]~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[20]~409_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:24:reg_array|r|bits:20:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\myprocessor|my_reg|regs:16:reg_array|r|bits:20:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_reg|regs:24:reg_array|r|bits:20:r~q\,
	combout => \myprocessor|my_reg|valA[20]~409_combout\);

-- Location: LCCOMB_X59_Y39_N22
\myprocessor|my_reg|valA[20]~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[20]~410_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[20]~409_combout\ & ((\myprocessor|my_reg|regs:28:reg_array|r|bits:20:r~q\))) # 
-- (!\myprocessor|my_reg|valA[20]~409_combout\ & (\myprocessor|my_reg|regs:20:reg_array|r|bits:20:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|valA[20]~409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:20:reg_array|r|bits:20:r~q\,
	datac => \myprocessor|my_reg|regs:28:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_reg|valA[20]~409_combout\,
	combout => \myprocessor|my_reg|valA[20]~410_combout\);

-- Location: LCCOMB_X61_Y37_N6
\myprocessor|my_reg|valA[20]~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[20]~411_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|valA[20]~408_combout\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[20]~410_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[20]~408_combout\,
	datab => \myprocessor|my_reg|valA[20]~410_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_reg|valA[20]~411_combout\);

-- Location: FF_X63_Y40_N17
\myprocessor|my_reg|regs:27:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~66_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:27:reg_array|r|bits:20:r~q\);

-- Location: FF_X66_Y41_N15
\myprocessor|my_reg|regs:31:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~66_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:31:reg_array|r|bits:20:r~q\);

-- Location: FF_X66_Y41_N29
\myprocessor|my_reg|regs:19:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~66_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:19:reg_array|r|bits:20:r~q\);

-- Location: FF_X63_Y39_N31
\myprocessor|my_reg|regs:23:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~66_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:23:reg_array|r|bits:20:r~q\);

-- Location: LCCOMB_X66_Y41_N28
\myprocessor|my_reg|valA[20]~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[20]~412_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)) # ((\myprocessor|my_reg|regs:23:reg_array|r|bits:20:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:19:reg_array|r|bits:20:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_reg|regs:23:reg_array|r|bits:20:r~q\,
	combout => \myprocessor|my_reg|valA[20]~412_combout\);

-- Location: LCCOMB_X66_Y41_N14
\myprocessor|my_reg|valA[20]~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[20]~413_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[20]~412_combout\ & ((\myprocessor|my_reg|regs:31:reg_array|r|bits:20:r~q\))) # 
-- (!\myprocessor|my_reg|valA[20]~412_combout\ & (\myprocessor|my_reg|regs:27:reg_array|r|bits:20:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|valA[20]~412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:27:reg_array|r|bits:20:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_reg|valA[20]~412_combout\,
	combout => \myprocessor|my_reg|valA[20]~413_combout\);

-- Location: FF_X63_Y40_N23
\myprocessor|my_reg|regs:26:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~66_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[26]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:26:reg_array|r|bits:20:r~q\);

-- Location: FF_X65_Y40_N9
\myprocessor|my_reg|regs:30:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~66_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:30:reg_array|r|bits:20:r~q\);

-- Location: FF_X61_Y39_N1
\myprocessor|my_reg|regs:18:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~66_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:18:reg_array|r|bits:20:r~q\);

-- Location: LCCOMB_X61_Y39_N6
\myprocessor|my_reg|regs:22:reg_array|r|bits:20:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:22:reg_array|r|bits:20:r~feeder_combout\ = \myprocessor|mux_input_out|F~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~66_combout\,
	combout => \myprocessor|my_reg|regs:22:reg_array|r|bits:20:r~feeder_combout\);

-- Location: FF_X61_Y39_N7
\myprocessor|my_reg|regs:22:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:22:reg_array|r|bits:20:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[22]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:22:reg_array|r|bits:20:r~q\);

-- Location: LCCOMB_X61_Y39_N0
\myprocessor|my_reg|valA[20]~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[20]~405_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:20:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_reg|regs:18:reg_array|r|bits:20:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_reg|regs:22:reg_array|r|bits:20:r~q\,
	combout => \myprocessor|my_reg|valA[20]~405_combout\);

-- Location: LCCOMB_X65_Y40_N18
\myprocessor|my_reg|valA[20]~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[20]~406_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[20]~405_combout\ & ((\myprocessor|my_reg|regs:30:reg_array|r|bits:20:r~q\))) # 
-- (!\myprocessor|my_reg|valA[20]~405_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:20:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|valA[20]~405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:26:reg_array|r|bits:20:r~q\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_reg|valA[20]~405_combout\,
	combout => \myprocessor|my_reg|valA[20]~406_combout\);

-- Location: LCCOMB_X61_Y37_N24
\myprocessor|my_reg|valA[20]~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[20]~414_combout\ = (\myprocessor|my_reg|valA[20]~411_combout\ & ((\myprocessor|my_reg|valA[20]~413_combout\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # (!\myprocessor|my_reg|valA[20]~411_combout\ 
-- & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & \myprocessor|my_reg|valA[20]~406_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[20]~411_combout\,
	datab => \myprocessor|my_reg|valA[20]~413_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datad => \myprocessor|my_reg|valA[20]~406_combout\,
	combout => \myprocessor|my_reg|valA[20]~414_combout\);

-- Location: FF_X62_Y35_N1
\myprocessor|my_reg|regs:10:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~66_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:10:reg_array|r|bits:20:r~q\);

-- Location: FF_X61_Y35_N17
\myprocessor|my_reg|regs:8:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~66_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[8]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:8:reg_array|r|bits:20:r~q\);

-- Location: LCCOMB_X61_Y35_N16
\myprocessor|my_reg|valA[20]~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[20]~415_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:10:reg_array|r|bits:20:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_reg|regs:8:reg_array|r|bits:20:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:10:reg_array|r|bits:20:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_reg|valA[20]~415_combout\);

-- Location: FF_X63_Y35_N27
\myprocessor|my_reg|regs:11:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~66_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:11:reg_array|r|bits:20:r~q\);

-- Location: LCCOMB_X63_Y35_N24
\myprocessor|my_reg|regs:9:reg_array|r|bits:20:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:9:reg_array|r|bits:20:r~feeder_combout\ = \myprocessor|mux_input_out|F~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~66_combout\,
	combout => \myprocessor|my_reg|regs:9:reg_array|r|bits:20:r~feeder_combout\);

-- Location: FF_X63_Y35_N25
\myprocessor|my_reg|regs:9:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:9:reg_array|r|bits:20:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:9:reg_array|r|bits:20:r~q\);

-- Location: LCCOMB_X63_Y35_N26
\myprocessor|my_reg|valA[20]~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[20]~416_combout\ = (\myprocessor|my_reg|valA[20]~415_combout\ & (((\myprocessor|my_reg|regs:11:reg_array|r|bits:20:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (!\myprocessor|my_reg|valA[20]~415_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|regs:9:reg_array|r|bits:20:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[20]~415_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_reg|regs:9:reg_array|r|bits:20:r~q\,
	combout => \myprocessor|my_reg|valA[20]~416_combout\);

-- Location: FF_X59_Y32_N11
\myprocessor|my_reg|regs:4:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~66_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:4:reg_array|r|bits:20:r~q\);

-- Location: FF_X59_Y32_N17
\myprocessor|my_reg|regs:5:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~66_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:5:reg_array|r|bits:20:r~q\);

-- Location: LCCOMB_X59_Y32_N10
\myprocessor|my_reg|valA[20]~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[20]~417_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_reg|regs:5:reg_array|r|bits:20:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:4:reg_array|r|bits:20:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:4:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_reg|regs:5:reg_array|r|bits:20:r~q\,
	combout => \myprocessor|my_reg|valA[20]~417_combout\);

-- Location: FF_X60_Y32_N5
\myprocessor|my_reg|regs:7:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~66_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:7:reg_array|r|bits:20:r~q\);

-- Location: FF_X60_Y32_N3
\myprocessor|my_reg|regs:6:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~66_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:6:reg_array|r|bits:20:r~q\);

-- Location: LCCOMB_X60_Y32_N4
\myprocessor|my_reg|valA[20]~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[20]~418_combout\ = (\myprocessor|my_reg|valA[20]~417_combout\ & (((\myprocessor|my_reg|regs:7:reg_array|r|bits:20:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\myprocessor|my_reg|valA[20]~417_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:6:reg_array|r|bits:20:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[20]~417_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_reg|regs:6:reg_array|r|bits:20:r~q\,
	combout => \myprocessor|my_reg|valA[20]~418_combout\);

-- Location: FF_X60_Y33_N13
\myprocessor|my_reg|regs:1:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~66_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:1:reg_array|r|bits:20:r~q\);

-- Location: LCCOMB_X60_Y33_N12
\myprocessor|my_reg|valA[20]~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[20]~419_combout\ = (\myprocessor|my_reg|valA[16]~17_combout\ & ((\myprocessor|my_reg|valA[16]~18_combout\ & (\myprocessor|my_reg|valA[20]~418_combout\)) # (!\myprocessor|my_reg|valA[16]~18_combout\ & 
-- ((\myprocessor|my_reg|regs:1:reg_array|r|bits:20:r~q\))))) # (!\myprocessor|my_reg|valA[16]~17_combout\ & (((\myprocessor|my_reg|valA[16]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~17_combout\,
	datab => \myprocessor|my_reg|valA[20]~418_combout\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_reg|valA[16]~18_combout\,
	combout => \myprocessor|my_reg|valA[20]~419_combout\);

-- Location: FF_X59_Y34_N17
\myprocessor|my_reg|regs:2:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~66_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:2:reg_array|r|bits:20:r~q\);

-- Location: FF_X59_Y34_N27
\myprocessor|my_reg|regs:3:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~66_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:3:reg_array|r|bits:20:r~q\);

-- Location: LCCOMB_X59_Y34_N16
\myprocessor|my_reg|valA[20]~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[20]~420_combout\ = (\myprocessor|my_reg|valA[20]~419_combout\ & (((\myprocessor|my_reg|regs:3:reg_array|r|bits:20:r~q\)) # (!\myprocessor|my_reg|valA[16]~14_combout\))) # (!\myprocessor|my_reg|valA[20]~419_combout\ & 
-- (\myprocessor|my_reg|valA[16]~14_combout\ & (\myprocessor|my_reg|regs:2:reg_array|r|bits:20:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[20]~419_combout\,
	datab => \myprocessor|my_reg|valA[16]~14_combout\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_reg|regs:3:reg_array|r|bits:20:r~q\,
	combout => \myprocessor|my_reg|valA[20]~420_combout\);

-- Location: LCCOMB_X61_Y37_N10
\myprocessor|my_reg|valA[20]~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[20]~421_combout\ = (\myprocessor|my_reg|valA[16]~10_combout\ & (((\myprocessor|my_reg|valA[16]~13_combout\)))) # (!\myprocessor|my_reg|valA[16]~10_combout\ & ((\myprocessor|my_reg|valA[16]~13_combout\ & 
-- (\myprocessor|my_reg|valA[20]~416_combout\)) # (!\myprocessor|my_reg|valA[16]~13_combout\ & ((\myprocessor|my_reg|valA[20]~420_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[20]~416_combout\,
	datab => \myprocessor|my_reg|valA[16]~10_combout\,
	datac => \myprocessor|my_reg|valA[20]~420_combout\,
	datad => \myprocessor|my_reg|valA[16]~13_combout\,
	combout => \myprocessor|my_reg|valA[20]~421_combout\);

-- Location: LCCOMB_X61_Y37_N0
\myprocessor|my_reg|valA[20]~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[20]~424_combout\ = (\myprocessor|my_reg|valA[16]~10_combout\ & ((\myprocessor|my_reg|valA[20]~421_combout\ & (\myprocessor|my_reg|valA[20]~423_combout\)) # (!\myprocessor|my_reg|valA[20]~421_combout\ & 
-- ((\myprocessor|my_reg|valA[20]~414_combout\))))) # (!\myprocessor|my_reg|valA[16]~10_combout\ & (((\myprocessor|my_reg|valA[20]~421_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[20]~423_combout\,
	datab => \myprocessor|my_reg|valA[20]~414_combout\,
	datac => \myprocessor|my_reg|valA[16]~10_combout\,
	datad => \myprocessor|my_reg|valA[20]~421_combout\,
	combout => \myprocessor|my_reg|valA[20]~424_combout\);

-- Location: LCCOMB_X56_Y35_N4
\myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~3_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[20]~424_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[19]~404_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[19]~404_combout\,
	datab => \myprocessor|my_reg|valA[20]~424_combout\,
	datac => \myprocessor|mux_aluinb|F[0]~62_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~3_combout\);

-- Location: LCCOMB_X57_Y33_N20
\myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~5_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~3_combout\))) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~4_combout\,
	datac => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~3_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~5_combout\);

-- Location: LCCOMB_X56_Y36_N18
\myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~14_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[24]~524_combout\)) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[23]~484_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[24]~524_combout\,
	datab => \myprocessor|my_reg|valA[23]~484_combout\,
	datac => \myprocessor|mux_aluinb|F[0]~62_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~14_combout\);

-- Location: FF_X61_Y35_N25
\myprocessor|my_reg|regs:12:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~76_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:12:reg_array|r|bits:22:r~q\);

-- Location: FF_X60_Y35_N25
\myprocessor|my_reg|regs:13:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~76_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:13:reg_array|r|bits:22:r~q\);

-- Location: LCCOMB_X61_Y35_N24
\myprocessor|my_reg|valA[22]~462\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[22]~462_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_reg|regs:13:reg_array|r|bits:22:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:12:reg_array|r|bits:22:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:12:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_reg|regs:13:reg_array|r|bits:22:r~q\,
	combout => \myprocessor|my_reg|valA[22]~462_combout\);

-- Location: FF_X58_Y36_N3
\myprocessor|my_reg|regs:15:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~76_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:15:reg_array|r|bits:22:r~q\);

-- Location: FF_X58_Y36_N1
\myprocessor|my_reg|regs:14:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~76_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:14:reg_array|r|bits:22:r~q\);

-- Location: LCCOMB_X58_Y36_N2
\myprocessor|my_reg|valA[22]~463\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[22]~463_combout\ = (\myprocessor|my_reg|valA[22]~462_combout\ & (((\myprocessor|my_reg|regs:15:reg_array|r|bits:22:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\myprocessor|my_reg|valA[22]~462_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:14:reg_array|r|bits:22:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[22]~462_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:15:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_reg|regs:14:reg_array|r|bits:22:r~q\,
	combout => \myprocessor|my_reg|valA[22]~463_combout\);

-- Location: FF_X62_Y35_N9
\myprocessor|my_reg|regs:10:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~76_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:10:reg_array|r|bits:22:r~q\);

-- Location: FF_X61_Y35_N7
\myprocessor|my_reg|regs:8:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~76_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[8]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:8:reg_array|r|bits:22:r~q\);

-- Location: LCCOMB_X61_Y35_N6
\myprocessor|my_reg|valA[22]~455\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[22]~455_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:10:reg_array|r|bits:22:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\myprocessor|my_reg|regs:8:reg_array|r|bits:22:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|regs:10:reg_array|r|bits:22:r~q\,
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[22]~455_combout\);

-- Location: FF_X63_Y35_N9
\myprocessor|my_reg|regs:11:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~76_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:11:reg_array|r|bits:22:r~q\);

-- Location: LCCOMB_X63_Y35_N6
\myprocessor|my_reg|regs:9:reg_array|r|bits:22:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:9:reg_array|r|bits:22:r~feeder_combout\ = \myprocessor|mux_input_out|F~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~76_combout\,
	combout => \myprocessor|my_reg|regs:9:reg_array|r|bits:22:r~feeder_combout\);

-- Location: FF_X63_Y35_N7
\myprocessor|my_reg|regs:9:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:9:reg_array|r|bits:22:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:9:reg_array|r|bits:22:r~q\);

-- Location: LCCOMB_X63_Y35_N8
\myprocessor|my_reg|valA[22]~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[22]~456_combout\ = (\myprocessor|my_reg|valA[22]~455_combout\ & (((\myprocessor|my_reg|regs:11:reg_array|r|bits:22:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (!\myprocessor|my_reg|valA[22]~455_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|regs:9:reg_array|r|bits:22:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[22]~455_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_reg|regs:9:reg_array|r|bits:22:r~q\,
	combout => \myprocessor|my_reg|valA[22]~456_combout\);

-- Location: FF_X59_Y33_N31
\myprocessor|my_reg|regs:6:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~76_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:6:reg_array|r|bits:22:r~q\);

-- Location: FF_X59_Y32_N3
\myprocessor|my_reg|regs:4:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~76_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:4:reg_array|r|bits:22:r~q\);

-- Location: FF_X59_Y32_N1
\myprocessor|my_reg|regs:5:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~76_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:5:reg_array|r|bits:22:r~q\);

-- Location: LCCOMB_X59_Y32_N2
\myprocessor|my_reg|valA[22]~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[22]~457_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_reg|regs:5:reg_array|r|bits:22:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:4:reg_array|r|bits:22:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:4:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_reg|regs:5:reg_array|r|bits:22:r~q\,
	combout => \myprocessor|my_reg|valA[22]~457_combout\);

-- Location: FF_X59_Y33_N17
\myprocessor|my_reg|regs:7:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~76_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:7:reg_array|r|bits:22:r~q\);

-- Location: LCCOMB_X59_Y33_N16
\myprocessor|my_reg|valA[22]~458\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[22]~458_combout\ = (\myprocessor|my_reg|valA[22]~457_combout\ & (((\myprocessor|my_reg|regs:7:reg_array|r|bits:22:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_reg|valA[22]~457_combout\ & (\myprocessor|my_reg|regs:6:reg_array|r|bits:22:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:6:reg_array|r|bits:22:r~q\,
	datab => \myprocessor|my_reg|valA[22]~457_combout\,
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[22]~458_combout\);

-- Location: FF_X60_Y33_N17
\myprocessor|my_reg|regs:1:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~76_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:1:reg_array|r|bits:22:r~q\);

-- Location: LCCOMB_X60_Y33_N16
\myprocessor|my_reg|valA[22]~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[22]~459_combout\ = (\myprocessor|my_reg|valA[16]~17_combout\ & ((\myprocessor|my_reg|valA[16]~18_combout\ & (\myprocessor|my_reg|valA[22]~458_combout\)) # (!\myprocessor|my_reg|valA[16]~18_combout\ & 
-- ((\myprocessor|my_reg|regs:1:reg_array|r|bits:22:r~q\))))) # (!\myprocessor|my_reg|valA[16]~17_combout\ & (((\myprocessor|my_reg|valA[16]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~17_combout\,
	datab => \myprocessor|my_reg|valA[22]~458_combout\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_reg|valA[16]~18_combout\,
	combout => \myprocessor|my_reg|valA[22]~459_combout\);

-- Location: FF_X59_Y34_N9
\myprocessor|my_reg|regs:3:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~76_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:3:reg_array|r|bits:22:r~q\);

-- Location: LCCOMB_X59_Y34_N30
\myprocessor|my_reg|valA[22]~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[22]~460_combout\ = (\myprocessor|my_reg|valA[22]~459_combout\ & (((\myprocessor|my_reg|regs:3:reg_array|r|bits:22:r~q\)) # (!\myprocessor|my_reg|valA[16]~14_combout\))) # (!\myprocessor|my_reg|valA[22]~459_combout\ & 
-- (\myprocessor|my_reg|valA[16]~14_combout\ & (\myprocessor|my_reg|regs:2:reg_array|r|bits:22:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[22]~459_combout\,
	datab => \myprocessor|my_reg|valA[16]~14_combout\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_reg|regs:3:reg_array|r|bits:22:r~q\,
	combout => \myprocessor|my_reg|valA[22]~460_combout\);

-- Location: LCCOMB_X62_Y36_N0
\myprocessor|my_reg|valA[22]~461\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[22]~461_combout\ = (\myprocessor|my_reg|valA[16]~10_combout\ & (((\myprocessor|my_reg|valA[16]~13_combout\)))) # (!\myprocessor|my_reg|valA[16]~10_combout\ & ((\myprocessor|my_reg|valA[16]~13_combout\ & 
-- (\myprocessor|my_reg|valA[22]~456_combout\)) # (!\myprocessor|my_reg|valA[16]~13_combout\ & ((\myprocessor|my_reg|valA[22]~460_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[22]~456_combout\,
	datab => \myprocessor|my_reg|valA[22]~460_combout\,
	datac => \myprocessor|my_reg|valA[16]~10_combout\,
	datad => \myprocessor|my_reg|valA[16]~13_combout\,
	combout => \myprocessor|my_reg|valA[22]~461_combout\);

-- Location: FF_X57_Y38_N25
\myprocessor|my_reg|regs:21:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~76_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:21:reg_array|r|bits:22:r~q\);

-- Location: FF_X62_Y39_N13
\myprocessor|my_reg|regs:29:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~76_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[29]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:29:reg_array|r|bits:22:r~q\);

-- Location: FF_X57_Y36_N15
\myprocessor|my_reg|regs:25:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~76_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[25]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:25:reg_array|r|bits:22:r~q\);

-- Location: FF_X62_Y39_N11
\myprocessor|my_reg|regs:17:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~76_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:17:reg_array|r|bits:22:r~q\);

-- Location: LCCOMB_X62_Y39_N10
\myprocessor|my_reg|valA[22]~447\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[22]~447_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:25:reg_array|r|bits:22:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|regs:17:reg_array|r|bits:22:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:25:reg_array|r|bits:22:r~q\,
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[22]~447_combout\);

-- Location: LCCOMB_X62_Y39_N12
\myprocessor|my_reg|valA[22]~448\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[22]~448_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[22]~447_combout\ & ((\myprocessor|my_reg|regs:29:reg_array|r|bits:22:r~q\))) # 
-- (!\myprocessor|my_reg|valA[22]~447_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:22:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|valA[22]~447_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:21:reg_array|r|bits:22:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_reg|valA[22]~447_combout\,
	combout => \myprocessor|my_reg|valA[22]~448_combout\);

-- Location: FF_X57_Y39_N5
\myprocessor|my_reg|regs:16:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~76_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:16:reg_array|r|bits:22:r~q\);

-- Location: FF_X57_Y36_N1
\myprocessor|my_reg|regs:24:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~76_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:24:reg_array|r|bits:22:r~q\);

-- Location: LCCOMB_X57_Y39_N4
\myprocessor|my_reg|valA[22]~449\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[22]~449_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:24:reg_array|r|bits:22:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\myprocessor|my_reg|regs:16:reg_array|r|bits:22:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_reg|regs:24:reg_array|r|bits:22:r~q\,
	combout => \myprocessor|my_reg|valA[22]~449_combout\);

-- Location: LCCOMB_X57_Y40_N16
\myprocessor|my_reg|regs:20:reg_array|r|bits:22:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:20:reg_array|r|bits:22:r~feeder_combout\ = \myprocessor|mux_input_out|F~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~76_combout\,
	combout => \myprocessor|my_reg|regs:20:reg_array|r|bits:22:r~feeder_combout\);

-- Location: FF_X57_Y40_N17
\myprocessor|my_reg|regs:20:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:20:reg_array|r|bits:22:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:20:reg_array|r|bits:22:r~q\);

-- Location: FF_X57_Y40_N3
\myprocessor|my_reg|regs:28:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~76_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:28:reg_array|r|bits:22:r~q\);

-- Location: LCCOMB_X57_Y40_N2
\myprocessor|my_reg|valA[22]~450\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[22]~450_combout\ = (\myprocessor|my_reg|valA[22]~449_combout\ & (((\myprocessor|my_reg|regs:28:reg_array|r|bits:22:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_reg|valA[22]~449_combout\ & (\myprocessor|my_reg|regs:20:reg_array|r|bits:22:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[22]~449_combout\,
	datab => \myprocessor|my_reg|regs:20:reg_array|r|bits:22:r~q\,
	datac => \myprocessor|my_reg|regs:28:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[22]~450_combout\);

-- Location: LCCOMB_X62_Y36_N12
\myprocessor|my_reg|valA[22]~451\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[22]~451_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|valA[22]~448_combout\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[22]~450_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|valA[22]~448_combout\,
	datac => \myprocessor|my_reg|valA[22]~450_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_reg|valA[22]~451_combout\);

-- Location: FF_X58_Y42_N5
\myprocessor|my_reg|regs:19:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~76_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:19:reg_array|r|bits:22:r~q\);

-- Location: FF_X58_Y42_N11
\myprocessor|my_reg|regs:23:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~76_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:23:reg_array|r|bits:22:r~q\);

-- Location: LCCOMB_X58_Y42_N4
\myprocessor|my_reg|valA[22]~452\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[22]~452_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)) # ((\myprocessor|my_reg|regs:23:reg_array|r|bits:22:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:19:reg_array|r|bits:22:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_reg|regs:23:reg_array|r|bits:22:r~q\,
	combout => \myprocessor|my_reg|valA[22]~452_combout\);

-- Location: FF_X60_Y39_N27
\myprocessor|my_reg|regs:27:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~76_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:27:reg_array|r|bits:22:r~q\);

-- Location: FF_X59_Y41_N5
\myprocessor|my_reg|regs:31:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~76_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:31:reg_array|r|bits:22:r~q\);

-- Location: LCCOMB_X60_Y39_N26
\myprocessor|my_reg|valA[22]~453\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[22]~453_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[22]~452_combout\ & ((\myprocessor|my_reg|regs:31:reg_array|r|bits:22:r~q\))) # 
-- (!\myprocessor|my_reg|valA[22]~452_combout\ & (\myprocessor|my_reg|regs:27:reg_array|r|bits:22:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|valA[22]~452_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|valA[22]~452_combout\,
	datac => \myprocessor|my_reg|regs:27:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_reg|regs:31:reg_array|r|bits:22:r~q\,
	combout => \myprocessor|my_reg|valA[22]~453_combout\);

-- Location: LCCOMB_X58_Y41_N22
\myprocessor|my_reg|regs:22:reg_array|r|bits:22:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:22:reg_array|r|bits:22:r~feeder_combout\ = \myprocessor|mux_input_out|F~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|mux_input_out|F~76_combout\,
	combout => \myprocessor|my_reg|regs:22:reg_array|r|bits:22:r~feeder_combout\);

-- Location: FF_X58_Y41_N23
\myprocessor|my_reg|regs:22:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:22:reg_array|r|bits:22:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[22]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:22:reg_array|r|bits:22:r~q\);

-- Location: FF_X57_Y41_N29
\myprocessor|my_reg|regs:18:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~76_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:18:reg_array|r|bits:22:r~q\);

-- Location: LCCOMB_X57_Y41_N28
\myprocessor|my_reg|valA[22]~445\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[22]~445_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:22:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|regs:18:reg_array|r|bits:22:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:22:reg_array|r|bits:22:r~q\,
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[22]~445_combout\);

-- Location: FF_X56_Y40_N15
\myprocessor|my_reg|regs:26:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~76_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[26]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:26:reg_array|r|bits:22:r~q\);

-- Location: FF_X56_Y40_N17
\myprocessor|my_reg|regs:30:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~76_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:30:reg_array|r|bits:22:r~q\);

-- Location: LCCOMB_X56_Y40_N14
\myprocessor|my_reg|valA[22]~446\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[22]~446_combout\ = (\myprocessor|my_reg|valA[22]~445_combout\ & (((\myprocessor|my_reg|regs:30:reg_array|r|bits:22:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))) # 
-- (!\myprocessor|my_reg|valA[22]~445_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:26:reg_array|r|bits:22:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[22]~445_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_reg|regs:30:reg_array|r|bits:22:r~q\,
	combout => \myprocessor|my_reg|valA[22]~446_combout\);

-- Location: LCCOMB_X62_Y36_N6
\myprocessor|my_reg|valA[22]~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[22]~454_combout\ = (\myprocessor|my_reg|valA[22]~451_combout\ & ((\myprocessor|my_reg|valA[22]~453_combout\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # (!\myprocessor|my_reg|valA[22]~451_combout\ 
-- & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & \myprocessor|my_reg|valA[22]~446_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[22]~451_combout\,
	datab => \myprocessor|my_reg|valA[22]~453_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datad => \myprocessor|my_reg|valA[22]~446_combout\,
	combout => \myprocessor|my_reg|valA[22]~454_combout\);

-- Location: LCCOMB_X62_Y36_N26
\myprocessor|my_reg|valA[22]~464\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[22]~464_combout\ = (\myprocessor|my_reg|valA[22]~461_combout\ & ((\myprocessor|my_reg|valA[22]~463_combout\) # ((!\myprocessor|my_reg|valA[16]~10_combout\)))) # (!\myprocessor|my_reg|valA[22]~461_combout\ & 
-- (((\myprocessor|my_reg|valA[16]~10_combout\ & \myprocessor|my_reg|valA[22]~454_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[22]~463_combout\,
	datab => \myprocessor|my_reg|valA[22]~461_combout\,
	datac => \myprocessor|my_reg|valA[16]~10_combout\,
	datad => \myprocessor|my_reg|valA[22]~454_combout\,
	combout => \myprocessor|my_reg|valA[22]~464_combout\);

-- Location: LCCOMB_X57_Y33_N12
\myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~15_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[22]~464_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[21]~444_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datac => \myprocessor|my_reg|valA[21]~444_combout\,
	datad => \myprocessor|my_reg|valA[22]~464_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~15_combout\);

-- Location: LCCOMB_X57_Y33_N14
\myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~16_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~14_combout\)) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~14_combout\,
	datac => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~15_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~16_combout\);

-- Location: LCCOMB_X57_Y33_N4
\myprocessor|my_alu|shifter_inst|RxxNxx|F[17]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxNxx|F[17]~15_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~16_combout\))) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~5_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~16_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxNxx|F[17]~15_combout\);

-- Location: FF_X57_Y38_N1
\myprocessor|my_reg|regs:13:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~87_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:13:reg_array|r|bits:29:r~q\);

-- Location: FF_X58_Y34_N29
\myprocessor|my_reg|regs:15:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|mux_input_out|F~87_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:15:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X57_Y38_N4
\myprocessor|my_reg|valB[29]~600\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[29]~600_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|valB[19]~680_combout\)) # (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[19]~680_combout\ & 
-- ((\myprocessor|my_reg|regs:15:reg_array|r|bits:29:r~q\))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|regs:13:reg_array|r|bits:29:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_reg|regs:15:reg_array|r|bits:29:r~q\,
	combout => \myprocessor|my_reg|valB[29]~600_combout\);

-- Location: FF_X58_Y34_N27
\myprocessor|my_reg|regs:14:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~87_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:14:reg_array|r|bits:29:r~q\);

-- Location: FF_X62_Y38_N5
\myprocessor|my_reg|regs:12:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~87_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:12:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X58_Y34_N26
\myprocessor|my_reg|valB[29]~601\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[29]~601_combout\ = (\myprocessor|my_reg|valB[29]~600_combout\ & (((\myprocessor|my_reg|regs:14:reg_array|r|bits:29:r~q\)) # (!\myprocessor|my_reg|valB[19]~684_combout\))) # (!\myprocessor|my_reg|valB[29]~600_combout\ & 
-- (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|regs:12:reg_array|r|bits:29:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[29]~600_combout\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:14:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_reg|regs:12:reg_array|r|bits:29:r~q\,
	combout => \myprocessor|my_reg|valB[29]~601_combout\);

-- Location: FF_X62_Y35_N5
\myprocessor|my_reg|regs:10:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~87_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:10:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X62_Y35_N4
\myprocessor|my_reg|valB[29]~602\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[29]~602_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (\myprocessor|my_reg|valB[29]~601_combout\)) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|regs:10:reg_array|r|bits:29:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[29]~601_combout\,
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_reg|valB[19]~22_combout\,
	combout => \myprocessor|my_reg|valB[29]~602_combout\);

-- Location: FF_X61_Y36_N21
\myprocessor|my_reg|regs:9:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~87_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:9:reg_array|r|bits:29:r~q\);

-- Location: FF_X61_Y36_N7
\myprocessor|my_reg|regs:11:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~87_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:11:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X61_Y36_N20
\myprocessor|my_reg|valB[29]~603\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[29]~603_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[29]~602_combout\ & ((\myprocessor|my_reg|regs:11:reg_array|r|bits:29:r~q\))) # (!\myprocessor|my_reg|valB[29]~602_combout\ & 
-- (\myprocessor|my_reg|regs:9:reg_array|r|bits:29:r~q\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|valB[29]~602_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[29]~602_combout\,
	datac => \myprocessor|my_reg|regs:9:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_reg|regs:11:reg_array|r|bits:29:r~q\,
	combout => \myprocessor|my_reg|valB[29]~603_combout\);

-- Location: FF_X58_Y38_N27
\myprocessor|my_reg|regs:16:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~87_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:16:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X59_Y40_N8
\myprocessor|my_reg|regs:23:reg_array|r|bits:29:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:23:reg_array|r|bits:29:r~feeder_combout\ = \myprocessor|mux_input_out|F~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~87_combout\,
	combout => \myprocessor|my_reg|regs:23:reg_array|r|bits:29:r~feeder_combout\);

-- Location: FF_X59_Y40_N9
\myprocessor|my_reg|regs:23:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:23:reg_array|r|bits:29:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:23:reg_array|r|bits:29:r~q\);

-- Location: FF_X57_Y38_N23
\myprocessor|my_reg|regs:21:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~87_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:21:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X57_Y38_N22
\myprocessor|my_reg|valB[29]~604\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[29]~604_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|regs:23:reg_array|r|bits:29:r~q\) # ((\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (((\myprocessor|my_reg|regs:21:reg_array|r|bits:29:r~q\ & !\myprocessor|my_reg|valB[19]~684_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:23:reg_array|r|bits:29:r~q\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_reg|valB[19]~684_combout\,
	combout => \myprocessor|my_reg|valB[29]~604_combout\);

-- Location: FF_X56_Y38_N13
\myprocessor|my_reg|regs:22:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~87_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[22]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:22:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X58_Y39_N30
\myprocessor|my_reg|regs:20:reg_array|r|bits:29:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:20:reg_array|r|bits:29:r~feeder_combout\ = \myprocessor|mux_input_out|F~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~87_combout\,
	combout => \myprocessor|my_reg|regs:20:reg_array|r|bits:29:r~feeder_combout\);

-- Location: FF_X58_Y39_N31
\myprocessor|my_reg|regs:20:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:20:reg_array|r|bits:29:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:20:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X56_Y38_N12
\myprocessor|my_reg|valB[29]~605\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[29]~605_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[29]~604_combout\ & (\myprocessor|my_reg|regs:22:reg_array|r|bits:29:r~q\)) # (!\myprocessor|my_reg|valB[29]~604_combout\ & 
-- ((\myprocessor|my_reg|regs:20:reg_array|r|bits:29:r~q\))))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|valB[29]~604_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[29]~604_combout\,
	datac => \myprocessor|my_reg|regs:22:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_reg|regs:20:reg_array|r|bits:29:r~q\,
	combout => \myprocessor|my_reg|valB[29]~605_combout\);

-- Location: FF_X55_Y40_N23
\myprocessor|my_reg|regs:18:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~87_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:18:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X57_Y38_N14
\myprocessor|my_reg|valB[29]~606\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[29]~606_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[29]~605_combout\) # ((\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (((\myprocessor|my_reg|regs:18:reg_array|r|bits:29:r~q\ & !\myprocessor|my_reg|valB[19]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[29]~605_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_reg|valB[19]~12_combout\,
	combout => \myprocessor|my_reg|valB[29]~606_combout\);

-- Location: FF_X56_Y41_N17
\myprocessor|my_reg|regs:17:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~87_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:17:reg_array|r|bits:29:r~q\);

-- Location: FF_X59_Y40_N27
\myprocessor|my_reg|regs:19:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~87_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:19:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X58_Y38_N20
\myprocessor|my_reg|valB[29]~607\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[29]~607_combout\ = (\myprocessor|my_reg|valB[29]~606_combout\ & (((\myprocessor|my_reg|regs:19:reg_array|r|bits:29:r~q\)) # (!\myprocessor|my_reg|valB[19]~12_combout\))) # (!\myprocessor|my_reg|valB[29]~606_combout\ & 
-- (\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|regs:17:reg_array|r|bits:29:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[29]~606_combout\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_reg|regs:19:reg_array|r|bits:29:r~q\,
	combout => \myprocessor|my_reg|valB[29]~607_combout\);

-- Location: LCCOMB_X58_Y38_N30
\myprocessor|my_reg|valB[29]~608\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[29]~608_combout\ = (\myprocessor|my_reg|valB[19]~31_combout\ & (((\myprocessor|my_reg|valB[29]~607_combout\) # (\myprocessor|mux_rdst|F[3]~1_combout\)))) # (!\myprocessor|my_reg|valB[19]~31_combout\ & 
-- (\myprocessor|my_reg|regs:16:reg_array|r|bits:29:r~q\ & ((!\myprocessor|mux_rdst|F[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:16:reg_array|r|bits:29:r~q\,
	datab => \myprocessor|my_reg|valB[19]~31_combout\,
	datac => \myprocessor|my_reg|valB[29]~607_combout\,
	datad => \myprocessor|mux_rdst|F[3]~1_combout\,
	combout => \myprocessor|my_reg|valB[29]~608_combout\);

-- Location: FF_X58_Y39_N1
\myprocessor|my_reg|regs:24:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~87_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:24:reg_array|r|bits:29:r~q\);

-- Location: FF_X58_Y38_N29
\myprocessor|my_reg|regs:28:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~87_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:28:reg_array|r|bits:29:r~q\);

-- Location: FF_X56_Y38_N11
\myprocessor|my_reg|regs:29:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~87_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[29]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:29:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X58_Y41_N14
\myprocessor|my_reg|valB[29]~609\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[29]~609_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (\myprocessor|my_reg|regs:28:reg_array|r|bits:29:r~q\)) # (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|regs:29:reg_array|r|bits:29:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:28:reg_array|r|bits:29:r~q\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|valB[19]~684_combout\,
	datad => \myprocessor|my_reg|regs:29:reg_array|r|bits:29:r~q\,
	combout => \myprocessor|my_reg|valB[29]~609_combout\);

-- Location: FF_X59_Y41_N25
\myprocessor|my_reg|regs:31:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~87_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:31:reg_array|r|bits:29:r~q\);

-- Location: FF_X55_Y40_N17
\myprocessor|my_reg|regs:30:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~87_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:30:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X59_Y41_N26
\myprocessor|my_reg|valB[29]~610\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[29]~610_combout\ = (\myprocessor|my_reg|valB[29]~609_combout\ & (((\myprocessor|my_reg|regs:30:reg_array|r|bits:29:r~q\) # (!\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[29]~609_combout\ & 
-- (\myprocessor|my_reg|regs:31:reg_array|r|bits:29:r~q\ & ((\myprocessor|my_reg|valB[19]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[29]~609_combout\,
	datab => \myprocessor|my_reg|regs:31:reg_array|r|bits:29:r~q\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[29]~610_combout\);

-- Location: FF_X59_Y41_N31
\myprocessor|my_reg|regs:27:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~87_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:27:reg_array|r|bits:29:r~q\);

-- Location: FF_X65_Y41_N11
\myprocessor|my_reg|regs:26:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~87_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[26]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:26:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X56_Y41_N14
\myprocessor|my_reg|regs:25:reg_array|r|bits:29:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:25:reg_array|r|bits:29:r~feeder_combout\ = \myprocessor|mux_input_out|F~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~87_combout\,
	combout => \myprocessor|my_reg|regs:25:reg_array|r|bits:29:r~feeder_combout\);

-- Location: FF_X56_Y41_N15
\myprocessor|my_reg|regs:25:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:25:reg_array|r|bits:29:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[25]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:25:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X65_Y41_N10
\myprocessor|my_reg|valB[29]~611\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[29]~611_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|valB[19]~12_combout\)) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[19]~12_combout\ & 
-- ((\myprocessor|my_reg|regs:25:reg_array|r|bits:29:r~q\))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:29:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_reg|regs:25:reg_array|r|bits:29:r~q\,
	combout => \myprocessor|my_reg|valB[29]~611_combout\);

-- Location: LCCOMB_X59_Y41_N30
\myprocessor|my_reg|valB[29]~612\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[29]~612_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[29]~611_combout\ & ((\myprocessor|my_reg|regs:27:reg_array|r|bits:29:r~q\))) # (!\myprocessor|my_reg|valB[29]~611_combout\ & 
-- (\myprocessor|my_reg|valB[29]~610_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[29]~611_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[29]~610_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:27:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_reg|valB[29]~611_combout\,
	combout => \myprocessor|my_reg|valB[29]~612_combout\);

-- Location: LCCOMB_X58_Y39_N0
\myprocessor|my_reg|valB[29]~613\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[29]~613_combout\ = (\myprocessor|my_reg|valB[29]~608_combout\ & (((\myprocessor|my_reg|valB[29]~612_combout\)) # (!\myprocessor|mux_rdst|F[3]~1_combout\))) # (!\myprocessor|my_reg|valB[29]~608_combout\ & 
-- (\myprocessor|mux_rdst|F[3]~1_combout\ & (\myprocessor|my_reg|regs:24:reg_array|r|bits:29:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[29]~608_combout\,
	datab => \myprocessor|mux_rdst|F[3]~1_combout\,
	datac => \myprocessor|my_reg|regs:24:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_reg|valB[29]~612_combout\,
	combout => \myprocessor|my_reg|valB[29]~613_combout\);

-- Location: FF_X59_Y36_N7
\myprocessor|my_reg|regs:2:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~87_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:2:reg_array|r|bits:29:r~q\);

-- Location: FF_X61_Y32_N23
\myprocessor|my_reg|regs:4:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~87_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:4:reg_array|r|bits:29:r~q\);

-- Location: FF_X61_Y32_N13
\myprocessor|my_reg|regs:5:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~87_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:5:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X61_Y32_N12
\myprocessor|my_reg|valB[29]~614\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[29]~614_combout\ = (\myprocessor|my_reg|valB[19]~50_combout\ & ((\myprocessor|my_reg|regs:4:reg_array|r|bits:29:r~q\) # ((\myprocessor|my_reg|valB[19]~48_combout\)))) # (!\myprocessor|my_reg|valB[19]~50_combout\ & 
-- (((\myprocessor|my_reg|regs:5:reg_array|r|bits:29:r~q\ & !\myprocessor|my_reg|valB[19]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~50_combout\,
	datab => \myprocessor|my_reg|regs:4:reg_array|r|bits:29:r~q\,
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_reg|valB[19]~48_combout\,
	combout => \myprocessor|my_reg|valB[29]~614_combout\);

-- Location: FF_X60_Y36_N15
\myprocessor|my_reg|regs:6:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~87_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:6:reg_array|r|bits:29:r~q\);

-- Location: FF_X62_Y32_N25
\myprocessor|my_reg|regs:7:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~87_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:7:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X60_Y36_N14
\myprocessor|my_reg|valB[29]~615\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[29]~615_combout\ = (\myprocessor|my_reg|valB[19]~51_combout\ & ((\myprocessor|my_reg|valB[29]~614_combout\ & (\myprocessor|my_reg|regs:6:reg_array|r|bits:29:r~q\)) # (!\myprocessor|my_reg|valB[29]~614_combout\ & 
-- ((\myprocessor|my_reg|regs:7:reg_array|r|bits:29:r~q\))))) # (!\myprocessor|my_reg|valB[19]~51_combout\ & (\myprocessor|my_reg|valB[29]~614_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~51_combout\,
	datab => \myprocessor|my_reg|valB[29]~614_combout\,
	datac => \myprocessor|my_reg|regs:6:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_reg|regs:7:reg_array|r|bits:29:r~q\,
	combout => \myprocessor|my_reg|valB[29]~615_combout\);

-- Location: LCCOMB_X59_Y36_N26
\myprocessor|my_reg|valB[29]~616\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[29]~616_combout\ = (\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|regs:2:reg_array|r|bits:29:r~q\) # ((\myprocessor|my_reg|valB[19]~45_combout\)))) # (!\myprocessor|my_reg|valB[19]~46_combout\ & 
-- (((!\myprocessor|my_reg|valB[19]~45_combout\ & \myprocessor|my_reg|valB[29]~615_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:2:reg_array|r|bits:29:r~q\,
	datab => \myprocessor|my_reg|valB[19]~46_combout\,
	datac => \myprocessor|my_reg|valB[19]~45_combout\,
	datad => \myprocessor|my_reg|valB[29]~615_combout\,
	combout => \myprocessor|my_reg|valB[29]~616_combout\);

-- Location: FF_X59_Y36_N25
\myprocessor|my_reg|regs:3:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~87_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:3:reg_array|r|bits:29:r~q\);

-- Location: FF_X62_Y32_N23
\myprocessor|my_reg|regs:1:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~87_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:1:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X59_Y36_N24
\myprocessor|my_reg|valB[29]~617\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[29]~617_combout\ = (\myprocessor|my_reg|valB[29]~616_combout\ & (((\myprocessor|my_reg|regs:1:reg_array|r|bits:29:r~q\)) # (!\myprocessor|my_reg|valB[19]~45_combout\))) # (!\myprocessor|my_reg|valB[29]~616_combout\ & 
-- (\myprocessor|my_reg|valB[19]~45_combout\ & (\myprocessor|my_reg|regs:3:reg_array|r|bits:29:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[29]~616_combout\,
	datab => \myprocessor|my_reg|valB[19]~45_combout\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_reg|regs:1:reg_array|r|bits:29:r~q\,
	combout => \myprocessor|my_reg|valB[29]~617_combout\);

-- Location: LCCOMB_X59_Y36_N4
\myprocessor|my_reg|valB[29]~618\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[29]~618_combout\ = (\myprocessor|my_reg|valB[19]~39_combout\ & ((\myprocessor|my_reg|valB[29]~613_combout\) # ((\myprocessor|my_reg|valB[19]~25_combout\)))) # (!\myprocessor|my_reg|valB[19]~39_combout\ & 
-- (((!\myprocessor|my_reg|valB[19]~25_combout\ & \myprocessor|my_reg|valB[29]~617_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~39_combout\,
	datab => \myprocessor|my_reg|valB[29]~613_combout\,
	datac => \myprocessor|my_reg|valB[19]~25_combout\,
	datad => \myprocessor|my_reg|valB[29]~617_combout\,
	combout => \myprocessor|my_reg|valB[29]~618_combout\);

-- Location: LCCOMB_X59_Y36_N30
\myprocessor|my_reg|valB[29]~619\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[29]~619_combout\ = (\myprocessor|my_reg|valB[19]~25_combout\ & ((\myprocessor|my_reg|valB[29]~618_combout\ & ((\myprocessor|my_reg|regs:8:reg_array|r|bits:29:r~q\))) # (!\myprocessor|my_reg|valB[29]~618_combout\ & 
-- (\myprocessor|my_reg|valB[29]~603_combout\)))) # (!\myprocessor|my_reg|valB[19]~25_combout\ & (((\myprocessor|my_reg|valB[29]~618_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[29]~603_combout\,
	datab => \myprocessor|my_reg|regs:8:reg_array|r|bits:29:r~q\,
	datac => \myprocessor|my_reg|valB[19]~25_combout\,
	datad => \myprocessor|my_reg|valB[29]~618_combout\,
	combout => \myprocessor|my_reg|valB[29]~619_combout\);

-- Location: LCCOMB_X50_Y34_N10
\myprocessor|my_alu|R_or[29]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_or\(29) = (\myprocessor|my_reg|valA[29]~604_combout\) # ((\myprocessor|my_control|ALUinB~1_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- ((\myprocessor|my_reg|valB[29]~619_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datab => \myprocessor|my_reg|valB[29]~619_combout\,
	datac => \myprocessor|my_reg|valA[29]~604_combout\,
	datad => \myprocessor|my_control|ALUinB~1_combout\,
	combout => \myprocessor|my_alu|R_or\(29));

-- Location: FF_X60_Y35_N19
\myprocessor|my_reg|regs:8:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~86_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[8]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:8:reg_array|r|bits:28:r~q\);

-- Location: FF_X56_Y42_N17
\myprocessor|my_reg|regs:17:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~86_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:17:reg_array|r|bits:28:r~q\);

-- Location: FF_X55_Y40_N11
\myprocessor|my_reg|regs:18:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~86_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:18:reg_array|r|bits:28:r~q\);

-- Location: LCCOMB_X56_Y42_N2
\myprocessor|my_reg|valB[28]~622\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[28]~622_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|regs:17:reg_array|r|bits:28:r~q\) # ((\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (((!\myprocessor|my_reg|valB[19]~22_combout\ & \myprocessor|my_reg|regs:18:reg_array|r|bits:28:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|regs:17:reg_array|r|bits:28:r~q\,
	datac => \myprocessor|my_reg|valB[19]~22_combout\,
	datad => \myprocessor|my_reg|regs:18:reg_array|r|bits:28:r~q\,
	combout => \myprocessor|my_reg|valB[28]~622_combout\);

-- Location: FF_X58_Y42_N1
\myprocessor|my_reg|regs:19:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~86_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:19:reg_array|r|bits:28:r~q\);

-- Location: FF_X57_Y38_N13
\myprocessor|my_reg|regs:21:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~86_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:21:reg_array|r|bits:28:r~q\);

-- Location: LCCOMB_X57_Y38_N12
\myprocessor|my_reg|valB[28]~620\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[28]~620_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (\myprocessor|my_reg|regs:20:reg_array|r|bits:28:r~q\)) # (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|regs:21:reg_array|r|bits:28:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:20:reg_array|r|bits:28:r~q\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_reg|valB[19]~684_combout\,
	combout => \myprocessor|my_reg|valB[28]~620_combout\);

-- Location: LCCOMB_X56_Y38_N30
\myprocessor|my_reg|regs:22:reg_array|r|bits:28:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:22:reg_array|r|bits:28:r~feeder_combout\ = \myprocessor|mux_input_out|F~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~86_combout\,
	combout => \myprocessor|my_reg|regs:22:reg_array|r|bits:28:r~feeder_combout\);

-- Location: FF_X56_Y38_N31
\myprocessor|my_reg|regs:22:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:22:reg_array|r|bits:28:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[22]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:22:reg_array|r|bits:28:r~q\);

-- Location: FF_X58_Y42_N23
\myprocessor|my_reg|regs:23:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~86_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:23:reg_array|r|bits:28:r~q\);

-- Location: LCCOMB_X58_Y42_N22
\myprocessor|my_reg|valB[28]~621\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[28]~621_combout\ = (\myprocessor|my_reg|valB[28]~620_combout\ & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:28:r~q\) # ((!\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[28]~620_combout\ & 
-- (((\myprocessor|my_reg|regs:23:reg_array|r|bits:28:r~q\ & \myprocessor|my_reg|valB[19]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[28]~620_combout\,
	datab => \myprocessor|my_reg|regs:22:reg_array|r|bits:28:r~q\,
	datac => \myprocessor|my_reg|regs:23:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[28]~621_combout\);

-- Location: LCCOMB_X57_Y42_N30
\myprocessor|my_reg|valB[28]~623\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[28]~623_combout\ = (\myprocessor|my_reg|valB[28]~622_combout\ & ((\myprocessor|my_reg|regs:19:reg_array|r|bits:28:r~q\) # ((!\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[28]~622_combout\ & 
-- (((\myprocessor|my_reg|valB[19]~22_combout\ & \myprocessor|my_reg|valB[28]~621_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[28]~622_combout\,
	datab => \myprocessor|my_reg|regs:19:reg_array|r|bits:28:r~q\,
	datac => \myprocessor|my_reg|valB[19]~22_combout\,
	datad => \myprocessor|my_reg|valB[28]~621_combout\,
	combout => \myprocessor|my_reg|valB[28]~623_combout\);

-- Location: FF_X61_Y40_N29
\myprocessor|my_reg|regs:16:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~86_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:16:reg_array|r|bits:28:r~q\);

-- Location: FF_X61_Y40_N27
\myprocessor|my_reg|regs:24:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~86_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:24:reg_array|r|bits:28:r~q\);

-- Location: LCCOMB_X61_Y40_N26
\myprocessor|my_reg|valB[28]~624\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[28]~624_combout\ = (\myprocessor|my_reg|valB[19]~31_combout\ & (((\myprocessor|mux_rdst|F[3]~1_combout\)))) # (!\myprocessor|my_reg|valB[19]~31_combout\ & ((\myprocessor|mux_rdst|F[3]~1_combout\ & 
-- ((\myprocessor|my_reg|regs:24:reg_array|r|bits:28:r~q\))) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & (\myprocessor|my_reg|regs:16:reg_array|r|bits:28:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~31_combout\,
	datab => \myprocessor|my_reg|regs:16:reg_array|r|bits:28:r~q\,
	datac => \myprocessor|my_reg|regs:24:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|mux_rdst|F[3]~1_combout\,
	combout => \myprocessor|my_reg|valB[28]~624_combout\);

-- Location: LCCOMB_X56_Y42_N6
\myprocessor|my_reg|regs:25:reg_array|r|bits:28:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:25:reg_array|r|bits:28:r~feeder_combout\ = \myprocessor|mux_input_out|F~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~86_combout\,
	combout => \myprocessor|my_reg|regs:25:reg_array|r|bits:28:r~feeder_combout\);

-- Location: FF_X56_Y42_N7
\myprocessor|my_reg|regs:25:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:25:reg_array|r|bits:28:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[25]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:25:reg_array|r|bits:28:r~q\);

-- Location: FF_X58_Y40_N3
\myprocessor|my_reg|regs:27:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~86_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:27:reg_array|r|bits:28:r~q\);

-- Location: FF_X56_Y40_N19
\myprocessor|my_reg|regs:26:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~86_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[26]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:26:reg_array|r|bits:28:r~q\);

-- Location: FF_X56_Y38_N25
\myprocessor|my_reg|regs:29:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~86_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[29]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:29:reg_array|r|bits:28:r~q\);

-- Location: FF_X58_Y40_N13
\myprocessor|my_reg|regs:31:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~86_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:31:reg_array|r|bits:28:r~q\);

-- Location: LCCOMB_X55_Y40_N26
\myprocessor|my_reg|valB[28]~625\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[28]~625_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[19]~680_combout\ & 
-- ((\myprocessor|my_reg|regs:31:reg_array|r|bits:28:r~q\))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|regs:29:reg_array|r|bits:28:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:29:reg_array|r|bits:28:r~q\,
	datab => \myprocessor|my_reg|regs:31:reg_array|r|bits:28:r~q\,
	datac => \myprocessor|my_reg|valB[19]~684_combout\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[28]~625_combout\);

-- Location: FF_X55_Y40_N29
\myprocessor|my_reg|regs:30:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~86_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:30:reg_array|r|bits:28:r~q\);

-- Location: FF_X57_Y40_N11
\myprocessor|my_reg|regs:28:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~86_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:28:reg_array|r|bits:28:r~q\);

-- Location: LCCOMB_X55_Y40_N12
\myprocessor|my_reg|valB[28]~626\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[28]~626_combout\ = (\myprocessor|my_reg|valB[28]~625_combout\ & ((\myprocessor|my_reg|regs:30:reg_array|r|bits:28:r~q\) # ((!\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[28]~625_combout\ & 
-- (((\myprocessor|my_reg|valB[19]~684_combout\ & \myprocessor|my_reg|regs:28:reg_array|r|bits:28:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[28]~625_combout\,
	datab => \myprocessor|my_reg|regs:30:reg_array|r|bits:28:r~q\,
	datac => \myprocessor|my_reg|valB[19]~684_combout\,
	datad => \myprocessor|my_reg|regs:28:reg_array|r|bits:28:r~q\,
	combout => \myprocessor|my_reg|valB[28]~626_combout\);

-- Location: LCCOMB_X56_Y40_N18
\myprocessor|my_reg|valB[28]~627\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[28]~627_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|valB[19]~22_combout\)) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\ & 
-- ((\myprocessor|my_reg|valB[28]~626_combout\))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:28:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_reg|valB[28]~626_combout\,
	combout => \myprocessor|my_reg|valB[28]~627_combout\);

-- Location: LCCOMB_X58_Y40_N2
\myprocessor|my_reg|valB[28]~628\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[28]~628_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[28]~627_combout\ & ((\myprocessor|my_reg|regs:27:reg_array|r|bits:28:r~q\))) # (!\myprocessor|my_reg|valB[28]~627_combout\ & 
-- (\myprocessor|my_reg|regs:25:reg_array|r|bits:28:r~q\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[28]~627_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|regs:25:reg_array|r|bits:28:r~q\,
	datac => \myprocessor|my_reg|regs:27:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_reg|valB[28]~627_combout\,
	combout => \myprocessor|my_reg|valB[28]~628_combout\);

-- Location: LCCOMB_X61_Y40_N22
\myprocessor|my_reg|valB[28]~629\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[28]~629_combout\ = (\myprocessor|my_reg|valB[19]~31_combout\ & ((\myprocessor|my_reg|valB[28]~624_combout\ & ((\myprocessor|my_reg|valB[28]~628_combout\))) # (!\myprocessor|my_reg|valB[28]~624_combout\ & 
-- (\myprocessor|my_reg|valB[28]~623_combout\)))) # (!\myprocessor|my_reg|valB[19]~31_combout\ & (((\myprocessor|my_reg|valB[28]~624_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~31_combout\,
	datab => \myprocessor|my_reg|valB[28]~623_combout\,
	datac => \myprocessor|my_reg|valB[28]~624_combout\,
	datad => \myprocessor|my_reg|valB[28]~628_combout\,
	combout => \myprocessor|my_reg|valB[28]~629_combout\);

-- Location: FF_X59_Y36_N29
\myprocessor|my_reg|regs:3:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~86_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:3:reg_array|r|bits:28:r~q\);

-- Location: FF_X62_Y32_N29
\myprocessor|my_reg|regs:7:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~86_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:7:reg_array|r|bits:28:r~q\);

-- Location: FF_X61_Y32_N3
\myprocessor|my_reg|regs:4:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~86_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:4:reg_array|r|bits:28:r~q\);

-- Location: FF_X61_Y32_N17
\myprocessor|my_reg|regs:5:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~86_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:5:reg_array|r|bits:28:r~q\);

-- Location: LCCOMB_X61_Y32_N16
\myprocessor|my_reg|valB[28]~634\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[28]~634_combout\ = (\myprocessor|my_reg|valB[19]~50_combout\ & ((\myprocessor|my_reg|regs:4:reg_array|r|bits:28:r~q\) # ((\myprocessor|my_reg|valB[19]~48_combout\)))) # (!\myprocessor|my_reg|valB[19]~50_combout\ & 
-- (((\myprocessor|my_reg|regs:5:reg_array|r|bits:28:r~q\ & !\myprocessor|my_reg|valB[19]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~50_combout\,
	datab => \myprocessor|my_reg|regs:4:reg_array|r|bits:28:r~q\,
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_reg|valB[19]~48_combout\,
	combout => \myprocessor|my_reg|valB[28]~634_combout\);

-- Location: FF_X60_Y36_N5
\myprocessor|my_reg|regs:6:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~86_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:6:reg_array|r|bits:28:r~q\);

-- Location: LCCOMB_X60_Y36_N4
\myprocessor|my_reg|valB[28]~635\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[28]~635_combout\ = (\myprocessor|my_reg|valB[28]~634_combout\ & (((\myprocessor|my_reg|regs:6:reg_array|r|bits:28:r~q\) # (!\myprocessor|my_reg|valB[19]~51_combout\)))) # (!\myprocessor|my_reg|valB[28]~634_combout\ & 
-- (\myprocessor|my_reg|regs:7:reg_array|r|bits:28:r~q\ & ((\myprocessor|my_reg|valB[19]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:7:reg_array|r|bits:28:r~q\,
	datab => \myprocessor|my_reg|valB[28]~634_combout\,
	datac => \myprocessor|my_reg|regs:6:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_reg|valB[19]~51_combout\,
	combout => \myprocessor|my_reg|valB[28]~635_combout\);

-- Location: LCCOMB_X59_Y36_N28
\myprocessor|my_reg|valB[28]~636\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[28]~636_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[19]~46_combout\) # ((\myprocessor|my_reg|regs:3:reg_array|r|bits:28:r~q\)))) # (!\myprocessor|my_reg|valB[19]~45_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|valB[28]~635_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~45_combout\,
	datab => \myprocessor|my_reg|valB[19]~46_combout\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_reg|valB[28]~635_combout\,
	combout => \myprocessor|my_reg|valB[28]~636_combout\);

-- Location: FF_X59_Y36_N3
\myprocessor|my_reg|regs:2:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~86_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:2:reg_array|r|bits:28:r~q\);

-- Location: FF_X62_Y32_N27
\myprocessor|my_reg|regs:1:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~86_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:1:reg_array|r|bits:28:r~q\);

-- Location: LCCOMB_X59_Y36_N0
\myprocessor|my_reg|valB[28]~637\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[28]~637_combout\ = (\myprocessor|my_reg|valB[28]~636_combout\ & (((\myprocessor|my_reg|regs:1:reg_array|r|bits:28:r~q\) # (!\myprocessor|my_reg|valB[19]~46_combout\)))) # (!\myprocessor|my_reg|valB[28]~636_combout\ & 
-- (\myprocessor|my_reg|regs:2:reg_array|r|bits:28:r~q\ & (\myprocessor|my_reg|valB[19]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[28]~636_combout\,
	datab => \myprocessor|my_reg|regs:2:reg_array|r|bits:28:r~q\,
	datac => \myprocessor|my_reg|valB[19]~46_combout\,
	datad => \myprocessor|my_reg|regs:1:reg_array|r|bits:28:r~q\,
	combout => \myprocessor|my_reg|valB[28]~637_combout\);

-- Location: FF_X61_Y36_N19
\myprocessor|my_reg|regs:11:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~86_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:11:reg_array|r|bits:28:r~q\);

-- Location: FF_X57_Y37_N27
\myprocessor|my_reg|regs:13:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~86_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:13:reg_array|r|bits:28:r~q\);

-- Location: FF_X56_Y37_N25
\myprocessor|my_reg|regs:12:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~86_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:12:reg_array|r|bits:28:r~q\);

-- Location: LCCOMB_X57_Y37_N26
\myprocessor|my_reg|valB[28]~630\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[28]~630_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|valB[19]~684_combout\)) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\ & 
-- ((\myprocessor|my_reg|regs:12:reg_array|r|bits:28:r~q\))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|regs:13:reg_array|r|bits:28:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_reg|regs:12:reg_array|r|bits:28:r~q\,
	combout => \myprocessor|my_reg|valB[28]~630_combout\);

-- Location: FF_X56_Y36_N13
\myprocessor|my_reg|regs:14:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~86_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:14:reg_array|r|bits:28:r~q\);

-- Location: LCCOMB_X56_Y37_N18
\myprocessor|my_reg|regs:15:reg_array|r|bits:28:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:15:reg_array|r|bits:28:r~feeder_combout\ = \myprocessor|mux_input_out|F~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~86_combout\,
	combout => \myprocessor|my_reg|regs:15:reg_array|r|bits:28:r~feeder_combout\);

-- Location: FF_X56_Y37_N19
\myprocessor|my_reg|regs:15:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:15:reg_array|r|bits:28:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:15:reg_array|r|bits:28:r~q\);

-- Location: LCCOMB_X56_Y36_N0
\myprocessor|my_reg|valB[28]~631\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[28]~631_combout\ = (\myprocessor|my_reg|valB[28]~630_combout\ & ((\myprocessor|my_reg|regs:14:reg_array|r|bits:28:r~q\) # ((!\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[28]~630_combout\ & 
-- (((\myprocessor|my_reg|valB[19]~680_combout\ & \myprocessor|my_reg|regs:15:reg_array|r|bits:28:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[28]~630_combout\,
	datab => \myprocessor|my_reg|regs:14:reg_array|r|bits:28:r~q\,
	datac => \myprocessor|my_reg|valB[19]~680_combout\,
	datad => \myprocessor|my_reg|regs:15:reg_array|r|bits:28:r~q\,
	combout => \myprocessor|my_reg|valB[28]~631_combout\);

-- Location: LCCOMB_X61_Y36_N8
\myprocessor|my_reg|regs:9:reg_array|r|bits:28:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:9:reg_array|r|bits:28:r~feeder_combout\ = \myprocessor|mux_input_out|F~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~86_combout\,
	combout => \myprocessor|my_reg|regs:9:reg_array|r|bits:28:r~feeder_combout\);

-- Location: FF_X61_Y36_N9
\myprocessor|my_reg|regs:9:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:9:reg_array|r|bits:28:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:9:reg_array|r|bits:28:r~q\);

-- Location: FF_X60_Y36_N11
\myprocessor|my_reg|regs:10:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~86_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:10:reg_array|r|bits:28:r~q\);

-- Location: LCCOMB_X60_Y36_N10
\myprocessor|my_reg|valB[28]~632\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[28]~632_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (\myprocessor|my_reg|regs:9:reg_array|r|bits:28:r~q\)) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|regs:10:reg_array|r|bits:28:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|regs:9:reg_array|r|bits:28:r~q\,
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_reg|valB[19]~12_combout\,
	combout => \myprocessor|my_reg|valB[28]~632_combout\);

-- Location: LCCOMB_X60_Y36_N16
\myprocessor|my_reg|valB[28]~633\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[28]~633_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[28]~632_combout\ & (\myprocessor|my_reg|regs:11:reg_array|r|bits:28:r~q\)) # (!\myprocessor|my_reg|valB[28]~632_combout\ & 
-- ((\myprocessor|my_reg|valB[28]~631_combout\))))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[28]~632_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|regs:11:reg_array|r|bits:28:r~q\,
	datac => \myprocessor|my_reg|valB[28]~631_combout\,
	datad => \myprocessor|my_reg|valB[28]~632_combout\,
	combout => \myprocessor|my_reg|valB[28]~633_combout\);

-- Location: LCCOMB_X59_Y36_N10
\myprocessor|my_reg|valB[28]~638\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[28]~638_combout\ = (\myprocessor|my_reg|valB[19]~25_combout\ & (((\myprocessor|my_reg|valB[19]~39_combout\) # (\myprocessor|my_reg|valB[28]~633_combout\)))) # (!\myprocessor|my_reg|valB[19]~25_combout\ & 
-- (\myprocessor|my_reg|valB[28]~637_combout\ & (!\myprocessor|my_reg|valB[19]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~25_combout\,
	datab => \myprocessor|my_reg|valB[28]~637_combout\,
	datac => \myprocessor|my_reg|valB[19]~39_combout\,
	datad => \myprocessor|my_reg|valB[28]~633_combout\,
	combout => \myprocessor|my_reg|valB[28]~638_combout\);

-- Location: LCCOMB_X59_Y36_N12
\myprocessor|my_reg|valB[28]~639\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[28]~639_combout\ = (\myprocessor|my_reg|valB[19]~39_combout\ & ((\myprocessor|my_reg|valB[28]~638_combout\ & (\myprocessor|my_reg|regs:8:reg_array|r|bits:28:r~q\)) # (!\myprocessor|my_reg|valB[28]~638_combout\ & 
-- ((\myprocessor|my_reg|valB[28]~629_combout\))))) # (!\myprocessor|my_reg|valB[19]~39_combout\ & (((\myprocessor|my_reg|valB[28]~638_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:8:reg_array|r|bits:28:r~q\,
	datab => \myprocessor|my_reg|valB[28]~629_combout\,
	datac => \myprocessor|my_reg|valB[19]~39_combout\,
	datad => \myprocessor|my_reg|valB[28]~638_combout\,
	combout => \myprocessor|my_reg|valB[28]~639_combout\);

-- Location: M9K_X51_Y34_N0
\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-fibonacci-dmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myprocessor|my_control|Equal6~0_combout\,
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y34_N26
\myprocessor|mux_rwd|F[28]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[28]~82_combout\ = (\myprocessor|my_control|ALUop[1]~3_combout\ & (!\myprocessor|my_control|ALUop[0]~1_combout\)) # (!\myprocessor|my_control|ALUop[1]~3_combout\ & (((\myprocessor|my_control|ALUop[2]~2_combout\ & 
-- \myprocessor|my_alu|adder_inst|lower|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[0]~1_combout\,
	datab => \myprocessor|my_control|ALUop[2]~2_combout\,
	datac => \myprocessor|my_control|ALUop[1]~3_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|cout~0_combout\,
	combout => \myprocessor|mux_rwd|F[28]~82_combout\);

-- Location: LCCOMB_X50_Y34_N16
\myprocessor|my_alu|R_or[28]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_or\(28) = (\myprocessor|my_reg|valA[28]~584_combout\) # ((\myprocessor|my_control|ALUinB~1_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- ((\myprocessor|my_reg|valB[28]~639_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datab => \myprocessor|my_reg|valA[28]~584_combout\,
	datac => \myprocessor|my_reg|valB[28]~639_combout\,
	datad => \myprocessor|my_control|ALUinB~1_combout\,
	combout => \myprocessor|my_alu|R_or\(28));

-- Location: LCCOMB_X50_Y34_N22
\myprocessor|mux_aluinb|F[28]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_aluinb|F[28]~90_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (((\myprocessor|my_reg|valB[28]~639_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\myprocessor|my_control|ALUinB~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUinB~0_combout\ & ((\myprocessor|my_reg|valB[28]~639_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datac => \myprocessor|my_reg|valB[28]~639_combout\,
	datad => \myprocessor|my_control|ALUinB~0_combout\,
	combout => \myprocessor|mux_aluinb|F[28]~90_combout\);

-- Location: LCCOMB_X57_Y34_N30
\myprocessor|mux_aluinb|F[22]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_aluinb|F[22]~84_combout\ = (\myprocessor|my_control|ALUinB~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & ((\myprocessor|my_reg|valB[22]~519_combout\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))))) # (!\myprocessor|my_control|ALUinB~0_combout\ & (((\myprocessor|my_reg|valB[22]~519_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datab => \myprocessor|my_control|ALUinB~0_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datad => \myprocessor|my_reg|valB[22]~519_combout\,
	combout => \myprocessor|mux_aluinb|F[22]~84_combout\);

-- Location: LCCOMB_X56_Y34_N22
\myprocessor|my_alu|adder_inst|upper1|carry[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|carry[7]~5_combout\ = (\myprocessor|my_alu|adder_inst|upper1|carry[6]~4_combout\ & ((\myprocessor|my_reg|valA[22]~464_combout\) # (\myprocessor|my_control|ALUop[0]~1_combout\ $ 
-- (!\myprocessor|mux_aluinb|F[22]~84_combout\)))) # (!\myprocessor|my_alu|adder_inst|upper1|carry[6]~4_combout\ & (\myprocessor|my_reg|valA[22]~464_combout\ & (\myprocessor|my_control|ALUop[0]~1_combout\ $ (!\myprocessor|mux_aluinb|F[22]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper1|carry[6]~4_combout\,
	datab => \myprocessor|my_control|ALUop[0]~1_combout\,
	datac => \myprocessor|mux_aluinb|F[22]~84_combout\,
	datad => \myprocessor|my_reg|valA[22]~464_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|carry[7]~5_combout\);

-- Location: LCCOMB_X56_Y34_N14
\myprocessor|mux_aluinb|F[23]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_aluinb|F[23]~83_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (((\myprocessor|my_reg|valB[23]~499_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\myprocessor|my_control|ALUinB~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUinB~0_combout\ & ((\myprocessor|my_reg|valB[23]~499_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datac => \myprocessor|my_control|ALUinB~0_combout\,
	datad => \myprocessor|my_reg|valB[23]~499_combout\,
	combout => \myprocessor|mux_aluinb|F[23]~83_combout\);

-- Location: LCCOMB_X56_Y34_N16
\myprocessor|my_alu|adder_inst|upper1|carry[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|carry[8]~6_combout\ = (\myprocessor|my_alu|adder_inst|upper1|carry[7]~5_combout\ & ((\myprocessor|my_reg|valA[23]~484_combout\) # (\myprocessor|mux_aluinb|F[23]~83_combout\ $ 
-- (!\myprocessor|my_control|ALUop[0]~1_combout\)))) # (!\myprocessor|my_alu|adder_inst|upper1|carry[7]~5_combout\ & (\myprocessor|my_reg|valA[23]~484_combout\ & (\myprocessor|mux_aluinb|F[23]~83_combout\ $ (!\myprocessor|my_control|ALUop[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper1|carry[7]~5_combout\,
	datab => \myprocessor|my_reg|valA[23]~484_combout\,
	datac => \myprocessor|mux_aluinb|F[23]~83_combout\,
	datad => \myprocessor|my_control|ALUop[0]~1_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|carry[8]~6_combout\);

-- Location: LCCOMB_X55_Y32_N20
\myprocessor|mux_aluinb|F[24]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_aluinb|F[24]~85_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (((\myprocessor|my_reg|valB[24]~539_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\myprocessor|my_control|ALUinB~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUinB~0_combout\ & ((\myprocessor|my_reg|valB[24]~539_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datab => \myprocessor|my_control|ALUinB~0_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datad => \myprocessor|my_reg|valB[24]~539_combout\,
	combout => \myprocessor|mux_aluinb|F[24]~85_combout\);

-- Location: LCCOMB_X55_Y32_N30
\myprocessor|my_alu|adder_inst|upper1|carry[9]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|carry[9]~7_combout\ = (\myprocessor|my_reg|valA[24]~524_combout\ & ((\myprocessor|my_alu|adder_inst|upper1|carry[8]~6_combout\) # (\myprocessor|my_control|ALUop[0]~1_combout\ $ 
-- (!\myprocessor|mux_aluinb|F[24]~85_combout\)))) # (!\myprocessor|my_reg|valA[24]~524_combout\ & (\myprocessor|my_alu|adder_inst|upper1|carry[8]~6_combout\ & (\myprocessor|my_control|ALUop[0]~1_combout\ $ (!\myprocessor|mux_aluinb|F[24]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[0]~1_combout\,
	datab => \myprocessor|my_reg|valA[24]~524_combout\,
	datac => \myprocessor|my_alu|adder_inst|upper1|carry[8]~6_combout\,
	datad => \myprocessor|mux_aluinb|F[24]~85_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|carry[9]~7_combout\);

-- Location: LCCOMB_X55_Y32_N6
\myprocessor|mux_aluinb|F[25]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_aluinb|F[25]~86_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (((\myprocessor|my_reg|valB[25]~559_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\myprocessor|my_control|ALUinB~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUinB~0_combout\ & ((\myprocessor|my_reg|valB[25]~559_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datab => \myprocessor|my_control|ALUinB~0_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datad => \myprocessor|my_reg|valB[25]~559_combout\,
	combout => \myprocessor|mux_aluinb|F[25]~86_combout\);

-- Location: LCCOMB_X55_Y32_N16
\myprocessor|my_alu|adder_inst|upper1|carry[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|carry[10]~8_combout\ = (\myprocessor|my_reg|valA[25]~504_combout\ & ((\myprocessor|my_alu|adder_inst|upper1|carry[9]~7_combout\) # (\myprocessor|my_control|ALUop[0]~1_combout\ $ 
-- (!\myprocessor|mux_aluinb|F[25]~86_combout\)))) # (!\myprocessor|my_reg|valA[25]~504_combout\ & (\myprocessor|my_alu|adder_inst|upper1|carry[9]~7_combout\ & (\myprocessor|my_control|ALUop[0]~1_combout\ $ (!\myprocessor|mux_aluinb|F[25]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[0]~1_combout\,
	datab => \myprocessor|my_reg|valA[25]~504_combout\,
	datac => \myprocessor|my_alu|adder_inst|upper1|carry[9]~7_combout\,
	datad => \myprocessor|mux_aluinb|F[25]~86_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|carry[10]~8_combout\);

-- Location: LCCOMB_X56_Y33_N30
\myprocessor|mux_aluinb|F[26]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_aluinb|F[26]~88_combout\ = (\myprocessor|my_control|ALUinB~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & ((\myprocessor|my_reg|valB[26]~599_combout\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))))) # (!\myprocessor|my_control|ALUinB~0_combout\ & (((\myprocessor|my_reg|valB[26]~599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUinB~0_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datad => \myprocessor|my_reg|valB[26]~599_combout\,
	combout => \myprocessor|mux_aluinb|F[26]~88_combout\);

-- Location: LCCOMB_X56_Y32_N0
\myprocessor|my_alu|adder_inst|upper1|carry[11]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|carry[11]~9_combout\ = (\myprocessor|my_alu|adder_inst|upper1|carry[10]~8_combout\ & ((\myprocessor|my_reg|valA[26]~544_combout\) # (\myprocessor|mux_aluinb|F[26]~88_combout\ $ 
-- (!\myprocessor|my_control|ALUop[0]~1_combout\)))) # (!\myprocessor|my_alu|adder_inst|upper1|carry[10]~8_combout\ & (\myprocessor|my_reg|valA[26]~544_combout\ & (\myprocessor|mux_aluinb|F[26]~88_combout\ $ (!\myprocessor|my_control|ALUop[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper1|carry[10]~8_combout\,
	datab => \myprocessor|my_reg|valA[26]~544_combout\,
	datac => \myprocessor|mux_aluinb|F[26]~88_combout\,
	datad => \myprocessor|my_control|ALUop[0]~1_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|carry[11]~9_combout\);

-- Location: LCCOMB_X57_Y32_N14
\myprocessor|mux_aluinb|F[27]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_aluinb|F[27]~87_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (((\myprocessor|my_reg|valB[27]~579_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\myprocessor|my_control|ALUinB~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUinB~0_combout\ & ((\myprocessor|my_reg|valB[27]~579_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datab => \myprocessor|my_control|ALUinB~0_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datad => \myprocessor|my_reg|valB[27]~579_combout\,
	combout => \myprocessor|mux_aluinb|F[27]~87_combout\);

-- Location: LCCOMB_X57_Y32_N6
\myprocessor|my_alu|adder_inst|upper1|carry[12]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|carry[12]~10_combout\ = (\myprocessor|my_alu|adder_inst|upper1|carry[11]~9_combout\ & ((\myprocessor|my_reg|valA[27]~564_combout\) # (\myprocessor|mux_aluinb|F[27]~87_combout\ $ 
-- (!\myprocessor|my_control|ALUop[0]~1_combout\)))) # (!\myprocessor|my_alu|adder_inst|upper1|carry[11]~9_combout\ & (\myprocessor|my_reg|valA[27]~564_combout\ & (\myprocessor|mux_aluinb|F[27]~87_combout\ $ (!\myprocessor|my_control|ALUop[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper1|carry[11]~9_combout\,
	datab => \myprocessor|my_reg|valA[27]~564_combout\,
	datac => \myprocessor|mux_aluinb|F[27]~87_combout\,
	datad => \myprocessor|my_control|ALUop[0]~1_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|carry[12]~10_combout\);

-- Location: LCCOMB_X50_Y34_N8
\myprocessor|my_alu|adder_inst|upper1|sum[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|sum\(12) = \myprocessor|my_control|ALUop[0]~1_combout\ $ (\myprocessor|my_reg|valA[28]~584_combout\ $ (\myprocessor|mux_aluinb|F[28]~90_combout\ $ (\myprocessor|my_alu|adder_inst|upper1|carry[12]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[0]~1_combout\,
	datab => \myprocessor|my_reg|valA[28]~584_combout\,
	datac => \myprocessor|mux_aluinb|F[28]~90_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper1|carry[12]~10_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|sum\(12));

-- Location: LCCOMB_X50_Y32_N22
\myprocessor|mux_rwd|F[28]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[28]~85_combout\ = (!\myprocessor|my_control|ALUop[2]~2_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31)) # (!\myprocessor|my_control|ALUop[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datab => \myprocessor|my_control|ALUop[0]~0_combout\,
	datac => \myprocessor|my_control|ALUop[2]~2_combout\,
	combout => \myprocessor|mux_rwd|F[28]~85_combout\);

-- Location: LCCOMB_X50_Y32_N28
\myprocessor|mux_rwd|F[28]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[28]~101_combout\ = (!\myprocessor|my_control|ALUop[2]~2_combout\ & ((\myprocessor|mux_aluinb|F[4]~68_combout\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & \myprocessor|my_control|ALUop[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datab => \myprocessor|my_control|ALUop[0]~0_combout\,
	datac => \myprocessor|my_control|ALUop[2]~2_combout\,
	datad => \myprocessor|mux_aluinb|F[4]~68_combout\,
	combout => \myprocessor|mux_rwd|F[28]~101_combout\);

-- Location: LCCOMB_X54_Y31_N10
\myprocessor|my_alu|R[2]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[2]~41_combout\ = (\myprocessor|mux_aluinb|F[3]~67_combout\) # ((\myprocessor|mux_aluinb|F[1]~93_combout\ & !\myprocessor|mux_aluinb|F[2]~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|mux_aluinb|F[3]~67_combout\,
	combout => \myprocessor|my_alu|R[2]~41_combout\);

-- Location: LCCOMB_X49_Y31_N4
\myprocessor|my_alu|shifter_inst|LxxxxN|F[28]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxxN|F[28]~2_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[27]~564_combout\)) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[28]~584_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[27]~564_combout\,
	datab => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datac => \myprocessor|my_reg|valA[28]~584_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxxN|F[28]~2_combout\);

-- Location: LCCOMB_X55_Y32_N26
\myprocessor|my_alu|shifter_inst|LxxxxN|F[26]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxxN|F[26]~0_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[25]~504_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[26]~544_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_reg|valA[26]~544_combout\,
	datac => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datad => \myprocessor|my_reg|valA[25]~504_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxxN|F[26]~0_combout\);

-- Location: LCCOMB_X49_Y31_N6
\myprocessor|mux_rwd|F[28]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[28]~83_combout\ = (\myprocessor|my_alu|R[2]~41_combout\ & (((\myprocessor|my_alu|shifter_inst|LxxxxN|F[26]~0_combout\)) # (!\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\))) # (!\myprocessor|my_alu|R[2]~41_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxxN|F[28]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[2]~41_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxxN|F[28]~2_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxxN|F[26]~0_combout\,
	combout => \myprocessor|mux_rwd|F[28]~83_combout\);

-- Location: LCCOMB_X56_Y36_N22
\myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~49_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[23]~484_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[24]~524_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[24]~524_combout\,
	datab => \myprocessor|my_reg|valA[23]~484_combout\,
	datac => \myprocessor|mux_aluinb|F[0]~62_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~49_combout\);

-- Location: LCCOMB_X57_Y34_N4
\myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~43_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[21]~444_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[22]~464_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datac => \myprocessor|my_reg|valA[22]~464_combout\,
	datad => \myprocessor|my_reg|valA[21]~444_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~43_combout\);

-- Location: LCCOMB_X49_Y31_N16
\myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~50_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~43_combout\))) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~49_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~43_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~50_combout\);

-- Location: LCCOMB_X56_Y31_N20
\myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~35_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[17]~64_combout\)) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[18]~384_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datac => \myprocessor|my_reg|valA[17]~64_combout\,
	datad => \myprocessor|my_reg|valA[18]~384_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~35_combout\);

-- Location: LCCOMB_X56_Y35_N20
\myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~39_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[19]~404_combout\)) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[20]~424_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[19]~404_combout\,
	datab => \myprocessor|my_reg|valA[20]~424_combout\,
	datac => \myprocessor|mux_aluinb|F[0]~62_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~39_combout\);

-- Location: LCCOMB_X52_Y31_N20
\myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~40_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~35_combout\)) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~35_combout\,
	datac => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~39_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~40_combout\);

-- Location: FF_X63_Y37_N5
\myprocessor|my_reg|regs:12:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~51_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:12:reg_array|r|bits:15:r~q\);

-- Location: FF_X63_Y37_N3
\myprocessor|my_reg|regs:14:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~51_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:14:reg_array|r|bits:15:r~q\);

-- Location: LCCOMB_X63_Y37_N4
\myprocessor|my_reg|valA[15]~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[15]~362_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:14:reg_array|r|bits:15:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\myprocessor|my_reg|regs:12:reg_array|r|bits:15:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:12:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_reg|regs:14:reg_array|r|bits:15:r~q\,
	combout => \myprocessor|my_reg|valA[15]~362_combout\);

-- Location: FF_X58_Y35_N17
\myprocessor|my_reg|regs:15:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|mux_input_out|F~51_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:15:reg_array|r|bits:15:r~q\);

-- Location: LCCOMB_X58_Y35_N30
\myprocessor|my_reg|valA[15]~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[15]~363_combout\ = (\myprocessor|my_reg|valA[15]~362_combout\ & (((\myprocessor|my_reg|regs:15:reg_array|r|bits:15:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (!\myprocessor|my_reg|valA[15]~362_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|regs:13:reg_array|r|bits:15:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[15]~362_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_reg|regs:15:reg_array|r|bits:15:r~q\,
	combout => \myprocessor|my_reg|valA[15]~363_combout\);

-- Location: FF_X63_Y39_N7
\myprocessor|my_reg|regs:21:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~51_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:21:reg_array|r|bits:15:r~q\);

-- Location: LCCOMB_X62_Y41_N18
\myprocessor|my_reg|regs:25:reg_array|r|bits:15:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:25:reg_array|r|bits:15:r~feeder_combout\ = \myprocessor|mux_input_out|F~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|mux_input_out|F~51_combout\,
	combout => \myprocessor|my_reg|regs:25:reg_array|r|bits:15:r~feeder_combout\);

-- Location: FF_X62_Y41_N19
\myprocessor|my_reg|regs:25:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:25:reg_array|r|bits:15:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[25]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:25:reg_array|r|bits:15:r~q\);

-- Location: FF_X62_Y39_N17
\myprocessor|my_reg|regs:17:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~51_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:17:reg_array|r|bits:15:r~q\);

-- Location: LCCOMB_X62_Y39_N16
\myprocessor|my_reg|valA[15]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[15]~347_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:25:reg_array|r|bits:15:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|regs:17:reg_array|r|bits:15:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:25:reg_array|r|bits:15:r~q\,
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[15]~347_combout\);

-- Location: FF_X62_Y39_N27
\myprocessor|my_reg|regs:29:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~51_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[29]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:29:reg_array|r|bits:15:r~q\);

-- Location: LCCOMB_X62_Y39_N26
\myprocessor|my_reg|valA[15]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[15]~348_combout\ = (\myprocessor|my_reg|valA[15]~347_combout\ & (((\myprocessor|my_reg|regs:29:reg_array|r|bits:15:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_reg|valA[15]~347_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:15:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:21:reg_array|r|bits:15:r~q\,
	datab => \myprocessor|my_reg|valA[15]~347_combout\,
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[15]~348_combout\);

-- Location: FF_X66_Y41_N23
\myprocessor|my_reg|regs:19:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~51_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:19:reg_array|r|bits:15:r~q\);

-- Location: LCCOMB_X63_Y39_N16
\myprocessor|my_reg|regs:23:reg_array|r|bits:15:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:23:reg_array|r|bits:15:r~feeder_combout\ = \myprocessor|mux_input_out|F~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~51_combout\,
	combout => \myprocessor|my_reg|regs:23:reg_array|r|bits:15:r~feeder_combout\);

-- Location: FF_X63_Y39_N17
\myprocessor|my_reg|regs:23:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:23:reg_array|r|bits:15:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:23:reg_array|r|bits:15:r~q\);

-- Location: LCCOMB_X66_Y41_N22
\myprocessor|my_reg|valA[15]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[15]~354_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)) # ((\myprocessor|my_reg|regs:23:reg_array|r|bits:15:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:19:reg_array|r|bits:15:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_reg|regs:23:reg_array|r|bits:15:r~q\,
	combout => \myprocessor|my_reg|valA[15]~354_combout\);

-- Location: FF_X65_Y40_N13
\myprocessor|my_reg|regs:31:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~51_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:31:reg_array|r|bits:15:r~q\);

-- Location: FF_X63_Y40_N13
\myprocessor|my_reg|regs:27:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~51_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:27:reg_array|r|bits:15:r~q\);

-- Location: LCCOMB_X65_Y40_N12
\myprocessor|my_reg|valA[15]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[15]~355_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[15]~354_combout\ & (\myprocessor|my_reg|regs:31:reg_array|r|bits:15:r~q\)) # 
-- (!\myprocessor|my_reg|valA[15]~354_combout\ & ((\myprocessor|my_reg|regs:27:reg_array|r|bits:15:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|valA[15]~354_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|valA[15]~354_combout\,
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_reg|regs:27:reg_array|r|bits:15:r~q\,
	combout => \myprocessor|my_reg|valA[15]~355_combout\);

-- Location: LCCOMB_X58_Y39_N4
\myprocessor|my_reg|regs:20:reg_array|r|bits:15:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:20:reg_array|r|bits:15:r~feeder_combout\ = \myprocessor|mux_input_out|F~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~51_combout\,
	combout => \myprocessor|my_reg|regs:20:reg_array|r|bits:15:r~feeder_combout\);

-- Location: FF_X58_Y39_N5
\myprocessor|my_reg|regs:20:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:20:reg_array|r|bits:15:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:20:reg_array|r|bits:15:r~q\);

-- Location: FF_X65_Y39_N23
\myprocessor|my_reg|regs:28:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~51_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:28:reg_array|r|bits:15:r~q\);

-- Location: FF_X65_Y39_N21
\myprocessor|my_reg|regs:16:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~51_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:16:reg_array|r|bits:15:r~q\);

-- Location: FF_X58_Y39_N15
\myprocessor|my_reg|regs:24:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~51_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:24:reg_array|r|bits:15:r~q\);

-- Location: LCCOMB_X65_Y39_N20
\myprocessor|my_reg|valA[15]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[15]~351_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:24:reg_array|r|bits:15:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\myprocessor|my_reg|regs:16:reg_array|r|bits:15:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_reg|regs:24:reg_array|r|bits:15:r~q\,
	combout => \myprocessor|my_reg|valA[15]~351_combout\);

-- Location: LCCOMB_X65_Y39_N22
\myprocessor|my_reg|valA[15]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[15]~352_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[15]~351_combout\ & ((\myprocessor|my_reg|regs:28:reg_array|r|bits:15:r~q\))) # 
-- (!\myprocessor|my_reg|valA[15]~351_combout\ & (\myprocessor|my_reg|regs:20:reg_array|r|bits:15:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|valA[15]~351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:20:reg_array|r|bits:15:r~q\,
	datac => \myprocessor|my_reg|regs:28:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_reg|valA[15]~351_combout\,
	combout => \myprocessor|my_reg|valA[15]~352_combout\);

-- Location: FF_X62_Y42_N15
\myprocessor|my_reg|regs:26:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~51_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[26]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:26:reg_array|r|bits:15:r~q\);

-- Location: FF_X65_Y40_N3
\myprocessor|my_reg|regs:30:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~51_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:30:reg_array|r|bits:15:r~q\);

-- Location: FF_X61_Y39_N23
\myprocessor|my_reg|regs:18:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~51_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:18:reg_array|r|bits:15:r~q\);

-- Location: FF_X61_Y39_N13
\myprocessor|my_reg|regs:22:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~51_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[22]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:22:reg_array|r|bits:15:r~q\);

-- Location: LCCOMB_X61_Y39_N22
\myprocessor|my_reg|valA[15]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[15]~349_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:15:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_reg|regs:18:reg_array|r|bits:15:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_reg|regs:22:reg_array|r|bits:15:r~q\,
	combout => \myprocessor|my_reg|valA[15]~349_combout\);

-- Location: LCCOMB_X65_Y40_N2
\myprocessor|my_reg|valA[15]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[15]~350_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[15]~349_combout\ & ((\myprocessor|my_reg|regs:30:reg_array|r|bits:15:r~q\))) # 
-- (!\myprocessor|my_reg|valA[15]~349_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:15:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|valA[15]~349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:26:reg_array|r|bits:15:r~q\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_reg|valA[15]~349_combout\,
	combout => \myprocessor|my_reg|valA[15]~350_combout\);

-- Location: LCCOMB_X62_Y36_N20
\myprocessor|my_reg|valA[15]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[15]~353_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_reg|valA[15]~350_combout\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|valA[15]~352_combout\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[15]~352_combout\,
	datab => \myprocessor|my_reg|valA[15]~350_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_reg|valA[15]~353_combout\);

-- Location: LCCOMB_X62_Y36_N22
\myprocessor|my_reg|valA[15]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[15]~356_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[15]~353_combout\ & ((\myprocessor|my_reg|valA[15]~355_combout\))) # (!\myprocessor|my_reg|valA[15]~353_combout\ & 
-- (\myprocessor|my_reg|valA[15]~348_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|valA[15]~353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[15]~348_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|valA[15]~355_combout\,
	datad => \myprocessor|my_reg|valA[15]~353_combout\,
	combout => \myprocessor|my_reg|valA[15]~356_combout\);

-- Location: FF_X59_Y32_N15
\myprocessor|my_reg|regs:4:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~51_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:4:reg_array|r|bits:15:r~q\);

-- Location: FF_X60_Y32_N23
\myprocessor|my_reg|regs:6:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~51_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:6:reg_array|r|bits:15:r~q\);

-- Location: LCCOMB_X59_Y32_N14
\myprocessor|my_reg|valA[15]~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[15]~357_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:6:reg_array|r|bits:15:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:4:reg_array|r|bits:15:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:4:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_reg|regs:6:reg_array|r|bits:15:r~q\,
	combout => \myprocessor|my_reg|valA[15]~357_combout\);

-- Location: FF_X60_Y32_N25
\myprocessor|my_reg|regs:7:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~51_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:7:reg_array|r|bits:15:r~q\);

-- Location: FF_X59_Y32_N13
\myprocessor|my_reg|regs:5:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~51_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:5:reg_array|r|bits:15:r~q\);

-- Location: LCCOMB_X60_Y32_N24
\myprocessor|my_reg|valA[15]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[15]~358_combout\ = (\myprocessor|my_reg|valA[15]~357_combout\ & (((\myprocessor|my_reg|regs:7:reg_array|r|bits:15:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (!\myprocessor|my_reg|valA[15]~357_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|regs:5:reg_array|r|bits:15:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[15]~357_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_reg|regs:5:reg_array|r|bits:15:r~q\,
	combout => \myprocessor|my_reg|valA[15]~358_combout\);

-- Location: FF_X60_Y33_N23
\myprocessor|my_reg|regs:1:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~51_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:1:reg_array|r|bits:15:r~q\);

-- Location: LCCOMB_X60_Y33_N22
\myprocessor|my_reg|valA[15]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[15]~359_combout\ = (\myprocessor|my_reg|valA[16]~17_combout\ & ((\myprocessor|my_reg|valA[16]~18_combout\ & (\myprocessor|my_reg|valA[15]~358_combout\)) # (!\myprocessor|my_reg|valA[16]~18_combout\ & 
-- ((\myprocessor|my_reg|regs:1:reg_array|r|bits:15:r~q\))))) # (!\myprocessor|my_reg|valA[16]~17_combout\ & (((\myprocessor|my_reg|valA[16]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~17_combout\,
	datab => \myprocessor|my_reg|valA[15]~358_combout\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_reg|valA[16]~18_combout\,
	combout => \myprocessor|my_reg|valA[15]~359_combout\);

-- Location: FF_X63_Y33_N23
\myprocessor|my_reg|regs:2:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~51_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:2:reg_array|r|bits:15:r~q\);

-- Location: FF_X63_Y33_N1
\myprocessor|my_reg|regs:3:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~51_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:3:reg_array|r|bits:15:r~q\);

-- Location: LCCOMB_X63_Y33_N22
\myprocessor|my_reg|valA[15]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[15]~360_combout\ = (\myprocessor|my_reg|valA[16]~14_combout\ & ((\myprocessor|my_reg|valA[15]~359_combout\ & ((\myprocessor|my_reg|regs:3:reg_array|r|bits:15:r~q\))) # (!\myprocessor|my_reg|valA[15]~359_combout\ & 
-- (\myprocessor|my_reg|regs:2:reg_array|r|bits:15:r~q\)))) # (!\myprocessor|my_reg|valA[16]~14_combout\ & (\myprocessor|my_reg|valA[15]~359_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~14_combout\,
	datab => \myprocessor|my_reg|valA[15]~359_combout\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_reg|regs:3:reg_array|r|bits:15:r~q\,
	combout => \myprocessor|my_reg|valA[15]~360_combout\);

-- Location: LCCOMB_X62_Y36_N8
\myprocessor|my_reg|valA[15]~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[15]~361_combout\ = (\myprocessor|my_reg|valA[16]~10_combout\ & ((\myprocessor|my_reg|valA[16]~13_combout\) # ((\myprocessor|my_reg|valA[15]~356_combout\)))) # (!\myprocessor|my_reg|valA[16]~10_combout\ & 
-- (!\myprocessor|my_reg|valA[16]~13_combout\ & ((\myprocessor|my_reg|valA[15]~360_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~10_combout\,
	datab => \myprocessor|my_reg|valA[16]~13_combout\,
	datac => \myprocessor|my_reg|valA[15]~356_combout\,
	datad => \myprocessor|my_reg|valA[15]~360_combout\,
	combout => \myprocessor|my_reg|valA[15]~361_combout\);

-- Location: FF_X66_Y35_N11
\myprocessor|my_reg|regs:10:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~51_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:10:reg_array|r|bits:15:r~q\);

-- Location: FF_X63_Y35_N15
\myprocessor|my_reg|regs:11:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~51_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:11:reg_array|r|bits:15:r~q\);

-- Location: FF_X63_Y35_N29
\myprocessor|my_reg|regs:9:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~51_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:9:reg_array|r|bits:15:r~q\);

-- Location: FF_X66_Y34_N1
\myprocessor|my_reg|regs:8:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~51_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[8]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:8:reg_array|r|bits:15:r~q\);

-- Location: LCCOMB_X66_Y34_N0
\myprocessor|my_reg|valA[15]~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[15]~345_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|regs:9:reg_array|r|bits:15:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|regs:8:reg_array|r|bits:15:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:9:reg_array|r|bits:15:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[15]~345_combout\);

-- Location: LCCOMB_X63_Y35_N14
\myprocessor|my_reg|valA[15]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[15]~346_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[15]~345_combout\ & ((\myprocessor|my_reg|regs:11:reg_array|r|bits:15:r~q\))) # 
-- (!\myprocessor|my_reg|valA[15]~345_combout\ & (\myprocessor|my_reg|regs:10:reg_array|r|bits:15:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_reg|valA[15]~345_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:10:reg_array|r|bits:15:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_reg|valA[15]~345_combout\,
	combout => \myprocessor|my_reg|valA[15]~346_combout\);

-- Location: LCCOMB_X62_Y36_N18
\myprocessor|my_reg|valA[15]~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[15]~364_combout\ = (\myprocessor|my_reg|valA[16]~13_combout\ & ((\myprocessor|my_reg|valA[15]~361_combout\ & (\myprocessor|my_reg|valA[15]~363_combout\)) # (!\myprocessor|my_reg|valA[15]~361_combout\ & 
-- ((\myprocessor|my_reg|valA[15]~346_combout\))))) # (!\myprocessor|my_reg|valA[16]~13_combout\ & (((\myprocessor|my_reg|valA[15]~361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[15]~363_combout\,
	datab => \myprocessor|my_reg|valA[16]~13_combout\,
	datac => \myprocessor|my_reg|valA[15]~361_combout\,
	datad => \myprocessor|my_reg|valA[15]~346_combout\,
	combout => \myprocessor|my_reg|valA[15]~364_combout\);

-- Location: LCCOMB_X56_Y33_N22
\myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~29_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[15]~364_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[16]~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~84_combout\,
	datab => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datac => \myprocessor|my_reg|valA[15]~364_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~29_combout\);

-- Location: FF_X62_Y35_N29
\myprocessor|my_reg|regs:10:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~50_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:10:reg_array|r|bits:14:r~q\);

-- Location: FF_X66_Y34_N29
\myprocessor|my_reg|regs:8:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~50_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[8]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:8:reg_array|r|bits:14:r~q\);

-- Location: LCCOMB_X66_Y34_N28
\myprocessor|my_reg|valA[14]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[14]~335_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:10:reg_array|r|bits:14:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\myprocessor|my_reg|regs:8:reg_array|r|bits:14:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:10:reg_array|r|bits:14:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[14]~335_combout\);

-- Location: FF_X61_Y36_N3
\myprocessor|my_reg|regs:11:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~50_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:11:reg_array|r|bits:14:r~q\);

-- Location: LCCOMB_X61_Y36_N16
\myprocessor|my_reg|regs:9:reg_array|r|bits:14:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:9:reg_array|r|bits:14:r~feeder_combout\ = \myprocessor|mux_input_out|F~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~50_combout\,
	combout => \myprocessor|my_reg|regs:9:reg_array|r|bits:14:r~feeder_combout\);

-- Location: FF_X61_Y36_N17
\myprocessor|my_reg|regs:9:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:9:reg_array|r|bits:14:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:9:reg_array|r|bits:14:r~q\);

-- Location: LCCOMB_X61_Y36_N2
\myprocessor|my_reg|valA[14]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[14]~336_combout\ = (\myprocessor|my_reg|valA[14]~335_combout\ & (((\myprocessor|my_reg|regs:11:reg_array|r|bits:14:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (!\myprocessor|my_reg|valA[14]~335_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|regs:9:reg_array|r|bits:14:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[14]~335_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_reg|regs:9:reg_array|r|bits:14:r~q\,
	combout => \myprocessor|my_reg|valA[14]~336_combout\);

-- Location: FF_X65_Y34_N17
\myprocessor|my_reg|regs:1:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~50_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:1:reg_array|r|bits:14:r~q\);

-- Location: FF_X60_Y32_N11
\myprocessor|my_reg|regs:6:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~50_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:6:reg_array|r|bits:14:r~q\);

-- Location: FF_X60_Y32_N21
\myprocessor|my_reg|regs:7:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~50_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:7:reg_array|r|bits:14:r~q\);

-- Location: FF_X59_Y32_N19
\myprocessor|my_reg|regs:4:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~50_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:4:reg_array|r|bits:14:r~q\);

-- Location: FF_X59_Y32_N9
\myprocessor|my_reg|regs:5:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~50_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:5:reg_array|r|bits:14:r~q\);

-- Location: LCCOMB_X59_Y32_N18
\myprocessor|my_reg|valA[14]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[14]~337_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_reg|regs:5:reg_array|r|bits:14:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:4:reg_array|r|bits:14:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:4:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_reg|regs:5:reg_array|r|bits:14:r~q\,
	combout => \myprocessor|my_reg|valA[14]~337_combout\);

-- Location: LCCOMB_X60_Y32_N20
\myprocessor|my_reg|valA[14]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[14]~338_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[14]~337_combout\ & ((\myprocessor|my_reg|regs:7:reg_array|r|bits:14:r~q\))) # 
-- (!\myprocessor|my_reg|valA[14]~337_combout\ & (\myprocessor|my_reg|regs:6:reg_array|r|bits:14:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_reg|valA[14]~337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:6:reg_array|r|bits:14:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_reg|valA[14]~337_combout\,
	combout => \myprocessor|my_reg|valA[14]~338_combout\);

-- Location: LCCOMB_X65_Y34_N16
\myprocessor|my_reg|valA[14]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[14]~339_combout\ = (\myprocessor|my_reg|valA[16]~17_combout\ & ((\myprocessor|my_reg|valA[16]~18_combout\ & ((\myprocessor|my_reg|valA[14]~338_combout\))) # (!\myprocessor|my_reg|valA[16]~18_combout\ & 
-- (\myprocessor|my_reg|regs:1:reg_array|r|bits:14:r~q\)))) # (!\myprocessor|my_reg|valA[16]~17_combout\ & (\myprocessor|my_reg|valA[16]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~17_combout\,
	datab => \myprocessor|my_reg|valA[16]~18_combout\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_reg|valA[14]~338_combout\,
	combout => \myprocessor|my_reg|valA[14]~339_combout\);

-- Location: FF_X65_Y34_N31
\myprocessor|my_reg|regs:3:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~50_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:3:reg_array|r|bits:14:r~q\);

-- Location: FF_X66_Y34_N15
\myprocessor|my_reg|regs:2:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~50_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:2:reg_array|r|bits:14:r~q\);

-- Location: LCCOMB_X66_Y34_N14
\myprocessor|my_reg|valA[14]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[14]~340_combout\ = (\myprocessor|my_reg|valA[14]~339_combout\ & ((\myprocessor|my_reg|regs:3:reg_array|r|bits:14:r~q\) # ((!\myprocessor|my_reg|valA[16]~14_combout\)))) # (!\myprocessor|my_reg|valA[14]~339_combout\ & 
-- (((\myprocessor|my_reg|regs:2:reg_array|r|bits:14:r~q\ & \myprocessor|my_reg|valA[16]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[14]~339_combout\,
	datab => \myprocessor|my_reg|regs:3:reg_array|r|bits:14:r~q\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_reg|valA[16]~14_combout\,
	combout => \myprocessor|my_reg|valA[14]~340_combout\);

-- Location: LCCOMB_X62_Y36_N10
\myprocessor|my_reg|valA[14]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[14]~341_combout\ = (\myprocessor|my_reg|valA[16]~10_combout\ & (((\myprocessor|my_reg|valA[16]~13_combout\)))) # (!\myprocessor|my_reg|valA[16]~10_combout\ & ((\myprocessor|my_reg|valA[16]~13_combout\ & 
-- (\myprocessor|my_reg|valA[14]~336_combout\)) # (!\myprocessor|my_reg|valA[16]~13_combout\ & ((\myprocessor|my_reg|valA[14]~340_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[14]~336_combout\,
	datab => \myprocessor|my_reg|valA[14]~340_combout\,
	datac => \myprocessor|my_reg|valA[16]~10_combout\,
	datad => \myprocessor|my_reg|valA[16]~13_combout\,
	combout => \myprocessor|my_reg|valA[14]~341_combout\);

-- Location: FF_X63_Y39_N27
\myprocessor|my_reg|regs:21:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~50_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:21:reg_array|r|bits:14:r~q\);

-- Location: FF_X62_Y37_N5
\myprocessor|my_reg|regs:29:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~50_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[29]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:29:reg_array|r|bits:14:r~q\);

-- Location: LCCOMB_X61_Y41_N6
\myprocessor|my_reg|regs:25:reg_array|r|bits:14:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:25:reg_array|r|bits:14:r~feeder_combout\ = \myprocessor|mux_input_out|F~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~50_combout\,
	combout => \myprocessor|my_reg|regs:25:reg_array|r|bits:14:r~feeder_combout\);

-- Location: FF_X61_Y41_N7
\myprocessor|my_reg|regs:25:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:25:reg_array|r|bits:14:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[25]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:25:reg_array|r|bits:14:r~q\);

-- Location: FF_X61_Y37_N29
\myprocessor|my_reg|regs:17:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~50_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:17:reg_array|r|bits:14:r~q\);

-- Location: LCCOMB_X61_Y37_N28
\myprocessor|my_reg|valA[14]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[14]~327_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:25:reg_array|r|bits:14:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_reg|regs:17:reg_array|r|bits:14:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:25:reg_array|r|bits:14:r~q\,
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[14]~327_combout\);

-- Location: LCCOMB_X62_Y37_N4
\myprocessor|my_reg|valA[14]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[14]~328_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[14]~327_combout\ & ((\myprocessor|my_reg|regs:29:reg_array|r|bits:14:r~q\))) # 
-- (!\myprocessor|my_reg|valA[14]~327_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:14:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|valA[14]~327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:21:reg_array|r|bits:14:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_reg|valA[14]~327_combout\,
	combout => \myprocessor|my_reg|valA[14]~328_combout\);

-- Location: FF_X66_Y40_N31
\myprocessor|my_reg|regs:24:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~50_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:24:reg_array|r|bits:14:r~q\);

-- Location: LCCOMB_X65_Y39_N8
\myprocessor|my_reg|valA[14]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[14]~329_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:24:reg_array|r|bits:14:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\myprocessor|my_reg|regs:16:reg_array|r|bits:14:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_reg|regs:24:reg_array|r|bits:14:r~q\,
	combout => \myprocessor|my_reg|valA[14]~329_combout\);

-- Location: FF_X65_Y39_N11
\myprocessor|my_reg|regs:28:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~50_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:28:reg_array|r|bits:14:r~q\);

-- Location: LCCOMB_X55_Y39_N12
\myprocessor|my_reg|regs:20:reg_array|r|bits:14:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:20:reg_array|r|bits:14:r~feeder_combout\ = \myprocessor|mux_input_out|F~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|mux_input_out|F~50_combout\,
	combout => \myprocessor|my_reg|regs:20:reg_array|r|bits:14:r~feeder_combout\);

-- Location: FF_X55_Y39_N13
\myprocessor|my_reg|regs:20:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:20:reg_array|r|bits:14:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:20:reg_array|r|bits:14:r~q\);

-- Location: LCCOMB_X65_Y39_N10
\myprocessor|my_reg|valA[14]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[14]~330_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[14]~329_combout\ & (\myprocessor|my_reg|regs:28:reg_array|r|bits:14:r~q\)) # 
-- (!\myprocessor|my_reg|valA[14]~329_combout\ & ((\myprocessor|my_reg|regs:20:reg_array|r|bits:14:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|valA[14]~329_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|valA[14]~329_combout\,
	datac => \myprocessor|my_reg|regs:28:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_reg|regs:20:reg_array|r|bits:14:r~q\,
	combout => \myprocessor|my_reg|valA[14]~330_combout\);

-- Location: LCCOMB_X68_Y37_N24
\myprocessor|my_reg|valA[14]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[14]~331_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|valA[14]~328_combout\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[14]~330_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[14]~328_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_reg|valA[14]~330_combout\,
	combout => \myprocessor|my_reg|valA[14]~331_combout\);

-- Location: FF_X61_Y41_N25
\myprocessor|my_reg|regs:27:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~50_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:27:reg_array|r|bits:14:r~q\);

-- Location: FF_X66_Y41_N13
\myprocessor|my_reg|regs:31:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~50_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:31:reg_array|r|bits:14:r~q\);

-- Location: FF_X66_Y41_N19
\myprocessor|my_reg|regs:19:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~50_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:19:reg_array|r|bits:14:r~q\);

-- Location: FF_X63_Y39_N29
\myprocessor|my_reg|regs:23:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~50_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:23:reg_array|r|bits:14:r~q\);

-- Location: LCCOMB_X66_Y41_N18
\myprocessor|my_reg|valA[14]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[14]~332_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)) # ((\myprocessor|my_reg|regs:23:reg_array|r|bits:14:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:19:reg_array|r|bits:14:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_reg|regs:23:reg_array|r|bits:14:r~q\,
	combout => \myprocessor|my_reg|valA[14]~332_combout\);

-- Location: LCCOMB_X66_Y41_N12
\myprocessor|my_reg|valA[14]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[14]~333_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[14]~332_combout\ & ((\myprocessor|my_reg|regs:31:reg_array|r|bits:14:r~q\))) # 
-- (!\myprocessor|my_reg|valA[14]~332_combout\ & (\myprocessor|my_reg|regs:27:reg_array|r|bits:14:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|valA[14]~332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:27:reg_array|r|bits:14:r~q\,
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_reg|valA[14]~332_combout\,
	combout => \myprocessor|my_reg|valA[14]~333_combout\);

-- Location: FF_X61_Y39_N3
\myprocessor|my_reg|regs:18:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~50_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:18:reg_array|r|bits:14:r~q\);

-- Location: LCCOMB_X61_Y39_N16
\myprocessor|my_reg|regs:22:reg_array|r|bits:14:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:22:reg_array|r|bits:14:r~feeder_combout\ = \myprocessor|mux_input_out|F~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~50_combout\,
	combout => \myprocessor|my_reg|regs:22:reg_array|r|bits:14:r~feeder_combout\);

-- Location: FF_X61_Y39_N17
\myprocessor|my_reg|regs:22:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:22:reg_array|r|bits:14:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[22]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:22:reg_array|r|bits:14:r~q\);

-- Location: LCCOMB_X61_Y39_N2
\myprocessor|my_reg|valA[14]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[14]~325_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:14:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_reg|regs:18:reg_array|r|bits:14:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_reg|regs:22:reg_array|r|bits:14:r~q\,
	combout => \myprocessor|my_reg|valA[14]~325_combout\);

-- Location: FF_X65_Y41_N19
\myprocessor|my_reg|regs:30:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~50_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:30:reg_array|r|bits:14:r~q\);

-- Location: FF_X65_Y41_N25
\myprocessor|my_reg|regs:26:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~50_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[26]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:26:reg_array|r|bits:14:r~q\);

-- Location: LCCOMB_X65_Y41_N18
\myprocessor|my_reg|valA[14]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[14]~326_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[14]~325_combout\ & (\myprocessor|my_reg|regs:30:reg_array|r|bits:14:r~q\)) # 
-- (!\myprocessor|my_reg|valA[14]~325_combout\ & ((\myprocessor|my_reg|regs:26:reg_array|r|bits:14:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|valA[14]~325_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|valA[14]~325_combout\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_reg|regs:26:reg_array|r|bits:14:r~q\,
	combout => \myprocessor|my_reg|valA[14]~326_combout\);

-- Location: LCCOMB_X65_Y41_N12
\myprocessor|my_reg|valA[14]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[14]~334_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[14]~331_combout\ & (\myprocessor|my_reg|valA[14]~333_combout\)) # (!\myprocessor|my_reg|valA[14]~331_combout\ & 
-- ((\myprocessor|my_reg|valA[14]~326_combout\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|valA[14]~331_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|valA[14]~331_combout\,
	datac => \myprocessor|my_reg|valA[14]~333_combout\,
	datad => \myprocessor|my_reg|valA[14]~326_combout\,
	combout => \myprocessor|my_reg|valA[14]~334_combout\);

-- Location: LCCOMB_X58_Y34_N20
\myprocessor|my_reg|regs:15:reg_array|r|bits:14:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:15:reg_array|r|bits:14:r~feeder_combout\ = \myprocessor|mux_input_out|F~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|mux_input_out|F~50_combout\,
	combout => \myprocessor|my_reg|regs:15:reg_array|r|bits:14:r~feeder_combout\);

-- Location: FF_X58_Y34_N21
\myprocessor|my_reg|regs:15:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:15:reg_array|r|bits:14:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:15:reg_array|r|bits:14:r~q\);

-- Location: FF_X63_Y37_N15
\myprocessor|my_reg|regs:12:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~50_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:12:reg_array|r|bits:14:r~q\);

-- Location: FF_X62_Y37_N23
\myprocessor|my_reg|regs:13:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~50_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:13:reg_array|r|bits:14:r~q\);

-- Location: LCCOMB_X63_Y37_N14
\myprocessor|my_reg|valA[14]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[14]~342_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_reg|regs:13:reg_array|r|bits:14:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:12:reg_array|r|bits:14:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:12:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_reg|regs:13:reg_array|r|bits:14:r~q\,
	combout => \myprocessor|my_reg|valA[14]~342_combout\);

-- Location: FF_X63_Y37_N21
\myprocessor|my_reg|regs:14:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~50_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:14:reg_array|r|bits:14:r~q\);

-- Location: LCCOMB_X63_Y37_N20
\myprocessor|my_reg|valA[14]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[14]~343_combout\ = (\myprocessor|my_reg|valA[14]~342_combout\ & ((\myprocessor|my_reg|regs:15:reg_array|r|bits:14:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_reg|valA[14]~342_combout\ & (((\myprocessor|my_reg|regs:14:reg_array|r|bits:14:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:15:reg_array|r|bits:14:r~q\,
	datab => \myprocessor|my_reg|valA[14]~342_combout\,
	datac => \myprocessor|my_reg|regs:14:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[14]~343_combout\);

-- Location: LCCOMB_X63_Y37_N8
\myprocessor|my_reg|valA[14]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[14]~344_combout\ = (\myprocessor|my_reg|valA[14]~341_combout\ & (((\myprocessor|my_reg|valA[14]~343_combout\) # (!\myprocessor|my_reg|valA[16]~10_combout\)))) # (!\myprocessor|my_reg|valA[14]~341_combout\ & 
-- (\myprocessor|my_reg|valA[14]~334_combout\ & (\myprocessor|my_reg|valA[16]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[14]~341_combout\,
	datab => \myprocessor|my_reg|valA[14]~334_combout\,
	datac => \myprocessor|my_reg|valA[16]~10_combout\,
	datad => \myprocessor|my_reg|valA[14]~343_combout\,
	combout => \myprocessor|my_reg|valA[14]~344_combout\);

-- Location: LCCOMB_X56_Y33_N20
\myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~28_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[13]~324_combout\)) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[14]~344_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[13]~324_combout\,
	datac => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datad => \myprocessor|my_reg|valA[14]~344_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~28_combout\);

-- Location: LCCOMB_X52_Y31_N18
\myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~30_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~28_combout\))) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~29_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~28_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~30_combout\);

-- Location: LCCOMB_X52_Y31_N14
\myprocessor|my_alu|shifter_inst|LxxNxx|F[20]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxNxx|F[20]~11_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~30_combout\))) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~40_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~30_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxNxx|F[20]~11_combout\);

-- Location: LCCOMB_X49_Y31_N0
\myprocessor|mux_rwd|F[28]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[28]~84_combout\ = (\myprocessor|mux_rwd|F[28]~83_combout\ & (((\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\) # (\myprocessor|my_alu|shifter_inst|LxxNxx|F[20]~11_combout\)))) # (!\myprocessor|mux_rwd|F[28]~83_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~50_combout\ & (!\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[28]~83_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~50_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxNxx|F[20]~11_combout\,
	combout => \myprocessor|mux_rwd|F[28]~84_combout\);

-- Location: FF_X61_Y35_N19
\myprocessor|my_reg|regs:8:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[8]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:8:reg_array|r|bits:21:r~q\);

-- Location: FF_X62_Y35_N11
\myprocessor|my_reg|regs:10:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:10:reg_array|r|bits:21:r~q\);

-- Location: FF_X58_Y34_N15
\myprocessor|my_reg|regs:15:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|mux_input_out|F~71_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:15:reg_array|r|bits:21:r~q\);

-- Location: LCCOMB_X57_Y37_N16
\myprocessor|my_reg|valB[21]~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[21]~440_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|regs:15:reg_array|r|bits:21:r~q\) # ((\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (((\myprocessor|my_reg|regs:13:reg_array|r|bits:21:r~q\ & !\myprocessor|my_reg|valB[19]~684_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|regs:15:reg_array|r|bits:21:r~q\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_reg|valB[19]~684_combout\,
	combout => \myprocessor|my_reg|valB[21]~440_combout\);

-- Location: FF_X62_Y35_N13
\myprocessor|my_reg|regs:14:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:14:reg_array|r|bits:21:r~q\);

-- Location: FF_X61_Y35_N13
\myprocessor|my_reg|regs:12:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:12:reg_array|r|bits:21:r~q\);

-- Location: LCCOMB_X62_Y35_N12
\myprocessor|my_reg|valB[21]~441\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[21]~441_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[21]~440_combout\ & (\myprocessor|my_reg|regs:14:reg_array|r|bits:21:r~q\)) # (!\myprocessor|my_reg|valB[21]~440_combout\ & 
-- ((\myprocessor|my_reg|regs:12:reg_array|r|bits:21:r~q\))))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|valB[21]~440_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[21]~440_combout\,
	datac => \myprocessor|my_reg|regs:14:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_reg|regs:12:reg_array|r|bits:21:r~q\,
	combout => \myprocessor|my_reg|valB[21]~441_combout\);

-- Location: LCCOMB_X62_Y35_N10
\myprocessor|my_reg|valB[21]~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[21]~442_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[19]~12_combout\) # ((\myprocessor|my_reg|valB[21]~441_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|regs:10:reg_array|r|bits:21:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_reg|valB[21]~441_combout\,
	combout => \myprocessor|my_reg|valB[21]~442_combout\);

-- Location: FF_X62_Y31_N29
\myprocessor|my_reg|regs:11:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:11:reg_array|r|bits:21:r~q\);

-- Location: FF_X63_Y35_N5
\myprocessor|my_reg|regs:9:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:9:reg_array|r|bits:21:r~q\);

-- Location: LCCOMB_X63_Y35_N4
\myprocessor|my_reg|valB[21]~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[21]~443_combout\ = (\myprocessor|my_reg|valB[21]~442_combout\ & ((\myprocessor|my_reg|regs:11:reg_array|r|bits:21:r~q\) # ((!\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[21]~442_combout\ & 
-- (((\myprocessor|my_reg|regs:9:reg_array|r|bits:21:r~q\ & \myprocessor|my_reg|valB[19]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[21]~442_combout\,
	datab => \myprocessor|my_reg|regs:11:reg_array|r|bits:21:r~q\,
	datac => \myprocessor|my_reg|regs:9:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_reg|valB[19]~12_combout\,
	combout => \myprocessor|my_reg|valB[21]~443_combout\);

-- Location: FF_X60_Y33_N15
\myprocessor|my_reg|regs:1:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:1:reg_array|r|bits:21:r~q\);

-- Location: FF_X61_Y33_N15
\myprocessor|my_reg|regs:3:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:3:reg_array|r|bits:21:r~q\);

-- Location: FF_X61_Y33_N5
\myprocessor|my_reg|regs:2:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:2:reg_array|r|bits:21:r~q\);

-- Location: FF_X59_Y32_N23
\myprocessor|my_reg|regs:4:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:4:reg_array|r|bits:21:r~q\);

-- Location: FF_X59_Y32_N29
\myprocessor|my_reg|regs:5:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:5:reg_array|r|bits:21:r~q\);

-- Location: LCCOMB_X59_Y32_N28
\myprocessor|my_reg|valB[21]~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[21]~454_combout\ = (\myprocessor|my_reg|valB[19]~50_combout\ & ((\myprocessor|my_reg|regs:4:reg_array|r|bits:21:r~q\) # ((\myprocessor|my_reg|valB[19]~48_combout\)))) # (!\myprocessor|my_reg|valB[19]~50_combout\ & 
-- (((\myprocessor|my_reg|regs:5:reg_array|r|bits:21:r~q\ & !\myprocessor|my_reg|valB[19]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:4:reg_array|r|bits:21:r~q\,
	datab => \myprocessor|my_reg|valB[19]~50_combout\,
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_reg|valB[19]~48_combout\,
	combout => \myprocessor|my_reg|valB[21]~454_combout\);

-- Location: FF_X62_Y31_N15
\myprocessor|my_reg|regs:6:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:6:reg_array|r|bits:21:r~q\);

-- Location: FF_X62_Y32_N13
\myprocessor|my_reg|regs:7:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:7:reg_array|r|bits:21:r~q\);

-- Location: LCCOMB_X62_Y31_N14
\myprocessor|my_reg|valB[21]~455\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[21]~455_combout\ = (\myprocessor|my_reg|valB[21]~454_combout\ & (((\myprocessor|my_reg|regs:6:reg_array|r|bits:21:r~q\)) # (!\myprocessor|my_reg|valB[19]~51_combout\))) # (!\myprocessor|my_reg|valB[21]~454_combout\ & 
-- (\myprocessor|my_reg|valB[19]~51_combout\ & ((\myprocessor|my_reg|regs:7:reg_array|r|bits:21:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[21]~454_combout\,
	datab => \myprocessor|my_reg|valB[19]~51_combout\,
	datac => \myprocessor|my_reg|regs:6:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_reg|regs:7:reg_array|r|bits:21:r~q\,
	combout => \myprocessor|my_reg|valB[21]~455_combout\);

-- Location: LCCOMB_X61_Y33_N24
\myprocessor|my_reg|valB[21]~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[21]~456_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & (((\myprocessor|my_reg|valB[19]~46_combout\)))) # (!\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[19]~46_combout\ & 
-- (\myprocessor|my_reg|regs:2:reg_array|r|bits:21:r~q\)) # (!\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|valB[21]~455_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~45_combout\,
	datab => \myprocessor|my_reg|regs:2:reg_array|r|bits:21:r~q\,
	datac => \myprocessor|my_reg|valB[19]~46_combout\,
	datad => \myprocessor|my_reg|valB[21]~455_combout\,
	combout => \myprocessor|my_reg|valB[21]~456_combout\);

-- Location: LCCOMB_X61_Y33_N14
\myprocessor|my_reg|valB[21]~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[21]~457_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[21]~456_combout\ & (\myprocessor|my_reg|regs:1:reg_array|r|bits:21:r~q\)) # (!\myprocessor|my_reg|valB[21]~456_combout\ & 
-- ((\myprocessor|my_reg|regs:3:reg_array|r|bits:21:r~q\))))) # (!\myprocessor|my_reg|valB[19]~45_combout\ & (((\myprocessor|my_reg|valB[21]~456_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~45_combout\,
	datab => \myprocessor|my_reg|regs:1:reg_array|r|bits:21:r~q\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_reg|valB[21]~456_combout\,
	combout => \myprocessor|my_reg|valB[21]~457_combout\);

-- Location: FF_X57_Y39_N25
\myprocessor|my_reg|regs:16:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:16:reg_array|r|bits:21:r~q\);

-- Location: FF_X58_Y42_N9
\myprocessor|my_reg|regs:19:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:19:reg_array|r|bits:21:r~q\);

-- Location: FF_X61_Y37_N27
\myprocessor|my_reg|regs:17:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:17:reg_array|r|bits:21:r~q\);

-- Location: LCCOMB_X57_Y40_N30
\myprocessor|my_reg|regs:20:reg_array|r|bits:21:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:20:reg_array|r|bits:21:r~feeder_combout\ = \myprocessor|mux_input_out|F~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|mux_input_out|F~71_combout\,
	combout => \myprocessor|my_reg|regs:20:reg_array|r|bits:21:r~feeder_combout\);

-- Location: FF_X57_Y40_N31
\myprocessor|my_reg|regs:20:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:20:reg_array|r|bits:21:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:20:reg_array|r|bits:21:r~q\);

-- Location: FF_X58_Y41_N17
\myprocessor|my_reg|regs:22:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[22]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:22:reg_array|r|bits:21:r~q\);

-- Location: FF_X58_Y41_N31
\myprocessor|my_reg|regs:21:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:21:reg_array|r|bits:21:r~q\);

-- Location: LCCOMB_X63_Y39_N0
\myprocessor|my_reg|regs:23:reg_array|r|bits:21:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:23:reg_array|r|bits:21:r~feeder_combout\ = \myprocessor|mux_input_out|F~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~71_combout\,
	combout => \myprocessor|my_reg|regs:23:reg_array|r|bits:21:r~feeder_combout\);

-- Location: FF_X63_Y39_N1
\myprocessor|my_reg|regs:23:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:23:reg_array|r|bits:21:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:23:reg_array|r|bits:21:r~q\);

-- Location: LCCOMB_X58_Y41_N30
\myprocessor|my_reg|valB[21]~444\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[21]~444_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|valB[19]~680_combout\)) # (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[19]~680_combout\ & 
-- ((\myprocessor|my_reg|regs:23:reg_array|r|bits:21:r~q\))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:21:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_reg|regs:23:reg_array|r|bits:21:r~q\,
	combout => \myprocessor|my_reg|valB[21]~444_combout\);

-- Location: LCCOMB_X58_Y41_N16
\myprocessor|my_reg|valB[21]~445\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[21]~445_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[21]~444_combout\ & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:21:r~q\))) # (!\myprocessor|my_reg|valB[21]~444_combout\ & 
-- (\myprocessor|my_reg|regs:20:reg_array|r|bits:21:r~q\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[21]~444_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|regs:20:reg_array|r|bits:21:r~q\,
	datac => \myprocessor|my_reg|regs:22:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_reg|valB[21]~444_combout\,
	combout => \myprocessor|my_reg|valB[21]~445_combout\);

-- Location: FF_X57_Y41_N9
\myprocessor|my_reg|regs:18:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:18:reg_array|r|bits:21:r~q\);

-- Location: LCCOMB_X58_Y41_N2
\myprocessor|my_reg|valB[21]~446\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[21]~446_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[21]~445_combout\) # ((\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (((!\myprocessor|my_reg|valB[19]~12_combout\ & \myprocessor|my_reg|regs:18:reg_array|r|bits:21:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[21]~445_combout\,
	datac => \myprocessor|my_reg|valB[19]~12_combout\,
	datad => \myprocessor|my_reg|regs:18:reg_array|r|bits:21:r~q\,
	combout => \myprocessor|my_reg|valB[21]~446_combout\);

-- Location: LCCOMB_X58_Y41_N20
\myprocessor|my_reg|valB[21]~447\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[21]~447_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[21]~446_combout\ & (\myprocessor|my_reg|regs:19:reg_array|r|bits:21:r~q\)) # (!\myprocessor|my_reg|valB[21]~446_combout\ & 
-- ((\myprocessor|my_reg|regs:17:reg_array|r|bits:21:r~q\))))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[21]~446_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:19:reg_array|r|bits:21:r~q\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_reg|valB[21]~446_combout\,
	combout => \myprocessor|my_reg|valB[21]~447_combout\);

-- Location: LCCOMB_X57_Y41_N2
\myprocessor|my_reg|valB[21]~448\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[21]~448_combout\ = (\myprocessor|my_reg|valB[19]~31_combout\ & (((\myprocessor|my_reg|valB[21]~447_combout\) # (\myprocessor|mux_rdst|F[3]~1_combout\)))) # (!\myprocessor|my_reg|valB[19]~31_combout\ & 
-- (\myprocessor|my_reg|regs:16:reg_array|r|bits:21:r~q\ & ((!\myprocessor|mux_rdst|F[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~31_combout\,
	datab => \myprocessor|my_reg|regs:16:reg_array|r|bits:21:r~q\,
	datac => \myprocessor|my_reg|valB[21]~447_combout\,
	datad => \myprocessor|mux_rdst|F[3]~1_combout\,
	combout => \myprocessor|my_reg|valB[21]~448_combout\);

-- Location: FF_X63_Y41_N23
\myprocessor|my_reg|regs:30:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:30:reg_array|r|bits:21:r~q\);

-- Location: FF_X62_Y39_N25
\myprocessor|my_reg|regs:29:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[29]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:29:reg_array|r|bits:21:r~q\);

-- Location: FF_X57_Y39_N19
\myprocessor|my_reg|regs:28:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:28:reg_array|r|bits:21:r~q\);

-- Location: LCCOMB_X62_Y39_N24
\myprocessor|my_reg|valB[21]~449\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[21]~449_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|valB[19]~684_combout\)) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\ & 
-- ((\myprocessor|my_reg|regs:28:reg_array|r|bits:21:r~q\))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|regs:29:reg_array|r|bits:21:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_reg|regs:28:reg_array|r|bits:21:r~q\,
	combout => \myprocessor|my_reg|valB[21]~449_combout\);

-- Location: FF_X63_Y41_N1
\myprocessor|my_reg|regs:31:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:31:reg_array|r|bits:21:r~q\);

-- Location: LCCOMB_X63_Y41_N10
\myprocessor|my_reg|valB[21]~450\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[21]~450_combout\ = (\myprocessor|my_reg|valB[21]~449_combout\ & ((\myprocessor|my_reg|regs:30:reg_array|r|bits:21:r~q\) # ((!\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[21]~449_combout\ & 
-- (((\myprocessor|my_reg|valB[19]~680_combout\ & \myprocessor|my_reg|regs:31:reg_array|r|bits:21:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:30:reg_array|r|bits:21:r~q\,
	datab => \myprocessor|my_reg|valB[21]~449_combout\,
	datac => \myprocessor|my_reg|valB[19]~680_combout\,
	datad => \myprocessor|my_reg|regs:31:reg_array|r|bits:21:r~q\,
	combout => \myprocessor|my_reg|valB[21]~450_combout\);

-- Location: FF_X58_Y40_N17
\myprocessor|my_reg|regs:27:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:27:reg_array|r|bits:21:r~q\);

-- Location: FF_X56_Y40_N29
\myprocessor|my_reg|regs:26:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[26]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:26:reg_array|r|bits:21:r~q\);

-- Location: LCCOMB_X56_Y42_N12
\myprocessor|my_reg|regs:25:reg_array|r|bits:21:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:25:reg_array|r|bits:21:r~feeder_combout\ = \myprocessor|mux_input_out|F~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|mux_input_out|F~71_combout\,
	combout => \myprocessor|my_reg|regs:25:reg_array|r|bits:21:r~feeder_combout\);

-- Location: FF_X56_Y42_N13
\myprocessor|my_reg|regs:25:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:25:reg_array|r|bits:21:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[25]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:25:reg_array|r|bits:21:r~q\);

-- Location: LCCOMB_X56_Y40_N28
\myprocessor|my_reg|valB[21]~451\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[21]~451_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\) # ((\myprocessor|my_reg|regs:25:reg_array|r|bits:21:r~q\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:21:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_reg|regs:25:reg_array|r|bits:21:r~q\,
	combout => \myprocessor|my_reg|valB[21]~451_combout\);

-- Location: LCCOMB_X58_Y40_N16
\myprocessor|my_reg|valB[21]~452\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[21]~452_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[21]~451_combout\ & ((\myprocessor|my_reg|regs:27:reg_array|r|bits:21:r~q\))) # (!\myprocessor|my_reg|valB[21]~451_combout\ & 
-- (\myprocessor|my_reg|valB[21]~450_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[21]~451_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[21]~450_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:27:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_reg|valB[21]~451_combout\,
	combout => \myprocessor|my_reg|valB[21]~452_combout\);

-- Location: FF_X58_Y39_N3
\myprocessor|my_reg|regs:24:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:24:reg_array|r|bits:21:r~q\);

-- Location: LCCOMB_X58_Y39_N2
\myprocessor|my_reg|valB[21]~453\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[21]~453_combout\ = (\myprocessor|my_reg|valB[21]~448_combout\ & ((\myprocessor|my_reg|valB[21]~452_combout\) # ((!\myprocessor|mux_rdst|F[3]~1_combout\)))) # (!\myprocessor|my_reg|valB[21]~448_combout\ & 
-- (((\myprocessor|my_reg|regs:24:reg_array|r|bits:21:r~q\ & \myprocessor|mux_rdst|F[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[21]~448_combout\,
	datab => \myprocessor|my_reg|valB[21]~452_combout\,
	datac => \myprocessor|my_reg|regs:24:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|mux_rdst|F[3]~1_combout\,
	combout => \myprocessor|my_reg|valB[21]~453_combout\);

-- Location: LCCOMB_X59_Y35_N2
\myprocessor|my_reg|valB[21]~458\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[21]~458_combout\ = (\myprocessor|my_reg|valB[19]~39_combout\ & ((\myprocessor|my_reg|valB[19]~25_combout\) # ((\myprocessor|my_reg|valB[21]~453_combout\)))) # (!\myprocessor|my_reg|valB[19]~39_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~25_combout\ & (\myprocessor|my_reg|valB[21]~457_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~39_combout\,
	datab => \myprocessor|my_reg|valB[19]~25_combout\,
	datac => \myprocessor|my_reg|valB[21]~457_combout\,
	datad => \myprocessor|my_reg|valB[21]~453_combout\,
	combout => \myprocessor|my_reg|valB[21]~458_combout\);

-- Location: LCCOMB_X59_Y35_N4
\myprocessor|my_reg|valB[21]~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[21]~459_combout\ = (\myprocessor|my_reg|valB[19]~25_combout\ & ((\myprocessor|my_reg|valB[21]~458_combout\ & (\myprocessor|my_reg|regs:8:reg_array|r|bits:21:r~q\)) # (!\myprocessor|my_reg|valB[21]~458_combout\ & 
-- ((\myprocessor|my_reg|valB[21]~443_combout\))))) # (!\myprocessor|my_reg|valB[19]~25_combout\ & (((\myprocessor|my_reg|valB[21]~458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:8:reg_array|r|bits:21:r~q\,
	datab => \myprocessor|my_reg|valB[19]~25_combout\,
	datac => \myprocessor|my_reg|valB[21]~443_combout\,
	datad => \myprocessor|my_reg|valB[21]~458_combout\,
	combout => \myprocessor|my_reg|valB[21]~459_combout\);

-- Location: LCCOMB_X57_Y34_N28
\myprocessor|mux_aluinb|F[21]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_aluinb|F[21]~81_combout\ = (\myprocessor|my_control|ALUinB~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & ((\myprocessor|my_reg|valB[21]~459_combout\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))))) # (!\myprocessor|my_control|ALUinB~0_combout\ & (((\myprocessor|my_reg|valB[21]~459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datab => \myprocessor|my_control|ALUinB~0_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datad => \myprocessor|my_reg|valB[21]~459_combout\,
	combout => \myprocessor|mux_aluinb|F[21]~81_combout\);

-- Location: LCCOMB_X56_Y31_N2
\myprocessor|mux_aluinb|F[18]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_aluinb|F[18]~80_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (((\myprocessor|my_reg|valB[18]~439_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\myprocessor|my_control|ALUinB~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUinB~0_combout\ & ((\myprocessor|my_reg|valB[18]~439_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datac => \myprocessor|my_control|ALUinB~0_combout\,
	datad => \myprocessor|my_reg|valB[18]~439_combout\,
	combout => \myprocessor|mux_aluinb|F[18]~80_combout\);

-- Location: LCCOMB_X55_Y34_N16
\myprocessor|my_alu|adder_inst|upper0|carry[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|carry[3]~1_combout\ = (\myprocessor|my_alu|adder_inst|upper0|carry[2]~0_combout\ & ((\myprocessor|my_reg|valA[18]~384_combout\) # (\myprocessor|my_control|ALUop[0]~1_combout\ $ 
-- (!\myprocessor|mux_aluinb|F[18]~80_combout\)))) # (!\myprocessor|my_alu|adder_inst|upper0|carry[2]~0_combout\ & (\myprocessor|my_reg|valA[18]~384_combout\ & (\myprocessor|my_control|ALUop[0]~1_combout\ $ (!\myprocessor|mux_aluinb|F[18]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper0|carry[2]~0_combout\,
	datab => \myprocessor|my_control|ALUop[0]~1_combout\,
	datac => \myprocessor|my_reg|valA[18]~384_combout\,
	datad => \myprocessor|mux_aluinb|F[18]~80_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|carry[3]~1_combout\);

-- Location: LCCOMB_X54_Y34_N14
\myprocessor|mux_aluinb|F[19]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_aluinb|F[19]~79_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (\myprocessor|my_reg|valB[19]~419_combout\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\myprocessor|my_control|ALUinB~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16)))) # (!\myprocessor|my_control|ALUinB~0_combout\ & (\myprocessor|my_reg|valB[19]~419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datab => \myprocessor|my_reg|valB[19]~419_combout\,
	datac => \myprocessor|my_control|ALUinB~0_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	combout => \myprocessor|mux_aluinb|F[19]~79_combout\);

-- Location: LCCOMB_X55_Y34_N10
\myprocessor|my_alu|adder_inst|upper0|carry[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|carry[4]~2_combout\ = (\myprocessor|my_reg|valA[19]~404_combout\ & ((\myprocessor|my_alu|adder_inst|upper0|carry[3]~1_combout\) # (\myprocessor|mux_aluinb|F[19]~79_combout\ $ 
-- (!\myprocessor|my_control|ALUop[0]~1_combout\)))) # (!\myprocessor|my_reg|valA[19]~404_combout\ & (\myprocessor|my_alu|adder_inst|upper0|carry[3]~1_combout\ & (\myprocessor|mux_aluinb|F[19]~79_combout\ $ (!\myprocessor|my_control|ALUop[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[19]~404_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper0|carry[3]~1_combout\,
	datac => \myprocessor|mux_aluinb|F[19]~79_combout\,
	datad => \myprocessor|my_control|ALUop[0]~1_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|carry[4]~2_combout\);

-- Location: LCCOMB_X56_Y35_N14
\myprocessor|mux_aluinb|F[20]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_aluinb|F[20]~82_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (((\myprocessor|my_reg|valB[20]~479_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\myprocessor|my_control|ALUinB~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUinB~0_combout\ & ((\myprocessor|my_reg|valB[20]~479_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datab => \myprocessor|my_reg|valB[20]~479_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datad => \myprocessor|my_control|ALUinB~0_combout\,
	combout => \myprocessor|mux_aluinb|F[20]~82_combout\);

-- Location: LCCOMB_X56_Y35_N8
\myprocessor|my_alu|adder_inst|upper0|carry[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|carry[5]~3_combout\ = (\myprocessor|my_alu|adder_inst|upper0|carry[4]~2_combout\ & ((\myprocessor|my_reg|valA[20]~424_combout\) # (\myprocessor|my_control|ALUop[0]~1_combout\ $ 
-- (!\myprocessor|mux_aluinb|F[20]~82_combout\)))) # (!\myprocessor|my_alu|adder_inst|upper0|carry[4]~2_combout\ & (\myprocessor|my_reg|valA[20]~424_combout\ & (\myprocessor|my_control|ALUop[0]~1_combout\ $ (!\myprocessor|mux_aluinb|F[20]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[0]~1_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper0|carry[4]~2_combout\,
	datac => \myprocessor|mux_aluinb|F[20]~82_combout\,
	datad => \myprocessor|my_reg|valA[20]~424_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|carry[5]~3_combout\);

-- Location: LCCOMB_X57_Y34_N24
\myprocessor|my_alu|adder_inst|upper0|carry[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|carry[6]~4_combout\ = (\myprocessor|my_reg|valA[21]~444_combout\ & ((\myprocessor|my_alu|adder_inst|upper0|carry[5]~3_combout\) # (\myprocessor|mux_aluinb|F[21]~81_combout\ $ 
-- (!\myprocessor|my_control|ALUop[0]~1_combout\)))) # (!\myprocessor|my_reg|valA[21]~444_combout\ & (\myprocessor|my_alu|adder_inst|upper0|carry[5]~3_combout\ & (\myprocessor|mux_aluinb|F[21]~81_combout\ $ (!\myprocessor|my_control|ALUop[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[21]~444_combout\,
	datab => \myprocessor|mux_aluinb|F[21]~81_combout\,
	datac => \myprocessor|my_control|ALUop[0]~1_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper0|carry[5]~3_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|carry[6]~4_combout\);

-- Location: LCCOMB_X56_Y34_N2
\myprocessor|my_alu|adder_inst|upper0|carry[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|carry[7]~5_combout\ = (\myprocessor|my_reg|valA[22]~464_combout\ & ((\myprocessor|my_alu|adder_inst|upper0|carry[6]~4_combout\) # (\myprocessor|mux_aluinb|F[22]~84_combout\ $ 
-- (!\myprocessor|my_control|ALUop[0]~1_combout\)))) # (!\myprocessor|my_reg|valA[22]~464_combout\ & (\myprocessor|my_alu|adder_inst|upper0|carry[6]~4_combout\ & (\myprocessor|mux_aluinb|F[22]~84_combout\ $ (!\myprocessor|my_control|ALUop[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[22]~464_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper0|carry[6]~4_combout\,
	datac => \myprocessor|mux_aluinb|F[22]~84_combout\,
	datad => \myprocessor|my_control|ALUop[0]~1_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|carry[7]~5_combout\);

-- Location: LCCOMB_X56_Y34_N20
\myprocessor|my_alu|adder_inst|upper0|carry[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|carry[8]~6_combout\ = (\myprocessor|my_reg|valA[23]~484_combout\ & ((\myprocessor|my_alu|adder_inst|upper0|carry[7]~5_combout\) # (\myprocessor|my_control|ALUop[0]~1_combout\ $ 
-- (!\myprocessor|mux_aluinb|F[23]~83_combout\)))) # (!\myprocessor|my_reg|valA[23]~484_combout\ & (\myprocessor|my_alu|adder_inst|upper0|carry[7]~5_combout\ & (\myprocessor|my_control|ALUop[0]~1_combout\ $ (!\myprocessor|mux_aluinb|F[23]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[0]~1_combout\,
	datab => \myprocessor|my_reg|valA[23]~484_combout\,
	datac => \myprocessor|mux_aluinb|F[23]~83_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper0|carry[7]~5_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|carry[8]~6_combout\);

-- Location: LCCOMB_X55_Y32_N10
\myprocessor|my_alu|adder_inst|upper0|carry[9]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|carry[9]~7_combout\ = (\myprocessor|my_alu|adder_inst|upper0|carry[8]~6_combout\ & ((\myprocessor|my_reg|valA[24]~524_combout\) # (\myprocessor|my_control|ALUop[0]~1_combout\ $ 
-- (!\myprocessor|mux_aluinb|F[24]~85_combout\)))) # (!\myprocessor|my_alu|adder_inst|upper0|carry[8]~6_combout\ & (\myprocessor|my_reg|valA[24]~524_combout\ & (\myprocessor|my_control|ALUop[0]~1_combout\ $ (!\myprocessor|mux_aluinb|F[24]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper0|carry[8]~6_combout\,
	datab => \myprocessor|my_control|ALUop[0]~1_combout\,
	datac => \myprocessor|my_reg|valA[24]~524_combout\,
	datad => \myprocessor|mux_aluinb|F[24]~85_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|carry[9]~7_combout\);

-- Location: LCCOMB_X55_Y32_N4
\myprocessor|my_alu|adder_inst|upper0|carry[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|carry[10]~8_combout\ = (\myprocessor|my_alu|adder_inst|upper0|carry[9]~7_combout\ & ((\myprocessor|my_reg|valA[25]~504_combout\) # (\myprocessor|my_control|ALUop[0]~1_combout\ $ 
-- (!\myprocessor|mux_aluinb|F[25]~86_combout\)))) # (!\myprocessor|my_alu|adder_inst|upper0|carry[9]~7_combout\ & (\myprocessor|my_reg|valA[25]~504_combout\ & (\myprocessor|my_control|ALUop[0]~1_combout\ $ (!\myprocessor|mux_aluinb|F[25]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper0|carry[9]~7_combout\,
	datab => \myprocessor|my_reg|valA[25]~504_combout\,
	datac => \myprocessor|my_control|ALUop[0]~1_combout\,
	datad => \myprocessor|mux_aluinb|F[25]~86_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|carry[10]~8_combout\);

-- Location: LCCOMB_X57_Y32_N10
\myprocessor|my_alu|adder_inst|upper0|carry[11]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|carry[11]~9_combout\ = (\myprocessor|my_reg|valA[26]~544_combout\ & ((\myprocessor|my_alu|adder_inst|upper0|carry[10]~8_combout\) # (\myprocessor|my_control|ALUop[0]~1_combout\ $ 
-- (!\myprocessor|mux_aluinb|F[26]~88_combout\)))) # (!\myprocessor|my_reg|valA[26]~544_combout\ & (\myprocessor|my_alu|adder_inst|upper0|carry[10]~8_combout\ & (\myprocessor|my_control|ALUop[0]~1_combout\ $ (!\myprocessor|mux_aluinb|F[26]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[26]~544_combout\,
	datab => \myprocessor|my_control|ALUop[0]~1_combout\,
	datac => \myprocessor|mux_aluinb|F[26]~88_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper0|carry[10]~8_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|carry[11]~9_combout\);

-- Location: LCCOMB_X57_Y32_N12
\myprocessor|my_alu|adder_inst|upper0|carry[12]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|carry[12]~10_combout\ = (\myprocessor|my_alu|adder_inst|upper0|carry[11]~9_combout\ & ((\myprocessor|my_reg|valA[27]~564_combout\) # (\myprocessor|mux_aluinb|F[27]~87_combout\ $ 
-- (!\myprocessor|my_control|ALUop[0]~1_combout\)))) # (!\myprocessor|my_alu|adder_inst|upper0|carry[11]~9_combout\ & (\myprocessor|my_reg|valA[27]~564_combout\ & (\myprocessor|mux_aluinb|F[27]~87_combout\ $ (!\myprocessor|my_control|ALUop[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper0|carry[11]~9_combout\,
	datab => \myprocessor|my_reg|valA[27]~564_combout\,
	datac => \myprocessor|mux_aluinb|F[27]~87_combout\,
	datad => \myprocessor|my_control|ALUop[0]~1_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|carry[12]~10_combout\);

-- Location: LCCOMB_X50_Y32_N16
\myprocessor|my_alu|adder_inst|upper0|sum[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|sum\(12) = \myprocessor|my_control|ALUop[0]~1_combout\ $ (\myprocessor|my_alu|adder_inst|upper0|carry[12]~10_combout\ $ (\myprocessor|mux_aluinb|F[28]~90_combout\ $ (\myprocessor|my_reg|valA[28]~584_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[0]~1_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper0|carry[12]~10_combout\,
	datac => \myprocessor|mux_aluinb|F[28]~90_combout\,
	datad => \myprocessor|my_reg|valA[28]~584_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|sum\(12));

-- Location: LCCOMB_X50_Y32_N26
\myprocessor|mux_rwd|F[28]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[28]~86_combout\ = (\myprocessor|mux_rwd|F[28]~85_combout\ & ((\myprocessor|mux_rwd|F[28]~101_combout\) # ((\myprocessor|mux_rwd|F[28]~84_combout\)))) # (!\myprocessor|mux_rwd|F[28]~85_combout\ & 
-- (!\myprocessor|mux_rwd|F[28]~101_combout\ & ((!\myprocessor|my_alu|adder_inst|upper0|sum\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[28]~85_combout\,
	datab => \myprocessor|mux_rwd|F[28]~101_combout\,
	datac => \myprocessor|mux_rwd|F[28]~84_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper0|sum\(12),
	combout => \myprocessor|mux_rwd|F[28]~86_combout\);

-- Location: FF_X58_Y42_N13
\myprocessor|my_reg|regs:19:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~89_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:19:reg_array|r|bits:30:r~q\);

-- Location: FF_X58_Y42_N19
\myprocessor|my_reg|regs:23:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~89_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:23:reg_array|r|bits:30:r~q\);

-- Location: LCCOMB_X58_Y42_N12
\myprocessor|my_reg|valA[30]~632\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[30]~632_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)) # ((\myprocessor|my_reg|regs:23:reg_array|r|bits:30:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:19:reg_array|r|bits:30:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_reg|regs:23:reg_array|r|bits:30:r~q\,
	combout => \myprocessor|my_reg|valA[30]~632_combout\);

-- Location: FF_X60_Y39_N31
\myprocessor|my_reg|regs:27:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~89_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:27:reg_array|r|bits:30:r~q\);

-- Location: FF_X56_Y39_N15
\myprocessor|my_reg|regs:31:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~89_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:31:reg_array|r|bits:30:r~q\);

-- Location: LCCOMB_X56_Y39_N14
\myprocessor|my_reg|valA[30]~633\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[30]~633_combout\ = (\myprocessor|my_reg|valA[30]~632_combout\ & (((\myprocessor|my_reg|regs:31:reg_array|r|bits:30:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_reg|valA[30]~632_combout\ & (\myprocessor|my_reg|regs:27:reg_array|r|bits:30:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[30]~632_combout\,
	datab => \myprocessor|my_reg|regs:27:reg_array|r|bits:30:r~q\,
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[30]~633_combout\);

-- Location: FF_X56_Y40_N5
\myprocessor|my_reg|regs:26:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~89_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[26]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:26:reg_array|r|bits:30:r~q\);

-- Location: FF_X56_Y40_N31
\myprocessor|my_reg|regs:30:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~89_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:30:reg_array|r|bits:30:r~q\);

-- Location: FF_X60_Y42_N3
\myprocessor|my_reg|regs:18:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~89_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:18:reg_array|r|bits:30:r~q\);

-- Location: LCCOMB_X56_Y38_N14
\myprocessor|my_reg|regs:22:reg_array|r|bits:30:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:22:reg_array|r|bits:30:r~feeder_combout\ = \myprocessor|mux_input_out|F~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~89_combout\,
	combout => \myprocessor|my_reg|regs:22:reg_array|r|bits:30:r~feeder_combout\);

-- Location: FF_X56_Y38_N15
\myprocessor|my_reg|regs:22:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:22:reg_array|r|bits:30:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[22]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:22:reg_array|r|bits:30:r~q\);

-- Location: LCCOMB_X60_Y42_N2
\myprocessor|my_reg|valA[30]~625\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[30]~625_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:30:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_reg|regs:18:reg_array|r|bits:30:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_reg|regs:22:reg_array|r|bits:30:r~q\,
	combout => \myprocessor|my_reg|valA[30]~625_combout\);

-- Location: LCCOMB_X56_Y40_N30
\myprocessor|my_reg|valA[30]~626\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[30]~626_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[30]~625_combout\ & ((\myprocessor|my_reg|regs:30:reg_array|r|bits:30:r~q\))) # 
-- (!\myprocessor|my_reg|valA[30]~625_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:30:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|valA[30]~625_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:26:reg_array|r|bits:30:r~q\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_reg|valA[30]~625_combout\,
	combout => \myprocessor|my_reg|valA[30]~626_combout\);

-- Location: FF_X57_Y38_N3
\myprocessor|my_reg|regs:21:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~89_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:21:reg_array|r|bits:30:r~q\);

-- Location: FF_X56_Y39_N29
\myprocessor|my_reg|regs:29:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~89_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[29]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:29:reg_array|r|bits:30:r~q\);

-- Location: LCCOMB_X56_Y42_N28
\myprocessor|my_reg|regs:25:reg_array|r|bits:30:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:25:reg_array|r|bits:30:r~feeder_combout\ = \myprocessor|mux_input_out|F~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~89_combout\,
	combout => \myprocessor|my_reg|regs:25:reg_array|r|bits:30:r~feeder_combout\);

-- Location: FF_X56_Y42_N29
\myprocessor|my_reg|regs:25:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:25:reg_array|r|bits:30:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[25]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:25:reg_array|r|bits:30:r~q\);

-- Location: FF_X56_Y42_N15
\myprocessor|my_reg|regs:17:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~89_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:17:reg_array|r|bits:30:r~q\);

-- Location: LCCOMB_X56_Y42_N14
\myprocessor|my_reg|valA[30]~627\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[30]~627_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:25:reg_array|r|bits:30:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|regs:17:reg_array|r|bits:30:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:25:reg_array|r|bits:30:r~q\,
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[30]~627_combout\);

-- Location: LCCOMB_X56_Y39_N28
\myprocessor|my_reg|valA[30]~628\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[30]~628_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[30]~627_combout\ & ((\myprocessor|my_reg|regs:29:reg_array|r|bits:30:r~q\))) # 
-- (!\myprocessor|my_reg|valA[30]~627_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:30:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|valA[30]~627_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:21:reg_array|r|bits:30:r~q\,
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_reg|valA[30]~627_combout\,
	combout => \myprocessor|my_reg|valA[30]~628_combout\);

-- Location: LCCOMB_X55_Y39_N8
\myprocessor|my_reg|regs:20:reg_array|r|bits:30:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:20:reg_array|r|bits:30:r~feeder_combout\ = \myprocessor|mux_input_out|F~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|mux_input_out|F~89_combout\,
	combout => \myprocessor|my_reg|regs:20:reg_array|r|bits:30:r~feeder_combout\);

-- Location: FF_X55_Y39_N9
\myprocessor|my_reg|regs:20:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:20:reg_array|r|bits:30:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:20:reg_array|r|bits:30:r~q\);

-- Location: FF_X57_Y39_N7
\myprocessor|my_reg|regs:28:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~89_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:28:reg_array|r|bits:30:r~q\);

-- Location: FF_X59_Y39_N15
\myprocessor|my_reg|regs:16:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~89_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:16:reg_array|r|bits:30:r~q\);

-- Location: FF_X60_Y39_N29
\myprocessor|my_reg|regs:24:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~89_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:24:reg_array|r|bits:30:r~q\);

-- Location: LCCOMB_X59_Y39_N14
\myprocessor|my_reg|valA[30]~629\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[30]~629_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:24:reg_array|r|bits:30:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\myprocessor|my_reg|regs:16:reg_array|r|bits:30:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_reg|regs:24:reg_array|r|bits:30:r~q\,
	combout => \myprocessor|my_reg|valA[30]~629_combout\);

-- Location: LCCOMB_X57_Y39_N6
\myprocessor|my_reg|valA[30]~630\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[30]~630_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[30]~629_combout\ & ((\myprocessor|my_reg|regs:28:reg_array|r|bits:30:r~q\))) # 
-- (!\myprocessor|my_reg|valA[30]~629_combout\ & (\myprocessor|my_reg|regs:20:reg_array|r|bits:30:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|valA[30]~629_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:20:reg_array|r|bits:30:r~q\,
	datac => \myprocessor|my_reg|regs:28:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_reg|valA[30]~629_combout\,
	combout => \myprocessor|my_reg|valA[30]~630_combout\);

-- Location: LCCOMB_X57_Y39_N0
\myprocessor|my_reg|valA[30]~631\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[30]~631_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[30]~628_combout\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & \myprocessor|my_reg|valA[30]~630_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|valA[30]~628_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datad => \myprocessor|my_reg|valA[30]~630_combout\,
	combout => \myprocessor|my_reg|valA[30]~631_combout\);

-- Location: LCCOMB_X57_Y40_N28
\myprocessor|my_reg|valA[30]~634\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[30]~634_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[30]~631_combout\ & (\myprocessor|my_reg|valA[30]~633_combout\)) # (!\myprocessor|my_reg|valA[30]~631_combout\ & 
-- ((\myprocessor|my_reg|valA[30]~626_combout\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_reg|valA[30]~631_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|valA[30]~633_combout\,
	datac => \myprocessor|my_reg|valA[30]~626_combout\,
	datad => \myprocessor|my_reg|valA[30]~631_combout\,
	combout => \myprocessor|my_reg|valA[30]~634_combout\);

-- Location: FF_X58_Y36_N31
\myprocessor|my_reg|regs:15:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~89_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:15:reg_array|r|bits:30:r~q\);

-- Location: FF_X57_Y38_N29
\myprocessor|my_reg|regs:13:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~89_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:13:reg_array|r|bits:30:r~q\);

-- Location: FF_X62_Y38_N23
\myprocessor|my_reg|regs:12:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~89_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:12:reg_array|r|bits:30:r~q\);

-- Location: LCCOMB_X62_Y38_N22
\myprocessor|my_reg|valA[30]~642\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[30]~642_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|regs:13:reg_array|r|bits:30:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_reg|regs:12:reg_array|r|bits:30:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:13:reg_array|r|bits:30:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:12:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_reg|valA[30]~642_combout\);

-- Location: FF_X58_Y36_N13
\myprocessor|my_reg|regs:14:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~89_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:14:reg_array|r|bits:30:r~q\);

-- Location: LCCOMB_X58_Y36_N12
\myprocessor|my_reg|valA[30]~643\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[30]~643_combout\ = (\myprocessor|my_reg|valA[30]~642_combout\ & ((\myprocessor|my_reg|regs:15:reg_array|r|bits:30:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_reg|valA[30]~642_combout\ & (((\myprocessor|my_reg|regs:14:reg_array|r|bits:30:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:15:reg_array|r|bits:30:r~q\,
	datab => \myprocessor|my_reg|valA[30]~642_combout\,
	datac => \myprocessor|my_reg|regs:14:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[30]~643_combout\);

-- Location: FF_X60_Y36_N21
\myprocessor|my_reg|regs:6:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~89_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:6:reg_array|r|bits:30:r~q\);

-- Location: FF_X62_Y32_N17
\myprocessor|my_reg|regs:7:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~89_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:7:reg_array|r|bits:30:r~q\);

-- Location: FF_X61_Y32_N21
\myprocessor|my_reg|regs:5:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~89_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:5:reg_array|r|bits:30:r~q\);

-- Location: FF_X61_Y32_N15
\myprocessor|my_reg|regs:4:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~89_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:4:reg_array|r|bits:30:r~q\);

-- Location: LCCOMB_X61_Y32_N14
\myprocessor|my_reg|valA[30]~637\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[30]~637_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|regs:5:reg_array|r|bits:30:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|regs:4:reg_array|r|bits:30:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|regs:5:reg_array|r|bits:30:r~q\,
	datac => \myprocessor|my_reg|regs:4:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[30]~637_combout\);

-- Location: LCCOMB_X62_Y32_N16
\myprocessor|my_reg|valA[30]~638\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[30]~638_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[30]~637_combout\ & ((\myprocessor|my_reg|regs:7:reg_array|r|bits:30:r~q\))) # 
-- (!\myprocessor|my_reg|valA[30]~637_combout\ & (\myprocessor|my_reg|regs:6:reg_array|r|bits:30:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_reg|valA[30]~637_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:6:reg_array|r|bits:30:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_reg|valA[30]~637_combout\,
	combout => \myprocessor|my_reg|valA[30]~638_combout\);

-- Location: FF_X62_Y32_N31
\myprocessor|my_reg|regs:1:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~89_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:1:reg_array|r|bits:30:r~q\);

-- Location: LCCOMB_X62_Y32_N30
\myprocessor|my_reg|valA[30]~639\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[30]~639_combout\ = (\myprocessor|my_reg|valA[16]~17_combout\ & ((\myprocessor|my_reg|valA[16]~18_combout\ & (\myprocessor|my_reg|valA[30]~638_combout\)) # (!\myprocessor|my_reg|valA[16]~18_combout\ & 
-- ((\myprocessor|my_reg|regs:1:reg_array|r|bits:30:r~q\))))) # (!\myprocessor|my_reg|valA[16]~17_combout\ & (((\myprocessor|my_reg|valA[16]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~17_combout\,
	datab => \myprocessor|my_reg|valA[30]~638_combout\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_reg|valA[16]~18_combout\,
	combout => \myprocessor|my_reg|valA[30]~639_combout\);

-- Location: FF_X59_Y36_N17
\myprocessor|my_reg|regs:3:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~89_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:3:reg_array|r|bits:30:r~q\);

-- Location: FF_X59_Y36_N23
\myprocessor|my_reg|regs:2:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~89_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:2:reg_array|r|bits:30:r~q\);

-- Location: LCCOMB_X59_Y36_N22
\myprocessor|my_reg|valA[30]~640\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[30]~640_combout\ = (\myprocessor|my_reg|valA[30]~639_combout\ & ((\myprocessor|my_reg|regs:3:reg_array|r|bits:30:r~q\) # ((!\myprocessor|my_reg|valA[16]~14_combout\)))) # (!\myprocessor|my_reg|valA[30]~639_combout\ & 
-- (((\myprocessor|my_reg|regs:2:reg_array|r|bits:30:r~q\ & \myprocessor|my_reg|valA[16]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[30]~639_combout\,
	datab => \myprocessor|my_reg|regs:3:reg_array|r|bits:30:r~q\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_reg|valA[16]~14_combout\,
	combout => \myprocessor|my_reg|valA[30]~640_combout\);

-- Location: FF_X60_Y36_N27
\myprocessor|my_reg|regs:10:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~89_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:10:reg_array|r|bits:30:r~q\);

-- Location: LCCOMB_X60_Y35_N22
\myprocessor|my_reg|valA[30]~635\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[30]~635_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:10:reg_array|r|bits:30:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\myprocessor|my_reg|regs:8:reg_array|r|bits:30:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_reg|regs:10:reg_array|r|bits:30:r~q\,
	combout => \myprocessor|my_reg|valA[30]~635_combout\);

-- Location: FF_X61_Y36_N27
\myprocessor|my_reg|regs:11:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~89_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:11:reg_array|r|bits:30:r~q\);

-- Location: LCCOMB_X61_Y36_N0
\myprocessor|my_reg|regs:9:reg_array|r|bits:30:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:9:reg_array|r|bits:30:r~feeder_combout\ = \myprocessor|mux_input_out|F~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~89_combout\,
	combout => \myprocessor|my_reg|regs:9:reg_array|r|bits:30:r~feeder_combout\);

-- Location: FF_X61_Y36_N1
\myprocessor|my_reg|regs:9:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:9:reg_array|r|bits:30:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:9:reg_array|r|bits:30:r~q\);

-- Location: LCCOMB_X61_Y36_N26
\myprocessor|my_reg|valA[30]~636\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[30]~636_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[30]~635_combout\ & (\myprocessor|my_reg|regs:11:reg_array|r|bits:30:r~q\)) # 
-- (!\myprocessor|my_reg|valA[30]~635_combout\ & ((\myprocessor|my_reg|regs:9:reg_array|r|bits:30:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|valA[30]~635_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|valA[30]~635_combout\,
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_reg|regs:9:reg_array|r|bits:30:r~q\,
	combout => \myprocessor|my_reg|valA[30]~636_combout\);

-- Location: LCCOMB_X58_Y36_N18
\myprocessor|my_reg|valA[30]~641\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[30]~641_combout\ = (\myprocessor|my_reg|valA[16]~10_combout\ & (((\myprocessor|my_reg|valA[16]~13_combout\)))) # (!\myprocessor|my_reg|valA[16]~10_combout\ & ((\myprocessor|my_reg|valA[16]~13_combout\ & 
-- ((\myprocessor|my_reg|valA[30]~636_combout\))) # (!\myprocessor|my_reg|valA[16]~13_combout\ & (\myprocessor|my_reg|valA[30]~640_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~10_combout\,
	datab => \myprocessor|my_reg|valA[30]~640_combout\,
	datac => \myprocessor|my_reg|valA[16]~13_combout\,
	datad => \myprocessor|my_reg|valA[30]~636_combout\,
	combout => \myprocessor|my_reg|valA[30]~641_combout\);

-- Location: LCCOMB_X58_Y36_N24
\myprocessor|my_reg|valA[30]~644\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[30]~644_combout\ = (\myprocessor|my_reg|valA[16]~10_combout\ & ((\myprocessor|my_reg|valA[30]~641_combout\ & ((\myprocessor|my_reg|valA[30]~643_combout\))) # (!\myprocessor|my_reg|valA[30]~641_combout\ & 
-- (\myprocessor|my_reg|valA[30]~634_combout\)))) # (!\myprocessor|my_reg|valA[16]~10_combout\ & (((\myprocessor|my_reg|valA[30]~641_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[30]~634_combout\,
	datab => \myprocessor|my_reg|valA[16]~10_combout\,
	datac => \myprocessor|my_reg|valA[30]~643_combout\,
	datad => \myprocessor|my_reg|valA[30]~641_combout\,
	combout => \myprocessor|my_reg|valA[30]~644_combout\);

-- Location: LCCOMB_X52_Y34_N20
\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~37_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[31]~624_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[30]~644_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datac => \myprocessor|my_reg|valA[30]~644_combout\,
	datad => \myprocessor|my_reg|valA[31]~624_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~37_combout\);

-- Location: LCCOMB_X53_Y35_N18
\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~31_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[29]~604_combout\)) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[28]~584_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[29]~604_combout\,
	datac => \myprocessor|my_reg|valA[28]~584_combout\,
	datad => \myprocessor|mux_aluinb|F[0]~62_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~31_combout\);

-- Location: LCCOMB_X52_Y32_N2
\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~42_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~37_combout\)) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~37_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~31_combout\,
	datad => \myprocessor|mux_aluinb|F[1]~93_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~42_combout\);

-- Location: LCCOMB_X50_Y32_N4
\myprocessor|my_alu|shifter_inst|RNxxxx|F~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RNxxxx|F~10_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~42_combout\ & !\myprocessor|mux_aluinb|F[4]~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~42_combout\,
	datad => \myprocessor|mux_aluinb|F[4]~68_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RNxxxx|F~10_combout\);

-- Location: LCCOMB_X53_Y30_N10
\myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~24_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~8_combout\))) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~23_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~8_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~24_combout\);

-- Location: LCCOMB_X56_Y34_N26
\myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~35_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[23]~484_combout\)) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[22]~464_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_reg|valA[23]~484_combout\,
	datac => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datad => \myprocessor|my_reg|valA[22]~464_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~35_combout\);

-- Location: LCCOMB_X56_Y35_N6
\myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~19_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[21]~444_combout\)) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[20]~424_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_reg|valA[21]~444_combout\,
	datac => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datad => \myprocessor|my_reg|valA[20]~424_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~19_combout\);

-- Location: LCCOMB_X52_Y34_N8
\myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~44_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~35_combout\)) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~35_combout\,
	datac => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~19_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~44_combout\);

-- Location: LCCOMB_X52_Y32_N22
\myprocessor|my_alu|shifter_inst|RxxNxx|F[20]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxNxx|F[20]~11_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~43_combout\)) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~43_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~44_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxNxx|F[20]~11_combout\);

-- Location: LCCOMB_X54_Y34_N10
\myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~20_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[19]~404_combout\)) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[18]~384_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datac => \myprocessor|my_reg|valA[19]~404_combout\,
	datad => \myprocessor|my_reg|valA[18]~384_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~20_combout\);

-- Location: LCCOMB_X52_Y33_N30
\myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~45_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~20_combout\)) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~20_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~22_combout\,
	datac => \myprocessor|mux_aluinb|F[1]~93_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~45_combout\);

-- Location: LCCOMB_X52_Y33_N22
\myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~25_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[13]~324_combout\)) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[12]~304_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_reg|valA[13]~324_combout\,
	datac => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datad => \myprocessor|my_reg|valA[12]~304_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~25_combout\);

-- Location: LCCOMB_X56_Y33_N8
\myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~23_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[15]~364_combout\)) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[14]~344_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datac => \myprocessor|my_reg|valA[15]~364_combout\,
	datad => \myprocessor|my_reg|valA[14]~344_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~23_combout\);

-- Location: LCCOMB_X52_Y33_N8
\myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~39_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~23_combout\))) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~25_combout\,
	datac => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~23_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~39_combout\);

-- Location: LCCOMB_X52_Y33_N6
\myprocessor|my_alu|shifter_inst|RxxNxx|F[12]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxNxx|F[12]~10_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~45_combout\)) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~45_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~39_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxNxx|F[12]~10_combout\);

-- Location: LCCOMB_X55_Y33_N2
\myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~10_combout\ = (\myprocessor|my_reg|valA[0]~24_combout\ & ((\myprocessor|my_control|ALUinB~1_combout\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0)))) # 
-- (!\myprocessor|my_control|ALUinB~1_combout\ & (!\myprocessor|my_reg|valB[0]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUinB~1_combout\,
	datab => \myprocessor|my_reg|valB[0]~97_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0),
	datad => \myprocessor|my_reg|valA[0]~24_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~10_combout\);

-- Location: LCCOMB_X53_Y30_N6
\myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~11_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~5_combout\))) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~7_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~5_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~11_combout\);

-- Location: LCCOMB_X54_Y30_N16
\myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~4_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~10_combout\ & (!\myprocessor|mux_aluinb|F[1]~93_combout\))) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- (((\myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~10_combout\,
	datab => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~11_combout\,
	datad => \myprocessor|mux_aluinb|F[2]~65_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~4_combout\);

-- Location: LCCOMB_X52_Y32_N14
\myprocessor|my_alu|shifter_inst|LNxxxx|F~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LNxxxx|F~9_combout\ = (!\myprocessor|mux_aluinb|F[4]~68_combout\ & ((\myprocessor|mux_aluinb|F[3]~67_combout\ & ((\myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~4_combout\))) # (!\myprocessor|mux_aluinb|F[3]~67_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxNxx|F[12]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[3]~67_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxNxx|F[12]~5_combout\,
	datac => \myprocessor|mux_aluinb|F[4]~68_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~4_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LNxxxx|F~9_combout\);

-- Location: LCCOMB_X52_Y32_N24
\myprocessor|mux_rwd|F[12]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[12]~29_combout\ = (\myprocessor|my_alu|R[1]~119_combout\ & (((\myprocessor|my_alu|R[1]~30_combout\)))) # (!\myprocessor|my_alu|R[1]~119_combout\ & ((\myprocessor|my_alu|R[1]~30_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LNxxxx|F~9_combout\))) # (!\myprocessor|my_alu|R[1]~30_combout\ & (\myprocessor|my_alu|shifter_inst|RxxNxx|F[12]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxNxx|F[12]~10_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LNxxxx|F~9_combout\,
	datac => \myprocessor|my_alu|R[1]~119_combout\,
	datad => \myprocessor|my_alu|R[1]~30_combout\,
	combout => \myprocessor|mux_rwd|F[12]~29_combout\);

-- Location: LCCOMB_X52_Y32_N10
\myprocessor|my_alu|shifter_inst|RxNxxx|F~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F~17_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & ((\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~37_combout\)) # 
-- (!\myprocessor|mux_aluinb|F[1]~93_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~37_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~31_combout\,
	datad => \myprocessor|mux_aluinb|F[1]~93_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F~17_combout\);

-- Location: LCCOMB_X52_Y32_N20
\myprocessor|mux_rwd|F[12]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[12]~30_combout\ = (\myprocessor|mux_rwd|F[12]~29_combout\ & (((\myprocessor|my_alu|shifter_inst|RxNxxx|F~17_combout\) # (!\myprocessor|my_alu|R[1]~119_combout\)))) # (!\myprocessor|mux_rwd|F[12]~29_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxNxx|F[20]~11_combout\ & (\myprocessor|my_alu|R[1]~119_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxNxx|F[20]~11_combout\,
	datab => \myprocessor|mux_rwd|F[12]~29_combout\,
	datac => \myprocessor|my_alu|R[1]~119_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F~17_combout\,
	combout => \myprocessor|mux_rwd|F[12]~30_combout\);

-- Location: LCCOMB_X66_Y35_N2
\myprocessor|my_reg|regs:9:reg_array|r|bits:12:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:9:reg_array|r|bits:12:r~feeder_combout\ = \myprocessor|mux_input_out|F~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~48_combout\,
	combout => \myprocessor|my_reg|regs:9:reg_array|r|bits:12:r~feeder_combout\);

-- Location: FF_X66_Y35_N3
\myprocessor|my_reg|regs:9:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:9:reg_array|r|bits:12:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:9:reg_array|r|bits:12:r~q\);

-- Location: FF_X66_Y35_N29
\myprocessor|my_reg|regs:10:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~48_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:10:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X66_Y35_N28
\myprocessor|my_reg|valB[12]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[12]~352_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (\myprocessor|my_reg|regs:9:reg_array|r|bits:12:r~q\)) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|regs:10:reg_array|r|bits:12:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|regs:9:reg_array|r|bits:12:r~q\,
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_reg|valB[19]~12_combout\,
	combout => \myprocessor|my_reg|valB[12]~352_combout\);

-- Location: FF_X62_Y37_N11
\myprocessor|my_reg|regs:13:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~48_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:13:reg_array|r|bits:12:r~q\);

-- Location: FF_X63_Y37_N23
\myprocessor|my_reg|regs:12:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~48_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:12:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X62_Y37_N10
\myprocessor|my_reg|valB[12]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[12]~350_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|valB[19]~684_combout\)) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\ & 
-- ((\myprocessor|my_reg|regs:12:reg_array|r|bits:12:r~q\))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|regs:13:reg_array|r|bits:12:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_reg|regs:12:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_reg|valB[12]~350_combout\);

-- Location: FF_X67_Y39_N21
\myprocessor|my_reg|regs:15:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~48_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:15:reg_array|r|bits:12:r~q\);

-- Location: FF_X63_Y37_N13
\myprocessor|my_reg|regs:14:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~48_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:14:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X67_Y39_N20
\myprocessor|my_reg|valB[12]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[12]~351_combout\ = (\myprocessor|my_reg|valB[12]~350_combout\ & (((\myprocessor|my_reg|regs:14:reg_array|r|bits:12:r~q\)) # (!\myprocessor|my_reg|valB[19]~680_combout\))) # (!\myprocessor|my_reg|valB[12]~350_combout\ & 
-- (\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|regs:15:reg_array|r|bits:12:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[12]~350_combout\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:15:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_reg|regs:14:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_reg|valB[12]~351_combout\);

-- Location: FF_X66_Y39_N11
\myprocessor|my_reg|regs:11:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~48_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:11:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X67_Y39_N24
\myprocessor|my_reg|valB[12]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[12]~353_combout\ = (\myprocessor|my_reg|valB[12]~352_combout\ & (((\myprocessor|my_reg|regs:11:reg_array|r|bits:12:r~q\) # (!\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[12]~352_combout\ & 
-- (\myprocessor|my_reg|valB[12]~351_combout\ & (\myprocessor|my_reg|valB[19]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[12]~352_combout\,
	datab => \myprocessor|my_reg|valB[12]~351_combout\,
	datac => \myprocessor|my_reg|valB[19]~22_combout\,
	datad => \myprocessor|my_reg|regs:11:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_reg|valB[12]~353_combout\);

-- Location: FF_X66_Y34_N13
\myprocessor|my_reg|regs:2:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~48_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:2:reg_array|r|bits:12:r~q\);

-- Location: FF_X65_Y34_N15
\myprocessor|my_reg|regs:3:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~48_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:3:reg_array|r|bits:12:r~q\);

-- Location: FF_X60_Y34_N19
\myprocessor|my_reg|regs:4:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~48_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:4:reg_array|r|bits:12:r~q\);

-- Location: FF_X60_Y34_N1
\myprocessor|my_reg|regs:5:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~48_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:5:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X60_Y34_N0
\myprocessor|my_reg|valB[12]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[12]~354_combout\ = (\myprocessor|my_reg|valB[19]~50_combout\ & ((\myprocessor|my_reg|regs:4:reg_array|r|bits:12:r~q\) # ((\myprocessor|my_reg|valB[19]~48_combout\)))) # (!\myprocessor|my_reg|valB[19]~50_combout\ & 
-- (((\myprocessor|my_reg|regs:5:reg_array|r|bits:12:r~q\ & !\myprocessor|my_reg|valB[19]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~50_combout\,
	datab => \myprocessor|my_reg|regs:4:reg_array|r|bits:12:r~q\,
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_reg|valB[19]~48_combout\,
	combout => \myprocessor|my_reg|valB[12]~354_combout\);

-- Location: FF_X61_Y34_N15
\myprocessor|my_reg|regs:7:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~48_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:7:reg_array|r|bits:12:r~q\);

-- Location: FF_X61_Y34_N29
\myprocessor|my_reg|regs:6:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~48_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:6:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X61_Y34_N28
\myprocessor|my_reg|valB[12]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[12]~355_combout\ = (\myprocessor|my_reg|valB[12]~354_combout\ & (((\myprocessor|my_reg|regs:6:reg_array|r|bits:12:r~q\) # (!\myprocessor|my_reg|valB[19]~51_combout\)))) # (!\myprocessor|my_reg|valB[12]~354_combout\ & 
-- (\myprocessor|my_reg|regs:7:reg_array|r|bits:12:r~q\ & ((\myprocessor|my_reg|valB[19]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[12]~354_combout\,
	datab => \myprocessor|my_reg|regs:7:reg_array|r|bits:12:r~q\,
	datac => \myprocessor|my_reg|regs:6:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_reg|valB[19]~51_combout\,
	combout => \myprocessor|my_reg|valB[12]~355_combout\);

-- Location: LCCOMB_X65_Y34_N14
\myprocessor|my_reg|valB[12]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[12]~356_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[19]~46_combout\) # ((\myprocessor|my_reg|regs:3:reg_array|r|bits:12:r~q\)))) # (!\myprocessor|my_reg|valB[19]~45_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|valB[12]~355_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~45_combout\,
	datab => \myprocessor|my_reg|valB[19]~46_combout\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_reg|valB[12]~355_combout\,
	combout => \myprocessor|my_reg|valB[12]~356_combout\);

-- Location: LCCOMB_X65_Y34_N0
\myprocessor|my_reg|valB[12]~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[12]~357_combout\ = (\myprocessor|my_reg|valB[12]~356_combout\ & (((\myprocessor|my_reg|regs:1:reg_array|r|bits:12:r~q\) # (!\myprocessor|my_reg|valB[19]~46_combout\)))) # (!\myprocessor|my_reg|valB[12]~356_combout\ & 
-- (\myprocessor|my_reg|regs:2:reg_array|r|bits:12:r~q\ & ((\myprocessor|my_reg|valB[19]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:2:reg_array|r|bits:12:r~q\,
	datab => \myprocessor|my_reg|regs:1:reg_array|r|bits:12:r~q\,
	datac => \myprocessor|my_reg|valB[12]~356_combout\,
	datad => \myprocessor|my_reg|valB[19]~46_combout\,
	combout => \myprocessor|my_reg|valB[12]~357_combout\);

-- Location: LCCOMB_X65_Y34_N26
\myprocessor|my_reg|valB[12]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[12]~358_combout\ = (\myprocessor|my_reg|valB[19]~25_combout\ & ((\myprocessor|my_reg|valB[12]~353_combout\) # ((\myprocessor|my_reg|valB[19]~39_combout\)))) # (!\myprocessor|my_reg|valB[19]~25_combout\ & 
-- (((!\myprocessor|my_reg|valB[19]~39_combout\ & \myprocessor|my_reg|valB[12]~357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~25_combout\,
	datab => \myprocessor|my_reg|valB[12]~353_combout\,
	datac => \myprocessor|my_reg|valB[19]~39_combout\,
	datad => \myprocessor|my_reg|valB[12]~357_combout\,
	combout => \myprocessor|my_reg|valB[12]~358_combout\);

-- Location: FF_X66_Y34_N3
\myprocessor|my_reg|regs:8:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~48_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[8]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:8:reg_array|r|bits:12:r~q\);

-- Location: FF_X59_Y39_N9
\myprocessor|my_reg|regs:16:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~48_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:16:reg_array|r|bits:12:r~q\);

-- Location: FF_X60_Y39_N19
\myprocessor|my_reg|regs:24:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~48_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:24:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X60_Y39_N18
\myprocessor|my_reg|valB[12]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[12]~344_combout\ = (\myprocessor|mux_rdst|F[3]~1_combout\ & (((\myprocessor|my_reg|regs:24:reg_array|r|bits:12:r~q\) # (\myprocessor|my_reg|valB[19]~31_combout\)))) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & 
-- (\myprocessor|my_reg|regs:16:reg_array|r|bits:12:r~q\ & ((!\myprocessor|my_reg|valB[19]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:16:reg_array|r|bits:12:r~q\,
	datab => \myprocessor|mux_rdst|F[3]~1_combout\,
	datac => \myprocessor|my_reg|regs:24:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_reg|valB[19]~31_combout\,
	combout => \myprocessor|my_reg|valB[12]~344_combout\);

-- Location: FF_X66_Y41_N21
\myprocessor|my_reg|regs:19:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~48_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:19:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X56_Y38_N16
\myprocessor|my_reg|regs:22:reg_array|r|bits:12:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:22:reg_array|r|bits:12:r~feeder_combout\ = \myprocessor|mux_input_out|F~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~48_combout\,
	combout => \myprocessor|my_reg|regs:22:reg_array|r|bits:12:r~feeder_combout\);

-- Location: FF_X56_Y38_N17
\myprocessor|my_reg|regs:22:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:22:reg_array|r|bits:12:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[22]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:22:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X55_Y39_N26
\myprocessor|my_reg|regs:20:reg_array|r|bits:12:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:20:reg_array|r|bits:12:r~feeder_combout\ = \myprocessor|mux_input_out|F~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|mux_input_out|F~48_combout\,
	combout => \myprocessor|my_reg|regs:20:reg_array|r|bits:12:r~feeder_combout\);

-- Location: FF_X55_Y39_N27
\myprocessor|my_reg|regs:20:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:20:reg_array|r|bits:12:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:20:reg_array|r|bits:12:r~q\);

-- Location: FF_X63_Y39_N25
\myprocessor|my_reg|regs:21:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~48_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:21:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X63_Y39_N24
\myprocessor|my_reg|valB[12]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[12]~340_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (\myprocessor|my_reg|regs:20:reg_array|r|bits:12:r~q\)) # (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|regs:21:reg_array|r|bits:12:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|regs:20:reg_array|r|bits:12:r~q\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_reg|valB[19]~684_combout\,
	combout => \myprocessor|my_reg|valB[12]~340_combout\);

-- Location: FF_X63_Y42_N13
\myprocessor|my_reg|regs:23:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~48_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:23:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X63_Y42_N12
\myprocessor|my_reg|valB[12]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[12]~341_combout\ = (\myprocessor|my_reg|valB[12]~340_combout\ & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:12:r~q\) # ((!\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[12]~340_combout\ & 
-- (((\myprocessor|my_reg|regs:23:reg_array|r|bits:12:r~q\ & \myprocessor|my_reg|valB[19]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:22:reg_array|r|bits:12:r~q\,
	datab => \myprocessor|my_reg|valB[12]~340_combout\,
	datac => \myprocessor|my_reg|regs:23:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[12]~341_combout\);

-- Location: FF_X65_Y42_N25
\myprocessor|my_reg|regs:18:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~48_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:18:reg_array|r|bits:12:r~q\);

-- Location: FF_X65_Y42_N11
\myprocessor|my_reg|regs:17:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~48_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:17:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X66_Y42_N22
\myprocessor|my_reg|valB[12]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[12]~342_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|regs:17:reg_array|r|bits:12:r~q\) # (\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (\myprocessor|my_reg|regs:18:reg_array|r|bits:12:r~q\ & ((!\myprocessor|my_reg|valB[19]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|regs:18:reg_array|r|bits:12:r~q\,
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_reg|valB[19]~22_combout\,
	combout => \myprocessor|my_reg|valB[12]~342_combout\);

-- Location: LCCOMB_X65_Y42_N28
\myprocessor|my_reg|valB[12]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[12]~343_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[12]~342_combout\ & (\myprocessor|my_reg|regs:19:reg_array|r|bits:12:r~q\)) # (!\myprocessor|my_reg|valB[12]~342_combout\ & 
-- ((\myprocessor|my_reg|valB[12]~341_combout\))))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[12]~342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:19:reg_array|r|bits:12:r~q\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|valB[12]~341_combout\,
	datad => \myprocessor|my_reg|valB[12]~342_combout\,
	combout => \myprocessor|my_reg|valB[12]~343_combout\);

-- Location: FF_X65_Y41_N1
\myprocessor|my_reg|regs:26:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~48_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[26]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:26:reg_array|r|bits:12:r~q\);

-- Location: FF_X65_Y40_N11
\myprocessor|my_reg|regs:30:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~48_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:30:reg_array|r|bits:12:r~q\);

-- Location: FF_X66_Y39_N15
\myprocessor|my_reg|regs:29:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~48_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[29]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:29:reg_array|r|bits:12:r~q\);

-- Location: FF_X65_Y40_N21
\myprocessor|my_reg|regs:31:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~48_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:31:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X65_Y40_N16
\myprocessor|my_reg|valB[12]~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[12]~345_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\) # ((\myprocessor|my_reg|regs:31:reg_array|r|bits:12:r~q\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|regs:29:reg_array|r|bits:12:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_reg|regs:31:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_reg|valB[12]~345_combout\);

-- Location: FF_X65_Y39_N27
\myprocessor|my_reg|regs:28:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~48_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:28:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X66_Y40_N12
\myprocessor|my_reg|valB[12]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[12]~346_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[12]~345_combout\ & (\myprocessor|my_reg|regs:30:reg_array|r|bits:12:r~q\)) # (!\myprocessor|my_reg|valB[12]~345_combout\ & 
-- ((\myprocessor|my_reg|regs:28:reg_array|r|bits:12:r~q\))))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[12]~345_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:30:reg_array|r|bits:12:r~q\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|valB[12]~345_combout\,
	datad => \myprocessor|my_reg|regs:28:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_reg|valB[12]~346_combout\);

-- Location: LCCOMB_X65_Y41_N0
\myprocessor|my_reg|valB[12]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[12]~347_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[19]~12_combout\) # ((\myprocessor|my_reg|valB[12]~346_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:12:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_reg|valB[12]~346_combout\,
	combout => \myprocessor|my_reg|valB[12]~347_combout\);

-- Location: LCCOMB_X61_Y41_N8
\myprocessor|my_reg|regs:25:reg_array|r|bits:12:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:25:reg_array|r|bits:12:r~feeder_combout\ = \myprocessor|mux_input_out|F~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~48_combout\,
	combout => \myprocessor|my_reg|regs:25:reg_array|r|bits:12:r~feeder_combout\);

-- Location: FF_X61_Y41_N9
\myprocessor|my_reg|regs:25:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:25:reg_array|r|bits:12:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[25]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:25:reg_array|r|bits:12:r~q\);

-- Location: FF_X61_Y41_N19
\myprocessor|my_reg|regs:27:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~48_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:27:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X61_Y41_N18
\myprocessor|my_reg|valB[12]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[12]~348_combout\ = (\myprocessor|my_reg|valB[12]~347_combout\ & (((\myprocessor|my_reg|regs:27:reg_array|r|bits:12:r~q\) # (!\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[12]~347_combout\ & 
-- (\myprocessor|my_reg|regs:25:reg_array|r|bits:12:r~q\ & ((\myprocessor|my_reg|valB[19]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[12]~347_combout\,
	datab => \myprocessor|my_reg|regs:25:reg_array|r|bits:12:r~q\,
	datac => \myprocessor|my_reg|regs:27:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_reg|valB[19]~12_combout\,
	combout => \myprocessor|my_reg|valB[12]~348_combout\);

-- Location: LCCOMB_X65_Y42_N22
\myprocessor|my_reg|valB[12]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[12]~349_combout\ = (\myprocessor|my_reg|valB[12]~344_combout\ & (((\myprocessor|my_reg|valB[12]~348_combout\) # (!\myprocessor|my_reg|valB[19]~31_combout\)))) # (!\myprocessor|my_reg|valB[12]~344_combout\ & 
-- (\myprocessor|my_reg|valB[12]~343_combout\ & (\myprocessor|my_reg|valB[19]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[12]~344_combout\,
	datab => \myprocessor|my_reg|valB[12]~343_combout\,
	datac => \myprocessor|my_reg|valB[19]~31_combout\,
	datad => \myprocessor|my_reg|valB[12]~348_combout\,
	combout => \myprocessor|my_reg|valB[12]~349_combout\);

-- Location: LCCOMB_X65_Y34_N20
\myprocessor|my_reg|valB[12]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[12]~359_combout\ = (\myprocessor|my_reg|valB[12]~358_combout\ & (((\myprocessor|my_reg|regs:8:reg_array|r|bits:12:r~q\)) # (!\myprocessor|my_reg|valB[19]~39_combout\))) # (!\myprocessor|my_reg|valB[12]~358_combout\ & 
-- (\myprocessor|my_reg|valB[19]~39_combout\ & ((\myprocessor|my_reg|valB[12]~349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[12]~358_combout\,
	datab => \myprocessor|my_reg|valB[19]~39_combout\,
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_reg|valB[12]~349_combout\,
	combout => \myprocessor|my_reg|valB[12]~359_combout\);

-- Location: LCCOMB_X58_Y33_N2
\myprocessor|mux_aluinb|F[12]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_aluinb|F[12]~76_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (((\myprocessor|my_reg|valB[12]~359_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\myprocessor|my_control|ALUinB~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(12))) # (!\myprocessor|my_control|ALUinB~0_combout\ & ((\myprocessor|my_reg|valB[12]~359_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(12),
	datac => \myprocessor|my_reg|valB[12]~359_combout\,
	datad => \myprocessor|my_control|ALUinB~0_combout\,
	combout => \myprocessor|mux_aluinb|F[12]~76_combout\);

-- Location: LCCOMB_X58_Y33_N30
\myprocessor|mux_rwd|F[12]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[12]~31_combout\ = (\myprocessor|my_alu|R[1]~29_combout\ & (((\myprocessor|my_reg|valA[12]~304_combout\ & \myprocessor|mux_aluinb|F[12]~76_combout\)) # (!\myprocessor|my_control|ALUop[1]~3_combout\))) # 
-- (!\myprocessor|my_alu|R[1]~29_combout\ & (\myprocessor|my_control|ALUop[1]~3_combout\ & ((\myprocessor|my_reg|valA[12]~304_combout\) # (\myprocessor|mux_aluinb|F[12]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~29_combout\,
	datab => \myprocessor|my_control|ALUop[1]~3_combout\,
	datac => \myprocessor|my_reg|valA[12]~304_combout\,
	datad => \myprocessor|mux_aluinb|F[12]~76_combout\,
	combout => \myprocessor|mux_rwd|F[12]~31_combout\);

-- Location: LCCOMB_X50_Y36_N28
\myprocessor|my_alu|adder_inst|lower|carry[12]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry[12]~13_combout\ = (\myprocessor|my_alu|adder_inst|lower|carry[11]~12_combout\ & ((\myprocessor|my_reg|valA[11]~284_combout\) # (\myprocessor|my_control|ALUop[0]~1_combout\ $ 
-- (!\myprocessor|mux_aluinb|F[11]~73_combout\)))) # (!\myprocessor|my_alu|adder_inst|lower|carry[11]~12_combout\ & (\myprocessor|my_reg|valA[11]~284_combout\ & (\myprocessor|my_control|ALUop[0]~1_combout\ $ (!\myprocessor|mux_aluinb|F[11]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|lower|carry[11]~12_combout\,
	datab => \myprocessor|my_reg|valA[11]~284_combout\,
	datac => \myprocessor|my_control|ALUop[0]~1_combout\,
	datad => \myprocessor|mux_aluinb|F[11]~73_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|carry[12]~13_combout\);

-- Location: LCCOMB_X58_Y33_N28
\myprocessor|my_alu|adder_inst|lower|sum[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|sum\(12) = \myprocessor|my_alu|adder_inst|lower|carry[12]~13_combout\ $ (\myprocessor|my_control|ALUop[0]~1_combout\ $ (\myprocessor|my_reg|valA[12]~304_combout\ $ (\myprocessor|mux_aluinb|F[12]~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|lower|carry[12]~13_combout\,
	datab => \myprocessor|my_control|ALUop[0]~1_combout\,
	datac => \myprocessor|my_reg|valA[12]~304_combout\,
	datad => \myprocessor|mux_aluinb|F[12]~76_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|sum\(12));

-- Location: LCCOMB_X58_Y33_N16
\myprocessor|mux_rwd|F[12]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[12]~32_combout\ = (\myprocessor|my_control|ALUop[1]~3_combout\ & (((\myprocessor|mux_rwd|F[12]~31_combout\)))) # (!\myprocessor|my_control|ALUop[1]~3_combout\ & ((\myprocessor|mux_rwd|F[12]~31_combout\ & 
-- ((!\myprocessor|my_alu|adder_inst|lower|sum\(12)))) # (!\myprocessor|mux_rwd|F[12]~31_combout\ & (\myprocessor|mux_rwd|F[12]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[12]~30_combout\,
	datab => \myprocessor|my_control|ALUop[1]~3_combout\,
	datac => \myprocessor|mux_rwd|F[12]~31_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|sum\(12),
	combout => \myprocessor|mux_rwd|F[12]~32_combout\);

-- Location: M9K_X64_Y31_N0
\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-fibonacci-dmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myprocessor|my_control|Equal6~0_combout\,
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y31_N18
\myprocessor|mux_input_out|F~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~48_combout\ = (\myprocessor|mux_input_out|F~0_combout\ & ((\myprocessor|my_control|Equal5~0_combout\ & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(12)))) # (!\myprocessor|my_control|Equal5~0_combout\ & 
-- (\myprocessor|mux_rwd|F[12]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[12]~32_combout\,
	datab => \myprocessor|my_control|Equal5~0_combout\,
	datac => \myprocessor|mux_input_out|F~0_combout\,
	datad => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(12),
	combout => \myprocessor|mux_input_out|F~48_combout\);

-- Location: FF_X65_Y34_N25
\myprocessor|my_reg|regs:1:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~48_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:1:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X60_Y34_N18
\myprocessor|my_reg|valA[12]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[12]~297_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_reg|regs:5:reg_array|r|bits:12:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:4:reg_array|r|bits:12:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:4:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_reg|regs:5:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_reg|valA[12]~297_combout\);

-- Location: LCCOMB_X61_Y34_N14
\myprocessor|my_reg|valA[12]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[12]~298_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[12]~297_combout\ & (\myprocessor|my_reg|regs:7:reg_array|r|bits:12:r~q\)) # 
-- (!\myprocessor|my_reg|valA[12]~297_combout\ & ((\myprocessor|my_reg|regs:6:reg_array|r|bits:12:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|valA[12]~297_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|valA[12]~297_combout\,
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_reg|regs:6:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_reg|valA[12]~298_combout\);

-- Location: LCCOMB_X65_Y34_N24
\myprocessor|my_reg|valA[12]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[12]~299_combout\ = (\myprocessor|my_reg|valA[16]~17_combout\ & ((\myprocessor|my_reg|valA[16]~18_combout\ & ((\myprocessor|my_reg|valA[12]~298_combout\))) # (!\myprocessor|my_reg|valA[16]~18_combout\ & 
-- (\myprocessor|my_reg|regs:1:reg_array|r|bits:12:r~q\)))) # (!\myprocessor|my_reg|valA[16]~17_combout\ & (\myprocessor|my_reg|valA[16]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~17_combout\,
	datab => \myprocessor|my_reg|valA[16]~18_combout\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_reg|valA[12]~298_combout\,
	combout => \myprocessor|my_reg|valA[12]~299_combout\);

-- Location: LCCOMB_X66_Y34_N12
\myprocessor|my_reg|valA[12]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[12]~300_combout\ = (\myprocessor|my_reg|valA[16]~14_combout\ & ((\myprocessor|my_reg|valA[12]~299_combout\ & ((\myprocessor|my_reg|regs:3:reg_array|r|bits:12:r~q\))) # (!\myprocessor|my_reg|valA[12]~299_combout\ & 
-- (\myprocessor|my_reg|regs:2:reg_array|r|bits:12:r~q\)))) # (!\myprocessor|my_reg|valA[16]~14_combout\ & (\myprocessor|my_reg|valA[12]~299_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~14_combout\,
	datab => \myprocessor|my_reg|valA[12]~299_combout\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_reg|regs:3:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_reg|valA[12]~300_combout\);

-- Location: LCCOMB_X66_Y34_N2
\myprocessor|my_reg|valA[12]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[12]~295_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:10:reg_array|r|bits:12:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\myprocessor|my_reg|regs:8:reg_array|r|bits:12:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:10:reg_array|r|bits:12:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[12]~295_combout\);

-- Location: LCCOMB_X66_Y39_N10
\myprocessor|my_reg|valA[12]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[12]~296_combout\ = (\myprocessor|my_reg|valA[12]~295_combout\ & (((\myprocessor|my_reg|regs:11:reg_array|r|bits:12:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (!\myprocessor|my_reg|valA[12]~295_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|regs:9:reg_array|r|bits:12:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[12]~295_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_reg|regs:9:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_reg|valA[12]~296_combout\);

-- Location: LCCOMB_X67_Y34_N16
\myprocessor|my_reg|valA[12]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[12]~301_combout\ = (\myprocessor|my_reg|valA[16]~10_combout\ & (((\myprocessor|my_reg|valA[16]~13_combout\)))) # (!\myprocessor|my_reg|valA[16]~10_combout\ & ((\myprocessor|my_reg|valA[16]~13_combout\ & 
-- ((\myprocessor|my_reg|valA[12]~296_combout\))) # (!\myprocessor|my_reg|valA[16]~13_combout\ & (\myprocessor|my_reg|valA[12]~300_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[12]~300_combout\,
	datab => \myprocessor|my_reg|valA[16]~10_combout\,
	datac => \myprocessor|my_reg|valA[12]~296_combout\,
	datad => \myprocessor|my_reg|valA[16]~13_combout\,
	combout => \myprocessor|my_reg|valA[12]~301_combout\);

-- Location: LCCOMB_X63_Y37_N22
\myprocessor|my_reg|valA[12]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[12]~302_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_reg|regs:13:reg_array|r|bits:12:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:12:reg_array|r|bits:12:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:12:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_reg|regs:13:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_reg|valA[12]~302_combout\);

-- Location: LCCOMB_X63_Y37_N12
\myprocessor|my_reg|valA[12]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[12]~303_combout\ = (\myprocessor|my_reg|valA[12]~302_combout\ & (((\myprocessor|my_reg|regs:15:reg_array|r|bits:12:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\myprocessor|my_reg|valA[12]~302_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:14:reg_array|r|bits:12:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[12]~302_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:14:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_reg|regs:15:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_reg|valA[12]~303_combout\);

-- Location: LCCOMB_X66_Y41_N20
\myprocessor|my_reg|valA[12]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[12]~292_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:23:reg_array|r|bits:12:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\myprocessor|my_reg|regs:19:reg_array|r|bits:12:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:23:reg_array|r|bits:12:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[12]~292_combout\);

-- Location: LCCOMB_X65_Y40_N20
\myprocessor|my_reg|valA[12]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[12]~293_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[12]~292_combout\ & ((\myprocessor|my_reg|regs:31:reg_array|r|bits:12:r~q\))) # 
-- (!\myprocessor|my_reg|valA[12]~292_combout\ & (\myprocessor|my_reg|regs:27:reg_array|r|bits:12:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|valA[12]~292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:27:reg_array|r|bits:12:r~q\,
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_reg|valA[12]~292_combout\,
	combout => \myprocessor|my_reg|valA[12]~293_combout\);

-- Location: LCCOMB_X59_Y39_N8
\myprocessor|my_reg|valA[12]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[12]~289_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:24:reg_array|r|bits:12:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\myprocessor|my_reg|regs:16:reg_array|r|bits:12:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_reg|regs:24:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_reg|valA[12]~289_combout\);

-- Location: LCCOMB_X65_Y39_N26
\myprocessor|my_reg|valA[12]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[12]~290_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[12]~289_combout\ & ((\myprocessor|my_reg|regs:28:reg_array|r|bits:12:r~q\))) # 
-- (!\myprocessor|my_reg|valA[12]~289_combout\ & (\myprocessor|my_reg|regs:20:reg_array|r|bits:12:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|valA[12]~289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:20:reg_array|r|bits:12:r~q\,
	datac => \myprocessor|my_reg|regs:28:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_reg|valA[12]~289_combout\,
	combout => \myprocessor|my_reg|valA[12]~290_combout\);

-- Location: LCCOMB_X65_Y42_N10
\myprocessor|my_reg|valA[12]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[12]~287_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:25:reg_array|r|bits:12:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|regs:17:reg_array|r|bits:12:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:25:reg_array|r|bits:12:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[12]~287_combout\);

-- Location: LCCOMB_X66_Y39_N14
\myprocessor|my_reg|valA[12]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[12]~288_combout\ = (\myprocessor|my_reg|valA[12]~287_combout\ & (((\myprocessor|my_reg|regs:29:reg_array|r|bits:12:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))) # 
-- (!\myprocessor|my_reg|valA[12]~287_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:21:reg_array|r|bits:12:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[12]~287_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_reg|regs:21:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_reg|valA[12]~288_combout\);

-- Location: LCCOMB_X66_Y39_N24
\myprocessor|my_reg|valA[12]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[12]~291_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[12]~288_combout\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|valA[12]~290_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[12]~290_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|valA[12]~288_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_reg|valA[12]~291_combout\);

-- Location: LCCOMB_X65_Y42_N24
\myprocessor|my_reg|valA[12]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[12]~285_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)) # ((\myprocessor|my_reg|regs:22:reg_array|r|bits:12:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:18:reg_array|r|bits:12:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_reg|regs:22:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_reg|valA[12]~285_combout\);

-- Location: LCCOMB_X65_Y40_N10
\myprocessor|my_reg|valA[12]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[12]~286_combout\ = (\myprocessor|my_reg|valA[12]~285_combout\ & (((\myprocessor|my_reg|regs:30:reg_array|r|bits:12:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_reg|valA[12]~285_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:12:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[12]~285_combout\,
	datab => \myprocessor|my_reg|regs:26:reg_array|r|bits:12:r~q\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[12]~286_combout\);

-- Location: LCCOMB_X65_Y40_N30
\myprocessor|my_reg|valA[12]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[12]~294_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[12]~291_combout\ & (\myprocessor|my_reg|valA[12]~293_combout\)) # (!\myprocessor|my_reg|valA[12]~291_combout\ & 
-- ((\myprocessor|my_reg|valA[12]~286_combout\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_reg|valA[12]~291_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[12]~293_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|valA[12]~291_combout\,
	datad => \myprocessor|my_reg|valA[12]~286_combout\,
	combout => \myprocessor|my_reg|valA[12]~294_combout\);

-- Location: LCCOMB_X66_Y33_N10
\myprocessor|my_reg|valA[12]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[12]~304_combout\ = (\myprocessor|my_reg|valA[12]~301_combout\ & ((\myprocessor|my_reg|valA[12]~303_combout\) # ((!\myprocessor|my_reg|valA[16]~10_combout\)))) # (!\myprocessor|my_reg|valA[12]~301_combout\ & 
-- (((\myprocessor|my_reg|valA[16]~10_combout\ & \myprocessor|my_reg|valA[12]~294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[12]~301_combout\,
	datab => \myprocessor|my_reg|valA[12]~303_combout\,
	datac => \myprocessor|my_reg|valA[16]~10_combout\,
	datad => \myprocessor|my_reg|valA[12]~294_combout\,
	combout => \myprocessor|my_reg|valA[12]~304_combout\);

-- Location: LCCOMB_X57_Y33_N30
\myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~26_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[11]~284_combout\)) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[12]~304_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datac => \myprocessor|my_reg|valA[11]~284_combout\,
	datad => \myprocessor|my_reg|valA[12]~304_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~26_combout\);

-- Location: LCCOMB_X53_Y33_N22
\myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~27_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~25_combout\)) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~25_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~26_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~27_combout\);

-- Location: LCCOMB_X52_Y31_N10
\myprocessor|my_alu|shifter_inst|LxxNxx|F[12]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxNxx|F[12]~5_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~24_combout\)) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~24_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~27_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxNxx|F[12]~5_combout\);

-- Location: LCCOMB_X52_Y32_N6
\myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~15_combout\ = (\myprocessor|mux_aluinb|F[3]~67_combout\ & ((\myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~4_combout\))) # (!\myprocessor|mux_aluinb|F[3]~67_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxNxx|F[12]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[3]~67_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxNxx|F[12]~5_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~4_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~15_combout\);

-- Location: LCCOMB_X50_Y32_N12
\myprocessor|mux_rwd|F[28]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[28]~87_combout\ = (\myprocessor|mux_rwd|F[28]~86_combout\ & (((\myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~15_combout\)) # (!\myprocessor|mux_rwd|F[28]~101_combout\))) # (!\myprocessor|mux_rwd|F[28]~86_combout\ & 
-- (\myprocessor|mux_rwd|F[28]~101_combout\ & (\myprocessor|my_alu|shifter_inst|RNxxxx|F~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[28]~86_combout\,
	datab => \myprocessor|mux_rwd|F[28]~101_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RNxxxx|F~10_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~15_combout\,
	combout => \myprocessor|mux_rwd|F[28]~87_combout\);

-- Location: LCCOMB_X50_Y34_N4
\myprocessor|my_alu|R_and[28]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(28) = (\myprocessor|my_reg|valA[28]~584_combout\ & ((\myprocessor|my_control|ALUinB~1_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- ((\myprocessor|my_reg|valB[28]~639_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datab => \myprocessor|my_reg|valA[28]~584_combout\,
	datac => \myprocessor|my_reg|valB[28]~639_combout\,
	datad => \myprocessor|my_control|ALUinB~1_combout\,
	combout => \myprocessor|my_alu|R_and\(28));

-- Location: LCCOMB_X50_Y34_N6
\myprocessor|mux_rwd|F[28]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[28]~88_combout\ = (\myprocessor|mux_rwd|F[28]~82_combout\ & (((\myprocessor|my_control|ALUop[1]~3_combout\)))) # (!\myprocessor|mux_rwd|F[28]~82_combout\ & ((\myprocessor|my_control|ALUop[1]~3_combout\ & 
-- ((\myprocessor|my_alu|R_and\(28)))) # (!\myprocessor|my_control|ALUop[1]~3_combout\ & (\myprocessor|mux_rwd|F[28]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[28]~82_combout\,
	datab => \myprocessor|mux_rwd|F[28]~87_combout\,
	datac => \myprocessor|my_alu|R_and\(28),
	datad => \myprocessor|my_control|ALUop[1]~3_combout\,
	combout => \myprocessor|mux_rwd|F[28]~88_combout\);

-- Location: LCCOMB_X50_Y34_N18
\myprocessor|mux_rwd|F[28]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[28]~89_combout\ = (\myprocessor|mux_rwd|F[28]~82_combout\ & ((\myprocessor|mux_rwd|F[28]~88_combout\ & (\myprocessor|my_alu|R_or\(28))) # (!\myprocessor|mux_rwd|F[28]~88_combout\ & 
-- ((!\myprocessor|my_alu|adder_inst|upper1|sum\(12)))))) # (!\myprocessor|mux_rwd|F[28]~82_combout\ & (((\myprocessor|mux_rwd|F[28]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[28]~82_combout\,
	datab => \myprocessor|my_alu|R_or\(28),
	datac => \myprocessor|my_alu|adder_inst|upper1|sum\(12),
	datad => \myprocessor|mux_rwd|F[28]~88_combout\,
	combout => \myprocessor|mux_rwd|F[28]~89_combout\);

-- Location: LCCOMB_X58_Y34_N2
\myprocessor|mux_input_out|F~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~86_combout\ = (\myprocessor|mux_input_out|F~0_combout\ & ((\myprocessor|my_control|Equal5~0_combout\ & (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(28))) # (!\myprocessor|my_control|Equal5~0_combout\ & 
-- ((\myprocessor|mux_rwd|F[28]~89_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_input_out|F~0_combout\,
	datab => \myprocessor|my_control|Equal5~0_combout\,
	datac => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(28),
	datad => \myprocessor|mux_rwd|F[28]~89_combout\,
	combout => \myprocessor|mux_input_out|F~86_combout\);

-- Location: LCCOMB_X55_Y39_N22
\myprocessor|my_reg|regs:20:reg_array|r|bits:28:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:20:reg_array|r|bits:28:r~feeder_combout\ = \myprocessor|mux_input_out|F~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|mux_input_out|F~86_combout\,
	combout => \myprocessor|my_reg|regs:20:reg_array|r|bits:28:r~feeder_combout\);

-- Location: FF_X55_Y39_N23
\myprocessor|my_reg|regs:20:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:20:reg_array|r|bits:28:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:20:reg_array|r|bits:28:r~q\);

-- Location: LCCOMB_X61_Y40_N28
\myprocessor|my_reg|valA[28]~569\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[28]~569_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_reg|regs:24:reg_array|r|bits:28:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:16:reg_array|r|bits:28:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_reg|regs:24:reg_array|r|bits:28:r~q\,
	combout => \myprocessor|my_reg|valA[28]~569_combout\);

-- Location: LCCOMB_X57_Y40_N10
\myprocessor|my_reg|valA[28]~570\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[28]~570_combout\ = (\myprocessor|my_reg|valA[28]~569_combout\ & (((\myprocessor|my_reg|regs:28:reg_array|r|bits:28:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_reg|valA[28]~569_combout\ & (\myprocessor|my_reg|regs:20:reg_array|r|bits:28:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:20:reg_array|r|bits:28:r~q\,
	datab => \myprocessor|my_reg|valA[28]~569_combout\,
	datac => \myprocessor|my_reg|regs:28:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[28]~570_combout\);

-- Location: LCCOMB_X56_Y42_N16
\myprocessor|my_reg|valA[28]~567\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[28]~567_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:25:reg_array|r|bits:28:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_reg|regs:17:reg_array|r|bits:28:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:25:reg_array|r|bits:28:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[28]~567_combout\);

-- Location: LCCOMB_X56_Y38_N24
\myprocessor|my_reg|valA[28]~568\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[28]~568_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[28]~567_combout\ & ((\myprocessor|my_reg|regs:29:reg_array|r|bits:28:r~q\))) # 
-- (!\myprocessor|my_reg|valA[28]~567_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:28:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|valA[28]~567_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:21:reg_array|r|bits:28:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_reg|valA[28]~567_combout\,
	combout => \myprocessor|my_reg|valA[28]~568_combout\);

-- Location: LCCOMB_X56_Y36_N16
\myprocessor|my_reg|valA[28]~571\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[28]~571_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # (\myprocessor|my_reg|valA[28]~568_combout\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|valA[28]~570_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|valA[28]~570_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datad => \myprocessor|my_reg|valA[28]~568_combout\,
	combout => \myprocessor|my_reg|valA[28]~571_combout\);

-- Location: LCCOMB_X55_Y40_N10
\myprocessor|my_reg|valA[28]~565\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[28]~565_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:28:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|regs:18:reg_array|r|bits:28:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:22:reg_array|r|bits:28:r~q\,
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[28]~565_combout\);

-- Location: LCCOMB_X55_Y40_N28
\myprocessor|my_reg|valA[28]~566\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[28]~566_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[28]~565_combout\ & ((\myprocessor|my_reg|regs:30:reg_array|r|bits:28:r~q\))) # 
-- (!\myprocessor|my_reg|valA[28]~565_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:28:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|valA[28]~565_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:26:reg_array|r|bits:28:r~q\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_reg|valA[28]~565_combout\,
	combout => \myprocessor|my_reg|valA[28]~566_combout\);

-- Location: LCCOMB_X58_Y42_N0
\myprocessor|my_reg|valA[28]~572\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[28]~572_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:23:reg_array|r|bits:28:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\myprocessor|my_reg|regs:19:reg_array|r|bits:28:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:23:reg_array|r|bits:28:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[28]~572_combout\);

-- Location: LCCOMB_X58_Y40_N12
\myprocessor|my_reg|valA[28]~573\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[28]~573_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[28]~572_combout\ & (\myprocessor|my_reg|regs:31:reg_array|r|bits:28:r~q\)) # 
-- (!\myprocessor|my_reg|valA[28]~572_combout\ & ((\myprocessor|my_reg|regs:27:reg_array|r|bits:28:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|valA[28]~572_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|valA[28]~572_combout\,
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_reg|regs:27:reg_array|r|bits:28:r~q\,
	combout => \myprocessor|my_reg|valA[28]~573_combout\);

-- Location: LCCOMB_X56_Y36_N10
\myprocessor|my_reg|valA[28]~574\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[28]~574_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[28]~571_combout\ & ((\myprocessor|my_reg|valA[28]~573_combout\))) # (!\myprocessor|my_reg|valA[28]~571_combout\ & 
-- (\myprocessor|my_reg|valA[28]~566_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|valA[28]~571_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|valA[28]~571_combout\,
	datac => \myprocessor|my_reg|valA[28]~566_combout\,
	datad => \myprocessor|my_reg|valA[28]~573_combout\,
	combout => \myprocessor|my_reg|valA[28]~574_combout\);

-- Location: LCCOMB_X61_Y32_N2
\myprocessor|my_reg|valA[28]~577\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[28]~577_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|regs:5:reg_array|r|bits:28:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|regs:4:reg_array|r|bits:28:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|regs:5:reg_array|r|bits:28:r~q\,
	datac => \myprocessor|my_reg|regs:4:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[28]~577_combout\);

-- Location: LCCOMB_X62_Y32_N28
\myprocessor|my_reg|valA[28]~578\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[28]~578_combout\ = (\myprocessor|my_reg|valA[28]~577_combout\ & (((\myprocessor|my_reg|regs:7:reg_array|r|bits:28:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\myprocessor|my_reg|valA[28]~577_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:6:reg_array|r|bits:28:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[28]~577_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_reg|regs:6:reg_array|r|bits:28:r~q\,
	combout => \myprocessor|my_reg|valA[28]~578_combout\);

-- Location: LCCOMB_X62_Y32_N26
\myprocessor|my_reg|valA[28]~579\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[28]~579_combout\ = (\myprocessor|my_reg|valA[16]~17_combout\ & ((\myprocessor|my_reg|valA[16]~18_combout\ & (\myprocessor|my_reg|valA[28]~578_combout\)) # (!\myprocessor|my_reg|valA[16]~18_combout\ & 
-- ((\myprocessor|my_reg|regs:1:reg_array|r|bits:28:r~q\))))) # (!\myprocessor|my_reg|valA[16]~17_combout\ & (((\myprocessor|my_reg|valA[16]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~17_combout\,
	datab => \myprocessor|my_reg|valA[28]~578_combout\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_reg|valA[16]~18_combout\,
	combout => \myprocessor|my_reg|valA[28]~579_combout\);

-- Location: LCCOMB_X59_Y36_N2
\myprocessor|my_reg|valA[28]~580\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[28]~580_combout\ = (\myprocessor|my_reg|valA[28]~579_combout\ & (((\myprocessor|my_reg|regs:3:reg_array|r|bits:28:r~q\)) # (!\myprocessor|my_reg|valA[16]~14_combout\))) # (!\myprocessor|my_reg|valA[28]~579_combout\ & 
-- (\myprocessor|my_reg|valA[16]~14_combout\ & (\myprocessor|my_reg|regs:2:reg_array|r|bits:28:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[28]~579_combout\,
	datab => \myprocessor|my_reg|valA[16]~14_combout\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_reg|regs:3:reg_array|r|bits:28:r~q\,
	combout => \myprocessor|my_reg|valA[28]~580_combout\);

-- Location: LCCOMB_X60_Y35_N18
\myprocessor|my_reg|valA[28]~575\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[28]~575_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:10:reg_array|r|bits:28:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_reg|regs:8:reg_array|r|bits:28:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:10:reg_array|r|bits:28:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_reg|valA[28]~575_combout\);

-- Location: LCCOMB_X61_Y36_N18
\myprocessor|my_reg|valA[28]~576\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[28]~576_combout\ = (\myprocessor|my_reg|valA[28]~575_combout\ & (((\myprocessor|my_reg|regs:11:reg_array|r|bits:28:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_reg|valA[28]~575_combout\ & (\myprocessor|my_reg|regs:9:reg_array|r|bits:28:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[28]~575_combout\,
	datab => \myprocessor|my_reg|regs:9:reg_array|r|bits:28:r~q\,
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_reg|valA[28]~576_combout\);

-- Location: LCCOMB_X58_Y36_N16
\myprocessor|my_reg|valA[28]~581\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[28]~581_combout\ = (\myprocessor|my_reg|valA[16]~13_combout\ & (((\myprocessor|my_reg|valA[16]~10_combout\) # (\myprocessor|my_reg|valA[28]~576_combout\)))) # (!\myprocessor|my_reg|valA[16]~13_combout\ & 
-- (\myprocessor|my_reg|valA[28]~580_combout\ & (!\myprocessor|my_reg|valA[16]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[28]~580_combout\,
	datab => \myprocessor|my_reg|valA[16]~13_combout\,
	datac => \myprocessor|my_reg|valA[16]~10_combout\,
	datad => \myprocessor|my_reg|valA[28]~576_combout\,
	combout => \myprocessor|my_reg|valA[28]~581_combout\);

-- Location: LCCOMB_X56_Y37_N24
\myprocessor|my_reg|valA[28]~582\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[28]~582_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|regs:13:reg_array|r|bits:28:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_reg|regs:12:reg_array|r|bits:28:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:13:reg_array|r|bits:28:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:12:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_reg|valA[28]~582_combout\);

-- Location: LCCOMB_X56_Y36_N12
\myprocessor|my_reg|valA[28]~583\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[28]~583_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[28]~582_combout\ & ((\myprocessor|my_reg|regs:15:reg_array|r|bits:28:r~q\))) # 
-- (!\myprocessor|my_reg|valA[28]~582_combout\ & (\myprocessor|my_reg|regs:14:reg_array|r|bits:28:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|valA[28]~582_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|valA[28]~582_combout\,
	datac => \myprocessor|my_reg|regs:14:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_reg|regs:15:reg_array|r|bits:28:r~q\,
	combout => \myprocessor|my_reg|valA[28]~583_combout\);

-- Location: LCCOMB_X56_Y36_N30
\myprocessor|my_reg|valA[28]~584\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[28]~584_combout\ = (\myprocessor|my_reg|valA[28]~581_combout\ & (((\myprocessor|my_reg|valA[28]~583_combout\) # (!\myprocessor|my_reg|valA[16]~10_combout\)))) # (!\myprocessor|my_reg|valA[28]~581_combout\ & 
-- (\myprocessor|my_reg|valA[28]~574_combout\ & (\myprocessor|my_reg|valA[16]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[28]~574_combout\,
	datab => \myprocessor|my_reg|valA[28]~581_combout\,
	datac => \myprocessor|my_reg|valA[16]~10_combout\,
	datad => \myprocessor|my_reg|valA[28]~583_combout\,
	combout => \myprocessor|my_reg|valA[28]~584_combout\);

-- Location: LCCOMB_X50_Y34_N0
\myprocessor|my_alu|adder_inst|upper1|carry[13]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|carry[13]~11_combout\ = (\myprocessor|my_reg|valA[28]~584_combout\ & ((\myprocessor|my_alu|adder_inst|upper1|carry[12]~10_combout\) # (\myprocessor|my_control|ALUop[0]~1_combout\ $ 
-- (!\myprocessor|mux_aluinb|F[28]~90_combout\)))) # (!\myprocessor|my_reg|valA[28]~584_combout\ & (\myprocessor|my_alu|adder_inst|upper1|carry[12]~10_combout\ & (\myprocessor|my_control|ALUop[0]~1_combout\ $ (!\myprocessor|mux_aluinb|F[28]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[0]~1_combout\,
	datab => \myprocessor|my_reg|valA[28]~584_combout\,
	datac => \myprocessor|mux_aluinb|F[28]~90_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper1|carry[12]~10_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|carry[13]~11_combout\);

-- Location: LCCOMB_X50_Y35_N28
\myprocessor|mux_aluinb|F[29]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_aluinb|F[29]~89_combout\ = (\myprocessor|my_control|ALUinB~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & ((\myprocessor|my_reg|valB[29]~619_combout\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))))) # (!\myprocessor|my_control|ALUinB~0_combout\ & (((\myprocessor|my_reg|valB[29]~619_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUinB~0_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datad => \myprocessor|my_reg|valB[29]~619_combout\,
	combout => \myprocessor|mux_aluinb|F[29]~89_combout\);

-- Location: LCCOMB_X50_Y34_N20
\myprocessor|my_alu|adder_inst|upper1|sum[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|sum\(13) = \myprocessor|my_control|ALUop[0]~1_combout\ $ (\myprocessor|my_alu|adder_inst|upper1|carry[13]~11_combout\ $ (\myprocessor|my_reg|valA[29]~604_combout\ $ (\myprocessor|mux_aluinb|F[29]~89_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[0]~1_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper1|carry[13]~11_combout\,
	datac => \myprocessor|my_reg|valA[29]~604_combout\,
	datad => \myprocessor|mux_aluinb|F[29]~89_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|sum\(13));

-- Location: LCCOMB_X50_Y32_N6
\myprocessor|my_alu|shifter_inst|RNxxxx|F~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RNxxxx|F~11_combout\ = (!\myprocessor|mux_aluinb|F[4]~68_combout\ & (\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[4]~68_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~18_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RNxxxx|F~11_combout\);

-- Location: LCCOMB_X53_Y35_N28
\myprocessor|my_alu|adder_inst|upper0|carry[13]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|carry[13]~11_combout\ = (\myprocessor|my_reg|valA[28]~584_combout\ & ((\myprocessor|my_alu|adder_inst|upper0|carry[12]~10_combout\) # (\myprocessor|mux_aluinb|F[28]~90_combout\ $ 
-- (!\myprocessor|my_control|ALUop[0]~1_combout\)))) # (!\myprocessor|my_reg|valA[28]~584_combout\ & (\myprocessor|my_alu|adder_inst|upper0|carry[12]~10_combout\ & (\myprocessor|mux_aluinb|F[28]~90_combout\ $ (!\myprocessor|my_control|ALUop[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[28]~584_combout\,
	datab => \myprocessor|mux_aluinb|F[28]~90_combout\,
	datac => \myprocessor|my_alu|adder_inst|upper0|carry[12]~10_combout\,
	datad => \myprocessor|my_control|ALUop[0]~1_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|carry[13]~11_combout\);

-- Location: LCCOMB_X53_Y35_N14
\myprocessor|my_alu|adder_inst|upper0|sum[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|sum\(13) = \myprocessor|my_control|ALUop[0]~1_combout\ $ (\myprocessor|mux_aluinb|F[29]~89_combout\ $ (\myprocessor|my_reg|valA[29]~604_combout\ $ (\myprocessor|my_alu|adder_inst|upper0|carry[13]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[0]~1_combout\,
	datab => \myprocessor|mux_aluinb|F[29]~89_combout\,
	datac => \myprocessor|my_reg|valA[29]~604_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper0|carry[13]~11_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|sum\(13));

-- Location: LCCOMB_X50_Y32_N8
\myprocessor|mux_rwd|F[29]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[29]~92_combout\ = (\myprocessor|mux_rwd|F[28]~101_combout\ & ((\myprocessor|my_alu|shifter_inst|RNxxxx|F~11_combout\) # ((\myprocessor|mux_rwd|F[28]~85_combout\)))) # (!\myprocessor|mux_rwd|F[28]~101_combout\ & 
-- (((!\myprocessor|mux_rwd|F[28]~85_combout\ & !\myprocessor|my_alu|adder_inst|upper0|sum\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RNxxxx|F~11_combout\,
	datab => \myprocessor|mux_rwd|F[28]~101_combout\,
	datac => \myprocessor|mux_rwd|F[28]~85_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper0|sum\(13),
	combout => \myprocessor|mux_rwd|F[29]~92_combout\);

-- Location: LCCOMB_X57_Y32_N26
\myprocessor|my_alu|shifter_inst|LxxxxN|F[27]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxxN|F[27]~1_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[26]~544_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[27]~564_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datab => \myprocessor|my_reg|valA[27]~564_combout\,
	datad => \myprocessor|my_reg|valA[26]~544_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxxN|F[27]~1_combout\);

-- Location: LCCOMB_X49_Y31_N10
\myprocessor|my_alu|shifter_inst|LxxxxN|F[29]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxxN|F[29]~3_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[28]~584_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[29]~604_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_reg|valA[29]~604_combout\,
	datac => \myprocessor|my_reg|valA[28]~584_combout\,
	datad => \myprocessor|mux_aluinb|F[0]~62_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxxN|F[29]~3_combout\);

-- Location: LCCOMB_X49_Y31_N20
\myprocessor|mux_rwd|F[29]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[29]~90_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxxN|F[29]~3_combout\ & (!\myprocessor|my_alu|R[2]~41_combout\))) # (!\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ 
-- & (((\myprocessor|my_alu|R[2]~41_combout\) # (\myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxxN|F[29]~3_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	datac => \myprocessor|my_alu|R[2]~41_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~48_combout\,
	combout => \myprocessor|mux_rwd|F[29]~90_combout\);

-- Location: LCCOMB_X56_Y33_N2
\myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~20_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[14]~344_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[15]~364_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datac => \myprocessor|my_reg|valA[15]~364_combout\,
	datad => \myprocessor|my_reg|valA[14]~344_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~20_combout\);

-- Location: LCCOMB_X54_Y34_N30
\myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~21_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[16]~84_combout\)) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[17]~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datac => \myprocessor|my_reg|valA[16]~84_combout\,
	datad => \myprocessor|my_reg|valA[17]~64_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~21_combout\);

-- Location: LCCOMB_X53_Y29_N26
\myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~22_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~20_combout\)) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~20_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~21_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~22_combout\);

-- Location: LCCOMB_X54_Y34_N20
\myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~37_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[18]~384_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[19]~404_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datac => \myprocessor|my_reg|valA[19]~404_combout\,
	datad => \myprocessor|my_reg|valA[18]~384_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~37_combout\);

-- Location: LCCOMB_X56_Y35_N12
\myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~41_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[20]~424_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[21]~444_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_reg|valA[21]~444_combout\,
	datac => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datad => \myprocessor|my_reg|valA[20]~424_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~41_combout\);

-- Location: LCCOMB_X53_Y29_N28
\myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~42_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~37_combout\)) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~37_combout\,
	datab => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~41_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~42_combout\);

-- Location: LCCOMB_X53_Y29_N6
\myprocessor|my_alu|shifter_inst|LxxNxx|F[21]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxNxx|F[21]~12_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~22_combout\)) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~22_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~42_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxNxx|F[21]~12_combout\);

-- Location: LCCOMB_X49_Y31_N30
\myprocessor|mux_rwd|F[29]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[29]~91_combout\ = (\myprocessor|mux_rwd|F[29]~90_combout\ & (((\myprocessor|my_alu|shifter_inst|LxxNxx|F[21]~12_combout\) # (!\myprocessor|my_alu|R[2]~41_combout\)))) # (!\myprocessor|mux_rwd|F[29]~90_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxxN|F[27]~1_combout\ & (\myprocessor|my_alu|R[2]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxxN|F[27]~1_combout\,
	datab => \myprocessor|mux_rwd|F[29]~90_combout\,
	datac => \myprocessor|my_alu|R[2]~41_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxNxx|F[21]~12_combout\,
	combout => \myprocessor|mux_rwd|F[29]~91_combout\);

-- Location: LCCOMB_X54_Y32_N14
\myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~12_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F~1_combout\))) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~4_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F~1_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~12_combout\);

-- Location: LCCOMB_X58_Y33_N26
\myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~18_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[12]~304_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[13]~324_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_reg|valA[13]~324_combout\,
	datac => \myprocessor|my_reg|valA[12]~304_combout\,
	datad => \myprocessor|mux_aluinb|F[0]~62_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~18_combout\);

-- Location: LCCOMB_X52_Y36_N8
\myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~17_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[10]~264_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[11]~284_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[11]~284_combout\,
	datac => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datad => \myprocessor|my_reg|valA[10]~264_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~17_combout\);

-- Location: LCCOMB_X53_Y29_N24
\myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~19_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~17_combout\))) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~18_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~17_combout\,
	datad => \myprocessor|mux_aluinb|F[1]~93_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~19_combout\);

-- Location: LCCOMB_X52_Y29_N6
\myprocessor|my_alu|shifter_inst|LxxNxx|F[13]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxNxx|F[13]~6_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~16_combout\))) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~19_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~16_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxNxx|F[13]~6_combout\);

-- Location: LCCOMB_X54_Y32_N22
\myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~16_combout\ = (\myprocessor|mux_aluinb|F[3]~67_combout\ & (\myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~12_combout\)) # (!\myprocessor|mux_aluinb|F[3]~67_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[13]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~12_combout\,
	datac => \myprocessor|mux_aluinb|F[3]~67_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxNxx|F[13]~6_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~16_combout\);

-- Location: LCCOMB_X50_Y32_N10
\myprocessor|mux_rwd|F[29]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[29]~93_combout\ = (\myprocessor|mux_rwd|F[28]~85_combout\ & ((\myprocessor|mux_rwd|F[29]~92_combout\ & ((\myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~16_combout\))) # (!\myprocessor|mux_rwd|F[29]~92_combout\ & 
-- (\myprocessor|mux_rwd|F[29]~91_combout\)))) # (!\myprocessor|mux_rwd|F[28]~85_combout\ & (\myprocessor|mux_rwd|F[29]~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[28]~85_combout\,
	datab => \myprocessor|mux_rwd|F[29]~92_combout\,
	datac => \myprocessor|mux_rwd|F[29]~91_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~16_combout\,
	combout => \myprocessor|mux_rwd|F[29]~93_combout\);

-- Location: LCCOMB_X50_Y34_N30
\myprocessor|my_alu|R_and[29]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(29) = (\myprocessor|my_reg|valA[29]~604_combout\ & ((\myprocessor|my_control|ALUinB~1_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- ((\myprocessor|my_reg|valB[29]~619_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datab => \myprocessor|my_reg|valB[29]~619_combout\,
	datac => \myprocessor|my_reg|valA[29]~604_combout\,
	datad => \myprocessor|my_control|ALUinB~1_combout\,
	combout => \myprocessor|my_alu|R_and\(29));

-- Location: LCCOMB_X50_Y34_N24
\myprocessor|mux_rwd|F[29]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[29]~94_combout\ = (\myprocessor|mux_rwd|F[28]~82_combout\ & (((\myprocessor|my_control|ALUop[1]~3_combout\)))) # (!\myprocessor|mux_rwd|F[28]~82_combout\ & ((\myprocessor|my_control|ALUop[1]~3_combout\ & 
-- ((\myprocessor|my_alu|R_and\(29)))) # (!\myprocessor|my_control|ALUop[1]~3_combout\ & (\myprocessor|mux_rwd|F[29]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[28]~82_combout\,
	datab => \myprocessor|mux_rwd|F[29]~93_combout\,
	datac => \myprocessor|my_alu|R_and\(29),
	datad => \myprocessor|my_control|ALUop[1]~3_combout\,
	combout => \myprocessor|mux_rwd|F[29]~94_combout\);

-- Location: LCCOMB_X50_Y34_N28
\myprocessor|mux_rwd|F[29]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[29]~95_combout\ = (\myprocessor|mux_rwd|F[28]~82_combout\ & ((\myprocessor|mux_rwd|F[29]~94_combout\ & (\myprocessor|my_alu|R_or\(29))) # (!\myprocessor|mux_rwd|F[29]~94_combout\ & 
-- ((!\myprocessor|my_alu|adder_inst|upper1|sum\(13)))))) # (!\myprocessor|mux_rwd|F[28]~82_combout\ & (((\myprocessor|mux_rwd|F[29]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R_or\(29),
	datab => \myprocessor|my_alu|adder_inst|upper1|sum\(13),
	datac => \myprocessor|mux_rwd|F[28]~82_combout\,
	datad => \myprocessor|mux_rwd|F[29]~94_combout\,
	combout => \myprocessor|mux_rwd|F[29]~95_combout\);

-- Location: LCCOMB_X58_Y34_N28
\myprocessor|mux_input_out|F~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~87_combout\ = (\myprocessor|mux_input_out|F~0_combout\ & ((\myprocessor|my_control|Equal5~0_combout\ & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(29)))) # (!\myprocessor|my_control|Equal5~0_combout\ & 
-- (\myprocessor|mux_rwd|F[29]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[29]~95_combout\,
	datab => \myprocessor|my_control|Equal5~0_combout\,
	datac => \myprocessor|mux_input_out|F~0_combout\,
	datad => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(29),
	combout => \myprocessor|mux_input_out|F~87_combout\);

-- Location: FF_X60_Y35_N21
\myprocessor|my_reg|regs:8:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~87_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[8]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:8:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X60_Y35_N20
\myprocessor|my_reg|valA[29]~585\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[29]~585_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_reg|regs:9:reg_array|r|bits:29:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:8:reg_array|r|bits:29:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_reg|regs:9:reg_array|r|bits:29:r~q\,
	combout => \myprocessor|my_reg|valA[29]~585_combout\);

-- Location: LCCOMB_X61_Y36_N6
\myprocessor|my_reg|valA[29]~586\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[29]~586_combout\ = (\myprocessor|my_reg|valA[29]~585_combout\ & (((\myprocessor|my_reg|regs:11:reg_array|r|bits:29:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_reg|valA[29]~585_combout\ & (\myprocessor|my_reg|regs:10:reg_array|r|bits:29:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[29]~585_combout\,
	datab => \myprocessor|my_reg|regs:10:reg_array|r|bits:29:r~q\,
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[29]~586_combout\);

-- Location: LCCOMB_X55_Y40_N22
\myprocessor|my_reg|valA[29]~589\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[29]~589_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:29:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|regs:18:reg_array|r|bits:29:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:22:reg_array|r|bits:29:r~q\,
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[29]~589_combout\);

-- Location: LCCOMB_X55_Y40_N16
\myprocessor|my_reg|valA[29]~590\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[29]~590_combout\ = (\myprocessor|my_reg|valA[29]~589_combout\ & (((\myprocessor|my_reg|regs:30:reg_array|r|bits:29:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_reg|valA[29]~589_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:29:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[29]~589_combout\,
	datab => \myprocessor|my_reg|regs:26:reg_array|r|bits:29:r~q\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[29]~590_combout\);

-- Location: LCCOMB_X58_Y38_N26
\myprocessor|my_reg|valA[29]~591\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[29]~591_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:24:reg_array|r|bits:29:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|regs:16:reg_array|r|bits:29:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:24:reg_array|r|bits:29:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[29]~591_combout\);

-- Location: LCCOMB_X58_Y38_N28
\myprocessor|my_reg|valA[29]~592\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[29]~592_combout\ = (\myprocessor|my_reg|valA[29]~591_combout\ & (((\myprocessor|my_reg|regs:28:reg_array|r|bits:29:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_reg|valA[29]~591_combout\ & (\myprocessor|my_reg|regs:20:reg_array|r|bits:29:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:20:reg_array|r|bits:29:r~q\,
	datab => \myprocessor|my_reg|valA[29]~591_combout\,
	datac => \myprocessor|my_reg|regs:28:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[29]~592_combout\);

-- Location: LCCOMB_X58_Y38_N22
\myprocessor|my_reg|valA[29]~593\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[29]~593_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[29]~590_combout\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & \myprocessor|my_reg|valA[29]~592_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[29]~590_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_reg|valA[29]~592_combout\,
	combout => \myprocessor|my_reg|valA[29]~593_combout\);

-- Location: LCCOMB_X59_Y40_N26
\myprocessor|my_reg|valA[29]~594\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[29]~594_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:23:reg_array|r|bits:29:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\myprocessor|my_reg|regs:19:reg_array|r|bits:29:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:23:reg_array|r|bits:29:r~q\,
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[29]~594_combout\);

-- Location: LCCOMB_X59_Y41_N24
\myprocessor|my_reg|valA[29]~595\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[29]~595_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[29]~594_combout\ & ((\myprocessor|my_reg|regs:31:reg_array|r|bits:29:r~q\))) # 
-- (!\myprocessor|my_reg|valA[29]~594_combout\ & (\myprocessor|my_reg|regs:27:reg_array|r|bits:29:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|valA[29]~594_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:27:reg_array|r|bits:29:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_reg|valA[29]~594_combout\,
	combout => \myprocessor|my_reg|valA[29]~595_combout\);

-- Location: LCCOMB_X56_Y41_N16
\myprocessor|my_reg|valA[29]~587\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[29]~587_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:25:reg_array|r|bits:29:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_reg|regs:17:reg_array|r|bits:29:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:25:reg_array|r|bits:29:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[29]~587_combout\);

-- Location: LCCOMB_X56_Y38_N10
\myprocessor|my_reg|valA[29]~588\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[29]~588_combout\ = (\myprocessor|my_reg|valA[29]~587_combout\ & (((\myprocessor|my_reg|regs:29:reg_array|r|bits:29:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_reg|valA[29]~587_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:29:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[29]~587_combout\,
	datab => \myprocessor|my_reg|regs:21:reg_array|r|bits:29:r~q\,
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[29]~588_combout\);

-- Location: LCCOMB_X58_Y38_N16
\myprocessor|my_reg|valA[29]~596\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[29]~596_combout\ = (\myprocessor|my_reg|valA[29]~593_combout\ & ((\myprocessor|my_reg|valA[29]~595_combout\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # (!\myprocessor|my_reg|valA[29]~593_combout\ 
-- & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & \myprocessor|my_reg|valA[29]~588_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[29]~593_combout\,
	datab => \myprocessor|my_reg|valA[29]~595_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_reg|valA[29]~588_combout\,
	combout => \myprocessor|my_reg|valA[29]~596_combout\);

-- Location: LCCOMB_X61_Y32_N22
\myprocessor|my_reg|valA[29]~597\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[29]~597_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:6:reg_array|r|bits:29:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:4:reg_array|r|bits:29:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:4:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_reg|regs:6:reg_array|r|bits:29:r~q\,
	combout => \myprocessor|my_reg|valA[29]~597_combout\);

-- Location: LCCOMB_X62_Y32_N24
\myprocessor|my_reg|valA[29]~598\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[29]~598_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[29]~597_combout\ & (\myprocessor|my_reg|regs:7:reg_array|r|bits:29:r~q\)) # 
-- (!\myprocessor|my_reg|valA[29]~597_combout\ & ((\myprocessor|my_reg|regs:5:reg_array|r|bits:29:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|valA[29]~597_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|valA[29]~597_combout\,
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_reg|regs:5:reg_array|r|bits:29:r~q\,
	combout => \myprocessor|my_reg|valA[29]~598_combout\);

-- Location: LCCOMB_X62_Y32_N22
\myprocessor|my_reg|valA[29]~599\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[29]~599_combout\ = (\myprocessor|my_reg|valA[16]~17_combout\ & ((\myprocessor|my_reg|valA[16]~18_combout\ & (\myprocessor|my_reg|valA[29]~598_combout\)) # (!\myprocessor|my_reg|valA[16]~18_combout\ & 
-- ((\myprocessor|my_reg|regs:1:reg_array|r|bits:29:r~q\))))) # (!\myprocessor|my_reg|valA[16]~17_combout\ & (((\myprocessor|my_reg|valA[16]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~17_combout\,
	datab => \myprocessor|my_reg|valA[29]~598_combout\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_reg|valA[16]~18_combout\,
	combout => \myprocessor|my_reg|valA[29]~599_combout\);

-- Location: LCCOMB_X59_Y36_N6
\myprocessor|my_reg|valA[29]~600\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[29]~600_combout\ = (\myprocessor|my_reg|valA[29]~599_combout\ & ((\myprocessor|my_reg|regs:3:reg_array|r|bits:29:r~q\) # ((!\myprocessor|my_reg|valA[16]~14_combout\)))) # (!\myprocessor|my_reg|valA[29]~599_combout\ & 
-- (((\myprocessor|my_reg|regs:2:reg_array|r|bits:29:r~q\ & \myprocessor|my_reg|valA[16]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[29]~599_combout\,
	datab => \myprocessor|my_reg|regs:3:reg_array|r|bits:29:r~q\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_reg|valA[16]~14_combout\,
	combout => \myprocessor|my_reg|valA[29]~600_combout\);

-- Location: LCCOMB_X58_Y38_N10
\myprocessor|my_reg|valA[29]~601\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[29]~601_combout\ = (\myprocessor|my_reg|valA[16]~10_combout\ & ((\myprocessor|my_reg|valA[29]~596_combout\) # ((\myprocessor|my_reg|valA[16]~13_combout\)))) # (!\myprocessor|my_reg|valA[16]~10_combout\ & 
-- (((\myprocessor|my_reg|valA[29]~600_combout\ & !\myprocessor|my_reg|valA[16]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~10_combout\,
	datab => \myprocessor|my_reg|valA[29]~596_combout\,
	datac => \myprocessor|my_reg|valA[29]~600_combout\,
	datad => \myprocessor|my_reg|valA[16]~13_combout\,
	combout => \myprocessor|my_reg|valA[29]~601_combout\);

-- Location: LCCOMB_X62_Y38_N4
\myprocessor|my_reg|valA[29]~602\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[29]~602_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:14:reg_array|r|bits:29:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_reg|regs:12:reg_array|r|bits:29:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|regs:14:reg_array|r|bits:29:r~q\,
	datac => \myprocessor|my_reg|regs:12:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_reg|valA[29]~602_combout\);

-- Location: LCCOMB_X57_Y38_N0
\myprocessor|my_reg|valA[29]~603\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[29]~603_combout\ = (\myprocessor|my_reg|valA[29]~602_combout\ & ((\myprocessor|my_reg|regs:15:reg_array|r|bits:29:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_reg|valA[29]~602_combout\ & (((\myprocessor|my_reg|regs:13:reg_array|r|bits:29:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[29]~602_combout\,
	datab => \myprocessor|my_reg|regs:15:reg_array|r|bits:29:r~q\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_reg|valA[29]~603_combout\);

-- Location: LCCOMB_X57_Y38_N10
\myprocessor|my_reg|valA[29]~604\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[29]~604_combout\ = (\myprocessor|my_reg|valA[29]~601_combout\ & (((\myprocessor|my_reg|valA[29]~603_combout\) # (!\myprocessor|my_reg|valA[16]~13_combout\)))) # (!\myprocessor|my_reg|valA[29]~601_combout\ & 
-- (\myprocessor|my_reg|valA[29]~586_combout\ & (\myprocessor|my_reg|valA[16]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[29]~586_combout\,
	datab => \myprocessor|my_reg|valA[29]~601_combout\,
	datac => \myprocessor|my_reg|valA[16]~13_combout\,
	datad => \myprocessor|my_reg|valA[29]~603_combout\,
	combout => \myprocessor|my_reg|valA[29]~604_combout\);

-- Location: LCCOMB_X54_Y35_N24
\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~17_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[30]~644_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[29]~604_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datac => \myprocessor|my_reg|valA[29]~604_combout\,
	datad => \myprocessor|my_reg|valA[30]~644_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~17_combout\);

-- Location: LCCOMB_X54_Y33_N26
\myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~18_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & (((!\myprocessor|mux_aluinb|F[0]~62_combout\ & \myprocessor|my_reg|valA[31]~624_combout\)))) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~17_combout\,
	datab => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datac => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datad => \myprocessor|my_reg|valA[31]~624_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~18_combout\);

-- Location: LCCOMB_X54_Y32_N12
\myprocessor|my_alu|shifter_inst|RxNxxx|F~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F~12_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~18_combout\))) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~13_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~18_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F~12_combout\);

-- Location: LCCOMB_X54_Y32_N30
\myprocessor|my_alu|shifter_inst|RNxxxx|F~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RNxxxx|F~0_combout\ = (!\myprocessor|mux_aluinb|F[4]~68_combout\ & ((\myprocessor|mux_aluinb|F[3]~67_combout\ & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F~12_combout\))) # (!\myprocessor|mux_aluinb|F[3]~67_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxNxx|F[17]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[3]~67_combout\,
	datab => \myprocessor|mux_aluinb|F[4]~68_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxNxx|F[17]~15_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F~12_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RNxxxx|F~0_combout\);

-- Location: LCCOMB_X53_Y29_N4
\myprocessor|my_alu|shifter_inst|LxxNxx|F[17]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxNxx|F[17]~1_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~19_combout\))) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~22_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~19_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxNxx|F[17]~1_combout\);

-- Location: LCCOMB_X53_Y32_N6
\myprocessor|mux_rwd|F[21]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[21]~98_combout\ = (\myprocessor|mux_aluinb|F[4]~68_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (\myprocessor|my_control|ALUop[0]~0_combout\))) # (!\myprocessor|mux_aluinb|F[4]~68_combout\ & 
-- ((\myprocessor|mux_aluinb|F[3]~67_combout\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & \myprocessor|my_control|ALUop[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[4]~68_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datac => \myprocessor|my_control|ALUop[0]~0_combout\,
	datad => \myprocessor|mux_aluinb|F[3]~67_combout\,
	combout => \myprocessor|mux_rwd|F[21]~98_combout\);

-- Location: LCCOMB_X52_Y29_N30
\myprocessor|my_alu|shifter_inst|LxxNxx|F[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxNxx|F[9]~0_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~4_combout\)) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~4_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~16_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxNxx|F[9]~0_combout\);

-- Location: LCCOMB_X54_Y32_N28
\myprocessor|mux_rwd|F[17]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[17]~22_combout\ = (\myprocessor|mux_rwd|F[21]~21_combout\ & (((\myprocessor|mux_rwd|F[21]~98_combout\)))) # (!\myprocessor|mux_rwd|F[21]~21_combout\ & ((\myprocessor|mux_rwd|F[21]~98_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[9]~0_combout\))) # (!\myprocessor|mux_rwd|F[21]~98_combout\ & (\myprocessor|my_alu|shifter_inst|LxxNxx|F[17]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxNxx|F[17]~1_combout\,
	datab => \myprocessor|mux_rwd|F[21]~21_combout\,
	datac => \myprocessor|mux_rwd|F[21]~98_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxNxx|F[9]~0_combout\,
	combout => \myprocessor|mux_rwd|F[17]~22_combout\);

-- Location: LCCOMB_X54_Y32_N16
\myprocessor|mux_rwd|F[17]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[17]~23_combout\ = (\myprocessor|mux_rwd|F[21]~21_combout\ & ((\myprocessor|mux_rwd|F[17]~22_combout\ & ((\myprocessor|my_alu|shifter_inst|RNxxxx|F~0_combout\))) # (!\myprocessor|mux_rwd|F[17]~22_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxNxxx|F~6_combout\)))) # (!\myprocessor|mux_rwd|F[21]~21_combout\ & (((\myprocessor|mux_rwd|F[17]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxNxxx|F~6_combout\,
	datab => \myprocessor|mux_rwd|F[21]~21_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RNxxxx|F~0_combout\,
	datad => \myprocessor|mux_rwd|F[17]~22_combout\,
	combout => \myprocessor|mux_rwd|F[17]~23_combout\);

-- Location: LCCOMB_X54_Y34_N16
\myprocessor|my_alu|R_and[17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(17) = (\myprocessor|my_reg|valA[17]~64_combout\ & ((\myprocessor|my_control|ALUinB~1_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- ((\myprocessor|my_reg|valB[17]~239_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datab => \myprocessor|my_control|ALUinB~1_combout\,
	datac => \myprocessor|my_reg|valB[17]~239_combout\,
	datad => \myprocessor|my_reg|valA[17]~64_combout\,
	combout => \myprocessor|my_alu|R_and\(17));

-- Location: LCCOMB_X55_Y34_N24
\myprocessor|mux_rwd|F[17]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[17]~25_combout\ = (\myprocessor|mux_rwd|F[21]~24_combout\ & ((\myprocessor|my_reg|valA[17]~64_combout\ $ (\myprocessor|my_alu|B_prime\(17))))) # (!\myprocessor|mux_rwd|F[21]~24_combout\ & (\myprocessor|my_alu|R_and\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R_and\(17),
	datab => \myprocessor|my_reg|valA[17]~64_combout\,
	datac => \myprocessor|my_alu|B_prime\(17),
	datad => \myprocessor|mux_rwd|F[21]~24_combout\,
	combout => \myprocessor|mux_rwd|F[17]~25_combout\);

-- Location: LCCOMB_X54_Y34_N18
\myprocessor|mux_rwd|F[21]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[21]~26_combout\ = (\myprocessor|mux_rwd|F[21]~24_combout\ & ((\myprocessor|my_alu|adder_inst|lower|cout~0_combout\))) # (!\myprocessor|mux_rwd|F[21]~24_combout\ & (\myprocessor|my_control|ALUop[1]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[1]~3_combout\,
	datab => \myprocessor|mux_rwd|F[21]~24_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|cout~0_combout\,
	combout => \myprocessor|mux_rwd|F[21]~26_combout\);

-- Location: LCCOMB_X54_Y34_N4
\myprocessor|mux_rwd|F[17]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[17]~27_combout\ = (\myprocessor|mux_rwd|F[21]~26_combout\ & (((\myprocessor|my_reg|valA[16]~84_combout\) # (!\myprocessor|mux_rwd|F[21]~24_combout\)) # (!\myprocessor|my_alu|B_prime\(16)))) # (!\myprocessor|mux_rwd|F[21]~26_combout\ 
-- & (!\myprocessor|my_alu|B_prime\(16) & (\myprocessor|my_reg|valA[16]~84_combout\ & \myprocessor|mux_rwd|F[21]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[21]~26_combout\,
	datab => \myprocessor|my_alu|B_prime\(16),
	datac => \myprocessor|my_reg|valA[16]~84_combout\,
	datad => \myprocessor|mux_rwd|F[21]~24_combout\,
	combout => \myprocessor|mux_rwd|F[17]~27_combout\);

-- Location: LCCOMB_X54_Y34_N22
\myprocessor|mux_rwd|F[17]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[17]~28_combout\ = (\myprocessor|mux_rwd|F[17]~27_combout\ & (((\myprocessor|mux_rwd|F[17]~25_combout\)))) # (!\myprocessor|mux_rwd|F[17]~27_combout\ & ((\myprocessor|mux_rwd|F[21]~24_combout\ & 
-- ((!\myprocessor|mux_rwd|F[17]~25_combout\))) # (!\myprocessor|mux_rwd|F[21]~24_combout\ & (\myprocessor|mux_rwd|F[17]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[17]~23_combout\,
	datab => \myprocessor|mux_rwd|F[17]~25_combout\,
	datac => \myprocessor|mux_rwd|F[17]~27_combout\,
	datad => \myprocessor|mux_rwd|F[21]~24_combout\,
	combout => \myprocessor|mux_rwd|F[17]~28_combout\);

-- Location: LCCOMB_X58_Y34_N0
\myprocessor|mux_input_out|F~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~36_combout\ = (\myprocessor|mux_rwd|F[25]~20_combout\ & ((\myprocessor|mux_aluinb|F[17]~64_combout\) # ((\myprocessor|my_reg|valA[17]~64_combout\)))) # (!\myprocessor|mux_rwd|F[25]~20_combout\ & 
-- (((\myprocessor|mux_rwd|F[17]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[25]~20_combout\,
	datab => \myprocessor|mux_aluinb|F[17]~64_combout\,
	datac => \myprocessor|my_reg|valA[17]~64_combout\,
	datad => \myprocessor|mux_rwd|F[17]~28_combout\,
	combout => \myprocessor|mux_input_out|F~36_combout\);

-- Location: LCCOMB_X58_Y34_N18
\myprocessor|mux_input_out|F~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~37_combout\ = (\myprocessor|mux_input_out|F~0_combout\ & ((\myprocessor|my_control|Equal5~0_combout\ & (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_control|Equal5~0_combout\ & 
-- ((\myprocessor|mux_input_out|F~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_input_out|F~0_combout\,
	datab => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_control|Equal5~0_combout\,
	datad => \myprocessor|mux_input_out|F~36_combout\,
	combout => \myprocessor|mux_input_out|F~37_combout\);

-- Location: FF_X63_Y36_N11
\myprocessor|my_reg|regs:8:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[8]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:8:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X62_Y37_N12
\myprocessor|my_reg|valB[17]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[17]~220_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (\myprocessor|my_reg|regs:15:reg_array|r|bits:17:r~q\)) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|regs:13:reg_array|r|bits:17:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:15:reg_array|r|bits:17:r~q\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[17]~220_combout\);

-- Location: LCCOMB_X65_Y35_N2
\myprocessor|my_reg|valB[17]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[17]~221_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[17]~220_combout\ & ((\myprocessor|my_reg|regs:14:reg_array|r|bits:17:r~q\))) # (!\myprocessor|my_reg|valB[17]~220_combout\ & 
-- (\myprocessor|my_reg|regs:12:reg_array|r|bits:17:r~q\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[17]~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:12:reg_array|r|bits:17:r~q\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:14:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_reg|valB[17]~220_combout\,
	combout => \myprocessor|my_reg|valB[17]~221_combout\);

-- Location: LCCOMB_X66_Y35_N24
\myprocessor|my_reg|valB[17]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[17]~222_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|valB[19]~22_combout\)) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\ & 
-- ((\myprocessor|my_reg|valB[17]~221_combout\))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|regs:10:reg_array|r|bits:17:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_reg|valB[17]~221_combout\,
	combout => \myprocessor|my_reg|valB[17]~222_combout\);

-- Location: LCCOMB_X66_Y35_N26
\myprocessor|my_reg|valB[17]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[17]~223_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[17]~222_combout\ & (\myprocessor|my_reg|regs:11:reg_array|r|bits:17:r~q\)) # (!\myprocessor|my_reg|valB[17]~222_combout\ & 
-- ((\myprocessor|my_reg|regs:9:reg_array|r|bits:17:r~q\))))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[17]~222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|regs:11:reg_array|r|bits:17:r~q\,
	datac => \myprocessor|my_reg|regs:9:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_reg|valB[17]~222_combout\,
	combout => \myprocessor|my_reg|valB[17]~223_combout\);

-- Location: LCCOMB_X60_Y34_N24
\myprocessor|my_reg|valB[17]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[17]~234_combout\ = (\myprocessor|my_reg|valB[19]~50_combout\ & ((\myprocessor|my_reg|regs:4:reg_array|r|bits:17:r~q\) # ((\myprocessor|my_reg|valB[19]~48_combout\)))) # (!\myprocessor|my_reg|valB[19]~50_combout\ & 
-- (((\myprocessor|my_reg|regs:5:reg_array|r|bits:17:r~q\ & !\myprocessor|my_reg|valB[19]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~50_combout\,
	datab => \myprocessor|my_reg|regs:4:reg_array|r|bits:17:r~q\,
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_reg|valB[19]~48_combout\,
	combout => \myprocessor|my_reg|valB[17]~234_combout\);

-- Location: LCCOMB_X62_Y30_N14
\myprocessor|my_reg|valB[17]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[17]~235_combout\ = (\myprocessor|my_reg|valB[17]~234_combout\ & (((\myprocessor|my_reg|regs:6:reg_array|r|bits:17:r~q\)) # (!\myprocessor|my_reg|valB[19]~51_combout\))) # (!\myprocessor|my_reg|valB[17]~234_combout\ & 
-- (\myprocessor|my_reg|valB[19]~51_combout\ & (\myprocessor|my_reg|regs:7:reg_array|r|bits:17:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[17]~234_combout\,
	datab => \myprocessor|my_reg|valB[19]~51_combout\,
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_reg|regs:6:reg_array|r|bits:17:r~q\,
	combout => \myprocessor|my_reg|valB[17]~235_combout\);

-- Location: LCCOMB_X63_Y32_N12
\myprocessor|my_reg|valB[17]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[17]~236_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & (\myprocessor|my_reg|valB[19]~46_combout\)) # (!\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[19]~46_combout\ & 
-- (\myprocessor|my_reg|regs:2:reg_array|r|bits:17:r~q\)) # (!\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|valB[17]~235_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~45_combout\,
	datab => \myprocessor|my_reg|valB[19]~46_combout\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_reg|valB[17]~235_combout\,
	combout => \myprocessor|my_reg|valB[17]~236_combout\);

-- Location: LCCOMB_X63_Y36_N14
\myprocessor|my_reg|valB[17]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[17]~237_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[17]~236_combout\ & (\myprocessor|my_reg|regs:1:reg_array|r|bits:17:r~q\)) # (!\myprocessor|my_reg|valB[17]~236_combout\ & 
-- ((\myprocessor|my_reg|regs:3:reg_array|r|bits:17:r~q\))))) # (!\myprocessor|my_reg|valB[19]~45_combout\ & (((\myprocessor|my_reg|valB[17]~236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~45_combout\,
	datab => \myprocessor|my_reg|regs:1:reg_array|r|bits:17:r~q\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_reg|valB[17]~236_combout\,
	combout => \myprocessor|my_reg|valB[17]~237_combout\);

-- Location: LCCOMB_X62_Y42_N2
\myprocessor|my_reg|valB[17]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[17]~231_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\) # ((\myprocessor|my_reg|regs:25:reg_array|r|bits:17:r~q\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:17:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_reg|regs:25:reg_array|r|bits:17:r~q\,
	combout => \myprocessor|my_reg|valB[17]~231_combout\);

-- Location: LCCOMB_X62_Y37_N2
\myprocessor|my_reg|valB[17]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[17]~229_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|regs:28:reg_array|r|bits:17:r~q\) # ((\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (((\myprocessor|my_reg|regs:29:reg_array|r|bits:17:r~q\ & !\myprocessor|my_reg|valB[19]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:28:reg_array|r|bits:17:r~q\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[17]~229_combout\);

-- Location: LCCOMB_X63_Y41_N8
\myprocessor|my_reg|valB[17]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[17]~230_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[17]~229_combout\ & ((\myprocessor|my_reg|regs:30:reg_array|r|bits:17:r~q\))) # (!\myprocessor|my_reg|valB[17]~229_combout\ & 
-- (\myprocessor|my_reg|regs:31:reg_array|r|bits:17:r~q\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[17]~229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:31:reg_array|r|bits:17:r~q\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_reg|valB[17]~229_combout\,
	combout => \myprocessor|my_reg|valB[17]~230_combout\);

-- Location: LCCOMB_X62_Y38_N16
\myprocessor|my_reg|valB[17]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[17]~232_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[17]~231_combout\ & (\myprocessor|my_reg|regs:27:reg_array|r|bits:17:r~q\)) # (!\myprocessor|my_reg|valB[17]~231_combout\ & 
-- ((\myprocessor|my_reg|valB[17]~230_combout\))))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|valB[17]~231_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[17]~231_combout\,
	datac => \myprocessor|my_reg|regs:27:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_reg|valB[17]~230_combout\,
	combout => \myprocessor|my_reg|valB[17]~232_combout\);

-- Location: LCCOMB_X63_Y42_N10
\myprocessor|my_reg|valB[17]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[17]~224_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (\myprocessor|my_reg|regs:23:reg_array|r|bits:17:r~q\)) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|regs:21:reg_array|r|bits:17:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:23:reg_array|r|bits:17:r~q\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[17]~224_combout\);

-- Location: LCCOMB_X66_Y42_N16
\myprocessor|my_reg|valB[17]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[17]~225_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[17]~224_combout\ & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:17:r~q\))) # (!\myprocessor|my_reg|valB[17]~224_combout\ & 
-- (\myprocessor|my_reg|regs:20:reg_array|r|bits:17:r~q\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[17]~224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|regs:20:reg_array|r|bits:17:r~q\,
	datac => \myprocessor|my_reg|regs:22:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_reg|valB[17]~224_combout\,
	combout => \myprocessor|my_reg|valB[17]~225_combout\);

-- Location: LCCOMB_X66_Y40_N16
\myprocessor|my_reg|valB[17]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[17]~226_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[17]~225_combout\) # ((\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (((\myprocessor|my_reg|regs:18:reg_array|r|bits:17:r~q\ & !\myprocessor|my_reg|valB[19]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[17]~225_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_reg|valB[19]~12_combout\,
	combout => \myprocessor|my_reg|valB[17]~226_combout\);

-- Location: LCCOMB_X59_Y40_N14
\myprocessor|my_reg|valB[17]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[17]~227_combout\ = (\myprocessor|my_reg|valB[17]~226_combout\ & (((\myprocessor|my_reg|regs:19:reg_array|r|bits:17:r~q\) # (!\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[17]~226_combout\ & 
-- (\myprocessor|my_reg|regs:17:reg_array|r|bits:17:r~q\ & ((\myprocessor|my_reg|valB[19]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[17]~226_combout\,
	datab => \myprocessor|my_reg|regs:17:reg_array|r|bits:17:r~q\,
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_reg|valB[19]~12_combout\,
	combout => \myprocessor|my_reg|valB[17]~227_combout\);

-- Location: LCCOMB_X61_Y40_N16
\myprocessor|my_reg|valB[17]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[17]~228_combout\ = (\myprocessor|mux_rdst|F[3]~1_combout\ & (\myprocessor|my_reg|valB[19]~31_combout\)) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & ((\myprocessor|my_reg|valB[19]~31_combout\ & 
-- (\myprocessor|my_reg|valB[17]~227_combout\)) # (!\myprocessor|my_reg|valB[19]~31_combout\ & ((\myprocessor|my_reg|regs:16:reg_array|r|bits:17:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rdst|F[3]~1_combout\,
	datab => \myprocessor|my_reg|valB[19]~31_combout\,
	datac => \myprocessor|my_reg|valB[17]~227_combout\,
	datad => \myprocessor|my_reg|regs:16:reg_array|r|bits:17:r~q\,
	combout => \myprocessor|my_reg|valB[17]~228_combout\);

-- Location: LCCOMB_X61_Y40_N20
\myprocessor|my_reg|valB[17]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[17]~233_combout\ = (\myprocessor|mux_rdst|F[3]~1_combout\ & ((\myprocessor|my_reg|valB[17]~228_combout\ & (\myprocessor|my_reg|valB[17]~232_combout\)) # (!\myprocessor|my_reg|valB[17]~228_combout\ & 
-- ((\myprocessor|my_reg|regs:24:reg_array|r|bits:17:r~q\))))) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & (((\myprocessor|my_reg|valB[17]~228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rdst|F[3]~1_combout\,
	datab => \myprocessor|my_reg|valB[17]~232_combout\,
	datac => \myprocessor|my_reg|regs:24:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_reg|valB[17]~228_combout\,
	combout => \myprocessor|my_reg|valB[17]~233_combout\);

-- Location: LCCOMB_X63_Y36_N28
\myprocessor|my_reg|valB[17]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[17]~238_combout\ = (\myprocessor|my_reg|valB[19]~39_combout\ & ((\myprocessor|my_reg|valB[19]~25_combout\) # ((\myprocessor|my_reg|valB[17]~233_combout\)))) # (!\myprocessor|my_reg|valB[19]~39_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~25_combout\ & (\myprocessor|my_reg|valB[17]~237_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~39_combout\,
	datab => \myprocessor|my_reg|valB[19]~25_combout\,
	datac => \myprocessor|my_reg|valB[17]~237_combout\,
	datad => \myprocessor|my_reg|valB[17]~233_combout\,
	combout => \myprocessor|my_reg|valB[17]~238_combout\);

-- Location: LCCOMB_X63_Y36_N30
\myprocessor|my_reg|valB[17]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[17]~239_combout\ = (\myprocessor|my_reg|valB[19]~25_combout\ & ((\myprocessor|my_reg|valB[17]~238_combout\ & (\myprocessor|my_reg|regs:8:reg_array|r|bits:17:r~q\)) # (!\myprocessor|my_reg|valB[17]~238_combout\ & 
-- ((\myprocessor|my_reg|valB[17]~223_combout\))))) # (!\myprocessor|my_reg|valB[19]~25_combout\ & (((\myprocessor|my_reg|valB[17]~238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:8:reg_array|r|bits:17:r~q\,
	datab => \myprocessor|my_reg|valB[19]~25_combout\,
	datac => \myprocessor|my_reg|valB[17]~223_combout\,
	datad => \myprocessor|my_reg|valB[17]~238_combout\,
	combout => \myprocessor|my_reg|valB[17]~239_combout\);

-- Location: LCCOMB_X54_Y34_N26
\myprocessor|my_alu|B_prime[17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|B_prime\(17) = \myprocessor|my_control|ALUop[0]~1_combout\ $ (((\myprocessor|my_control|ALUinB~1_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- ((\myprocessor|my_reg|valB[17]~239_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datab => \myprocessor|my_control|ALUinB~1_combout\,
	datac => \myprocessor|my_reg|valB[17]~239_combout\,
	datad => \myprocessor|my_control|ALUop[0]~1_combout\,
	combout => \myprocessor|my_alu|B_prime\(17));

-- Location: LCCOMB_X54_Y34_N12
\myprocessor|my_alu|adder_inst|upper0|carry[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|carry[2]~0_combout\ = (\myprocessor|my_alu|B_prime\(17) & (\myprocessor|my_reg|valA[17]~64_combout\ & (\myprocessor|my_reg|valA[16]~84_combout\ & !\myprocessor|my_alu|B_prime\(16)))) # 
-- (!\myprocessor|my_alu|B_prime\(17) & ((\myprocessor|my_reg|valA[17]~64_combout\) # ((\myprocessor|my_reg|valA[16]~84_combout\ & !\myprocessor|my_alu|B_prime\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|B_prime\(17),
	datab => \myprocessor|my_reg|valA[17]~64_combout\,
	datac => \myprocessor|my_reg|valA[16]~84_combout\,
	datad => \myprocessor|my_alu|B_prime\(16),
	combout => \myprocessor|my_alu|adder_inst|upper0|carry[2]~0_combout\);

-- Location: LCCOMB_X57_Y34_N20
\myprocessor|my_alu|R_and[18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(18) = (\myprocessor|my_reg|valA[18]~384_combout\ & ((\myprocessor|my_control|ALUinB~1_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16)))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- (\myprocessor|my_reg|valB[18]~439_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUinB~1_combout\,
	datab => \myprocessor|my_reg|valA[18]~384_combout\,
	datac => \myprocessor|my_reg|valB[18]~439_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	combout => \myprocessor|my_alu|R_and\(18));

-- Location: LCCOMB_X52_Y33_N0
\myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~21_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~19_combout\))) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~20_combout\,
	datac => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~19_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~21_combout\);

-- Location: LCCOMB_X52_Y33_N28
\myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~36_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~34_combout\)) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~34_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~35_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~36_combout\);

-- Location: LCCOMB_X52_Y33_N18
\myprocessor|my_alu|shifter_inst|RxxNxx|F[18]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxNxx|F[18]~6_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~36_combout\))) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~21_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~36_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxNxx|F[18]~6_combout\);

-- Location: LCCOMB_X57_Y32_N8
\myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~32_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[27]~564_combout\)) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[26]~544_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datab => \myprocessor|my_reg|valA[27]~564_combout\,
	datad => \myprocessor|my_reg|valA[26]~544_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~32_combout\);

-- Location: LCCOMB_X52_Y32_N16
\myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~33_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~31_combout\)) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~31_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~32_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~33_combout\);

-- Location: LCCOMB_X52_Y33_N16
\myprocessor|my_alu|shifter_inst|RxNxxx|F~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F~5_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & (!\myprocessor|mux_aluinb|F[1]~93_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~37_combout\)))) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- (((\myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~33_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~37_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F~5_combout\);

-- Location: LCCOMB_X53_Y32_N0
\myprocessor|my_alu|shifter_inst|RNxxxx|F~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RNxxxx|F~1_combout\ = (!\myprocessor|mux_aluinb|F[4]~68_combout\ & ((\myprocessor|mux_aluinb|F[3]~67_combout\ & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F~5_combout\))) # (!\myprocessor|mux_aluinb|F[3]~67_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxNxx|F[18]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[4]~68_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxNxx|F[18]~6_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxNxxx|F~5_combout\,
	datad => \myprocessor|mux_aluinb|F[3]~67_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RNxxxx|F~1_combout\);

-- Location: LCCOMB_X52_Y31_N12
\myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~33_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~26_combout\))) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~28_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~26_combout\,
	datad => \myprocessor|mux_aluinb|F[1]~93_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~33_combout\);

-- Location: LCCOMB_X52_Y31_N16
\myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~36_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~29_combout\)) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~29_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~35_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~36_combout\);

-- Location: LCCOMB_X52_Y31_N2
\myprocessor|my_alu|shifter_inst|LxxNxx|F[18]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxNxx|F[18]~9_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~33_combout\)) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~33_combout\,
	datab => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~36_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxNxx|F[18]~9_combout\);

-- Location: LCCOMB_X54_Y31_N6
\myprocessor|my_alu|shifter_inst|LxNxxx|F~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F~2_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & ((\myprocessor|mux_aluinb|F[1]~93_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~10_combout\))) # 
-- (!\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~5_combout\,
	datac => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~10_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F~2_combout\);

-- Location: LCCOMB_X53_Y32_N22
\myprocessor|mux_rwd|F[18]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[18]~45_combout\ = (\myprocessor|mux_rwd|F[21]~98_combout\ & (((\myprocessor|mux_rwd|F[21]~21_combout\)))) # (!\myprocessor|mux_rwd|F[21]~98_combout\ & ((\myprocessor|mux_rwd|F[21]~21_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxNxxx|F~2_combout\))) # (!\myprocessor|mux_rwd|F[21]~21_combout\ & (\myprocessor|my_alu|shifter_inst|LxxNxx|F[18]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[21]~98_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxNxx|F[18]~9_combout\,
	datac => \myprocessor|mux_rwd|F[21]~21_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxNxxx|F~2_combout\,
	combout => \myprocessor|mux_rwd|F[18]~45_combout\);

-- Location: LCCOMB_X53_Y32_N26
\myprocessor|mux_rwd|F[18]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[18]~46_combout\ = (\myprocessor|mux_rwd|F[18]~45_combout\ & (((\myprocessor|my_alu|shifter_inst|RNxxxx|F~1_combout\) # (!\myprocessor|mux_rwd|F[21]~98_combout\)))) # (!\myprocessor|mux_rwd|F[18]~45_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxNxx|F[10]~3_combout\ & ((\myprocessor|mux_rwd|F[21]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxNxx|F[10]~3_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RNxxxx|F~1_combout\,
	datac => \myprocessor|mux_rwd|F[18]~45_combout\,
	datad => \myprocessor|mux_rwd|F[21]~98_combout\,
	combout => \myprocessor|mux_rwd|F[18]~46_combout\);

-- Location: LCCOMB_X56_Y34_N12
\myprocessor|mux_input_out|F~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~53_combout\ = (\myprocessor|mux_rwd|F[21]~26_combout\ & ((\myprocessor|my_alu|R_and\(18)) # ((\myprocessor|mux_rwd|F[21]~24_combout\)))) # (!\myprocessor|mux_rwd|F[21]~26_combout\ & (((\myprocessor|mux_rwd|F[18]~46_combout\ & 
-- !\myprocessor|mux_rwd|F[21]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[21]~26_combout\,
	datab => \myprocessor|my_alu|R_and\(18),
	datac => \myprocessor|mux_rwd|F[18]~46_combout\,
	datad => \myprocessor|mux_rwd|F[21]~24_combout\,
	combout => \myprocessor|mux_input_out|F~53_combout\);

-- Location: LCCOMB_X54_Y34_N6
\myprocessor|my_alu|adder_inst|upper1|carry[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|carry[2]~0_combout\ = (\myprocessor|my_alu|B_prime\(17) & (\myprocessor|my_reg|valA[17]~64_combout\ & ((\myprocessor|my_reg|valA[16]~84_combout\) # (!\myprocessor|my_alu|B_prime\(16))))) # 
-- (!\myprocessor|my_alu|B_prime\(17) & ((\myprocessor|my_reg|valA[17]~64_combout\) # ((\myprocessor|my_reg|valA[16]~84_combout\) # (!\myprocessor|my_alu|B_prime\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|B_prime\(17),
	datab => \myprocessor|my_reg|valA[17]~64_combout\,
	datac => \myprocessor|my_reg|valA[16]~84_combout\,
	datad => \myprocessor|my_alu|B_prime\(16),
	combout => \myprocessor|my_alu|adder_inst|upper1|carry[2]~0_combout\);

-- Location: LCCOMB_X55_Y34_N4
\myprocessor|mux_input_out|F~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~54_combout\ = (\myprocessor|mux_input_out|F~53_combout\ & (((\myprocessor|my_alu|adder_inst|upper1|carry[2]~0_combout\) # (!\myprocessor|mux_rwd|F[21]~24_combout\)))) # (!\myprocessor|mux_input_out|F~53_combout\ & 
-- (\myprocessor|my_alu|adder_inst|upper0|carry[2]~0_combout\ & ((\myprocessor|mux_rwd|F[21]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper0|carry[2]~0_combout\,
	datab => \myprocessor|mux_input_out|F~53_combout\,
	datac => \myprocessor|my_alu|adder_inst|upper1|carry[2]~0_combout\,
	datad => \myprocessor|mux_rwd|F[21]~24_combout\,
	combout => \myprocessor|mux_input_out|F~54_combout\);

-- Location: LCCOMB_X55_Y34_N18
\myprocessor|mux_input_out|F~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~52_combout\ = (\myprocessor|mux_rwd|F[25]~20_combout\ & ((\myprocessor|mux_aluinb|F[18]~80_combout\) # ((\myprocessor|my_reg|valA[18]~384_combout\)))) # (!\myprocessor|mux_rwd|F[25]~20_combout\ & 
-- (\myprocessor|mux_aluinb|F[18]~80_combout\ $ (\myprocessor|my_reg|valA[18]~384_combout\ $ (\myprocessor|my_control|ALUop[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[18]~80_combout\,
	datab => \myprocessor|mux_rwd|F[25]~20_combout\,
	datac => \myprocessor|my_reg|valA[18]~384_combout\,
	datad => \myprocessor|my_control|ALUop[0]~1_combout\,
	combout => \myprocessor|mux_input_out|F~52_combout\);

-- Location: LCCOMB_X55_Y34_N6
\myprocessor|mux_input_out|F~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~55_combout\ = (\myprocessor|mux_rwd|F[25]~20_combout\ & (((\myprocessor|mux_input_out|F~52_combout\)))) # (!\myprocessor|mux_rwd|F[25]~20_combout\ & (\myprocessor|mux_input_out|F~54_combout\ $ 
-- (((\myprocessor|mux_rwd|F[21]~24_combout\ & !\myprocessor|mux_input_out|F~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[25]~20_combout\,
	datab => \myprocessor|mux_rwd|F[21]~24_combout\,
	datac => \myprocessor|mux_input_out|F~54_combout\,
	datad => \myprocessor|mux_input_out|F~52_combout\,
	combout => \myprocessor|mux_input_out|F~55_combout\);

-- Location: LCCOMB_X55_Y34_N0
\myprocessor|mux_input_out|F~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~56_combout\ = (\myprocessor|mux_input_out|F~0_combout\ & ((\myprocessor|my_control|Equal5~0_combout\ & (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_control|Equal5~0_combout\ & 
-- ((\myprocessor|mux_input_out|F~55_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|mux_input_out|F~0_combout\,
	datac => \myprocessor|my_control|Equal5~0_combout\,
	datad => \myprocessor|mux_input_out|F~55_combout\,
	combout => \myprocessor|mux_input_out|F~56_combout\);

-- Location: FF_X62_Y39_N15
\myprocessor|my_reg|regs:17:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~56_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:17:reg_array|r|bits:18:r~q\);

-- Location: LCCOMB_X61_Y39_N28
\myprocessor|my_reg|valB[18]~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[18]~422_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|regs:17:reg_array|r|bits:18:r~q\) # ((\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (((\myprocessor|my_reg|regs:18:reg_array|r|bits:18:r~q\ & !\myprocessor|my_reg|valB[19]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:17:reg_array|r|bits:18:r~q\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_reg|valB[19]~22_combout\,
	combout => \myprocessor|my_reg|valB[18]~422_combout\);

-- Location: LCCOMB_X63_Y39_N18
\myprocessor|my_reg|valB[18]~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[18]~420_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|valB[19]~684_combout\)) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\ & 
-- ((\myprocessor|my_reg|regs:20:reg_array|r|bits:18:r~q\))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:18:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_reg|regs:20:reg_array|r|bits:18:r~q\,
	combout => \myprocessor|my_reg|valB[18]~420_combout\);

-- Location: LCCOMB_X63_Y39_N20
\myprocessor|my_reg|valB[18]~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[18]~421_combout\ = (\myprocessor|my_reg|valB[18]~420_combout\ & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:18:r~q\) # ((!\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[18]~420_combout\ & 
-- (((\myprocessor|my_reg|regs:23:reg_array|r|bits:18:r~q\ & \myprocessor|my_reg|valB[19]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:22:reg_array|r|bits:18:r~q\,
	datab => \myprocessor|my_reg|valB[18]~420_combout\,
	datac => \myprocessor|my_reg|regs:23:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[18]~421_combout\);

-- Location: LCCOMB_X61_Y39_N4
\myprocessor|my_reg|valB[18]~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[18]~423_combout\ = (\myprocessor|my_reg|valB[18]~422_combout\ & (((\myprocessor|my_reg|regs:19:reg_array|r|bits:18:r~q\)) # (!\myprocessor|my_reg|valB[19]~22_combout\))) # (!\myprocessor|my_reg|valB[18]~422_combout\ & 
-- (\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|valB[18]~421_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[18]~422_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|valB[18]~421_combout\,
	datad => \myprocessor|my_reg|regs:19:reg_array|r|bits:18:r~q\,
	combout => \myprocessor|my_reg|valB[18]~423_combout\);

-- Location: LCCOMB_X66_Y43_N28
\myprocessor|my_reg|valB[18]~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[18]~425_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|regs:31:reg_array|r|bits:18:r~q\) # ((\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (((\myprocessor|my_reg|regs:29:reg_array|r|bits:18:r~q\ & !\myprocessor|my_reg|valB[19]~684_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:31:reg_array|r|bits:18:r~q\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_reg|valB[19]~684_combout\,
	combout => \myprocessor|my_reg|valB[18]~425_combout\);

-- Location: LCCOMB_X66_Y40_N18
\myprocessor|my_reg|valB[18]~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[18]~426_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[18]~425_combout\ & ((\myprocessor|my_reg|regs:30:reg_array|r|bits:18:r~q\))) # (!\myprocessor|my_reg|valB[18]~425_combout\ & 
-- (\myprocessor|my_reg|regs:28:reg_array|r|bits:18:r~q\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[18]~425_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:28:reg_array|r|bits:18:r~q\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_reg|valB[18]~425_combout\,
	combout => \myprocessor|my_reg|valB[18]~426_combout\);

-- Location: LCCOMB_X65_Y41_N14
\myprocessor|my_reg|valB[18]~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[18]~427_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[19]~12_combout\) # ((\myprocessor|my_reg|valB[18]~426_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:18:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_reg|valB[18]~426_combout\,
	combout => \myprocessor|my_reg|valB[18]~427_combout\);

-- Location: LCCOMB_X60_Y39_N14
\myprocessor|my_reg|valB[18]~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[18]~428_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[18]~427_combout\ & (\myprocessor|my_reg|regs:27:reg_array|r|bits:18:r~q\)) # (!\myprocessor|my_reg|valB[18]~427_combout\ & 
-- ((\myprocessor|my_reg|regs:25:reg_array|r|bits:18:r~q\))))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|valB[18]~427_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[18]~427_combout\,
	datac => \myprocessor|my_reg|regs:27:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_reg|regs:25:reg_array|r|bits:18:r~q\,
	combout => \myprocessor|my_reg|valB[18]~428_combout\);

-- Location: LCCOMB_X60_Y39_N4
\myprocessor|my_reg|valB[18]~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[18]~424_combout\ = (\myprocessor|mux_rdst|F[3]~1_combout\ & (((\myprocessor|my_reg|regs:24:reg_array|r|bits:18:r~q\) # (\myprocessor|my_reg|valB[19]~31_combout\)))) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & 
-- (\myprocessor|my_reg|regs:16:reg_array|r|bits:18:r~q\ & ((!\myprocessor|my_reg|valB[19]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:16:reg_array|r|bits:18:r~q\,
	datab => \myprocessor|mux_rdst|F[3]~1_combout\,
	datac => \myprocessor|my_reg|regs:24:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_reg|valB[19]~31_combout\,
	combout => \myprocessor|my_reg|valB[18]~424_combout\);

-- Location: LCCOMB_X60_Y39_N12
\myprocessor|my_reg|valB[18]~429\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[18]~429_combout\ = (\myprocessor|my_reg|valB[18]~424_combout\ & (((\myprocessor|my_reg|valB[18]~428_combout\) # (!\myprocessor|my_reg|valB[19]~31_combout\)))) # (!\myprocessor|my_reg|valB[18]~424_combout\ & 
-- (\myprocessor|my_reg|valB[18]~423_combout\ & ((\myprocessor|my_reg|valB[19]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[18]~423_combout\,
	datab => \myprocessor|my_reg|valB[18]~428_combout\,
	datac => \myprocessor|my_reg|valB[18]~424_combout\,
	datad => \myprocessor|my_reg|valB[19]~31_combout\,
	combout => \myprocessor|my_reg|valB[18]~429_combout\);

-- Location: LCCOMB_X59_Y32_N24
\myprocessor|my_reg|valB[18]~434\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[18]~434_combout\ = (\myprocessor|my_reg|valB[19]~50_combout\ & ((\myprocessor|my_reg|regs:4:reg_array|r|bits:18:r~q\) # ((\myprocessor|my_reg|valB[19]~48_combout\)))) # (!\myprocessor|my_reg|valB[19]~50_combout\ & 
-- (((\myprocessor|my_reg|regs:5:reg_array|r|bits:18:r~q\ & !\myprocessor|my_reg|valB[19]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:4:reg_array|r|bits:18:r~q\,
	datab => \myprocessor|my_reg|valB[19]~50_combout\,
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_reg|valB[19]~48_combout\,
	combout => \myprocessor|my_reg|valB[18]~434_combout\);

-- Location: LCCOMB_X62_Y30_N30
\myprocessor|my_reg|valB[18]~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[18]~435_combout\ = (\myprocessor|my_reg|valB[18]~434_combout\ & ((\myprocessor|my_reg|regs:6:reg_array|r|bits:18:r~q\) # ((!\myprocessor|my_reg|valB[19]~51_combout\)))) # (!\myprocessor|my_reg|valB[18]~434_combout\ & 
-- (((\myprocessor|my_reg|regs:7:reg_array|r|bits:18:r~q\ & \myprocessor|my_reg|valB[19]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:6:reg_array|r|bits:18:r~q\,
	datab => \myprocessor|my_reg|valB[18]~434_combout\,
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_reg|valB[19]~51_combout\,
	combout => \myprocessor|my_reg|valB[18]~435_combout\);

-- Location: LCCOMB_X62_Y30_N12
\myprocessor|my_reg|valB[18]~436\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[18]~436_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & (((\myprocessor|my_reg|regs:3:reg_array|r|bits:18:r~q\) # (\myprocessor|my_reg|valB[19]~46_combout\)))) # (!\myprocessor|my_reg|valB[19]~45_combout\ & 
-- (\myprocessor|my_reg|valB[18]~435_combout\ & ((!\myprocessor|my_reg|valB[19]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[18]~435_combout\,
	datab => \myprocessor|my_reg|valB[19]~45_combout\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_reg|valB[19]~46_combout\,
	combout => \myprocessor|my_reg|valB[18]~436_combout\);

-- Location: LCCOMB_X63_Y34_N22
\myprocessor|my_reg|valB[18]~437\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[18]~437_combout\ = (\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|valB[18]~436_combout\ & ((\myprocessor|my_reg|regs:1:reg_array|r|bits:18:r~q\))) # (!\myprocessor|my_reg|valB[18]~436_combout\ & 
-- (\myprocessor|my_reg|regs:2:reg_array|r|bits:18:r~q\)))) # (!\myprocessor|my_reg|valB[19]~46_combout\ & (\myprocessor|my_reg|valB[18]~436_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~46_combout\,
	datab => \myprocessor|my_reg|valB[18]~436_combout\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_reg|regs:1:reg_array|r|bits:18:r~q\,
	combout => \myprocessor|my_reg|valB[18]~437_combout\);

-- Location: LCCOMB_X66_Y37_N10
\myprocessor|my_reg|valB[18]~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[18]~430_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|valB[19]~684_combout\)) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\ & 
-- ((\myprocessor|my_reg|regs:12:reg_array|r|bits:18:r~q\))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|regs:13:reg_array|r|bits:18:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_reg|regs:12:reg_array|r|bits:18:r~q\,
	combout => \myprocessor|my_reg|valB[18]~430_combout\);

-- Location: LCCOMB_X63_Y37_N24
\myprocessor|my_reg|valB[18]~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[18]~431_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[18]~430_combout\ & ((\myprocessor|my_reg|regs:14:reg_array|r|bits:18:r~q\))) # (!\myprocessor|my_reg|valB[18]~430_combout\ & 
-- (\myprocessor|my_reg|regs:15:reg_array|r|bits:18:r~q\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[18]~430_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:15:reg_array|r|bits:18:r~q\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:14:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_reg|valB[18]~430_combout\,
	combout => \myprocessor|my_reg|valB[18]~431_combout\);

-- Location: LCCOMB_X60_Y36_N8
\myprocessor|my_reg|valB[18]~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[18]~432_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\) # ((\myprocessor|my_reg|regs:9:reg_array|r|bits:18:r~q\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|regs:10:reg_array|r|bits:18:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_reg|regs:9:reg_array|r|bits:18:r~q\,
	combout => \myprocessor|my_reg|valB[18]~432_combout\);

-- Location: LCCOMB_X61_Y36_N22
\myprocessor|my_reg|valB[18]~433\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[18]~433_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[18]~432_combout\ & ((\myprocessor|my_reg|regs:11:reg_array|r|bits:18:r~q\))) # (!\myprocessor|my_reg|valB[18]~432_combout\ & 
-- (\myprocessor|my_reg|valB[18]~431_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[18]~432_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[18]~431_combout\,
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_reg|valB[18]~432_combout\,
	combout => \myprocessor|my_reg|valB[18]~433_combout\);

-- Location: LCCOMB_X60_Y35_N12
\myprocessor|my_reg|valB[18]~438\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[18]~438_combout\ = (\myprocessor|my_reg|valB[19]~39_combout\ & (((\myprocessor|my_reg|valB[19]~25_combout\)))) # (!\myprocessor|my_reg|valB[19]~39_combout\ & ((\myprocessor|my_reg|valB[19]~25_combout\ & 
-- ((\myprocessor|my_reg|valB[18]~433_combout\))) # (!\myprocessor|my_reg|valB[19]~25_combout\ & (\myprocessor|my_reg|valB[18]~437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[18]~437_combout\,
	datab => \myprocessor|my_reg|valB[19]~39_combout\,
	datac => \myprocessor|my_reg|valB[18]~433_combout\,
	datad => \myprocessor|my_reg|valB[19]~25_combout\,
	combout => \myprocessor|my_reg|valB[18]~438_combout\);

-- Location: LCCOMB_X60_Y35_N30
\myprocessor|my_reg|valB[18]~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[18]~439_combout\ = (\myprocessor|my_reg|valB[19]~39_combout\ & ((\myprocessor|my_reg|valB[18]~438_combout\ & ((\myprocessor|my_reg|regs:8:reg_array|r|bits:18:r~q\))) # (!\myprocessor|my_reg|valB[18]~438_combout\ & 
-- (\myprocessor|my_reg|valB[18]~429_combout\)))) # (!\myprocessor|my_reg|valB[19]~39_combout\ & (((\myprocessor|my_reg|valB[18]~438_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[18]~429_combout\,
	datab => \myprocessor|my_reg|regs:8:reg_array|r|bits:18:r~q\,
	datac => \myprocessor|my_reg|valB[19]~39_combout\,
	datad => \myprocessor|my_reg|valB[18]~438_combout\,
	combout => \myprocessor|my_reg|valB[18]~439_combout\);

-- Location: LCCOMB_X56_Y34_N30
\myprocessor|mux_input_out|F~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~57_combout\ = (\myprocessor|mux_rwd|F[25]~20_combout\ & ((\myprocessor|my_reg|valA[19]~404_combout\) # ((\myprocessor|mux_aluinb|F[19]~79_combout\)))) # (!\myprocessor|mux_rwd|F[25]~20_combout\ & 
-- (\myprocessor|my_reg|valA[19]~404_combout\ $ (\myprocessor|mux_aluinb|F[19]~79_combout\ $ (\myprocessor|my_control|ALUop[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[19]~404_combout\,
	datab => \myprocessor|mux_rwd|F[25]~20_combout\,
	datac => \myprocessor|mux_aluinb|F[19]~79_combout\,
	datad => \myprocessor|my_control|ALUop[0]~1_combout\,
	combout => \myprocessor|mux_input_out|F~57_combout\);

-- Location: LCCOMB_X55_Y34_N28
\myprocessor|my_alu|adder_inst|upper1|carry[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|carry[3]~1_combout\ = (\myprocessor|my_alu|adder_inst|upper1|carry[2]~0_combout\ & ((\myprocessor|my_reg|valA[18]~384_combout\) # (\myprocessor|mux_aluinb|F[18]~80_combout\ $ 
-- (!\myprocessor|my_control|ALUop[0]~1_combout\)))) # (!\myprocessor|my_alu|adder_inst|upper1|carry[2]~0_combout\ & (\myprocessor|my_reg|valA[18]~384_combout\ & (\myprocessor|mux_aluinb|F[18]~80_combout\ $ (!\myprocessor|my_control|ALUop[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[18]~80_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper1|carry[2]~0_combout\,
	datac => \myprocessor|my_reg|valA[18]~384_combout\,
	datad => \myprocessor|my_control|ALUop[0]~1_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|carry[3]~1_combout\);

-- Location: LCCOMB_X54_Y34_N2
\myprocessor|my_alu|R_and[19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(19) = (\myprocessor|my_reg|valA[19]~404_combout\ & ((\myprocessor|my_control|ALUinB~1_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- ((\myprocessor|my_reg|valB[19]~419_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datab => \myprocessor|my_reg|valB[19]~419_combout\,
	datac => \myprocessor|my_reg|valA[19]~404_combout\,
	datad => \myprocessor|my_control|ALUinB~1_combout\,
	combout => \myprocessor|my_alu|R_and\(19));

-- Location: LCCOMB_X53_Y29_N30
\myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~34_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~18_combout\)) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~18_combout\,
	datab => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~20_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~34_combout\);

-- Location: LCCOMB_X53_Y29_N16
\myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~38_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~21_combout\))) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~37_combout\,
	datab => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~21_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~38_combout\);

-- Location: LCCOMB_X53_Y29_N2
\myprocessor|my_alu|shifter_inst|LxxNxx|F[19]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxNxx|F[19]~10_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~34_combout\)) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~34_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~38_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxNxx|F[19]~10_combout\);

-- Location: LCCOMB_X53_Y31_N30
\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~14_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~3_combout\)) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~3_combout\,
	datac => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~13_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~14_combout\);

-- Location: LCCOMB_X53_Y31_N18
\myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~32_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~15_combout\))) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~17_combout\,
	datac => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~15_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~32_combout\);

-- Location: LCCOMB_X53_Y31_N12
\myprocessor|my_alu|shifter_inst|LxxNxx|F[11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxNxx|F[11]~4_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~14_combout\)) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~14_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~32_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxNxx|F[11]~4_combout\);

-- Location: LCCOMB_X53_Y32_N28
\myprocessor|mux_rwd|F[19]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[19]~47_combout\ = (\myprocessor|mux_rwd|F[21]~21_combout\ & (((\myprocessor|mux_rwd|F[21]~98_combout\)))) # (!\myprocessor|mux_rwd|F[21]~21_combout\ & ((\myprocessor|mux_rwd|F[21]~98_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[11]~4_combout\))) # (!\myprocessor|mux_rwd|F[21]~98_combout\ & (\myprocessor|my_alu|shifter_inst|LxxNxx|F[19]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[21]~21_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxNxx|F[19]~10_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxNxx|F[11]~4_combout\,
	datad => \myprocessor|mux_rwd|F[21]~98_combout\,
	combout => \myprocessor|mux_rwd|F[19]~47_combout\);

-- Location: LCCOMB_X53_Y31_N2
\myprocessor|my_alu|shifter_inst|LxNxxx|F~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F~3_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & ((\myprocessor|mux_aluinb|F[1]~93_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~0_combout\))) # 
-- (!\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~2_combout\,
	datac => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~0_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F~3_combout\);

-- Location: LCCOMB_X55_Y33_N30
\myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~47_combout\ = (\myprocessor|my_reg|valA[31]~624_combout\ & ((\myprocessor|my_control|ALUinB~1_combout\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0)))) # 
-- (!\myprocessor|my_control|ALUinB~1_combout\ & (!\myprocessor|my_reg|valB[0]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUinB~1_combout\,
	datab => \myprocessor|my_reg|valB[0]~97_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0),
	datad => \myprocessor|my_reg|valA[31]~624_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~47_combout\);

-- Location: LCCOMB_X54_Y33_N22
\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~46_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~17_combout\))) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~11_combout\,
	datab => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~17_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~46_combout\);

-- Location: LCCOMB_X54_Y33_N0
\myprocessor|my_alu|shifter_inst|RxNxxx|F~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F~7_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~47_combout\ & (!\myprocessor|mux_aluinb|F[1]~93_combout\))) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- (((\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~47_combout\,
	datab => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~46_combout\,
	datad => \myprocessor|mux_aluinb|F[2]~65_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F~7_combout\);

-- Location: LCCOMB_X53_Y34_N8
\myprocessor|my_alu|shifter_inst|RNxxxx|F~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RNxxxx|F~2_combout\ = (!\myprocessor|mux_aluinb|F[4]~68_combout\ & ((\myprocessor|mux_aluinb|F[3]~67_combout\ & (\myprocessor|my_alu|shifter_inst|RxNxxx|F~7_combout\)) # (!\myprocessor|mux_aluinb|F[3]~67_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[19]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[4]~68_combout\,
	datab => \myprocessor|mux_aluinb|F[3]~67_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxNxxx|F~7_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxNxx|F[19]~8_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RNxxxx|F~2_combout\);

-- Location: LCCOMB_X53_Y34_N18
\myprocessor|mux_rwd|F[19]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[19]~48_combout\ = (\myprocessor|mux_rwd|F[19]~47_combout\ & (((\myprocessor|my_alu|shifter_inst|RNxxxx|F~2_combout\) # (!\myprocessor|mux_rwd|F[21]~21_combout\)))) # (!\myprocessor|mux_rwd|F[19]~47_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxNxxx|F~3_combout\ & ((\myprocessor|mux_rwd|F[21]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[19]~47_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxNxxx|F~3_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RNxxxx|F~2_combout\,
	datad => \myprocessor|mux_rwd|F[21]~21_combout\,
	combout => \myprocessor|mux_rwd|F[19]~48_combout\);

-- Location: LCCOMB_X55_Y34_N8
\myprocessor|mux_input_out|F~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~58_combout\ = (\myprocessor|mux_rwd|F[21]~26_combout\ & ((\myprocessor|my_alu|R_and\(19)) # ((\myprocessor|mux_rwd|F[21]~24_combout\)))) # (!\myprocessor|mux_rwd|F[21]~26_combout\ & (((\myprocessor|mux_rwd|F[19]~48_combout\ & 
-- !\myprocessor|mux_rwd|F[21]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R_and\(19),
	datab => \myprocessor|mux_rwd|F[21]~26_combout\,
	datac => \myprocessor|mux_rwd|F[19]~48_combout\,
	datad => \myprocessor|mux_rwd|F[21]~24_combout\,
	combout => \myprocessor|mux_input_out|F~58_combout\);

-- Location: LCCOMB_X55_Y34_N26
\myprocessor|mux_input_out|F~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~59_combout\ = (\myprocessor|mux_input_out|F~58_combout\ & ((\myprocessor|my_alu|adder_inst|upper1|carry[3]~1_combout\) # ((!\myprocessor|mux_rwd|F[21]~24_combout\)))) # (!\myprocessor|mux_input_out|F~58_combout\ & 
-- (((\myprocessor|my_alu|adder_inst|upper0|carry[3]~1_combout\ & \myprocessor|mux_rwd|F[21]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper1|carry[3]~1_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper0|carry[3]~1_combout\,
	datac => \myprocessor|mux_input_out|F~58_combout\,
	datad => \myprocessor|mux_rwd|F[21]~24_combout\,
	combout => \myprocessor|mux_input_out|F~59_combout\);

-- Location: LCCOMB_X55_Y34_N20
\myprocessor|mux_input_out|F~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~60_combout\ = (\myprocessor|mux_rwd|F[25]~20_combout\ & (\myprocessor|mux_input_out|F~57_combout\)) # (!\myprocessor|mux_rwd|F[25]~20_combout\ & (\myprocessor|mux_input_out|F~59_combout\ $ 
-- (((!\myprocessor|mux_input_out|F~57_combout\ & \myprocessor|mux_rwd|F[21]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_input_out|F~57_combout\,
	datab => \myprocessor|mux_rwd|F[25]~20_combout\,
	datac => \myprocessor|mux_input_out|F~59_combout\,
	datad => \myprocessor|mux_rwd|F[21]~24_combout\,
	combout => \myprocessor|mux_input_out|F~60_combout\);

-- Location: LCCOMB_X55_Y34_N2
\myprocessor|mux_input_out|F~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~61_combout\ = (\myprocessor|mux_input_out|F~0_combout\ & ((\myprocessor|my_control|Equal5~0_combout\ & (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_control|Equal5~0_combout\ & 
-- ((\myprocessor|mux_input_out|F~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|mux_input_out|F~0_combout\,
	datac => \myprocessor|my_control|Equal5~0_combout\,
	datad => \myprocessor|mux_input_out|F~60_combout\,
	combout => \myprocessor|mux_input_out|F~61_combout\);

-- Location: FF_X66_Y39_N9
\myprocessor|my_reg|regs:29:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[29]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:29:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X62_Y39_N2
\myprocessor|my_reg|valA[19]~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[19]~387_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:25:reg_array|r|bits:19:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|regs:17:reg_array|r|bits:19:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:25:reg_array|r|bits:19:r~q\,
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[19]~387_combout\);

-- Location: LCCOMB_X63_Y39_N8
\myprocessor|my_reg|valA[19]~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[19]~388_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[19]~387_combout\ & (\myprocessor|my_reg|regs:29:reg_array|r|bits:19:r~q\)) # 
-- (!\myprocessor|my_reg|valA[19]~387_combout\ & ((\myprocessor|my_reg|regs:21:reg_array|r|bits:19:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|valA[19]~387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:29:reg_array|r|bits:19:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_reg|valA[19]~387_combout\,
	combout => \myprocessor|my_reg|valA[19]~388_combout\);

-- Location: LCCOMB_X59_Y40_N2
\myprocessor|my_reg|valA[19]~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[19]~394_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:23:reg_array|r|bits:19:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|regs:19:reg_array|r|bits:19:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:23:reg_array|r|bits:19:r~q\,
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[19]~394_combout\);

-- Location: LCCOMB_X60_Y40_N4
\myprocessor|my_reg|valA[19]~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[19]~395_combout\ = (\myprocessor|my_reg|valA[19]~394_combout\ & (((\myprocessor|my_reg|regs:31:reg_array|r|bits:19:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))) # 
-- (!\myprocessor|my_reg|valA[19]~394_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:27:reg_array|r|bits:19:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[19]~394_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_reg|regs:27:reg_array|r|bits:19:r~q\,
	combout => \myprocessor|my_reg|valA[19]~395_combout\);

-- Location: LCCOMB_X59_Y39_N6
\myprocessor|my_reg|valA[19]~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[19]~391_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:24:reg_array|r|bits:19:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_reg|regs:16:reg_array|r|bits:19:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:24:reg_array|r|bits:19:r~q\,
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[19]~391_combout\);

-- Location: LCCOMB_X59_Y39_N16
\myprocessor|my_reg|valA[19]~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[19]~392_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[19]~391_combout\ & ((\myprocessor|my_reg|regs:28:reg_array|r|bits:19:r~q\))) # 
-- (!\myprocessor|my_reg|valA[19]~391_combout\ & (\myprocessor|my_reg|regs:20:reg_array|r|bits:19:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|valA[19]~391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:20:reg_array|r|bits:19:r~q\,
	datac => \myprocessor|my_reg|regs:28:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_reg|valA[19]~391_combout\,
	combout => \myprocessor|my_reg|valA[19]~392_combout\);

-- Location: LCCOMB_X61_Y39_N8
\myprocessor|my_reg|valA[19]~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[19]~389_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:19:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_reg|regs:18:reg_array|r|bits:19:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_reg|regs:22:reg_array|r|bits:19:r~q\,
	combout => \myprocessor|my_reg|valA[19]~389_combout\);

-- Location: LCCOMB_X63_Y41_N24
\myprocessor|my_reg|valA[19]~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[19]~390_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[19]~389_combout\ & (\myprocessor|my_reg|regs:30:reg_array|r|bits:19:r~q\)) # 
-- (!\myprocessor|my_reg|valA[19]~389_combout\ & ((\myprocessor|my_reg|regs:26:reg_array|r|bits:19:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|valA[19]~389_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|valA[19]~389_combout\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_reg|regs:26:reg_array|r|bits:19:r~q\,
	combout => \myprocessor|my_reg|valA[19]~390_combout\);

-- Location: LCCOMB_X63_Y41_N18
\myprocessor|my_reg|valA[19]~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[19]~393_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[19]~390_combout\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|valA[19]~392_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|valA[19]~392_combout\,
	datad => \myprocessor|my_reg|valA[19]~390_combout\,
	combout => \myprocessor|my_reg|valA[19]~393_combout\);

-- Location: LCCOMB_X63_Y37_N6
\myprocessor|my_reg|valA[19]~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[19]~396_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[19]~393_combout\ & ((\myprocessor|my_reg|valA[19]~395_combout\))) # (!\myprocessor|my_reg|valA[19]~393_combout\ & 
-- (\myprocessor|my_reg|valA[19]~388_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|valA[19]~393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|valA[19]~388_combout\,
	datac => \myprocessor|my_reg|valA[19]~395_combout\,
	datad => \myprocessor|my_reg|valA[19]~393_combout\,
	combout => \myprocessor|my_reg|valA[19]~396_combout\);

-- Location: LCCOMB_X59_Y32_N6
\myprocessor|my_reg|valA[19]~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[19]~397_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:6:reg_array|r|bits:19:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:4:reg_array|r|bits:19:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:4:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_reg|regs:6:reg_array|r|bits:19:r~q\,
	combout => \myprocessor|my_reg|valA[19]~397_combout\);

-- Location: LCCOMB_X59_Y33_N12
\myprocessor|my_reg|valA[19]~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[19]~398_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[19]~397_combout\ & ((\myprocessor|my_reg|regs:7:reg_array|r|bits:19:r~q\))) # 
-- (!\myprocessor|my_reg|valA[19]~397_combout\ & (\myprocessor|my_reg|regs:5:reg_array|r|bits:19:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|valA[19]~397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:5:reg_array|r|bits:19:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_reg|valA[19]~397_combout\,
	combout => \myprocessor|my_reg|valA[19]~398_combout\);

-- Location: LCCOMB_X60_Y33_N26
\myprocessor|my_reg|valA[19]~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[19]~399_combout\ = (\myprocessor|my_reg|valA[16]~17_combout\ & ((\myprocessor|my_reg|valA[16]~18_combout\ & ((\myprocessor|my_reg|valA[19]~398_combout\))) # (!\myprocessor|my_reg|valA[16]~18_combout\ & 
-- (\myprocessor|my_reg|regs:1:reg_array|r|bits:19:r~q\)))) # (!\myprocessor|my_reg|valA[16]~17_combout\ & (\myprocessor|my_reg|valA[16]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~17_combout\,
	datab => \myprocessor|my_reg|valA[16]~18_combout\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_reg|valA[19]~398_combout\,
	combout => \myprocessor|my_reg|valA[19]~399_combout\);

-- Location: LCCOMB_X61_Y33_N2
\myprocessor|my_reg|valA[19]~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[19]~400_combout\ = (\myprocessor|my_reg|valA[19]~399_combout\ & ((\myprocessor|my_reg|regs:3:reg_array|r|bits:19:r~q\) # ((!\myprocessor|my_reg|valA[16]~14_combout\)))) # (!\myprocessor|my_reg|valA[19]~399_combout\ & 
-- (((\myprocessor|my_reg|valA[16]~14_combout\ & \myprocessor|my_reg|regs:2:reg_array|r|bits:19:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[19]~399_combout\,
	datab => \myprocessor|my_reg|regs:3:reg_array|r|bits:19:r~q\,
	datac => \myprocessor|my_reg|valA[16]~14_combout\,
	datad => \myprocessor|my_reg|regs:2:reg_array|r|bits:19:r~q\,
	combout => \myprocessor|my_reg|valA[19]~400_combout\);

-- Location: LCCOMB_X65_Y35_N10
\myprocessor|my_reg|valA[19]~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[19]~401_combout\ = (\myprocessor|my_reg|valA[16]~10_combout\ & ((\myprocessor|my_reg|valA[19]~396_combout\) # ((\myprocessor|my_reg|valA[16]~13_combout\)))) # (!\myprocessor|my_reg|valA[16]~10_combout\ & 
-- (((\myprocessor|my_reg|valA[19]~400_combout\ & !\myprocessor|my_reg|valA[16]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[19]~396_combout\,
	datab => \myprocessor|my_reg|valA[19]~400_combout\,
	datac => \myprocessor|my_reg|valA[16]~10_combout\,
	datad => \myprocessor|my_reg|valA[16]~13_combout\,
	combout => \myprocessor|my_reg|valA[19]~401_combout\);

-- Location: LCCOMB_X61_Y35_N10
\myprocessor|my_reg|valA[19]~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[19]~385_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_reg|regs:9:reg_array|r|bits:19:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:8:reg_array|r|bits:19:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_reg|regs:9:reg_array|r|bits:19:r~q\,
	combout => \myprocessor|my_reg|valA[19]~385_combout\);

-- Location: LCCOMB_X65_Y35_N0
\myprocessor|my_reg|valA[19]~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[19]~386_combout\ = (\myprocessor|my_reg|valA[19]~385_combout\ & (((\myprocessor|my_reg|regs:11:reg_array|r|bits:19:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\myprocessor|my_reg|valA[19]~385_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:10:reg_array|r|bits:19:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[19]~385_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_reg|regs:10:reg_array|r|bits:19:r~q\,
	combout => \myprocessor|my_reg|valA[19]~386_combout\);

-- Location: LCCOMB_X61_Y35_N28
\myprocessor|my_reg|valA[19]~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[19]~402_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:14:reg_array|r|bits:19:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\myprocessor|my_reg|regs:12:reg_array|r|bits:19:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:12:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_reg|regs:14:reg_array|r|bits:19:r~q\,
	combout => \myprocessor|my_reg|valA[19]~402_combout\);

-- Location: LCCOMB_X61_Y35_N14
\myprocessor|my_reg|valA[19]~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[19]~403_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[19]~402_combout\ & ((\myprocessor|my_reg|regs:15:reg_array|r|bits:19:r~q\))) # 
-- (!\myprocessor|my_reg|valA[19]~402_combout\ & (\myprocessor|my_reg|regs:13:reg_array|r|bits:19:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|valA[19]~402_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|valA[19]~402_combout\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_reg|regs:15:reg_array|r|bits:19:r~q\,
	combout => \myprocessor|my_reg|valA[19]~403_combout\);

-- Location: LCCOMB_X65_Y35_N30
\myprocessor|my_reg|valA[19]~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[19]~404_combout\ = (\myprocessor|my_reg|valA[19]~401_combout\ & (((\myprocessor|my_reg|valA[19]~403_combout\) # (!\myprocessor|my_reg|valA[16]~13_combout\)))) # (!\myprocessor|my_reg|valA[19]~401_combout\ & 
-- (\myprocessor|my_reg|valA[19]~386_combout\ & ((\myprocessor|my_reg|valA[16]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[19]~401_combout\,
	datab => \myprocessor|my_reg|valA[19]~386_combout\,
	datac => \myprocessor|my_reg|valA[19]~403_combout\,
	datad => \myprocessor|my_reg|valA[16]~13_combout\,
	combout => \myprocessor|my_reg|valA[19]~404_combout\);

-- Location: LCCOMB_X55_Y34_N30
\myprocessor|my_alu|adder_inst|upper1|carry[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|carry[4]~2_combout\ = (\myprocessor|my_reg|valA[19]~404_combout\ & ((\myprocessor|my_alu|adder_inst|upper1|carry[3]~1_combout\) # (\myprocessor|mux_aluinb|F[19]~79_combout\ $ 
-- (!\myprocessor|my_control|ALUop[0]~1_combout\)))) # (!\myprocessor|my_reg|valA[19]~404_combout\ & (\myprocessor|my_alu|adder_inst|upper1|carry[3]~1_combout\ & (\myprocessor|mux_aluinb|F[19]~79_combout\ $ (!\myprocessor|my_control|ALUop[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[19]~404_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper1|carry[3]~1_combout\,
	datac => \myprocessor|mux_aluinb|F[19]~79_combout\,
	datad => \myprocessor|my_control|ALUop[0]~1_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|carry[4]~2_combout\);

-- Location: LCCOMB_X52_Y31_N24
\myprocessor|mux_rwd|F[20]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[20]~49_combout\ = (\myprocessor|mux_rwd|F[21]~21_combout\ & (((\myprocessor|mux_rwd|F[21]~98_combout\)))) # (!\myprocessor|mux_rwd|F[21]~21_combout\ & ((\myprocessor|mux_rwd|F[21]~98_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxNxx|F[12]~5_combout\)) # (!\myprocessor|mux_rwd|F[21]~98_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[20]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxNxx|F[12]~5_combout\,
	datab => \myprocessor|mux_rwd|F[21]~21_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxNxx|F[20]~11_combout\,
	datad => \myprocessor|mux_rwd|F[21]~98_combout\,
	combout => \myprocessor|mux_rwd|F[20]~49_combout\);

-- Location: LCCOMB_X52_Y32_N8
\myprocessor|my_alu|shifter_inst|RxNxxx|F[20]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F[20]~9_combout\ = (\myprocessor|mux_aluinb|F[3]~67_combout\ & (((\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~42_combout\ & !\myprocessor|mux_aluinb|F[2]~65_combout\)))) # 
-- (!\myprocessor|mux_aluinb|F[3]~67_combout\ & (\myprocessor|my_alu|shifter_inst|RxxNxx|F[20]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxNxx|F[20]~11_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~42_combout\,
	datac => \myprocessor|mux_aluinb|F[3]~67_combout\,
	datad => \myprocessor|mux_aluinb|F[2]~65_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F[20]~9_combout\);

-- Location: LCCOMB_X53_Y32_N14
\myprocessor|mux_rwd|F[20]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[20]~50_combout\ = (\myprocessor|mux_rwd|F[20]~49_combout\ & (!\myprocessor|mux_aluinb|F[4]~68_combout\ & (\myprocessor|my_alu|shifter_inst|RxNxxx|F[20]~9_combout\))) # (!\myprocessor|mux_rwd|F[20]~49_combout\ & 
-- (((\myprocessor|mux_aluinb|F[3]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[4]~68_combout\,
	datab => \myprocessor|mux_rwd|F[20]~49_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxNxxx|F[20]~9_combout\,
	datad => \myprocessor|mux_aluinb|F[3]~67_combout\,
	combout => \myprocessor|mux_rwd|F[20]~50_combout\);

-- Location: LCCOMB_X53_Y32_N16
\myprocessor|mux_rwd|F[20]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[20]~51_combout\ = (\myprocessor|mux_rwd|F[21]~21_combout\ & ((\myprocessor|mux_rwd|F[20]~49_combout\ & (\myprocessor|mux_rwd|F[20]~50_combout\)) # (!\myprocessor|mux_rwd|F[20]~49_combout\ & (!\myprocessor|mux_rwd|F[20]~50_combout\ & 
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~4_combout\)))) # (!\myprocessor|mux_rwd|F[21]~21_combout\ & (\myprocessor|mux_rwd|F[20]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[21]~21_combout\,
	datab => \myprocessor|mux_rwd|F[20]~49_combout\,
	datac => \myprocessor|mux_rwd|F[20]~50_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~4_combout\,
	combout => \myprocessor|mux_rwd|F[20]~51_combout\);

-- Location: LCCOMB_X56_Y35_N2
\myprocessor|my_alu|R_and[20]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(20) = (\myprocessor|my_reg|valA[20]~424_combout\ & ((\myprocessor|my_control|ALUinB~1_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- ((\myprocessor|my_reg|valB[20]~479_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUinB~1_combout\,
	datab => \myprocessor|my_reg|valA[20]~424_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datad => \myprocessor|my_reg|valB[20]~479_combout\,
	combout => \myprocessor|my_alu|R_and\(20));

-- Location: LCCOMB_X56_Y35_N30
\myprocessor|mux_input_out|F~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~63_combout\ = (\myprocessor|mux_rwd|F[21]~26_combout\ & (((\myprocessor|my_alu|R_and\(20)) # (\myprocessor|mux_rwd|F[21]~24_combout\)))) # (!\myprocessor|mux_rwd|F[21]~26_combout\ & (\myprocessor|mux_rwd|F[20]~51_combout\ & 
-- ((!\myprocessor|mux_rwd|F[21]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[20]~51_combout\,
	datab => \myprocessor|my_alu|R_and\(20),
	datac => \myprocessor|mux_rwd|F[21]~26_combout\,
	datad => \myprocessor|mux_rwd|F[21]~24_combout\,
	combout => \myprocessor|mux_input_out|F~63_combout\);

-- Location: LCCOMB_X56_Y35_N16
\myprocessor|mux_input_out|F~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~64_combout\ = (\myprocessor|mux_input_out|F~63_combout\ & ((\myprocessor|my_alu|adder_inst|upper1|carry[4]~2_combout\) # ((!\myprocessor|mux_rwd|F[21]~24_combout\)))) # (!\myprocessor|mux_input_out|F~63_combout\ & 
-- (((\myprocessor|my_alu|adder_inst|upper0|carry[4]~2_combout\ & \myprocessor|mux_rwd|F[21]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper1|carry[4]~2_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper0|carry[4]~2_combout\,
	datac => \myprocessor|mux_input_out|F~63_combout\,
	datad => \myprocessor|mux_rwd|F[21]~24_combout\,
	combout => \myprocessor|mux_input_out|F~64_combout\);

-- Location: LCCOMB_X56_Y35_N24
\myprocessor|mux_input_out|F~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~62_combout\ = (\myprocessor|mux_rwd|F[25]~20_combout\ & (((\myprocessor|mux_aluinb|F[20]~82_combout\) # (\myprocessor|my_reg|valA[20]~424_combout\)))) # (!\myprocessor|mux_rwd|F[25]~20_combout\ & 
-- (\myprocessor|my_control|ALUop[0]~1_combout\ $ (\myprocessor|mux_aluinb|F[20]~82_combout\ $ (\myprocessor|my_reg|valA[20]~424_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[0]~1_combout\,
	datab => \myprocessor|mux_rwd|F[25]~20_combout\,
	datac => \myprocessor|mux_aluinb|F[20]~82_combout\,
	datad => \myprocessor|my_reg|valA[20]~424_combout\,
	combout => \myprocessor|mux_input_out|F~62_combout\);

-- Location: LCCOMB_X56_Y35_N26
\myprocessor|mux_input_out|F~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~65_combout\ = (\myprocessor|mux_rwd|F[25]~20_combout\ & (((\myprocessor|mux_input_out|F~62_combout\)))) # (!\myprocessor|mux_rwd|F[25]~20_combout\ & (\myprocessor|mux_input_out|F~64_combout\ $ 
-- (((\myprocessor|mux_rwd|F[21]~24_combout\ & !\myprocessor|mux_input_out|F~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[21]~24_combout\,
	datab => \myprocessor|mux_input_out|F~64_combout\,
	datac => \myprocessor|mux_rwd|F[25]~20_combout\,
	datad => \myprocessor|mux_input_out|F~62_combout\,
	combout => \myprocessor|mux_input_out|F~65_combout\);

-- Location: M9K_X51_Y35_N0
\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-fibonacci-dmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myprocessor|my_control|Equal6~0_combout\,
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y34_N22
\myprocessor|mux_input_out|F~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~66_combout\ = (\myprocessor|mux_input_out|F~0_combout\ & ((\myprocessor|my_control|Equal5~0_combout\ & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(20)))) # (!\myprocessor|my_control|Equal5~0_combout\ & 
-- (\myprocessor|mux_input_out|F~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_input_out|F~65_combout\,
	datab => \myprocessor|mux_input_out|F~0_combout\,
	datac => \myprocessor|my_control|Equal5~0_combout\,
	datad => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|mux_input_out|F~66_combout\);

-- Location: FF_X59_Y39_N13
\myprocessor|my_reg|regs:16:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~66_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:16:reg_array|r|bits:20:r~q\);

-- Location: LCCOMB_X60_Y39_N22
\myprocessor|my_reg|valB[20]~464\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[20]~464_combout\ = (\myprocessor|mux_rdst|F[3]~1_combout\ & (((\myprocessor|my_reg|regs:24:reg_array|r|bits:20:r~q\) # (\myprocessor|my_reg|valB[19]~31_combout\)))) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & 
-- (\myprocessor|my_reg|regs:16:reg_array|r|bits:20:r~q\ & ((!\myprocessor|my_reg|valB[19]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:16:reg_array|r|bits:20:r~q\,
	datab => \myprocessor|mux_rdst|F[3]~1_combout\,
	datac => \myprocessor|my_reg|regs:24:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_reg|valB[19]~31_combout\,
	combout => \myprocessor|my_reg|valB[20]~464_combout\);

-- Location: LCCOMB_X63_Y39_N12
\myprocessor|my_reg|valB[20]~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[20]~460_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (\myprocessor|my_reg|regs:20:reg_array|r|bits:20:r~q\)) # (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|regs:21:reg_array|r|bits:20:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|regs:20:reg_array|r|bits:20:r~q\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_reg|valB[19]~684_combout\,
	combout => \myprocessor|my_reg|valB[20]~460_combout\);

-- Location: LCCOMB_X63_Y39_N30
\myprocessor|my_reg|valB[20]~461\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[20]~461_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[20]~460_combout\ & (\myprocessor|my_reg|regs:22:reg_array|r|bits:20:r~q\)) # (!\myprocessor|my_reg|valB[20]~460_combout\ & 
-- ((\myprocessor|my_reg|regs:23:reg_array|r|bits:20:r~q\))))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[20]~460_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|regs:22:reg_array|r|bits:20:r~q\,
	datac => \myprocessor|my_reg|regs:23:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_reg|valB[20]~460_combout\,
	combout => \myprocessor|my_reg|valB[20]~461_combout\);

-- Location: LCCOMB_X61_Y39_N20
\myprocessor|my_reg|valB[20]~462\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[20]~462_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|regs:17:reg_array|r|bits:20:r~q\) # (\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (\myprocessor|my_reg|regs:18:reg_array|r|bits:20:r~q\ & ((!\myprocessor|my_reg|valB[19]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:18:reg_array|r|bits:20:r~q\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_reg|valB[19]~22_combout\,
	combout => \myprocessor|my_reg|valB[20]~462_combout\);

-- Location: LCCOMB_X61_Y39_N14
\myprocessor|my_reg|valB[20]~463\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[20]~463_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[20]~462_combout\ & (\myprocessor|my_reg|regs:19:reg_array|r|bits:20:r~q\)) # (!\myprocessor|my_reg|valB[20]~462_combout\ & 
-- ((\myprocessor|my_reg|valB[20]~461_combout\))))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[20]~462_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:19:reg_array|r|bits:20:r~q\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|valB[20]~461_combout\,
	datad => \myprocessor|my_reg|valB[20]~462_combout\,
	combout => \myprocessor|my_reg|valB[20]~463_combout\);

-- Location: LCCOMB_X62_Y39_N30
\myprocessor|my_reg|valB[20]~465\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[20]~465_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\) # ((\myprocessor|my_reg|regs:31:reg_array|r|bits:20:r~q\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|regs:29:reg_array|r|bits:20:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_reg|regs:31:reg_array|r|bits:20:r~q\,
	combout => \myprocessor|my_reg|valB[20]~465_combout\);

-- Location: LCCOMB_X65_Y40_N8
\myprocessor|my_reg|valB[20]~466\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[20]~466_combout\ = (\myprocessor|my_reg|valB[20]~465_combout\ & (((\myprocessor|my_reg|regs:30:reg_array|r|bits:20:r~q\)) # (!\myprocessor|my_reg|valB[19]~684_combout\))) # (!\myprocessor|my_reg|valB[20]~465_combout\ & 
-- (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|regs:28:reg_array|r|bits:20:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[20]~465_combout\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_reg|regs:28:reg_array|r|bits:20:r~q\,
	combout => \myprocessor|my_reg|valB[20]~466_combout\);

-- Location: LCCOMB_X63_Y40_N22
\myprocessor|my_reg|valB[20]~467\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[20]~467_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[20]~466_combout\) # ((\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (((\myprocessor|my_reg|regs:26:reg_array|r|bits:20:r~q\ & !\myprocessor|my_reg|valB[19]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[20]~466_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_reg|valB[19]~12_combout\,
	combout => \myprocessor|my_reg|valB[20]~467_combout\);

-- Location: LCCOMB_X63_Y40_N16
\myprocessor|my_reg|valB[20]~468\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[20]~468_combout\ = (\myprocessor|my_reg|valB[20]~467_combout\ & (((\myprocessor|my_reg|regs:27:reg_array|r|bits:20:r~q\) # (!\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[20]~467_combout\ & 
-- (\myprocessor|my_reg|regs:25:reg_array|r|bits:20:r~q\ & ((\myprocessor|my_reg|valB[19]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:25:reg_array|r|bits:20:r~q\,
	datab => \myprocessor|my_reg|valB[20]~467_combout\,
	datac => \myprocessor|my_reg|regs:27:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_reg|valB[19]~12_combout\,
	combout => \myprocessor|my_reg|valB[20]~468_combout\);

-- Location: LCCOMB_X60_Y39_N8
\myprocessor|my_reg|valB[20]~469\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[20]~469_combout\ = (\myprocessor|my_reg|valB[20]~464_combout\ & (((\myprocessor|my_reg|valB[20]~468_combout\)) # (!\myprocessor|my_reg|valB[19]~31_combout\))) # (!\myprocessor|my_reg|valB[20]~464_combout\ & 
-- (\myprocessor|my_reg|valB[19]~31_combout\ & (\myprocessor|my_reg|valB[20]~463_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[20]~464_combout\,
	datab => \myprocessor|my_reg|valB[19]~31_combout\,
	datac => \myprocessor|my_reg|valB[20]~463_combout\,
	datad => \myprocessor|my_reg|valB[20]~468_combout\,
	combout => \myprocessor|my_reg|valB[20]~469_combout\);

-- Location: LCCOMB_X59_Y32_N16
\myprocessor|my_reg|valB[20]~474\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[20]~474_combout\ = (\myprocessor|my_reg|valB[19]~48_combout\ & (\myprocessor|my_reg|valB[19]~50_combout\)) # (!\myprocessor|my_reg|valB[19]~48_combout\ & ((\myprocessor|my_reg|valB[19]~50_combout\ & 
-- ((\myprocessor|my_reg|regs:4:reg_array|r|bits:20:r~q\))) # (!\myprocessor|my_reg|valB[19]~50_combout\ & (\myprocessor|my_reg|regs:5:reg_array|r|bits:20:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~48_combout\,
	datab => \myprocessor|my_reg|valB[19]~50_combout\,
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_reg|regs:4:reg_array|r|bits:20:r~q\,
	combout => \myprocessor|my_reg|valB[20]~474_combout\);

-- Location: LCCOMB_X60_Y32_N2
\myprocessor|my_reg|valB[20]~475\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[20]~475_combout\ = (\myprocessor|my_reg|valB[19]~51_combout\ & ((\myprocessor|my_reg|valB[20]~474_combout\ & ((\myprocessor|my_reg|regs:6:reg_array|r|bits:20:r~q\))) # (!\myprocessor|my_reg|valB[20]~474_combout\ & 
-- (\myprocessor|my_reg|regs:7:reg_array|r|bits:20:r~q\)))) # (!\myprocessor|my_reg|valB[19]~51_combout\ & (((\myprocessor|my_reg|valB[20]~474_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~51_combout\,
	datab => \myprocessor|my_reg|regs:7:reg_array|r|bits:20:r~q\,
	datac => \myprocessor|my_reg|regs:6:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_reg|valB[20]~474_combout\,
	combout => \myprocessor|my_reg|valB[20]~475_combout\);

-- Location: LCCOMB_X59_Y34_N26
\myprocessor|my_reg|valB[20]~476\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[20]~476_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[19]~46_combout\) # ((\myprocessor|my_reg|regs:3:reg_array|r|bits:20:r~q\)))) # (!\myprocessor|my_reg|valB[19]~45_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|valB[20]~475_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~45_combout\,
	datab => \myprocessor|my_reg|valB[19]~46_combout\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_reg|valB[20]~475_combout\,
	combout => \myprocessor|my_reg|valB[20]~476_combout\);

-- Location: LCCOMB_X59_Y34_N12
\myprocessor|my_reg|valB[20]~477\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[20]~477_combout\ = (\myprocessor|my_reg|valB[20]~476_combout\ & ((\myprocessor|my_reg|regs:1:reg_array|r|bits:20:r~q\) # ((!\myprocessor|my_reg|valB[19]~46_combout\)))) # (!\myprocessor|my_reg|valB[20]~476_combout\ & 
-- (((\myprocessor|my_reg|regs:2:reg_array|r|bits:20:r~q\ & \myprocessor|my_reg|valB[19]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:1:reg_array|r|bits:20:r~q\,
	datab => \myprocessor|my_reg|regs:2:reg_array|r|bits:20:r~q\,
	datac => \myprocessor|my_reg|valB[20]~476_combout\,
	datad => \myprocessor|my_reg|valB[19]~46_combout\,
	combout => \myprocessor|my_reg|valB[20]~477_combout\);

-- Location: LCCOMB_X62_Y35_N0
\myprocessor|my_reg|valB[20]~472\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[20]~472_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|regs:9:reg_array|r|bits:20:r~q\) # ((\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (((\myprocessor|my_reg|regs:10:reg_array|r|bits:20:r~q\ & !\myprocessor|my_reg|valB[19]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|regs:9:reg_array|r|bits:20:r~q\,
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_reg|valB[19]~22_combout\,
	combout => \myprocessor|my_reg|valB[20]~472_combout\);

-- Location: LCCOMB_X66_Y37_N4
\myprocessor|my_reg|valB[20]~470\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[20]~470_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|valB[19]~684_combout\)) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\ & 
-- ((\myprocessor|my_reg|regs:12:reg_array|r|bits:20:r~q\))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|regs:13:reg_array|r|bits:20:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_reg|regs:12:reg_array|r|bits:20:r~q\,
	combout => \myprocessor|my_reg|valB[20]~470_combout\);

-- Location: LCCOMB_X61_Y37_N4
\myprocessor|my_reg|valB[20]~471\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[20]~471_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[20]~470_combout\ & (\myprocessor|my_reg|regs:14:reg_array|r|bits:20:r~q\)) # (!\myprocessor|my_reg|valB[20]~470_combout\ & 
-- ((\myprocessor|my_reg|regs:15:reg_array|r|bits:20:r~q\))))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|valB[20]~470_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|valB[20]~470_combout\,
	datac => \myprocessor|my_reg|regs:14:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_reg|regs:15:reg_array|r|bits:20:r~q\,
	combout => \myprocessor|my_reg|valB[20]~471_combout\);

-- Location: LCCOMB_X62_Y35_N6
\myprocessor|my_reg|valB[20]~473\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[20]~473_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[20]~472_combout\ & ((\myprocessor|my_reg|regs:11:reg_array|r|bits:20:r~q\))) # (!\myprocessor|my_reg|valB[20]~472_combout\ & 
-- (\myprocessor|my_reg|valB[20]~471_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|valB[20]~472_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[20]~472_combout\,
	datac => \myprocessor|my_reg|valB[20]~471_combout\,
	datad => \myprocessor|my_reg|regs:11:reg_array|r|bits:20:r~q\,
	combout => \myprocessor|my_reg|valB[20]~473_combout\);

-- Location: LCCOMB_X59_Y35_N22
\myprocessor|my_reg|valB[20]~478\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[20]~478_combout\ = (\myprocessor|my_reg|valB[19]~39_combout\ & (((\myprocessor|my_reg|valB[19]~25_combout\)))) # (!\myprocessor|my_reg|valB[19]~39_combout\ & ((\myprocessor|my_reg|valB[19]~25_combout\ & 
-- ((\myprocessor|my_reg|valB[20]~473_combout\))) # (!\myprocessor|my_reg|valB[19]~25_combout\ & (\myprocessor|my_reg|valB[20]~477_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~39_combout\,
	datab => \myprocessor|my_reg|valB[20]~477_combout\,
	datac => \myprocessor|my_reg|valB[19]~25_combout\,
	datad => \myprocessor|my_reg|valB[20]~473_combout\,
	combout => \myprocessor|my_reg|valB[20]~478_combout\);

-- Location: LCCOMB_X56_Y35_N0
\myprocessor|my_reg|valB[20]~479\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[20]~479_combout\ = (\myprocessor|my_reg|valB[19]~39_combout\ & ((\myprocessor|my_reg|valB[20]~478_combout\ & ((\myprocessor|my_reg|regs:8:reg_array|r|bits:20:r~q\))) # (!\myprocessor|my_reg|valB[20]~478_combout\ & 
-- (\myprocessor|my_reg|valB[20]~469_combout\)))) # (!\myprocessor|my_reg|valB[19]~39_combout\ & (((\myprocessor|my_reg|valB[20]~478_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~39_combout\,
	datab => \myprocessor|my_reg|valB[20]~469_combout\,
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_reg|valB[20]~478_combout\,
	combout => \myprocessor|my_reg|valB[20]~479_combout\);

-- Location: LCCOMB_X57_Y34_N16
\myprocessor|my_alu|R_and[21]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(21) = (\myprocessor|my_reg|valA[21]~444_combout\ & ((\myprocessor|my_control|ALUinB~1_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- ((\myprocessor|my_reg|valB[21]~459_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datab => \myprocessor|my_reg|valB[21]~459_combout\,
	datac => \myprocessor|my_control|ALUinB~1_combout\,
	datad => \myprocessor|my_reg|valA[21]~444_combout\,
	combout => \myprocessor|my_alu|R_and\(21));

-- Location: LCCOMB_X52_Y29_N10
\myprocessor|my_alu|shifter_inst|LxNxxx|F~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F~0_combout\ = (!\myprocessor|mux_aluinb|F[3]~67_combout\ & ((\myprocessor|mux_aluinb|F[2]~65_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F~1_combout\))) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~4_combout\,
	datac => \myprocessor|mux_aluinb|F[3]~67_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F~1_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F~0_combout\);

-- Location: LCCOMB_X54_Y33_N4
\myprocessor|my_alu|shifter_inst|RxNxxx|F[21]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F[21]~0_combout\ = (\myprocessor|mux_aluinb|F[3]~67_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~18_combout\ & (!\myprocessor|mux_aluinb|F[2]~65_combout\))) # (!\myprocessor|mux_aluinb|F[3]~67_combout\ 
-- & (((\myprocessor|my_alu|shifter_inst|RxxNxx|F[21]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~18_combout\,
	datab => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datac => \myprocessor|mux_aluinb|F[3]~67_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxNxx|F[21]~1_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F[21]~0_combout\);

-- Location: LCCOMB_X52_Y29_N24
\myprocessor|my_alu|shifter_inst|RNxxxx|F~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RNxxxx|F~3_combout\ = (!\myprocessor|mux_aluinb|F[4]~68_combout\ & \myprocessor|my_alu|shifter_inst|RxNxxx|F[21]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[4]~68_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F[21]~0_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RNxxxx|F~3_combout\);

-- Location: LCCOMB_X53_Y32_N10
\myprocessor|mux_rwd|F[21]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[21]~52_combout\ = (\myprocessor|mux_rwd|F[21]~21_combout\ & (((\myprocessor|mux_rwd|F[21]~98_combout\)))) # (!\myprocessor|mux_rwd|F[21]~21_combout\ & ((\myprocessor|mux_rwd|F[21]~98_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[13]~6_combout\))) # (!\myprocessor|mux_rwd|F[21]~98_combout\ & (\myprocessor|my_alu|shifter_inst|LxxNxx|F[21]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxNxx|F[21]~12_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxNxx|F[13]~6_combout\,
	datac => \myprocessor|mux_rwd|F[21]~21_combout\,
	datad => \myprocessor|mux_rwd|F[21]~98_combout\,
	combout => \myprocessor|mux_rwd|F[21]~52_combout\);

-- Location: LCCOMB_X53_Y32_N12
\myprocessor|mux_rwd|F[21]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[21]~53_combout\ = (\myprocessor|mux_rwd|F[21]~21_combout\ & ((\myprocessor|mux_rwd|F[21]~52_combout\ & ((\myprocessor|my_alu|shifter_inst|RNxxxx|F~3_combout\))) # (!\myprocessor|mux_rwd|F[21]~52_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxNxxx|F~0_combout\)))) # (!\myprocessor|mux_rwd|F[21]~21_combout\ & (((\myprocessor|mux_rwd|F[21]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxNxxx|F~0_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RNxxxx|F~3_combout\,
	datac => \myprocessor|mux_rwd|F[21]~21_combout\,
	datad => \myprocessor|mux_rwd|F[21]~52_combout\,
	combout => \myprocessor|mux_rwd|F[21]~53_combout\);

-- Location: LCCOMB_X57_Y34_N26
\myprocessor|mux_input_out|F~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~68_combout\ = (\myprocessor|mux_rwd|F[21]~26_combout\ & ((\myprocessor|my_alu|R_and\(21)) # ((\myprocessor|mux_rwd|F[21]~24_combout\)))) # (!\myprocessor|mux_rwd|F[21]~26_combout\ & (((!\myprocessor|mux_rwd|F[21]~24_combout\ & 
-- \myprocessor|mux_rwd|F[21]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[21]~26_combout\,
	datab => \myprocessor|my_alu|R_and\(21),
	datac => \myprocessor|mux_rwd|F[21]~24_combout\,
	datad => \myprocessor|mux_rwd|F[21]~53_combout\,
	combout => \myprocessor|mux_input_out|F~68_combout\);

-- Location: LCCOMB_X56_Y35_N10
\myprocessor|my_alu|adder_inst|upper1|carry[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|carry[5]~3_combout\ = (\myprocessor|my_alu|adder_inst|upper1|carry[4]~2_combout\ & ((\myprocessor|my_reg|valA[20]~424_combout\) # (\myprocessor|mux_aluinb|F[20]~82_combout\ $ 
-- (!\myprocessor|my_control|ALUop[0]~1_combout\)))) # (!\myprocessor|my_alu|adder_inst|upper1|carry[4]~2_combout\ & (\myprocessor|my_reg|valA[20]~424_combout\ & (\myprocessor|mux_aluinb|F[20]~82_combout\ $ (!\myprocessor|my_control|ALUop[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper1|carry[4]~2_combout\,
	datab => \myprocessor|my_reg|valA[20]~424_combout\,
	datac => \myprocessor|mux_aluinb|F[20]~82_combout\,
	datad => \myprocessor|my_control|ALUop[0]~1_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|carry[5]~3_combout\);

-- Location: LCCOMB_X57_Y34_N12
\myprocessor|mux_input_out|F~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~69_combout\ = (\myprocessor|mux_rwd|F[21]~24_combout\ & ((\myprocessor|mux_input_out|F~68_combout\ & ((\myprocessor|my_alu|adder_inst|upper1|carry[5]~3_combout\))) # (!\myprocessor|mux_input_out|F~68_combout\ & 
-- (\myprocessor|my_alu|adder_inst|upper0|carry[5]~3_combout\)))) # (!\myprocessor|mux_rwd|F[21]~24_combout\ & (((\myprocessor|mux_input_out|F~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[21]~24_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper0|carry[5]~3_combout\,
	datac => \myprocessor|mux_input_out|F~68_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper1|carry[5]~3_combout\,
	combout => \myprocessor|mux_input_out|F~69_combout\);

-- Location: LCCOMB_X57_Y34_N6
\myprocessor|mux_input_out|F~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~67_combout\ = (\myprocessor|mux_rwd|F[25]~20_combout\ & ((\myprocessor|my_reg|valA[21]~444_combout\) # ((\myprocessor|mux_aluinb|F[21]~81_combout\)))) # (!\myprocessor|mux_rwd|F[25]~20_combout\ & 
-- (\myprocessor|my_reg|valA[21]~444_combout\ $ (\myprocessor|mux_aluinb|F[21]~81_combout\ $ (\myprocessor|my_control|ALUop[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[21]~444_combout\,
	datab => \myprocessor|mux_aluinb|F[21]~81_combout\,
	datac => \myprocessor|my_control|ALUop[0]~1_combout\,
	datad => \myprocessor|mux_rwd|F[25]~20_combout\,
	combout => \myprocessor|mux_input_out|F~67_combout\);

-- Location: LCCOMB_X57_Y34_N14
\myprocessor|mux_input_out|F~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~70_combout\ = (\myprocessor|mux_rwd|F[25]~20_combout\ & (((\myprocessor|mux_input_out|F~67_combout\)))) # (!\myprocessor|mux_rwd|F[25]~20_combout\ & (\myprocessor|mux_input_out|F~69_combout\ $ 
-- (((\myprocessor|mux_rwd|F[21]~24_combout\ & !\myprocessor|mux_input_out|F~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_input_out|F~69_combout\,
	datab => \myprocessor|mux_rwd|F[25]~20_combout\,
	datac => \myprocessor|mux_rwd|F[21]~24_combout\,
	datad => \myprocessor|mux_input_out|F~67_combout\,
	combout => \myprocessor|mux_input_out|F~70_combout\);

-- Location: LCCOMB_X58_Y34_N14
\myprocessor|mux_input_out|F~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~71_combout\ = (\myprocessor|mux_input_out|F~0_combout\ & ((\myprocessor|my_control|Equal5~0_combout\ & (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(21))) # (!\myprocessor|my_control|Equal5~0_combout\ & 
-- ((\myprocessor|mux_input_out|F~70_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(21),
	datab => \myprocessor|my_control|Equal5~0_combout\,
	datac => \myprocessor|mux_input_out|F~0_combout\,
	datad => \myprocessor|mux_input_out|F~70_combout\,
	combout => \myprocessor|mux_input_out|F~71_combout\);

-- Location: FF_X57_Y37_N17
\myprocessor|my_reg|regs:13:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:13:reg_array|r|bits:21:r~q\);

-- Location: LCCOMB_X61_Y35_N12
\myprocessor|my_reg|valA[21]~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[21]~442_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:14:reg_array|r|bits:21:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\myprocessor|my_reg|regs:12:reg_array|r|bits:21:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|regs:14:reg_array|r|bits:21:r~q\,
	datac => \myprocessor|my_reg|regs:12:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[21]~442_combout\);

-- Location: LCCOMB_X61_Y37_N20
\myprocessor|my_reg|valA[21]~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[21]~443_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[21]~442_combout\ & ((\myprocessor|my_reg|regs:15:reg_array|r|bits:21:r~q\))) # 
-- (!\myprocessor|my_reg|valA[21]~442_combout\ & (\myprocessor|my_reg|regs:13:reg_array|r|bits:21:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|valA[21]~442_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:13:reg_array|r|bits:21:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:15:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_reg|valA[21]~442_combout\,
	combout => \myprocessor|my_reg|valA[21]~443_combout\);

-- Location: LCCOMB_X59_Y32_N22
\myprocessor|my_reg|valA[21]~437\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[21]~437_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:6:reg_array|r|bits:21:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:4:reg_array|r|bits:21:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:4:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_reg|regs:6:reg_array|r|bits:21:r~q\,
	combout => \myprocessor|my_reg|valA[21]~437_combout\);

-- Location: LCCOMB_X62_Y32_N12
\myprocessor|my_reg|valA[21]~438\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[21]~438_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[21]~437_combout\ & ((\myprocessor|my_reg|regs:7:reg_array|r|bits:21:r~q\))) # 
-- (!\myprocessor|my_reg|valA[21]~437_combout\ & (\myprocessor|my_reg|regs:5:reg_array|r|bits:21:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|valA[21]~437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:5:reg_array|r|bits:21:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_reg|valA[21]~437_combout\,
	combout => \myprocessor|my_reg|valA[21]~438_combout\);

-- Location: LCCOMB_X60_Y33_N14
\myprocessor|my_reg|valA[21]~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[21]~439_combout\ = (\myprocessor|my_reg|valA[16]~17_combout\ & ((\myprocessor|my_reg|valA[16]~18_combout\ & (\myprocessor|my_reg|valA[21]~438_combout\)) # (!\myprocessor|my_reg|valA[16]~18_combout\ & 
-- ((\myprocessor|my_reg|regs:1:reg_array|r|bits:21:r~q\))))) # (!\myprocessor|my_reg|valA[16]~17_combout\ & (((\myprocessor|my_reg|valA[16]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~17_combout\,
	datab => \myprocessor|my_reg|valA[21]~438_combout\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_reg|valA[16]~18_combout\,
	combout => \myprocessor|my_reg|valA[21]~439_combout\);

-- Location: LCCOMB_X61_Y33_N4
\myprocessor|my_reg|valA[21]~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[21]~440_combout\ = (\myprocessor|my_reg|valA[16]~14_combout\ & ((\myprocessor|my_reg|valA[21]~439_combout\ & (\myprocessor|my_reg|regs:3:reg_array|r|bits:21:r~q\)) # (!\myprocessor|my_reg|valA[21]~439_combout\ & 
-- ((\myprocessor|my_reg|regs:2:reg_array|r|bits:21:r~q\))))) # (!\myprocessor|my_reg|valA[16]~14_combout\ & (((\myprocessor|my_reg|valA[21]~439_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~14_combout\,
	datab => \myprocessor|my_reg|regs:3:reg_array|r|bits:21:r~q\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_reg|valA[21]~439_combout\,
	combout => \myprocessor|my_reg|valA[21]~440_combout\);

-- Location: LCCOMB_X61_Y37_N26
\myprocessor|my_reg|valA[21]~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[21]~427_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:25:reg_array|r|bits:21:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\myprocessor|my_reg|regs:17:reg_array|r|bits:21:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_reg|regs:25:reg_array|r|bits:21:r~q\,
	combout => \myprocessor|my_reg|valA[21]~427_combout\);

-- Location: LCCOMB_X61_Y37_N12
\myprocessor|my_reg|valA[21]~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[21]~428_combout\ = (\myprocessor|my_reg|valA[21]~427_combout\ & ((\myprocessor|my_reg|regs:29:reg_array|r|bits:21:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_reg|valA[21]~427_combout\ & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & \myprocessor|my_reg|regs:21:reg_array|r|bits:21:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[21]~427_combout\,
	datab => \myprocessor|my_reg|regs:29:reg_array|r|bits:21:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datad => \myprocessor|my_reg|regs:21:reg_array|r|bits:21:r~q\,
	combout => \myprocessor|my_reg|valA[21]~428_combout\);

-- Location: LCCOMB_X57_Y39_N24
\myprocessor|my_reg|valA[21]~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[21]~431_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:24:reg_array|r|bits:21:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\myprocessor|my_reg|regs:16:reg_array|r|bits:21:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_reg|regs:24:reg_array|r|bits:21:r~q\,
	combout => \myprocessor|my_reg|valA[21]~431_combout\);

-- Location: LCCOMB_X57_Y39_N18
\myprocessor|my_reg|valA[21]~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[21]~432_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[21]~431_combout\ & (\myprocessor|my_reg|regs:28:reg_array|r|bits:21:r~q\)) # 
-- (!\myprocessor|my_reg|valA[21]~431_combout\ & ((\myprocessor|my_reg|regs:20:reg_array|r|bits:21:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|valA[21]~431_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|valA[21]~431_combout\,
	datac => \myprocessor|my_reg|regs:28:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_reg|regs:20:reg_array|r|bits:21:r~q\,
	combout => \myprocessor|my_reg|valA[21]~432_combout\);

-- Location: LCCOMB_X57_Y41_N8
\myprocessor|my_reg|valA[21]~429\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[21]~429_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:21:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|regs:18:reg_array|r|bits:21:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:22:reg_array|r|bits:21:r~q\,
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[21]~429_combout\);

-- Location: LCCOMB_X63_Y41_N22
\myprocessor|my_reg|valA[21]~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[21]~430_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[21]~429_combout\ & ((\myprocessor|my_reg|regs:30:reg_array|r|bits:21:r~q\))) # 
-- (!\myprocessor|my_reg|valA[21]~429_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:21:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|valA[21]~429_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:26:reg_array|r|bits:21:r~q\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_reg|valA[21]~429_combout\,
	combout => \myprocessor|my_reg|valA[21]~430_combout\);

-- Location: LCCOMB_X61_Y37_N14
\myprocessor|my_reg|valA[21]~433\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[21]~433_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[21]~430_combout\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|valA[21]~432_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|valA[21]~432_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datad => \myprocessor|my_reg|valA[21]~430_combout\,
	combout => \myprocessor|my_reg|valA[21]~433_combout\);

-- Location: LCCOMB_X58_Y42_N8
\myprocessor|my_reg|valA[21]~434\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[21]~434_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)) # ((\myprocessor|my_reg|regs:23:reg_array|r|bits:21:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:19:reg_array|r|bits:21:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_reg|regs:23:reg_array|r|bits:21:r~q\,
	combout => \myprocessor|my_reg|valA[21]~434_combout\);

-- Location: LCCOMB_X63_Y41_N0
\myprocessor|my_reg|valA[21]~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[21]~435_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[21]~434_combout\ & ((\myprocessor|my_reg|regs:31:reg_array|r|bits:21:r~q\))) # 
-- (!\myprocessor|my_reg|valA[21]~434_combout\ & (\myprocessor|my_reg|regs:27:reg_array|r|bits:21:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|valA[21]~434_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:27:reg_array|r|bits:21:r~q\,
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_reg|valA[21]~434_combout\,
	combout => \myprocessor|my_reg|valA[21]~435_combout\);

-- Location: LCCOMB_X61_Y37_N16
\myprocessor|my_reg|valA[21]~436\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[21]~436_combout\ = (\myprocessor|my_reg|valA[21]~433_combout\ & (((\myprocessor|my_reg|valA[21]~435_combout\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # (!\myprocessor|my_reg|valA[21]~433_combout\ 
-- & (\myprocessor|my_reg|valA[21]~428_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[21]~428_combout\,
	datab => \myprocessor|my_reg|valA[21]~433_combout\,
	datac => \myprocessor|my_reg|valA[21]~435_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_reg|valA[21]~436_combout\);

-- Location: LCCOMB_X61_Y37_N2
\myprocessor|my_reg|valA[21]~441\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[21]~441_combout\ = (\myprocessor|my_reg|valA[16]~10_combout\ & (((\myprocessor|my_reg|valA[21]~436_combout\) # (\myprocessor|my_reg|valA[16]~13_combout\)))) # (!\myprocessor|my_reg|valA[16]~10_combout\ & 
-- (\myprocessor|my_reg|valA[21]~440_combout\ & ((!\myprocessor|my_reg|valA[16]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[21]~440_combout\,
	datab => \myprocessor|my_reg|valA[21]~436_combout\,
	datac => \myprocessor|my_reg|valA[16]~10_combout\,
	datad => \myprocessor|my_reg|valA[16]~13_combout\,
	combout => \myprocessor|my_reg|valA[21]~441_combout\);

-- Location: LCCOMB_X61_Y35_N18
\myprocessor|my_reg|valA[21]~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[21]~425_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_reg|regs:9:reg_array|r|bits:21:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:8:reg_array|r|bits:21:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_reg|regs:9:reg_array|r|bits:21:r~q\,
	combout => \myprocessor|my_reg|valA[21]~425_combout\);

-- Location: LCCOMB_X62_Y31_N28
\myprocessor|my_reg|valA[21]~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[21]~426_combout\ = (\myprocessor|my_reg|valA[21]~425_combout\ & (((\myprocessor|my_reg|regs:11:reg_array|r|bits:21:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_reg|valA[21]~425_combout\ & (\myprocessor|my_reg|regs:10:reg_array|r|bits:21:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[21]~425_combout\,
	datab => \myprocessor|my_reg|regs:10:reg_array|r|bits:21:r~q\,
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[21]~426_combout\);

-- Location: LCCOMB_X61_Y37_N22
\myprocessor|my_reg|valA[21]~444\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[21]~444_combout\ = (\myprocessor|my_reg|valA[21]~441_combout\ & ((\myprocessor|my_reg|valA[21]~443_combout\) # ((!\myprocessor|my_reg|valA[16]~13_combout\)))) # (!\myprocessor|my_reg|valA[21]~441_combout\ & 
-- (((\myprocessor|my_reg|valA[21]~426_combout\ & \myprocessor|my_reg|valA[16]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[21]~443_combout\,
	datab => \myprocessor|my_reg|valA[21]~441_combout\,
	datac => \myprocessor|my_reg|valA[21]~426_combout\,
	datad => \myprocessor|my_reg|valA[16]~13_combout\,
	combout => \myprocessor|my_reg|valA[21]~444_combout\);

-- Location: LCCOMB_X57_Y34_N2
\myprocessor|my_alu|adder_inst|upper1|carry[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|carry[6]~4_combout\ = (\myprocessor|my_reg|valA[21]~444_combout\ & ((\myprocessor|my_alu|adder_inst|upper1|carry[5]~3_combout\) # (\myprocessor|mux_aluinb|F[21]~81_combout\ $ 
-- (!\myprocessor|my_control|ALUop[0]~1_combout\)))) # (!\myprocessor|my_reg|valA[21]~444_combout\ & (\myprocessor|my_alu|adder_inst|upper1|carry[5]~3_combout\ & (\myprocessor|mux_aluinb|F[21]~81_combout\ $ (!\myprocessor|my_control|ALUop[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[21]~444_combout\,
	datab => \myprocessor|mux_aluinb|F[21]~81_combout\,
	datac => \myprocessor|my_control|ALUop[0]~1_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper1|carry[5]~3_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|carry[6]~4_combout\);

-- Location: LCCOMB_X57_Y34_N18
\myprocessor|my_alu|R_and[22]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(22) = (\myprocessor|my_reg|valA[22]~464_combout\ & ((\myprocessor|my_control|ALUinB~1_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- ((\myprocessor|my_reg|valB[22]~519_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUinB~1_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datac => \myprocessor|my_reg|valA[22]~464_combout\,
	datad => \myprocessor|my_reg|valB[22]~519_combout\,
	combout => \myprocessor|my_alu|R_and\(22));

-- Location: LCCOMB_X52_Y33_N14
\myprocessor|my_alu|shifter_inst|RxxNxx|F[22]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxNxx|F[22]~3_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~33_combout\)) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~33_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~36_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxNxx|F[22]~3_combout\);

-- Location: LCCOMB_X52_Y34_N14
\myprocessor|my_alu|shifter_inst|RxxxNx|F~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F~38_combout\ = (\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~37_combout\ & ((\myprocessor|my_control|ALUinB~1_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1))) # 
-- (!\myprocessor|my_control|ALUinB~1_combout\ & ((!\myprocessor|my_reg|valB[1]~199_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1),
	datab => \myprocessor|my_control|ALUinB~1_combout\,
	datac => \myprocessor|my_reg|valB[1]~199_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~37_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F~38_combout\);

-- Location: LCCOMB_X50_Y31_N12
\myprocessor|my_alu|shifter_inst|RxNxxx|F[22]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F[22]~1_combout\ = (\myprocessor|mux_aluinb|F[3]~67_combout\ & (!\myprocessor|mux_aluinb|F[2]~65_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F~38_combout\)))) # (!\myprocessor|mux_aluinb|F[3]~67_combout\ & 
-- (((\myprocessor|my_alu|shifter_inst|RxxNxx|F[22]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxNxx|F[22]~3_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F~38_combout\,
	datad => \myprocessor|mux_aluinb|F[3]~67_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F[22]~1_combout\);

-- Location: LCCOMB_X50_Y31_N10
\myprocessor|my_alu|shifter_inst|RNxxxx|F~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RNxxxx|F~4_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F[22]~1_combout\ & !\myprocessor|mux_aluinb|F[4]~68_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxNxxx|F[22]~1_combout\,
	datac => \myprocessor|mux_aluinb|F[4]~68_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RNxxxx|F~4_combout\);

-- Location: LCCOMB_X52_Y31_N30
\myprocessor|my_alu|shifter_inst|LxxNxx|F[14]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxNxx|F[14]~7_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~31_combout\))) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~33_combout\,
	datab => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~31_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxNxx|F[14]~7_combout\);

-- Location: LCCOMB_X49_Y31_N2
\myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~44_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~39_combout\)) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~39_combout\,
	datac => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~43_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~44_combout\);

-- Location: LCCOMB_X49_Y31_N12
\myprocessor|my_alu|shifter_inst|LxxNxx|F[22]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxNxx|F[22]~13_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~36_combout\))) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~44_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~36_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxNxx|F[22]~13_combout\);

-- Location: LCCOMB_X53_Y30_N20
\myprocessor|my_alu|shifter_inst|LxNxxx|F~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F~1_combout\ = (!\myprocessor|mux_aluinb|F[3]~67_combout\ & ((\myprocessor|mux_aluinb|F[2]~65_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~6_combout\))) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~9_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~6_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|mux_aluinb|F[3]~67_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F~1_combout\);

-- Location: LCCOMB_X49_Y31_N22
\myprocessor|mux_rwd|F[22]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[22]~54_combout\ = (\myprocessor|mux_rwd|F[21]~98_combout\ & (((\myprocessor|mux_rwd|F[21]~21_combout\)))) # (!\myprocessor|mux_rwd|F[21]~98_combout\ & ((\myprocessor|mux_rwd|F[21]~21_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxNxxx|F~1_combout\))) # (!\myprocessor|mux_rwd|F[21]~21_combout\ & (\myprocessor|my_alu|shifter_inst|LxxNxx|F[22]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxNxx|F[22]~13_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxNxxx|F~1_combout\,
	datac => \myprocessor|mux_rwd|F[21]~98_combout\,
	datad => \myprocessor|mux_rwd|F[21]~21_combout\,
	combout => \myprocessor|mux_rwd|F[22]~54_combout\);

-- Location: LCCOMB_X50_Y31_N4
\myprocessor|mux_rwd|F[22]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[22]~55_combout\ = (\myprocessor|mux_rwd|F[22]~54_combout\ & ((\myprocessor|my_alu|shifter_inst|RNxxxx|F~4_combout\) # ((!\myprocessor|mux_rwd|F[21]~98_combout\)))) # (!\myprocessor|mux_rwd|F[22]~54_combout\ & 
-- (((\myprocessor|my_alu|shifter_inst|LxxNxx|F[14]~7_combout\ & \myprocessor|mux_rwd|F[21]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RNxxxx|F~4_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxNxx|F[14]~7_combout\,
	datac => \myprocessor|mux_rwd|F[22]~54_combout\,
	datad => \myprocessor|mux_rwd|F[21]~98_combout\,
	combout => \myprocessor|mux_rwd|F[22]~55_combout\);

-- Location: LCCOMB_X57_Y34_N22
\myprocessor|mux_input_out|F~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~73_combout\ = (\myprocessor|mux_rwd|F[21]~26_combout\ & ((\myprocessor|my_alu|R_and\(22)) # ((\myprocessor|mux_rwd|F[21]~24_combout\)))) # (!\myprocessor|mux_rwd|F[21]~26_combout\ & (((!\myprocessor|mux_rwd|F[21]~24_combout\ & 
-- \myprocessor|mux_rwd|F[22]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[21]~26_combout\,
	datab => \myprocessor|my_alu|R_and\(22),
	datac => \myprocessor|mux_rwd|F[21]~24_combout\,
	datad => \myprocessor|mux_rwd|F[22]~55_combout\,
	combout => \myprocessor|mux_input_out|F~73_combout\);

-- Location: LCCOMB_X57_Y34_N8
\myprocessor|mux_input_out|F~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~74_combout\ = (\myprocessor|mux_rwd|F[21]~24_combout\ & ((\myprocessor|mux_input_out|F~73_combout\ & (\myprocessor|my_alu|adder_inst|upper1|carry[6]~4_combout\)) # (!\myprocessor|mux_input_out|F~73_combout\ & 
-- ((\myprocessor|my_alu|adder_inst|upper0|carry[6]~4_combout\))))) # (!\myprocessor|mux_rwd|F[21]~24_combout\ & (((\myprocessor|mux_input_out|F~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[21]~24_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper1|carry[6]~4_combout\,
	datac => \myprocessor|mux_input_out|F~73_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper0|carry[6]~4_combout\,
	combout => \myprocessor|mux_input_out|F~74_combout\);

-- Location: LCCOMB_X57_Y34_N0
\myprocessor|mux_input_out|F~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~72_combout\ = (\myprocessor|mux_rwd|F[25]~20_combout\ & (((\myprocessor|my_reg|valA[22]~464_combout\) # (\myprocessor|mux_aluinb|F[22]~84_combout\)))) # (!\myprocessor|mux_rwd|F[25]~20_combout\ & 
-- (\myprocessor|my_control|ALUop[0]~1_combout\ $ (\myprocessor|my_reg|valA[22]~464_combout\ $ (\myprocessor|mux_aluinb|F[22]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[0]~1_combout\,
	datab => \myprocessor|mux_rwd|F[25]~20_combout\,
	datac => \myprocessor|my_reg|valA[22]~464_combout\,
	datad => \myprocessor|mux_aluinb|F[22]~84_combout\,
	combout => \myprocessor|mux_input_out|F~72_combout\);

-- Location: LCCOMB_X57_Y34_N10
\myprocessor|mux_input_out|F~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~75_combout\ = (\myprocessor|mux_rwd|F[25]~20_combout\ & (((\myprocessor|mux_input_out|F~72_combout\)))) # (!\myprocessor|mux_rwd|F[25]~20_combout\ & (\myprocessor|mux_input_out|F~74_combout\ $ 
-- (((\myprocessor|mux_rwd|F[21]~24_combout\ & !\myprocessor|mux_input_out|F~72_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[21]~24_combout\,
	datab => \myprocessor|mux_rwd|F[25]~20_combout\,
	datac => \myprocessor|mux_input_out|F~74_combout\,
	datad => \myprocessor|mux_input_out|F~72_combout\,
	combout => \myprocessor|mux_input_out|F~75_combout\);

-- Location: LCCOMB_X58_Y36_N26
\myprocessor|mux_input_out|F~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~76_combout\ = (\myprocessor|mux_input_out|F~0_combout\ & ((\myprocessor|my_control|Equal5~0_combout\ & (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(22))) # (!\myprocessor|my_control|Equal5~0_combout\ & 
-- ((\myprocessor|mux_input_out|F~75_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|mux_input_out|F~0_combout\,
	datac => \myprocessor|my_control|Equal5~0_combout\,
	datad => \myprocessor|mux_input_out|F~75_combout\,
	combout => \myprocessor|mux_input_out|F~76_combout\);

-- Location: FF_X59_Y34_N31
\myprocessor|my_reg|regs:2:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~76_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:2:reg_array|r|bits:22:r~q\);

-- Location: LCCOMB_X59_Y32_N0
\myprocessor|my_reg|valB[22]~514\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[22]~514_combout\ = (\myprocessor|my_reg|valB[19]~48_combout\ & (((\myprocessor|my_reg|valB[19]~50_combout\)))) # (!\myprocessor|my_reg|valB[19]~48_combout\ & ((\myprocessor|my_reg|valB[19]~50_combout\ & 
-- (\myprocessor|my_reg|regs:4:reg_array|r|bits:22:r~q\)) # (!\myprocessor|my_reg|valB[19]~50_combout\ & ((\myprocessor|my_reg|regs:5:reg_array|r|bits:22:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~48_combout\,
	datab => \myprocessor|my_reg|regs:4:reg_array|r|bits:22:r~q\,
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_reg|valB[19]~50_combout\,
	combout => \myprocessor|my_reg|valB[22]~514_combout\);

-- Location: LCCOMB_X59_Y33_N30
\myprocessor|my_reg|valB[22]~515\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[22]~515_combout\ = (\myprocessor|my_reg|valB[19]~51_combout\ & ((\myprocessor|my_reg|valB[22]~514_combout\ & ((\myprocessor|my_reg|regs:6:reg_array|r|bits:22:r~q\))) # (!\myprocessor|my_reg|valB[22]~514_combout\ & 
-- (\myprocessor|my_reg|regs:7:reg_array|r|bits:22:r~q\)))) # (!\myprocessor|my_reg|valB[19]~51_combout\ & (((\myprocessor|my_reg|valB[22]~514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~51_combout\,
	datab => \myprocessor|my_reg|regs:7:reg_array|r|bits:22:r~q\,
	datac => \myprocessor|my_reg|regs:6:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_reg|valB[22]~514_combout\,
	combout => \myprocessor|my_reg|valB[22]~515_combout\);

-- Location: LCCOMB_X59_Y34_N8
\myprocessor|my_reg|valB[22]~516\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[22]~516_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[19]~46_combout\) # ((\myprocessor|my_reg|regs:3:reg_array|r|bits:22:r~q\)))) # (!\myprocessor|my_reg|valB[19]~45_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|valB[22]~515_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~45_combout\,
	datab => \myprocessor|my_reg|valB[19]~46_combout\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_reg|valB[22]~515_combout\,
	combout => \myprocessor|my_reg|valB[22]~516_combout\);

-- Location: LCCOMB_X59_Y34_N18
\myprocessor|my_reg|valB[22]~517\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[22]~517_combout\ = (\myprocessor|my_reg|valB[22]~516_combout\ & (((\myprocessor|my_reg|regs:1:reg_array|r|bits:22:r~q\) # (!\myprocessor|my_reg|valB[19]~46_combout\)))) # (!\myprocessor|my_reg|valB[22]~516_combout\ & 
-- (\myprocessor|my_reg|regs:2:reg_array|r|bits:22:r~q\ & ((\myprocessor|my_reg|valB[19]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:2:reg_array|r|bits:22:r~q\,
	datab => \myprocessor|my_reg|regs:1:reg_array|r|bits:22:r~q\,
	datac => \myprocessor|my_reg|valB[22]~516_combout\,
	datad => \myprocessor|my_reg|valB[19]~46_combout\,
	combout => \myprocessor|my_reg|valB[22]~517_combout\);

-- Location: LCCOMB_X60_Y35_N24
\myprocessor|my_reg|valB[22]~510\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[22]~510_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[19]~680_combout\) # ((\myprocessor|my_reg|regs:12:reg_array|r|bits:22:r~q\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|regs:13:reg_array|r|bits:22:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_reg|regs:12:reg_array|r|bits:22:r~q\,
	combout => \myprocessor|my_reg|valB[22]~510_combout\);

-- Location: LCCOMB_X58_Y36_N0
\myprocessor|my_reg|valB[22]~511\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[22]~511_combout\ = (\myprocessor|my_reg|valB[22]~510_combout\ & (((\myprocessor|my_reg|regs:14:reg_array|r|bits:22:r~q\) # (!\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[22]~510_combout\ & 
-- (\myprocessor|my_reg|regs:15:reg_array|r|bits:22:r~q\ & ((\myprocessor|my_reg|valB[19]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[22]~510_combout\,
	datab => \myprocessor|my_reg|regs:15:reg_array|r|bits:22:r~q\,
	datac => \myprocessor|my_reg|regs:14:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[22]~511_combout\);

-- Location: LCCOMB_X62_Y35_N8
\myprocessor|my_reg|valB[22]~512\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[22]~512_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|valB[19]~12_combout\)) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[19]~12_combout\ & 
-- ((\myprocessor|my_reg|regs:9:reg_array|r|bits:22:r~q\))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|regs:10:reg_array|r|bits:22:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_reg|regs:9:reg_array|r|bits:22:r~q\,
	combout => \myprocessor|my_reg|valB[22]~512_combout\);

-- Location: LCCOMB_X57_Y36_N6
\myprocessor|my_reg|valB[22]~513\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[22]~513_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[22]~512_combout\ & (\myprocessor|my_reg|regs:11:reg_array|r|bits:22:r~q\)) # (!\myprocessor|my_reg|valB[22]~512_combout\ & 
-- ((\myprocessor|my_reg|valB[22]~511_combout\))))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[22]~512_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:11:reg_array|r|bits:22:r~q\,
	datab => \myprocessor|my_reg|valB[22]~511_combout\,
	datac => \myprocessor|my_reg|valB[19]~22_combout\,
	datad => \myprocessor|my_reg|valB[22]~512_combout\,
	combout => \myprocessor|my_reg|valB[22]~513_combout\);

-- Location: LCCOMB_X57_Y36_N24
\myprocessor|my_reg|valB[22]~518\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[22]~518_combout\ = (\myprocessor|my_reg|valB[19]~25_combout\ & (((\myprocessor|my_reg|valB[19]~39_combout\) # (\myprocessor|my_reg|valB[22]~513_combout\)))) # (!\myprocessor|my_reg|valB[19]~25_combout\ & 
-- (\myprocessor|my_reg|valB[22]~517_combout\ & (!\myprocessor|my_reg|valB[19]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[22]~517_combout\,
	datab => \myprocessor|my_reg|valB[19]~25_combout\,
	datac => \myprocessor|my_reg|valB[19]~39_combout\,
	datad => \myprocessor|my_reg|valB[22]~513_combout\,
	combout => \myprocessor|my_reg|valB[22]~518_combout\);

-- Location: LCCOMB_X60_Y36_N30
\myprocessor|my_reg|valB[22]~502\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[22]~502_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[19]~22_combout\) # (\myprocessor|my_reg|regs:17:reg_array|r|bits:22:r~q\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (\myprocessor|my_reg|regs:18:reg_array|r|bits:22:r~q\ & (!\myprocessor|my_reg|valB[19]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:18:reg_array|r|bits:22:r~q\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|valB[19]~22_combout\,
	datad => \myprocessor|my_reg|regs:17:reg_array|r|bits:22:r~q\,
	combout => \myprocessor|my_reg|valB[22]~502_combout\);

-- Location: LCCOMB_X57_Y38_N24
\myprocessor|my_reg|valB[22]~500\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[22]~500_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[19]~680_combout\) # ((\myprocessor|my_reg|regs:20:reg_array|r|bits:22:r~q\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:22:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_reg|regs:20:reg_array|r|bits:22:r~q\,
	combout => \myprocessor|my_reg|valB[22]~500_combout\);

-- Location: LCCOMB_X58_Y42_N10
\myprocessor|my_reg|valB[22]~501\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[22]~501_combout\ = (\myprocessor|my_reg|valB[22]~500_combout\ & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:22:r~q\) # ((!\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[22]~500_combout\ & 
-- (((\myprocessor|my_reg|regs:23:reg_array|r|bits:22:r~q\ & \myprocessor|my_reg|valB[19]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:22:reg_array|r|bits:22:r~q\,
	datab => \myprocessor|my_reg|valB[22]~500_combout\,
	datac => \myprocessor|my_reg|regs:23:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[22]~501_combout\);

-- Location: LCCOMB_X57_Y36_N10
\myprocessor|my_reg|valB[22]~503\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[22]~503_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[22]~502_combout\ & (\myprocessor|my_reg|regs:19:reg_array|r|bits:22:r~q\)) # (!\myprocessor|my_reg|valB[22]~502_combout\ & 
-- ((\myprocessor|my_reg|valB[22]~501_combout\))))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[22]~502_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:19:reg_array|r|bits:22:r~q\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|valB[22]~502_combout\,
	datad => \myprocessor|my_reg|valB[22]~501_combout\,
	combout => \myprocessor|my_reg|valB[22]~503_combout\);

-- Location: LCCOMB_X59_Y41_N4
\myprocessor|my_reg|valB[22]~505\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[22]~505_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|regs:31:reg_array|r|bits:22:r~q\) # (\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (\myprocessor|my_reg|regs:29:reg_array|r|bits:22:r~q\ & ((!\myprocessor|my_reg|valB[19]~684_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:29:reg_array|r|bits:22:r~q\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_reg|valB[19]~684_combout\,
	combout => \myprocessor|my_reg|valB[22]~505_combout\);

-- Location: LCCOMB_X56_Y40_N16
\myprocessor|my_reg|valB[22]~506\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[22]~506_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[22]~505_combout\ & (\myprocessor|my_reg|regs:30:reg_array|r|bits:22:r~q\)) # (!\myprocessor|my_reg|valB[22]~505_combout\ & 
-- ((\myprocessor|my_reg|regs:28:reg_array|r|bits:22:r~q\))))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|valB[22]~505_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[22]~505_combout\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_reg|regs:28:reg_array|r|bits:22:r~q\,
	combout => \myprocessor|my_reg|valB[22]~506_combout\);

-- Location: LCCOMB_X56_Y40_N2
\myprocessor|my_reg|valB[22]~507\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[22]~507_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|valB[19]~22_combout\)) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\ & 
-- ((\myprocessor|my_reg|valB[22]~506_combout\))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:22:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_reg|valB[22]~506_combout\,
	combout => \myprocessor|my_reg|valB[22]~507_combout\);

-- Location: LCCOMB_X57_Y36_N14
\myprocessor|my_reg|valB[22]~508\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[22]~508_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[22]~507_combout\ & ((\myprocessor|my_reg|regs:27:reg_array|r|bits:22:r~q\))) # (!\myprocessor|my_reg|valB[22]~507_combout\ & 
-- (\myprocessor|my_reg|regs:25:reg_array|r|bits:22:r~q\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|valB[22]~507_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[22]~507_combout\,
	datac => \myprocessor|my_reg|regs:25:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_reg|regs:27:reg_array|r|bits:22:r~q\,
	combout => \myprocessor|my_reg|valB[22]~508_combout\);

-- Location: LCCOMB_X57_Y36_N0
\myprocessor|my_reg|valB[22]~504\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[22]~504_combout\ = (\myprocessor|my_reg|valB[19]~31_combout\ & (((\myprocessor|mux_rdst|F[3]~1_combout\)))) # (!\myprocessor|my_reg|valB[19]~31_combout\ & ((\myprocessor|mux_rdst|F[3]~1_combout\ & 
-- ((\myprocessor|my_reg|regs:24:reg_array|r|bits:22:r~q\))) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & (\myprocessor|my_reg|regs:16:reg_array|r|bits:22:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:16:reg_array|r|bits:22:r~q\,
	datab => \myprocessor|my_reg|valB[19]~31_combout\,
	datac => \myprocessor|my_reg|regs:24:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|mux_rdst|F[3]~1_combout\,
	combout => \myprocessor|my_reg|valB[22]~504_combout\);

-- Location: LCCOMB_X57_Y36_N12
\myprocessor|my_reg|valB[22]~509\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[22]~509_combout\ = (\myprocessor|my_reg|valB[19]~31_combout\ & ((\myprocessor|my_reg|valB[22]~504_combout\ & ((\myprocessor|my_reg|valB[22]~508_combout\))) # (!\myprocessor|my_reg|valB[22]~504_combout\ & 
-- (\myprocessor|my_reg|valB[22]~503_combout\)))) # (!\myprocessor|my_reg|valB[19]~31_combout\ & (((\myprocessor|my_reg|valB[22]~504_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[22]~503_combout\,
	datab => \myprocessor|my_reg|valB[19]~31_combout\,
	datac => \myprocessor|my_reg|valB[22]~508_combout\,
	datad => \myprocessor|my_reg|valB[22]~504_combout\,
	combout => \myprocessor|my_reg|valB[22]~509_combout\);

-- Location: LCCOMB_X57_Y36_N18
\myprocessor|my_reg|valB[22]~519\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[22]~519_combout\ = (\myprocessor|my_reg|valB[19]~39_combout\ & ((\myprocessor|my_reg|valB[22]~518_combout\ & (\myprocessor|my_reg|regs:8:reg_array|r|bits:22:r~q\)) # (!\myprocessor|my_reg|valB[22]~518_combout\ & 
-- ((\myprocessor|my_reg|valB[22]~509_combout\))))) # (!\myprocessor|my_reg|valB[19]~39_combout\ & (\myprocessor|my_reg|valB[22]~518_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~39_combout\,
	datab => \myprocessor|my_reg|valB[22]~518_combout\,
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_reg|valB[22]~509_combout\,
	combout => \myprocessor|my_reg|valB[22]~519_combout\);

-- Location: LCCOMB_X56_Y34_N18
\myprocessor|my_alu|R_and[23]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(23) = (\myprocessor|my_reg|valA[23]~484_combout\ & ((\myprocessor|my_control|ALUinB~1_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- ((\myprocessor|my_reg|valB[23]~499_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datab => \myprocessor|my_reg|valA[23]~484_combout\,
	datac => \myprocessor|my_control|ALUinB~1_combout\,
	datad => \myprocessor|my_reg|valB[23]~499_combout\,
	combout => \myprocessor|my_alu|R_and\(23));

-- Location: LCCOMB_X53_Y29_N0
\myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~46_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~41_combout\))) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~45_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~41_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~46_combout\);

-- Location: LCCOMB_X53_Y29_N18
\myprocessor|my_alu|shifter_inst|LxxNxx|F[23]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxNxx|F[23]~14_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~38_combout\))) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~46_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~38_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxNxx|F[23]~14_combout\);

-- Location: LCCOMB_X53_Y31_N26
\myprocessor|my_alu|shifter_inst|LxxNxx|F[15]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxNxx|F[15]~8_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~32_combout\))) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~34_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~32_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxNxx|F[15]~8_combout\);

-- Location: LCCOMB_X53_Y31_N6
\myprocessor|mux_rwd|F[23]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[23]~56_combout\ = (\myprocessor|mux_rwd|F[21]~98_combout\ & (((\myprocessor|my_alu|shifter_inst|LxxNxx|F[15]~8_combout\) # (\myprocessor|mux_rwd|F[21]~21_combout\)))) # (!\myprocessor|mux_rwd|F[21]~98_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxNxx|F[23]~14_combout\ & ((!\myprocessor|mux_rwd|F[21]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[21]~98_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxNxx|F[23]~14_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxNxx|F[15]~8_combout\,
	datad => \myprocessor|mux_rwd|F[21]~21_combout\,
	combout => \myprocessor|mux_rwd|F[23]~56_combout\);

-- Location: LCCOMB_X54_Y33_N12
\myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~10_combout\ = (!\myprocessor|mux_aluinb|F[1]~93_combout\ & (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|mux_aluinb|F[3]~67_combout\ & !\myprocessor|mux_aluinb|F[2]~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datab => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datac => \myprocessor|mux_aluinb|F[3]~67_combout\,
	datad => \myprocessor|mux_aluinb|F[2]~65_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~10_combout\);

-- Location: LCCOMB_X54_Y33_N14
\myprocessor|my_alu|shifter_inst|RxxNxx|F[23]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxNxx|F[23]~13_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~46_combout\)) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~46_combout\,
	datab => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~48_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxNxx|F[23]~13_combout\);

-- Location: LCCOMB_X54_Y33_N16
\myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~11_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~10_combout\ & ((\myprocessor|my_reg|valA[31]~624_combout\) # ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[23]~13_combout\ & 
-- !\myprocessor|mux_aluinb|F[3]~67_combout\)))) # (!\myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~10_combout\ & (\myprocessor|my_alu|shifter_inst|RxxNxx|F[23]~13_combout\ & (!\myprocessor|mux_aluinb|F[3]~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~10_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxNxx|F[23]~13_combout\,
	datac => \myprocessor|mux_aluinb|F[3]~67_combout\,
	datad => \myprocessor|my_reg|valA[31]~624_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~11_combout\);

-- Location: LCCOMB_X53_Y32_N30
\myprocessor|my_alu|shifter_inst|RNxxxx|F~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RNxxxx|F~5_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~11_combout\ & !\myprocessor|mux_aluinb|F[4]~68_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~11_combout\,
	datac => \myprocessor|mux_aluinb|F[4]~68_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RNxxxx|F~5_combout\);

-- Location: LCCOMB_X53_Y31_N4
\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~12_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~0_combout\))) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~2_combout\,
	datac => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~0_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~12_combout\);

-- Location: LCCOMB_X53_Y31_N0
\myprocessor|my_alu|shifter_inst|LxNxxx|F~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F~5_combout\ = (!\myprocessor|mux_aluinb|F[3]~67_combout\ & ((\myprocessor|mux_aluinb|F[2]~65_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~12_combout\))) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~14_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~12_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|mux_aluinb|F[3]~67_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F~5_combout\);

-- Location: LCCOMB_X53_Y32_N8
\myprocessor|mux_rwd|F[23]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[23]~57_combout\ = (\myprocessor|mux_rwd|F[23]~56_combout\ & (((\myprocessor|my_alu|shifter_inst|RNxxxx|F~5_combout\)) # (!\myprocessor|mux_rwd|F[21]~21_combout\))) # (!\myprocessor|mux_rwd|F[23]~56_combout\ & 
-- (\myprocessor|mux_rwd|F[21]~21_combout\ & ((\myprocessor|my_alu|shifter_inst|LxNxxx|F~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[23]~56_combout\,
	datab => \myprocessor|mux_rwd|F[21]~21_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RNxxxx|F~5_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxNxxx|F~5_combout\,
	combout => \myprocessor|mux_rwd|F[23]~57_combout\);

-- Location: LCCOMB_X56_Y34_N6
\myprocessor|mux_input_out|F~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~78_combout\ = (\myprocessor|mux_rwd|F[21]~26_combout\ & ((\myprocessor|my_alu|R_and\(23)) # ((\myprocessor|mux_rwd|F[21]~24_combout\)))) # (!\myprocessor|mux_rwd|F[21]~26_combout\ & (((\myprocessor|mux_rwd|F[23]~57_combout\ & 
-- !\myprocessor|mux_rwd|F[21]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[21]~26_combout\,
	datab => \myprocessor|my_alu|R_and\(23),
	datac => \myprocessor|mux_rwd|F[23]~57_combout\,
	datad => \myprocessor|mux_rwd|F[21]~24_combout\,
	combout => \myprocessor|mux_input_out|F~78_combout\);

-- Location: LCCOMB_X56_Y34_N24
\myprocessor|mux_input_out|F~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~79_combout\ = (\myprocessor|mux_input_out|F~78_combout\ & (((\myprocessor|my_alu|adder_inst|upper1|carry[7]~5_combout\) # (!\myprocessor|mux_rwd|F[21]~24_combout\)))) # (!\myprocessor|mux_input_out|F~78_combout\ & 
-- (\myprocessor|my_alu|adder_inst|upper0|carry[7]~5_combout\ & ((\myprocessor|mux_rwd|F[21]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_input_out|F~78_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper0|carry[7]~5_combout\,
	datac => \myprocessor|my_alu|adder_inst|upper1|carry[7]~5_combout\,
	datad => \myprocessor|mux_rwd|F[21]~24_combout\,
	combout => \myprocessor|mux_input_out|F~79_combout\);

-- Location: LCCOMB_X56_Y34_N8
\myprocessor|mux_input_out|F~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~77_combout\ = (\myprocessor|mux_rwd|F[25]~20_combout\ & (((\myprocessor|mux_aluinb|F[23]~83_combout\) # (\myprocessor|my_reg|valA[23]~484_combout\)))) # (!\myprocessor|mux_rwd|F[25]~20_combout\ & 
-- (\myprocessor|my_control|ALUop[0]~1_combout\ $ (\myprocessor|mux_aluinb|F[23]~83_combout\ $ (\myprocessor|my_reg|valA[23]~484_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[25]~20_combout\,
	datab => \myprocessor|my_control|ALUop[0]~1_combout\,
	datac => \myprocessor|mux_aluinb|F[23]~83_combout\,
	datad => \myprocessor|my_reg|valA[23]~484_combout\,
	combout => \myprocessor|mux_input_out|F~77_combout\);

-- Location: LCCOMB_X56_Y34_N10
\myprocessor|mux_input_out|F~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~80_combout\ = (\myprocessor|mux_rwd|F[25]~20_combout\ & (((\myprocessor|mux_input_out|F~77_combout\)))) # (!\myprocessor|mux_rwd|F[25]~20_combout\ & (\myprocessor|mux_input_out|F~79_combout\ $ 
-- (((!\myprocessor|mux_input_out|F~77_combout\ & \myprocessor|mux_rwd|F[21]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[25]~20_combout\,
	datab => \myprocessor|mux_input_out|F~79_combout\,
	datac => \myprocessor|mux_input_out|F~77_combout\,
	datad => \myprocessor|mux_rwd|F[21]~24_combout\,
	combout => \myprocessor|mux_input_out|F~80_combout\);

-- Location: LCCOMB_X56_Y34_N28
\myprocessor|mux_input_out|F~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~81_combout\ = (\myprocessor|mux_input_out|F~0_combout\ & ((\myprocessor|my_control|Equal5~0_combout\ & (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(23))) # (!\myprocessor|my_control|Equal5~0_combout\ & 
-- ((\myprocessor|mux_input_out|F~80_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal5~0_combout\,
	datab => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|mux_input_out|F~0_combout\,
	datad => \myprocessor|mux_input_out|F~80_combout\,
	combout => \myprocessor|mux_input_out|F~81_combout\);

-- Location: FF_X61_Y35_N3
\myprocessor|my_reg|regs:8:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[8]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:8:reg_array|r|bits:23:r~q\);

-- Location: LCCOMB_X61_Y35_N2
\myprocessor|my_reg|valA[23]~465\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[23]~465_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_reg|regs:9:reg_array|r|bits:23:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:8:reg_array|r|bits:23:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_reg|regs:9:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_reg|valA[23]~465_combout\);

-- Location: LCCOMB_X60_Y36_N18
\myprocessor|my_reg|valA[23]~466\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[23]~466_combout\ = (\myprocessor|my_reg|valA[23]~465_combout\ & (((\myprocessor|my_reg|regs:11:reg_array|r|bits:23:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\myprocessor|my_reg|valA[23]~465_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:10:reg_array|r|bits:23:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[23]~465_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_reg|regs:11:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_reg|valA[23]~466_combout\);

-- Location: LCCOMB_X59_Y40_N22
\myprocessor|my_reg|valA[23]~474\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[23]~474_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:23:reg_array|r|bits:23:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_reg|regs:19:reg_array|r|bits:23:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_reg|regs:23:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_reg|valA[23]~474_combout\);

-- Location: LCCOMB_X58_Y40_N28
\myprocessor|my_reg|valA[23]~475\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[23]~475_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[23]~474_combout\ & (\myprocessor|my_reg|regs:31:reg_array|r|bits:23:r~q\)) # 
-- (!\myprocessor|my_reg|valA[23]~474_combout\ & ((\myprocessor|my_reg|regs:27:reg_array|r|bits:23:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|valA[23]~474_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|valA[23]~474_combout\,
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_reg|regs:27:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_reg|valA[23]~475_combout\);

-- Location: LCCOMB_X57_Y41_N22
\myprocessor|my_reg|valA[23]~469\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[23]~469_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:23:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|regs:18:reg_array|r|bits:23:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:22:reg_array|r|bits:23:r~q\,
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[23]~469_combout\);

-- Location: LCCOMB_X57_Y41_N16
\myprocessor|my_reg|valA[23]~470\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[23]~470_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[23]~469_combout\ & ((\myprocessor|my_reg|regs:30:reg_array|r|bits:23:r~q\))) # 
-- (!\myprocessor|my_reg|valA[23]~469_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:23:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|valA[23]~469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:26:reg_array|r|bits:23:r~q\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_reg|valA[23]~469_combout\,
	combout => \myprocessor|my_reg|valA[23]~470_combout\);

-- Location: LCCOMB_X59_Y39_N0
\myprocessor|my_reg|valA[23]~471\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[23]~471_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:24:reg_array|r|bits:23:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\myprocessor|my_reg|regs:16:reg_array|r|bits:23:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_reg|regs:24:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_reg|valA[23]~471_combout\);

-- Location: LCCOMB_X59_Y39_N10
\myprocessor|my_reg|valA[23]~472\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[23]~472_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[23]~471_combout\ & ((\myprocessor|my_reg|regs:28:reg_array|r|bits:23:r~q\))) # 
-- (!\myprocessor|my_reg|valA[23]~471_combout\ & (\myprocessor|my_reg|regs:20:reg_array|r|bits:23:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|valA[23]~471_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:20:reg_array|r|bits:23:r~q\,
	datac => \myprocessor|my_reg|regs:28:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_reg|valA[23]~471_combout\,
	combout => \myprocessor|my_reg|valA[23]~472_combout\);

-- Location: LCCOMB_X58_Y37_N22
\myprocessor|my_reg|valA[23]~473\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[23]~473_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|valA[23]~470_combout\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[23]~472_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|valA[23]~470_combout\,
	datac => \myprocessor|my_reg|valA[23]~472_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[23]~473_combout\);

-- Location: LCCOMB_X56_Y41_N12
\myprocessor|my_reg|valA[23]~467\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[23]~467_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_reg|regs:25:reg_array|r|bits:23:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:17:reg_array|r|bits:23:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_reg|regs:25:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_reg|valA[23]~467_combout\);

-- Location: LCCOMB_X58_Y37_N12
\myprocessor|my_reg|valA[23]~468\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[23]~468_combout\ = (\myprocessor|my_reg|valA[23]~467_combout\ & (((\myprocessor|my_reg|regs:29:reg_array|r|bits:23:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_reg|valA[23]~467_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:23:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:21:reg_array|r|bits:23:r~q\,
	datab => \myprocessor|my_reg|valA[23]~467_combout\,
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[23]~468_combout\);

-- Location: LCCOMB_X58_Y37_N16
\myprocessor|my_reg|valA[23]~476\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[23]~476_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[23]~473_combout\ & (\myprocessor|my_reg|valA[23]~475_combout\)) # (!\myprocessor|my_reg|valA[23]~473_combout\ & 
-- ((\myprocessor|my_reg|valA[23]~468_combout\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|valA[23]~473_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|valA[23]~475_combout\,
	datac => \myprocessor|my_reg|valA[23]~473_combout\,
	datad => \myprocessor|my_reg|valA[23]~468_combout\,
	combout => \myprocessor|my_reg|valA[23]~476_combout\);

-- Location: LCCOMB_X59_Y32_N30
\myprocessor|my_reg|valA[23]~477\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[23]~477_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:6:reg_array|r|bits:23:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:4:reg_array|r|bits:23:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:4:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_reg|regs:6:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_reg|valA[23]~477_combout\);

-- Location: LCCOMB_X60_Y32_N8
\myprocessor|my_reg|valA[23]~478\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[23]~478_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[23]~477_combout\ & ((\myprocessor|my_reg|regs:7:reg_array|r|bits:23:r~q\))) # 
-- (!\myprocessor|my_reg|valA[23]~477_combout\ & (\myprocessor|my_reg|regs:5:reg_array|r|bits:23:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|valA[23]~477_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:5:reg_array|r|bits:23:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_reg|valA[23]~477_combout\,
	combout => \myprocessor|my_reg|valA[23]~478_combout\);

-- Location: LCCOMB_X62_Y33_N26
\myprocessor|my_reg|valA[23]~479\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[23]~479_combout\ = (\myprocessor|my_reg|valA[16]~17_combout\ & ((\myprocessor|my_reg|valA[16]~18_combout\ & (\myprocessor|my_reg|valA[23]~478_combout\)) # (!\myprocessor|my_reg|valA[16]~18_combout\ & 
-- ((\myprocessor|my_reg|regs:1:reg_array|r|bits:23:r~q\))))) # (!\myprocessor|my_reg|valA[16]~17_combout\ & (((\myprocessor|my_reg|valA[16]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[23]~478_combout\,
	datab => \myprocessor|my_reg|valA[16]~17_combout\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_reg|valA[16]~18_combout\,
	combout => \myprocessor|my_reg|valA[23]~479_combout\);

-- Location: LCCOMB_X61_Y33_N26
\myprocessor|my_reg|valA[23]~480\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[23]~480_combout\ = (\myprocessor|my_reg|valA[16]~14_combout\ & ((\myprocessor|my_reg|valA[23]~479_combout\ & ((\myprocessor|my_reg|regs:3:reg_array|r|bits:23:r~q\))) # (!\myprocessor|my_reg|valA[23]~479_combout\ & 
-- (\myprocessor|my_reg|regs:2:reg_array|r|bits:23:r~q\)))) # (!\myprocessor|my_reg|valA[16]~14_combout\ & (\myprocessor|my_reg|valA[23]~479_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~14_combout\,
	datab => \myprocessor|my_reg|valA[23]~479_combout\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_reg|regs:3:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_reg|valA[23]~480_combout\);

-- Location: LCCOMB_X58_Y37_N10
\myprocessor|my_reg|valA[23]~481\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[23]~481_combout\ = (\myprocessor|my_reg|valA[16]~10_combout\ & ((\myprocessor|my_reg|valA[23]~476_combout\) # ((\myprocessor|my_reg|valA[16]~13_combout\)))) # (!\myprocessor|my_reg|valA[16]~10_combout\ & 
-- (((\myprocessor|my_reg|valA[23]~480_combout\ & !\myprocessor|my_reg|valA[16]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~10_combout\,
	datab => \myprocessor|my_reg|valA[23]~476_combout\,
	datac => \myprocessor|my_reg|valA[23]~480_combout\,
	datad => \myprocessor|my_reg|valA[16]~13_combout\,
	combout => \myprocessor|my_reg|valA[23]~481_combout\);

-- Location: LCCOMB_X61_Y35_N20
\myprocessor|my_reg|valA[23]~482\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[23]~482_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:14:reg_array|r|bits:23:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\myprocessor|my_reg|regs:12:reg_array|r|bits:23:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:12:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_reg|regs:14:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_reg|valA[23]~482_combout\);

-- Location: LCCOMB_X58_Y35_N22
\myprocessor|my_reg|valA[23]~483\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[23]~483_combout\ = (\myprocessor|my_reg|valA[23]~482_combout\ & (((\myprocessor|my_reg|regs:15:reg_array|r|bits:23:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (!\myprocessor|my_reg|valA[23]~482_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|regs:13:reg_array|r|bits:23:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[23]~482_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:15:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_reg|regs:13:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_reg|valA[23]~483_combout\);

-- Location: LCCOMB_X58_Y37_N20
\myprocessor|my_reg|valA[23]~484\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[23]~484_combout\ = (\myprocessor|my_reg|valA[16]~13_combout\ & ((\myprocessor|my_reg|valA[23]~481_combout\ & ((\myprocessor|my_reg|valA[23]~483_combout\))) # (!\myprocessor|my_reg|valA[23]~481_combout\ & 
-- (\myprocessor|my_reg|valA[23]~466_combout\)))) # (!\myprocessor|my_reg|valA[16]~13_combout\ & (((\myprocessor|my_reg|valA[23]~481_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[23]~466_combout\,
	datab => \myprocessor|my_reg|valA[16]~13_combout\,
	datac => \myprocessor|my_reg|valA[23]~481_combout\,
	datad => \myprocessor|my_reg|valA[23]~483_combout\,
	combout => \myprocessor|my_reg|valA[23]~484_combout\);

-- Location: LCCOMB_X56_Y34_N4
\myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~45_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[22]~464_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[23]~484_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_reg|valA[23]~484_combout\,
	datac => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datad => \myprocessor|my_reg|valA[22]~464_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~45_combout\);

-- Location: LCCOMB_X55_Y32_N24
\myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~47_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[24]~524_combout\)) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[25]~504_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_reg|valA[24]~524_combout\,
	datac => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datad => \myprocessor|my_reg|valA[25]~504_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~47_combout\);

-- Location: LCCOMB_X53_Y29_N12
\myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~48_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~45_combout\)) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~45_combout\,
	datab => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~47_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~48_combout\);

-- Location: LCCOMB_X57_Y36_N28
\myprocessor|my_alu|R[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[5]~17_combout\ = (\myprocessor|mux_aluinb|F[4]~68_combout\) # ((\myprocessor|my_control|ALUinB~1_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(3))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- ((\myprocessor|my_reg|valB[3]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUinB~1_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(3),
	datac => \myprocessor|my_reg|valB[3]~137_combout\,
	datad => \myprocessor|mux_aluinb|F[4]~68_combout\,
	combout => \myprocessor|my_alu|R[5]~17_combout\);

-- Location: LCCOMB_X53_Y29_N22
\myprocessor|mux_rwd|F[25]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[25]~58_combout\ = (\myprocessor|my_alu|R[5]~16_combout\ & (((\myprocessor|my_alu|R[5]~17_combout\)))) # (!\myprocessor|my_alu|R[5]~16_combout\ & ((\myprocessor|my_alu|R[5]~17_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[17]~1_combout\))) # (!\myprocessor|my_alu|R[5]~17_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~48_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxNxx|F[17]~1_combout\,
	datac => \myprocessor|my_alu|R[5]~16_combout\,
	datad => \myprocessor|my_alu|R[5]~17_combout\,
	combout => \myprocessor|mux_rwd|F[25]~58_combout\);

-- Location: LCCOMB_X53_Y29_N8
\myprocessor|mux_rwd|F[25]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[25]~59_combout\ = (\myprocessor|my_alu|R[5]~16_combout\ & ((\myprocessor|mux_rwd|F[25]~58_combout\ & (\myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~8_combout\)) # (!\myprocessor|mux_rwd|F[25]~58_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~42_combout\))))) # (!\myprocessor|my_alu|R[5]~16_combout\ & (((\myprocessor|mux_rwd|F[25]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~8_combout\,
	datab => \myprocessor|my_alu|R[5]~16_combout\,
	datac => \myprocessor|mux_rwd|F[25]~58_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~42_combout\,
	combout => \myprocessor|mux_rwd|F[25]~59_combout\);

-- Location: LCCOMB_X55_Y32_N22
\myprocessor|my_alu|adder_inst|upper0|sum[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|sum\(9) = \myprocessor|my_alu|adder_inst|upper0|carry[9]~7_combout\ $ (\myprocessor|my_reg|valA[25]~504_combout\ $ (\myprocessor|my_control|ALUop[0]~1_combout\ $ (\myprocessor|mux_aluinb|F[25]~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper0|carry[9]~7_combout\,
	datab => \myprocessor|my_reg|valA[25]~504_combout\,
	datac => \myprocessor|my_control|ALUop[0]~1_combout\,
	datad => \myprocessor|mux_aluinb|F[25]~86_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|sum\(9));

-- Location: LCCOMB_X56_Y32_N12
\myprocessor|mux_rwd|F[25]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[25]~60_combout\ = (\myprocessor|mux_rwd|F[25]~100_combout\ & (((\myprocessor|my_control|ALUop[2]~2_combout\)))) # (!\myprocessor|mux_rwd|F[25]~100_combout\ & ((\myprocessor|my_control|ALUop[2]~2_combout\ & 
-- ((!\myprocessor|my_alu|adder_inst|upper0|sum\(9)))) # (!\myprocessor|my_control|ALUop[2]~2_combout\ & (\myprocessor|mux_rwd|F[25]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[25]~100_combout\,
	datab => \myprocessor|mux_rwd|F[25]~59_combout\,
	datac => \myprocessor|my_control|ALUop[2]~2_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper0|sum\(9),
	combout => \myprocessor|mux_rwd|F[25]~60_combout\);

-- Location: LCCOMB_X55_Y32_N18
\myprocessor|my_alu|adder_inst|upper1|sum[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|sum\(9) = \myprocessor|my_control|ALUop[0]~1_combout\ $ (\myprocessor|my_reg|valA[25]~504_combout\ $ (\myprocessor|my_alu|adder_inst|upper1|carry[9]~7_combout\ $ (\myprocessor|mux_aluinb|F[25]~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[0]~1_combout\,
	datab => \myprocessor|my_reg|valA[25]~504_combout\,
	datac => \myprocessor|my_alu|adder_inst|upper1|carry[9]~7_combout\,
	datad => \myprocessor|mux_aluinb|F[25]~86_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|sum\(9));

-- Location: LCCOMB_X54_Y32_N4
\myprocessor|my_alu|shifter_inst|RxNxxx|F~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F~14_combout\ = (!\myprocessor|mux_aluinb|F[3]~67_combout\ & ((\myprocessor|mux_aluinb|F[2]~65_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~18_combout\))) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[3]~67_combout\,
	datab => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~13_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~18_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F~14_combout\);

-- Location: LCCOMB_X56_Y32_N10
\myprocessor|my_alu|shifter_inst|RNxxxx|F~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RNxxxx|F~6_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F~14_combout\ & !\myprocessor|mux_aluinb|F[4]~68_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|RxNxxx|F~14_combout\,
	datad => \myprocessor|mux_aluinb|F[4]~68_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RNxxxx|F~6_combout\);

-- Location: LCCOMB_X56_Y32_N30
\myprocessor|mux_rwd|F[25]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[25]~61_combout\ = (\myprocessor|mux_rwd|F[25]~60_combout\ & (((!\myprocessor|mux_rwd|F[25]~100_combout\)) # (!\myprocessor|my_alu|adder_inst|upper1|sum\(9)))) # (!\myprocessor|mux_rwd|F[25]~60_combout\ & 
-- (((\myprocessor|my_alu|shifter_inst|RNxxxx|F~6_combout\ & \myprocessor|mux_rwd|F[25]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[25]~60_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper1|sum\(9),
	datac => \myprocessor|my_alu|shifter_inst|RNxxxx|F~6_combout\,
	datad => \myprocessor|mux_rwd|F[25]~100_combout\,
	combout => \myprocessor|mux_rwd|F[25]~61_combout\);

-- Location: LCCOMB_X55_Y32_N12
\myprocessor|my_alu|R_and[25]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(25) = (\myprocessor|my_reg|valA[25]~504_combout\ & ((\myprocessor|my_control|ALUinB~1_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- ((\myprocessor|my_reg|valB[25]~559_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUinB~1_combout\,
	datab => \myprocessor|my_reg|valA[25]~504_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datad => \myprocessor|my_reg|valB[25]~559_combout\,
	combout => \myprocessor|my_alu|R_and\(25));

-- Location: LCCOMB_X56_Y32_N8
\myprocessor|mux_rwd|F[25]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[25]~62_combout\ = (\myprocessor|my_control|ALUop[1]~3_combout\ & ((\myprocessor|mux_rwd|F[25]~99_combout\) # ((\myprocessor|my_alu|R_and\(25))))) # (!\myprocessor|my_control|ALUop[1]~3_combout\ & 
-- (!\myprocessor|mux_rwd|F[25]~99_combout\ & (\myprocessor|mux_rwd|F[25]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[1]~3_combout\,
	datab => \myprocessor|mux_rwd|F[25]~99_combout\,
	datac => \myprocessor|mux_rwd|F[25]~61_combout\,
	datad => \myprocessor|my_alu|R_and\(25),
	combout => \myprocessor|mux_rwd|F[25]~62_combout\);

-- Location: LCCOMB_X57_Y32_N2
\myprocessor|mux_rwd|F[25]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[25]~63_combout\ = (\myprocessor|mux_rwd|F[25]~99_combout\ & ((\myprocessor|mux_rwd|F[25]~62_combout\ & ((\myprocessor|my_alu|R_or\(25)))) # (!\myprocessor|mux_rwd|F[25]~62_combout\ & 
-- (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(25))))) # (!\myprocessor|mux_rwd|F[25]~99_combout\ & (((\myprocessor|mux_rwd|F[25]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(25),
	datab => \myprocessor|my_alu|R_or\(25),
	datac => \myprocessor|mux_rwd|F[25]~99_combout\,
	datad => \myprocessor|mux_rwd|F[25]~62_combout\,
	combout => \myprocessor|mux_rwd|F[25]~63_combout\);

-- Location: LCCOMB_X58_Y35_N2
\myprocessor|mux_input_out|F~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~82_combout\ = (\myprocessor|mux_input_out|F~0_combout\ & \myprocessor|mux_rwd|F[25]~63_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_input_out|F~0_combout\,
	datad => \myprocessor|mux_rwd|F[25]~63_combout\,
	combout => \myprocessor|mux_input_out|F~82_combout\);

-- Location: FF_X62_Y35_N21
\myprocessor|my_reg|regs:14:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~82_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:14:reg_array|r|bits:25:r~q\);

-- Location: LCCOMB_X61_Y35_N0
\myprocessor|my_reg|valA[25]~502\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[25]~502_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:14:reg_array|r|bits:25:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_reg|regs:12:reg_array|r|bits:25:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:14:reg_array|r|bits:25:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:12:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_reg|valA[25]~502_combout\);

-- Location: LCCOMB_X58_Y35_N8
\myprocessor|my_reg|valA[25]~503\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[25]~503_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[25]~502_combout\ & ((\myprocessor|my_reg|regs:15:reg_array|r|bits:25:r~q\))) # 
-- (!\myprocessor|my_reg|valA[25]~502_combout\ & (\myprocessor|my_reg|regs:13:reg_array|r|bits:25:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|valA[25]~502_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|valA[25]~502_combout\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_reg|regs:15:reg_array|r|bits:25:r~q\,
	combout => \myprocessor|my_reg|valA[25]~503_combout\);

-- Location: LCCOMB_X61_Y35_N30
\myprocessor|my_reg|valA[25]~485\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[25]~485_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_reg|regs:9:reg_array|r|bits:25:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:8:reg_array|r|bits:25:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_reg|regs:9:reg_array|r|bits:25:r~q\,
	combout => \myprocessor|my_reg|valA[25]~485_combout\);

-- Location: LCCOMB_X63_Y35_N30
\myprocessor|my_reg|valA[25]~486\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[25]~486_combout\ = (\myprocessor|my_reg|valA[25]~485_combout\ & (((\myprocessor|my_reg|regs:11:reg_array|r|bits:25:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\myprocessor|my_reg|valA[25]~485_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:10:reg_array|r|bits:25:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[25]~485_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_reg|regs:10:reg_array|r|bits:25:r~q\,
	combout => \myprocessor|my_reg|valA[25]~486_combout\);

-- Location: LCCOMB_X59_Y40_N24
\myprocessor|my_reg|valA[25]~494\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[25]~494_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:23:reg_array|r|bits:25:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\myprocessor|my_reg|regs:19:reg_array|r|bits:25:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:23:reg_array|r|bits:25:r~q\,
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[25]~494_combout\);

-- Location: LCCOMB_X58_Y40_N26
\myprocessor|my_reg|valA[25]~495\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[25]~495_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[25]~494_combout\ & ((\myprocessor|my_reg|regs:31:reg_array|r|bits:25:r~q\))) # 
-- (!\myprocessor|my_reg|valA[25]~494_combout\ & (\myprocessor|my_reg|regs:27:reg_array|r|bits:25:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|valA[25]~494_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:27:reg_array|r|bits:25:r~q\,
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_reg|valA[25]~494_combout\,
	combout => \myprocessor|my_reg|valA[25]~495_combout\);

-- Location: LCCOMB_X56_Y41_N8
\myprocessor|my_reg|valA[25]~487\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[25]~487_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_reg|regs:25:reg_array|r|bits:25:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:17:reg_array|r|bits:25:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_reg|regs:25:reg_array|r|bits:25:r~q\,
	combout => \myprocessor|my_reg|valA[25]~487_combout\);

-- Location: LCCOMB_X56_Y38_N26
\myprocessor|my_reg|valA[25]~488\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[25]~488_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[25]~487_combout\ & ((\myprocessor|my_reg|regs:29:reg_array|r|bits:25:r~q\))) # 
-- (!\myprocessor|my_reg|valA[25]~487_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:25:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|valA[25]~487_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:21:reg_array|r|bits:25:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_reg|valA[25]~487_combout\,
	combout => \myprocessor|my_reg|valA[25]~488_combout\);

-- Location: LCCOMB_X61_Y40_N12
\myprocessor|my_reg|valA[25]~491\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[25]~491_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_reg|regs:24:reg_array|r|bits:25:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:16:reg_array|r|bits:25:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_reg|regs:24:reg_array|r|bits:25:r~q\,
	combout => \myprocessor|my_reg|valA[25]~491_combout\);

-- Location: LCCOMB_X60_Y40_N16
\myprocessor|my_reg|valA[25]~492\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[25]~492_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[25]~491_combout\ & ((\myprocessor|my_reg|regs:28:reg_array|r|bits:25:r~q\))) # 
-- (!\myprocessor|my_reg|valA[25]~491_combout\ & (\myprocessor|my_reg|regs:20:reg_array|r|bits:25:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|valA[25]~491_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:20:reg_array|r|bits:25:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:28:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_reg|valA[25]~491_combout\,
	combout => \myprocessor|my_reg|valA[25]~492_combout\);

-- Location: LCCOMB_X57_Y41_N24
\myprocessor|my_reg|valA[25]~489\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[25]~489_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:25:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|regs:18:reg_array|r|bits:25:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:22:reg_array|r|bits:25:r~q\,
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[25]~489_combout\);

-- Location: LCCOMB_X56_Y40_N22
\myprocessor|my_reg|valA[25]~490\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[25]~490_combout\ = (\myprocessor|my_reg|valA[25]~489_combout\ & (((\myprocessor|my_reg|regs:30:reg_array|r|bits:25:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))) # 
-- (!\myprocessor|my_reg|valA[25]~489_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:26:reg_array|r|bits:25:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[25]~489_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_reg|regs:26:reg_array|r|bits:25:r~q\,
	combout => \myprocessor|my_reg|valA[25]~490_combout\);

-- Location: LCCOMB_X59_Y33_N18
\myprocessor|my_reg|valA[25]~493\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[25]~493_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # (\myprocessor|my_reg|valA[25]~490_combout\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|valA[25]~492_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|valA[25]~492_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_reg|valA[25]~490_combout\,
	combout => \myprocessor|my_reg|valA[25]~493_combout\);

-- Location: LCCOMB_X59_Y33_N28
\myprocessor|my_reg|valA[25]~496\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[25]~496_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[25]~493_combout\ & (\myprocessor|my_reg|valA[25]~495_combout\)) # (!\myprocessor|my_reg|valA[25]~493_combout\ & 
-- ((\myprocessor|my_reg|valA[25]~488_combout\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|valA[25]~493_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[25]~495_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|valA[25]~488_combout\,
	datad => \myprocessor|my_reg|valA[25]~493_combout\,
	combout => \myprocessor|my_reg|valA[25]~496_combout\);

-- Location: LCCOMB_X61_Y32_N10
\myprocessor|my_reg|valA[25]~497\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[25]~497_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:6:reg_array|r|bits:25:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\myprocessor|my_reg|regs:4:reg_array|r|bits:25:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|regs:6:reg_array|r|bits:25:r~q\,
	datac => \myprocessor|my_reg|regs:4:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[25]~497_combout\);

-- Location: LCCOMB_X60_Y32_N28
\myprocessor|my_reg|valA[25]~498\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[25]~498_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[25]~497_combout\ & (\myprocessor|my_reg|regs:7:reg_array|r|bits:25:r~q\)) # 
-- (!\myprocessor|my_reg|valA[25]~497_combout\ & ((\myprocessor|my_reg|regs:5:reg_array|r|bits:25:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|valA[25]~497_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|valA[25]~497_combout\,
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_reg|regs:5:reg_array|r|bits:25:r~q\,
	combout => \myprocessor|my_reg|valA[25]~498_combout\);

-- Location: LCCOMB_X63_Y32_N16
\myprocessor|my_reg|valA[25]~499\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[25]~499_combout\ = (\myprocessor|my_reg|valA[16]~17_combout\ & ((\myprocessor|my_reg|valA[16]~18_combout\ & (\myprocessor|my_reg|valA[25]~498_combout\)) # (!\myprocessor|my_reg|valA[16]~18_combout\ & 
-- ((\myprocessor|my_reg|regs:1:reg_array|r|bits:25:r~q\))))) # (!\myprocessor|my_reg|valA[16]~17_combout\ & (((\myprocessor|my_reg|valA[16]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~17_combout\,
	datab => \myprocessor|my_reg|valA[25]~498_combout\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_reg|valA[16]~18_combout\,
	combout => \myprocessor|my_reg|valA[25]~499_combout\);

-- Location: LCCOMB_X63_Y33_N12
\myprocessor|my_reg|valA[25]~500\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[25]~500_combout\ = (\myprocessor|my_reg|valA[16]~14_combout\ & ((\myprocessor|my_reg|valA[25]~499_combout\ & (\myprocessor|my_reg|regs:3:reg_array|r|bits:25:r~q\)) # (!\myprocessor|my_reg|valA[25]~499_combout\ & 
-- ((\myprocessor|my_reg|regs:2:reg_array|r|bits:25:r~q\))))) # (!\myprocessor|my_reg|valA[16]~14_combout\ & (((\myprocessor|my_reg|valA[25]~499_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~14_combout\,
	datab => \myprocessor|my_reg|regs:3:reg_array|r|bits:25:r~q\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_reg|valA[25]~499_combout\,
	combout => \myprocessor|my_reg|valA[25]~500_combout\);

-- Location: LCCOMB_X59_Y33_N14
\myprocessor|my_reg|valA[25]~501\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[25]~501_combout\ = (\myprocessor|my_reg|valA[16]~13_combout\ & (((\myprocessor|my_reg|valA[16]~10_combout\)))) # (!\myprocessor|my_reg|valA[16]~13_combout\ & ((\myprocessor|my_reg|valA[16]~10_combout\ & 
-- (\myprocessor|my_reg|valA[25]~496_combout\)) # (!\myprocessor|my_reg|valA[16]~10_combout\ & ((\myprocessor|my_reg|valA[25]~500_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~13_combout\,
	datab => \myprocessor|my_reg|valA[25]~496_combout\,
	datac => \myprocessor|my_reg|valA[16]~10_combout\,
	datad => \myprocessor|my_reg|valA[25]~500_combout\,
	combout => \myprocessor|my_reg|valA[25]~501_combout\);

-- Location: LCCOMB_X59_Y35_N18
\myprocessor|my_reg|valA[25]~504\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[25]~504_combout\ = (\myprocessor|my_reg|valA[16]~13_combout\ & ((\myprocessor|my_reg|valA[25]~501_combout\ & (\myprocessor|my_reg|valA[25]~503_combout\)) # (!\myprocessor|my_reg|valA[25]~501_combout\ & 
-- ((\myprocessor|my_reg|valA[25]~486_combout\))))) # (!\myprocessor|my_reg|valA[16]~13_combout\ & (((\myprocessor|my_reg|valA[25]~501_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[25]~503_combout\,
	datab => \myprocessor|my_reg|valA[16]~13_combout\,
	datac => \myprocessor|my_reg|valA[25]~486_combout\,
	datad => \myprocessor|my_reg|valA[25]~501_combout\,
	combout => \myprocessor|my_reg|valA[25]~504_combout\);

-- Location: LCCOMB_X54_Y33_N20
\myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~12_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[26]~544_combout\)) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[25]~504_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_reg|valA[26]~544_combout\,
	datac => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datad => \myprocessor|my_reg|valA[25]~504_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~12_combout\);

-- Location: LCCOMB_X53_Y33_N6
\myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~48_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~12_combout\)) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~12_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~14_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~48_combout\);

-- Location: LCCOMB_X57_Y33_N8
\myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~49_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~15_combout\))) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~3_combout\,
	datac => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~15_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~49_combout\);

-- Location: LCCOMB_X54_Y33_N18
\myprocessor|my_alu|shifter_inst|RxxNxx|F[19]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxNxx|F[19]~8_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~48_combout\)) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~48_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~49_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxNxx|F[19]~8_combout\);

-- Location: LCCOMB_X57_Y33_N22
\myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~6_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[16]~84_combout\)) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[15]~364_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datac => \myprocessor|my_reg|valA[16]~84_combout\,
	datad => \myprocessor|my_reg|valA[15]~364_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~6_combout\);

-- Location: LCCOMB_X57_Y33_N10
\myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~51_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~4_combout\))) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~6_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~4_combout\,
	datac => \myprocessor|mux_aluinb|F[1]~93_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~51_combout\);

-- Location: LCCOMB_X57_Y33_N0
\myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~0_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[12]~304_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[11]~284_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datac => \myprocessor|my_reg|valA[11]~284_combout\,
	datad => \myprocessor|my_reg|valA[12]~304_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~0_combout\);

-- Location: LCCOMB_X57_Y33_N28
\myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~52_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~7_combout\)) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~7_combout\,
	datac => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~0_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~52_combout\);

-- Location: LCCOMB_X57_Y33_N6
\myprocessor|my_alu|shifter_inst|RxxNxx|F[11]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxNxx|F[11]~9_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~51_combout\)) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~51_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~52_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxNxx|F[11]~9_combout\);

-- Location: LCCOMB_X53_Y34_N2
\myprocessor|my_alu|R[11]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[11]~95_combout\ = (\myprocessor|my_alu|R[1]~119_combout\ & (\myprocessor|my_alu|shifter_inst|RxxNxx|F[19]~8_combout\)) # (!\myprocessor|my_alu|R[1]~119_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[11]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|RxxNxx|F[19]~8_combout\,
	datac => \myprocessor|my_alu|R[1]~119_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxNxx|F[11]~9_combout\,
	combout => \myprocessor|my_alu|R[11]~95_combout\);

-- Location: LCCOMB_X53_Y31_N14
\myprocessor|my_alu|shifter_inst|LxNxxx|F[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F[11]~11_combout\ = (\myprocessor|mux_aluinb|F[3]~67_combout\ & (((\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~12_combout\ & !\myprocessor|mux_aluinb|F[2]~65_combout\)))) # 
-- (!\myprocessor|mux_aluinb|F[3]~67_combout\ & (\myprocessor|my_alu|shifter_inst|LxxNxx|F[11]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxNxx|F[11]~4_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~12_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|mux_aluinb|F[3]~67_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F[11]~11_combout\);

-- Location: LCCOMB_X53_Y34_N20
\myprocessor|my_alu|R[11]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[11]~96_combout\ = (\myprocessor|my_alu|R[1]~119_combout\) # ((!\myprocessor|mux_aluinb|F[4]~68_combout\ & \myprocessor|my_alu|shifter_inst|LxNxxx|F[11]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~119_combout\,
	datab => \myprocessor|mux_aluinb|F[4]~68_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxNxxx|F[11]~11_combout\,
	combout => \myprocessor|my_alu|R[11]~96_combout\);

-- Location: LCCOMB_X53_Y34_N30
\myprocessor|my_alu|R[11]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[11]~97_combout\ = (\myprocessor|my_alu|R[11]~96_combout\ & (((\myprocessor|my_alu|shifter_inst|RxNxxx|F~7_combout\ & !\myprocessor|mux_aluinb|F[3]~67_combout\)) # (!\myprocessor|my_alu|R[1]~119_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~119_combout\,
	datab => \myprocessor|my_alu|R[11]~96_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxNxxx|F~7_combout\,
	datad => \myprocessor|mux_aluinb|F[3]~67_combout\,
	combout => \myprocessor|my_alu|R[11]~97_combout\);

-- Location: LCCOMB_X53_Y35_N20
\myprocessor|my_alu|R[11]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[11]~98_combout\ = (\myprocessor|my_control|ALUop[1]~3_combout\) # ((\myprocessor|my_alu|R[1]~30_combout\ & ((\myprocessor|my_alu|R[11]~97_combout\))) # (!\myprocessor|my_alu|R[1]~30_combout\ & 
-- (\myprocessor|my_alu|R[11]~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~30_combout\,
	datab => \myprocessor|my_control|ALUop[1]~3_combout\,
	datac => \myprocessor|my_alu|R[11]~95_combout\,
	datad => \myprocessor|my_alu|R[11]~97_combout\,
	combout => \myprocessor|my_alu|R[11]~98_combout\);

-- Location: LCCOMB_X50_Y36_N12
\myprocessor|my_alu|R[11]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[11]~122_combout\ = \myprocessor|my_reg|valA[11]~284_combout\ $ (\myprocessor|mux_aluinb|F[11]~73_combout\ $ (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31)) # (!\myprocessor|my_control|ALUop[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[0]~0_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datac => \myprocessor|my_reg|valA[11]~284_combout\,
	datad => \myprocessor|mux_aluinb|F[11]~73_combout\,
	combout => \myprocessor|my_alu|R[11]~122_combout\);

-- Location: LCCOMB_X50_Y36_N14
\myprocessor|my_alu|R_and[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(11) = (\myprocessor|my_reg|valA[11]~284_combout\ & ((\myprocessor|my_control|ALUinB~1_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(11))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- ((\myprocessor|my_reg|valB[11]~299_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(11),
	datab => \myprocessor|my_reg|valA[11]~284_combout\,
	datac => \myprocessor|my_reg|valB[11]~299_combout\,
	datad => \myprocessor|my_control|ALUinB~1_combout\,
	combout => \myprocessor|my_alu|R_and\(11));

-- Location: LCCOMB_X50_Y36_N24
\myprocessor|my_alu|R[11]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[11]~101_combout\ = (\myprocessor|my_control|ALUop[1]~3_combout\ & ((\myprocessor|my_alu|R_and\(11)))) # (!\myprocessor|my_control|ALUop[1]~3_combout\ & (\myprocessor|my_alu|R[11]~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[11]~122_combout\,
	datab => \myprocessor|my_alu|R_and\(11),
	datac => \myprocessor|my_control|ALUop[1]~3_combout\,
	combout => \myprocessor|my_alu|R[11]~101_combout\);

-- Location: LCCOMB_X50_Y36_N10
\myprocessor|my_alu|R[11]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[11]~102_combout\ = (\myprocessor|my_alu|R[1]~29_combout\ & ((\myprocessor|my_alu|R[11]~101_combout\))) # (!\myprocessor|my_alu|R[1]~29_combout\ & (\myprocessor|my_alu|R[11]~100_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|R[1]~29_combout\,
	datac => \myprocessor|my_alu|R[11]~100_combout\,
	datad => \myprocessor|my_alu|R[11]~101_combout\,
	combout => \myprocessor|my_alu|R[11]~102_combout\);

-- Location: LCCOMB_X50_Y36_N20
\myprocessor|my_alu|R[11]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[11]~103_combout\ = (\myprocessor|my_alu|adder_inst|lower|carry[11]~12_combout\ & ((\myprocessor|my_alu|R[11]~98_combout\ & ((\myprocessor|my_alu|R[11]~102_combout\))) # (!\myprocessor|my_alu|R[11]~98_combout\ & 
-- (!\myprocessor|my_alu|R[11]~100_combout\)))) # (!\myprocessor|my_alu|adder_inst|lower|carry[11]~12_combout\ & ((\myprocessor|my_alu|R[11]~98_combout\ & (\myprocessor|my_alu|R[11]~100_combout\)) # (!\myprocessor|my_alu|R[11]~98_combout\ & 
-- ((!\myprocessor|my_alu|R[11]~102_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|lower|carry[11]~12_combout\,
	datab => \myprocessor|my_alu|R[11]~100_combout\,
	datac => \myprocessor|my_alu|R[11]~98_combout\,
	datad => \myprocessor|my_alu|R[11]~102_combout\,
	combout => \myprocessor|my_alu|R[11]~103_combout\);

-- Location: M9K_X64_Y34_N0
\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-fibonacci-dmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myprocessor|my_control|Equal6~0_combout\,
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y31_N6
\myprocessor|my_alu|shifter_inst|RxNxxx|F~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F~19_combout\ = (\myprocessor|my_alu|shifter_inst|RxxxNx|F~38_combout\ & \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F~38_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F~19_combout\);

-- Location: LCCOMB_X52_Y33_N12
\myprocessor|my_alu|shifter_inst|RxxNxx|F[14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxNxx|F[14]~2_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~21_combout\))) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~24_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~21_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxNxx|F[14]~2_combout\);

-- Location: LCCOMB_X53_Y30_N22
\myprocessor|my_alu|shifter_inst|LxNxxx|F[14]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F[14]~13_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~6_combout\))) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~9_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~6_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F[14]~13_combout\);

-- Location: LCCOMB_X50_Y31_N26
\myprocessor|my_alu|shifter_inst|LNxxxx|F~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LNxxxx|F~11_combout\ = (!\myprocessor|mux_aluinb|F[4]~68_combout\ & ((\myprocessor|mux_aluinb|F[3]~67_combout\ & ((\myprocessor|my_alu|shifter_inst|LxNxxx|F[14]~13_combout\))) # (!\myprocessor|mux_aluinb|F[3]~67_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxNxx|F[14]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[3]~67_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxNxx|F[14]~7_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxNxxx|F[14]~13_combout\,
	datad => \myprocessor|mux_aluinb|F[4]~68_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LNxxxx|F~11_combout\);

-- Location: LCCOMB_X50_Y31_N28
\myprocessor|mux_rwd|F[14]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[14]~37_combout\ = (\myprocessor|my_alu|R[1]~119_combout\ & (((\myprocessor|my_alu|R[1]~30_combout\)))) # (!\myprocessor|my_alu|R[1]~119_combout\ & ((\myprocessor|my_alu|R[1]~30_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LNxxxx|F~11_combout\))) # (!\myprocessor|my_alu|R[1]~30_combout\ & (\myprocessor|my_alu|shifter_inst|RxxNxx|F[14]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxNxx|F[14]~2_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LNxxxx|F~11_combout\,
	datac => \myprocessor|my_alu|R[1]~119_combout\,
	datad => \myprocessor|my_alu|R[1]~30_combout\,
	combout => \myprocessor|mux_rwd|F[14]~37_combout\);

-- Location: LCCOMB_X50_Y31_N24
\myprocessor|mux_rwd|F[14]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[14]~38_combout\ = (\myprocessor|mux_rwd|F[14]~37_combout\ & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F~19_combout\) # ((!\myprocessor|my_alu|R[1]~119_combout\)))) # (!\myprocessor|mux_rwd|F[14]~37_combout\ & 
-- (((\myprocessor|my_alu|R[1]~119_combout\ & \myprocessor|my_alu|shifter_inst|RxxNxx|F[22]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxNxxx|F~19_combout\,
	datab => \myprocessor|mux_rwd|F[14]~37_combout\,
	datac => \myprocessor|my_alu|R[1]~119_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxNxx|F[22]~3_combout\,
	combout => \myprocessor|mux_rwd|F[14]~38_combout\);

-- Location: LCCOMB_X58_Y33_N18
\myprocessor|my_alu|adder_inst|lower|carry[13]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry[13]~14_combout\ = (\myprocessor|my_alu|adder_inst|lower|carry[12]~13_combout\ & ((\myprocessor|my_reg|valA[12]~304_combout\) # (\myprocessor|my_control|ALUop[0]~1_combout\ $ 
-- (!\myprocessor|mux_aluinb|F[12]~76_combout\)))) # (!\myprocessor|my_alu|adder_inst|lower|carry[12]~13_combout\ & (\myprocessor|my_reg|valA[12]~304_combout\ & (\myprocessor|my_control|ALUop[0]~1_combout\ $ (!\myprocessor|mux_aluinb|F[12]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|lower|carry[12]~13_combout\,
	datab => \myprocessor|my_control|ALUop[0]~1_combout\,
	datac => \myprocessor|my_reg|valA[12]~304_combout\,
	datad => \myprocessor|mux_aluinb|F[12]~76_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|carry[13]~14_combout\);

-- Location: LCCOMB_X58_Y33_N20
\myprocessor|my_alu|adder_inst|lower|carry[14]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry[14]~15_combout\ = (\myprocessor|my_reg|valA[13]~324_combout\ & ((\myprocessor|my_alu|adder_inst|lower|carry[13]~14_combout\) # (\myprocessor|mux_aluinb|F[13]~75_combout\ $ 
-- (!\myprocessor|my_control|ALUop[0]~1_combout\)))) # (!\myprocessor|my_reg|valA[13]~324_combout\ & (\myprocessor|my_alu|adder_inst|lower|carry[13]~14_combout\ & (\myprocessor|mux_aluinb|F[13]~75_combout\ $ (!\myprocessor|my_control|ALUop[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[13]~75_combout\,
	datab => \myprocessor|my_control|ALUop[0]~1_combout\,
	datac => \myprocessor|my_reg|valA[13]~324_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|carry[13]~14_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|carry[14]~15_combout\);

-- Location: LCCOMB_X56_Y33_N4
\myprocessor|mux_aluinb|F[14]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_aluinb|F[14]~78_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (((\myprocessor|my_reg|valB[14]~399_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\myprocessor|my_control|ALUinB~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(14))) # (!\myprocessor|my_control|ALUinB~0_combout\ & ((\myprocessor|my_reg|valB[14]~399_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(14),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datac => \myprocessor|my_control|ALUinB~0_combout\,
	datad => \myprocessor|my_reg|valB[14]~399_combout\,
	combout => \myprocessor|mux_aluinb|F[14]~78_combout\);

-- Location: LCCOMB_X56_Y33_N16
\myprocessor|my_alu|adder_inst|lower|sum[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|sum\(14) = \myprocessor|my_reg|valA[14]~344_combout\ $ (\myprocessor|my_alu|adder_inst|lower|carry[14]~15_combout\ $ (\myprocessor|my_control|ALUop[0]~1_combout\ $ (\myprocessor|mux_aluinb|F[14]~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[14]~344_combout\,
	datab => \myprocessor|my_alu|adder_inst|lower|carry[14]~15_combout\,
	datac => \myprocessor|my_control|ALUop[0]~1_combout\,
	datad => \myprocessor|mux_aluinb|F[14]~78_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|sum\(14));

-- Location: LCCOMB_X56_Y33_N18
\myprocessor|mux_rwd|F[14]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[14]~39_combout\ = (\myprocessor|my_control|ALUop[1]~3_combout\ & ((\myprocessor|my_reg|valA[14]~344_combout\ & ((\myprocessor|mux_aluinb|F[14]~78_combout\) # (!\myprocessor|my_alu|R[1]~29_combout\))) # 
-- (!\myprocessor|my_reg|valA[14]~344_combout\ & (!\myprocessor|my_alu|R[1]~29_combout\ & \myprocessor|mux_aluinb|F[14]~78_combout\)))) # (!\myprocessor|my_control|ALUop[1]~3_combout\ & (((\myprocessor|my_alu|R[1]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[14]~344_combout\,
	datab => \myprocessor|my_control|ALUop[1]~3_combout\,
	datac => \myprocessor|my_alu|R[1]~29_combout\,
	datad => \myprocessor|mux_aluinb|F[14]~78_combout\,
	combout => \myprocessor|mux_rwd|F[14]~39_combout\);

-- Location: LCCOMB_X56_Y33_N28
\myprocessor|mux_rwd|F[14]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[14]~40_combout\ = (\myprocessor|my_control|ALUop[1]~3_combout\ & (((\myprocessor|mux_rwd|F[14]~39_combout\)))) # (!\myprocessor|my_control|ALUop[1]~3_combout\ & ((\myprocessor|mux_rwd|F[14]~39_combout\ & 
-- ((!\myprocessor|my_alu|adder_inst|lower|sum\(14)))) # (!\myprocessor|mux_rwd|F[14]~39_combout\ & (\myprocessor|mux_rwd|F[14]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[14]~38_combout\,
	datab => \myprocessor|my_alu|adder_inst|lower|sum\(14),
	datac => \myprocessor|my_control|ALUop[1]~3_combout\,
	datad => \myprocessor|mux_rwd|F[14]~39_combout\,
	combout => \myprocessor|mux_rwd|F[14]~40_combout\);

-- Location: LCCOMB_X58_Y34_N16
\myprocessor|mux_input_out|F~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~50_combout\ = (\myprocessor|mux_input_out|F~0_combout\ & ((\myprocessor|my_control|Equal5~0_combout\ & (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(14))) # (!\myprocessor|my_control|Equal5~0_combout\ & 
-- ((\myprocessor|mux_rwd|F[14]~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_input_out|F~0_combout\,
	datab => \myprocessor|my_control|Equal5~0_combout\,
	datac => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(14),
	datad => \myprocessor|mux_rwd|F[14]~40_combout\,
	combout => \myprocessor|mux_input_out|F~50_combout\);

-- Location: FF_X65_Y39_N9
\myprocessor|my_reg|regs:16:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~50_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:16:reg_array|r|bits:14:r~q\);

-- Location: LCCOMB_X66_Y40_N30
\myprocessor|my_reg|valB[14]~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[14]~384_combout\ = (\myprocessor|my_reg|valB[19]~31_combout\ & (((\myprocessor|mux_rdst|F[3]~1_combout\)))) # (!\myprocessor|my_reg|valB[19]~31_combout\ & ((\myprocessor|mux_rdst|F[3]~1_combout\ & 
-- ((\myprocessor|my_reg|regs:24:reg_array|r|bits:14:r~q\))) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & (\myprocessor|my_reg|regs:16:reg_array|r|bits:14:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:16:reg_array|r|bits:14:r~q\,
	datab => \myprocessor|my_reg|valB[19]~31_combout\,
	datac => \myprocessor|my_reg|regs:24:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|mux_rdst|F[3]~1_combout\,
	combout => \myprocessor|my_reg|valB[14]~384_combout\);

-- Location: LCCOMB_X62_Y37_N0
\myprocessor|my_reg|valB[14]~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[14]~385_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\) # ((\myprocessor|my_reg|regs:31:reg_array|r|bits:14:r~q\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|regs:29:reg_array|r|bits:14:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_reg|regs:31:reg_array|r|bits:14:r~q\,
	combout => \myprocessor|my_reg|valB[14]~385_combout\);

-- Location: LCCOMB_X65_Y39_N28
\myprocessor|my_reg|valB[14]~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[14]~386_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[14]~385_combout\ & (\myprocessor|my_reg|regs:30:reg_array|r|bits:14:r~q\)) # (!\myprocessor|my_reg|valB[14]~385_combout\ & 
-- ((\myprocessor|my_reg|regs:28:reg_array|r|bits:14:r~q\))))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[14]~385_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|regs:30:reg_array|r|bits:14:r~q\,
	datac => \myprocessor|my_reg|valB[14]~385_combout\,
	datad => \myprocessor|my_reg|regs:28:reg_array|r|bits:14:r~q\,
	combout => \myprocessor|my_reg|valB[14]~386_combout\);

-- Location: LCCOMB_X65_Y41_N24
\myprocessor|my_reg|valB[14]~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[14]~387_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[19]~12_combout\) # ((\myprocessor|my_reg|valB[14]~386_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:14:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_reg|valB[14]~386_combout\,
	combout => \myprocessor|my_reg|valB[14]~387_combout\);

-- Location: LCCOMB_X61_Y41_N24
\myprocessor|my_reg|valB[14]~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[14]~388_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[14]~387_combout\ & ((\myprocessor|my_reg|regs:27:reg_array|r|bits:14:r~q\))) # (!\myprocessor|my_reg|valB[14]~387_combout\ & 
-- (\myprocessor|my_reg|regs:25:reg_array|r|bits:14:r~q\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[14]~387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:25:reg_array|r|bits:14:r~q\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:27:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_reg|valB[14]~387_combout\,
	combout => \myprocessor|my_reg|valB[14]~388_combout\);

-- Location: LCCOMB_X63_Y39_N26
\myprocessor|my_reg|valB[14]~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[14]~380_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (\myprocessor|my_reg|regs:20:reg_array|r|bits:14:r~q\)) # (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|regs:21:reg_array|r|bits:14:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|regs:20:reg_array|r|bits:14:r~q\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_reg|valB[19]~684_combout\,
	combout => \myprocessor|my_reg|valB[14]~380_combout\);

-- Location: LCCOMB_X63_Y39_N28
\myprocessor|my_reg|valB[14]~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[14]~381_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[14]~380_combout\ & (\myprocessor|my_reg|regs:22:reg_array|r|bits:14:r~q\)) # (!\myprocessor|my_reg|valB[14]~380_combout\ & 
-- ((\myprocessor|my_reg|regs:23:reg_array|r|bits:14:r~q\))))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[14]~380_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|regs:22:reg_array|r|bits:14:r~q\,
	datac => \myprocessor|my_reg|regs:23:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_reg|valB[14]~380_combout\,
	combout => \myprocessor|my_reg|valB[14]~381_combout\);

-- Location: LCCOMB_X67_Y39_N10
\myprocessor|my_reg|valB[14]~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[14]~382_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|regs:17:reg_array|r|bits:14:r~q\) # ((\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (((!\myprocessor|my_reg|valB[19]~22_combout\ & \myprocessor|my_reg|regs:18:reg_array|r|bits:14:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:17:reg_array|r|bits:14:r~q\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|valB[19]~22_combout\,
	datad => \myprocessor|my_reg|regs:18:reg_array|r|bits:14:r~q\,
	combout => \myprocessor|my_reg|valB[14]~382_combout\);

-- Location: LCCOMB_X67_Y39_N12
\myprocessor|my_reg|valB[14]~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[14]~383_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[14]~382_combout\ & (\myprocessor|my_reg|regs:19:reg_array|r|bits:14:r~q\)) # (!\myprocessor|my_reg|valB[14]~382_combout\ & 
-- ((\myprocessor|my_reg|valB[14]~381_combout\))))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[14]~382_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:19:reg_array|r|bits:14:r~q\,
	datab => \myprocessor|my_reg|valB[14]~381_combout\,
	datac => \myprocessor|my_reg|valB[19]~22_combout\,
	datad => \myprocessor|my_reg|valB[14]~382_combout\,
	combout => \myprocessor|my_reg|valB[14]~383_combout\);

-- Location: LCCOMB_X66_Y40_N24
\myprocessor|my_reg|valB[14]~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[14]~389_combout\ = (\myprocessor|my_reg|valB[14]~384_combout\ & ((\myprocessor|my_reg|valB[14]~388_combout\) # ((!\myprocessor|my_reg|valB[19]~31_combout\)))) # (!\myprocessor|my_reg|valB[14]~384_combout\ & 
-- (((\myprocessor|my_reg|valB[19]~31_combout\ & \myprocessor|my_reg|valB[14]~383_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[14]~384_combout\,
	datab => \myprocessor|my_reg|valB[14]~388_combout\,
	datac => \myprocessor|my_reg|valB[19]~31_combout\,
	datad => \myprocessor|my_reg|valB[14]~383_combout\,
	combout => \myprocessor|my_reg|valB[14]~389_combout\);

-- Location: LCCOMB_X62_Y35_N28
\myprocessor|my_reg|valB[14]~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[14]~392_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|valB[19]~12_combout\)) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[19]~12_combout\ & 
-- ((\myprocessor|my_reg|regs:9:reg_array|r|bits:14:r~q\))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|regs:10:reg_array|r|bits:14:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_reg|regs:9:reg_array|r|bits:14:r~q\,
	combout => \myprocessor|my_reg|valB[14]~392_combout\);

-- Location: LCCOMB_X62_Y37_N22
\myprocessor|my_reg|valB[14]~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[14]~390_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (\myprocessor|my_reg|regs:12:reg_array|r|bits:14:r~q\)) # (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|regs:13:reg_array|r|bits:14:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|regs:12:reg_array|r|bits:14:r~q\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_reg|valB[19]~684_combout\,
	combout => \myprocessor|my_reg|valB[14]~390_combout\);

-- Location: LCCOMB_X63_Y37_N30
\myprocessor|my_reg|valB[14]~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[14]~391_combout\ = (\myprocessor|my_reg|valB[14]~390_combout\ & (((\myprocessor|my_reg|regs:14:reg_array|r|bits:14:r~q\)) # (!\myprocessor|my_reg|valB[19]~680_combout\))) # (!\myprocessor|my_reg|valB[14]~390_combout\ & 
-- (\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|regs:15:reg_array|r|bits:14:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[14]~390_combout\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:15:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_reg|regs:14:reg_array|r|bits:14:r~q\,
	combout => \myprocessor|my_reg|valB[14]~391_combout\);

-- Location: LCCOMB_X62_Y34_N14
\myprocessor|my_reg|valB[14]~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[14]~393_combout\ = (\myprocessor|my_reg|valB[14]~392_combout\ & ((\myprocessor|my_reg|regs:11:reg_array|r|bits:14:r~q\) # ((!\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[14]~392_combout\ & 
-- (((\myprocessor|my_reg|valB[19]~22_combout\ & \myprocessor|my_reg|valB[14]~391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:11:reg_array|r|bits:14:r~q\,
	datab => \myprocessor|my_reg|valB[14]~392_combout\,
	datac => \myprocessor|my_reg|valB[19]~22_combout\,
	datad => \myprocessor|my_reg|valB[14]~391_combout\,
	combout => \myprocessor|my_reg|valB[14]~393_combout\);

-- Location: LCCOMB_X59_Y32_N8
\myprocessor|my_reg|valB[14]~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[14]~394_combout\ = (\myprocessor|my_reg|valB[19]~48_combout\ & (((\myprocessor|my_reg|valB[19]~50_combout\)))) # (!\myprocessor|my_reg|valB[19]~48_combout\ & ((\myprocessor|my_reg|valB[19]~50_combout\ & 
-- (\myprocessor|my_reg|regs:4:reg_array|r|bits:14:r~q\)) # (!\myprocessor|my_reg|valB[19]~50_combout\ & ((\myprocessor|my_reg|regs:5:reg_array|r|bits:14:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~48_combout\,
	datab => \myprocessor|my_reg|regs:4:reg_array|r|bits:14:r~q\,
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_reg|valB[19]~50_combout\,
	combout => \myprocessor|my_reg|valB[14]~394_combout\);

-- Location: LCCOMB_X60_Y32_N10
\myprocessor|my_reg|valB[14]~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[14]~395_combout\ = (\myprocessor|my_reg|valB[19]~51_combout\ & ((\myprocessor|my_reg|valB[14]~394_combout\ & ((\myprocessor|my_reg|regs:6:reg_array|r|bits:14:r~q\))) # (!\myprocessor|my_reg|valB[14]~394_combout\ & 
-- (\myprocessor|my_reg|regs:7:reg_array|r|bits:14:r~q\)))) # (!\myprocessor|my_reg|valB[19]~51_combout\ & (((\myprocessor|my_reg|valB[14]~394_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~51_combout\,
	datab => \myprocessor|my_reg|regs:7:reg_array|r|bits:14:r~q\,
	datac => \myprocessor|my_reg|regs:6:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_reg|valB[14]~394_combout\,
	combout => \myprocessor|my_reg|valB[14]~395_combout\);

-- Location: LCCOMB_X65_Y34_N30
\myprocessor|my_reg|valB[14]~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[14]~396_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[19]~46_combout\) # ((\myprocessor|my_reg|regs:3:reg_array|r|bits:14:r~q\)))) # (!\myprocessor|my_reg|valB[19]~45_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|valB[14]~395_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~45_combout\,
	datab => \myprocessor|my_reg|valB[19]~46_combout\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_reg|valB[14]~395_combout\,
	combout => \myprocessor|my_reg|valB[14]~396_combout\);

-- Location: LCCOMB_X65_Y34_N10
\myprocessor|my_reg|valB[14]~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[14]~397_combout\ = (\myprocessor|my_reg|valB[14]~396_combout\ & (((\myprocessor|my_reg|regs:1:reg_array|r|bits:14:r~q\)) # (!\myprocessor|my_reg|valB[19]~46_combout\))) # (!\myprocessor|my_reg|valB[14]~396_combout\ & 
-- (\myprocessor|my_reg|valB[19]~46_combout\ & (\myprocessor|my_reg|regs:2:reg_array|r|bits:14:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[14]~396_combout\,
	datab => \myprocessor|my_reg|valB[19]~46_combout\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_reg|regs:1:reg_array|r|bits:14:r~q\,
	combout => \myprocessor|my_reg|valB[14]~397_combout\);

-- Location: LCCOMB_X65_Y34_N28
\myprocessor|my_reg|valB[14]~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[14]~398_combout\ = (\myprocessor|my_reg|valB[19]~25_combout\ & ((\myprocessor|my_reg|valB[14]~393_combout\) # ((\myprocessor|my_reg|valB[19]~39_combout\)))) # (!\myprocessor|my_reg|valB[19]~25_combout\ & 
-- (((!\myprocessor|my_reg|valB[19]~39_combout\ & \myprocessor|my_reg|valB[14]~397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~25_combout\,
	datab => \myprocessor|my_reg|valB[14]~393_combout\,
	datac => \myprocessor|my_reg|valB[19]~39_combout\,
	datad => \myprocessor|my_reg|valB[14]~397_combout\,
	combout => \myprocessor|my_reg|valB[14]~398_combout\);

-- Location: LCCOMB_X65_Y34_N22
\myprocessor|my_reg|valB[14]~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[14]~399_combout\ = (\myprocessor|my_reg|valB[14]~398_combout\ & (((\myprocessor|my_reg|regs:8:reg_array|r|bits:14:r~q\) # (!\myprocessor|my_reg|valB[19]~39_combout\)))) # (!\myprocessor|my_reg|valB[14]~398_combout\ & 
-- (\myprocessor|my_reg|valB[14]~389_combout\ & (\myprocessor|my_reg|valB[19]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[14]~389_combout\,
	datab => \myprocessor|my_reg|valB[14]~398_combout\,
	datac => \myprocessor|my_reg|valB[19]~39_combout\,
	datad => \myprocessor|my_reg|regs:8:reg_array|r|bits:14:r~q\,
	combout => \myprocessor|my_reg|valB[14]~399_combout\);

-- Location: LCCOMB_X56_Y33_N10
\myprocessor|my_alu|adder_inst|lower|carry[15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry[15]~16_combout\ = (\myprocessor|my_reg|valA[14]~344_combout\ & ((\myprocessor|my_alu|adder_inst|lower|carry[14]~15_combout\) # (\myprocessor|my_control|ALUop[0]~1_combout\ $ 
-- (!\myprocessor|mux_aluinb|F[14]~78_combout\)))) # (!\myprocessor|my_reg|valA[14]~344_combout\ & (\myprocessor|my_alu|adder_inst|lower|carry[14]~15_combout\ & (\myprocessor|my_control|ALUop[0]~1_combout\ $ (!\myprocessor|mux_aluinb|F[14]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[14]~344_combout\,
	datab => \myprocessor|my_alu|adder_inst|lower|carry[14]~15_combout\,
	datac => \myprocessor|my_control|ALUop[0]~1_combout\,
	datad => \myprocessor|mux_aluinb|F[14]~78_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|carry[15]~16_combout\);

-- Location: LCCOMB_X56_Y33_N6
\myprocessor|my_alu|adder_inst|lower|sum[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|sum\(15) = \myprocessor|my_control|ALUop[0]~1_combout\ $ (\myprocessor|mux_aluinb|F[15]~77_combout\ $ (\myprocessor|my_reg|valA[15]~364_combout\ $ (\myprocessor|my_alu|adder_inst|lower|carry[15]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[0]~1_combout\,
	datab => \myprocessor|mux_aluinb|F[15]~77_combout\,
	datac => \myprocessor|my_reg|valA[15]~364_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|carry[15]~16_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|sum\(15));

-- Location: LCCOMB_X57_Y33_N24
\myprocessor|my_alu|shifter_inst|RxxNxx|F[15]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxNxx|F[15]~12_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~49_combout\))) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~51_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~49_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxNxx|F[15]~12_combout\);

-- Location: LCCOMB_X50_Y33_N24
\myprocessor|mux_rwd|F[15]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[15]~41_combout\ = (\myprocessor|my_alu|R[1]~30_combout\ & (((\myprocessor|my_alu|R[1]~119_combout\)))) # (!\myprocessor|my_alu|R[1]~30_combout\ & ((\myprocessor|my_alu|R[1]~119_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[23]~13_combout\))) # (!\myprocessor|my_alu|R[1]~119_combout\ & (\myprocessor|my_alu|shifter_inst|RxxNxx|F[15]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~30_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxNxx|F[15]~12_combout\,
	datac => \myprocessor|my_alu|R[1]~119_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxNxx|F[23]~13_combout\,
	combout => \myprocessor|mux_rwd|F[15]~41_combout\);

-- Location: LCCOMB_X55_Y31_N0
\myprocessor|my_alu|shifter_inst|RxNxxx|F~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F~20_combout\ = (!\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~47_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F~20_combout\);

-- Location: LCCOMB_X53_Y31_N16
\myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~14_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~12_combout\))) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~14_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~12_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~14_combout\);

-- Location: LCCOMB_X53_Y31_N28
\myprocessor|my_alu|shifter_inst|LNxxxx|F~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LNxxxx|F~12_combout\ = (!\myprocessor|mux_aluinb|F[4]~68_combout\ & ((\myprocessor|mux_aluinb|F[3]~67_combout\ & ((\myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~14_combout\))) # (!\myprocessor|mux_aluinb|F[3]~67_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxNxx|F[15]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxNxx|F[15]~8_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~14_combout\,
	datac => \myprocessor|mux_aluinb|F[4]~68_combout\,
	datad => \myprocessor|mux_aluinb|F[3]~67_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LNxxxx|F~12_combout\);

-- Location: LCCOMB_X50_Y33_N26
\myprocessor|mux_rwd|F[15]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[15]~42_combout\ = (\myprocessor|my_alu|R[1]~30_combout\ & ((\myprocessor|mux_rwd|F[15]~41_combout\ & (\myprocessor|my_alu|shifter_inst|RxNxxx|F~20_combout\)) # (!\myprocessor|mux_rwd|F[15]~41_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LNxxxx|F~12_combout\))))) # (!\myprocessor|my_alu|R[1]~30_combout\ & (\myprocessor|mux_rwd|F[15]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~30_combout\,
	datab => \myprocessor|mux_rwd|F[15]~41_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxNxxx|F~20_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LNxxxx|F~12_combout\,
	combout => \myprocessor|mux_rwd|F[15]~42_combout\);

-- Location: LCCOMB_X56_Y33_N24
\myprocessor|mux_rwd|F[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[15]~43_combout\ = (\myprocessor|my_alu|R[1]~29_combout\ & (((\myprocessor|my_reg|valA[15]~364_combout\ & \myprocessor|mux_aluinb|F[15]~77_combout\)) # (!\myprocessor|my_control|ALUop[1]~3_combout\))) # 
-- (!\myprocessor|my_alu|R[1]~29_combout\ & (\myprocessor|my_control|ALUop[1]~3_combout\ & ((\myprocessor|my_reg|valA[15]~364_combout\) # (\myprocessor|mux_aluinb|F[15]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[15]~364_combout\,
	datab => \myprocessor|my_alu|R[1]~29_combout\,
	datac => \myprocessor|my_control|ALUop[1]~3_combout\,
	datad => \myprocessor|mux_aluinb|F[15]~77_combout\,
	combout => \myprocessor|mux_rwd|F[15]~43_combout\);

-- Location: LCCOMB_X56_Y33_N26
\myprocessor|mux_rwd|F[15]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[15]~44_combout\ = (\myprocessor|my_control|ALUop[1]~3_combout\ & (((\myprocessor|mux_rwd|F[15]~43_combout\)))) # (!\myprocessor|my_control|ALUop[1]~3_combout\ & ((\myprocessor|mux_rwd|F[15]~43_combout\ & 
-- (!\myprocessor|my_alu|adder_inst|lower|sum\(15))) # (!\myprocessor|mux_rwd|F[15]~43_combout\ & ((\myprocessor|mux_rwd|F[15]~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|lower|sum\(15),
	datab => \myprocessor|mux_rwd|F[15]~42_combout\,
	datac => \myprocessor|my_control|ALUop[1]~3_combout\,
	datad => \myprocessor|mux_rwd|F[15]~43_combout\,
	combout => \myprocessor|mux_rwd|F[15]~44_combout\);

-- Location: LCCOMB_X58_Y35_N16
\myprocessor|mux_input_out|F~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~51_combout\ = (\myprocessor|mux_input_out|F~0_combout\ & ((\myprocessor|my_control|Equal5~0_combout\ & (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(15))) # (!\myprocessor|my_control|Equal5~0_combout\ & 
-- ((\myprocessor|mux_rwd|F[15]~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(15),
	datab => \myprocessor|mux_rwd|F[15]~44_combout\,
	datac => \myprocessor|my_control|Equal5~0_combout\,
	datad => \myprocessor|mux_input_out|F~0_combout\,
	combout => \myprocessor|mux_input_out|F~51_combout\);

-- Location: FF_X58_Y35_N31
\myprocessor|my_reg|regs:13:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~51_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:13:reg_array|r|bits:15:r~q\);

-- Location: LCCOMB_X58_Y35_N26
\myprocessor|my_reg|valB[15]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[15]~360_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|valB[19]~680_combout\)) # (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[19]~680_combout\ & 
-- ((\myprocessor|my_reg|regs:15:reg_array|r|bits:15:r~q\))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|regs:13:reg_array|r|bits:15:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_reg|regs:15:reg_array|r|bits:15:r~q\,
	combout => \myprocessor|my_reg|valB[15]~360_combout\);

-- Location: LCCOMB_X63_Y37_N2
\myprocessor|my_reg|valB[15]~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[15]~361_combout\ = (\myprocessor|my_reg|valB[15]~360_combout\ & (((\myprocessor|my_reg|regs:14:reg_array|r|bits:15:r~q\) # (!\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[15]~360_combout\ & 
-- (\myprocessor|my_reg|regs:12:reg_array|r|bits:15:r~q\ & ((\myprocessor|my_reg|valB[19]~684_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[15]~360_combout\,
	datab => \myprocessor|my_reg|regs:12:reg_array|r|bits:15:r~q\,
	datac => \myprocessor|my_reg|regs:14:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_reg|valB[19]~684_combout\,
	combout => \myprocessor|my_reg|valB[15]~361_combout\);

-- Location: LCCOMB_X66_Y35_N10
\myprocessor|my_reg|valB[15]~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[15]~362_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[15]~361_combout\) # ((\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (((\myprocessor|my_reg|regs:10:reg_array|r|bits:15:r~q\ & !\myprocessor|my_reg|valB[19]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[15]~361_combout\,
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_reg|valB[19]~12_combout\,
	combout => \myprocessor|my_reg|valB[15]~362_combout\);

-- Location: LCCOMB_X63_Y35_N28
\myprocessor|my_reg|valB[15]~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[15]~363_combout\ = (\myprocessor|my_reg|valB[15]~362_combout\ & ((\myprocessor|my_reg|regs:11:reg_array|r|bits:15:r~q\) # ((!\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[15]~362_combout\ & 
-- (((\myprocessor|my_reg|regs:9:reg_array|r|bits:15:r~q\ & \myprocessor|my_reg|valB[19]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[15]~362_combout\,
	datab => \myprocessor|my_reg|regs:11:reg_array|r|bits:15:r~q\,
	datac => \myprocessor|my_reg|regs:9:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_reg|valB[19]~12_combout\,
	combout => \myprocessor|my_reg|valB[15]~363_combout\);

-- Location: LCCOMB_X59_Y32_N12
\myprocessor|my_reg|valB[15]~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[15]~374_combout\ = (\myprocessor|my_reg|valB[19]~48_combout\ & (((\myprocessor|my_reg|valB[19]~50_combout\)))) # (!\myprocessor|my_reg|valB[19]~48_combout\ & ((\myprocessor|my_reg|valB[19]~50_combout\ & 
-- (\myprocessor|my_reg|regs:4:reg_array|r|bits:15:r~q\)) # (!\myprocessor|my_reg|valB[19]~50_combout\ & ((\myprocessor|my_reg|regs:5:reg_array|r|bits:15:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~48_combout\,
	datab => \myprocessor|my_reg|regs:4:reg_array|r|bits:15:r~q\,
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_reg|valB[19]~50_combout\,
	combout => \myprocessor|my_reg|valB[15]~374_combout\);

-- Location: LCCOMB_X60_Y32_N22
\myprocessor|my_reg|valB[15]~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[15]~375_combout\ = (\myprocessor|my_reg|valB[19]~51_combout\ & ((\myprocessor|my_reg|valB[15]~374_combout\ & (\myprocessor|my_reg|regs:6:reg_array|r|bits:15:r~q\)) # (!\myprocessor|my_reg|valB[15]~374_combout\ & 
-- ((\myprocessor|my_reg|regs:7:reg_array|r|bits:15:r~q\))))) # (!\myprocessor|my_reg|valB[19]~51_combout\ & (\myprocessor|my_reg|valB[15]~374_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~51_combout\,
	datab => \myprocessor|my_reg|valB[15]~374_combout\,
	datac => \myprocessor|my_reg|regs:6:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_reg|regs:7:reg_array|r|bits:15:r~q\,
	combout => \myprocessor|my_reg|valB[15]~375_combout\);

-- Location: LCCOMB_X63_Y33_N18
\myprocessor|my_reg|valB[15]~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[15]~376_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & (((\myprocessor|my_reg|valB[19]~46_combout\)))) # (!\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[19]~46_combout\ & 
-- (\myprocessor|my_reg|regs:2:reg_array|r|bits:15:r~q\)) # (!\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|valB[15]~375_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:2:reg_array|r|bits:15:r~q\,
	datab => \myprocessor|my_reg|valB[19]~45_combout\,
	datac => \myprocessor|my_reg|valB[15]~375_combout\,
	datad => \myprocessor|my_reg|valB[19]~46_combout\,
	combout => \myprocessor|my_reg|valB[15]~376_combout\);

-- Location: LCCOMB_X63_Y33_N0
\myprocessor|my_reg|valB[15]~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[15]~377_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[15]~376_combout\ & (\myprocessor|my_reg|regs:1:reg_array|r|bits:15:r~q\)) # (!\myprocessor|my_reg|valB[15]~376_combout\ & 
-- ((\myprocessor|my_reg|regs:3:reg_array|r|bits:15:r~q\))))) # (!\myprocessor|my_reg|valB[19]~45_combout\ & (((\myprocessor|my_reg|valB[15]~376_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:1:reg_array|r|bits:15:r~q\,
	datab => \myprocessor|my_reg|valB[19]~45_combout\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_reg|valB[15]~376_combout\,
	combout => \myprocessor|my_reg|valB[15]~377_combout\);

-- Location: LCCOMB_X62_Y39_N20
\myprocessor|my_reg|valB[15]~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[15]~369_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|regs:28:reg_array|r|bits:15:r~q\) # (\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (\myprocessor|my_reg|regs:29:reg_array|r|bits:15:r~q\ & ((!\myprocessor|my_reg|valB[19]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:29:reg_array|r|bits:15:r~q\,
	datab => \myprocessor|my_reg|regs:28:reg_array|r|bits:15:r~q\,
	datac => \myprocessor|my_reg|valB[19]~684_combout\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[15]~369_combout\);

-- Location: LCCOMB_X65_Y40_N14
\myprocessor|my_reg|valB[15]~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[15]~370_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[15]~369_combout\ & (\myprocessor|my_reg|regs:30:reg_array|r|bits:15:r~q\)) # (!\myprocessor|my_reg|valB[15]~369_combout\ & 
-- ((\myprocessor|my_reg|regs:31:reg_array|r|bits:15:r~q\))))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[15]~369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|regs:30:reg_array|r|bits:15:r~q\,
	datac => \myprocessor|my_reg|valB[15]~369_combout\,
	datad => \myprocessor|my_reg|regs:31:reg_array|r|bits:15:r~q\,
	combout => \myprocessor|my_reg|valB[15]~370_combout\);

-- Location: LCCOMB_X62_Y42_N14
\myprocessor|my_reg|valB[15]~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[15]~371_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (\myprocessor|my_reg|regs:25:reg_array|r|bits:15:r~q\)) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|regs:26:reg_array|r|bits:15:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:25:reg_array|r|bits:15:r~q\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_reg|valB[19]~12_combout\,
	combout => \myprocessor|my_reg|valB[15]~371_combout\);

-- Location: LCCOMB_X63_Y40_N12
\myprocessor|my_reg|valB[15]~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[15]~372_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[15]~371_combout\ & ((\myprocessor|my_reg|regs:27:reg_array|r|bits:15:r~q\))) # (!\myprocessor|my_reg|valB[15]~371_combout\ & 
-- (\myprocessor|my_reg|valB[15]~370_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[15]~371_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[15]~370_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:27:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_reg|valB[15]~371_combout\,
	combout => \myprocessor|my_reg|valB[15]~372_combout\);

-- Location: LCCOMB_X63_Y39_N6
\myprocessor|my_reg|valB[15]~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[15]~364_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|regs:23:reg_array|r|bits:15:r~q\) # ((\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (((\myprocessor|my_reg|regs:21:reg_array|r|bits:15:r~q\ & !\myprocessor|my_reg|valB[19]~684_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|regs:23:reg_array|r|bits:15:r~q\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_reg|valB[19]~684_combout\,
	combout => \myprocessor|my_reg|valB[15]~364_combout\);

-- Location: LCCOMB_X61_Y39_N12
\myprocessor|my_reg|valB[15]~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[15]~365_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[15]~364_combout\ & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:15:r~q\))) # (!\myprocessor|my_reg|valB[15]~364_combout\ & 
-- (\myprocessor|my_reg|regs:20:reg_array|r|bits:15:r~q\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[15]~364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:20:reg_array|r|bits:15:r~q\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:22:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_reg|valB[15]~364_combout\,
	combout => \myprocessor|my_reg|valB[15]~365_combout\);

-- Location: LCCOMB_X61_Y39_N24
\myprocessor|my_reg|valB[15]~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[15]~366_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (\myprocessor|my_reg|valB[15]~365_combout\)) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|regs:18:reg_array|r|bits:15:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[15]~365_combout\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_reg|valB[19]~22_combout\,
	combout => \myprocessor|my_reg|valB[15]~366_combout\);

-- Location: LCCOMB_X65_Y39_N0
\myprocessor|my_reg|valB[15]~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[15]~367_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[15]~366_combout\ & (\myprocessor|my_reg|regs:19:reg_array|r|bits:15:r~q\)) # (!\myprocessor|my_reg|valB[15]~366_combout\ & 
-- ((\myprocessor|my_reg|regs:17:reg_array|r|bits:15:r~q\))))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[15]~366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:19:reg_array|r|bits:15:r~q\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_reg|valB[15]~366_combout\,
	combout => \myprocessor|my_reg|valB[15]~367_combout\);

-- Location: LCCOMB_X65_Y39_N18
\myprocessor|my_reg|valB[15]~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[15]~368_combout\ = (\myprocessor|mux_rdst|F[3]~1_combout\ & (\myprocessor|my_reg|valB[19]~31_combout\)) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & ((\myprocessor|my_reg|valB[19]~31_combout\ & 
-- ((\myprocessor|my_reg|valB[15]~367_combout\))) # (!\myprocessor|my_reg|valB[19]~31_combout\ & (\myprocessor|my_reg|regs:16:reg_array|r|bits:15:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rdst|F[3]~1_combout\,
	datab => \myprocessor|my_reg|valB[19]~31_combout\,
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_reg|valB[15]~367_combout\,
	combout => \myprocessor|my_reg|valB[15]~368_combout\);

-- Location: LCCOMB_X58_Y39_N14
\myprocessor|my_reg|valB[15]~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[15]~373_combout\ = (\myprocessor|mux_rdst|F[3]~1_combout\ & ((\myprocessor|my_reg|valB[15]~368_combout\ & (\myprocessor|my_reg|valB[15]~372_combout\)) # (!\myprocessor|my_reg|valB[15]~368_combout\ & 
-- ((\myprocessor|my_reg|regs:24:reg_array|r|bits:15:r~q\))))) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & (((\myprocessor|my_reg|valB[15]~368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[15]~372_combout\,
	datab => \myprocessor|mux_rdst|F[3]~1_combout\,
	datac => \myprocessor|my_reg|regs:24:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_reg|valB[15]~368_combout\,
	combout => \myprocessor|my_reg|valB[15]~373_combout\);

-- Location: LCCOMB_X59_Y35_N10
\myprocessor|my_reg|valB[15]~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[15]~378_combout\ = (\myprocessor|my_reg|valB[19]~39_combout\ & (((\myprocessor|my_reg|valB[19]~25_combout\) # (\myprocessor|my_reg|valB[15]~373_combout\)))) # (!\myprocessor|my_reg|valB[19]~39_combout\ & 
-- (\myprocessor|my_reg|valB[15]~377_combout\ & (!\myprocessor|my_reg|valB[19]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~39_combout\,
	datab => \myprocessor|my_reg|valB[15]~377_combout\,
	datac => \myprocessor|my_reg|valB[19]~25_combout\,
	datad => \myprocessor|my_reg|valB[15]~373_combout\,
	combout => \myprocessor|my_reg|valB[15]~378_combout\);

-- Location: LCCOMB_X59_Y35_N28
\myprocessor|my_reg|valB[15]~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[15]~379_combout\ = (\myprocessor|my_reg|valB[19]~25_combout\ & ((\myprocessor|my_reg|valB[15]~378_combout\ & ((\myprocessor|my_reg|regs:8:reg_array|r|bits:15:r~q\))) # (!\myprocessor|my_reg|valB[15]~378_combout\ & 
-- (\myprocessor|my_reg|valB[15]~363_combout\)))) # (!\myprocessor|my_reg|valB[19]~25_combout\ & (((\myprocessor|my_reg|valB[15]~378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[15]~363_combout\,
	datab => \myprocessor|my_reg|regs:8:reg_array|r|bits:15:r~q\,
	datac => \myprocessor|my_reg|valB[19]~25_combout\,
	datad => \myprocessor|my_reg|valB[15]~378_combout\,
	combout => \myprocessor|my_reg|valB[15]~379_combout\);

-- Location: LCCOMB_X59_Y35_N20
\myprocessor|mux_aluinb|F[15]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_aluinb|F[15]~77_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (\myprocessor|my_reg|valB[15]~379_combout\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\myprocessor|my_control|ALUinB~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(15)))) # (!\myprocessor|my_control|ALUinB~0_combout\ & (\myprocessor|my_reg|valB[15]~379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datab => \myprocessor|my_reg|valB[15]~379_combout\,
	datac => \myprocessor|my_control|ALUinB~0_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(15),
	combout => \myprocessor|mux_aluinb|F[15]~77_combout\);

-- Location: LCCOMB_X56_Y33_N12
\myprocessor|my_alu|adder_inst|lower|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|cout~0_combout\ = (\myprocessor|my_reg|valA[15]~364_combout\ & ((\myprocessor|my_alu|adder_inst|lower|carry[15]~16_combout\) # (\myprocessor|my_control|ALUop[0]~1_combout\ $ 
-- (!\myprocessor|mux_aluinb|F[15]~77_combout\)))) # (!\myprocessor|my_reg|valA[15]~364_combout\ & (\myprocessor|my_alu|adder_inst|lower|carry[15]~16_combout\ & (\myprocessor|my_control|ALUop[0]~1_combout\ $ (!\myprocessor|mux_aluinb|F[15]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[0]~1_combout\,
	datab => \myprocessor|mux_aluinb|F[15]~77_combout\,
	datac => \myprocessor|my_reg|valA[15]~364_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|carry[15]~16_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|cout~0_combout\);

-- Location: LCCOMB_X54_Y34_N8
\myprocessor|my_alu|R[16]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[16]~75_combout\ = (!\myprocessor|my_control|ALUop[1]~3_combout\ & (\myprocessor|my_alu|B_prime\(16) $ (\myprocessor|my_reg|valA[16]~84_combout\ $ (!\myprocessor|my_alu|adder_inst|lower|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[1]~3_combout\,
	datab => \myprocessor|my_alu|B_prime\(16),
	datac => \myprocessor|my_reg|valA[16]~84_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|cout~0_combout\,
	combout => \myprocessor|my_alu|R[16]~75_combout\);

-- Location: LCCOMB_X56_Y31_N6
\myprocessor|mux_aluinb|F[16]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_aluinb|F[16]~63_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (((\myprocessor|my_reg|valB[16]~219_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\myprocessor|my_control|ALUinB~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUinB~0_combout\ & ((\myprocessor|my_reg|valB[16]~219_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datac => \myprocessor|my_control|ALUinB~0_combout\,
	datad => \myprocessor|my_reg|valB[16]~219_combout\,
	combout => \myprocessor|mux_aluinb|F[16]~63_combout\);

-- Location: LCCOMB_X56_Y31_N22
\myprocessor|my_alu|R[16]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[16]~76_combout\ = (\myprocessor|my_control|ALUop[1]~3_combout\ & ((\myprocessor|my_reg|valA[16]~84_combout\ & ((\myprocessor|mux_aluinb|F[16]~63_combout\) # (!\myprocessor|my_control|ALUop[0]~1_combout\))) # 
-- (!\myprocessor|my_reg|valA[16]~84_combout\ & (!\myprocessor|my_control|ALUop[0]~1_combout\ & \myprocessor|mux_aluinb|F[16]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[1]~3_combout\,
	datab => \myprocessor|my_reg|valA[16]~84_combout\,
	datac => \myprocessor|my_control|ALUop[0]~1_combout\,
	datad => \myprocessor|mux_aluinb|F[16]~63_combout\,
	combout => \myprocessor|my_alu|R[16]~76_combout\);

-- Location: LCCOMB_X52_Y32_N0
\myprocessor|my_alu|shifter_inst|RxxNxx|F[16]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxNxx|F[16]~5_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~44_combout\))) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~45_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~44_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxNxx|F[16]~5_combout\);

-- Location: LCCOMB_X52_Y32_N30
\myprocessor|my_alu|shifter_inst|RxNxxx|F~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F~3_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~42_combout\))) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~43_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~42_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F~3_combout\);

-- Location: LCCOMB_X52_Y32_N26
\myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~4_combout\ = (\myprocessor|mux_aluinb|F[3]~67_combout\ & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F~3_combout\))) # (!\myprocessor|mux_aluinb|F[3]~67_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxNxx|F[16]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[3]~67_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxNxx|F[16]~5_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxNxxx|F~3_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~4_combout\);

-- Location: LCCOMB_X53_Y30_N12
\myprocessor|my_alu|R[16]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[16]~71_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~11_combout\)) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~11_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~24_combout\,
	combout => \myprocessor|my_alu|R[16]~71_combout\);

-- Location: LCCOMB_X52_Y31_N4
\myprocessor|my_alu|shifter_inst|LxxNxx|F[16]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxNxx|F[16]~2_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~27_combout\))) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~30_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~27_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxNxx|F[16]~2_combout\);

-- Location: LCCOMB_X52_Y31_N6
\myprocessor|my_alu|R[16]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[16]~72_combout\ = (\myprocessor|my_control|ALUop[0]~1_combout\ & ((\myprocessor|mux_aluinb|F[3]~67_combout\ & (\myprocessor|my_alu|R[16]~71_combout\)) # (!\myprocessor|mux_aluinb|F[3]~67_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[16]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[16]~71_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxNxx|F[16]~2_combout\,
	datac => \myprocessor|my_control|ALUop[0]~1_combout\,
	datad => \myprocessor|mux_aluinb|F[3]~67_combout\,
	combout => \myprocessor|my_alu|R[16]~72_combout\);

-- Location: LCCOMB_X52_Y31_N8
\myprocessor|my_alu|R[16]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[16]~73_combout\ = (!\myprocessor|mux_aluinb|F[4]~68_combout\ & ((\myprocessor|my_alu|R[16]~72_combout\) # ((!\myprocessor|my_control|ALUop[0]~1_combout\ & \myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[4]~68_combout\,
	datab => \myprocessor|my_control|ALUop[0]~1_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~4_combout\,
	datad => \myprocessor|my_alu|R[16]~72_combout\,
	combout => \myprocessor|my_alu|R[16]~73_combout\);

-- Location: LCCOMB_X50_Y33_N16
\myprocessor|my_alu|R[31]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[31]~69_combout\ = (\myprocessor|my_control|ALUop[0]~1_combout\ & ((\myprocessor|my_control|ALUinB~1_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4)))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- (\myprocessor|my_reg|valB[4]~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[4]~157_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4),
	datac => \myprocessor|my_control|ALUinB~1_combout\,
	datad => \myprocessor|my_control|ALUop[0]~1_combout\,
	combout => \myprocessor|my_alu|R[31]~69_combout\);

-- Location: LCCOMB_X56_Y31_N10
\myprocessor|my_alu|R[16]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[16]~70_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & (\myprocessor|my_alu|R[31]~69_combout\ & (!\myprocessor|mux_aluinb|F[1]~93_combout\ & \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	datab => \myprocessor|my_alu|R[31]~69_combout\,
	datac => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~10_combout\,
	combout => \myprocessor|my_alu|R[16]~70_combout\);

-- Location: LCCOMB_X56_Y31_N28
\myprocessor|my_alu|R[16]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[16]~74_combout\ = (!\myprocessor|my_control|ALUop[2]~2_combout\ & (!\myprocessor|my_control|ALUop[1]~3_combout\ & ((\myprocessor|my_alu|R[16]~73_combout\) # (\myprocessor|my_alu|R[16]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[16]~73_combout\,
	datab => \myprocessor|my_control|ALUop[2]~2_combout\,
	datac => \myprocessor|my_control|ALUop[1]~3_combout\,
	datad => \myprocessor|my_alu|R[16]~70_combout\,
	combout => \myprocessor|my_alu|R[16]~74_combout\);

-- Location: LCCOMB_X56_Y31_N0
\myprocessor|my_alu|R[16]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[16]~77_combout\ = (\myprocessor|my_alu|R[16]~74_combout\) # ((\myprocessor|my_control|ALUop[2]~2_combout\ & ((\myprocessor|my_alu|R[16]~75_combout\) # (\myprocessor|my_alu|R[16]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[16]~75_combout\,
	datab => \myprocessor|my_control|ALUop[2]~2_combout\,
	datac => \myprocessor|my_alu|R[16]~76_combout\,
	datad => \myprocessor|my_alu|R[16]~74_combout\,
	combout => \myprocessor|my_alu|R[16]~77_combout\);

-- Location: LCCOMB_X58_Y34_N12
\myprocessor|mux_input_out|F~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~38_combout\ = (\myprocessor|mux_input_out|F~0_combout\ & ((\myprocessor|my_control|Equal5~0_combout\ & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(16)))) # (!\myprocessor|my_control|Equal5~0_combout\ & 
-- (\myprocessor|my_alu|R[16]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[16]~77_combout\,
	datab => \myprocessor|my_control|Equal5~0_combout\,
	datac => \myprocessor|mux_input_out|F~0_combout\,
	datad => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(16),
	combout => \myprocessor|mux_input_out|F~38_combout\);

-- Location: FF_X65_Y38_N3
\myprocessor|my_reg|regs:14:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~38_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:14:reg_array|r|bits:16:r~q\);

-- Location: LCCOMB_X62_Y38_N28
\myprocessor|my_reg|valA[16]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[16]~82_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|regs:13:reg_array|r|bits:16:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_reg|regs:12:reg_array|r|bits:16:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|regs:13:reg_array|r|bits:16:r~q\,
	datac => \myprocessor|my_reg|regs:12:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_reg|valA[16]~82_combout\);

-- Location: LCCOMB_X65_Y38_N22
\myprocessor|my_reg|valA[16]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[16]~83_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[16]~82_combout\ & ((\myprocessor|my_reg|regs:15:reg_array|r|bits:16:r~q\))) # 
-- (!\myprocessor|my_reg|valA[16]~82_combout\ & (\myprocessor|my_reg|regs:14:reg_array|r|bits:16:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_reg|valA[16]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|regs:14:reg_array|r|bits:16:r~q\,
	datac => \myprocessor|my_reg|valA[16]~82_combout\,
	datad => \myprocessor|my_reg|regs:15:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_reg|valA[16]~83_combout\);

-- Location: LCCOMB_X66_Y34_N24
\myprocessor|my_reg|valA[16]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[16]~75_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:10:reg_array|r|bits:16:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\myprocessor|my_reg|regs:8:reg_array|r|bits:16:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:10:reg_array|r|bits:16:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[16]~75_combout\);

-- Location: LCCOMB_X66_Y35_N4
\myprocessor|my_reg|valA[16]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[16]~76_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[16]~75_combout\ & (\myprocessor|my_reg|regs:11:reg_array|r|bits:16:r~q\)) # 
-- (!\myprocessor|my_reg|valA[16]~75_combout\ & ((\myprocessor|my_reg|regs:9:reg_array|r|bits:16:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|valA[16]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:11:reg_array|r|bits:16:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:9:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_reg|valA[16]~75_combout\,
	combout => \myprocessor|my_reg|valA[16]~76_combout\);

-- Location: LCCOMB_X60_Y34_N6
\myprocessor|my_reg|valA[16]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[16]~77_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_reg|regs:5:reg_array|r|bits:16:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:4:reg_array|r|bits:16:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:4:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_reg|regs:5:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_reg|valA[16]~77_combout\);

-- Location: LCCOMB_X62_Y31_N18
\myprocessor|my_reg|valA[16]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[16]~78_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[16]~77_combout\ & ((\myprocessor|my_reg|regs:7:reg_array|r|bits:16:r~q\))) # 
-- (!\myprocessor|my_reg|valA[16]~77_combout\ & (\myprocessor|my_reg|regs:6:reg_array|r|bits:16:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|valA[16]~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|valA[16]~77_combout\,
	datac => \myprocessor|my_reg|regs:6:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_reg|regs:7:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_reg|valA[16]~78_combout\);

-- Location: LCCOMB_X62_Y34_N30
\myprocessor|my_reg|valA[16]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[16]~79_combout\ = (\myprocessor|my_reg|valA[16]~18_combout\ & (((\myprocessor|my_reg|valA[16]~78_combout\)) # (!\myprocessor|my_reg|valA[16]~17_combout\))) # (!\myprocessor|my_reg|valA[16]~18_combout\ & 
-- (\myprocessor|my_reg|valA[16]~17_combout\ & (\myprocessor|my_reg|regs:1:reg_array|r|bits:16:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~18_combout\,
	datab => \myprocessor|my_reg|valA[16]~17_combout\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_reg|valA[16]~78_combout\,
	combout => \myprocessor|my_reg|valA[16]~79_combout\);

-- Location: LCCOMB_X62_Y34_N0
\myprocessor|my_reg|valA[16]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[16]~80_combout\ = (\myprocessor|my_reg|valA[16]~79_combout\ & (((\myprocessor|my_reg|regs:3:reg_array|r|bits:16:r~q\)) # (!\myprocessor|my_reg|valA[16]~14_combout\))) # (!\myprocessor|my_reg|valA[16]~79_combout\ & 
-- (\myprocessor|my_reg|valA[16]~14_combout\ & ((\myprocessor|my_reg|regs:2:reg_array|r|bits:16:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~79_combout\,
	datab => \myprocessor|my_reg|valA[16]~14_combout\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_reg|regs:2:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_reg|valA[16]~80_combout\);

-- Location: LCCOMB_X65_Y35_N12
\myprocessor|my_reg|valA[16]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[16]~81_combout\ = (\myprocessor|my_reg|valA[16]~10_combout\ & (((\myprocessor|my_reg|valA[16]~13_combout\)))) # (!\myprocessor|my_reg|valA[16]~10_combout\ & ((\myprocessor|my_reg|valA[16]~13_combout\ & 
-- (\myprocessor|my_reg|valA[16]~76_combout\)) # (!\myprocessor|my_reg|valA[16]~13_combout\ & ((\myprocessor|my_reg|valA[16]~80_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~76_combout\,
	datab => \myprocessor|my_reg|valA[16]~80_combout\,
	datac => \myprocessor|my_reg|valA[16]~10_combout\,
	datad => \myprocessor|my_reg|valA[16]~13_combout\,
	combout => \myprocessor|my_reg|valA[16]~81_combout\);

-- Location: LCCOMB_X58_Y42_N30
\myprocessor|my_reg|valA[16]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[16]~72_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)) # ((\myprocessor|my_reg|regs:23:reg_array|r|bits:16:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:19:reg_array|r|bits:16:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_reg|regs:23:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_reg|valA[16]~72_combout\);

-- Location: LCCOMB_X59_Y41_N18
\myprocessor|my_reg|valA[16]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[16]~73_combout\ = (\myprocessor|my_reg|valA[16]~72_combout\ & (((\myprocessor|my_reg|regs:31:reg_array|r|bits:16:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))) # 
-- (!\myprocessor|my_reg|valA[16]~72_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:27:reg_array|r|bits:16:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~72_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_reg|regs:27:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_reg|valA[16]~73_combout\);

-- Location: LCCOMB_X61_Y42_N6
\myprocessor|my_reg|valA[16]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[16]~67_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_reg|regs:25:reg_array|r|bits:16:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:17:reg_array|r|bits:16:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_reg|regs:25:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_reg|valA[16]~67_combout\);

-- Location: LCCOMB_X61_Y42_N16
\myprocessor|my_reg|valA[16]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[16]~68_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[16]~67_combout\ & ((\myprocessor|my_reg|regs:29:reg_array|r|bits:16:r~q\))) # 
-- (!\myprocessor|my_reg|valA[16]~67_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:16:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|valA[16]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:21:reg_array|r|bits:16:r~q\,
	datab => \myprocessor|my_reg|regs:29:reg_array|r|bits:16:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datad => \myprocessor|my_reg|valA[16]~67_combout\,
	combout => \myprocessor|my_reg|valA[16]~68_combout\);

-- Location: LCCOMB_X57_Y42_N0
\myprocessor|my_reg|valA[16]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[16]~69_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:24:reg_array|r|bits:16:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|regs:16:reg_array|r|bits:16:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:24:reg_array|r|bits:16:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[16]~69_combout\);

-- Location: LCCOMB_X57_Y40_N4
\myprocessor|my_reg|valA[16]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[16]~70_combout\ = (\myprocessor|my_reg|valA[16]~69_combout\ & (((\myprocessor|my_reg|regs:28:reg_array|r|bits:16:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_reg|valA[16]~69_combout\ & (\myprocessor|my_reg|regs:20:reg_array|r|bits:16:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:20:reg_array|r|bits:16:r~q\,
	datab => \myprocessor|my_reg|valA[16]~69_combout\,
	datac => \myprocessor|my_reg|regs:28:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[16]~70_combout\);

-- Location: LCCOMB_X65_Y38_N30
\myprocessor|my_reg|valA[16]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[16]~71_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[16]~68_combout\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|valA[16]~70_combout\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~68_combout\,
	datab => \myprocessor|my_reg|valA[16]~70_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[16]~71_combout\);

-- Location: LCCOMB_X66_Y42_N20
\myprocessor|my_reg|valA[16]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[16]~65_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|regs:22:reg_array|r|bits:16:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:18:reg_array|r|bits:16:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:18:reg_array|r|bits:16:r~q\,
	datac => \myprocessor|my_reg|regs:22:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[16]~65_combout\);

-- Location: LCCOMB_X65_Y38_N12
\myprocessor|my_reg|valA[16]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[16]~66_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[16]~65_combout\ & ((\myprocessor|my_reg|regs:30:reg_array|r|bits:16:r~q\))) # 
-- (!\myprocessor|my_reg|valA[16]~65_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:16:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|valA[16]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:26:reg_array|r|bits:16:r~q\,
	datab => \myprocessor|my_reg|regs:30:reg_array|r|bits:16:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datad => \myprocessor|my_reg|valA[16]~65_combout\,
	combout => \myprocessor|my_reg|valA[16]~66_combout\);

-- Location: LCCOMB_X65_Y38_N0
\myprocessor|my_reg|valA[16]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[16]~74_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[16]~71_combout\ & (\myprocessor|my_reg|valA[16]~73_combout\)) # (!\myprocessor|my_reg|valA[16]~71_combout\ & 
-- ((\myprocessor|my_reg|valA[16]~66_combout\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_reg|valA[16]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|valA[16]~73_combout\,
	datac => \myprocessor|my_reg|valA[16]~71_combout\,
	datad => \myprocessor|my_reg|valA[16]~66_combout\,
	combout => \myprocessor|my_reg|valA[16]~74_combout\);

-- Location: LCCOMB_X65_Y38_N24
\myprocessor|my_reg|valA[16]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[16]~84_combout\ = (\myprocessor|my_reg|valA[16]~81_combout\ & ((\myprocessor|my_reg|valA[16]~83_combout\) # ((!\myprocessor|my_reg|valA[16]~10_combout\)))) # (!\myprocessor|my_reg|valA[16]~81_combout\ & 
-- (((\myprocessor|my_reg|valA[16]~10_combout\ & \myprocessor|my_reg|valA[16]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~83_combout\,
	datab => \myprocessor|my_reg|valA[16]~81_combout\,
	datac => \myprocessor|my_reg|valA[16]~10_combout\,
	datad => \myprocessor|my_reg|valA[16]~74_combout\,
	combout => \myprocessor|my_reg|valA[16]~84_combout\);

-- Location: LCCOMB_X54_Y34_N28
\myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~22_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[17]~64_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[16]~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datac => \myprocessor|my_reg|valA[16]~84_combout\,
	datad => \myprocessor|my_reg|valA[17]~64_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~22_combout\);

-- Location: LCCOMB_X52_Y33_N26
\myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~24_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~22_combout\)) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~22_combout\,
	datac => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~23_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~24_combout\);

-- Location: LCCOMB_X52_Y33_N24
\myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~26_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[11]~284_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[10]~264_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datac => \myprocessor|my_reg|valA[10]~264_combout\,
	datad => \myprocessor|my_reg|valA[11]~284_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~26_combout\);

-- Location: LCCOMB_X52_Y33_N10
\myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~27_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~25_combout\)) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~25_combout\,
	datac => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~26_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~27_combout\);

-- Location: LCCOMB_X52_Y33_N20
\myprocessor|my_alu|shifter_inst|RxxNxx|F[10]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxNxx|F[10]~7_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~24_combout\)) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~24_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~27_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxNxx|F[10]~7_combout\);

-- Location: LCCOMB_X52_Y35_N28
\myprocessor|my_alu|R[10]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[10]~87_combout\ = (\myprocessor|my_alu|R[1]~30_combout\ & (!\myprocessor|mux_aluinb|F[4]~68_combout\ & (\myprocessor|my_alu|shifter_inst|LxNxxx|F[10]~10_combout\))) # (!\myprocessor|my_alu|R[1]~30_combout\ & 
-- (((\myprocessor|my_alu|shifter_inst|RxxNxx|F[10]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[4]~68_combout\,
	datab => \myprocessor|my_alu|R[1]~30_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxNxxx|F[10]~10_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxNxx|F[10]~7_combout\,
	combout => \myprocessor|my_alu|R[10]~87_combout\);

-- Location: LCCOMB_X52_Y35_N14
\myprocessor|my_alu|shifter_inst|RxNxxx|F~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F~16_combout\ = (!\myprocessor|mux_aluinb|F[3]~67_combout\ & ((\myprocessor|mux_aluinb|F[2]~65_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F~38_combout\))) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~33_combout\,
	datac => \myprocessor|mux_aluinb|F[3]~67_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F~38_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F~16_combout\);

-- Location: LCCOMB_X52_Y35_N0
\myprocessor|my_alu|R[10]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[10]~88_combout\ = (\myprocessor|my_alu|R[1]~30_combout\ & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F~16_combout\))) # (!\myprocessor|my_alu|R[1]~30_combout\ & (\myprocessor|my_alu|shifter_inst|RxxNxx|F[18]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|RxxNxx|F[18]~6_combout\,
	datac => \myprocessor|my_alu|R[1]~30_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F~16_combout\,
	combout => \myprocessor|my_alu|R[10]~88_combout\);

-- Location: LCCOMB_X52_Y35_N26
\myprocessor|my_alu|R[10]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[10]~89_combout\ = (\myprocessor|my_control|ALUop[1]~3_combout\) # ((\myprocessor|my_alu|R[1]~119_combout\ & ((\myprocessor|my_alu|R[10]~88_combout\))) # (!\myprocessor|my_alu|R[1]~119_combout\ & 
-- (\myprocessor|my_alu|R[10]~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[1]~3_combout\,
	datab => \myprocessor|my_alu|R[10]~87_combout\,
	datac => \myprocessor|my_alu|R[1]~119_combout\,
	datad => \myprocessor|my_alu|R[10]~88_combout\,
	combout => \myprocessor|my_alu|R[10]~89_combout\);

-- Location: LCCOMB_X52_Y35_N20
\myprocessor|my_alu|R[10]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[10]~90_combout\ = \myprocessor|mux_aluinb|F[10]~74_combout\ $ (((\myprocessor|my_control|ALUop[0]~1_combout\ & !\myprocessor|my_control|ALUop[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[10]~74_combout\,
	datac => \myprocessor|my_control|ALUop[0]~1_combout\,
	datad => \myprocessor|my_control|ALUop[1]~3_combout\,
	combout => \myprocessor|my_alu|R[10]~90_combout\);

-- Location: LCCOMB_X52_Y35_N6
\myprocessor|my_alu|R[10]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[10]~91_combout\ = (\myprocessor|my_reg|valA[10]~264_combout\ & (((\myprocessor|my_alu|R[10]~90_combout\)) # (!\myprocessor|my_alu|R[1]~29_combout\))) # (!\myprocessor|my_reg|valA[10]~264_combout\ & 
-- ((\myprocessor|my_alu|R[10]~90_combout\ & (!\myprocessor|my_alu|R[1]~29_combout\)) # (!\myprocessor|my_alu|R[10]~90_combout\ & ((!\myprocessor|my_control|ALUop[1]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~29_combout\,
	datab => \myprocessor|my_control|ALUop[1]~3_combout\,
	datac => \myprocessor|my_reg|valA[10]~264_combout\,
	datad => \myprocessor|my_alu|R[10]~90_combout\,
	combout => \myprocessor|my_alu|R[10]~91_combout\);

-- Location: LCCOMB_X52_Y35_N22
\myprocessor|my_alu|R[10]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[10]~121_combout\ = \myprocessor|mux_aluinb|F[10]~74_combout\ $ (\myprocessor|my_reg|valA[10]~264_combout\ $ (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31)) # (!\myprocessor|my_control|ALUop[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datab => \myprocessor|mux_aluinb|F[10]~74_combout\,
	datac => \myprocessor|my_reg|valA[10]~264_combout\,
	datad => \myprocessor|my_control|ALUop[0]~0_combout\,
	combout => \myprocessor|my_alu|R[10]~121_combout\);

-- Location: LCCOMB_X52_Y35_N8
\myprocessor|my_alu|R_and[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(10) = (\myprocessor|my_reg|valA[10]~264_combout\ & ((\myprocessor|my_control|ALUinB~1_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(10))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- ((\myprocessor|my_reg|valB[10]~319_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(10),
	datab => \myprocessor|my_reg|valB[10]~319_combout\,
	datac => \myprocessor|my_reg|valA[10]~264_combout\,
	datad => \myprocessor|my_control|ALUinB~1_combout\,
	combout => \myprocessor|my_alu|R_and\(10));

-- Location: LCCOMB_X52_Y35_N10
\myprocessor|my_alu|R[10]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[10]~92_combout\ = (\myprocessor|my_control|ALUop[1]~3_combout\ & ((\myprocessor|my_alu|R_and\(10)))) # (!\myprocessor|my_control|ALUop[1]~3_combout\ & (\myprocessor|my_alu|R[10]~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[10]~121_combout\,
	datab => \myprocessor|my_control|ALUop[1]~3_combout\,
	datac => \myprocessor|my_alu|R_and\(10),
	combout => \myprocessor|my_alu|R[10]~92_combout\);

-- Location: LCCOMB_X52_Y35_N4
\myprocessor|my_alu|R[10]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[10]~93_combout\ = (\myprocessor|my_alu|R[1]~29_combout\ & ((\myprocessor|my_alu|R[10]~92_combout\))) # (!\myprocessor|my_alu|R[1]~29_combout\ & (\myprocessor|my_alu|R[10]~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[10]~91_combout\,
	datac => \myprocessor|my_alu|R[1]~29_combout\,
	datad => \myprocessor|my_alu|R[10]~92_combout\,
	combout => \myprocessor|my_alu|R[10]~93_combout\);

-- Location: LCCOMB_X52_Y35_N30
\myprocessor|my_alu|R[10]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[10]~94_combout\ = (\myprocessor|my_alu|R[10]~89_combout\ & ((\myprocessor|my_alu|adder_inst|lower|carry[10]~11_combout\ & (\myprocessor|my_alu|R[10]~93_combout\)) # (!\myprocessor|my_alu|adder_inst|lower|carry[10]~11_combout\ & 
-- ((\myprocessor|my_alu|R[10]~91_combout\))))) # (!\myprocessor|my_alu|R[10]~89_combout\ & ((\myprocessor|my_alu|adder_inst|lower|carry[10]~11_combout\ & ((!\myprocessor|my_alu|R[10]~91_combout\))) # 
-- (!\myprocessor|my_alu|adder_inst|lower|carry[10]~11_combout\ & (!\myprocessor|my_alu|R[10]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[10]~89_combout\,
	datab => \myprocessor|my_alu|adder_inst|lower|carry[10]~11_combout\,
	datac => \myprocessor|my_alu|R[10]~93_combout\,
	datad => \myprocessor|my_alu|R[10]~91_combout\,
	combout => \myprocessor|my_alu|R[10]~94_combout\);

-- Location: M9K_X51_Y31_N0
\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-fibonacci-dmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myprocessor|my_control|Equal6~0_combout\,
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y32_N14
\myprocessor|my_alu|R_and[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(26) = (\myprocessor|my_reg|valA[26]~544_combout\ & ((\myprocessor|my_control|ALUinB~1_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16)))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- (\myprocessor|my_reg|valB[26]~599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[26]~599_combout\,
	datab => \myprocessor|my_control|ALUinB~1_combout\,
	datac => \myprocessor|my_reg|valA[26]~544_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	combout => \myprocessor|my_alu|R_and\(26));

-- Location: LCCOMB_X56_Y32_N26
\myprocessor|my_alu|adder_inst|upper1|sum[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|sum\(10) = \myprocessor|my_alu|adder_inst|upper1|carry[10]~8_combout\ $ (\myprocessor|my_reg|valA[26]~544_combout\ $ (\myprocessor|mux_aluinb|F[26]~88_combout\ $ (\myprocessor|my_control|ALUop[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper1|carry[10]~8_combout\,
	datab => \myprocessor|my_reg|valA[26]~544_combout\,
	datac => \myprocessor|mux_aluinb|F[26]~88_combout\,
	datad => \myprocessor|my_control|ALUop[0]~1_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|sum\(10));

-- Location: LCCOMB_X49_Y31_N26
\myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~51_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~49_combout\)) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxxN|F[26]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~49_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxxN|F[26]~0_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~51_combout\);

-- Location: LCCOMB_X50_Y31_N30
\myprocessor|mux_rwd|F[26]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[26]~70_combout\ = (\myprocessor|my_alu|R[5]~17_combout\ & (((\myprocessor|my_alu|R[5]~16_combout\)))) # (!\myprocessor|my_alu|R[5]~17_combout\ & ((\myprocessor|my_alu|R[5]~16_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~44_combout\))) # (!\myprocessor|my_alu|R[5]~16_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~51_combout\,
	datab => \myprocessor|my_alu|R[5]~17_combout\,
	datac => \myprocessor|my_alu|R[5]~16_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~44_combout\,
	combout => \myprocessor|mux_rwd|F[26]~70_combout\);

-- Location: LCCOMB_X50_Y31_N0
\myprocessor|mux_rwd|F[26]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[26]~71_combout\ = (\myprocessor|mux_rwd|F[26]~70_combout\ & (((\myprocessor|my_alu|shifter_inst|LxNxxx|F[10]~10_combout\) # (!\myprocessor|my_alu|R[5]~17_combout\)))) # (!\myprocessor|mux_rwd|F[26]~70_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxNxx|F[18]~9_combout\ & (\myprocessor|my_alu|R[5]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[26]~70_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxNxx|F[18]~9_combout\,
	datac => \myprocessor|my_alu|R[5]~17_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxNxxx|F[10]~10_combout\,
	combout => \myprocessor|mux_rwd|F[26]~71_combout\);

-- Location: LCCOMB_X57_Y32_N4
\myprocessor|my_alu|adder_inst|upper0|sum[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|sum\(10) = \myprocessor|my_reg|valA[26]~544_combout\ $ (\myprocessor|my_control|ALUop[0]~1_combout\ $ (\myprocessor|mux_aluinb|F[26]~88_combout\ $ (\myprocessor|my_alu|adder_inst|upper0|carry[10]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[26]~544_combout\,
	datab => \myprocessor|my_control|ALUop[0]~1_combout\,
	datac => \myprocessor|mux_aluinb|F[26]~88_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper0|carry[10]~8_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|sum\(10));

-- Location: LCCOMB_X56_Y32_N24
\myprocessor|mux_rwd|F[26]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[26]~72_combout\ = (\myprocessor|mux_rwd|F[25]~100_combout\ & (((\myprocessor|my_control|ALUop[2]~2_combout\)))) # (!\myprocessor|mux_rwd|F[25]~100_combout\ & ((\myprocessor|my_control|ALUop[2]~2_combout\ & 
-- ((!\myprocessor|my_alu|adder_inst|upper0|sum\(10)))) # (!\myprocessor|my_control|ALUop[2]~2_combout\ & (\myprocessor|mux_rwd|F[26]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[25]~100_combout\,
	datab => \myprocessor|mux_rwd|F[26]~71_combout\,
	datac => \myprocessor|my_control|ALUop[2]~2_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper0|sum\(10),
	combout => \myprocessor|mux_rwd|F[26]~72_combout\);

-- Location: LCCOMB_X52_Y35_N16
\myprocessor|my_alu|shifter_inst|RNxxxx|F~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RNxxxx|F~8_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F~16_combout\ & !\myprocessor|mux_aluinb|F[4]~68_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|RxNxxx|F~16_combout\,
	datac => \myprocessor|mux_aluinb|F[4]~68_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RNxxxx|F~8_combout\);

-- Location: LCCOMB_X56_Y32_N28
\myprocessor|mux_rwd|F[26]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[26]~73_combout\ = (\myprocessor|mux_rwd|F[26]~72_combout\ & (((!\myprocessor|mux_rwd|F[25]~100_combout\)) # (!\myprocessor|my_alu|adder_inst|upper1|sum\(10)))) # (!\myprocessor|mux_rwd|F[26]~72_combout\ & 
-- (((\myprocessor|my_alu|shifter_inst|RNxxxx|F~8_combout\ & \myprocessor|mux_rwd|F[25]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper1|sum\(10),
	datab => \myprocessor|mux_rwd|F[26]~72_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RNxxxx|F~8_combout\,
	datad => \myprocessor|mux_rwd|F[25]~100_combout\,
	combout => \myprocessor|mux_rwd|F[26]~73_combout\);

-- Location: LCCOMB_X56_Y32_N22
\myprocessor|mux_rwd|F[26]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[26]~74_combout\ = (\myprocessor|my_control|ALUop[1]~3_combout\ & ((\myprocessor|mux_rwd|F[25]~99_combout\) # ((\myprocessor|my_alu|R_and\(26))))) # (!\myprocessor|my_control|ALUop[1]~3_combout\ & 
-- (!\myprocessor|mux_rwd|F[25]~99_combout\ & ((\myprocessor|mux_rwd|F[26]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[1]~3_combout\,
	datab => \myprocessor|mux_rwd|F[25]~99_combout\,
	datac => \myprocessor|my_alu|R_and\(26),
	datad => \myprocessor|mux_rwd|F[26]~73_combout\,
	combout => \myprocessor|mux_rwd|F[26]~74_combout\);

-- Location: LCCOMB_X56_Y32_N16
\myprocessor|my_alu|R_or[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_or\(26) = (\myprocessor|my_reg|valA[26]~544_combout\) # ((\myprocessor|my_control|ALUinB~1_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16)))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- (\myprocessor|my_reg|valB[26]~599_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[26]~599_combout\,
	datab => \myprocessor|my_control|ALUinB~1_combout\,
	datac => \myprocessor|my_reg|valA[26]~544_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	combout => \myprocessor|my_alu|R_or\(26));

-- Location: LCCOMB_X56_Y32_N2
\myprocessor|mux_rwd|F[26]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[26]~75_combout\ = (\myprocessor|mux_rwd|F[25]~99_combout\ & ((\myprocessor|mux_rwd|F[26]~74_combout\ & ((\myprocessor|my_alu|R_or\(26)))) # (!\myprocessor|mux_rwd|F[26]~74_combout\ & 
-- (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(26))))) # (!\myprocessor|mux_rwd|F[25]~99_combout\ & (((\myprocessor|mux_rwd|F[26]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(26),
	datab => \myprocessor|mux_rwd|F[25]~99_combout\,
	datac => \myprocessor|mux_rwd|F[26]~74_combout\,
	datad => \myprocessor|my_alu|R_or\(26),
	combout => \myprocessor|mux_rwd|F[26]~75_combout\);

-- Location: LCCOMB_X56_Y32_N4
\myprocessor|mux_input_out|F~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~84_combout\ = (\myprocessor|mux_input_out|F~0_combout\ & \myprocessor|mux_rwd|F[26]~75_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~0_combout\,
	datad => \myprocessor|mux_rwd|F[26]~75_combout\,
	combout => \myprocessor|mux_input_out|F~84_combout\);

-- Location: FF_X61_Y35_N23
\myprocessor|my_reg|regs:8:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[8]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:8:reg_array|r|bits:26:r~q\);

-- Location: LCCOMB_X61_Y32_N0
\myprocessor|my_reg|valB[26]~594\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[26]~594_combout\ = (\myprocessor|my_reg|valB[19]~50_combout\ & ((\myprocessor|my_reg|regs:4:reg_array|r|bits:26:r~q\) # ((\myprocessor|my_reg|valB[19]~48_combout\)))) # (!\myprocessor|my_reg|valB[19]~50_combout\ & 
-- (((\myprocessor|my_reg|regs:5:reg_array|r|bits:26:r~q\ & !\myprocessor|my_reg|valB[19]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~50_combout\,
	datab => \myprocessor|my_reg|regs:4:reg_array|r|bits:26:r~q\,
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_reg|valB[19]~48_combout\,
	combout => \myprocessor|my_reg|valB[26]~594_combout\);

-- Location: LCCOMB_X60_Y32_N26
\myprocessor|my_reg|valB[26]~595\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[26]~595_combout\ = (\myprocessor|my_reg|valB[19]~51_combout\ & ((\myprocessor|my_reg|valB[26]~594_combout\ & (\myprocessor|my_reg|regs:6:reg_array|r|bits:26:r~q\)) # (!\myprocessor|my_reg|valB[26]~594_combout\ & 
-- ((\myprocessor|my_reg|regs:7:reg_array|r|bits:26:r~q\))))) # (!\myprocessor|my_reg|valB[19]~51_combout\ & (\myprocessor|my_reg|valB[26]~594_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~51_combout\,
	datab => \myprocessor|my_reg|valB[26]~594_combout\,
	datac => \myprocessor|my_reg|regs:6:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_reg|regs:7:reg_array|r|bits:26:r~q\,
	combout => \myprocessor|my_reg|valB[26]~595_combout\);

-- Location: LCCOMB_X63_Y34_N8
\myprocessor|my_reg|valB[26]~596\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[26]~596_combout\ = (\myprocessor|my_reg|valB[19]~46_combout\ & (\myprocessor|my_reg|valB[19]~45_combout\)) # (!\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|valB[19]~45_combout\ & 
-- (\myprocessor|my_reg|regs:3:reg_array|r|bits:26:r~q\)) # (!\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[26]~595_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~46_combout\,
	datab => \myprocessor|my_reg|valB[19]~45_combout\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_reg|valB[26]~595_combout\,
	combout => \myprocessor|my_reg|valB[26]~596_combout\);

-- Location: LCCOMB_X63_Y34_N26
\myprocessor|my_reg|valB[26]~597\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[26]~597_combout\ = (\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|valB[26]~596_combout\ & (\myprocessor|my_reg|regs:1:reg_array|r|bits:26:r~q\)) # (!\myprocessor|my_reg|valB[26]~596_combout\ & 
-- ((\myprocessor|my_reg|regs:2:reg_array|r|bits:26:r~q\))))) # (!\myprocessor|my_reg|valB[19]~46_combout\ & (((\myprocessor|my_reg|valB[26]~596_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~46_combout\,
	datab => \myprocessor|my_reg|regs:1:reg_array|r|bits:26:r~q\,
	datac => \myprocessor|my_reg|valB[26]~596_combout\,
	datad => \myprocessor|my_reg|regs:2:reg_array|r|bits:26:r~q\,
	combout => \myprocessor|my_reg|valB[26]~597_combout\);

-- Location: LCCOMB_X60_Y36_N24
\myprocessor|my_reg|valB[26]~592\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[26]~592_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|valB[19]~12_combout\)) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[19]~12_combout\ & 
-- ((\myprocessor|my_reg|regs:9:reg_array|r|bits:26:r~q\))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|regs:10:reg_array|r|bits:26:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_reg|regs:9:reg_array|r|bits:26:r~q\,
	combout => \myprocessor|my_reg|valB[26]~592_combout\);

-- Location: LCCOMB_X57_Y38_N16
\myprocessor|my_reg|valB[26]~590\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[26]~590_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[19]~680_combout\) # ((\myprocessor|my_reg|regs:12:reg_array|r|bits:26:r~q\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|regs:13:reg_array|r|bits:26:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_reg|regs:12:reg_array|r|bits:26:r~q\,
	combout => \myprocessor|my_reg|valB[26]~590_combout\);

-- Location: LCCOMB_X58_Y36_N14
\myprocessor|my_reg|valB[26]~591\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[26]~591_combout\ = (\myprocessor|my_reg|valB[26]~590_combout\ & ((\myprocessor|my_reg|regs:14:reg_array|r|bits:26:r~q\) # ((!\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[26]~590_combout\ & 
-- (((\myprocessor|my_reg|regs:15:reg_array|r|bits:26:r~q\ & \myprocessor|my_reg|valB[19]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[26]~590_combout\,
	datab => \myprocessor|my_reg|regs:14:reg_array|r|bits:26:r~q\,
	datac => \myprocessor|my_reg|regs:15:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[26]~591_combout\);

-- Location: LCCOMB_X59_Y37_N18
\myprocessor|my_reg|valB[26]~593\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[26]~593_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[26]~592_combout\ & (\myprocessor|my_reg|regs:11:reg_array|r|bits:26:r~q\)) # (!\myprocessor|my_reg|valB[26]~592_combout\ & 
-- ((\myprocessor|my_reg|valB[26]~591_combout\))))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|valB[26]~592_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[26]~592_combout\,
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_reg|valB[26]~591_combout\,
	combout => \myprocessor|my_reg|valB[26]~593_combout\);

-- Location: LCCOMB_X57_Y42_N2
\myprocessor|my_reg|valB[26]~598\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[26]~598_combout\ = (\myprocessor|my_reg|valB[19]~39_combout\ & (((\myprocessor|my_reg|valB[19]~25_combout\)))) # (!\myprocessor|my_reg|valB[19]~39_combout\ & ((\myprocessor|my_reg|valB[19]~25_combout\ & 
-- ((\myprocessor|my_reg|valB[26]~593_combout\))) # (!\myprocessor|my_reg|valB[19]~25_combout\ & (\myprocessor|my_reg|valB[26]~597_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[26]~597_combout\,
	datab => \myprocessor|my_reg|valB[19]~39_combout\,
	datac => \myprocessor|my_reg|valB[19]~25_combout\,
	datad => \myprocessor|my_reg|valB[26]~593_combout\,
	combout => \myprocessor|my_reg|valB[26]~598_combout\);

-- Location: LCCOMB_X57_Y42_N20
\myprocessor|my_reg|valB[26]~582\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[26]~582_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|valB[19]~12_combout\)) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[19]~12_combout\ & 
-- ((\myprocessor|my_reg|regs:17:reg_array|r|bits:26:r~q\))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|regs:18:reg_array|r|bits:26:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_reg|regs:17:reg_array|r|bits:26:r~q\,
	combout => \myprocessor|my_reg|valB[26]~582_combout\);

-- Location: LCCOMB_X57_Y38_N6
\myprocessor|my_reg|valB[26]~580\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[26]~580_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|regs:20:reg_array|r|bits:26:r~q\) # ((\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (((\myprocessor|my_reg|regs:21:reg_array|r|bits:26:r~q\ & !\myprocessor|my_reg|valB[19]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|regs:20:reg_array|r|bits:26:r~q\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[26]~580_combout\);

-- Location: LCCOMB_X58_Y42_N2
\myprocessor|my_reg|valB[26]~581\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[26]~581_combout\ = (\myprocessor|my_reg|valB[26]~580_combout\ & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:26:r~q\) # ((!\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[26]~580_combout\ & 
-- (((\myprocessor|my_reg|regs:23:reg_array|r|bits:26:r~q\ & \myprocessor|my_reg|valB[19]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:22:reg_array|r|bits:26:r~q\,
	datab => \myprocessor|my_reg|valB[26]~580_combout\,
	datac => \myprocessor|my_reg|regs:23:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[26]~581_combout\);

-- Location: LCCOMB_X57_Y42_N6
\myprocessor|my_reg|valB[26]~583\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[26]~583_combout\ = (\myprocessor|my_reg|valB[26]~582_combout\ & ((\myprocessor|my_reg|regs:19:reg_array|r|bits:26:r~q\) # ((!\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[26]~582_combout\ & 
-- (((\myprocessor|my_reg|valB[19]~22_combout\ & \myprocessor|my_reg|valB[26]~581_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:19:reg_array|r|bits:26:r~q\,
	datab => \myprocessor|my_reg|valB[26]~582_combout\,
	datac => \myprocessor|my_reg|valB[19]~22_combout\,
	datad => \myprocessor|my_reg|valB[26]~581_combout\,
	combout => \myprocessor|my_reg|valB[26]~583_combout\);

-- Location: LCCOMB_X57_Y42_N8
\myprocessor|my_reg|valB[26]~584\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[26]~584_combout\ = (\myprocessor|my_reg|valB[19]~31_combout\ & (\myprocessor|mux_rdst|F[3]~1_combout\)) # (!\myprocessor|my_reg|valB[19]~31_combout\ & ((\myprocessor|mux_rdst|F[3]~1_combout\ & 
-- (\myprocessor|my_reg|regs:24:reg_array|r|bits:26:r~q\)) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & ((\myprocessor|my_reg|regs:16:reg_array|r|bits:26:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~31_combout\,
	datab => \myprocessor|mux_rdst|F[3]~1_combout\,
	datac => \myprocessor|my_reg|regs:24:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_reg|regs:16:reg_array|r|bits:26:r~q\,
	combout => \myprocessor|my_reg|valB[26]~584_combout\);

-- Location: LCCOMB_X55_Y40_N8
\myprocessor|my_reg|valB[26]~585\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[26]~585_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|regs:31:reg_array|r|bits:26:r~q\) # ((\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (((!\myprocessor|my_reg|valB[19]~684_combout\ & \myprocessor|my_reg|regs:29:reg_array|r|bits:26:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|regs:31:reg_array|r|bits:26:r~q\,
	datac => \myprocessor|my_reg|valB[19]~684_combout\,
	datad => \myprocessor|my_reg|regs:29:reg_array|r|bits:26:r~q\,
	combout => \myprocessor|my_reg|valB[26]~585_combout\);

-- Location: LCCOMB_X56_Y40_N20
\myprocessor|my_reg|valB[26]~586\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[26]~586_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[26]~585_combout\ & ((\myprocessor|my_reg|regs:30:reg_array|r|bits:26:r~q\))) # (!\myprocessor|my_reg|valB[26]~585_combout\ & 
-- (\myprocessor|my_reg|regs:28:reg_array|r|bits:26:r~q\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[26]~585_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|regs:28:reg_array|r|bits:26:r~q\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_reg|valB[26]~585_combout\,
	combout => \myprocessor|my_reg|valB[26]~586_combout\);

-- Location: LCCOMB_X58_Y40_N0
\myprocessor|my_reg|valB[26]~587\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[26]~587_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[19]~12_combout\) # (\myprocessor|my_reg|valB[26]~586_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (\myprocessor|my_reg|regs:26:reg_array|r|bits:26:r~q\ & (!\myprocessor|my_reg|valB[19]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:26:reg_array|r|bits:26:r~q\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|valB[19]~12_combout\,
	datad => \myprocessor|my_reg|valB[26]~586_combout\,
	combout => \myprocessor|my_reg|valB[26]~587_combout\);

-- Location: LCCOMB_X58_Y40_N8
\myprocessor|my_reg|valB[26]~588\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[26]~588_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[26]~587_combout\ & (\myprocessor|my_reg|regs:27:reg_array|r|bits:26:r~q\)) # (!\myprocessor|my_reg|valB[26]~587_combout\ & 
-- ((\myprocessor|my_reg|regs:25:reg_array|r|bits:26:r~q\))))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|valB[26]~587_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[26]~587_combout\,
	datac => \myprocessor|my_reg|regs:27:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_reg|regs:25:reg_array|r|bits:26:r~q\,
	combout => \myprocessor|my_reg|valB[26]~588_combout\);

-- Location: LCCOMB_X57_Y42_N16
\myprocessor|my_reg|valB[26]~589\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[26]~589_combout\ = (\myprocessor|my_reg|valB[26]~584_combout\ & (((\myprocessor|my_reg|valB[26]~588_combout\) # (!\myprocessor|my_reg|valB[19]~31_combout\)))) # (!\myprocessor|my_reg|valB[26]~584_combout\ & 
-- (\myprocessor|my_reg|valB[26]~583_combout\ & ((\myprocessor|my_reg|valB[19]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[26]~583_combout\,
	datab => \myprocessor|my_reg|valB[26]~584_combout\,
	datac => \myprocessor|my_reg|valB[26]~588_combout\,
	datad => \myprocessor|my_reg|valB[19]~31_combout\,
	combout => \myprocessor|my_reg|valB[26]~589_combout\);

-- Location: LCCOMB_X57_Y42_N28
\myprocessor|my_reg|valB[26]~599\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[26]~599_combout\ = (\myprocessor|my_reg|valB[26]~598_combout\ & ((\myprocessor|my_reg|regs:8:reg_array|r|bits:26:r~q\) # ((!\myprocessor|my_reg|valB[19]~39_combout\)))) # (!\myprocessor|my_reg|valB[26]~598_combout\ & 
-- (((\myprocessor|my_reg|valB[19]~39_combout\ & \myprocessor|my_reg|valB[26]~589_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:8:reg_array|r|bits:26:r~q\,
	datab => \myprocessor|my_reg|valB[26]~598_combout\,
	datac => \myprocessor|my_reg|valB[19]~39_combout\,
	datad => \myprocessor|my_reg|valB[26]~589_combout\,
	combout => \myprocessor|my_reg|valB[26]~599_combout\);

-- Location: LCCOMB_X57_Y32_N30
\myprocessor|my_alu|R_and[27]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(27) = (\myprocessor|my_reg|valA[27]~564_combout\ & ((\myprocessor|my_control|ALUinB~1_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- ((\myprocessor|my_reg|valB[27]~579_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUinB~1_combout\,
	datab => \myprocessor|my_reg|valA[27]~564_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datad => \myprocessor|my_reg|valB[27]~579_combout\,
	combout => \myprocessor|my_alu|R_and\(27));

-- Location: LCCOMB_X53_Y29_N10
\myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~52_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~47_combout\)) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxxN|F[27]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~47_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxxN|F[27]~1_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~52_combout\);

-- Location: LCCOMB_X53_Y29_N20
\myprocessor|mux_rwd|F[27]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[27]~76_combout\ = (\myprocessor|my_alu|R[5]~16_combout\ & (((\myprocessor|my_alu|R[5]~17_combout\)))) # (!\myprocessor|my_alu|R[5]~16_combout\ & ((\myprocessor|my_alu|R[5]~17_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[19]~10_combout\))) # (!\myprocessor|my_alu|R[5]~17_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~52_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxNxx|F[19]~10_combout\,
	datac => \myprocessor|my_alu|R[5]~16_combout\,
	datad => \myprocessor|my_alu|R[5]~17_combout\,
	combout => \myprocessor|mux_rwd|F[27]~76_combout\);

-- Location: LCCOMB_X53_Y29_N14
\myprocessor|mux_rwd|F[27]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[27]~77_combout\ = (\myprocessor|my_alu|R[5]~16_combout\ & ((\myprocessor|mux_rwd|F[27]~76_combout\ & (\myprocessor|my_alu|shifter_inst|LxNxxx|F[11]~11_combout\)) # (!\myprocessor|mux_rwd|F[27]~76_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~46_combout\))))) # (!\myprocessor|my_alu|R[5]~16_combout\ & (((\myprocessor|mux_rwd|F[27]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxNxxx|F[11]~11_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~46_combout\,
	datac => \myprocessor|my_alu|R[5]~16_combout\,
	datad => \myprocessor|mux_rwd|F[27]~76_combout\,
	combout => \myprocessor|mux_rwd|F[27]~77_combout\);

-- Location: LCCOMB_X57_Y32_N0
\myprocessor|my_alu|adder_inst|upper0|sum[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|sum\(11) = \myprocessor|my_alu|adder_inst|upper0|carry[11]~9_combout\ $ (\myprocessor|my_reg|valA[27]~564_combout\ $ (\myprocessor|mux_aluinb|F[27]~87_combout\ $ (\myprocessor|my_control|ALUop[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper0|carry[11]~9_combout\,
	datab => \myprocessor|my_reg|valA[27]~564_combout\,
	datac => \myprocessor|mux_aluinb|F[27]~87_combout\,
	datad => \myprocessor|my_control|ALUop[0]~1_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|sum\(11));

-- Location: LCCOMB_X57_Y32_N28
\myprocessor|mux_rwd|F[27]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[27]~78_combout\ = (\myprocessor|mux_rwd|F[25]~100_combout\ & (\myprocessor|my_control|ALUop[2]~2_combout\)) # (!\myprocessor|mux_rwd|F[25]~100_combout\ & ((\myprocessor|my_control|ALUop[2]~2_combout\ & 
-- ((!\myprocessor|my_alu|adder_inst|upper0|sum\(11)))) # (!\myprocessor|my_control|ALUop[2]~2_combout\ & (\myprocessor|mux_rwd|F[27]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[25]~100_combout\,
	datab => \myprocessor|my_control|ALUop[2]~2_combout\,
	datac => \myprocessor|mux_rwd|F[27]~77_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper0|sum\(11),
	combout => \myprocessor|mux_rwd|F[27]~78_combout\);

-- Location: LCCOMB_X57_Y32_N22
\myprocessor|my_alu|adder_inst|upper1|sum[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|sum\(11) = \myprocessor|my_alu|adder_inst|upper1|carry[11]~9_combout\ $ (\myprocessor|my_reg|valA[27]~564_combout\ $ (\myprocessor|mux_aluinb|F[27]~87_combout\ $ (\myprocessor|my_control|ALUop[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper1|carry[11]~9_combout\,
	datab => \myprocessor|my_reg|valA[27]~564_combout\,
	datac => \myprocessor|mux_aluinb|F[27]~87_combout\,
	datad => \myprocessor|my_control|ALUop[0]~1_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|sum\(11));

-- Location: LCCOMB_X53_Y32_N4
\myprocessor|my_alu|shifter_inst|RNxxxx|F~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RNxxxx|F~9_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F~7_combout\ & (!\myprocessor|mux_aluinb|F[3]~67_combout\ & !\myprocessor|mux_aluinb|F[4]~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxNxxx|F~7_combout\,
	datab => \myprocessor|mux_aluinb|F[3]~67_combout\,
	datac => \myprocessor|mux_aluinb|F[4]~68_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RNxxxx|F~9_combout\);

-- Location: LCCOMB_X57_Y32_N16
\myprocessor|mux_rwd|F[27]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[27]~79_combout\ = (\myprocessor|mux_rwd|F[25]~100_combout\ & ((\myprocessor|mux_rwd|F[27]~78_combout\ & (!\myprocessor|my_alu|adder_inst|upper1|sum\(11))) # (!\myprocessor|mux_rwd|F[27]~78_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RNxxxx|F~9_combout\))))) # (!\myprocessor|mux_rwd|F[25]~100_combout\ & (\myprocessor|mux_rwd|F[27]~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[25]~100_combout\,
	datab => \myprocessor|mux_rwd|F[27]~78_combout\,
	datac => \myprocessor|my_alu|adder_inst|upper1|sum\(11),
	datad => \myprocessor|my_alu|shifter_inst|RNxxxx|F~9_combout\,
	combout => \myprocessor|mux_rwd|F[27]~79_combout\);

-- Location: LCCOMB_X57_Y32_N18
\myprocessor|mux_rwd|F[27]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[27]~80_combout\ = (\myprocessor|my_control|ALUop[1]~3_combout\ & ((\myprocessor|my_alu|R_and\(27)) # ((\myprocessor|mux_rwd|F[25]~99_combout\)))) # (!\myprocessor|my_control|ALUop[1]~3_combout\ & 
-- (((!\myprocessor|mux_rwd|F[25]~99_combout\ & \myprocessor|mux_rwd|F[27]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R_and\(27),
	datab => \myprocessor|my_control|ALUop[1]~3_combout\,
	datac => \myprocessor|mux_rwd|F[25]~99_combout\,
	datad => \myprocessor|mux_rwd|F[27]~79_combout\,
	combout => \myprocessor|mux_rwd|F[27]~80_combout\);

-- Location: LCCOMB_X58_Y35_N28
\myprocessor|mux_rwd|F[27]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[27]~81_combout\ = (\myprocessor|mux_rwd|F[25]~99_combout\ & ((\myprocessor|mux_rwd|F[27]~80_combout\ & (\myprocessor|my_alu|R_or\(27))) # (!\myprocessor|mux_rwd|F[27]~80_combout\ & 
-- ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(27)))))) # (!\myprocessor|mux_rwd|F[25]~99_combout\ & (((\myprocessor|mux_rwd|F[27]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[25]~99_combout\,
	datab => \myprocessor|my_alu|R_or\(27),
	datac => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(27),
	datad => \myprocessor|mux_rwd|F[27]~80_combout\,
	combout => \myprocessor|mux_rwd|F[27]~81_combout\);

-- Location: LCCOMB_X58_Y35_N14
\myprocessor|mux_input_out|F~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~85_combout\ = (\myprocessor|mux_input_out|F~0_combout\ & \myprocessor|mux_rwd|F[27]~81_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_input_out|F~0_combout\,
	datad => \myprocessor|mux_rwd|F[27]~81_combout\,
	combout => \myprocessor|mux_input_out|F~85_combout\);

-- Location: FF_X62_Y35_N3
\myprocessor|my_reg|regs:14:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:14:reg_array|r|bits:27:r~q\);

-- Location: LCCOMB_X62_Y38_N26
\myprocessor|my_reg|valA[27]~562\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[27]~562_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:14:reg_array|r|bits:27:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_reg|regs:12:reg_array|r|bits:27:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|regs:14:reg_array|r|bits:27:r~q\,
	datac => \myprocessor|my_reg|regs:12:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_reg|valA[27]~562_combout\);

-- Location: LCCOMB_X58_Y35_N12
\myprocessor|my_reg|valA[27]~563\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[27]~563_combout\ = (\myprocessor|my_reg|valA[27]~562_combout\ & (((\myprocessor|my_reg|regs:15:reg_array|r|bits:27:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (!\myprocessor|my_reg|valA[27]~562_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|regs:13:reg_array|r|bits:27:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[27]~562_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_reg|regs:15:reg_array|r|bits:27:r~q\,
	combout => \myprocessor|my_reg|valA[27]~563_combout\);

-- Location: LCCOMB_X61_Y32_N30
\myprocessor|my_reg|valA[27]~557\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[27]~557_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:6:reg_array|r|bits:27:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\myprocessor|my_reg|regs:4:reg_array|r|bits:27:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|regs:6:reg_array|r|bits:27:r~q\,
	datac => \myprocessor|my_reg|regs:4:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[27]~557_combout\);

-- Location: LCCOMB_X62_Y32_N8
\myprocessor|my_reg|valA[27]~558\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[27]~558_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[27]~557_combout\ & (\myprocessor|my_reg|regs:7:reg_array|r|bits:27:r~q\)) # 
-- (!\myprocessor|my_reg|valA[27]~557_combout\ & ((\myprocessor|my_reg|regs:5:reg_array|r|bits:27:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|valA[27]~557_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|valA[27]~557_combout\,
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_reg|regs:5:reg_array|r|bits:27:r~q\,
	combout => \myprocessor|my_reg|valA[27]~558_combout\);

-- Location: LCCOMB_X62_Y32_N14
\myprocessor|my_reg|valA[27]~559\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[27]~559_combout\ = (\myprocessor|my_reg|valA[16]~17_combout\ & ((\myprocessor|my_reg|valA[16]~18_combout\ & (\myprocessor|my_reg|valA[27]~558_combout\)) # (!\myprocessor|my_reg|valA[16]~18_combout\ & 
-- ((\myprocessor|my_reg|regs:1:reg_array|r|bits:27:r~q\))))) # (!\myprocessor|my_reg|valA[16]~17_combout\ & (((\myprocessor|my_reg|valA[16]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~17_combout\,
	datab => \myprocessor|my_reg|valA[27]~558_combout\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_reg|valA[16]~18_combout\,
	combout => \myprocessor|my_reg|valA[27]~559_combout\);

-- Location: LCCOMB_X59_Y34_N22
\myprocessor|my_reg|valA[27]~560\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[27]~560_combout\ = (\myprocessor|my_reg|valA[27]~559_combout\ & (((\myprocessor|my_reg|regs:3:reg_array|r|bits:27:r~q\)) # (!\myprocessor|my_reg|valA[16]~14_combout\))) # (!\myprocessor|my_reg|valA[27]~559_combout\ & 
-- (\myprocessor|my_reg|valA[16]~14_combout\ & (\myprocessor|my_reg|regs:2:reg_array|r|bits:27:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[27]~559_combout\,
	datab => \myprocessor|my_reg|valA[16]~14_combout\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_reg|regs:3:reg_array|r|bits:27:r~q\,
	combout => \myprocessor|my_reg|valA[27]~560_combout\);

-- Location: LCCOMB_X56_Y41_N20
\myprocessor|my_reg|valA[27]~547\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[27]~547_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:25:reg_array|r|bits:27:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|regs:17:reg_array|r|bits:27:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:25:reg_array|r|bits:27:r~q\,
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[27]~547_combout\);

-- Location: LCCOMB_X56_Y39_N8
\myprocessor|my_reg|valA[27]~548\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[27]~548_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[27]~547_combout\ & (\myprocessor|my_reg|regs:29:reg_array|r|bits:27:r~q\)) # 
-- (!\myprocessor|my_reg|valA[27]~547_combout\ & ((\myprocessor|my_reg|regs:21:reg_array|r|bits:27:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|valA[27]~547_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|valA[27]~547_combout\,
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_reg|regs:21:reg_array|r|bits:27:r~q\,
	combout => \myprocessor|my_reg|valA[27]~548_combout\);

-- Location: LCCOMB_X59_Y40_N6
\myprocessor|my_reg|valA[27]~554\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[27]~554_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:23:reg_array|r|bits:27:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|regs:19:reg_array|r|bits:27:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:23:reg_array|r|bits:27:r~q\,
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[27]~554_combout\);

-- Location: LCCOMB_X58_Y40_N30
\myprocessor|my_reg|valA[27]~555\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[27]~555_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[27]~554_combout\ & ((\myprocessor|my_reg|regs:31:reg_array|r|bits:27:r~q\))) # 
-- (!\myprocessor|my_reg|valA[27]~554_combout\ & (\myprocessor|my_reg|regs:27:reg_array|r|bits:27:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|valA[27]~554_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:27:reg_array|r|bits:27:r~q\,
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_reg|valA[27]~554_combout\,
	combout => \myprocessor|my_reg|valA[27]~555_combout\);

-- Location: LCCOMB_X57_Y39_N22
\myprocessor|my_reg|valA[27]~551\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[27]~551_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:24:reg_array|r|bits:27:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\myprocessor|my_reg|regs:16:reg_array|r|bits:27:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_reg|regs:24:reg_array|r|bits:27:r~q\,
	combout => \myprocessor|my_reg|valA[27]~551_combout\);

-- Location: LCCOMB_X57_Y39_N8
\myprocessor|my_reg|valA[27]~552\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[27]~552_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[27]~551_combout\ & ((\myprocessor|my_reg|regs:28:reg_array|r|bits:27:r~q\))) # 
-- (!\myprocessor|my_reg|valA[27]~551_combout\ & (\myprocessor|my_reg|regs:20:reg_array|r|bits:27:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|valA[27]~551_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:20:reg_array|r|bits:27:r~q\,
	datac => \myprocessor|my_reg|regs:28:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_reg|valA[27]~551_combout\,
	combout => \myprocessor|my_reg|valA[27]~552_combout\);

-- Location: LCCOMB_X55_Y40_N30
\myprocessor|my_reg|valA[27]~549\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[27]~549_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:27:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|regs:18:reg_array|r|bits:27:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:22:reg_array|r|bits:27:r~q\,
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[27]~549_combout\);

-- Location: LCCOMB_X56_Y40_N8
\myprocessor|my_reg|valA[27]~550\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[27]~550_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[27]~549_combout\ & ((\myprocessor|my_reg|regs:30:reg_array|r|bits:27:r~q\))) # 
-- (!\myprocessor|my_reg|valA[27]~549_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:27:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|valA[27]~549_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:26:reg_array|r|bits:27:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_reg|valA[27]~549_combout\,
	combout => \myprocessor|my_reg|valA[27]~550_combout\);

-- Location: LCCOMB_X57_Y39_N26
\myprocessor|my_reg|valA[27]~553\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[27]~553_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_reg|valA[27]~550_combout\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|valA[27]~552_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|valA[27]~552_combout\,
	datad => \myprocessor|my_reg|valA[27]~550_combout\,
	combout => \myprocessor|my_reg|valA[27]~553_combout\);

-- Location: LCCOMB_X57_Y39_N12
\myprocessor|my_reg|valA[27]~556\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[27]~556_combout\ = (\myprocessor|my_reg|valA[27]~553_combout\ & (((\myprocessor|my_reg|valA[27]~555_combout\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # (!\myprocessor|my_reg|valA[27]~553_combout\ 
-- & (\myprocessor|my_reg|valA[27]~548_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[27]~548_combout\,
	datab => \myprocessor|my_reg|valA[27]~555_combout\,
	datac => \myprocessor|my_reg|valA[27]~553_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_reg|valA[27]~556_combout\);

-- Location: LCCOMB_X57_Y39_N30
\myprocessor|my_reg|valA[27]~561\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[27]~561_combout\ = (\myprocessor|my_reg|valA[16]~10_combout\ & (((\myprocessor|my_reg|valA[16]~13_combout\) # (\myprocessor|my_reg|valA[27]~556_combout\)))) # (!\myprocessor|my_reg|valA[16]~10_combout\ & 
-- (\myprocessor|my_reg|valA[27]~560_combout\ & (!\myprocessor|my_reg|valA[16]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~10_combout\,
	datab => \myprocessor|my_reg|valA[27]~560_combout\,
	datac => \myprocessor|my_reg|valA[16]~13_combout\,
	datad => \myprocessor|my_reg|valA[27]~556_combout\,
	combout => \myprocessor|my_reg|valA[27]~561_combout\);

-- Location: LCCOMB_X60_Y35_N28
\myprocessor|my_reg|valA[27]~545\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[27]~545_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_reg|regs:9:reg_array|r|bits:27:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:8:reg_array|r|bits:27:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_reg|regs:9:reg_array|r|bits:27:r~q\,
	combout => \myprocessor|my_reg|valA[27]~545_combout\);

-- Location: LCCOMB_X63_Y35_N2
\myprocessor|my_reg|valA[27]~546\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[27]~546_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[27]~545_combout\ & ((\myprocessor|my_reg|regs:11:reg_array|r|bits:27:r~q\))) # 
-- (!\myprocessor|my_reg|valA[27]~545_combout\ & (\myprocessor|my_reg|regs:10:reg_array|r|bits:27:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_reg|valA[27]~545_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:10:reg_array|r|bits:27:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_reg|valA[27]~545_combout\,
	combout => \myprocessor|my_reg|valA[27]~546_combout\);

-- Location: LCCOMB_X58_Y35_N0
\myprocessor|my_reg|valA[27]~564\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[27]~564_combout\ = (\myprocessor|my_reg|valA[27]~561_combout\ & ((\myprocessor|my_reg|valA[27]~563_combout\) # ((!\myprocessor|my_reg|valA[16]~13_combout\)))) # (!\myprocessor|my_reg|valA[27]~561_combout\ & 
-- (((\myprocessor|my_reg|valA[27]~546_combout\ & \myprocessor|my_reg|valA[16]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[27]~563_combout\,
	datab => \myprocessor|my_reg|valA[27]~561_combout\,
	datac => \myprocessor|my_reg|valA[27]~546_combout\,
	datad => \myprocessor|my_reg|valA[16]~13_combout\,
	combout => \myprocessor|my_reg|valA[27]~564_combout\);

-- Location: LCCOMB_X54_Y33_N10
\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~11_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[28]~584_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[27]~564_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[27]~564_combout\,
	datac => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datad => \myprocessor|my_reg|valA[28]~584_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~11_combout\);

-- Location: LCCOMB_X54_Y33_N30
\myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~13_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~11_combout\)) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~11_combout\,
	datab => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~12_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~13_combout\);

-- Location: LCCOMB_X54_Y33_N24
\myprocessor|my_alu|shifter_inst|RxxNxx|F[21]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxNxx|F[21]~1_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~13_combout\)) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~13_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~16_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxNxx|F[21]~1_combout\);

-- Location: LCCOMB_X57_Y33_N26
\myprocessor|my_alu|shifter_inst|RxxNxx|F[13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxNxx|F[13]~0_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~5_combout\)) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~5_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~8_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxNxx|F[13]~0_combout\);

-- Location: LCCOMB_X54_Y33_N2
\myprocessor|mux_rwd|F[13]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[13]~33_combout\ = (\myprocessor|my_alu|R[1]~119_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[21]~1_combout\) # ((\myprocessor|my_alu|R[1]~30_combout\)))) # (!\myprocessor|my_alu|R[1]~119_combout\ & 
-- (((!\myprocessor|my_alu|R[1]~30_combout\ & \myprocessor|my_alu|shifter_inst|RxxNxx|F[13]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~119_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxNxx|F[21]~1_combout\,
	datac => \myprocessor|my_alu|R[1]~30_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxNxx|F[13]~0_combout\,
	combout => \myprocessor|mux_rwd|F[13]~33_combout\);

-- Location: LCCOMB_X54_Y32_N2
\myprocessor|my_alu|shifter_inst|RxNxxx|F~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F~18_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & ((\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~47_combout\)) # 
-- (!\myprocessor|mux_aluinb|F[1]~93_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	datab => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~47_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~17_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F~18_combout\);

-- Location: LCCOMB_X54_Y32_N0
\myprocessor|my_alu|shifter_inst|LNxxxx|F~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LNxxxx|F~10_combout\ = (!\myprocessor|mux_aluinb|F[4]~68_combout\ & ((\myprocessor|mux_aluinb|F[3]~67_combout\ & (\myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~12_combout\)) # (!\myprocessor|mux_aluinb|F[3]~67_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[13]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[3]~67_combout\,
	datab => \myprocessor|mux_aluinb|F[4]~68_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~12_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxNxx|F[13]~6_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LNxxxx|F~10_combout\);

-- Location: LCCOMB_X54_Y32_N20
\myprocessor|mux_rwd|F[13]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[13]~34_combout\ = (\myprocessor|mux_rwd|F[13]~33_combout\ & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F~18_combout\) # ((!\myprocessor|my_alu|R[1]~30_combout\)))) # (!\myprocessor|mux_rwd|F[13]~33_combout\ & 
-- (((\myprocessor|my_alu|R[1]~30_combout\ & \myprocessor|my_alu|shifter_inst|LNxxxx|F~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[13]~33_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxNxxx|F~18_combout\,
	datac => \myprocessor|my_alu|R[1]~30_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LNxxxx|F~10_combout\,
	combout => \myprocessor|mux_rwd|F[13]~34_combout\);

-- Location: LCCOMB_X58_Y33_N10
\myprocessor|my_alu|adder_inst|lower|sum[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|sum\(13) = \myprocessor|mux_aluinb|F[13]~75_combout\ $ (\myprocessor|my_control|ALUop[0]~1_combout\ $ (\myprocessor|my_reg|valA[13]~324_combout\ $ (\myprocessor|my_alu|adder_inst|lower|carry[13]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[13]~75_combout\,
	datab => \myprocessor|my_control|ALUop[0]~1_combout\,
	datac => \myprocessor|my_reg|valA[13]~324_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|carry[13]~14_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|sum\(13));

-- Location: LCCOMB_X58_Y33_N22
\myprocessor|mux_rwd|F[13]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[13]~36_combout\ = (\myprocessor|mux_rwd|F[13]~35_combout\ & ((\myprocessor|my_control|ALUop[1]~3_combout\) # ((!\myprocessor|my_alu|adder_inst|lower|sum\(13))))) # (!\myprocessor|mux_rwd|F[13]~35_combout\ & 
-- (!\myprocessor|my_control|ALUop[1]~3_combout\ & (\myprocessor|mux_rwd|F[13]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[13]~35_combout\,
	datab => \myprocessor|my_control|ALUop[1]~3_combout\,
	datac => \myprocessor|mux_rwd|F[13]~34_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|sum\(13),
	combout => \myprocessor|mux_rwd|F[13]~36_combout\);

-- Location: LCCOMB_X58_Y34_N6
\myprocessor|mux_input_out|F~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~49_combout\ = (\myprocessor|mux_input_out|F~0_combout\ & ((\myprocessor|my_control|Equal5~0_combout\ & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(13)))) # (!\myprocessor|my_control|Equal5~0_combout\ & 
-- (\myprocessor|mux_rwd|F[13]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[13]~36_combout\,
	datab => \myprocessor|my_control|Equal5~0_combout\,
	datac => \myprocessor|mux_input_out|F~0_combout\,
	datad => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(13),
	combout => \myprocessor|mux_input_out|F~49_combout\);

-- Location: FF_X65_Y34_N5
\myprocessor|my_reg|regs:1:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:1:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X60_Y34_N22
\myprocessor|my_reg|valA[13]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[13]~317_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:6:reg_array|r|bits:13:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:4:reg_array|r|bits:13:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:4:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_reg|regs:6:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_reg|valA[13]~317_combout\);

-- Location: LCCOMB_X61_Y34_N18
\myprocessor|my_reg|valA[13]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[13]~318_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[13]~317_combout\ & (\myprocessor|my_reg|regs:7:reg_array|r|bits:13:r~q\)) # 
-- (!\myprocessor|my_reg|valA[13]~317_combout\ & ((\myprocessor|my_reg|regs:5:reg_array|r|bits:13:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|valA[13]~317_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|valA[13]~317_combout\,
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_reg|regs:5:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_reg|valA[13]~318_combout\);

-- Location: LCCOMB_X65_Y34_N4
\myprocessor|my_reg|valA[13]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[13]~319_combout\ = (\myprocessor|my_reg|valA[16]~17_combout\ & ((\myprocessor|my_reg|valA[16]~18_combout\ & ((\myprocessor|my_reg|valA[13]~318_combout\))) # (!\myprocessor|my_reg|valA[16]~18_combout\ & 
-- (\myprocessor|my_reg|regs:1:reg_array|r|bits:13:r~q\)))) # (!\myprocessor|my_reg|valA[16]~17_combout\ & (\myprocessor|my_reg|valA[16]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~17_combout\,
	datab => \myprocessor|my_reg|valA[16]~18_combout\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_reg|valA[13]~318_combout\,
	combout => \myprocessor|my_reg|valA[13]~319_combout\);

-- Location: LCCOMB_X66_Y34_N16
\myprocessor|my_reg|valA[13]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[13]~320_combout\ = (\myprocessor|my_reg|valA[16]~14_combout\ & ((\myprocessor|my_reg|valA[13]~319_combout\ & ((\myprocessor|my_reg|regs:3:reg_array|r|bits:13:r~q\))) # (!\myprocessor|my_reg|valA[13]~319_combout\ & 
-- (\myprocessor|my_reg|regs:2:reg_array|r|bits:13:r~q\)))) # (!\myprocessor|my_reg|valA[16]~14_combout\ & (\myprocessor|my_reg|valA[13]~319_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~14_combout\,
	datab => \myprocessor|my_reg|valA[13]~319_combout\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_reg|regs:3:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_reg|valA[13]~320_combout\);

-- Location: LCCOMB_X65_Y42_N6
\myprocessor|my_reg|valA[13]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[13]~309_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)) # ((\myprocessor|my_reg|regs:22:reg_array|r|bits:13:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:18:reg_array|r|bits:13:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_reg|regs:22:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_reg|valA[13]~309_combout\);

-- Location: LCCOMB_X65_Y41_N28
\myprocessor|my_reg|valA[13]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[13]~310_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[13]~309_combout\ & (\myprocessor|my_reg|regs:30:reg_array|r|bits:13:r~q\)) # 
-- (!\myprocessor|my_reg|valA[13]~309_combout\ & ((\myprocessor|my_reg|regs:26:reg_array|r|bits:13:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|valA[13]~309_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|valA[13]~309_combout\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_reg|regs:26:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_reg|valA[13]~310_combout\);

-- Location: LCCOMB_X65_Y39_N12
\myprocessor|my_reg|valA[13]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[13]~311_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:24:reg_array|r|bits:13:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_reg|regs:16:reg_array|r|bits:13:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:24:reg_array|r|bits:13:r~q\,
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[13]~311_combout\);

-- Location: LCCOMB_X65_Y39_N14
\myprocessor|my_reg|valA[13]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[13]~312_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[13]~311_combout\ & ((\myprocessor|my_reg|regs:28:reg_array|r|bits:13:r~q\))) # 
-- (!\myprocessor|my_reg|valA[13]~311_combout\ & (\myprocessor|my_reg|regs:20:reg_array|r|bits:13:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|valA[13]~311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:20:reg_array|r|bits:13:r~q\,
	datac => \myprocessor|my_reg|regs:28:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_reg|valA[13]~311_combout\,
	combout => \myprocessor|my_reg|valA[13]~312_combout\);

-- Location: LCCOMB_X66_Y38_N26
\myprocessor|my_reg|valA[13]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[13]~313_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|valA[13]~310_combout\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[13]~312_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|valA[13]~310_combout\,
	datad => \myprocessor|my_reg|valA[13]~312_combout\,
	combout => \myprocessor|my_reg|valA[13]~313_combout\);

-- Location: LCCOMB_X66_Y41_N6
\myprocessor|my_reg|valA[13]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[13]~314_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:23:reg_array|r|bits:13:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|regs:19:reg_array|r|bits:13:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:23:reg_array|r|bits:13:r~q\,
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[13]~314_combout\);

-- Location: LCCOMB_X66_Y41_N16
\myprocessor|my_reg|valA[13]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[13]~315_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[13]~314_combout\ & ((\myprocessor|my_reg|regs:31:reg_array|r|bits:13:r~q\))) # 
-- (!\myprocessor|my_reg|valA[13]~314_combout\ & (\myprocessor|my_reg|regs:27:reg_array|r|bits:13:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|valA[13]~314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:27:reg_array|r|bits:13:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_reg|valA[13]~314_combout\,
	combout => \myprocessor|my_reg|valA[13]~315_combout\);

-- Location: LCCOMB_X65_Y42_N20
\myprocessor|my_reg|valA[13]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[13]~307_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:25:reg_array|r|bits:13:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\myprocessor|my_reg|regs:17:reg_array|r|bits:13:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_reg|regs:25:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_reg|valA[13]~307_combout\);

-- Location: LCCOMB_X66_Y39_N12
\myprocessor|my_reg|valA[13]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[13]~308_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[13]~307_combout\ & ((\myprocessor|my_reg|regs:29:reg_array|r|bits:13:r~q\))) # 
-- (!\myprocessor|my_reg|valA[13]~307_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:13:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|valA[13]~307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:21:reg_array|r|bits:13:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_reg|valA[13]~307_combout\,
	combout => \myprocessor|my_reg|valA[13]~308_combout\);

-- Location: LCCOMB_X67_Y34_N10
\myprocessor|my_reg|valA[13]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[13]~316_combout\ = (\myprocessor|my_reg|valA[13]~313_combout\ & (((\myprocessor|my_reg|valA[13]~315_combout\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))) # (!\myprocessor|my_reg|valA[13]~313_combout\ 
-- & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[13]~308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[13]~313_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|valA[13]~315_combout\,
	datad => \myprocessor|my_reg|valA[13]~308_combout\,
	combout => \myprocessor|my_reg|valA[13]~316_combout\);

-- Location: LCCOMB_X67_Y34_N20
\myprocessor|my_reg|valA[13]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[13]~321_combout\ = (\myprocessor|my_reg|valA[16]~13_combout\ & (((\myprocessor|my_reg|valA[16]~10_combout\)))) # (!\myprocessor|my_reg|valA[16]~13_combout\ & ((\myprocessor|my_reg|valA[16]~10_combout\ & 
-- ((\myprocessor|my_reg|valA[13]~316_combout\))) # (!\myprocessor|my_reg|valA[16]~10_combout\ & (\myprocessor|my_reg|valA[13]~320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[13]~320_combout\,
	datab => \myprocessor|my_reg|valA[16]~13_combout\,
	datac => \myprocessor|my_reg|valA[16]~10_combout\,
	datad => \myprocessor|my_reg|valA[13]~316_combout\,
	combout => \myprocessor|my_reg|valA[13]~321_combout\);

-- Location: LCCOMB_X63_Y37_N26
\myprocessor|my_reg|valA[13]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[13]~322_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:14:reg_array|r|bits:13:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\myprocessor|my_reg|regs:12:reg_array|r|bits:13:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:12:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_reg|regs:14:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_reg|valA[13]~322_combout\);

-- Location: LCCOMB_X58_Y35_N18
\myprocessor|my_reg|valA[13]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[13]~323_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[13]~322_combout\ & (\myprocessor|my_reg|regs:15:reg_array|r|bits:13:r~q\)) # 
-- (!\myprocessor|my_reg|valA[13]~322_combout\ & ((\myprocessor|my_reg|regs:13:reg_array|r|bits:13:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|valA[13]~322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|regs:15:reg_array|r|bits:13:r~q\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_reg|valA[13]~322_combout\,
	combout => \myprocessor|my_reg|valA[13]~323_combout\);

-- Location: LCCOMB_X66_Y34_N30
\myprocessor|my_reg|valA[13]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[13]~305_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|regs:9:reg_array|r|bits:13:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|regs:8:reg_array|r|bits:13:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:9:reg_array|r|bits:13:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[13]~305_combout\);

-- Location: LCCOMB_X68_Y35_N8
\myprocessor|my_reg|valA[13]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[13]~306_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[13]~305_combout\ & (\myprocessor|my_reg|regs:11:reg_array|r|bits:13:r~q\)) # 
-- (!\myprocessor|my_reg|valA[13]~305_combout\ & ((\myprocessor|my_reg|regs:10:reg_array|r|bits:13:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|valA[13]~305_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|valA[13]~305_combout\,
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_reg|regs:10:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_reg|valA[13]~306_combout\);

-- Location: LCCOMB_X59_Y33_N8
\myprocessor|my_reg|valA[13]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[13]~324_combout\ = (\myprocessor|my_reg|valA[16]~13_combout\ & ((\myprocessor|my_reg|valA[13]~321_combout\ & (\myprocessor|my_reg|valA[13]~323_combout\)) # (!\myprocessor|my_reg|valA[13]~321_combout\ & 
-- ((\myprocessor|my_reg|valA[13]~306_combout\))))) # (!\myprocessor|my_reg|valA[16]~13_combout\ & (\myprocessor|my_reg|valA[13]~321_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~13_combout\,
	datab => \myprocessor|my_reg|valA[13]~321_combout\,
	datac => \myprocessor|my_reg|valA[13]~323_combout\,
	datad => \myprocessor|my_reg|valA[13]~306_combout\,
	combout => \myprocessor|my_reg|valA[13]~324_combout\);

-- Location: LCCOMB_X56_Y33_N14
\myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~7_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[14]~344_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[13]~324_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[13]~324_combout\,
	datac => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datad => \myprocessor|my_reg|valA[14]~344_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~7_combout\);

-- Location: LCCOMB_X57_Y33_N16
\myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~8_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~6_combout\))) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~7_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~6_combout\,
	datad => \myprocessor|mux_aluinb|F[1]~93_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~8_combout\);

-- Location: LCCOMB_X53_Y33_N24
\myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~1_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[10]~264_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[9]~224_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[9]~224_combout\,
	datac => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datad => \myprocessor|my_reg|valA[10]~264_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~1_combout\);

-- Location: LCCOMB_X57_Y33_N2
\myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~2_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~0_combout\))) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~1_combout\,
	datac => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~0_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~2_combout\);

-- Location: LCCOMB_X57_Y33_N18
\myprocessor|my_alu|shifter_inst|RxxNxx|F[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxNxx|F[9]~14_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~8_combout\)) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~8_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~2_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxNxx|F[9]~14_combout\);

-- Location: LCCOMB_X54_Y32_N18
\myprocessor|my_alu|R[9]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[9]~78_combout\ = (\myprocessor|my_alu|R[1]~30_combout\ & (((\myprocessor|my_alu|R[1]~119_combout\)))) # (!\myprocessor|my_alu|R[1]~30_combout\ & ((\myprocessor|my_alu|R[1]~119_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[17]~15_combout\))) # (!\myprocessor|my_alu|R[1]~119_combout\ & (\myprocessor|my_alu|shifter_inst|RxxNxx|F[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxNxx|F[9]~14_combout\,
	datab => \myprocessor|my_alu|R[1]~30_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxNxx|F[17]~15_combout\,
	datad => \myprocessor|my_alu|R[1]~119_combout\,
	combout => \myprocessor|my_alu|R[9]~78_combout\);

-- Location: LCCOMB_X53_Y32_N20
\myprocessor|my_alu|R[9]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[9]~79_combout\ = (\myprocessor|my_alu|R[9]~78_combout\ & (((\myprocessor|my_alu|shifter_inst|RxNxxx|F~14_combout\) # (!\myprocessor|my_alu|R[1]~30_combout\)))) # (!\myprocessor|my_alu|R[9]~78_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LNxxxx|F~8_combout\ & (\myprocessor|my_alu|R[1]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LNxxxx|F~8_combout\,
	datab => \myprocessor|my_alu|R[9]~78_combout\,
	datac => \myprocessor|my_alu|R[1]~30_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F~14_combout\,
	combout => \myprocessor|my_alu|R[9]~79_combout\);

-- Location: LCCOMB_X53_Y36_N26
\myprocessor|my_alu|adder_inst|lower|sum[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|sum\(9) = \myprocessor|my_reg|valA[9]~224_combout\ $ (\myprocessor|my_control|ALUop[0]~1_combout\ $ (\myprocessor|mux_aluinb|F[9]~72_combout\ $ (\myprocessor|my_alu|adder_inst|lower|carry[9]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[9]~224_combout\,
	datab => \myprocessor|my_control|ALUop[0]~1_combout\,
	datac => \myprocessor|mux_aluinb|F[9]~72_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|carry[9]~10_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|sum\(9));

-- Location: LCCOMB_X53_Y36_N20
\myprocessor|my_alu|R[9]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[9]~80_combout\ = (\myprocessor|my_control|ALUop[1]~3_combout\ & ((\myprocessor|my_alu|R[1]~29_combout\ & (\myprocessor|mux_aluinb|F[9]~72_combout\ & \myprocessor|my_reg|valA[9]~224_combout\)) # (!\myprocessor|my_alu|R[1]~29_combout\ 
-- & ((\myprocessor|mux_aluinb|F[9]~72_combout\) # (\myprocessor|my_reg|valA[9]~224_combout\))))) # (!\myprocessor|my_control|ALUop[1]~3_combout\ & (\myprocessor|my_alu|R[1]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[1]~3_combout\,
	datab => \myprocessor|my_alu|R[1]~29_combout\,
	datac => \myprocessor|mux_aluinb|F[9]~72_combout\,
	datad => \myprocessor|my_reg|valA[9]~224_combout\,
	combout => \myprocessor|my_alu|R[9]~80_combout\);

-- Location: LCCOMB_X53_Y36_N14
\myprocessor|my_alu|R[9]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[9]~81_combout\ = (\myprocessor|my_control|ALUop[1]~3_combout\ & (((\myprocessor|my_alu|R[9]~80_combout\)))) # (!\myprocessor|my_control|ALUop[1]~3_combout\ & ((\myprocessor|my_alu|R[9]~80_combout\ & 
-- ((!\myprocessor|my_alu|adder_inst|lower|sum\(9)))) # (!\myprocessor|my_alu|R[9]~80_combout\ & (\myprocessor|my_alu|R[9]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[1]~3_combout\,
	datab => \myprocessor|my_alu|R[9]~79_combout\,
	datac => \myprocessor|my_alu|adder_inst|lower|sum\(9),
	datad => \myprocessor|my_alu|R[9]~80_combout\,
	combout => \myprocessor|my_alu|R[9]~81_combout\);

-- Location: LCCOMB_X55_Y32_N8
\myprocessor|my_alu|adder_inst|upper1|sum[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|sum\(8) = \myprocessor|my_control|ALUop[0]~1_combout\ $ (\myprocessor|my_reg|valA[24]~524_combout\ $ (\myprocessor|my_alu|adder_inst|upper1|carry[8]~6_combout\ $ (\myprocessor|mux_aluinb|F[24]~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[0]~1_combout\,
	datab => \myprocessor|my_reg|valA[24]~524_combout\,
	datac => \myprocessor|my_alu|adder_inst|upper1|carry[8]~6_combout\,
	datad => \myprocessor|mux_aluinb|F[24]~85_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|sum\(8));

-- Location: LCCOMB_X55_Y32_N14
\myprocessor|my_alu|adder_inst|upper0|sum[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|sum\(8) = \myprocessor|my_alu|adder_inst|upper0|carry[8]~6_combout\ $ (\myprocessor|my_control|ALUop[0]~1_combout\ $ (\myprocessor|my_reg|valA[24]~524_combout\ $ (\myprocessor|mux_aluinb|F[24]~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper0|carry[8]~6_combout\,
	datab => \myprocessor|my_control|ALUop[0]~1_combout\,
	datac => \myprocessor|my_reg|valA[24]~524_combout\,
	datad => \myprocessor|mux_aluinb|F[24]~85_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|sum\(8));

-- Location: LCCOMB_X52_Y31_N26
\myprocessor|mux_rwd|F[24]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[24]~64_combout\ = (\myprocessor|my_alu|R[5]~17_combout\ & (\myprocessor|my_alu|R[5]~16_combout\)) # (!\myprocessor|my_alu|R[5]~17_combout\ & ((\myprocessor|my_alu|R[5]~16_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~40_combout\))) # (!\myprocessor|my_alu|R[5]~16_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[5]~17_combout\,
	datab => \myprocessor|my_alu|R[5]~16_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~50_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~40_combout\,
	combout => \myprocessor|mux_rwd|F[24]~64_combout\);

-- Location: LCCOMB_X53_Y30_N14
\myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~9_combout\ = (\myprocessor|my_alu|R[16]~71_combout\ & (((\myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~10_combout\ & \myprocessor|my_reg|valA[0]~24_combout\)) # (!\myprocessor|mux_aluinb|F[3]~67_combout\))) # 
-- (!\myprocessor|my_alu|R[16]~71_combout\ & (\myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~10_combout\ & (\myprocessor|my_reg|valA[0]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[16]~71_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~10_combout\,
	datac => \myprocessor|my_reg|valA[0]~24_combout\,
	datad => \myprocessor|mux_aluinb|F[3]~67_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~9_combout\);

-- Location: LCCOMB_X52_Y31_N28
\myprocessor|mux_rwd|F[24]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[24]~65_combout\ = (\myprocessor|mux_rwd|F[24]~64_combout\ & ((\myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~9_combout\) # ((!\myprocessor|my_alu|R[5]~17_combout\)))) # (!\myprocessor|mux_rwd|F[24]~64_combout\ & 
-- (((\myprocessor|my_alu|shifter_inst|LxxNxx|F[16]~2_combout\ & \myprocessor|my_alu|R[5]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[24]~64_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~9_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxNxx|F[16]~2_combout\,
	datad => \myprocessor|my_alu|R[5]~17_combout\,
	combout => \myprocessor|mux_rwd|F[24]~65_combout\);

-- Location: LCCOMB_X56_Y32_N18
\myprocessor|mux_rwd|F[24]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[24]~66_combout\ = (\myprocessor|my_control|ALUop[2]~2_combout\ & (((\myprocessor|mux_rwd|F[25]~100_combout\)) # (!\myprocessor|my_alu|adder_inst|upper0|sum\(8)))) # (!\myprocessor|my_control|ALUop[2]~2_combout\ & 
-- (((\myprocessor|mux_rwd|F[24]~65_combout\ & !\myprocessor|mux_rwd|F[25]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper0|sum\(8),
	datab => \myprocessor|mux_rwd|F[24]~65_combout\,
	datac => \myprocessor|my_control|ALUop[2]~2_combout\,
	datad => \myprocessor|mux_rwd|F[25]~100_combout\,
	combout => \myprocessor|mux_rwd|F[24]~66_combout\);

-- Location: LCCOMB_X53_Y32_N18
\myprocessor|my_alu|shifter_inst|RNxxxx|F~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RNxxxx|F~7_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F~15_combout\ & !\myprocessor|mux_aluinb|F[4]~68_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|RxNxxx|F~15_combout\,
	datac => \myprocessor|mux_aluinb|F[4]~68_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RNxxxx|F~7_combout\);

-- Location: LCCOMB_X56_Y32_N20
\myprocessor|mux_rwd|F[24]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[24]~67_combout\ = (\myprocessor|mux_rwd|F[24]~66_combout\ & (((!\myprocessor|mux_rwd|F[25]~100_combout\)) # (!\myprocessor|my_alu|adder_inst|upper1|sum\(8)))) # (!\myprocessor|mux_rwd|F[24]~66_combout\ & 
-- (((\myprocessor|my_alu|shifter_inst|RNxxxx|F~7_combout\ & \myprocessor|mux_rwd|F[25]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper1|sum\(8),
	datab => \myprocessor|mux_rwd|F[24]~66_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RNxxxx|F~7_combout\,
	datad => \myprocessor|mux_rwd|F[25]~100_combout\,
	combout => \myprocessor|mux_rwd|F[24]~67_combout\);

-- Location: LCCOMB_X56_Y36_N28
\myprocessor|my_alu|R_and[24]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(24) = (\myprocessor|my_reg|valA[24]~524_combout\ & ((\myprocessor|my_control|ALUinB~1_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- ((\myprocessor|my_reg|valB[24]~539_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[24]~524_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datac => \myprocessor|my_reg|valB[24]~539_combout\,
	datad => \myprocessor|my_control|ALUinB~1_combout\,
	combout => \myprocessor|my_alu|R_and\(24));

-- Location: LCCOMB_X56_Y36_N24
\myprocessor|mux_rwd|F[24]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[24]~68_combout\ = (\myprocessor|mux_rwd|F[25]~99_combout\ & (((\myprocessor|my_control|ALUop[1]~3_combout\)))) # (!\myprocessor|mux_rwd|F[25]~99_combout\ & ((\myprocessor|my_control|ALUop[1]~3_combout\ & 
-- ((\myprocessor|my_alu|R_and\(24)))) # (!\myprocessor|my_control|ALUop[1]~3_combout\ & (\myprocessor|mux_rwd|F[24]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[25]~99_combout\,
	datab => \myprocessor|mux_rwd|F[24]~67_combout\,
	datac => \myprocessor|my_control|ALUop[1]~3_combout\,
	datad => \myprocessor|my_alu|R_and\(24),
	combout => \myprocessor|mux_rwd|F[24]~68_combout\);

-- Location: LCCOMB_X56_Y36_N26
\myprocessor|my_alu|R_or[24]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_or\(24) = (\myprocessor|my_reg|valA[24]~524_combout\) # ((\myprocessor|my_control|ALUinB~1_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- ((\myprocessor|my_reg|valB[24]~539_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[24]~524_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datac => \myprocessor|my_reg|valB[24]~539_combout\,
	datad => \myprocessor|my_control|ALUinB~1_combout\,
	combout => \myprocessor|my_alu|R_or\(24));

-- Location: LCCOMB_X56_Y36_N20
\myprocessor|mux_rwd|F[24]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[24]~69_combout\ = (\myprocessor|mux_rwd|F[24]~68_combout\ & (((\myprocessor|my_alu|R_or\(24)) # (!\myprocessor|mux_rwd|F[25]~99_combout\)))) # (!\myprocessor|mux_rwd|F[24]~68_combout\ & 
-- (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(24) & ((\myprocessor|mux_rwd|F[25]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(24),
	datab => \myprocessor|mux_rwd|F[24]~68_combout\,
	datac => \myprocessor|my_alu|R_or\(24),
	datad => \myprocessor|mux_rwd|F[25]~99_combout\,
	combout => \myprocessor|mux_rwd|F[24]~69_combout\);

-- Location: LCCOMB_X58_Y36_N20
\myprocessor|mux_input_out|F~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~83_combout\ = (\myprocessor|mux_input_out|F~0_combout\ & \myprocessor|mux_rwd|F[24]~69_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~0_combout\,
	datad => \myprocessor|mux_rwd|F[24]~69_combout\,
	combout => \myprocessor|mux_input_out|F~83_combout\);

-- Location: FF_X58_Y36_N9
\myprocessor|my_reg|regs:15:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~83_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:15:reg_array|r|bits:24:r~q\);

-- Location: LCCOMB_X61_Y35_N4
\myprocessor|my_reg|valA[24]~522\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[24]~522_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|regs:13:reg_array|r|bits:24:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_reg|regs:12:reg_array|r|bits:24:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:13:reg_array|r|bits:24:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:12:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_reg|valA[24]~522_combout\);

-- Location: LCCOMB_X58_Y36_N6
\myprocessor|my_reg|valA[24]~523\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[24]~523_combout\ = (\myprocessor|my_reg|valA[24]~522_combout\ & ((\myprocessor|my_reg|regs:15:reg_array|r|bits:24:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_reg|valA[24]~522_combout\ & (((\myprocessor|my_reg|regs:14:reg_array|r|bits:24:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:15:reg_array|r|bits:24:r~q\,
	datab => \myprocessor|my_reg|valA[24]~522_combout\,
	datac => \myprocessor|my_reg|regs:14:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[24]~523_combout\);

-- Location: LCCOMB_X61_Y40_N8
\myprocessor|my_reg|valA[24]~509\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[24]~509_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:24:reg_array|r|bits:24:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_reg|regs:16:reg_array|r|bits:24:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:24:reg_array|r|bits:24:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[24]~509_combout\);

-- Location: LCCOMB_X57_Y40_N22
\myprocessor|my_reg|valA[24]~510\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[24]~510_combout\ = (\myprocessor|my_reg|valA[24]~509_combout\ & (((\myprocessor|my_reg|regs:28:reg_array|r|bits:24:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_reg|valA[24]~509_combout\ & (\myprocessor|my_reg|regs:20:reg_array|r|bits:24:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[24]~509_combout\,
	datab => \myprocessor|my_reg|regs:20:reg_array|r|bits:24:r~q\,
	datac => \myprocessor|my_reg|regs:28:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[24]~510_combout\);

-- Location: LCCOMB_X56_Y41_N4
\myprocessor|my_reg|valA[24]~507\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[24]~507_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:25:reg_array|r|bits:24:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_reg|regs:17:reg_array|r|bits:24:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:25:reg_array|r|bits:24:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[24]~507_combout\);

-- Location: LCCOMB_X56_Y38_N22
\myprocessor|my_reg|valA[24]~508\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[24]~508_combout\ = (\myprocessor|my_reg|valA[24]~507_combout\ & (((\myprocessor|my_reg|regs:29:reg_array|r|bits:24:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_reg|valA[24]~507_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:24:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:21:reg_array|r|bits:24:r~q\,
	datab => \myprocessor|my_reg|valA[24]~507_combout\,
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[24]~508_combout\);

-- Location: LCCOMB_X57_Y40_N24
\myprocessor|my_reg|valA[24]~511\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[24]~511_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[24]~508_combout\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|valA[24]~510_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|valA[24]~510_combout\,
	datad => \myprocessor|my_reg|valA[24]~508_combout\,
	combout => \myprocessor|my_reg|valA[24]~511_combout\);

-- Location: LCCOMB_X57_Y41_N10
\myprocessor|my_reg|valA[24]~505\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[24]~505_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:24:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|regs:18:reg_array|r|bits:24:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:22:reg_array|r|bits:24:r~q\,
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[24]~505_combout\);

-- Location: LCCOMB_X56_Y40_N0
\myprocessor|my_reg|valA[24]~506\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[24]~506_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[24]~505_combout\ & (\myprocessor|my_reg|regs:30:reg_array|r|bits:24:r~q\)) # 
-- (!\myprocessor|my_reg|valA[24]~505_combout\ & ((\myprocessor|my_reg|regs:26:reg_array|r|bits:24:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|valA[24]~505_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:30:reg_array|r|bits:24:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_reg|valA[24]~505_combout\,
	combout => \myprocessor|my_reg|valA[24]~506_combout\);

-- Location: LCCOMB_X58_Y42_N24
\myprocessor|my_reg|valA[24]~512\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[24]~512_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)) # ((\myprocessor|my_reg|regs:23:reg_array|r|bits:24:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:19:reg_array|r|bits:24:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_reg|regs:23:reg_array|r|bits:24:r~q\,
	combout => \myprocessor|my_reg|valA[24]~512_combout\);

-- Location: LCCOMB_X58_Y40_N22
\myprocessor|my_reg|valA[24]~513\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[24]~513_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[24]~512_combout\ & (\myprocessor|my_reg|regs:31:reg_array|r|bits:24:r~q\)) # 
-- (!\myprocessor|my_reg|valA[24]~512_combout\ & ((\myprocessor|my_reg|regs:27:reg_array|r|bits:24:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|valA[24]~512_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|valA[24]~512_combout\,
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_reg|regs:27:reg_array|r|bits:24:r~q\,
	combout => \myprocessor|my_reg|valA[24]~513_combout\);

-- Location: LCCOMB_X57_Y40_N18
\myprocessor|my_reg|valA[24]~514\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[24]~514_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[24]~511_combout\ & ((\myprocessor|my_reg|valA[24]~513_combout\))) # (!\myprocessor|my_reg|valA[24]~511_combout\ & 
-- (\myprocessor|my_reg|valA[24]~506_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|valA[24]~511_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|valA[24]~511_combout\,
	datac => \myprocessor|my_reg|valA[24]~506_combout\,
	datad => \myprocessor|my_reg|valA[24]~513_combout\,
	combout => \myprocessor|my_reg|valA[24]~514_combout\);

-- Location: LCCOMB_X61_Y35_N26
\myprocessor|my_reg|valA[24]~515\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[24]~515_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:10:reg_array|r|bits:24:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\myprocessor|my_reg|regs:8:reg_array|r|bits:24:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_reg|regs:10:reg_array|r|bits:24:r~q\,
	combout => \myprocessor|my_reg|valA[24]~515_combout\);

-- Location: LCCOMB_X61_Y36_N10
\myprocessor|my_reg|valA[24]~516\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[24]~516_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[24]~515_combout\ & ((\myprocessor|my_reg|regs:11:reg_array|r|bits:24:r~q\))) # 
-- (!\myprocessor|my_reg|valA[24]~515_combout\ & (\myprocessor|my_reg|regs:9:reg_array|r|bits:24:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|valA[24]~515_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|regs:9:reg_array|r|bits:24:r~q\,
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_reg|valA[24]~515_combout\,
	combout => \myprocessor|my_reg|valA[24]~516_combout\);

-- Location: LCCOMB_X61_Y32_N6
\myprocessor|my_reg|valA[24]~517\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[24]~517_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|regs:5:reg_array|r|bits:24:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|regs:4:reg_array|r|bits:24:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|regs:5:reg_array|r|bits:24:r~q\,
	datac => \myprocessor|my_reg|regs:4:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[24]~517_combout\);

-- Location: LCCOMB_X60_Y32_N0
\myprocessor|my_reg|valA[24]~518\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[24]~518_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[24]~517_combout\ & ((\myprocessor|my_reg|regs:7:reg_array|r|bits:24:r~q\))) # 
-- (!\myprocessor|my_reg|valA[24]~517_combout\ & (\myprocessor|my_reg|regs:6:reg_array|r|bits:24:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_reg|valA[24]~517_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:6:reg_array|r|bits:24:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_reg|valA[24]~517_combout\,
	combout => \myprocessor|my_reg|valA[24]~518_combout\);

-- Location: LCCOMB_X60_Y33_N18
\myprocessor|my_reg|valA[24]~519\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[24]~519_combout\ = (\myprocessor|my_reg|valA[16]~17_combout\ & ((\myprocessor|my_reg|valA[16]~18_combout\ & (\myprocessor|my_reg|valA[24]~518_combout\)) # (!\myprocessor|my_reg|valA[16]~18_combout\ & 
-- ((\myprocessor|my_reg|regs:1:reg_array|r|bits:24:r~q\))))) # (!\myprocessor|my_reg|valA[16]~17_combout\ & (((\myprocessor|my_reg|valA[16]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~17_combout\,
	datab => \myprocessor|my_reg|valA[24]~518_combout\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_reg|valA[16]~18_combout\,
	combout => \myprocessor|my_reg|valA[24]~519_combout\);

-- Location: LCCOMB_X59_Y34_N28
\myprocessor|my_reg|valA[24]~520\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[24]~520_combout\ = (\myprocessor|my_reg|valA[16]~14_combout\ & ((\myprocessor|my_reg|valA[24]~519_combout\ & (\myprocessor|my_reg|regs:3:reg_array|r|bits:24:r~q\)) # (!\myprocessor|my_reg|valA[24]~519_combout\ & 
-- ((\myprocessor|my_reg|regs:2:reg_array|r|bits:24:r~q\))))) # (!\myprocessor|my_reg|valA[16]~14_combout\ & (((\myprocessor|my_reg|valA[24]~519_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:3:reg_array|r|bits:24:r~q\,
	datab => \myprocessor|my_reg|valA[16]~14_combout\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_reg|valA[24]~519_combout\,
	combout => \myprocessor|my_reg|valA[24]~520_combout\);

-- Location: LCCOMB_X58_Y36_N28
\myprocessor|my_reg|valA[24]~521\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[24]~521_combout\ = (\myprocessor|my_reg|valA[16]~10_combout\ & (((\myprocessor|my_reg|valA[16]~13_combout\)))) # (!\myprocessor|my_reg|valA[16]~10_combout\ & ((\myprocessor|my_reg|valA[16]~13_combout\ & 
-- (\myprocessor|my_reg|valA[24]~516_combout\)) # (!\myprocessor|my_reg|valA[16]~13_combout\ & ((\myprocessor|my_reg|valA[24]~520_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[24]~516_combout\,
	datab => \myprocessor|my_reg|valA[16]~10_combout\,
	datac => \myprocessor|my_reg|valA[24]~520_combout\,
	datad => \myprocessor|my_reg|valA[16]~13_combout\,
	combout => \myprocessor|my_reg|valA[24]~521_combout\);

-- Location: LCCOMB_X58_Y36_N10
\myprocessor|my_reg|valA[24]~524\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[24]~524_combout\ = (\myprocessor|my_reg|valA[16]~10_combout\ & ((\myprocessor|my_reg|valA[24]~521_combout\ & (\myprocessor|my_reg|valA[24]~523_combout\)) # (!\myprocessor|my_reg|valA[24]~521_combout\ & 
-- ((\myprocessor|my_reg|valA[24]~514_combout\))))) # (!\myprocessor|my_reg|valA[16]~10_combout\ & (((\myprocessor|my_reg|valA[24]~521_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[24]~523_combout\,
	datab => \myprocessor|my_reg|valA[24]~514_combout\,
	datac => \myprocessor|my_reg|valA[16]~10_combout\,
	datad => \myprocessor|my_reg|valA[24]~521_combout\,
	combout => \myprocessor|my_reg|valA[24]~524_combout\);

-- Location: LCCOMB_X55_Y32_N2
\myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~34_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[25]~504_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[24]~524_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_reg|valA[24]~524_combout\,
	datac => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datad => \myprocessor|my_reg|valA[25]~504_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~34_combout\);

-- Location: LCCOMB_X52_Y32_N28
\myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~43_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~32_combout\))) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~34_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~32_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~43_combout\);

-- Location: LCCOMB_X52_Y32_N4
\myprocessor|my_alu|shifter_inst|RxNxxx|F~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F~15_combout\ = (!\myprocessor|mux_aluinb|F[3]~67_combout\ & ((\myprocessor|mux_aluinb|F[2]~65_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~42_combout\))) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[3]~67_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~43_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~42_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F~15_combout\);

-- Location: LCCOMB_X53_Y33_N28
\myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~28_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[9]~224_combout\)) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[8]~244_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[9]~224_combout\,
	datab => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datac => \myprocessor|my_reg|valA[8]~244_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~28_combout\);

-- Location: LCCOMB_X52_Y33_N2
\myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~40_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~26_combout\)) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~26_combout\,
	datac => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~28_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~40_combout\);

-- Location: LCCOMB_X52_Y33_N4
\myprocessor|my_alu|shifter_inst|RxxNxx|F[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxNxx|F[8]~4_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~39_combout\)) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~39_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~40_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxNxx|F[8]~4_combout\);

-- Location: LCCOMB_X50_Y33_N20
\myprocessor|my_alu|R[8]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[8]~82_combout\ = (\myprocessor|my_alu|R[1]~30_combout\ & (!\myprocessor|mux_aluinb|F[4]~68_combout\)) # (!\myprocessor|my_alu|R[1]~30_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[8]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~30_combout\,
	datac => \myprocessor|mux_aluinb|F[4]~68_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxNxx|F[8]~4_combout\,
	combout => \myprocessor|my_alu|R[8]~82_combout\);

-- Location: LCCOMB_X50_Y33_N6
\myprocessor|my_alu|R[8]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[8]~83_combout\ = (\myprocessor|my_alu|R[1]~119_combout\ & (\myprocessor|my_alu|R[1]~30_combout\)) # (!\myprocessor|my_alu|R[1]~119_combout\ & (\myprocessor|my_alu|R[8]~82_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~9_combout\) # (!\myprocessor|my_alu|R[1]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~30_combout\,
	datab => \myprocessor|my_alu|R[8]~82_combout\,
	datac => \myprocessor|my_alu|R[1]~119_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~9_combout\,
	combout => \myprocessor|my_alu|R[8]~83_combout\);

-- Location: LCCOMB_X50_Y33_N0
\myprocessor|my_alu|R[8]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[8]~84_combout\ = (\myprocessor|my_alu|R[1]~119_combout\ & ((\myprocessor|my_alu|R[8]~83_combout\ & (\myprocessor|my_alu|shifter_inst|RxNxxx|F~15_combout\)) # (!\myprocessor|my_alu|R[8]~83_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[16]~5_combout\))))) # (!\myprocessor|my_alu|R[1]~119_combout\ & (((\myprocessor|my_alu|R[8]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxNxxx|F~15_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxNxx|F[16]~5_combout\,
	datac => \myprocessor|my_alu|R[1]~119_combout\,
	datad => \myprocessor|my_alu|R[8]~83_combout\,
	combout => \myprocessor|my_alu|R[8]~84_combout\);

-- Location: LCCOMB_X50_Y33_N2
\myprocessor|my_alu|R_or[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_or\(8) = (\myprocessor|my_reg|valA[8]~244_combout\) # ((\myprocessor|my_control|ALUinB~1_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(8)))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- (\myprocessor|my_reg|valB[8]~259_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[8]~259_combout\,
	datab => \myprocessor|my_reg|valA[8]~244_combout\,
	datac => \myprocessor|my_control|ALUinB~1_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(8),
	combout => \myprocessor|my_alu|R_or\(8));

-- Location: LCCOMB_X50_Y33_N18
\myprocessor|my_alu|R[8]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[8]~85_combout\ = (\myprocessor|my_alu|R[1]~29_combout\ & (((\myprocessor|my_control|ALUop[1]~3_combout\)))) # (!\myprocessor|my_alu|R[1]~29_combout\ & ((\myprocessor|my_control|ALUop[1]~3_combout\ & ((\myprocessor|my_alu|R_or\(8)))) 
-- # (!\myprocessor|my_control|ALUop[1]~3_combout\ & (\myprocessor|my_alu|R[8]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~29_combout\,
	datab => \myprocessor|my_alu|R[8]~84_combout\,
	datac => \myprocessor|my_control|ALUop[1]~3_combout\,
	datad => \myprocessor|my_alu|R_or\(8),
	combout => \myprocessor|my_alu|R[8]~85_combout\);

-- Location: LCCOMB_X50_Y33_N12
\myprocessor|my_alu|R_and[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(8) = (\myprocessor|my_reg|valA[8]~244_combout\ & ((\myprocessor|my_control|ALUinB~1_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(8)))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- (\myprocessor|my_reg|valB[8]~259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[8]~259_combout\,
	datab => \myprocessor|my_reg|valA[8]~244_combout\,
	datac => \myprocessor|my_control|ALUinB~1_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(8),
	combout => \myprocessor|my_alu|R_and\(8));

-- Location: LCCOMB_X50_Y33_N14
\myprocessor|my_alu|R[8]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[8]~86_combout\ = (\myprocessor|my_alu|R[1]~29_combout\ & ((\myprocessor|my_alu|R[8]~85_combout\ & ((\myprocessor|my_alu|R_and\(8)))) # (!\myprocessor|my_alu|R[8]~85_combout\ & (!\myprocessor|my_alu|adder_inst|lower|sum\(8))))) # 
-- (!\myprocessor|my_alu|R[1]~29_combout\ & (((\myprocessor|my_alu|R[8]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~29_combout\,
	datab => \myprocessor|my_alu|adder_inst|lower|sum\(8),
	datac => \myprocessor|my_alu|R[8]~85_combout\,
	datad => \myprocessor|my_alu|R_and\(8),
	combout => \myprocessor|my_alu|R[8]~86_combout\);

-- Location: M9K_X64_Y35_N0
\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004450011",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-fibonacci-dmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myprocessor|my_control|Equal6~0_combout\,
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y35_N16
\myprocessor|mux_input_out|F~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~30_combout\ = (!\myprocessor|my_control|Equal3~1_combout\ & ((\myprocessor|my_control|Equal5~0_combout\ & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(7)))) # (!\myprocessor|my_control|Equal5~0_combout\ & 
-- (\myprocessor|my_alu|R[7]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal3~1_combout\,
	datab => \myprocessor|my_alu|R[7]~62_combout\,
	datac => \myprocessor|my_control|Equal5~0_combout\,
	datad => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(7),
	combout => \myprocessor|mux_input_out|F~30_combout\);

-- Location: LCCOMB_X60_Y35_N26
\myprocessor|mux_input_out|F~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~31_combout\ = (!\myprocessor|my_control|Equal1~2_combout\ & ((\myprocessor|mux_input_out|F~30_combout\) # ((\myprocessor|adder_pc|upper|F[1]~3_combout\ & \myprocessor|my_control|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal1~2_combout\,
	datab => \myprocessor|adder_pc|upper|F[1]~3_combout\,
	datac => \myprocessor|my_control|Equal3~1_combout\,
	datad => \myprocessor|mux_input_out|F~30_combout\,
	combout => \myprocessor|mux_input_out|F~31_combout\);

-- Location: FF_X65_Y38_N21
\myprocessor|my_reg|regs:13:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~31_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:13:reg_array|r|bits:7:r~q\);

-- Location: FF_X67_Y38_N21
\myprocessor|my_reg|regs:15:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~31_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:15:reg_array|r|bits:7:r~q\);

-- Location: FF_X67_Y38_N11
\myprocessor|my_reg|regs:12:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~31_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:12:reg_array|r|bits:7:r~q\);

-- Location: FF_X65_Y38_N15
\myprocessor|my_reg|regs:14:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~31_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:14:reg_array|r|bits:7:r~q\);

-- Location: LCCOMB_X67_Y38_N10
\myprocessor|my_reg|valA[7]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[7]~202_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_reg|regs:14:reg_array|r|bits:7:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|regs:12:reg_array|r|bits:7:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:12:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_reg|regs:14:reg_array|r|bits:7:r~q\,
	combout => \myprocessor|my_reg|valA[7]~202_combout\);

-- Location: LCCOMB_X67_Y38_N20
\myprocessor|my_reg|valA[7]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[7]~203_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[7]~202_combout\ & ((\myprocessor|my_reg|regs:15:reg_array|r|bits:7:r~q\))) # 
-- (!\myprocessor|my_reg|valA[7]~202_combout\ & (\myprocessor|my_reg|regs:13:reg_array|r|bits:7:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|valA[7]~202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:13:reg_array|r|bits:7:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:15:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_reg|valA[7]~202_combout\,
	combout => \myprocessor|my_reg|valA[7]~203_combout\);

-- Location: FF_X66_Y36_N19
\myprocessor|my_reg|regs:9:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~31_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:9:reg_array|r|bits:7:r~q\);

-- Location: LCCOMB_X60_Y35_N0
\myprocessor|my_reg|regs:8:reg_array|r|bits:7:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:8:reg_array|r|bits:7:r~feeder_combout\ = \myprocessor|mux_input_out|F~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~31_combout\,
	combout => \myprocessor|my_reg|regs:8:reg_array|r|bits:7:r~feeder_combout\);

-- Location: FF_X60_Y35_N1
\myprocessor|my_reg|regs:8:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:8:reg_array|r|bits:7:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[8]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:8:reg_array|r|bits:7:r~q\);

-- Location: LCCOMB_X66_Y36_N18
\myprocessor|my_reg|valA[7]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[7]~185_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_reg|regs:9:reg_array|r|bits:7:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:8:reg_array|r|bits:7:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:9:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_reg|regs:8:reg_array|r|bits:7:r~q\,
	combout => \myprocessor|my_reg|valA[7]~185_combout\);

-- Location: FF_X65_Y36_N17
\myprocessor|my_reg|regs:11:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~31_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:11:reg_array|r|bits:7:r~q\);

-- Location: FF_X65_Y36_N31
\myprocessor|my_reg|regs:10:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~31_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:10:reg_array|r|bits:7:r~q\);

-- Location: LCCOMB_X65_Y36_N16
\myprocessor|my_reg|valA[7]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[7]~186_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[7]~185_combout\ & (\myprocessor|my_reg|regs:11:reg_array|r|bits:7:r~q\)) # 
-- (!\myprocessor|my_reg|valA[7]~185_combout\ & ((\myprocessor|my_reg|regs:10:reg_array|r|bits:7:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|valA[7]~185_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|valA[7]~185_combout\,
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_reg|regs:10:reg_array|r|bits:7:r~q\,
	combout => \myprocessor|my_reg|valA[7]~186_combout\);

-- Location: FF_X59_Y41_N7
\myprocessor|my_reg|regs:27:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~31_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:27:reg_array|r|bits:7:r~q\);

-- Location: FF_X59_Y41_N11
\myprocessor|my_reg|regs:31:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~31_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:31:reg_array|r|bits:7:r~q\);

-- Location: FF_X61_Y42_N23
\myprocessor|my_reg|regs:19:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~31_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:19:reg_array|r|bits:7:r~q\);

-- Location: LCCOMB_X63_Y42_N6
\myprocessor|my_reg|regs:23:reg_array|r|bits:7:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:23:reg_array|r|bits:7:r~feeder_combout\ = \myprocessor|mux_input_out|F~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~31_combout\,
	combout => \myprocessor|my_reg|regs:23:reg_array|r|bits:7:r~feeder_combout\);

-- Location: FF_X63_Y42_N7
\myprocessor|my_reg|regs:23:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:23:reg_array|r|bits:7:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:23:reg_array|r|bits:7:r~q\);

-- Location: LCCOMB_X61_Y42_N22
\myprocessor|my_reg|valA[7]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[7]~194_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:23:reg_array|r|bits:7:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:19:reg_array|r|bits:7:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_reg|regs:23:reg_array|r|bits:7:r~q\,
	combout => \myprocessor|my_reg|valA[7]~194_combout\);

-- Location: LCCOMB_X59_Y41_N10
\myprocessor|my_reg|valA[7]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[7]~195_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[7]~194_combout\ & ((\myprocessor|my_reg|regs:31:reg_array|r|bits:7:r~q\))) # 
-- (!\myprocessor|my_reg|valA[7]~194_combout\ & (\myprocessor|my_reg|regs:27:reg_array|r|bits:7:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|valA[7]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:27:reg_array|r|bits:7:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_reg|valA[7]~194_combout\,
	combout => \myprocessor|my_reg|valA[7]~195_combout\);

-- Location: FF_X62_Y42_N23
\myprocessor|my_reg|regs:26:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~31_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[26]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:26:reg_array|r|bits:7:r~q\);

-- Location: FF_X60_Y41_N23
\myprocessor|my_reg|regs:30:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~31_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:30:reg_array|r|bits:7:r~q\);

-- Location: FF_X66_Y42_N7
\myprocessor|my_reg|regs:22:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~31_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[22]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:22:reg_array|r|bits:7:r~q\);

-- Location: FF_X62_Y42_N27
\myprocessor|my_reg|regs:18:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~31_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:18:reg_array|r|bits:7:r~q\);

-- Location: LCCOMB_X62_Y42_N26
\myprocessor|my_reg|valA[7]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[7]~189_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:22:reg_array|r|bits:7:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\myprocessor|my_reg|regs:18:reg_array|r|bits:7:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:22:reg_array|r|bits:7:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[7]~189_combout\);

-- Location: LCCOMB_X60_Y41_N22
\myprocessor|my_reg|valA[7]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[7]~190_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[7]~189_combout\ & ((\myprocessor|my_reg|regs:30:reg_array|r|bits:7:r~q\))) # 
-- (!\myprocessor|my_reg|valA[7]~189_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:7:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|valA[7]~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:26:reg_array|r|bits:7:r~q\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_reg|valA[7]~189_combout\,
	combout => \myprocessor|my_reg|valA[7]~190_combout\);

-- Location: FF_X57_Y42_N25
\myprocessor|my_reg|regs:24:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~31_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:24:reg_array|r|bits:7:r~q\);

-- Location: FF_X57_Y42_N27
\myprocessor|my_reg|regs:16:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~31_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:16:reg_array|r|bits:7:r~q\);

-- Location: LCCOMB_X57_Y42_N26
\myprocessor|my_reg|valA[7]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[7]~191_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:24:reg_array|r|bits:7:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|regs:16:reg_array|r|bits:7:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:24:reg_array|r|bits:7:r~q\,
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[7]~191_combout\);

-- Location: LCCOMB_X66_Y42_N28
\myprocessor|my_reg|regs:20:reg_array|r|bits:7:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:20:reg_array|r|bits:7:r~feeder_combout\ = \myprocessor|mux_input_out|F~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~31_combout\,
	combout => \myprocessor|my_reg|regs:20:reg_array|r|bits:7:r~feeder_combout\);

-- Location: FF_X66_Y42_N29
\myprocessor|my_reg|regs:20:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:20:reg_array|r|bits:7:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:20:reg_array|r|bits:7:r~q\);

-- Location: FF_X60_Y40_N1
\myprocessor|my_reg|regs:28:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~31_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:28:reg_array|r|bits:7:r~q\);

-- Location: LCCOMB_X60_Y40_N0
\myprocessor|my_reg|valA[7]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[7]~192_combout\ = (\myprocessor|my_reg|valA[7]~191_combout\ & (((\myprocessor|my_reg|regs:28:reg_array|r|bits:7:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_reg|valA[7]~191_combout\ & (\myprocessor|my_reg|regs:20:reg_array|r|bits:7:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[7]~191_combout\,
	datab => \myprocessor|my_reg|regs:20:reg_array|r|bits:7:r~q\,
	datac => \myprocessor|my_reg|regs:28:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[7]~192_combout\);

-- Location: LCCOMB_X60_Y41_N16
\myprocessor|my_reg|valA[7]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[7]~193_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|valA[7]~190_combout\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[7]~192_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|valA[7]~190_combout\,
	datad => \myprocessor|my_reg|valA[7]~192_combout\,
	combout => \myprocessor|my_reg|valA[7]~193_combout\);

-- Location: FF_X63_Y42_N1
\myprocessor|my_reg|regs:21:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~31_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:21:reg_array|r|bits:7:r~q\);

-- Location: FF_X61_Y42_N13
\myprocessor|my_reg|regs:17:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~31_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:17:reg_array|r|bits:7:r~q\);

-- Location: LCCOMB_X56_Y42_N24
\myprocessor|my_reg|regs:25:reg_array|r|bits:7:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:25:reg_array|r|bits:7:r~feeder_combout\ = \myprocessor|mux_input_out|F~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|mux_input_out|F~31_combout\,
	combout => \myprocessor|my_reg|regs:25:reg_array|r|bits:7:r~feeder_combout\);

-- Location: FF_X56_Y42_N25
\myprocessor|my_reg|regs:25:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:25:reg_array|r|bits:7:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[25]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:25:reg_array|r|bits:7:r~q\);

-- Location: LCCOMB_X61_Y42_N12
\myprocessor|my_reg|valA[7]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[7]~187_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_reg|regs:25:reg_array|r|bits:7:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:17:reg_array|r|bits:7:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_reg|regs:25:reg_array|r|bits:7:r~q\,
	combout => \myprocessor|my_reg|valA[7]~187_combout\);

-- Location: FF_X60_Y41_N21
\myprocessor|my_reg|regs:29:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~31_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[29]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:29:reg_array|r|bits:7:r~q\);

-- Location: LCCOMB_X60_Y41_N14
\myprocessor|my_reg|valA[7]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[7]~188_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[7]~187_combout\ & ((\myprocessor|my_reg|regs:29:reg_array|r|bits:7:r~q\))) # 
-- (!\myprocessor|my_reg|valA[7]~187_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:7:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|valA[7]~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:21:reg_array|r|bits:7:r~q\,
	datac => \myprocessor|my_reg|valA[7]~187_combout\,
	datad => \myprocessor|my_reg|regs:29:reg_array|r|bits:7:r~q\,
	combout => \myprocessor|my_reg|valA[7]~188_combout\);

-- Location: LCCOMB_X60_Y41_N10
\myprocessor|my_reg|valA[7]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[7]~196_combout\ = (\myprocessor|my_reg|valA[7]~193_combout\ & ((\myprocessor|my_reg|valA[7]~195_combout\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # (!\myprocessor|my_reg|valA[7]~193_combout\ & 
-- (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & \myprocessor|my_reg|valA[7]~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[7]~195_combout\,
	datab => \myprocessor|my_reg|valA[7]~193_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_reg|valA[7]~188_combout\,
	combout => \myprocessor|my_reg|valA[7]~196_combout\);

-- Location: FF_X61_Y30_N5
\myprocessor|my_reg|regs:5:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~31_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:5:reg_array|r|bits:7:r~q\);

-- Location: FF_X61_Y34_N9
\myprocessor|my_reg|regs:7:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~31_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:7:reg_array|r|bits:7:r~q\);

-- Location: FF_X61_Y30_N7
\myprocessor|my_reg|regs:4:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~31_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:4:reg_array|r|bits:7:r~q\);

-- Location: FF_X61_Y34_N27
\myprocessor|my_reg|regs:6:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~31_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:6:reg_array|r|bits:7:r~q\);

-- Location: LCCOMB_X61_Y30_N6
\myprocessor|my_reg|valA[7]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[7]~197_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_reg|regs:6:reg_array|r|bits:7:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|regs:4:reg_array|r|bits:7:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:4:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_reg|regs:6:reg_array|r|bits:7:r~q\,
	combout => \myprocessor|my_reg|valA[7]~197_combout\);

-- Location: LCCOMB_X61_Y34_N8
\myprocessor|my_reg|valA[7]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[7]~198_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[7]~197_combout\ & ((\myprocessor|my_reg|regs:7:reg_array|r|bits:7:r~q\))) # 
-- (!\myprocessor|my_reg|valA[7]~197_combout\ & (\myprocessor|my_reg|regs:5:reg_array|r|bits:7:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|valA[7]~197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|regs:5:reg_array|r|bits:7:r~q\,
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_reg|valA[7]~197_combout\,
	combout => \myprocessor|my_reg|valA[7]~198_combout\);

-- Location: FF_X60_Y33_N29
\myprocessor|my_reg|regs:1:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~31_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:1:reg_array|r|bits:7:r~q\);

-- Location: LCCOMB_X60_Y33_N28
\myprocessor|my_reg|valA[7]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[7]~199_combout\ = (\myprocessor|my_reg|valA[16]~17_combout\ & ((\myprocessor|my_reg|valA[16]~18_combout\ & (\myprocessor|my_reg|valA[7]~198_combout\)) # (!\myprocessor|my_reg|valA[16]~18_combout\ & 
-- ((\myprocessor|my_reg|regs:1:reg_array|r|bits:7:r~q\))))) # (!\myprocessor|my_reg|valA[16]~17_combout\ & (((\myprocessor|my_reg|valA[16]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~17_combout\,
	datab => \myprocessor|my_reg|valA[7]~198_combout\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_reg|valA[16]~18_combout\,
	combout => \myprocessor|my_reg|valA[7]~199_combout\);

-- Location: FF_X63_Y33_N9
\myprocessor|my_reg|regs:2:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~31_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:2:reg_array|r|bits:7:r~q\);

-- Location: FF_X63_Y33_N7
\myprocessor|my_reg|regs:3:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~31_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:3:reg_array|r|bits:7:r~q\);

-- Location: LCCOMB_X63_Y33_N8
\myprocessor|my_reg|valA[7]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[7]~200_combout\ = (\myprocessor|my_reg|valA[7]~199_combout\ & (((\myprocessor|my_reg|regs:3:reg_array|r|bits:7:r~q\)) # (!\myprocessor|my_reg|valA[16]~14_combout\))) # (!\myprocessor|my_reg|valA[7]~199_combout\ & 
-- (\myprocessor|my_reg|valA[16]~14_combout\ & (\myprocessor|my_reg|regs:2:reg_array|r|bits:7:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[7]~199_combout\,
	datab => \myprocessor|my_reg|valA[16]~14_combout\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_reg|regs:3:reg_array|r|bits:7:r~q\,
	combout => \myprocessor|my_reg|valA[7]~200_combout\);

-- Location: LCCOMB_X67_Y37_N8
\myprocessor|my_reg|valA[7]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[7]~201_combout\ = (\myprocessor|my_reg|valA[16]~10_combout\ & ((\myprocessor|my_reg|valA[7]~196_combout\) # ((\myprocessor|my_reg|valA[16]~13_combout\)))) # (!\myprocessor|my_reg|valA[16]~10_combout\ & 
-- (((!\myprocessor|my_reg|valA[16]~13_combout\ & \myprocessor|my_reg|valA[7]~200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~10_combout\,
	datab => \myprocessor|my_reg|valA[7]~196_combout\,
	datac => \myprocessor|my_reg|valA[16]~13_combout\,
	datad => \myprocessor|my_reg|valA[7]~200_combout\,
	combout => \myprocessor|my_reg|valA[7]~201_combout\);

-- Location: LCCOMB_X67_Y36_N24
\myprocessor|my_reg|valA[7]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[7]~204_combout\ = (\myprocessor|my_reg|valA[16]~13_combout\ & ((\myprocessor|my_reg|valA[7]~201_combout\ & (\myprocessor|my_reg|valA[7]~203_combout\)) # (!\myprocessor|my_reg|valA[7]~201_combout\ & 
-- ((\myprocessor|my_reg|valA[7]~186_combout\))))) # (!\myprocessor|my_reg|valA[16]~13_combout\ & (((\myprocessor|my_reg|valA[7]~201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[7]~203_combout\,
	datab => \myprocessor|my_reg|valA[7]~186_combout\,
	datac => \myprocessor|my_reg|valA[16]~13_combout\,
	datad => \myprocessor|my_reg|valA[7]~201_combout\,
	combout => \myprocessor|my_reg|valA[7]~204_combout\);

-- Location: LCCOMB_X53_Y36_N30
\myprocessor|my_alu|R[7]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[7]~123_combout\ = (\myprocessor|my_alu|R[5]~20_combout\ & (((\myprocessor|my_reg|valA[7]~204_combout\ & \myprocessor|mux_aluinb|F[7]~69_combout\)))) # (!\myprocessor|my_alu|R[5]~20_combout\ & 
-- (\myprocessor|my_control|ALUop[0]~1_combout\ $ (\myprocessor|my_reg|valA[7]~204_combout\ $ (\myprocessor|mux_aluinb|F[7]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[0]~1_combout\,
	datab => \myprocessor|my_alu|R[5]~20_combout\,
	datac => \myprocessor|my_reg|valA[7]~204_combout\,
	datad => \myprocessor|mux_aluinb|F[7]~69_combout\,
	combout => \myprocessor|my_alu|R[7]~123_combout\);

-- Location: LCCOMB_X53_Y36_N4
\myprocessor|my_alu|R[7]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[7]~60_combout\ = (\myprocessor|my_control|ALUop[2]~2_combout\ & (\myprocessor|my_alu|R[7]~123_combout\ $ (((!\myprocessor|my_alu|R[5]~20_combout\ & !\myprocessor|my_alu|adder_inst|lower|carry[7]~8_combout\))))) # 
-- (!\myprocessor|my_control|ALUop[2]~2_combout\ & (!\myprocessor|my_alu|R[5]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[2]~2_combout\,
	datab => \myprocessor|my_alu|R[5]~20_combout\,
	datac => \myprocessor|my_alu|R[7]~123_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|carry[7]~8_combout\,
	combout => \myprocessor|my_alu|R[7]~60_combout\);

-- Location: LCCOMB_X53_Y32_N2
\myprocessor|my_alu|shifter_inst|LNxxxx|F~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LNxxxx|F~6_combout\ = (!\myprocessor|mux_aluinb|F[4]~68_combout\ & \myprocessor|my_alu|shifter_inst|LxNxxx|F~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_aluinb|F[4]~68_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxNxxx|F~5_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LNxxxx|F~6_combout\);

-- Location: LCCOMB_X53_Y33_N26
\myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~9_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[8]~244_combout\)) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[7]~204_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[8]~244_combout\,
	datab => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datac => \myprocessor|my_reg|valA[7]~204_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~9_combout\);

-- Location: LCCOMB_X53_Y33_N0
\myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~50_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~1_combout\))) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~9_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~1_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~50_combout\);

-- Location: LCCOMB_X53_Y33_N18
\myprocessor|my_alu|R[7]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[7]~58_combout\ = (\myprocessor|my_alu|R[5]~16_combout\ & (((\myprocessor|my_alu|R[5]~17_combout\)))) # (!\myprocessor|my_alu|R[5]~16_combout\ & ((\myprocessor|my_alu|R[5]~17_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[15]~12_combout\))) # (!\myprocessor|my_alu|R[5]~17_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[5]~16_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~50_combout\,
	datac => \myprocessor|my_alu|R[5]~17_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxNxx|F[15]~12_combout\,
	combout => \myprocessor|my_alu|R[7]~58_combout\);

-- Location: LCCOMB_X53_Y33_N4
\myprocessor|my_alu|R[7]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[7]~59_combout\ = (\myprocessor|my_alu|R[5]~16_combout\ & ((\myprocessor|my_alu|R[7]~58_combout\ & (\myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~11_combout\)) # (!\myprocessor|my_alu|R[7]~58_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~52_combout\))))) # (!\myprocessor|my_alu|R[5]~16_combout\ & (((\myprocessor|my_alu|R[7]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[5]~16_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~11_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~52_combout\,
	datad => \myprocessor|my_alu|R[7]~58_combout\,
	combout => \myprocessor|my_alu|R[7]~59_combout\);

-- Location: LCCOMB_X53_Y36_N6
\myprocessor|my_alu|R[7]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[7]~61_combout\ = (\myprocessor|my_control|ALUop[2]~2_combout\ & (\myprocessor|my_alu|R[7]~60_combout\)) # (!\myprocessor|my_control|ALUop[2]~2_combout\ & ((\myprocessor|my_alu|R[7]~60_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LNxxxx|F~6_combout\)) # (!\myprocessor|my_alu|R[7]~60_combout\ & ((\myprocessor|my_alu|R[7]~59_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[2]~2_combout\,
	datab => \myprocessor|my_alu|R[7]~60_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LNxxxx|F~6_combout\,
	datad => \myprocessor|my_alu|R[7]~59_combout\,
	combout => \myprocessor|my_alu|R[7]~61_combout\);

-- Location: LCCOMB_X53_Y36_N0
\myprocessor|my_alu|R[7]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[7]~62_combout\ = (\myprocessor|mux_rwd|F[25]~20_combout\ & ((\myprocessor|mux_aluinb|F[7]~69_combout\) # ((\myprocessor|my_reg|valA[7]~204_combout\)))) # (!\myprocessor|mux_rwd|F[25]~20_combout\ & 
-- (((\myprocessor|my_alu|R[7]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[25]~20_combout\,
	datab => \myprocessor|mux_aluinb|F[7]~69_combout\,
	datac => \myprocessor|my_reg|valA[7]~204_combout\,
	datad => \myprocessor|my_alu|R[7]~61_combout\,
	combout => \myprocessor|my_alu|R[7]~62_combout\);

-- Location: M9K_X64_Y37_N0
\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000551FC77DFE",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-fibonacci-dmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myprocessor|my_control|Equal6~0_combout\,
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y37_N18
\myprocessor|mux_input_out|F[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[6]~10_combout\ = (\myprocessor|mux_input_out|F~0_combout\ & ((\myprocessor|my_control|Equal5~0_combout\ & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(6)))) # (!\myprocessor|my_control|Equal5~0_combout\ & 
-- (\myprocessor|my_alu|R[6]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[6]~28_combout\,
	datab => \myprocessor|my_control|Equal5~0_combout\,
	datac => \myprocessor|mux_input_out|F~0_combout\,
	datad => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(6),
	combout => \myprocessor|mux_input_out|F[6]~10_combout\);

-- Location: LCCOMB_X65_Y37_N6
\myprocessor|mux_input_out|F[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[6]~13_combout\ = (\myprocessor|mux_input_out|F[6]~10_combout\) # ((!\myprocessor|mux_input_out|F~0_combout\ & \myprocessor|mux_input_out|F[6]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_input_out|F~0_combout\,
	datac => \myprocessor|mux_input_out|F[6]~12_combout\,
	datad => \myprocessor|mux_input_out|F[6]~10_combout\,
	combout => \myprocessor|mux_input_out|F[6]~13_combout\);

-- Location: FF_X61_Y42_N11
\myprocessor|my_reg|regs:19:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[6]~13_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:19:reg_array|r|bits:6:r~q\);

-- Location: LCCOMB_X61_Y42_N10
\myprocessor|my_reg|valA[6]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[6]~172_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:23:reg_array|r|bits:6:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:19:reg_array|r|bits:6:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_reg|regs:23:reg_array|r|bits:6:r~q\,
	combout => \myprocessor|my_reg|valA[6]~172_combout\);

-- Location: LCCOMB_X62_Y41_N26
\myprocessor|my_reg|valA[6]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[6]~173_combout\ = (\myprocessor|my_reg|valA[6]~172_combout\ & (((\myprocessor|my_reg|regs:31:reg_array|r|bits:6:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_reg|valA[6]~172_combout\ & (\myprocessor|my_reg|regs:27:reg_array|r|bits:6:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[6]~172_combout\,
	datab => \myprocessor|my_reg|regs:27:reg_array|r|bits:6:r~q\,
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[6]~173_combout\);

-- Location: LCCOMB_X61_Y40_N18
\myprocessor|my_reg|valA[6]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[6]~169_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_reg|regs:24:reg_array|r|bits:6:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:16:reg_array|r|bits:6:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_reg|regs:24:reg_array|r|bits:6:r~q\,
	combout => \myprocessor|my_reg|valA[6]~169_combout\);

-- Location: LCCOMB_X60_Y40_N26
\myprocessor|my_reg|valA[6]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[6]~170_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[6]~169_combout\ & ((\myprocessor|my_reg|regs:28:reg_array|r|bits:6:r~q\))) # 
-- (!\myprocessor|my_reg|valA[6]~169_combout\ & (\myprocessor|my_reg|regs:20:reg_array|r|bits:6:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|valA[6]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:20:reg_array|r|bits:6:r~q\,
	datac => \myprocessor|my_reg|regs:28:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_reg|valA[6]~169_combout\,
	combout => \myprocessor|my_reg|valA[6]~170_combout\);

-- Location: LCCOMB_X61_Y42_N0
\myprocessor|my_reg|valA[6]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[6]~167_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_reg|regs:25:reg_array|r|bits:6:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:17:reg_array|r|bits:6:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_reg|regs:25:reg_array|r|bits:6:r~q\,
	combout => \myprocessor|my_reg|valA[6]~167_combout\);

-- Location: LCCOMB_X62_Y40_N18
\myprocessor|my_reg|valA[6]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[6]~168_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[6]~167_combout\ & (\myprocessor|my_reg|regs:29:reg_array|r|bits:6:r~q\)) # 
-- (!\myprocessor|my_reg|valA[6]~167_combout\ & ((\myprocessor|my_reg|regs:21:reg_array|r|bits:6:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|valA[6]~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:29:reg_array|r|bits:6:r~q\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_reg|valA[6]~167_combout\,
	combout => \myprocessor|my_reg|valA[6]~168_combout\);

-- Location: LCCOMB_X62_Y40_N4
\myprocessor|my_reg|valA[6]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[6]~171_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[6]~168_combout\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|valA[6]~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|valA[6]~170_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_reg|valA[6]~168_combout\,
	combout => \myprocessor|my_reg|valA[6]~171_combout\);

-- Location: LCCOMB_X62_Y42_N0
\myprocessor|my_reg|valA[6]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[6]~165_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:22:reg_array|r|bits:6:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\myprocessor|my_reg|regs:18:reg_array|r|bits:6:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:22:reg_array|r|bits:6:r~q\,
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[6]~165_combout\);

-- Location: LCCOMB_X62_Y41_N28
\myprocessor|my_reg|valA[6]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[6]~166_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[6]~165_combout\ & (\myprocessor|my_reg|regs:30:reg_array|r|bits:6:r~q\)) # 
-- (!\myprocessor|my_reg|valA[6]~165_combout\ & ((\myprocessor|my_reg|regs:26:reg_array|r|bits:6:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|valA[6]~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:30:reg_array|r|bits:6:r~q\,
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_reg|valA[6]~165_combout\,
	combout => \myprocessor|my_reg|valA[6]~166_combout\);

-- Location: LCCOMB_X62_Y41_N30
\myprocessor|my_reg|valA[6]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[6]~174_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[6]~171_combout\ & (\myprocessor|my_reg|valA[6]~173_combout\)) # (!\myprocessor|my_reg|valA[6]~171_combout\ & 
-- ((\myprocessor|my_reg|valA[6]~166_combout\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_reg|valA[6]~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[6]~173_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|valA[6]~171_combout\,
	datad => \myprocessor|my_reg|valA[6]~166_combout\,
	combout => \myprocessor|my_reg|valA[6]~174_combout\);

-- Location: LCCOMB_X65_Y37_N12
\myprocessor|my_reg|valA[6]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[6]~182_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|regs:13:reg_array|r|bits:6:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|regs:12:reg_array|r|bits:6:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:12:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_reg|regs:13:reg_array|r|bits:6:r~q\,
	combout => \myprocessor|my_reg|valA[6]~182_combout\);

-- Location: LCCOMB_X67_Y35_N24
\myprocessor|my_reg|valA[6]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[6]~183_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[6]~182_combout\ & (\myprocessor|my_reg|regs:15:reg_array|r|bits:6:r~q\)) # 
-- (!\myprocessor|my_reg|valA[6]~182_combout\ & ((\myprocessor|my_reg|regs:14:reg_array|r|bits:6:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|valA[6]~182_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|valA[6]~182_combout\,
	datac => \myprocessor|my_reg|regs:15:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_reg|regs:14:reg_array|r|bits:6:r~q\,
	combout => \myprocessor|my_reg|valA[6]~183_combout\);

-- Location: LCCOMB_X61_Y30_N22
\myprocessor|my_reg|valA[6]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[6]~177_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|regs:5:reg_array|r|bits:6:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|regs:4:reg_array|r|bits:6:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:4:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_reg|regs:5:reg_array|r|bits:6:r~q\,
	combout => \myprocessor|my_reg|valA[6]~177_combout\);

-- Location: LCCOMB_X63_Y31_N24
\myprocessor|my_reg|valA[6]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[6]~178_combout\ = (\myprocessor|my_reg|valA[6]~177_combout\ & (((\myprocessor|my_reg|regs:7:reg_array|r|bits:6:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\myprocessor|my_reg|valA[6]~177_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:6:reg_array|r|bits:6:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[6]~177_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_reg|regs:6:reg_array|r|bits:6:r~q\,
	combout => \myprocessor|my_reg|valA[6]~178_combout\);

-- Location: LCCOMB_X62_Y33_N8
\myprocessor|my_reg|valA[6]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[6]~179_combout\ = (\myprocessor|my_reg|valA[16]~18_combout\ & (((\myprocessor|my_reg|valA[6]~178_combout\)) # (!\myprocessor|my_reg|valA[16]~17_combout\))) # (!\myprocessor|my_reg|valA[16]~18_combout\ & 
-- (\myprocessor|my_reg|valA[16]~17_combout\ & (\myprocessor|my_reg|regs:1:reg_array|r|bits:6:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~18_combout\,
	datab => \myprocessor|my_reg|valA[16]~17_combout\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_reg|valA[6]~178_combout\,
	combout => \myprocessor|my_reg|valA[6]~179_combout\);

-- Location: LCCOMB_X63_Y33_N24
\myprocessor|my_reg|valA[6]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[6]~180_combout\ = (\myprocessor|my_reg|valA[6]~179_combout\ & ((\myprocessor|my_reg|regs:3:reg_array|r|bits:6:r~q\) # ((!\myprocessor|my_reg|valA[16]~14_combout\)))) # (!\myprocessor|my_reg|valA[6]~179_combout\ & 
-- (((\myprocessor|my_reg|regs:2:reg_array|r|bits:6:r~q\ & \myprocessor|my_reg|valA[16]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[6]~179_combout\,
	datab => \myprocessor|my_reg|regs:3:reg_array|r|bits:6:r~q\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_reg|valA[16]~14_combout\,
	combout => \myprocessor|my_reg|valA[6]~180_combout\);

-- Location: LCCOMB_X76_Y37_N16
\myprocessor|my_reg|valA[6]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[6]~175_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:10:reg_array|r|bits:6:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:8:reg_array|r|bits:6:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_reg|regs:8:reg_array|r|bits:6:r~q\,
	combout => \myprocessor|my_reg|valA[6]~175_combout\);

-- Location: LCCOMB_X72_Y35_N18
\myprocessor|my_reg|valA[6]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[6]~176_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[6]~175_combout\ & ((\myprocessor|my_reg|regs:11:reg_array|r|bits:6:r~q\))) # 
-- (!\myprocessor|my_reg|valA[6]~175_combout\ & (\myprocessor|my_reg|regs:9:reg_array|r|bits:6:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|valA[6]~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|regs:9:reg_array|r|bits:6:r~q\,
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_reg|valA[6]~175_combout\,
	combout => \myprocessor|my_reg|valA[6]~176_combout\);

-- Location: LCCOMB_X67_Y35_N18
\myprocessor|my_reg|valA[6]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[6]~181_combout\ = (\myprocessor|my_reg|valA[16]~13_combout\ & (((\myprocessor|my_reg|valA[16]~10_combout\) # (\myprocessor|my_reg|valA[6]~176_combout\)))) # (!\myprocessor|my_reg|valA[16]~13_combout\ & 
-- (\myprocessor|my_reg|valA[6]~180_combout\ & (!\myprocessor|my_reg|valA[16]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[6]~180_combout\,
	datab => \myprocessor|my_reg|valA[16]~13_combout\,
	datac => \myprocessor|my_reg|valA[16]~10_combout\,
	datad => \myprocessor|my_reg|valA[6]~176_combout\,
	combout => \myprocessor|my_reg|valA[6]~181_combout\);

-- Location: LCCOMB_X67_Y35_N20
\myprocessor|my_reg|valA[6]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[6]~184_combout\ = (\myprocessor|my_reg|valA[16]~10_combout\ & ((\myprocessor|my_reg|valA[6]~181_combout\ & ((\myprocessor|my_reg|valA[6]~183_combout\))) # (!\myprocessor|my_reg|valA[6]~181_combout\ & 
-- (\myprocessor|my_reg|valA[6]~174_combout\)))) # (!\myprocessor|my_reg|valA[16]~10_combout\ & (((\myprocessor|my_reg|valA[6]~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[6]~174_combout\,
	datab => \myprocessor|my_reg|valA[6]~183_combout\,
	datac => \myprocessor|my_reg|valA[16]~10_combout\,
	datad => \myprocessor|my_reg|valA[6]~181_combout\,
	combout => \myprocessor|my_reg|valA[6]~184_combout\);

-- Location: LCCOMB_X49_Y31_N24
\myprocessor|my_alu|shifter_inst|LNxxxx|F~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LNxxxx|F~1_combout\ = (!\myprocessor|mux_aluinb|F[4]~68_combout\ & \myprocessor|my_alu|shifter_inst|LxNxxx|F~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_aluinb|F[4]~68_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxNxxx|F~1_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LNxxxx|F~1_combout\);

-- Location: LCCOMB_X53_Y30_N18
\myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~29_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[7]~204_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[6]~184_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[6]~184_combout\,
	datac => \myprocessor|my_reg|valA[7]~204_combout\,
	datad => \myprocessor|mux_aluinb|F[0]~62_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~29_combout\);

-- Location: LCCOMB_X50_Y31_N8
\myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~30_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~28_combout\)) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~28_combout\,
	datab => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~29_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~30_combout\);

-- Location: LCCOMB_X50_Y31_N18
\myprocessor|my_alu|R[6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[6]~24_combout\ = (\myprocessor|my_alu|R[5]~16_combout\ & ((\myprocessor|my_alu|R[5]~17_combout\) # ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~27_combout\)))) # (!\myprocessor|my_alu|R[5]~16_combout\ & 
-- (!\myprocessor|my_alu|R[5]~17_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[5]~16_combout\,
	datab => \myprocessor|my_alu|R[5]~17_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~27_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~30_combout\,
	combout => \myprocessor|my_alu|R[6]~24_combout\);

-- Location: LCCOMB_X50_Y31_N14
\myprocessor|my_alu|R[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[6]~25_combout\ = (\myprocessor|my_alu|R[5]~17_combout\ & ((\myprocessor|my_alu|R[6]~24_combout\ & (\myprocessor|my_alu|shifter_inst|RxNxxx|F[22]~1_combout\)) # (!\myprocessor|my_alu|R[6]~24_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[14]~2_combout\))))) # (!\myprocessor|my_alu|R[5]~17_combout\ & (((\myprocessor|my_alu|R[6]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxNxxx|F[22]~1_combout\,
	datab => \myprocessor|my_alu|R[5]~17_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxNxx|F[14]~2_combout\,
	datad => \myprocessor|my_alu|R[6]~24_combout\,
	combout => \myprocessor|my_alu|R[6]~25_combout\);

-- Location: LCCOMB_X50_Y35_N24
\myprocessor|my_alu|R_and[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(6) = (\myprocessor|my_reg|valA[6]~184_combout\ & ((\myprocessor|my_control|ALUinB~1_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(6)))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- (\myprocessor|my_reg|valB[6]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[6]~77_combout\,
	datab => \myprocessor|my_control|ALUinB~1_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(6),
	datad => \myprocessor|my_reg|valA[6]~184_combout\,
	combout => \myprocessor|my_alu|R_and\(6));

-- Location: LCCOMB_X50_Y35_N10
\myprocessor|my_alu|adder_inst|lower|sum[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|sum\(6) = \myprocessor|my_reg|valA[6]~184_combout\ $ (\myprocessor|mux_aluinb|F[6]~70_combout\ $ (\myprocessor|my_control|ALUop[0]~1_combout\ $ (\myprocessor|my_alu|adder_inst|lower|carry[6]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[6]~184_combout\,
	datab => \myprocessor|mux_aluinb|F[6]~70_combout\,
	datac => \myprocessor|my_control|ALUop[0]~1_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|carry[6]~7_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|sum\(6));

-- Location: LCCOMB_X50_Y35_N12
\myprocessor|my_alu|R[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[6]~26_combout\ = (\myprocessor|my_alu|R[5]~20_combout\ & (\myprocessor|my_alu|R_and\(6) & (\myprocessor|my_control|ALUop[2]~2_combout\))) # (!\myprocessor|my_alu|R[5]~20_combout\ & (((!\myprocessor|my_alu|adder_inst|lower|sum\(6)) # 
-- (!\myprocessor|my_control|ALUop[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[5]~20_combout\,
	datab => \myprocessor|my_alu|R_and\(6),
	datac => \myprocessor|my_control|ALUop[2]~2_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|sum\(6),
	combout => \myprocessor|my_alu|R[6]~26_combout\);

-- Location: LCCOMB_X50_Y35_N14
\myprocessor|my_alu|R[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[6]~27_combout\ = (\myprocessor|my_control|ALUop[2]~2_combout\ & (((\myprocessor|my_alu|R[6]~26_combout\)))) # (!\myprocessor|my_control|ALUop[2]~2_combout\ & ((\myprocessor|my_alu|R[6]~26_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LNxxxx|F~1_combout\)) # (!\myprocessor|my_alu|R[6]~26_combout\ & ((\myprocessor|my_alu|R[6]~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LNxxxx|F~1_combout\,
	datab => \myprocessor|my_alu|R[6]~25_combout\,
	datac => \myprocessor|my_control|ALUop[2]~2_combout\,
	datad => \myprocessor|my_alu|R[6]~26_combout\,
	combout => \myprocessor|my_alu|R[6]~27_combout\);

-- Location: LCCOMB_X50_Y35_N0
\myprocessor|my_alu|R[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[6]~28_combout\ = (\myprocessor|mux_rwd|F[25]~20_combout\ & ((\myprocessor|my_reg|valA[6]~184_combout\) # ((\myprocessor|mux_aluinb|F[6]~70_combout\)))) # (!\myprocessor|mux_rwd|F[25]~20_combout\ & 
-- (((\myprocessor|my_alu|R[6]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[6]~184_combout\,
	datab => \myprocessor|mux_aluinb|F[6]~70_combout\,
	datac => \myprocessor|my_alu|R[6]~27_combout\,
	datad => \myprocessor|mux_rwd|F[25]~20_combout\,
	combout => \myprocessor|my_alu|R[6]~28_combout\);

-- Location: LCCOMB_X65_Y37_N24
\myprocessor|mux_input_out|F[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[5]~1_combout\ = (\myprocessor|mux_input_out|F~0_combout\ & ((\myprocessor|my_control|Equal5~0_combout\ & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(5)))) # (!\myprocessor|my_control|Equal5~0_combout\ & 
-- (\myprocessor|my_alu|R[5]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[5]~23_combout\,
	datab => \myprocessor|my_control|Equal5~0_combout\,
	datac => \myprocessor|mux_input_out|F~0_combout\,
	datad => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(5),
	combout => \myprocessor|mux_input_out|F[5]~1_combout\);

-- Location: FF_X50_Y43_N25
\myps2|fifo~19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Mux7~17_combout\,
	sload => VCC,
	ena => \myps2|fifo~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo~19_q\);

-- Location: LCCOMB_X50_Y37_N20
\myprocessor|adder_pc|lower|sum[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_pc|lower|sum\(5) = \myprocessor|PC|bits:5:r~q\ $ (((\myprocessor|adder_pc|lower|carry~1_combout\ & \myprocessor|PC|bits:4:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|adder_pc|lower|carry~1_combout\,
	datac => \myprocessor|PC|bits:4:r~q\,
	datad => \myprocessor|PC|bits:5:r~q\,
	combout => \myprocessor|adder_pc|lower|sum\(5));

-- Location: FF_X50_Y43_N3
\myps2|fifo_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Mux7~17_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(16));

-- Location: LCCOMB_X50_Y43_N2
\myprocessor|mux_input_out|F[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[5]~7_combout\ = (\myprocessor|mux_input_out|F[2]~5_combout\ & (((\myprocessor|mux_input_out|F[2]~6_combout\)))) # (!\myprocessor|mux_input_out|F[2]~5_combout\ & ((\myprocessor|mux_input_out|F[2]~6_combout\ & 
-- ((\myps2|fifo_rtl_0_bypass\(16)))) # (!\myprocessor|mux_input_out|F[2]~6_combout\ & (\myprocessor|adder_pc|lower|sum\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|adder_pc|lower|sum\(5),
	datab => \myprocessor|mux_input_out|F[2]~5_combout\,
	datac => \myps2|fifo_rtl_0_bypass\(16),
	datad => \myprocessor|mux_input_out|F[2]~6_combout\,
	combout => \myprocessor|mux_input_out|F[5]~7_combout\);

-- Location: LCCOMB_X50_Y43_N24
\myprocessor|mux_input_out|F[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[5]~8_combout\ = (\myprocessor|mux_input_out|F[2]~5_combout\ & ((\myprocessor|mux_input_out|F[5]~7_combout\ & (\myps2|fifo_rtl_0|auto_generated|ram_block1a5\)) # (!\myprocessor|mux_input_out|F[5]~7_combout\ & 
-- ((\myps2|fifo~19_q\))))) # (!\myprocessor|mux_input_out|F[2]~5_combout\ & (((\myprocessor|mux_input_out|F[5]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|fifo_rtl_0|auto_generated|ram_block1a5\,
	datab => \myprocessor|mux_input_out|F[2]~5_combout\,
	datac => \myps2|fifo~19_q\,
	datad => \myprocessor|mux_input_out|F[5]~7_combout\,
	combout => \myprocessor|mux_input_out|F[5]~8_combout\);

-- Location: LCCOMB_X65_Y37_N26
\myprocessor|mux_input_out|F[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[5]~9_combout\ = (\myprocessor|mux_input_out|F[5]~1_combout\) # ((!\myprocessor|mux_input_out|F~0_combout\ & \myprocessor|mux_input_out|F[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_input_out|F[5]~1_combout\,
	datac => \myprocessor|mux_input_out|F~0_combout\,
	datad => \myprocessor|mux_input_out|F[5]~8_combout\,
	combout => \myprocessor|mux_input_out|F[5]~9_combout\);

-- Location: FF_X65_Y37_N9
\myprocessor|my_reg|regs:12:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[5]~9_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:12:reg_array|r|bits:5:r~q\);

-- Location: LCCOMB_X65_Y37_N8
\myprocessor|my_reg|valA[5]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[5]~102_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_reg|regs:14:reg_array|r|bits:5:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|regs:12:reg_array|r|bits:5:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:12:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_reg|regs:14:reg_array|r|bits:5:r~q\,
	combout => \myprocessor|my_reg|valA[5]~102_combout\);

-- Location: LCCOMB_X67_Y37_N26
\myprocessor|my_reg|valA[5]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[5]~103_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[5]~102_combout\ & (\myprocessor|my_reg|regs:15:reg_array|r|bits:5:r~q\)) # 
-- (!\myprocessor|my_reg|valA[5]~102_combout\ & ((\myprocessor|my_reg|regs:13:reg_array|r|bits:5:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|valA[5]~102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|valA[5]~102_combout\,
	datac => \myprocessor|my_reg|regs:15:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_reg|regs:13:reg_array|r|bits:5:r~q\,
	combout => \myprocessor|my_reg|valA[5]~103_combout\);

-- Location: LCCOMB_X61_Y30_N2
\myprocessor|my_reg|valA[5]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[5]~97_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_reg|regs:6:reg_array|r|bits:5:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|regs:4:reg_array|r|bits:5:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:4:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_reg|regs:6:reg_array|r|bits:5:r~q\,
	combout => \myprocessor|my_reg|valA[5]~97_combout\);

-- Location: LCCOMB_X61_Y30_N30
\myprocessor|my_reg|valA[5]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[5]~98_combout\ = (\myprocessor|my_reg|valA[5]~97_combout\ & (((\myprocessor|my_reg|regs:7:reg_array|r|bits:5:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (!\myprocessor|my_reg|valA[5]~97_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|regs:5:reg_array|r|bits:5:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[5]~97_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_reg|regs:7:reg_array|r|bits:5:r~q\,
	combout => \myprocessor|my_reg|valA[5]~98_combout\);

-- Location: LCCOMB_X60_Y33_N8
\myprocessor|my_reg|valA[5]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[5]~99_combout\ = (\myprocessor|my_reg|valA[16]~17_combout\ & ((\myprocessor|my_reg|valA[16]~18_combout\ & ((\myprocessor|my_reg|valA[5]~98_combout\))) # (!\myprocessor|my_reg|valA[16]~18_combout\ & 
-- (\myprocessor|my_reg|regs:1:reg_array|r|bits:5:r~q\)))) # (!\myprocessor|my_reg|valA[16]~17_combout\ & (\myprocessor|my_reg|valA[16]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~17_combout\,
	datab => \myprocessor|my_reg|valA[16]~18_combout\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_reg|valA[5]~98_combout\,
	combout => \myprocessor|my_reg|valA[5]~99_combout\);

-- Location: LCCOMB_X61_Y33_N10
\myprocessor|my_reg|valA[5]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[5]~100_combout\ = (\myprocessor|my_reg|valA[5]~99_combout\ & (((\myprocessor|my_reg|regs:3:reg_array|r|bits:5:r~q\) # (!\myprocessor|my_reg|valA[16]~14_combout\)))) # (!\myprocessor|my_reg|valA[5]~99_combout\ & 
-- (\myprocessor|my_reg|regs:2:reg_array|r|bits:5:r~q\ & (\myprocessor|my_reg|valA[16]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[5]~99_combout\,
	datab => \myprocessor|my_reg|regs:2:reg_array|r|bits:5:r~q\,
	datac => \myprocessor|my_reg|valA[16]~14_combout\,
	datad => \myprocessor|my_reg|regs:3:reg_array|r|bits:5:r~q\,
	combout => \myprocessor|my_reg|valA[5]~100_combout\);

-- Location: LCCOMB_X63_Y42_N24
\myprocessor|my_reg|valA[5]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[5]~94_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:23:reg_array|r|bits:5:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:19:reg_array|r|bits:5:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:23:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_reg|regs:19:reg_array|r|bits:5:r~q\,
	combout => \myprocessor|my_reg|valA[5]~94_combout\);

-- Location: LCCOMB_X62_Y41_N0
\myprocessor|my_reg|valA[5]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[5]~95_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[5]~94_combout\ & ((\myprocessor|my_reg|regs:31:reg_array|r|bits:5:r~q\))) # (!\myprocessor|my_reg|valA[5]~94_combout\ 
-- & (\myprocessor|my_reg|regs:27:reg_array|r|bits:5:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|valA[5]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:27:reg_array|r|bits:5:r~q\,
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_reg|valA[5]~94_combout\,
	combout => \myprocessor|my_reg|valA[5]~95_combout\);

-- Location: LCCOMB_X59_Y43_N8
\myprocessor|my_reg|valA[5]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[5]~87_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:25:reg_array|r|bits:5:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:17:reg_array|r|bits:5:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_reg|regs:25:reg_array|r|bits:5:r~q\,
	combout => \myprocessor|my_reg|valA[5]~87_combout\);

-- Location: LCCOMB_X60_Y41_N28
\myprocessor|my_reg|valA[5]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[5]~88_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[5]~87_combout\ & (\myprocessor|my_reg|regs:29:reg_array|r|bits:5:r~q\)) # (!\myprocessor|my_reg|valA[5]~87_combout\ & 
-- ((\myprocessor|my_reg|regs:21:reg_array|r|bits:5:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|valA[5]~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|valA[5]~87_combout\,
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_reg|regs:21:reg_array|r|bits:5:r~q\,
	combout => \myprocessor|my_reg|valA[5]~88_combout\);

-- Location: LCCOMB_X61_Y42_N2
\myprocessor|my_reg|valA[5]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[5]~89_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:22:reg_array|r|bits:5:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:18:reg_array|r|bits:5:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:22:reg_array|r|bits:5:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datad => \myprocessor|my_reg|regs:18:reg_array|r|bits:5:r~q\,
	combout => \myprocessor|my_reg|valA[5]~89_combout\);

-- Location: LCCOMB_X61_Y43_N8
\myprocessor|my_reg|valA[5]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[5]~90_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[5]~89_combout\ & ((\myprocessor|my_reg|regs:30:reg_array|r|bits:5:r~q\))) # (!\myprocessor|my_reg|valA[5]~89_combout\ 
-- & (\myprocessor|my_reg|regs:26:reg_array|r|bits:5:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|valA[5]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:26:reg_array|r|bits:5:r~q\,
	datac => \myprocessor|my_reg|valA[5]~89_combout\,
	datad => \myprocessor|my_reg|regs:30:reg_array|r|bits:5:r~q\,
	combout => \myprocessor|my_reg|valA[5]~90_combout\);

-- Location: LCCOMB_X59_Y39_N24
\myprocessor|my_reg|valA[5]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[5]~91_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:24:reg_array|r|bits:5:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:16:reg_array|r|bits:5:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_reg|regs:24:reg_array|r|bits:5:r~q\,
	combout => \myprocessor|my_reg|valA[5]~91_combout\);

-- Location: LCCOMB_X62_Y43_N16
\myprocessor|my_reg|valA[5]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[5]~92_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[5]~91_combout\ & ((\myprocessor|my_reg|regs:28:reg_array|r|bits:5:r~q\))) # (!\myprocessor|my_reg|valA[5]~91_combout\ 
-- & (\myprocessor|my_reg|regs:20:reg_array|r|bits:5:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|valA[5]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:20:reg_array|r|bits:5:r~q\,
	datac => \myprocessor|my_reg|regs:28:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_reg|valA[5]~91_combout\,
	combout => \myprocessor|my_reg|valA[5]~92_combout\);

-- Location: LCCOMB_X62_Y43_N4
\myprocessor|my_reg|valA[5]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[5]~93_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[5]~90_combout\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & \myprocessor|my_reg|valA[5]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[5]~90_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_reg|valA[5]~92_combout\,
	combout => \myprocessor|my_reg|valA[5]~93_combout\);

-- Location: LCCOMB_X62_Y41_N2
\myprocessor|my_reg|valA[5]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[5]~96_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[5]~93_combout\ & (\myprocessor|my_reg|valA[5]~95_combout\)) # (!\myprocessor|my_reg|valA[5]~93_combout\ & 
-- ((\myprocessor|my_reg|valA[5]~88_combout\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|valA[5]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|valA[5]~95_combout\,
	datac => \myprocessor|my_reg|valA[5]~88_combout\,
	datad => \myprocessor|my_reg|valA[5]~93_combout\,
	combout => \myprocessor|my_reg|valA[5]~96_combout\);

-- Location: LCCOMB_X67_Y37_N18
\myprocessor|my_reg|valA[5]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[5]~101_combout\ = (\myprocessor|my_reg|valA[16]~10_combout\ & (((\myprocessor|my_reg|valA[16]~13_combout\) # (\myprocessor|my_reg|valA[5]~96_combout\)))) # (!\myprocessor|my_reg|valA[16]~10_combout\ & 
-- (\myprocessor|my_reg|valA[5]~100_combout\ & (!\myprocessor|my_reg|valA[16]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~10_combout\,
	datab => \myprocessor|my_reg|valA[5]~100_combout\,
	datac => \myprocessor|my_reg|valA[16]~13_combout\,
	datad => \myprocessor|my_reg|valA[5]~96_combout\,
	combout => \myprocessor|my_reg|valA[5]~101_combout\);

-- Location: LCCOMB_X67_Y37_N16
\myprocessor|my_reg|valA[5]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[5]~85_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|regs:9:reg_array|r|bits:5:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|regs:8:reg_array|r|bits:5:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|regs:8:reg_array|r|bits:5:r~q\,
	datac => \myprocessor|my_reg|regs:9:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_reg|valA[5]~85_combout\);

-- Location: LCCOMB_X68_Y37_N12
\myprocessor|my_reg|valA[5]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[5]~86_combout\ = (\myprocessor|my_reg|valA[5]~85_combout\ & (((\myprocessor|my_reg|regs:11:reg_array|r|bits:5:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\myprocessor|my_reg|valA[5]~85_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:10:reg_array|r|bits:5:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[5]~85_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_reg|regs:10:reg_array|r|bits:5:r~q\,
	combout => \myprocessor|my_reg|valA[5]~86_combout\);

-- Location: LCCOMB_X68_Y37_N14
\myprocessor|my_reg|valA[5]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[5]~104_combout\ = (\myprocessor|my_reg|valA[5]~101_combout\ & ((\myprocessor|my_reg|valA[5]~103_combout\) # ((!\myprocessor|my_reg|valA[16]~13_combout\)))) # (!\myprocessor|my_reg|valA[5]~101_combout\ & 
-- (((\myprocessor|my_reg|valA[16]~13_combout\ & \myprocessor|my_reg|valA[5]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[5]~103_combout\,
	datab => \myprocessor|my_reg|valA[5]~101_combout\,
	datac => \myprocessor|my_reg|valA[16]~13_combout\,
	datad => \myprocessor|my_reg|valA[5]~86_combout\,
	combout => \myprocessor|my_reg|valA[5]~104_combout\);

-- Location: LCCOMB_X52_Y34_N4
\myprocessor|my_alu|adder_inst|lower|sum[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|sum\(5) = \myprocessor|my_alu|adder_inst|lower|carry[5]~6_combout\ $ (\myprocessor|my_control|ALUop[0]~1_combout\ $ (\myprocessor|my_reg|valA[5]~104_combout\ $ (\myprocessor|mux_aluinb|F[5]~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|lower|carry[5]~6_combout\,
	datab => \myprocessor|my_control|ALUop[0]~1_combout\,
	datac => \myprocessor|my_reg|valA[5]~104_combout\,
	datad => \myprocessor|mux_aluinb|F[5]~66_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|sum\(5));

-- Location: LCCOMB_X52_Y34_N10
\myprocessor|my_alu|R_and[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(5) = (\myprocessor|my_reg|valA[5]~104_combout\ & ((\myprocessor|my_control|ALUinB~1_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(5)))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- (\myprocessor|my_reg|valB[5]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[5]~104_combout\,
	datab => \myprocessor|my_control|ALUinB~1_combout\,
	datac => \myprocessor|my_reg|valB[5]~57_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(5),
	combout => \myprocessor|my_alu|R_and\(5));

-- Location: LCCOMB_X52_Y34_N30
\myprocessor|my_alu|R[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[5]~21_combout\ = (\myprocessor|my_alu|R[5]~20_combout\ & (((\myprocessor|my_control|ALUop[2]~2_combout\ & \myprocessor|my_alu|R_and\(5))))) # (!\myprocessor|my_alu|R[5]~20_combout\ & (((!\myprocessor|my_control|ALUop[2]~2_combout\)) 
-- # (!\myprocessor|my_alu|adder_inst|lower|sum\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[5]~20_combout\,
	datab => \myprocessor|my_alu|adder_inst|lower|sum\(5),
	datac => \myprocessor|my_control|ALUop[2]~2_combout\,
	datad => \myprocessor|my_alu|R_and\(5),
	combout => \myprocessor|my_alu|R[5]~21_combout\);

-- Location: LCCOMB_X52_Y29_N12
\myprocessor|my_alu|shifter_inst|LNxxxx|F~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LNxxxx|F~0_combout\ = (!\myprocessor|mux_aluinb|F[4]~68_combout\ & \myprocessor|my_alu|shifter_inst|LxNxxx|F~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[4]~68_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxNxxx|F~0_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LNxxxx|F~0_combout\);

-- Location: LCCOMB_X53_Y33_N12
\myprocessor|my_alu|shifter_inst|RxxxxN|F[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxxN|F[5]~0_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[6]~184_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[5]~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[5]~104_combout\,
	datab => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datac => \myprocessor|my_reg|valA[6]~184_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxxN|F[5]~0_combout\);

-- Location: LCCOMB_X53_Y33_N14
\myprocessor|my_alu|shifter_inst|RxxxNx|F[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[5]~10_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~9_combout\)) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxxN|F[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~9_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxxN|F[5]~0_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[5]~10_combout\);

-- Location: LCCOMB_X53_Y33_N8
\myprocessor|my_alu|R[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[5]~18_combout\ = (\myprocessor|my_alu|R[5]~17_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[13]~0_combout\) # ((\myprocessor|my_alu|R[5]~16_combout\)))) # (!\myprocessor|my_alu|R[5]~17_combout\ & 
-- (((\myprocessor|my_alu|shifter_inst|RxxxNx|F[5]~10_combout\ & !\myprocessor|my_alu|R[5]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxNxx|F[13]~0_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[5]~10_combout\,
	datac => \myprocessor|my_alu|R[5]~17_combout\,
	datad => \myprocessor|my_alu|R[5]~16_combout\,
	combout => \myprocessor|my_alu|R[5]~18_combout\);

-- Location: LCCOMB_X53_Y33_N10
\myprocessor|my_alu|R[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[5]~19_combout\ = (\myprocessor|my_alu|R[5]~16_combout\ & ((\myprocessor|my_alu|R[5]~18_combout\ & (\myprocessor|my_alu|shifter_inst|RxNxxx|F[21]~0_combout\)) # (!\myprocessor|my_alu|R[5]~18_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~2_combout\))))) # (!\myprocessor|my_alu|R[5]~16_combout\ & (\myprocessor|my_alu|R[5]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[5]~16_combout\,
	datab => \myprocessor|my_alu|R[5]~18_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxNxxx|F[21]~0_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~2_combout\,
	combout => \myprocessor|my_alu|R[5]~19_combout\);

-- Location: LCCOMB_X52_Y34_N24
\myprocessor|my_alu|R[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[5]~22_combout\ = (\myprocessor|my_alu|R[5]~21_combout\ & ((\myprocessor|my_alu|shifter_inst|LNxxxx|F~0_combout\) # ((\myprocessor|my_control|ALUop[2]~2_combout\)))) # (!\myprocessor|my_alu|R[5]~21_combout\ & 
-- (((!\myprocessor|my_control|ALUop[2]~2_combout\ & \myprocessor|my_alu|R[5]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[5]~21_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LNxxxx|F~0_combout\,
	datac => \myprocessor|my_control|ALUop[2]~2_combout\,
	datad => \myprocessor|my_alu|R[5]~19_combout\,
	combout => \myprocessor|my_alu|R[5]~22_combout\);

-- Location: LCCOMB_X52_Y34_N18
\myprocessor|my_alu|R[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[5]~23_combout\ = (\myprocessor|mux_rwd|F[25]~20_combout\ & (((\myprocessor|my_reg|valA[5]~104_combout\) # (\myprocessor|mux_aluinb|F[5]~66_combout\)))) # (!\myprocessor|mux_rwd|F[25]~20_combout\ & 
-- (\myprocessor|my_alu|R[5]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[25]~20_combout\,
	datab => \myprocessor|my_alu|R[5]~22_combout\,
	datac => \myprocessor|my_reg|valA[5]~104_combout\,
	datad => \myprocessor|mux_aluinb|F[5]~66_combout\,
	combout => \myprocessor|my_alu|R[5]~23_combout\);

-- Location: M9K_X64_Y36_N0
\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000031110D0424",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-fibonacci-dmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myprocessor|my_control|Equal6~0_combout\,
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X66_Y37_N14
\myprocessor|mux_input_out|F[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[4]~26_combout\ = (\myprocessor|mux_input_out|F~0_combout\ & ((\myprocessor|my_control|Equal5~0_combout\ & (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(4))) # (!\myprocessor|my_control|Equal5~0_combout\ & 
-- ((\myprocessor|my_alu|R[4]~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal5~0_combout\,
	datab => \myprocessor|mux_input_out|F~0_combout\,
	datac => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(4),
	datad => \myprocessor|my_alu|R[4]~57_combout\,
	combout => \myprocessor|mux_input_out|F[4]~26_combout\);

-- Location: LCCOMB_X65_Y37_N20
\myprocessor|mux_input_out|F[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[4]~29_combout\ = (\myprocessor|mux_input_out|F[4]~26_combout\) # ((\myprocessor|mux_input_out|F[4]~28_combout\ & !\myprocessor|mux_input_out|F~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_input_out|F[4]~28_combout\,
	datac => \myprocessor|mux_input_out|F~0_combout\,
	datad => \myprocessor|mux_input_out|F[4]~26_combout\,
	combout => \myprocessor|mux_input_out|F[4]~29_combout\);

-- Location: FF_X61_Y30_N17
\myprocessor|my_reg|regs:5:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[4]~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:5:reg_array|r|bits:4:r~q\);

-- Location: LCCOMB_X61_Y30_N16
\myprocessor|my_reg|valB[4]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[4]~152_combout\ = (\myprocessor|my_reg|valB[19]~48_combout\ & (\myprocessor|my_reg|valB[19]~50_combout\)) # (!\myprocessor|my_reg|valB[19]~48_combout\ & ((\myprocessor|my_reg|valB[19]~50_combout\ & 
-- ((\myprocessor|my_reg|regs:4:reg_array|r|bits:4:r~q\))) # (!\myprocessor|my_reg|valB[19]~50_combout\ & (\myprocessor|my_reg|regs:5:reg_array|r|bits:4:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~48_combout\,
	datab => \myprocessor|my_reg|valB[19]~50_combout\,
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_reg|regs:4:reg_array|r|bits:4:r~q\,
	combout => \myprocessor|my_reg|valB[4]~152_combout\);

-- Location: LCCOMB_X62_Y30_N10
\myprocessor|my_reg|valB[4]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[4]~153_combout\ = (\myprocessor|my_reg|valB[4]~152_combout\ & (((\myprocessor|my_reg|regs:6:reg_array|r|bits:4:r~q\)) # (!\myprocessor|my_reg|valB[19]~51_combout\))) # (!\myprocessor|my_reg|valB[4]~152_combout\ & 
-- (\myprocessor|my_reg|valB[19]~51_combout\ & (\myprocessor|my_reg|regs:7:reg_array|r|bits:4:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[4]~152_combout\,
	datab => \myprocessor|my_reg|valB[19]~51_combout\,
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_reg|regs:6:reg_array|r|bits:4:r~q\,
	combout => \myprocessor|my_reg|valB[4]~153_combout\);

-- Location: LCCOMB_X62_Y30_N16
\myprocessor|my_reg|valB[4]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[4]~154_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & (((\myprocessor|my_reg|regs:3:reg_array|r|bits:4:r~q\) # (\myprocessor|my_reg|valB[19]~46_combout\)))) # (!\myprocessor|my_reg|valB[19]~45_combout\ & 
-- (\myprocessor|my_reg|valB[4]~153_combout\ & ((!\myprocessor|my_reg|valB[19]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[4]~153_combout\,
	datab => \myprocessor|my_reg|valB[19]~45_combout\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_reg|valB[19]~46_combout\,
	combout => \myprocessor|my_reg|valB[4]~154_combout\);

-- Location: LCCOMB_X63_Y32_N24
\myprocessor|my_reg|valB[4]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[4]~155_combout\ = (\myprocessor|my_reg|valB[4]~154_combout\ & (((\myprocessor|my_reg|regs:1:reg_array|r|bits:4:r~q\)) # (!\myprocessor|my_reg|valB[19]~46_combout\))) # (!\myprocessor|my_reg|valB[4]~154_combout\ & 
-- (\myprocessor|my_reg|valB[19]~46_combout\ & (\myprocessor|my_reg|regs:2:reg_array|r|bits:4:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[4]~154_combout\,
	datab => \myprocessor|my_reg|valB[19]~46_combout\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_reg|regs:1:reg_array|r|bits:4:r~q\,
	combout => \myprocessor|my_reg|valB[4]~155_combout\);

-- Location: LCCOMB_X65_Y38_N16
\myprocessor|my_reg|valB[4]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[4]~148_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[19]~680_combout\) # ((\myprocessor|my_reg|regs:12:reg_array|r|bits:4:r~q\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|regs:13:reg_array|r|bits:4:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_reg|regs:12:reg_array|r|bits:4:r~q\,
	combout => \myprocessor|my_reg|valB[4]~148_combout\);

-- Location: LCCOMB_X65_Y38_N26
\myprocessor|my_reg|valB[4]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[4]~149_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[4]~148_combout\ & ((\myprocessor|my_reg|regs:14:reg_array|r|bits:4:r~q\))) # (!\myprocessor|my_reg|valB[4]~148_combout\ & 
-- (\myprocessor|my_reg|regs:15:reg_array|r|bits:4:r~q\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[4]~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:15:reg_array|r|bits:4:r~q\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:14:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_reg|valB[4]~148_combout\,
	combout => \myprocessor|my_reg|valB[4]~149_combout\);

-- Location: LCCOMB_X65_Y36_N6
\myprocessor|my_reg|valB[4]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[4]~150_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|regs:9:reg_array|r|bits:4:r~q\) # ((\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (((\myprocessor|my_reg|regs:10:reg_array|r|bits:4:r~q\ & !\myprocessor|my_reg|valB[19]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|regs:9:reg_array|r|bits:4:r~q\,
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_reg|valB[19]~22_combout\,
	combout => \myprocessor|my_reg|valB[4]~150_combout\);

-- Location: LCCOMB_X65_Y36_N24
\myprocessor|my_reg|valB[4]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[4]~151_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[4]~150_combout\ & ((\myprocessor|my_reg|regs:11:reg_array|r|bits:4:r~q\))) # (!\myprocessor|my_reg|valB[4]~150_combout\ & 
-- (\myprocessor|my_reg|valB[4]~149_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[4]~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[4]~149_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_reg|valB[4]~150_combout\,
	combout => \myprocessor|my_reg|valB[4]~151_combout\);

-- Location: LCCOMB_X65_Y36_N26
\myprocessor|my_reg|valB[4]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[4]~156_combout\ = (\myprocessor|my_reg|valB[19]~25_combout\ & (((\myprocessor|my_reg|valB[19]~39_combout\) # (\myprocessor|my_reg|valB[4]~151_combout\)))) # (!\myprocessor|my_reg|valB[19]~25_combout\ & 
-- (\myprocessor|my_reg|valB[4]~155_combout\ & (!\myprocessor|my_reg|valB[19]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~25_combout\,
	datab => \myprocessor|my_reg|valB[4]~155_combout\,
	datac => \myprocessor|my_reg|valB[19]~39_combout\,
	datad => \myprocessor|my_reg|valB[4]~151_combout\,
	combout => \myprocessor|my_reg|valB[4]~156_combout\);

-- Location: LCCOMB_X59_Y42_N12
\myprocessor|my_reg|valB[4]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[4]~138_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[19]~680_combout\) # ((\myprocessor|my_reg|regs:20:reg_array|r|bits:4:r~q\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:4:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_reg|regs:20:reg_array|r|bits:4:r~q\,
	combout => \myprocessor|my_reg|valB[4]~138_combout\);

-- Location: LCCOMB_X58_Y42_N16
\myprocessor|my_reg|valB[4]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[4]~139_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[4]~138_combout\ & (\myprocessor|my_reg|regs:22:reg_array|r|bits:4:r~q\)) # (!\myprocessor|my_reg|valB[4]~138_combout\ & 
-- ((\myprocessor|my_reg|regs:23:reg_array|r|bits:4:r~q\))))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[4]~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:22:reg_array|r|bits:4:r~q\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:23:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_reg|valB[4]~138_combout\,
	combout => \myprocessor|my_reg|valB[4]~139_combout\);

-- Location: LCCOMB_X65_Y42_N16
\myprocessor|my_reg|valB[4]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[4]~140_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\) # ((\myprocessor|my_reg|regs:17:reg_array|r|bits:4:r~q\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|regs:18:reg_array|r|bits:4:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_reg|regs:17:reg_array|r|bits:4:r~q\,
	combout => \myprocessor|my_reg|valB[4]~140_combout\);

-- Location: LCCOMB_X65_Y42_N2
\myprocessor|my_reg|valB[4]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[4]~141_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[4]~140_combout\ & ((\myprocessor|my_reg|regs:19:reg_array|r|bits:4:r~q\))) # (!\myprocessor|my_reg|valB[4]~140_combout\ & 
-- (\myprocessor|my_reg|valB[4]~139_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[4]~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[4]~139_combout\,
	datab => \myprocessor|my_reg|regs:19:reg_array|r|bits:4:r~q\,
	datac => \myprocessor|my_reg|valB[19]~22_combout\,
	datad => \myprocessor|my_reg|valB[4]~140_combout\,
	combout => \myprocessor|my_reg|valB[4]~141_combout\);

-- Location: LCCOMB_X60_Y41_N0
\myprocessor|my_reg|valB[4]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[4]~143_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (\myprocessor|my_reg|regs:31:reg_array|r|bits:4:r~q\)) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|regs:29:reg_array|r|bits:4:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|regs:31:reg_array|r|bits:4:r~q\,
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[4]~143_combout\);

-- Location: LCCOMB_X60_Y41_N26
\myprocessor|my_reg|valB[4]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[4]~144_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[4]~143_combout\ & ((\myprocessor|my_reg|regs:30:reg_array|r|bits:4:r~q\))) # (!\myprocessor|my_reg|valB[4]~143_combout\ & 
-- (\myprocessor|my_reg|regs:28:reg_array|r|bits:4:r~q\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[4]~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|regs:28:reg_array|r|bits:4:r~q\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_reg|valB[4]~143_combout\,
	combout => \myprocessor|my_reg|valB[4]~144_combout\);

-- Location: LCCOMB_X60_Y43_N30
\myprocessor|my_reg|valB[4]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[4]~145_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|valB[19]~22_combout\)) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\ & 
-- ((\myprocessor|my_reg|valB[4]~144_combout\))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:4:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_reg|valB[4]~144_combout\,
	combout => \myprocessor|my_reg|valB[4]~145_combout\);

-- Location: LCCOMB_X60_Y43_N0
\myprocessor|my_reg|valB[4]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[4]~146_combout\ = (\myprocessor|my_reg|valB[4]~145_combout\ & (((\myprocessor|my_reg|regs:27:reg_array|r|bits:4:r~q\)) # (!\myprocessor|my_reg|valB[19]~12_combout\))) # (!\myprocessor|my_reg|valB[4]~145_combout\ & 
-- (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|regs:25:reg_array|r|bits:4:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[4]~145_combout\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:27:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_reg|regs:25:reg_array|r|bits:4:r~q\,
	combout => \myprocessor|my_reg|valB[4]~146_combout\);

-- Location: LCCOMB_X59_Y38_N24
\myprocessor|my_reg|valB[4]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[4]~142_combout\ = (\myprocessor|mux_rdst|F[3]~1_combout\ & (((\myprocessor|my_reg|regs:24:reg_array|r|bits:4:r~q\) # (\myprocessor|my_reg|valB[19]~31_combout\)))) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & 
-- (\myprocessor|my_reg|regs:16:reg_array|r|bits:4:r~q\ & ((!\myprocessor|my_reg|valB[19]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:16:reg_array|r|bits:4:r~q\,
	datab => \myprocessor|mux_rdst|F[3]~1_combout\,
	datac => \myprocessor|my_reg|regs:24:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_reg|valB[19]~31_combout\,
	combout => \myprocessor|my_reg|valB[4]~142_combout\);

-- Location: LCCOMB_X65_Y36_N12
\myprocessor|my_reg|valB[4]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[4]~147_combout\ = (\myprocessor|my_reg|valB[19]~31_combout\ & ((\myprocessor|my_reg|valB[4]~142_combout\ & ((\myprocessor|my_reg|valB[4]~146_combout\))) # (!\myprocessor|my_reg|valB[4]~142_combout\ & 
-- (\myprocessor|my_reg|valB[4]~141_combout\)))) # (!\myprocessor|my_reg|valB[19]~31_combout\ & (((\myprocessor|my_reg|valB[4]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[4]~141_combout\,
	datab => \myprocessor|my_reg|valB[4]~146_combout\,
	datac => \myprocessor|my_reg|valB[19]~31_combout\,
	datad => \myprocessor|my_reg|valB[4]~142_combout\,
	combout => \myprocessor|my_reg|valB[4]~147_combout\);

-- Location: LCCOMB_X65_Y36_N4
\myprocessor|my_reg|valB[4]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[4]~157_combout\ = (\myprocessor|my_reg|valB[4]~156_combout\ & ((\myprocessor|my_reg|regs:8:reg_array|r|bits:4:r~q\) # ((!\myprocessor|my_reg|valB[19]~39_combout\)))) # (!\myprocessor|my_reg|valB[4]~156_combout\ & 
-- (((\myprocessor|my_reg|valB[19]~39_combout\ & \myprocessor|my_reg|valB[4]~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[4]~156_combout\,
	datab => \myprocessor|my_reg|regs:8:reg_array|r|bits:4:r~q\,
	datac => \myprocessor|my_reg|valB[19]~39_combout\,
	datad => \myprocessor|my_reg|valB[4]~147_combout\,
	combout => \myprocessor|my_reg|valB[4]~157_combout\);

-- Location: LCCOMB_X50_Y33_N4
\myprocessor|mux_aluinb|F[4]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_aluinb|F[4]~68_combout\ = (\myprocessor|my_control|ALUinB~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & ((\myprocessor|my_reg|valB[4]~157_combout\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4))))) # (!\myprocessor|my_control|ALUinB~0_combout\ & (((\myprocessor|my_reg|valB[4]~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUinB~0_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datad => \myprocessor|my_reg|valB[4]~157_combout\,
	combout => \myprocessor|mux_aluinb|F[4]~68_combout\);

-- Location: LCCOMB_X50_Y32_N20
\myprocessor|my_alu|adder_inst|lower|sum[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|sum\(4) = \myprocessor|my_control|ALUop[0]~1_combout\ $ (\myprocessor|mux_aluinb|F[4]~68_combout\ $ (\myprocessor|my_reg|valA[4]~144_combout\ $ (\myprocessor|my_alu|adder_inst|lower|carry[4]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[0]~1_combout\,
	datab => \myprocessor|mux_aluinb|F[4]~68_combout\,
	datac => \myprocessor|my_reg|valA[4]~144_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|carry[4]~5_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|sum\(4));

-- Location: LCCOMB_X50_Y33_N28
\myprocessor|my_alu|R_and[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(4) = (\myprocessor|my_reg|valA[4]~144_combout\ & ((\myprocessor|my_control|ALUinB~1_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4)))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- (\myprocessor|my_reg|valB[4]~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[4]~157_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4),
	datac => \myprocessor|my_control|ALUinB~1_combout\,
	datad => \myprocessor|my_reg|valA[4]~144_combout\,
	combout => \myprocessor|my_alu|R_and\(4));

-- Location: LCCOMB_X50_Y32_N30
\myprocessor|my_alu|R[4]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[4]~55_combout\ = (\myprocessor|my_alu|R[5]~20_combout\ & (((\myprocessor|my_control|ALUop[2]~2_combout\ & \myprocessor|my_alu|R_and\(4))))) # (!\myprocessor|my_alu|R[5]~20_combout\ & (((!\myprocessor|my_control|ALUop[2]~2_combout\)) 
-- # (!\myprocessor|my_alu|adder_inst|lower|sum\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[5]~20_combout\,
	datab => \myprocessor|my_alu|adder_inst|lower|sum\(4),
	datac => \myprocessor|my_control|ALUop[2]~2_combout\,
	datad => \myprocessor|my_alu|R_and\(4),
	combout => \myprocessor|my_alu|R[4]~55_combout\);

-- Location: LCCOMB_X50_Y32_N18
\myprocessor|my_alu|shifter_inst|LNxxxx|F~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LNxxxx|F~5_combout\ = (!\myprocessor|mux_aluinb|F[4]~68_combout\ & (!\myprocessor|mux_aluinb|F[3]~67_combout\ & \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[4]~68_combout\,
	datac => \myprocessor|mux_aluinb|F[3]~67_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~4_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LNxxxx|F~5_combout\);

-- Location: LCCOMB_X54_Y31_N4
\myprocessor|my_alu|shifter_inst|RxxxxN|F[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxxN|F[4]~2_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[5]~104_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[4]~144_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datab => \myprocessor|my_reg|valA[4]~144_combout\,
	datac => \myprocessor|my_reg|valA[5]~104_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxxN|F[4]~2_combout\);

-- Location: LCCOMB_X54_Y31_N22
\myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~41_combout\ = (\myprocessor|mux_aluinb|F[1]~93_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~29_combout\))) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxxN|F[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|RxxxxN|F[4]~2_combout\,
	datac => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~29_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~41_combout\);

-- Location: LCCOMB_X52_Y32_N12
\myprocessor|my_alu|R[4]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[4]~53_combout\ = (\myprocessor|my_alu|R[5]~16_combout\ & (((\myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~40_combout\) # (\myprocessor|my_alu|R[5]~17_combout\)))) # (!\myprocessor|my_alu|R[5]~16_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~41_combout\ & ((!\myprocessor|my_alu|R[5]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~41_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~40_combout\,
	datac => \myprocessor|my_alu|R[5]~16_combout\,
	datad => \myprocessor|my_alu|R[5]~17_combout\,
	combout => \myprocessor|my_alu|R[4]~53_combout\);

-- Location: LCCOMB_X52_Y32_N18
\myprocessor|my_alu|R[4]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[4]~54_combout\ = (\myprocessor|my_alu|R[4]~53_combout\ & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F[20]~9_combout\) # ((!\myprocessor|my_alu|R[5]~17_combout\)))) # (!\myprocessor|my_alu|R[4]~53_combout\ & 
-- (((\myprocessor|my_alu|shifter_inst|RxxNxx|F[12]~10_combout\ & \myprocessor|my_alu|R[5]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[4]~53_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxNxxx|F[20]~9_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxNxx|F[12]~10_combout\,
	datad => \myprocessor|my_alu|R[5]~17_combout\,
	combout => \myprocessor|my_alu|R[4]~54_combout\);

-- Location: LCCOMB_X50_Y32_N24
\myprocessor|my_alu|R[4]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[4]~56_combout\ = (\myprocessor|my_alu|R[4]~55_combout\ & ((\myprocessor|my_alu|shifter_inst|LNxxxx|F~5_combout\) # ((\myprocessor|my_control|ALUop[2]~2_combout\)))) # (!\myprocessor|my_alu|R[4]~55_combout\ & 
-- (((!\myprocessor|my_control|ALUop[2]~2_combout\ & \myprocessor|my_alu|R[4]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[4]~55_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LNxxxx|F~5_combout\,
	datac => \myprocessor|my_control|ALUop[2]~2_combout\,
	datad => \myprocessor|my_alu|R[4]~54_combout\,
	combout => \myprocessor|my_alu|R[4]~56_combout\);

-- Location: LCCOMB_X50_Y32_N2
\myprocessor|my_alu|R[4]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[4]~57_combout\ = (\myprocessor|mux_rwd|F[25]~20_combout\ & (((\myprocessor|my_reg|valA[4]~144_combout\) # (\myprocessor|mux_aluinb|F[4]~68_combout\)))) # (!\myprocessor|mux_rwd|F[25]~20_combout\ & 
-- (\myprocessor|my_alu|R[4]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[25]~20_combout\,
	datab => \myprocessor|my_alu|R[4]~56_combout\,
	datac => \myprocessor|my_reg|valA[4]~144_combout\,
	datad => \myprocessor|mux_aluinb|F[4]~68_combout\,
	combout => \myprocessor|my_alu|R[4]~57_combout\);

-- Location: LCCOMB_X65_Y37_N14
\myprocessor|mux_input_out|F[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[3]~22_combout\ = (\myprocessor|mux_input_out|F~0_combout\ & ((\myprocessor|my_control|Equal5~0_combout\ & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(3)))) # (!\myprocessor|my_control|Equal5~0_combout\ & 
-- (\myprocessor|my_alu|R[3]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[3]~52_combout\,
	datab => \myprocessor|my_control|Equal5~0_combout\,
	datac => \myprocessor|mux_input_out|F~0_combout\,
	datad => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(3),
	combout => \myprocessor|mux_input_out|F[3]~22_combout\);

-- Location: LCCOMB_X65_Y37_N0
\myprocessor|mux_input_out|F[3]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[3]~25_combout\ = (\myprocessor|mux_input_out|F[3]~22_combout\) # ((\myprocessor|mux_input_out|F[3]~24_combout\ & !\myprocessor|mux_input_out|F~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_input_out|F[3]~24_combout\,
	datab => \myprocessor|mux_input_out|F~0_combout\,
	datac => \myprocessor|mux_input_out|F[3]~22_combout\,
	combout => \myprocessor|mux_input_out|F[3]~25_combout\);

-- Location: FF_X65_Y36_N9
\myprocessor|my_reg|regs:10:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[3]~25_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:10:reg_array|r|bits:3:r~q\);

-- Location: FF_X65_Y36_N3
\myprocessor|my_reg|regs:11:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[3]~25_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:11:reg_array|r|bits:3:r~q\);

-- Location: FF_X65_Y37_N1
\myprocessor|my_reg|regs:8:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|mux_input_out|F[3]~25_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[8]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:8:reg_array|r|bits:3:r~q\);

-- Location: FF_X66_Y36_N25
\myprocessor|my_reg|regs:9:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[3]~25_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:9:reg_array|r|bits:3:r~q\);

-- Location: LCCOMB_X66_Y36_N24
\myprocessor|my_reg|valA[3]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[3]~145_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|regs:9:reg_array|r|bits:3:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|regs:8:reg_array|r|bits:3:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:8:reg_array|r|bits:3:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:9:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_reg|valA[3]~145_combout\);

-- Location: LCCOMB_X66_Y36_N28
\myprocessor|my_reg|valA[3]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[3]~146_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[3]~145_combout\ & ((\myprocessor|my_reg|regs:11:reg_array|r|bits:3:r~q\))) # 
-- (!\myprocessor|my_reg|valA[3]~145_combout\ & (\myprocessor|my_reg|regs:10:reg_array|r|bits:3:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_reg|valA[3]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:10:reg_array|r|bits:3:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_reg|valA[3]~145_combout\,
	combout => \myprocessor|my_reg|valA[3]~146_combout\);

-- Location: FF_X65_Y37_N31
\myprocessor|my_reg|regs:12:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[3]~25_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:12:reg_array|r|bits:3:r~q\);

-- Location: FF_X66_Y37_N17
\myprocessor|my_reg|regs:14:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[3]~25_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:14:reg_array|r|bits:3:r~q\);

-- Location: LCCOMB_X65_Y37_N30
\myprocessor|my_reg|valA[3]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[3]~162_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_reg|regs:14:reg_array|r|bits:3:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|regs:12:reg_array|r|bits:3:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:12:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_reg|regs:14:reg_array|r|bits:3:r~q\,
	combout => \myprocessor|my_reg|valA[3]~162_combout\);

-- Location: FF_X66_Y37_N23
\myprocessor|my_reg|regs:13:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[3]~25_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:13:reg_array|r|bits:3:r~q\);

-- Location: FF_X67_Y37_N25
\myprocessor|my_reg|regs:15:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[3]~25_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:15:reg_array|r|bits:3:r~q\);

-- Location: LCCOMB_X67_Y37_N24
\myprocessor|my_reg|valA[3]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[3]~163_combout\ = (\myprocessor|my_reg|valA[3]~162_combout\ & (((\myprocessor|my_reg|regs:15:reg_array|r|bits:3:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_reg|valA[3]~162_combout\ & (\myprocessor|my_reg|regs:13:reg_array|r|bits:3:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[3]~162_combout\,
	datab => \myprocessor|my_reg|regs:13:reg_array|r|bits:3:r~q\,
	datac => \myprocessor|my_reg|regs:15:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_reg|valA[3]~163_combout\);

-- Location: FF_X63_Y42_N21
\myprocessor|my_reg|regs:23:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[3]~25_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:23:reg_array|r|bits:3:r~q\);

-- Location: FF_X60_Y42_N21
\myprocessor|my_reg|regs:19:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[3]~25_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:19:reg_array|r|bits:3:r~q\);

-- Location: LCCOMB_X63_Y42_N20
\myprocessor|my_reg|valA[3]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[3]~154_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:23:reg_array|r|bits:3:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:19:reg_array|r|bits:3:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:23:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_reg|regs:19:reg_array|r|bits:3:r~q\,
	combout => \myprocessor|my_reg|valA[3]~154_combout\);

-- Location: FF_X60_Y43_N5
\myprocessor|my_reg|regs:27:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[3]~25_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:27:reg_array|r|bits:3:r~q\);

-- Location: FF_X62_Y41_N9
\myprocessor|my_reg|regs:31:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[3]~25_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:31:reg_array|r|bits:3:r~q\);

-- Location: LCCOMB_X62_Y41_N8
\myprocessor|my_reg|valA[3]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[3]~155_combout\ = (\myprocessor|my_reg|valA[3]~154_combout\ & (((\myprocessor|my_reg|regs:31:reg_array|r|bits:3:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_reg|valA[3]~154_combout\ & (\myprocessor|my_reg|regs:27:reg_array|r|bits:3:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[3]~154_combout\,
	datab => \myprocessor|my_reg|regs:27:reg_array|r|bits:3:r~q\,
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[3]~155_combout\);

-- Location: FF_X61_Y42_N9
\myprocessor|my_reg|regs:17:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[3]~25_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:17:reg_array|r|bits:3:r~q\);

-- Location: LCCOMB_X62_Y41_N10
\myprocessor|my_reg|regs:25:reg_array|r|bits:3:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:25:reg_array|r|bits:3:r~feeder_combout\ = \myprocessor|mux_input_out|F[3]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F[3]~25_combout\,
	combout => \myprocessor|my_reg|regs:25:reg_array|r|bits:3:r~feeder_combout\);

-- Location: FF_X62_Y41_N11
\myprocessor|my_reg|regs:25:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:25:reg_array|r|bits:3:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[25]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:25:reg_array|r|bits:3:r~q\);

-- Location: LCCOMB_X61_Y42_N8
\myprocessor|my_reg|valA[3]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[3]~147_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_reg|regs:25:reg_array|r|bits:3:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:17:reg_array|r|bits:3:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_reg|regs:25:reg_array|r|bits:3:r~q\,
	combout => \myprocessor|my_reg|valA[3]~147_combout\);

-- Location: FF_X59_Y42_N1
\myprocessor|my_reg|regs:21:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[3]~25_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:21:reg_array|r|bits:3:r~q\);

-- Location: FF_X60_Y41_N13
\myprocessor|my_reg|regs:29:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[3]~25_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[29]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:29:reg_array|r|bits:3:r~q\);

-- Location: LCCOMB_X59_Y42_N24
\myprocessor|my_reg|valA[3]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[3]~148_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[3]~147_combout\ & ((\myprocessor|my_reg|regs:29:reg_array|r|bits:3:r~q\))) # 
-- (!\myprocessor|my_reg|valA[3]~147_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:3:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|valA[3]~147_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|valA[3]~147_combout\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_reg|regs:29:reg_array|r|bits:3:r~q\,
	combout => \myprocessor|my_reg|valA[3]~148_combout\);

-- Location: FF_X59_Y39_N3
\myprocessor|my_reg|regs:16:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[3]~25_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:16:reg_array|r|bits:3:r~q\);

-- Location: FF_X57_Y36_N17
\myprocessor|my_reg|regs:24:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[3]~25_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:24:reg_array|r|bits:3:r~q\);

-- Location: LCCOMB_X59_Y39_N2
\myprocessor|my_reg|valA[3]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[3]~151_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:24:reg_array|r|bits:3:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:16:reg_array|r|bits:3:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_reg|regs:24:reg_array|r|bits:3:r~q\,
	combout => \myprocessor|my_reg|valA[3]~151_combout\);

-- Location: FF_X60_Y40_N3
\myprocessor|my_reg|regs:28:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[3]~25_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:28:reg_array|r|bits:3:r~q\);

-- Location: LCCOMB_X60_Y40_N24
\myprocessor|my_reg|regs:20:reg_array|r|bits:3:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:20:reg_array|r|bits:3:r~feeder_combout\ = \myprocessor|mux_input_out|F[3]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F[3]~25_combout\,
	combout => \myprocessor|my_reg|regs:20:reg_array|r|bits:3:r~feeder_combout\);

-- Location: FF_X60_Y40_N25
\myprocessor|my_reg|regs:20:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:20:reg_array|r|bits:3:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:20:reg_array|r|bits:3:r~q\);

-- Location: LCCOMB_X60_Y40_N2
\myprocessor|my_reg|valA[3]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[3]~152_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[3]~151_combout\ & (\myprocessor|my_reg|regs:28:reg_array|r|bits:3:r~q\)) # 
-- (!\myprocessor|my_reg|valA[3]~151_combout\ & ((\myprocessor|my_reg|regs:20:reg_array|r|bits:3:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|valA[3]~151_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|valA[3]~151_combout\,
	datac => \myprocessor|my_reg|regs:28:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_reg|regs:20:reg_array|r|bits:3:r~q\,
	combout => \myprocessor|my_reg|valA[3]~152_combout\);

-- Location: FF_X59_Y42_N19
\myprocessor|my_reg|regs:22:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[3]~25_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[22]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:22:reg_array|r|bits:3:r~q\);

-- Location: FF_X60_Y42_N19
\myprocessor|my_reg|regs:18:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[3]~25_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:18:reg_array|r|bits:3:r~q\);

-- Location: LCCOMB_X59_Y42_N26
\myprocessor|my_reg|valA[3]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[3]~149_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:3:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|regs:18:reg_array|r|bits:3:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:22:reg_array|r|bits:3:r~q\,
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[3]~149_combout\);

-- Location: FF_X60_Y41_N31
\myprocessor|my_reg|regs:30:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[3]~25_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:30:reg_array|r|bits:3:r~q\);

-- Location: FF_X60_Y43_N11
\myprocessor|my_reg|regs:26:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[3]~25_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[26]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:26:reg_array|r|bits:3:r~q\);

-- Location: LCCOMB_X60_Y42_N24
\myprocessor|my_reg|valA[3]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[3]~150_combout\ = (\myprocessor|my_reg|valA[3]~149_combout\ & ((\myprocessor|my_reg|regs:30:reg_array|r|bits:3:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_reg|valA[3]~149_combout\ & (((\myprocessor|my_reg|regs:26:reg_array|r|bits:3:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[3]~149_combout\,
	datab => \myprocessor|my_reg|regs:30:reg_array|r|bits:3:r~q\,
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[3]~150_combout\);

-- Location: LCCOMB_X59_Y42_N20
\myprocessor|my_reg|valA[3]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[3]~153_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_reg|valA[3]~150_combout\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|valA[3]~152_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|valA[3]~152_combout\,
	datad => \myprocessor|my_reg|valA[3]~150_combout\,
	combout => \myprocessor|my_reg|valA[3]~153_combout\);

-- Location: LCCOMB_X59_Y42_N30
\myprocessor|my_reg|valA[3]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[3]~156_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[3]~153_combout\ & (\myprocessor|my_reg|valA[3]~155_combout\)) # (!\myprocessor|my_reg|valA[3]~153_combout\ & 
-- ((\myprocessor|my_reg|valA[3]~148_combout\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|valA[3]~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[3]~155_combout\,
	datab => \myprocessor|my_reg|valA[3]~148_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_reg|valA[3]~153_combout\,
	combout => \myprocessor|my_reg|valA[3]~156_combout\);

-- Location: FF_X61_Y33_N31
\myprocessor|my_reg|regs:3:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[3]~25_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:3:reg_array|r|bits:3:r~q\);

-- Location: FF_X61_Y33_N1
\myprocessor|my_reg|regs:2:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[3]~25_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:2:reg_array|r|bits:3:r~q\);

-- Location: FF_X61_Y30_N13
\myprocessor|my_reg|regs:5:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[3]~25_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:5:reg_array|r|bits:3:r~q\);

-- Location: FF_X62_Y30_N23
\myprocessor|my_reg|regs:7:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[3]~25_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:7:reg_array|r|bits:3:r~q\);

-- Location: FF_X61_Y30_N15
\myprocessor|my_reg|regs:4:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[3]~25_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:4:reg_array|r|bits:3:r~q\);

-- Location: LCCOMB_X60_Y30_N14
\myprocessor|my_reg|regs:6:reg_array|r|bits:3:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:6:reg_array|r|bits:3:r~feeder_combout\ = \myprocessor|mux_input_out|F[3]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F[3]~25_combout\,
	combout => \myprocessor|my_reg|regs:6:reg_array|r|bits:3:r~feeder_combout\);

-- Location: FF_X60_Y30_N15
\myprocessor|my_reg|regs:6:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:6:reg_array|r|bits:3:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:6:reg_array|r|bits:3:r~q\);

-- Location: LCCOMB_X61_Y30_N14
\myprocessor|my_reg|valA[3]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[3]~157_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_reg|regs:6:reg_array|r|bits:3:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|regs:4:reg_array|r|bits:3:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:4:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_reg|regs:6:reg_array|r|bits:3:r~q\,
	combout => \myprocessor|my_reg|valA[3]~157_combout\);

-- Location: LCCOMB_X62_Y32_N0
\myprocessor|my_reg|valA[3]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[3]~158_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[3]~157_combout\ & ((\myprocessor|my_reg|regs:7:reg_array|r|bits:3:r~q\))) # 
-- (!\myprocessor|my_reg|valA[3]~157_combout\ & (\myprocessor|my_reg|regs:5:reg_array|r|bits:3:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|valA[3]~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:5:reg_array|r|bits:3:r~q\,
	datab => \myprocessor|my_reg|regs:7:reg_array|r|bits:3:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_reg|valA[3]~157_combout\,
	combout => \myprocessor|my_reg|valA[3]~158_combout\);

-- Location: FF_X60_Y33_N3
\myprocessor|my_reg|regs:1:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[3]~25_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:1:reg_array|r|bits:3:r~q\);

-- Location: LCCOMB_X60_Y33_N2
\myprocessor|my_reg|valA[3]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[3]~159_combout\ = (\myprocessor|my_reg|valA[16]~17_combout\ & ((\myprocessor|my_reg|valA[16]~18_combout\ & (\myprocessor|my_reg|valA[3]~158_combout\)) # (!\myprocessor|my_reg|valA[16]~18_combout\ & 
-- ((\myprocessor|my_reg|regs:1:reg_array|r|bits:3:r~q\))))) # (!\myprocessor|my_reg|valA[16]~17_combout\ & (((\myprocessor|my_reg|valA[16]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~17_combout\,
	datab => \myprocessor|my_reg|valA[3]~158_combout\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_reg|valA[16]~18_combout\,
	combout => \myprocessor|my_reg|valA[3]~159_combout\);

-- Location: LCCOMB_X61_Y33_N28
\myprocessor|my_reg|valA[3]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[3]~160_combout\ = (\myprocessor|my_reg|valA[16]~14_combout\ & ((\myprocessor|my_reg|valA[3]~159_combout\ & (\myprocessor|my_reg|regs:3:reg_array|r|bits:3:r~q\)) # (!\myprocessor|my_reg|valA[3]~159_combout\ & 
-- ((\myprocessor|my_reg|regs:2:reg_array|r|bits:3:r~q\))))) # (!\myprocessor|my_reg|valA[16]~14_combout\ & (((\myprocessor|my_reg|valA[3]~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:3:reg_array|r|bits:3:r~q\,
	datab => \myprocessor|my_reg|regs:2:reg_array|r|bits:3:r~q\,
	datac => \myprocessor|my_reg|valA[16]~14_combout\,
	datad => \myprocessor|my_reg|valA[3]~159_combout\,
	combout => \myprocessor|my_reg|valA[3]~160_combout\);

-- Location: LCCOMB_X67_Y37_N12
\myprocessor|my_reg|valA[3]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[3]~161_combout\ = (\myprocessor|my_reg|valA[16]~13_combout\ & (((\myprocessor|my_reg|valA[16]~10_combout\)))) # (!\myprocessor|my_reg|valA[16]~13_combout\ & ((\myprocessor|my_reg|valA[16]~10_combout\ & 
-- (\myprocessor|my_reg|valA[3]~156_combout\)) # (!\myprocessor|my_reg|valA[16]~10_combout\ & ((\myprocessor|my_reg|valA[3]~160_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~13_combout\,
	datab => \myprocessor|my_reg|valA[3]~156_combout\,
	datac => \myprocessor|my_reg|valA[3]~160_combout\,
	datad => \myprocessor|my_reg|valA[16]~10_combout\,
	combout => \myprocessor|my_reg|valA[3]~161_combout\);

-- Location: LCCOMB_X67_Y37_N30
\myprocessor|my_reg|valA[3]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[3]~164_combout\ = (\myprocessor|my_reg|valA[16]~13_combout\ & ((\myprocessor|my_reg|valA[3]~161_combout\ & ((\myprocessor|my_reg|valA[3]~163_combout\))) # (!\myprocessor|my_reg|valA[3]~161_combout\ & 
-- (\myprocessor|my_reg|valA[3]~146_combout\)))) # (!\myprocessor|my_reg|valA[16]~13_combout\ & (((\myprocessor|my_reg|valA[3]~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[3]~146_combout\,
	datab => \myprocessor|my_reg|valA[3]~163_combout\,
	datac => \myprocessor|my_reg|valA[16]~13_combout\,
	datad => \myprocessor|my_reg|valA[3]~161_combout\,
	combout => \myprocessor|my_reg|valA[3]~164_combout\);

-- Location: LCCOMB_X50_Y34_N12
\myprocessor|my_alu|R[3]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[3]~47_combout\ = (\myprocessor|my_control|ALUop[1]~3_combout\ & ((\myprocessor|my_reg|valA[3]~164_combout\ & ((\myprocessor|mux_aluinb|F[3]~67_combout\) # (!\myprocessor|my_control|ALUop[0]~1_combout\))) # 
-- (!\myprocessor|my_reg|valA[3]~164_combout\ & (!\myprocessor|my_control|ALUop[0]~1_combout\ & \myprocessor|mux_aluinb|F[3]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[1]~3_combout\,
	datab => \myprocessor|my_reg|valA[3]~164_combout\,
	datac => \myprocessor|my_control|ALUop[0]~1_combout\,
	datad => \myprocessor|mux_aluinb|F[3]~67_combout\,
	combout => \myprocessor|my_alu|R[3]~47_combout\);

-- Location: LCCOMB_X53_Y34_N28
\myprocessor|my_alu|R[2]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[2]~120_combout\ = (!\myprocessor|my_control|ALUop[2]~2_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31)) # ((\myprocessor|mux_aluinb|F[4]~68_combout\) # (!\myprocessor|my_control|ALUop[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datab => \myprocessor|my_control|ALUop[0]~0_combout\,
	datac => \myprocessor|my_control|ALUop[2]~2_combout\,
	datad => \myprocessor|mux_aluinb|F[4]~68_combout\,
	combout => \myprocessor|my_alu|R[2]~120_combout\);

-- Location: LCCOMB_X53_Y34_N16
\myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~8_combout\ = (\myprocessor|mux_aluinb|F[3]~67_combout\ & (\myprocessor|my_alu|shifter_inst|RxNxxx|F~7_combout\)) # (!\myprocessor|mux_aluinb|F[3]~67_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[19]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[3]~67_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxNxxx|F~7_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxNxx|F[19]~8_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~8_combout\);

-- Location: LCCOMB_X54_Y31_N16
\myprocessor|my_alu|shifter_inst|RxxxxN|F[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxxN|F[3]~3_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[4]~144_combout\)) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[3]~164_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_reg|valA[4]~144_combout\,
	datac => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datad => \myprocessor|my_reg|valA[3]~164_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxxN|F[3]~3_combout\);

-- Location: LCCOMB_X54_Y31_N2
\myprocessor|my_alu|R[3]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[3]~48_combout\ = (\myprocessor|my_alu|R[2]~41_combout\ & (((!\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\)))) # (!\myprocessor|my_alu|R[2]~41_combout\ & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxxN|F[3]~3_combout\))) # (!\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~50_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxxxN|F[3]~3_combout\,
	datac => \myprocessor|my_alu|R[2]~41_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	combout => \myprocessor|my_alu|R[3]~48_combout\);

-- Location: LCCOMB_X53_Y34_N26
\myprocessor|my_alu|R[3]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[3]~49_combout\ = (\myprocessor|my_alu|R[2]~41_combout\ & ((\myprocessor|my_alu|R[3]~48_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[11]~9_combout\))) # (!\myprocessor|my_alu|R[3]~48_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxxN|F[5]~0_combout\)))) # (!\myprocessor|my_alu|R[2]~41_combout\ & (((\myprocessor|my_alu|R[3]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxxN|F[5]~0_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxNxx|F[11]~9_combout\,
	datac => \myprocessor|my_alu|R[2]~41_combout\,
	datad => \myprocessor|my_alu|R[3]~48_combout\,
	combout => \myprocessor|my_alu|R[3]~49_combout\);

-- Location: LCCOMB_X53_Y34_N0
\myprocessor|my_alu|R[2]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[2]~40_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31)) # ((\myprocessor|my_control|ALUop[2]~2_combout\) # (!\myprocessor|my_control|ALUop[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datab => \myprocessor|my_control|ALUop[0]~0_combout\,
	datac => \myprocessor|my_control|ALUop[2]~2_combout\,
	combout => \myprocessor|my_alu|R[2]~40_combout\);

-- Location: LCCOMB_X53_Y34_N12
\myprocessor|my_alu|R[3]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[3]~50_combout\ = (\myprocessor|my_alu|R[2]~120_combout\ & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~8_combout\) # ((\myprocessor|my_alu|R[2]~40_combout\)))) # (!\myprocessor|my_alu|R[2]~120_combout\ & 
-- (((\myprocessor|my_alu|R[3]~49_combout\ & !\myprocessor|my_alu|R[2]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[2]~120_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~8_combout\,
	datac => \myprocessor|my_alu|R[3]~49_combout\,
	datad => \myprocessor|my_alu|R[2]~40_combout\,
	combout => \myprocessor|my_alu|R[3]~50_combout\);

-- Location: LCCOMB_X53_Y34_N22
\myprocessor|my_alu|shifter_inst|LNxxxx|F~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LNxxxx|F~4_combout\ = (\myprocessor|my_alu|shifter_inst|LxNxxx|F~3_combout\ & !\myprocessor|mux_aluinb|F[4]~68_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|LxNxxx|F~3_combout\,
	datad => \myprocessor|mux_aluinb|F[4]~68_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LNxxxx|F~4_combout\);

-- Location: LCCOMB_X52_Y34_N12
\myprocessor|my_alu|adder_inst|lower|sum[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|sum\(3) = \myprocessor|my_alu|adder_inst|lower|carry[3]~4_combout\ $ (\myprocessor|my_control|ALUop[0]~1_combout\ $ (\myprocessor|mux_aluinb|F[3]~67_combout\ $ (\myprocessor|my_reg|valA[3]~164_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|lower|carry[3]~4_combout\,
	datab => \myprocessor|my_control|ALUop[0]~1_combout\,
	datac => \myprocessor|mux_aluinb|F[3]~67_combout\,
	datad => \myprocessor|my_reg|valA[3]~164_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|sum\(3));

-- Location: LCCOMB_X53_Y34_N24
\myprocessor|my_alu|R[3]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[3]~51_combout\ = (\myprocessor|my_alu|R[3]~50_combout\ & (((\myprocessor|my_alu|shifter_inst|LNxxxx|F~4_combout\)) # (!\myprocessor|my_alu|R[2]~40_combout\))) # (!\myprocessor|my_alu|R[3]~50_combout\ & 
-- (\myprocessor|my_alu|R[2]~40_combout\ & ((!\myprocessor|my_alu|adder_inst|lower|sum\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[3]~50_combout\,
	datab => \myprocessor|my_alu|R[2]~40_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LNxxxx|F~4_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|sum\(3),
	combout => \myprocessor|my_alu|R[3]~51_combout\);

-- Location: LCCOMB_X50_Y34_N14
\myprocessor|my_alu|R[3]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[3]~52_combout\ = (\myprocessor|my_alu|R[3]~47_combout\) # ((!\myprocessor|my_control|ALUop[1]~3_combout\ & \myprocessor|my_alu|R[3]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[3]~47_combout\,
	datac => \myprocessor|my_control|ALUop[1]~3_combout\,
	datad => \myprocessor|my_alu|R[3]~51_combout\,
	combout => \myprocessor|my_alu|R[3]~52_combout\);

-- Location: M9K_X64_Y38_N0
\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003101823CE7",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-fibonacci-dmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myprocessor|my_control|Equal6~0_combout\,
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X66_Y36_N6
\myprocessor|mux_input_out|F[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[2]~18_combout\ = (\myprocessor|mux_input_out|F~0_combout\ & ((\myprocessor|my_control|Equal5~0_combout\ & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(2)))) # (!\myprocessor|my_control|Equal5~0_combout\ & 
-- (\myprocessor|my_alu|R[2]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[2]~46_combout\,
	datab => \myprocessor|my_control|Equal5~0_combout\,
	datac => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(2),
	datad => \myprocessor|mux_input_out|F~0_combout\,
	combout => \myprocessor|mux_input_out|F[2]~18_combout\);

-- Location: FF_X52_Y43_N27
\myps2|fifo_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Mux4~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(13));

-- Location: FF_X52_Y43_N13
\myps2|fifo~16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Mux4~8_combout\,
	sload => VCC,
	ena => \myps2|fifo~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo~16_q\);

-- Location: LCCOMB_X50_Y39_N12
\myprocessor|adder_pc|lower|sum[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_pc|lower|sum\(2) = \myprocessor|PC|bits:2:r~q\ $ (((\myprocessor|PC|bits:0:r~q\ & \myprocessor|PC|bits:1:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|PC|bits:2:r~q\,
	datab => \myprocessor|PC|bits:0:r~q\,
	datad => \myprocessor|PC|bits:1:r~q\,
	combout => \myprocessor|adder_pc|lower|sum\(2));

-- Location: LCCOMB_X52_Y43_N20
\myprocessor|mux_input_out|F[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[2]~19_combout\ = (\myprocessor|mux_input_out|F[2]~6_combout\ & (((\myprocessor|mux_input_out|F[2]~5_combout\)))) # (!\myprocessor|mux_input_out|F[2]~6_combout\ & ((\myprocessor|mux_input_out|F[2]~5_combout\ & 
-- (\myps2|fifo~16_q\)) # (!\myprocessor|mux_input_out|F[2]~5_combout\ & ((\myprocessor|adder_pc|lower|sum\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|fifo~16_q\,
	datab => \myprocessor|adder_pc|lower|sum\(2),
	datac => \myprocessor|mux_input_out|F[2]~6_combout\,
	datad => \myprocessor|mux_input_out|F[2]~5_combout\,
	combout => \myprocessor|mux_input_out|F[2]~19_combout\);

-- Location: LCCOMB_X52_Y43_N26
\myprocessor|mux_input_out|F[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[2]~20_combout\ = (\myprocessor|mux_input_out|F[2]~6_combout\ & ((\myprocessor|mux_input_out|F[2]~19_combout\ & (\myps2|fifo_rtl_0|auto_generated|ram_block1a2\)) # (!\myprocessor|mux_input_out|F[2]~19_combout\ & 
-- ((\myps2|fifo_rtl_0_bypass\(13)))))) # (!\myprocessor|mux_input_out|F[2]~6_combout\ & (((\myprocessor|mux_input_out|F[2]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|fifo_rtl_0|auto_generated|ram_block1a2\,
	datab => \myprocessor|mux_input_out|F[2]~6_combout\,
	datac => \myps2|fifo_rtl_0_bypass\(13),
	datad => \myprocessor|mux_input_out|F[2]~19_combout\,
	combout => \myprocessor|mux_input_out|F[2]~20_combout\);

-- Location: LCCOMB_X65_Y37_N4
\myprocessor|mux_input_out|F[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[2]~21_combout\ = (\myprocessor|mux_input_out|F[2]~18_combout\) # ((!\myprocessor|mux_input_out|F~0_combout\ & \myprocessor|mux_input_out|F[2]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_input_out|F~0_combout\,
	datac => \myprocessor|mux_input_out|F[2]~18_combout\,
	datad => \myprocessor|mux_input_out|F[2]~20_combout\,
	combout => \myprocessor|mux_input_out|F[2]~21_combout\);

-- Location: FF_X65_Y37_N3
\myprocessor|my_reg|regs:12:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[2]~21_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:12:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X65_Y37_N2
\myprocessor|my_reg|valA[2]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[2]~122_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|regs:13:reg_array|r|bits:2:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|regs:12:reg_array|r|bits:2:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:12:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_reg|regs:13:reg_array|r|bits:2:r~q\,
	combout => \myprocessor|my_reg|valA[2]~122_combout\);

-- Location: LCCOMB_X69_Y37_N16
\myprocessor|my_reg|valA[2]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[2]~123_combout\ = (\myprocessor|my_reg|valA[2]~122_combout\ & (((\myprocessor|my_reg|regs:15:reg_array|r|bits:2:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\myprocessor|my_reg|valA[2]~122_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:14:reg_array|r|bits:2:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[2]~122_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:15:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_reg|regs:14:reg_array|r|bits:2:r~q\,
	combout => \myprocessor|my_reg|valA[2]~123_combout\);

-- Location: LCCOMB_X62_Y40_N2
\myprocessor|my_reg|valA[2]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[2]~105_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:2:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_reg|regs:18:reg_array|r|bits:2:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:18:reg_array|r|bits:2:r~q\,
	datac => \myprocessor|my_reg|regs:22:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[2]~105_combout\);

-- Location: LCCOMB_X61_Y43_N18
\myprocessor|my_reg|valA[2]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[2]~106_combout\ = (\myprocessor|my_reg|valA[2]~105_combout\ & (((\myprocessor|my_reg|regs:30:reg_array|r|bits:2:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_reg|valA[2]~105_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:2:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:26:reg_array|r|bits:2:r~q\,
	datab => \myprocessor|my_reg|valA[2]~105_combout\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[2]~106_combout\);

-- Location: LCCOMB_X61_Y42_N14
\myprocessor|my_reg|valA[2]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[2]~107_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_reg|regs:25:reg_array|r|bits:2:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:17:reg_array|r|bits:2:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_reg|regs:25:reg_array|r|bits:2:r~q\,
	combout => \myprocessor|my_reg|valA[2]~107_combout\);

-- Location: LCCOMB_X62_Y40_N28
\myprocessor|my_reg|valA[2]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[2]~108_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[2]~107_combout\ & (\myprocessor|my_reg|regs:29:reg_array|r|bits:2:r~q\)) # 
-- (!\myprocessor|my_reg|valA[2]~107_combout\ & ((\myprocessor|my_reg|regs:21:reg_array|r|bits:2:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|valA[2]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:29:reg_array|r|bits:2:r~q\,
	datac => \myprocessor|my_reg|valA[2]~107_combout\,
	datad => \myprocessor|my_reg|regs:21:reg_array|r|bits:2:r~q\,
	combout => \myprocessor|my_reg|valA[2]~108_combout\);

-- Location: LCCOMB_X61_Y40_N2
\myprocessor|my_reg|valA[2]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[2]~109_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_reg|regs:24:reg_array|r|bits:2:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:16:reg_array|r|bits:2:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_reg|regs:24:reg_array|r|bits:2:r~q\,
	combout => \myprocessor|my_reg|valA[2]~109_combout\);

-- Location: LCCOMB_X62_Y43_N26
\myprocessor|my_reg|valA[2]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[2]~110_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[2]~109_combout\ & ((\myprocessor|my_reg|regs:28:reg_array|r|bits:2:r~q\))) # 
-- (!\myprocessor|my_reg|valA[2]~109_combout\ & (\myprocessor|my_reg|regs:20:reg_array|r|bits:2:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|valA[2]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:20:reg_array|r|bits:2:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:28:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_reg|valA[2]~109_combout\,
	combout => \myprocessor|my_reg|valA[2]~110_combout\);

-- Location: LCCOMB_X62_Y40_N22
\myprocessor|my_reg|valA[2]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[2]~111_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|valA[2]~108_combout\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[2]~110_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|valA[2]~108_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_reg|valA[2]~110_combout\,
	combout => \myprocessor|my_reg|valA[2]~111_combout\);

-- Location: LCCOMB_X60_Y42_N10
\myprocessor|my_reg|valA[2]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[2]~112_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:23:reg_array|r|bits:2:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:19:reg_array|r|bits:2:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_reg|regs:23:reg_array|r|bits:2:r~q\,
	combout => \myprocessor|my_reg|valA[2]~112_combout\);

-- Location: LCCOMB_X59_Y41_N8
\myprocessor|my_reg|valA[2]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[2]~113_combout\ = (\myprocessor|my_reg|valA[2]~112_combout\ & (((\myprocessor|my_reg|regs:31:reg_array|r|bits:2:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))) # 
-- (!\myprocessor|my_reg|valA[2]~112_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:27:reg_array|r|bits:2:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[2]~112_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_reg|regs:27:reg_array|r|bits:2:r~q\,
	combout => \myprocessor|my_reg|valA[2]~113_combout\);

-- Location: LCCOMB_X62_Y40_N16
\myprocessor|my_reg|valA[2]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[2]~114_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[2]~111_combout\ & ((\myprocessor|my_reg|valA[2]~113_combout\))) # (!\myprocessor|my_reg|valA[2]~111_combout\ & 
-- (\myprocessor|my_reg|valA[2]~106_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_reg|valA[2]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|valA[2]~106_combout\,
	datac => \myprocessor|my_reg|valA[2]~111_combout\,
	datad => \myprocessor|my_reg|valA[2]~113_combout\,
	combout => \myprocessor|my_reg|valA[2]~114_combout\);

-- Location: LCCOMB_X72_Y35_N16
\myprocessor|my_reg|valA[2]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[2]~115_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:10:reg_array|r|bits:2:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\myprocessor|my_reg|regs:8:reg_array|r|bits:2:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:8:reg_array|r|bits:2:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datad => \myprocessor|my_reg|regs:10:reg_array|r|bits:2:r~q\,
	combout => \myprocessor|my_reg|valA[2]~115_combout\);

-- Location: LCCOMB_X72_Y35_N12
\myprocessor|my_reg|valA[2]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[2]~116_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[2]~115_combout\ & (\myprocessor|my_reg|regs:11:reg_array|r|bits:2:r~q\)) # 
-- (!\myprocessor|my_reg|valA[2]~115_combout\ & ((\myprocessor|my_reg|regs:9:reg_array|r|bits:2:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|valA[2]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:11:reg_array|r|bits:2:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:9:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_reg|valA[2]~115_combout\,
	combout => \myprocessor|my_reg|valA[2]~116_combout\);

-- Location: LCCOMB_X61_Y30_N18
\myprocessor|my_reg|valA[2]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[2]~117_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|regs:5:reg_array|r|bits:2:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|regs:4:reg_array|r|bits:2:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:4:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_reg|regs:5:reg_array|r|bits:2:r~q\,
	combout => \myprocessor|my_reg|valA[2]~117_combout\);

-- Location: LCCOMB_X60_Y30_N20
\myprocessor|my_reg|valA[2]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[2]~118_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[2]~117_combout\ & ((\myprocessor|my_reg|regs:7:reg_array|r|bits:2:r~q\))) # 
-- (!\myprocessor|my_reg|valA[2]~117_combout\ & (\myprocessor|my_reg|regs:6:reg_array|r|bits:2:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|valA[2]~117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|valA[2]~117_combout\,
	datac => \myprocessor|my_reg|regs:6:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_reg|regs:7:reg_array|r|bits:2:r~q\,
	combout => \myprocessor|my_reg|valA[2]~118_combout\);

-- Location: LCCOMB_X62_Y34_N26
\myprocessor|my_reg|valA[2]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[2]~119_combout\ = (\myprocessor|my_reg|valA[16]~18_combout\ & (((\myprocessor|my_reg|valA[2]~118_combout\)) # (!\myprocessor|my_reg|valA[16]~17_combout\))) # (!\myprocessor|my_reg|valA[16]~18_combout\ & 
-- (\myprocessor|my_reg|valA[16]~17_combout\ & (\myprocessor|my_reg|regs:1:reg_array|r|bits:2:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~18_combout\,
	datab => \myprocessor|my_reg|valA[16]~17_combout\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_reg|valA[2]~118_combout\,
	combout => \myprocessor|my_reg|valA[2]~119_combout\);

-- Location: LCCOMB_X62_Y34_N10
\myprocessor|my_reg|valA[2]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[2]~120_combout\ = (\myprocessor|my_reg|valA[16]~14_combout\ & ((\myprocessor|my_reg|valA[2]~119_combout\ & ((\myprocessor|my_reg|regs:3:reg_array|r|bits:2:r~q\))) # (!\myprocessor|my_reg|valA[2]~119_combout\ & 
-- (\myprocessor|my_reg|regs:2:reg_array|r|bits:2:r~q\)))) # (!\myprocessor|my_reg|valA[16]~14_combout\ & (((\myprocessor|my_reg|valA[2]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~14_combout\,
	datab => \myprocessor|my_reg|regs:2:reg_array|r|bits:2:r~q\,
	datac => \myprocessor|my_reg|valA[2]~119_combout\,
	datad => \myprocessor|my_reg|regs:3:reg_array|r|bits:2:r~q\,
	combout => \myprocessor|my_reg|valA[2]~120_combout\);

-- Location: LCCOMB_X62_Y34_N20
\myprocessor|my_reg|valA[2]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[2]~121_combout\ = (\myprocessor|my_reg|valA[16]~13_combout\ & ((\myprocessor|my_reg|valA[2]~116_combout\) # ((\myprocessor|my_reg|valA[16]~10_combout\)))) # (!\myprocessor|my_reg|valA[16]~13_combout\ & 
-- (((!\myprocessor|my_reg|valA[16]~10_combout\ & \myprocessor|my_reg|valA[2]~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[2]~116_combout\,
	datab => \myprocessor|my_reg|valA[16]~13_combout\,
	datac => \myprocessor|my_reg|valA[16]~10_combout\,
	datad => \myprocessor|my_reg|valA[2]~120_combout\,
	combout => \myprocessor|my_reg|valA[2]~121_combout\);

-- Location: LCCOMB_X62_Y34_N22
\myprocessor|my_reg|valA[2]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[2]~124_combout\ = (\myprocessor|my_reg|valA[16]~10_combout\ & ((\myprocessor|my_reg|valA[2]~121_combout\ & (\myprocessor|my_reg|valA[2]~123_combout\)) # (!\myprocessor|my_reg|valA[2]~121_combout\ & 
-- ((\myprocessor|my_reg|valA[2]~114_combout\))))) # (!\myprocessor|my_reg|valA[16]~10_combout\ & (((\myprocessor|my_reg|valA[2]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[2]~123_combout\,
	datab => \myprocessor|my_reg|valA[16]~10_combout\,
	datac => \myprocessor|my_reg|valA[2]~114_combout\,
	datad => \myprocessor|my_reg|valA[2]~121_combout\,
	combout => \myprocessor|my_reg|valA[2]~124_combout\);

-- Location: LCCOMB_X52_Y34_N2
\myprocessor|my_alu|adder_inst|lower|sum[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|sum\(2) = \myprocessor|my_reg|valA[2]~124_combout\ $ (\myprocessor|mux_aluinb|F[2]~65_combout\ $ (\myprocessor|my_alu|adder_inst|lower|carry[2]~3_combout\ $ (\myprocessor|my_control|ALUop[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[2]~124_combout\,
	datab => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datac => \myprocessor|my_alu|adder_inst|lower|carry[2]~3_combout\,
	datad => \myprocessor|my_control|ALUop[0]~1_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|sum\(2));

-- Location: LCCOMB_X54_Y31_N20
\myprocessor|my_alu|shifter_inst|RxxxxN|F[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxxN|F[2]~1_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[3]~164_combout\))) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[2]~124_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_reg|valA[2]~124_combout\,
	datac => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datad => \myprocessor|my_reg|valA[3]~164_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxxN|F[2]~1_combout\);

-- Location: LCCOMB_X54_Y31_N12
\myprocessor|my_alu|R[2]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[2]~42_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & ((\myprocessor|my_alu|R[2]~41_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxxN|F[4]~2_combout\))) # (!\myprocessor|my_alu|R[2]~41_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxxN|F[2]~1_combout\)))) # (!\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & (((\myprocessor|my_alu|R[2]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxxxN|F[2]~1_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxxN|F[4]~2_combout\,
	datad => \myprocessor|my_alu|R[2]~41_combout\,
	combout => \myprocessor|my_alu|R[2]~42_combout\);

-- Location: LCCOMB_X50_Y31_N16
\myprocessor|my_alu|R[2]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[2]~43_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & (((\myprocessor|my_alu|R[2]~42_combout\)))) # (!\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & ((\myprocessor|my_alu|R[2]~42_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxNxx|F[10]~7_combout\)) # (!\myprocessor|my_alu|R[2]~42_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxNxx|F[10]~7_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~30_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	datad => \myprocessor|my_alu|R[2]~42_combout\,
	combout => \myprocessor|my_alu|R[2]~43_combout\);

-- Location: LCCOMB_X53_Y34_N10
\myprocessor|my_alu|R[2]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[2]~44_combout\ = (\myprocessor|my_alu|R[2]~120_combout\ & (((\myprocessor|my_alu|R[2]~40_combout\)))) # (!\myprocessor|my_alu|R[2]~120_combout\ & ((\myprocessor|my_alu|R[2]~40_combout\ & 
-- (!\myprocessor|my_alu|adder_inst|lower|sum\(2))) # (!\myprocessor|my_alu|R[2]~40_combout\ & ((\myprocessor|my_alu|R[2]~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|lower|sum\(2),
	datab => \myprocessor|my_alu|R[2]~120_combout\,
	datac => \myprocessor|my_alu|R[2]~43_combout\,
	datad => \myprocessor|my_alu|R[2]~40_combout\,
	combout => \myprocessor|my_alu|R[2]~44_combout\);

-- Location: LCCOMB_X53_Y32_N24
\myprocessor|my_alu|shifter_inst|RxNxxx|F[18]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F[18]~6_combout\ = (\myprocessor|mux_aluinb|F[3]~67_combout\ & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F~5_combout\))) # (!\myprocessor|mux_aluinb|F[3]~67_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxNxx|F[18]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxNxx|F[18]~6_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxNxxx|F~5_combout\,
	datad => \myprocessor|mux_aluinb|F[3]~67_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F[18]~6_combout\);

-- Location: LCCOMB_X53_Y34_N4
\myprocessor|my_alu|shifter_inst|LNxxxx|F~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LNxxxx|F~3_combout\ = (!\myprocessor|mux_aluinb|F[4]~68_combout\ & \myprocessor|my_alu|shifter_inst|LxNxxx|F~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[4]~68_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxNxxx|F~2_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LNxxxx|F~3_combout\);

-- Location: LCCOMB_X53_Y34_N6
\myprocessor|my_alu|R[2]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[2]~45_combout\ = (\myprocessor|my_alu|R[2]~44_combout\ & (((\myprocessor|my_alu|shifter_inst|LNxxxx|F~3_combout\) # (!\myprocessor|my_alu|R[2]~120_combout\)))) # (!\myprocessor|my_alu|R[2]~44_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxNxxx|F[18]~6_combout\ & ((\myprocessor|my_alu|R[2]~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[2]~44_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxNxxx|F[18]~6_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LNxxxx|F~3_combout\,
	datad => \myprocessor|my_alu|R[2]~120_combout\,
	combout => \myprocessor|my_alu|R[2]~45_combout\);

-- Location: LCCOMB_X52_Y35_N24
\myprocessor|my_alu|R[2]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[2]~39_combout\ = (\myprocessor|my_control|ALUop[1]~3_combout\ & ((\myprocessor|my_reg|valA[2]~124_combout\ & ((\myprocessor|mux_aluinb|F[2]~65_combout\) # (!\myprocessor|my_control|ALUop[0]~1_combout\))) # 
-- (!\myprocessor|my_reg|valA[2]~124_combout\ & (!\myprocessor|my_control|ALUop[0]~1_combout\ & \myprocessor|mux_aluinb|F[2]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[2]~124_combout\,
	datab => \myprocessor|my_control|ALUop[0]~1_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|my_control|ALUop[1]~3_combout\,
	combout => \myprocessor|my_alu|R[2]~39_combout\);

-- Location: LCCOMB_X52_Y35_N2
\myprocessor|my_alu|R[2]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[2]~46_combout\ = (\myprocessor|my_alu|R[2]~39_combout\) # ((!\myprocessor|my_control|ALUop[1]~3_combout\ & \myprocessor|my_alu|R[2]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_control|ALUop[1]~3_combout\,
	datac => \myprocessor|my_alu|R[2]~45_combout\,
	datad => \myprocessor|my_alu|R[2]~39_combout\,
	combout => \myprocessor|my_alu|R[2]~46_combout\);

-- Location: LCCOMB_X58_Y37_N14
\myprocessor|mux_input_out|F[1]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[1]~32_combout\ = (\myprocessor|mux_input_out|F~0_combout\ & ((\myprocessor|my_control|Equal5~0_combout\ & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(1)))) # (!\myprocessor|my_control|Equal5~0_combout\ & 
-- (\myprocessor|my_alu|R[1]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_input_out|F~0_combout\,
	datab => \myprocessor|my_alu|R[1]~68_combout\,
	datac => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(1),
	datad => \myprocessor|my_control|Equal5~0_combout\,
	combout => \myprocessor|mux_input_out|F[1]~32_combout\);

-- Location: FF_X50_Y43_N1
\myps2|fifo~15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Mux5~7_combout\,
	sload => VCC,
	ena => \myps2|fifo~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo~15_q\);

-- Location: LCCOMB_X49_Y39_N30
\myprocessor|adder_pc|lower|sum[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_pc|lower|sum[1]~0_combout\ = \myprocessor|PC|bits:0:r~q\ $ (\myprocessor|PC|bits:1:r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|PC|bits:0:r~q\,
	datad => \myprocessor|PC|bits:1:r~q\,
	combout => \myprocessor|adder_pc|lower|sum[1]~0_combout\);

-- Location: FF_X50_Y43_N19
\myps2|fifo_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Mux5~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(12));

-- Location: LCCOMB_X50_Y43_N18
\myprocessor|mux_input_out|F[1]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[1]~33_combout\ = (\myprocessor|mux_input_out|F[2]~5_combout\ & (((\myprocessor|mux_input_out|F[2]~6_combout\)))) # (!\myprocessor|mux_input_out|F[2]~5_combout\ & ((\myprocessor|mux_input_out|F[2]~6_combout\ & 
-- ((\myps2|fifo_rtl_0_bypass\(12)))) # (!\myprocessor|mux_input_out|F[2]~6_combout\ & (\myprocessor|adder_pc|lower|sum[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|adder_pc|lower|sum[1]~0_combout\,
	datab => \myprocessor|mux_input_out|F[2]~5_combout\,
	datac => \myps2|fifo_rtl_0_bypass\(12),
	datad => \myprocessor|mux_input_out|F[2]~6_combout\,
	combout => \myprocessor|mux_input_out|F[1]~33_combout\);

-- Location: LCCOMB_X50_Y43_N0
\myprocessor|mux_input_out|F[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[1]~34_combout\ = (\myprocessor|mux_input_out|F[2]~5_combout\ & ((\myprocessor|mux_input_out|F[1]~33_combout\ & (\myps2|fifo_rtl_0|auto_generated|ram_block1a1\)) # (!\myprocessor|mux_input_out|F[1]~33_combout\ & 
-- ((\myps2|fifo~15_q\))))) # (!\myprocessor|mux_input_out|F[2]~5_combout\ & (((\myprocessor|mux_input_out|F[1]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|fifo_rtl_0|auto_generated|ram_block1a1\,
	datab => \myprocessor|mux_input_out|F[2]~5_combout\,
	datac => \myps2|fifo~15_q\,
	datad => \myprocessor|mux_input_out|F[1]~33_combout\,
	combout => \myprocessor|mux_input_out|F[1]~34_combout\);

-- Location: LCCOMB_X59_Y40_N10
\myprocessor|mux_input_out|F[1]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[1]~35_combout\ = (\myprocessor|mux_input_out|F[1]~32_combout\) # ((\myprocessor|mux_input_out|F[1]~34_combout\ & !\myprocessor|mux_input_out|F~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_input_out|F[1]~32_combout\,
	datac => \myprocessor|mux_input_out|F[1]~34_combout\,
	datad => \myprocessor|mux_input_out|F~0_combout\,
	combout => \myprocessor|mux_input_out|F[1]~35_combout\);

-- Location: FF_X65_Y40_N27
\myprocessor|my_reg|regs:30:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[1]~35_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:30:reg_array|r|bits:1:r~q\);

-- Location: LCCOMB_X60_Y41_N24
\myprocessor|my_reg|valB[1]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[1]~189_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|regs:28:reg_array|r|bits:1:r~q\) # ((\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (((\myprocessor|my_reg|regs:29:reg_array|r|bits:1:r~q\ & !\myprocessor|my_reg|valB[19]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|regs:28:reg_array|r|bits:1:r~q\,
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[1]~189_combout\);

-- Location: LCCOMB_X65_Y40_N24
\myprocessor|my_reg|valB[1]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[1]~190_combout\ = (\myprocessor|my_reg|valB[1]~189_combout\ & ((\myprocessor|my_reg|regs:30:reg_array|r|bits:1:r~q\) # ((!\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[1]~189_combout\ & 
-- (((\myprocessor|my_reg|regs:31:reg_array|r|bits:1:r~q\ & \myprocessor|my_reg|valB[19]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:30:reg_array|r|bits:1:r~q\,
	datab => \myprocessor|my_reg|valB[1]~189_combout\,
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[1]~190_combout\);

-- Location: LCCOMB_X60_Y43_N2
\myprocessor|my_reg|valB[1]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[1]~191_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\) # ((\myprocessor|my_reg|regs:25:reg_array|r|bits:1:r~q\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:1:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_reg|regs:25:reg_array|r|bits:1:r~q\,
	combout => \myprocessor|my_reg|valB[1]~191_combout\);

-- Location: LCCOMB_X60_Y43_N20
\myprocessor|my_reg|valB[1]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[1]~192_combout\ = (\myprocessor|my_reg|valB[1]~191_combout\ & (((\myprocessor|my_reg|regs:27:reg_array|r|bits:1:r~q\) # (!\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[1]~191_combout\ & 
-- (\myprocessor|my_reg|valB[1]~190_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[1]~190_combout\,
	datab => \myprocessor|my_reg|valB[1]~191_combout\,
	datac => \myprocessor|my_reg|regs:27:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_reg|valB[19]~22_combout\,
	combout => \myprocessor|my_reg|valB[1]~192_combout\);

-- Location: LCCOMB_X63_Y38_N10
\myprocessor|my_reg|valB[1]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[1]~193_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (\myprocessor|my_reg|regs:23:reg_array|r|bits:1:r~q\)) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|regs:21:reg_array|r|bits:1:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|regs:23:reg_array|r|bits:1:r~q\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[1]~193_combout\);

-- Location: LCCOMB_X63_Y38_N4
\myprocessor|my_reg|valB[1]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[1]~194_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[1]~193_combout\ & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:1:r~q\))) # (!\myprocessor|my_reg|valB[1]~193_combout\ & 
-- (\myprocessor|my_reg|regs:20:reg_array|r|bits:1:r~q\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[1]~193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|regs:20:reg_array|r|bits:1:r~q\,
	datac => \myprocessor|my_reg|regs:22:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_reg|valB[1]~193_combout\,
	combout => \myprocessor|my_reg|valB[1]~194_combout\);

-- Location: LCCOMB_X63_Y38_N6
\myprocessor|my_reg|valB[1]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[1]~195_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[19]~12_combout\) # ((\myprocessor|my_reg|valB[1]~194_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|regs:18:reg_array|r|bits:1:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|valB[1]~194_combout\,
	datad => \myprocessor|my_reg|regs:18:reg_array|r|bits:1:r~q\,
	combout => \myprocessor|my_reg|valB[1]~195_combout\);

-- Location: LCCOMB_X63_Y38_N16
\myprocessor|my_reg|valB[1]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[1]~196_combout\ = (\myprocessor|my_reg|valB[1]~195_combout\ & (((\myprocessor|my_reg|regs:19:reg_array|r|bits:1:r~q\)) # (!\myprocessor|my_reg|valB[19]~12_combout\))) # (!\myprocessor|my_reg|valB[1]~195_combout\ & 
-- (\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|regs:17:reg_array|r|bits:1:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[1]~195_combout\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_reg|regs:19:reg_array|r|bits:1:r~q\,
	combout => \myprocessor|my_reg|valB[1]~196_combout\);

-- Location: LCCOMB_X63_Y38_N26
\myprocessor|my_reg|valB[1]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[1]~197_combout\ = ((\myprocessor|mux_rdst|F[3]~1_combout\ & (\myprocessor|my_reg|valB[1]~192_combout\)) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & ((\myprocessor|my_reg|valB[1]~196_combout\)))) # 
-- (!\myprocessor|my_reg|valB[19]~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[1]~192_combout\,
	datab => \myprocessor|mux_rdst|F[3]~1_combout\,
	datac => \myprocessor|my_reg|valB[19]~31_combout\,
	datad => \myprocessor|my_reg|valB[1]~196_combout\,
	combout => \myprocessor|my_reg|valB[1]~197_combout\);

-- Location: LCCOMB_X61_Y30_N24
\myprocessor|my_reg|valB[1]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[1]~184_combout\ = (\myprocessor|my_reg|valB[19]~48_combout\ & (\myprocessor|my_reg|valB[19]~50_combout\)) # (!\myprocessor|my_reg|valB[19]~48_combout\ & ((\myprocessor|my_reg|valB[19]~50_combout\ & 
-- ((\myprocessor|my_reg|regs:4:reg_array|r|bits:1:r~q\))) # (!\myprocessor|my_reg|valB[19]~50_combout\ & (\myprocessor|my_reg|regs:5:reg_array|r|bits:1:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~48_combout\,
	datab => \myprocessor|my_reg|valB[19]~50_combout\,
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_reg|regs:4:reg_array|r|bits:1:r~q\,
	combout => \myprocessor|my_reg|valB[1]~184_combout\);

-- Location: LCCOMB_X62_Y30_N20
\myprocessor|my_reg|valB[1]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[1]~185_combout\ = (\myprocessor|my_reg|valB[19]~51_combout\ & ((\myprocessor|my_reg|valB[1]~184_combout\ & (\myprocessor|my_reg|regs:6:reg_array|r|bits:1:r~q\)) # (!\myprocessor|my_reg|valB[1]~184_combout\ & 
-- ((\myprocessor|my_reg|regs:7:reg_array|r|bits:1:r~q\))))) # (!\myprocessor|my_reg|valB[19]~51_combout\ & (((\myprocessor|my_reg|valB[1]~184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:6:reg_array|r|bits:1:r~q\,
	datab => \myprocessor|my_reg|valB[19]~51_combout\,
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_reg|valB[1]~184_combout\,
	combout => \myprocessor|my_reg|valB[1]~185_combout\);

-- Location: LCCOMB_X62_Y33_N14
\myprocessor|my_reg|valB[1]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[1]~186_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & (\myprocessor|my_reg|valB[19]~46_combout\)) # (!\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[19]~46_combout\ & 
-- (\myprocessor|my_reg|regs:2:reg_array|r|bits:1:r~q\)) # (!\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|valB[1]~185_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~45_combout\,
	datab => \myprocessor|my_reg|valB[19]~46_combout\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_reg|valB[1]~185_combout\,
	combout => \myprocessor|my_reg|valB[1]~186_combout\);

-- Location: LCCOMB_X63_Y33_N28
\myprocessor|my_reg|valB[1]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[1]~187_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[1]~186_combout\ & (\myprocessor|my_reg|regs:1:reg_array|r|bits:1:r~q\)) # (!\myprocessor|my_reg|valB[1]~186_combout\ & 
-- ((\myprocessor|my_reg|regs:3:reg_array|r|bits:1:r~q\))))) # (!\myprocessor|my_reg|valB[19]~45_combout\ & (((\myprocessor|my_reg|valB[1]~186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:1:reg_array|r|bits:1:r~q\,
	datab => \myprocessor|my_reg|valB[19]~45_combout\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_reg|valB[1]~186_combout\,
	combout => \myprocessor|my_reg|valB[1]~187_combout\);

-- Location: LCCOMB_X59_Y38_N20
\myprocessor|my_reg|valB[1]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[1]~178_combout\ = (\myprocessor|my_reg|valB[19]~25_combout\ & ((\myprocessor|my_reg|regs:8:reg_array|r|bits:1:r~q\))) # (!\myprocessor|my_reg|valB[19]~25_combout\ & (\myprocessor|my_reg|regs:24:reg_array|r|bits:1:r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_reg|valB[19]~25_combout\,
	datac => \myprocessor|my_reg|regs:24:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_reg|regs:8:reg_array|r|bits:1:r~q\,
	combout => \myprocessor|my_reg|valB[1]~178_combout\);

-- Location: LCCOMB_X59_Y38_N16
\myprocessor|my_reg|valB[1]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[1]~188_combout\ = (\myprocessor|my_reg|valB[19]~31_combout\) # ((\myprocessor|mux_rdst|F[3]~1_combout\ & (\myprocessor|my_reg|valB[1]~178_combout\)) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & 
-- ((\myprocessor|my_reg|regs:16:reg_array|r|bits:1:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rdst|F[3]~1_combout\,
	datab => \myprocessor|my_reg|valB[1]~178_combout\,
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_reg|valB[19]~31_combout\,
	combout => \myprocessor|my_reg|valB[1]~188_combout\);

-- Location: LCCOMB_X63_Y38_N12
\myprocessor|my_reg|valB[1]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[1]~198_combout\ = (\myprocessor|my_reg|valB[19]~39_combout\ & (\myprocessor|my_reg|valB[1]~197_combout\ & ((\myprocessor|my_reg|valB[1]~188_combout\)))) # (!\myprocessor|my_reg|valB[19]~39_combout\ & 
-- (((\myprocessor|my_reg|valB[1]~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[1]~197_combout\,
	datab => \myprocessor|my_reg|valB[19]~39_combout\,
	datac => \myprocessor|my_reg|valB[1]~187_combout\,
	datad => \myprocessor|my_reg|valB[1]~188_combout\,
	combout => \myprocessor|my_reg|valB[1]~198_combout\);

-- Location: LCCOMB_X65_Y38_N8
\myprocessor|my_reg|valB[1]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[1]~179_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|regs:15:reg_array|r|bits:1:r~q\) # ((\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (((\myprocessor|my_reg|regs:13:reg_array|r|bits:1:r~q\ & !\myprocessor|my_reg|valB[19]~684_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:15:reg_array|r|bits:1:r~q\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_reg|valB[19]~684_combout\,
	combout => \myprocessor|my_reg|valB[1]~179_combout\);

-- Location: LCCOMB_X65_Y38_N18
\myprocessor|my_reg|valB[1]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[1]~180_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[1]~179_combout\ & (\myprocessor|my_reg|regs:14:reg_array|r|bits:1:r~q\)) # (!\myprocessor|my_reg|valB[1]~179_combout\ & 
-- ((\myprocessor|my_reg|regs:12:reg_array|r|bits:1:r~q\))))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|valB[1]~179_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[1]~179_combout\,
	datac => \myprocessor|my_reg|regs:14:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_reg|regs:12:reg_array|r|bits:1:r~q\,
	combout => \myprocessor|my_reg|valB[1]~180_combout\);

-- Location: LCCOMB_X65_Y36_N0
\myprocessor|my_reg|valB[1]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[1]~181_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (\myprocessor|my_reg|valB[1]~180_combout\)) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|regs:10:reg_array|r|bits:1:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[1]~180_combout\,
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_reg|valB[19]~22_combout\,
	combout => \myprocessor|my_reg|valB[1]~181_combout\);

-- Location: LCCOMB_X65_Y36_N18
\myprocessor|my_reg|valB[1]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[1]~182_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[1]~181_combout\ & ((\myprocessor|my_reg|regs:11:reg_array|r|bits:1:r~q\))) # (!\myprocessor|my_reg|valB[1]~181_combout\ & 
-- (\myprocessor|my_reg|regs:9:reg_array|r|bits:1:r~q\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[1]~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|regs:9:reg_array|r|bits:1:r~q\,
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_reg|valB[1]~181_combout\,
	combout => \myprocessor|my_reg|valB[1]~182_combout\);

-- Location: LCCOMB_X63_Y38_N24
\myprocessor|my_reg|valB[1]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[1]~183_combout\ = (\myprocessor|my_reg|valB[19]~39_combout\ & ((\myprocessor|my_reg|valB[1]~178_combout\))) # (!\myprocessor|my_reg|valB[19]~39_combout\ & (\myprocessor|my_reg|valB[1]~182_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_reg|valB[1]~182_combout\,
	datac => \myprocessor|my_reg|valB[19]~39_combout\,
	datad => \myprocessor|my_reg|valB[1]~178_combout\,
	combout => \myprocessor|my_reg|valB[1]~183_combout\);

-- Location: LCCOMB_X63_Y38_N30
\myprocessor|my_reg|valB[1]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[1]~199_combout\ = (\myprocessor|my_reg|valB[19]~25_combout\ & ((\myprocessor|my_reg|valB[1]~183_combout\))) # (!\myprocessor|my_reg|valB[19]~25_combout\ & (\myprocessor|my_reg|valB[1]~198_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[1]~198_combout\,
	datac => \myprocessor|my_reg|valB[19]~25_combout\,
	datad => \myprocessor|my_reg|valB[1]~183_combout\,
	combout => \myprocessor|my_reg|valB[1]~199_combout\);

-- Location: LCCOMB_X55_Y33_N12
\myprocessor|my_alu|B_prime[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|B_prime\(1) = \myprocessor|my_control|ALUop[0]~1_combout\ $ (((\myprocessor|my_control|ALUinB~1_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- ((\myprocessor|my_reg|valB[1]~199_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[0]~1_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1),
	datac => \myprocessor|my_reg|valB[1]~199_combout\,
	datad => \myprocessor|my_control|ALUinB~1_combout\,
	combout => \myprocessor|my_alu|B_prime\(1));

-- Location: LCCOMB_X55_Y33_N16
\myprocessor|my_alu|adder_inst|lower|sum[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|sum\(1) = \myprocessor|my_alu|B_prime\(1) $ (\myprocessor|my_reg|valA[1]~44_combout\ $ (((\myprocessor|my_alu|adder_inst|lower|carry~17_combout\) # (!\myprocessor|my_alu|adder_inst|lower|carry~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|B_prime\(1),
	datab => \myprocessor|my_alu|adder_inst|lower|carry~17_combout\,
	datac => \myprocessor|my_reg|valA[1]~44_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|carry~2_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|sum\(1));

-- Location: LCCOMB_X55_Y33_N4
\myprocessor|my_alu|R_and[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(1) = (\myprocessor|my_reg|valA[1]~44_combout\ & ((\myprocessor|my_control|ALUinB~1_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- ((\myprocessor|my_reg|valB[1]~199_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[1]~44_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1),
	datac => \myprocessor|my_reg|valB[1]~199_combout\,
	datad => \myprocessor|my_control|ALUinB~1_combout\,
	combout => \myprocessor|my_alu|R_and\(1));

-- Location: LCCOMB_X54_Y31_N0
\myprocessor|my_alu|R[1]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[1]~32_combout\ = (\myprocessor|mux_aluinb|F[2]~65_combout\) # ((\myprocessor|mux_aluinb|F[0]~62_combout\ & !\myprocessor|mux_aluinb|F[1]~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|mux_aluinb|F[1]~93_combout\,
	combout => \myprocessor|my_alu|R[1]~32_combout\);

-- Location: LCCOMB_X54_Y31_N14
\myprocessor|my_alu|R[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[1]~31_combout\ = (!\myprocessor|mux_aluinb|F[2]~65_combout\ & ((\myprocessor|my_control|ALUinB~1_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- ((!\myprocessor|my_reg|valB[1]~199_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1),
	datab => \myprocessor|my_reg|valB[1]~199_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|my_control|ALUinB~1_combout\,
	combout => \myprocessor|my_alu|R[1]~31_combout\);

-- Location: LCCOMB_X54_Y31_N28
\myprocessor|my_alu|R[1]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[1]~63_combout\ = (\myprocessor|my_alu|R[1]~32_combout\ & (((!\myprocessor|my_alu|R[1]~31_combout\)))) # (!\myprocessor|my_alu|R[1]~32_combout\ & ((\myprocessor|my_alu|R[1]~31_combout\ & (\myprocessor|my_reg|valA[1]~44_combout\)) # 
-- (!\myprocessor|my_alu|R[1]~31_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxxN|F[3]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[1]~44_combout\,
	datab => \myprocessor|my_alu|R[1]~32_combout\,
	datac => \myprocessor|my_alu|R[1]~31_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxxN|F[3]~3_combout\,
	combout => \myprocessor|my_alu|R[1]~63_combout\);

-- Location: LCCOMB_X54_Y31_N30
\myprocessor|my_alu|R[1]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[1]~64_combout\ = (\myprocessor|my_alu|R[1]~63_combout\ & (((\myprocessor|my_alu|shifter_inst|RxxxNx|F[5]~10_combout\) # (!\myprocessor|my_alu|R[1]~32_combout\)))) # (!\myprocessor|my_alu|R[1]~63_combout\ & 
-- (\myprocessor|my_reg|valA[2]~124_combout\ & ((\myprocessor|my_alu|R[1]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[2]~124_combout\,
	datab => \myprocessor|my_alu|R[1]~63_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[5]~10_combout\,
	datad => \myprocessor|my_alu|R[1]~32_combout\,
	combout => \myprocessor|my_alu|R[1]~64_combout\);

-- Location: LCCOMB_X54_Y32_N10
\myprocessor|my_alu|R[1]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[1]~65_combout\ = (\myprocessor|my_alu|R[1]~30_combout\ & (((\myprocessor|my_alu|R[1]~119_combout\)))) # (!\myprocessor|my_alu|R[1]~30_combout\ & ((\myprocessor|my_alu|R[1]~119_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[9]~14_combout\))) # (!\myprocessor|my_alu|R[1]~119_combout\ & (\myprocessor|my_alu|R[1]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~64_combout\,
	datab => \myprocessor|my_alu|R[1]~30_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxNxx|F[9]~14_combout\,
	datad => \myprocessor|my_alu|R[1]~119_combout\,
	combout => \myprocessor|my_alu|R[1]~65_combout\);

-- Location: LCCOMB_X54_Y32_N8
\myprocessor|my_alu|shifter_inst|LNxxxx|F~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LNxxxx|F~7_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & (!\myprocessor|mux_aluinb|F[4]~68_combout\ & \myprocessor|my_alu|shifter_inst|LxxxNx|F~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	datab => \myprocessor|mux_aluinb|F[4]~68_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F~1_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LNxxxx|F~7_combout\);

-- Location: LCCOMB_X54_Y32_N6
\myprocessor|my_alu|shifter_inst|RxNxxx|F[17]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F[17]~13_combout\ = (\myprocessor|mux_aluinb|F[3]~67_combout\ & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F~12_combout\))) # (!\myprocessor|mux_aluinb|F[3]~67_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxNxx|F[17]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[3]~67_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxNxx|F[17]~15_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F~12_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F[17]~13_combout\);

-- Location: LCCOMB_X54_Y32_N24
\myprocessor|my_alu|R[1]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[1]~66_combout\ = (\myprocessor|my_alu|R[1]~65_combout\ & (((\myprocessor|my_alu|shifter_inst|RxNxxx|F[17]~13_combout\)) # (!\myprocessor|my_alu|R[1]~30_combout\))) # (!\myprocessor|my_alu|R[1]~65_combout\ & 
-- (\myprocessor|my_alu|R[1]~30_combout\ & (\myprocessor|my_alu|shifter_inst|LNxxxx|F~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~65_combout\,
	datab => \myprocessor|my_alu|R[1]~30_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LNxxxx|F~7_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F[17]~13_combout\,
	combout => \myprocessor|my_alu|R[1]~66_combout\);

-- Location: LCCOMB_X55_Y33_N26
\myprocessor|my_alu|R_or[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_or\(1) = (\myprocessor|my_reg|valA[1]~44_combout\) # ((\myprocessor|my_control|ALUinB~1_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- ((\myprocessor|my_reg|valB[1]~199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[1]~44_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1),
	datac => \myprocessor|my_reg|valB[1]~199_combout\,
	datad => \myprocessor|my_control|ALUinB~1_combout\,
	combout => \myprocessor|my_alu|R_or\(1));

-- Location: LCCOMB_X58_Y33_N6
\myprocessor|my_alu|R[1]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[1]~67_combout\ = (\myprocessor|my_alu|R[1]~29_combout\ & (((\myprocessor|my_control|ALUop[1]~3_combout\)))) # (!\myprocessor|my_alu|R[1]~29_combout\ & ((\myprocessor|my_control|ALUop[1]~3_combout\ & ((\myprocessor|my_alu|R_or\(1)))) 
-- # (!\myprocessor|my_control|ALUop[1]~3_combout\ & (\myprocessor|my_alu|R[1]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~66_combout\,
	datab => \myprocessor|my_alu|R_or\(1),
	datac => \myprocessor|my_alu|R[1]~29_combout\,
	datad => \myprocessor|my_control|ALUop[1]~3_combout\,
	combout => \myprocessor|my_alu|R[1]~67_combout\);

-- Location: LCCOMB_X58_Y33_N0
\myprocessor|my_alu|R[1]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[1]~68_combout\ = (\myprocessor|my_alu|R[1]~29_combout\ & ((\myprocessor|my_alu|R[1]~67_combout\ & ((\myprocessor|my_alu|R_and\(1)))) # (!\myprocessor|my_alu|R[1]~67_combout\ & (!\myprocessor|my_alu|adder_inst|lower|sum\(1))))) # 
-- (!\myprocessor|my_alu|R[1]~29_combout\ & (((\myprocessor|my_alu|R[1]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|lower|sum\(1),
	datab => \myprocessor|my_alu|R_and\(1),
	datac => \myprocessor|my_alu|R[1]~29_combout\,
	datad => \myprocessor|my_alu|R[1]~67_combout\,
	combout => \myprocessor|my_alu|R[1]~68_combout\);

-- Location: LCCOMB_X65_Y37_N28
\myprocessor|mux_input_out|F[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[0]~14_combout\ = (\myprocessor|mux_input_out|F~0_combout\ & ((\myprocessor|my_control|Equal5~0_combout\ & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(0)))) # (!\myprocessor|my_control|Equal5~0_combout\ & 
-- (\myprocessor|my_alu|R[0]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[0]~38_combout\,
	datab => \myprocessor|my_control|Equal5~0_combout\,
	datac => \myprocessor|mux_input_out|F~0_combout\,
	datad => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(0),
	combout => \myprocessor|mux_input_out|F[0]~14_combout\);

-- Location: LCCOMB_X65_Y37_N16
\myprocessor|mux_input_out|F[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[0]~17_combout\ = (\myprocessor|mux_input_out|F[0]~14_combout\) # ((!\myprocessor|mux_input_out|F~0_combout\ & \myprocessor|mux_input_out|F[0]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_input_out|F~0_combout\,
	datac => \myprocessor|mux_input_out|F[0]~16_combout\,
	datad => \myprocessor|mux_input_out|F[0]~14_combout\,
	combout => \myprocessor|mux_input_out|F[0]~17_combout\);

-- Location: FF_X67_Y38_N25
\myprocessor|my_reg|regs:12:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[0]~17_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:12:reg_array|r|bits:0:r~q\);

-- Location: LCCOMB_X66_Y37_N30
\myprocessor|my_reg|valB[0]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[0]~88_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (\myprocessor|my_reg|regs:12:reg_array|r|bits:0:r~q\)) # (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|regs:13:reg_array|r|bits:0:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:12:reg_array|r|bits:0:r~q\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_reg|valB[19]~684_combout\,
	combout => \myprocessor|my_reg|valB[0]~88_combout\);

-- Location: LCCOMB_X66_Y37_N24
\myprocessor|my_reg|valB[0]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[0]~89_combout\ = (\myprocessor|my_reg|valB[0]~88_combout\ & (((\myprocessor|my_reg|regs:14:reg_array|r|bits:0:r~q\)) # (!\myprocessor|my_reg|valB[19]~680_combout\))) # (!\myprocessor|my_reg|valB[0]~88_combout\ & 
-- (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|regs:15:reg_array|r|bits:0:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[0]~88_combout\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:14:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_reg|regs:15:reg_array|r|bits:0:r~q\,
	combout => \myprocessor|my_reg|valB[0]~89_combout\);

-- Location: LCCOMB_X68_Y37_N22
\myprocessor|my_reg|valB[0]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[0]~90_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|valB[19]~12_combout\)) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[19]~12_combout\ & 
-- ((\myprocessor|my_reg|regs:9:reg_array|r|bits:0:r~q\))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|regs:10:reg_array|r|bits:0:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_reg|regs:9:reg_array|r|bits:0:r~q\,
	combout => \myprocessor|my_reg|valB[0]~90_combout\);

-- Location: LCCOMB_X68_Y37_N16
\myprocessor|my_reg|valB[0]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[0]~91_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[0]~90_combout\ & ((\myprocessor|my_reg|regs:11:reg_array|r|bits:0:r~q\))) # (!\myprocessor|my_reg|valB[0]~90_combout\ & 
-- (\myprocessor|my_reg|valB[0]~89_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[0]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[0]~89_combout\,
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_reg|valB[0]~90_combout\,
	combout => \myprocessor|my_reg|valB[0]~91_combout\);

-- Location: LCCOMB_X60_Y31_N10
\myprocessor|my_reg|valB[0]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[0]~92_combout\ = (\myprocessor|my_reg|valB[19]~50_combout\ & ((\myprocessor|my_reg|valB[19]~48_combout\) # ((\myprocessor|my_reg|regs:4:reg_array|r|bits:0:r~q\)))) # (!\myprocessor|my_reg|valB[19]~50_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~48_combout\ & (\myprocessor|my_reg|regs:5:reg_array|r|bits:0:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~50_combout\,
	datab => \myprocessor|my_reg|valB[19]~48_combout\,
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_reg|regs:4:reg_array|r|bits:0:r~q\,
	combout => \myprocessor|my_reg|valB[0]~92_combout\);

-- Location: LCCOMB_X62_Y30_N26
\myprocessor|my_reg|valB[0]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[0]~93_combout\ = (\myprocessor|my_reg|valB[19]~51_combout\ & ((\myprocessor|my_reg|valB[0]~92_combout\ & (\myprocessor|my_reg|regs:6:reg_array|r|bits:0:r~q\)) # (!\myprocessor|my_reg|valB[0]~92_combout\ & 
-- ((\myprocessor|my_reg|regs:7:reg_array|r|bits:0:r~q\))))) # (!\myprocessor|my_reg|valB[19]~51_combout\ & (((\myprocessor|my_reg|valB[0]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:6:reg_array|r|bits:0:r~q\,
	datab => \myprocessor|my_reg|valB[19]~51_combout\,
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_reg|valB[0]~92_combout\,
	combout => \myprocessor|my_reg|valB[0]~93_combout\);

-- Location: LCCOMB_X61_Y33_N12
\myprocessor|my_reg|valB[0]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[0]~94_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[19]~46_combout\) # ((\myprocessor|my_reg|regs:3:reg_array|r|bits:0:r~q\)))) # (!\myprocessor|my_reg|valB[19]~45_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|valB[0]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~45_combout\,
	datab => \myprocessor|my_reg|valB[19]~46_combout\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_reg|valB[0]~93_combout\,
	combout => \myprocessor|my_reg|valB[0]~94_combout\);

-- Location: LCCOMB_X62_Y33_N12
\myprocessor|my_reg|valB[0]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[0]~95_combout\ = (\myprocessor|my_reg|valB[0]~94_combout\ & (((\myprocessor|my_reg|regs:1:reg_array|r|bits:0:r~q\)) # (!\myprocessor|my_reg|valB[19]~46_combout\))) # (!\myprocessor|my_reg|valB[0]~94_combout\ & 
-- (\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|regs:2:reg_array|r|bits:0:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[0]~94_combout\,
	datab => \myprocessor|my_reg|valB[19]~46_combout\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_reg|regs:2:reg_array|r|bits:0:r~q\,
	combout => \myprocessor|my_reg|valB[0]~95_combout\);

-- Location: LCCOMB_X63_Y40_N8
\myprocessor|my_reg|valB[0]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[0]~96_combout\ = (\myprocessor|my_reg|valB[19]~25_combout\ & ((\myprocessor|my_reg|valB[0]~91_combout\) # ((\myprocessor|my_reg|valB[19]~39_combout\)))) # (!\myprocessor|my_reg|valB[19]~25_combout\ & 
-- (((\myprocessor|my_reg|valB[0]~95_combout\ & !\myprocessor|my_reg|valB[19]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~25_combout\,
	datab => \myprocessor|my_reg|valB[0]~91_combout\,
	datac => \myprocessor|my_reg|valB[0]~95_combout\,
	datad => \myprocessor|my_reg|valB[19]~39_combout\,
	combout => \myprocessor|my_reg|valB[0]~96_combout\);

-- Location: LCCOMB_X60_Y37_N18
\myprocessor|my_reg|valB[0]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[0]~83_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|regs:31:reg_array|r|bits:0:r~q\) # ((\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (((\myprocessor|my_reg|regs:29:reg_array|r|bits:0:r~q\ & !\myprocessor|my_reg|valB[19]~684_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|regs:31:reg_array|r|bits:0:r~q\,
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_reg|valB[19]~684_combout\,
	combout => \myprocessor|my_reg|valB[0]~83_combout\);

-- Location: LCCOMB_X60_Y37_N4
\myprocessor|my_reg|valB[0]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[0]~84_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[0]~83_combout\ & (\myprocessor|my_reg|regs:30:reg_array|r|bits:0:r~q\)) # (!\myprocessor|my_reg|valB[0]~83_combout\ & 
-- ((\myprocessor|my_reg|regs:28:reg_array|r|bits:0:r~q\))))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|valB[0]~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[0]~83_combout\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_reg|regs:28:reg_array|r|bits:0:r~q\,
	combout => \myprocessor|my_reg|valB[0]~84_combout\);

-- Location: LCCOMB_X63_Y40_N10
\myprocessor|my_reg|valB[0]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[0]~85_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|valB[19]~22_combout\)) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\ & 
-- ((\myprocessor|my_reg|valB[0]~84_combout\))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:0:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_reg|valB[0]~84_combout\,
	combout => \myprocessor|my_reg|valB[0]~85_combout\);

-- Location: LCCOMB_X63_Y40_N20
\myprocessor|my_reg|valB[0]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[0]~86_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[0]~85_combout\ & ((\myprocessor|my_reg|regs:27:reg_array|r|bits:0:r~q\))) # (!\myprocessor|my_reg|valB[0]~85_combout\ & 
-- (\myprocessor|my_reg|regs:25:reg_array|r|bits:0:r~q\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[0]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:25:reg_array|r|bits:0:r~q\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:27:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_reg|valB[0]~85_combout\,
	combout => \myprocessor|my_reg|valB[0]~86_combout\);

-- Location: LCCOMB_X61_Y40_N4
\myprocessor|my_reg|valB[0]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[0]~82_combout\ = (\myprocessor|mux_rdst|F[3]~1_combout\ & (((\myprocessor|my_reg|regs:24:reg_array|r|bits:0:r~q\) # (\myprocessor|my_reg|valB[19]~31_combout\)))) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & 
-- (\myprocessor|my_reg|regs:16:reg_array|r|bits:0:r~q\ & ((!\myprocessor|my_reg|valB[19]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rdst|F[3]~1_combout\,
	datab => \myprocessor|my_reg|regs:16:reg_array|r|bits:0:r~q\,
	datac => \myprocessor|my_reg|regs:24:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_reg|valB[19]~31_combout\,
	combout => \myprocessor|my_reg|valB[0]~82_combout\);

-- Location: LCCOMB_X62_Y40_N12
\myprocessor|my_reg|valB[0]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[0]~78_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|valB[19]~684_combout\)) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\ & 
-- ((\myprocessor|my_reg|regs:20:reg_array|r|bits:0:r~q\))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:0:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_reg|regs:20:reg_array|r|bits:0:r~q\,
	combout => \myprocessor|my_reg|valB[0]~78_combout\);

-- Location: LCCOMB_X62_Y40_N14
\myprocessor|my_reg|valB[0]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[0]~79_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[0]~78_combout\ & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:0:r~q\))) # (!\myprocessor|my_reg|valB[0]~78_combout\ & 
-- (\myprocessor|my_reg|regs:23:reg_array|r|bits:0:r~q\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[0]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|regs:23:reg_array|r|bits:0:r~q\,
	datac => \myprocessor|my_reg|regs:22:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_reg|valB[0]~78_combout\,
	combout => \myprocessor|my_reg|valB[0]~79_combout\);

-- Location: LCCOMB_X60_Y42_N28
\myprocessor|my_reg|valB[0]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[0]~80_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|valB[19]~12_combout\)) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[19]~12_combout\ & 
-- ((\myprocessor|my_reg|regs:17:reg_array|r|bits:0:r~q\))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|regs:18:reg_array|r|bits:0:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_reg|regs:17:reg_array|r|bits:0:r~q\,
	combout => \myprocessor|my_reg|valB[0]~80_combout\);

-- Location: LCCOMB_X63_Y40_N24
\myprocessor|my_reg|valB[0]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[0]~81_combout\ = (\myprocessor|my_reg|valB[0]~80_combout\ & (((\myprocessor|my_reg|regs:19:reg_array|r|bits:0:r~q\) # (!\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[0]~80_combout\ & 
-- (\myprocessor|my_reg|valB[0]~79_combout\ & (\myprocessor|my_reg|valB[19]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[0]~79_combout\,
	datab => \myprocessor|my_reg|valB[0]~80_combout\,
	datac => \myprocessor|my_reg|valB[19]~22_combout\,
	datad => \myprocessor|my_reg|regs:19:reg_array|r|bits:0:r~q\,
	combout => \myprocessor|my_reg|valB[0]~81_combout\);

-- Location: LCCOMB_X63_Y40_N30
\myprocessor|my_reg|valB[0]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[0]~87_combout\ = (\myprocessor|my_reg|valB[0]~82_combout\ & ((\myprocessor|my_reg|valB[0]~86_combout\) # ((!\myprocessor|my_reg|valB[19]~31_combout\)))) # (!\myprocessor|my_reg|valB[0]~82_combout\ & 
-- (((\myprocessor|my_reg|valB[19]~31_combout\ & \myprocessor|my_reg|valB[0]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[0]~86_combout\,
	datab => \myprocessor|my_reg|valB[0]~82_combout\,
	datac => \myprocessor|my_reg|valB[19]~31_combout\,
	datad => \myprocessor|my_reg|valB[0]~81_combout\,
	combout => \myprocessor|my_reg|valB[0]~87_combout\);

-- Location: LCCOMB_X63_Y40_N26
\myprocessor|my_reg|valB[0]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[0]~97_combout\ = (\myprocessor|my_reg|valB[19]~39_combout\ & ((\myprocessor|my_reg|valB[0]~96_combout\ & (\myprocessor|my_reg|regs:8:reg_array|r|bits:0:r~q\)) # (!\myprocessor|my_reg|valB[0]~96_combout\ & 
-- ((\myprocessor|my_reg|valB[0]~87_combout\))))) # (!\myprocessor|my_reg|valB[19]~39_combout\ & (\myprocessor|my_reg|valB[0]~96_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~39_combout\,
	datab => \myprocessor|my_reg|valB[0]~96_combout\,
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_reg|valB[0]~87_combout\,
	combout => \myprocessor|my_reg|valB[0]~97_combout\);

-- Location: LCCOMB_X54_Y33_N8
\myprocessor|mux_aluinb|F[0]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_aluinb|F[0]~62_combout\ = (\myprocessor|my_control|ALUinB~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & ((\myprocessor|my_reg|valB[0]~97_combout\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0))))) # (!\myprocessor|my_control|ALUinB~0_combout\ & (((\myprocessor|my_reg|valB[0]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUinB~0_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0),
	datad => \myprocessor|my_reg|valB[0]~97_combout\,
	combout => \myprocessor|mux_aluinb|F[0]~62_combout\);

-- Location: LCCOMB_X54_Y31_N26
\myprocessor|my_alu|R[0]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[0]~33_combout\ = (\myprocessor|my_alu|R[1]~31_combout\ & ((\myprocessor|my_alu|R[1]~32_combout\ & (\myprocessor|my_reg|valA[1]~44_combout\)) # (!\myprocessor|my_alu|R[1]~32_combout\ & ((\myprocessor|my_reg|valA[0]~24_combout\))))) # 
-- (!\myprocessor|my_alu|R[1]~31_combout\ & (((\myprocessor|my_alu|R[1]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[1]~44_combout\,
	datab => \myprocessor|my_reg|valA[0]~24_combout\,
	datac => \myprocessor|my_alu|R[1]~31_combout\,
	datad => \myprocessor|my_alu|R[1]~32_combout\,
	combout => \myprocessor|my_alu|R[0]~33_combout\);

-- Location: LCCOMB_X54_Y31_N24
\myprocessor|my_alu|R[0]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[0]~34_combout\ = (\myprocessor|my_alu|R[0]~33_combout\ & (((\myprocessor|my_alu|R[1]~31_combout\) # (\myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~41_combout\)))) # (!\myprocessor|my_alu|R[0]~33_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxxN|F[2]~1_combout\ & (!\myprocessor|my_alu|R[1]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[0]~33_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxxxN|F[2]~1_combout\,
	datac => \myprocessor|my_alu|R[1]~31_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~41_combout\,
	combout => \myprocessor|my_alu|R[0]~34_combout\);

-- Location: LCCOMB_X55_Y33_N28
\myprocessor|my_alu|shifter_inst|LNxxxx|F~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LNxxxx|F~2_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & (!\myprocessor|mux_aluinb|F[4]~68_combout\ & (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	datab => \myprocessor|mux_aluinb|F[4]~68_combout\,
	datac => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~10_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LNxxxx|F~2_combout\);

-- Location: LCCOMB_X55_Y33_N6
\myprocessor|my_alu|R[0]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[0]~35_combout\ = (\myprocessor|my_alu|R[1]~119_combout\ & (((\myprocessor|my_alu|R[1]~30_combout\)))) # (!\myprocessor|my_alu|R[1]~119_combout\ & ((\myprocessor|my_alu|R[1]~30_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LNxxxx|F~2_combout\))) # (!\myprocessor|my_alu|R[1]~30_combout\ & (\myprocessor|my_alu|R[0]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~119_combout\,
	datab => \myprocessor|my_alu|R[0]~34_combout\,
	datac => \myprocessor|my_alu|R[1]~30_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LNxxxx|F~2_combout\,
	combout => \myprocessor|my_alu|R[0]~35_combout\);

-- Location: LCCOMB_X55_Y33_N8
\myprocessor|my_alu|R[0]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[0]~36_combout\ = (\myprocessor|my_alu|R[1]~119_combout\ & ((\myprocessor|my_alu|R[0]~35_combout\ & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~4_combout\))) # (!\myprocessor|my_alu|R[0]~35_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxNxx|F[8]~4_combout\)))) # (!\myprocessor|my_alu|R[1]~119_combout\ & (((\myprocessor|my_alu|R[0]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxNxx|F[8]~4_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~4_combout\,
	datac => \myprocessor|my_alu|R[1]~119_combout\,
	datad => \myprocessor|my_alu|R[0]~35_combout\,
	combout => \myprocessor|my_alu|R[0]~36_combout\);

-- Location: LCCOMB_X55_Y33_N24
\myprocessor|my_alu|R_or[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_or\(0) = (\myprocessor|my_reg|valA[0]~24_combout\) # ((\myprocessor|my_control|ALUinB~1_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0)))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- (\myprocessor|my_reg|valB[0]~97_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUinB~1_combout\,
	datab => \myprocessor|my_reg|valB[0]~97_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0),
	datad => \myprocessor|my_reg|valA[0]~24_combout\,
	combout => \myprocessor|my_alu|R_or\(0));

-- Location: LCCOMB_X55_Y33_N18
\myprocessor|my_alu|R[0]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[0]~37_combout\ = (\myprocessor|my_control|ALUop[1]~3_combout\ & (((\myprocessor|my_alu|R[1]~29_combout\) # (\myprocessor|my_alu|R_or\(0))))) # (!\myprocessor|my_control|ALUop[1]~3_combout\ & (\myprocessor|my_alu|R[0]~36_combout\ & 
-- (!\myprocessor|my_alu|R[1]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[1]~3_combout\,
	datab => \myprocessor|my_alu|R[0]~36_combout\,
	datac => \myprocessor|my_alu|R[1]~29_combout\,
	datad => \myprocessor|my_alu|R_or\(0),
	combout => \myprocessor|my_alu|R[0]~37_combout\);

-- Location: LCCOMB_X55_Y33_N20
\myprocessor|my_alu|R[0]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[0]~38_combout\ = (\myprocessor|my_alu|R[0]~37_combout\ & (((\myprocessor|mux_aluinb|F[0]~62_combout\ & \myprocessor|my_reg|valA[0]~24_combout\)) # (!\myprocessor|my_alu|R[1]~29_combout\))) # (!\myprocessor|my_alu|R[0]~37_combout\ & 
-- (\myprocessor|my_alu|R[1]~29_combout\ & (\myprocessor|mux_aluinb|F[0]~62_combout\ $ (\myprocessor|my_reg|valA[0]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datab => \myprocessor|my_alu|R[0]~37_combout\,
	datac => \myprocessor|my_alu|R[1]~29_combout\,
	datad => \myprocessor|my_reg|valA[0]~24_combout\,
	combout => \myprocessor|my_alu|R[0]~38_combout\);

-- Location: FF_X63_Y35_N23
\myprocessor|my_reg|regs:11:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~88_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:11:reg_array|r|bits:31:r~q\);

-- Location: FF_X63_Y35_N21
\myprocessor|my_reg|regs:9:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~88_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:9:reg_array|r|bits:31:r~q\);

-- Location: FF_X59_Y37_N15
\myprocessor|my_reg|regs:12:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~88_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:12:reg_array|r|bits:31:r~q\);

-- Location: FF_X59_Y37_N29
\myprocessor|my_reg|regs:14:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~88_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:14:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X58_Y34_N22
\myprocessor|my_reg|regs:15:reg_array|r|bits:31:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:15:reg_array|r|bits:31:r~feeder_combout\ = \myprocessor|mux_input_out|F~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|mux_input_out|F~88_combout\,
	combout => \myprocessor|my_reg|regs:15:reg_array|r|bits:31:r~feeder_combout\);

-- Location: FF_X58_Y34_N23
\myprocessor|my_reg|regs:15:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:15:reg_array|r|bits:31:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:15:reg_array|r|bits:31:r~q\);

-- Location: FF_X57_Y38_N9
\myprocessor|my_reg|regs:13:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~88_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:13:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X57_Y38_N30
\myprocessor|my_reg|valB[31]~660\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[31]~660_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (\myprocessor|my_reg|regs:15:reg_array|r|bits:31:r~q\)) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|regs:13:reg_array|r|bits:31:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|regs:15:reg_array|r|bits:31:r~q\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[31]~660_combout\);

-- Location: LCCOMB_X59_Y37_N28
\myprocessor|my_reg|valB[31]~661\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[31]~661_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[31]~660_combout\ & ((\myprocessor|my_reg|regs:14:reg_array|r|bits:31:r~q\))) # (!\myprocessor|my_reg|valB[31]~660_combout\ & 
-- (\myprocessor|my_reg|regs:12:reg_array|r|bits:31:r~q\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[31]~660_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|regs:12:reg_array|r|bits:31:r~q\,
	datac => \myprocessor|my_reg|regs:14:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_reg|valB[31]~660_combout\,
	combout => \myprocessor|my_reg|valB[31]~661_combout\);

-- Location: LCCOMB_X62_Y35_N30
\myprocessor|my_reg|valB[31]~662\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[31]~662_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (\myprocessor|my_reg|valB[31]~661_combout\)) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|regs:10:reg_array|r|bits:31:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[31]~661_combout\,
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_reg|valB[19]~22_combout\,
	combout => \myprocessor|my_reg|valB[31]~662_combout\);

-- Location: LCCOMB_X63_Y35_N20
\myprocessor|my_reg|valB[31]~663\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[31]~663_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[31]~662_combout\ & (\myprocessor|my_reg|regs:11:reg_array|r|bits:31:r~q\)) # (!\myprocessor|my_reg|valB[31]~662_combout\ & 
-- ((\myprocessor|my_reg|regs:9:reg_array|r|bits:31:r~q\))))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[31]~662_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:11:reg_array|r|bits:31:r~q\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:9:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_reg|valB[31]~662_combout\,
	combout => \myprocessor|my_reg|valB[31]~663_combout\);

-- Location: FF_X63_Y36_N27
\myprocessor|my_reg|regs:8:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~88_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[8]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:8:reg_array|r|bits:31:r~q\);

-- Location: FF_X55_Y40_N7
\myprocessor|my_reg|regs:18:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~88_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:18:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X58_Y39_N10
\myprocessor|my_reg|regs:20:reg_array|r|bits:31:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:20:reg_array|r|bits:31:r~feeder_combout\ = \myprocessor|mux_input_out|F~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~88_combout\,
	combout => \myprocessor|my_reg|regs:20:reg_array|r|bits:31:r~feeder_combout\);

-- Location: FF_X58_Y39_N11
\myprocessor|my_reg|regs:20:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:20:reg_array|r|bits:31:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:20:reg_array|r|bits:31:r~q\);

-- Location: FF_X58_Y41_N11
\myprocessor|my_reg|regs:22:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~88_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[22]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:22:reg_array|r|bits:31:r~q\);

-- Location: FF_X58_Y41_N1
\myprocessor|my_reg|regs:21:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~88_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:21:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X59_Y40_N20
\myprocessor|my_reg|regs:23:reg_array|r|bits:31:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:23:reg_array|r|bits:31:r~feeder_combout\ = \myprocessor|mux_input_out|F~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~88_combout\,
	combout => \myprocessor|my_reg|regs:23:reg_array|r|bits:31:r~feeder_combout\);

-- Location: FF_X59_Y40_N21
\myprocessor|my_reg|regs:23:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:23:reg_array|r|bits:31:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:23:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X58_Y41_N0
\myprocessor|my_reg|valB[31]~664\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[31]~664_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|valB[19]~680_combout\)) # (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[19]~680_combout\ & 
-- ((\myprocessor|my_reg|regs:23:reg_array|r|bits:31:r~q\))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:31:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_reg|regs:23:reg_array|r|bits:31:r~q\,
	combout => \myprocessor|my_reg|valB[31]~664_combout\);

-- Location: LCCOMB_X58_Y41_N10
\myprocessor|my_reg|valB[31]~665\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[31]~665_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[31]~664_combout\ & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:31:r~q\))) # (!\myprocessor|my_reg|valB[31]~664_combout\ & 
-- (\myprocessor|my_reg|regs:20:reg_array|r|bits:31:r~q\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[31]~664_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|regs:20:reg_array|r|bits:31:r~q\,
	datac => \myprocessor|my_reg|regs:22:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_reg|valB[31]~664_combout\,
	combout => \myprocessor|my_reg|valB[31]~665_combout\);

-- Location: LCCOMB_X56_Y39_N12
\myprocessor|my_reg|valB[31]~666\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[31]~666_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[31]~665_combout\) # (\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (\myprocessor|my_reg|regs:18:reg_array|r|bits:31:r~q\ & ((!\myprocessor|my_reg|valB[19]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:18:reg_array|r|bits:31:r~q\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|valB[31]~665_combout\,
	datad => \myprocessor|my_reg|valB[19]~12_combout\,
	combout => \myprocessor|my_reg|valB[31]~666_combout\);

-- Location: FF_X59_Y40_N31
\myprocessor|my_reg|regs:19:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~88_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:19:reg_array|r|bits:31:r~q\);

-- Location: FF_X56_Y41_N29
\myprocessor|my_reg|regs:17:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~88_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:17:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X56_Y39_N6
\myprocessor|my_reg|valB[31]~667\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[31]~667_combout\ = (\myprocessor|my_reg|valB[31]~666_combout\ & (((\myprocessor|my_reg|regs:19:reg_array|r|bits:31:r~q\)) # (!\myprocessor|my_reg|valB[19]~12_combout\))) # (!\myprocessor|my_reg|valB[31]~666_combout\ & 
-- (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|regs:17:reg_array|r|bits:31:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[31]~666_combout\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_reg|regs:17:reg_array|r|bits:31:r~q\,
	combout => \myprocessor|my_reg|valB[31]~667_combout\);

-- Location: FF_X57_Y39_N17
\myprocessor|my_reg|regs:16:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~88_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:16:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X58_Y39_N6
\myprocessor|my_reg|valB[31]~668\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[31]~668_combout\ = (\myprocessor|mux_rdst|F[3]~1_combout\ & (((\myprocessor|my_reg|valB[19]~31_combout\)))) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & ((\myprocessor|my_reg|valB[19]~31_combout\ & 
-- (\myprocessor|my_reg|valB[31]~667_combout\)) # (!\myprocessor|my_reg|valB[19]~31_combout\ & ((\myprocessor|my_reg|regs:16:reg_array|r|bits:31:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[31]~667_combout\,
	datab => \myprocessor|mux_rdst|F[3]~1_combout\,
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_reg|valB[19]~31_combout\,
	combout => \myprocessor|my_reg|valB[31]~668_combout\);

-- Location: FF_X58_Y39_N29
\myprocessor|my_reg|regs:24:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~88_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:24:reg_array|r|bits:31:r~q\);

-- Location: FF_X65_Y41_N5
\myprocessor|my_reg|regs:26:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~88_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[26]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:26:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X56_Y41_N26
\myprocessor|my_reg|regs:25:reg_array|r|bits:31:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:25:reg_array|r|bits:31:r~feeder_combout\ = \myprocessor|mux_input_out|F~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~88_combout\,
	combout => \myprocessor|my_reg|regs:25:reg_array|r|bits:31:r~feeder_combout\);

-- Location: FF_X56_Y41_N27
\myprocessor|my_reg|regs:25:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:25:reg_array|r|bits:31:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[25]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:25:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X65_Y41_N4
\myprocessor|my_reg|valB[31]~671\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[31]~671_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|valB[19]~12_combout\)) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[19]~12_combout\ & 
-- ((\myprocessor|my_reg|regs:25:reg_array|r|bits:31:r~q\))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:31:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_reg|regs:25:reg_array|r|bits:31:r~q\,
	combout => \myprocessor|my_reg|valB[31]~671_combout\);

-- Location: FF_X59_Y41_N21
\myprocessor|my_reg|regs:27:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~88_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:27:reg_array|r|bits:31:r~q\);

-- Location: FF_X65_Y41_N23
\myprocessor|my_reg|regs:30:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~88_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:30:reg_array|r|bits:31:r~q\);

-- Location: FF_X56_Y39_N17
\myprocessor|my_reg|regs:29:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~88_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[29]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:29:reg_array|r|bits:31:r~q\);

-- Location: FF_X57_Y39_N11
\myprocessor|my_reg|regs:28:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~88_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:28:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X56_Y39_N24
\myprocessor|my_reg|valB[31]~669\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[31]~669_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\ & 
-- ((\myprocessor|my_reg|regs:28:reg_array|r|bits:31:r~q\))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|regs:29:reg_array|r|bits:31:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|regs:29:reg_array|r|bits:31:r~q\,
	datac => \myprocessor|my_reg|valB[19]~684_combout\,
	datad => \myprocessor|my_reg|regs:28:reg_array|r|bits:31:r~q\,
	combout => \myprocessor|my_reg|valB[31]~669_combout\);

-- Location: FF_X59_Y41_N23
\myprocessor|my_reg|regs:31:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~88_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:31:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X59_Y41_N0
\myprocessor|my_reg|valB[31]~670\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[31]~670_combout\ = (\myprocessor|my_reg|valB[31]~669_combout\ & ((\myprocessor|my_reg|regs:30:reg_array|r|bits:31:r~q\) # ((!\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[31]~669_combout\ & 
-- (((\myprocessor|my_reg|regs:31:reg_array|r|bits:31:r~q\ & \myprocessor|my_reg|valB[19]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:30:reg_array|r|bits:31:r~q\,
	datab => \myprocessor|my_reg|valB[31]~669_combout\,
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[31]~670_combout\);

-- Location: LCCOMB_X59_Y41_N20
\myprocessor|my_reg|valB[31]~672\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[31]~672_combout\ = (\myprocessor|my_reg|valB[31]~671_combout\ & (((\myprocessor|my_reg|regs:27:reg_array|r|bits:31:r~q\)) # (!\myprocessor|my_reg|valB[19]~22_combout\))) # (!\myprocessor|my_reg|valB[31]~671_combout\ & 
-- (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[31]~670_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[31]~671_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:27:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_reg|valB[31]~670_combout\,
	combout => \myprocessor|my_reg|valB[31]~672_combout\);

-- Location: LCCOMB_X58_Y39_N28
\myprocessor|my_reg|valB[31]~673\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[31]~673_combout\ = (\myprocessor|my_reg|valB[31]~668_combout\ & (((\myprocessor|my_reg|valB[31]~672_combout\)) # (!\myprocessor|mux_rdst|F[3]~1_combout\))) # (!\myprocessor|my_reg|valB[31]~668_combout\ & 
-- (\myprocessor|mux_rdst|F[3]~1_combout\ & (\myprocessor|my_reg|regs:24:reg_array|r|bits:31:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[31]~668_combout\,
	datab => \myprocessor|mux_rdst|F[3]~1_combout\,
	datac => \myprocessor|my_reg|regs:24:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_reg|valB[31]~672_combout\,
	combout => \myprocessor|my_reg|valB[31]~673_combout\);

-- Location: FF_X63_Y33_N27
\myprocessor|my_reg|regs:2:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~88_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:2:reg_array|r|bits:31:r~q\);

-- Location: FF_X62_Y32_N21
\myprocessor|my_reg|regs:7:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~88_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:7:reg_array|r|bits:31:r~q\);

-- Location: FF_X61_Y32_N27
\myprocessor|my_reg|regs:4:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~88_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:4:reg_array|r|bits:31:r~q\);

-- Location: FF_X61_Y32_N9
\myprocessor|my_reg|regs:5:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~88_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:5:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X61_Y32_N8
\myprocessor|my_reg|valB[31]~674\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[31]~674_combout\ = (\myprocessor|my_reg|valB[19]~50_combout\ & ((\myprocessor|my_reg|regs:4:reg_array|r|bits:31:r~q\) # ((\myprocessor|my_reg|valB[19]~48_combout\)))) # (!\myprocessor|my_reg|valB[19]~50_combout\ & 
-- (((\myprocessor|my_reg|regs:5:reg_array|r|bits:31:r~q\ & !\myprocessor|my_reg|valB[19]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:4:reg_array|r|bits:31:r~q\,
	datab => \myprocessor|my_reg|valB[19]~50_combout\,
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_reg|valB[19]~48_combout\,
	combout => \myprocessor|my_reg|valB[31]~674_combout\);

-- Location: FF_X63_Y31_N31
\myprocessor|my_reg|regs:6:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~88_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:6:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X63_Y31_N30
\myprocessor|my_reg|valB[31]~675\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[31]~675_combout\ = (\myprocessor|my_reg|valB[31]~674_combout\ & (((\myprocessor|my_reg|regs:6:reg_array|r|bits:31:r~q\) # (!\myprocessor|my_reg|valB[19]~51_combout\)))) # (!\myprocessor|my_reg|valB[31]~674_combout\ & 
-- (\myprocessor|my_reg|regs:7:reg_array|r|bits:31:r~q\ & ((\myprocessor|my_reg|valB[19]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:7:reg_array|r|bits:31:r~q\,
	datab => \myprocessor|my_reg|valB[31]~674_combout\,
	datac => \myprocessor|my_reg|regs:6:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_reg|valB[19]~51_combout\,
	combout => \myprocessor|my_reg|valB[31]~675_combout\);

-- Location: LCCOMB_X63_Y33_N30
\myprocessor|my_reg|valB[31]~676\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[31]~676_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & (((\myprocessor|my_reg|valB[19]~46_combout\)))) # (!\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[19]~46_combout\ & 
-- (\myprocessor|my_reg|regs:2:reg_array|r|bits:31:r~q\)) # (!\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|valB[31]~675_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:2:reg_array|r|bits:31:r~q\,
	datab => \myprocessor|my_reg|valB[19]~45_combout\,
	datac => \myprocessor|my_reg|valB[31]~675_combout\,
	datad => \myprocessor|my_reg|valB[19]~46_combout\,
	combout => \myprocessor|my_reg|valB[31]~676_combout\);

-- Location: FF_X63_Y33_N5
\myprocessor|my_reg|regs:3:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~88_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:3:reg_array|r|bits:31:r~q\);

-- Location: FF_X62_Y32_N11
\myprocessor|my_reg|regs:1:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~88_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:1:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X63_Y33_N4
\myprocessor|my_reg|valB[31]~677\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[31]~677_combout\ = (\myprocessor|my_reg|valB[31]~676_combout\ & (((\myprocessor|my_reg|regs:1:reg_array|r|bits:31:r~q\)) # (!\myprocessor|my_reg|valB[19]~45_combout\))) # (!\myprocessor|my_reg|valB[31]~676_combout\ & 
-- (\myprocessor|my_reg|valB[19]~45_combout\ & (\myprocessor|my_reg|regs:3:reg_array|r|bits:31:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[31]~676_combout\,
	datab => \myprocessor|my_reg|valB[19]~45_combout\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_reg|regs:1:reg_array|r|bits:31:r~q\,
	combout => \myprocessor|my_reg|valB[31]~677_combout\);

-- Location: LCCOMB_X59_Y35_N16
\myprocessor|my_reg|valB[31]~678\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[31]~678_combout\ = (\myprocessor|my_reg|valB[19]~39_combout\ & ((\myprocessor|my_reg|valB[31]~673_combout\) # ((\myprocessor|my_reg|valB[19]~25_combout\)))) # (!\myprocessor|my_reg|valB[19]~39_combout\ & 
-- (((!\myprocessor|my_reg|valB[19]~25_combout\ & \myprocessor|my_reg|valB[31]~677_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~39_combout\,
	datab => \myprocessor|my_reg|valB[31]~673_combout\,
	datac => \myprocessor|my_reg|valB[19]~25_combout\,
	datad => \myprocessor|my_reg|valB[31]~677_combout\,
	combout => \myprocessor|my_reg|valB[31]~678_combout\);

-- Location: LCCOMB_X59_Y35_N26
\myprocessor|my_reg|valB[31]~679\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[31]~679_combout\ = (\myprocessor|my_reg|valB[19]~25_combout\ & ((\myprocessor|my_reg|valB[31]~678_combout\ & ((\myprocessor|my_reg|regs:8:reg_array|r|bits:31:r~q\))) # (!\myprocessor|my_reg|valB[31]~678_combout\ & 
-- (\myprocessor|my_reg|valB[31]~663_combout\)))) # (!\myprocessor|my_reg|valB[19]~25_combout\ & (((\myprocessor|my_reg|valB[31]~678_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[31]~663_combout\,
	datab => \myprocessor|my_reg|regs:8:reg_array|r|bits:31:r~q\,
	datac => \myprocessor|my_reg|valB[19]~25_combout\,
	datad => \myprocessor|my_reg|valB[31]~678_combout\,
	combout => \myprocessor|my_reg|valB[31]~679_combout\);

-- Location: M9K_X51_Y36_N0
\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-fibonacci-dmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myprocessor|my_control|Equal6~0_combout\,
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y36_N0
\myprocessor|mux_aluinb|F[30]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_aluinb|F[30]~91_combout\ = (\myprocessor|my_control|ALUinB~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & ((\myprocessor|my_reg|valB[30]~659_combout\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))))) # (!\myprocessor|my_control|ALUinB~0_combout\ & (((\myprocessor|my_reg|valB[30]~659_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datab => \myprocessor|my_control|ALUinB~0_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datad => \myprocessor|my_reg|valB[30]~659_combout\,
	combout => \myprocessor|mux_aluinb|F[30]~91_combout\);

-- Location: LCCOMB_X50_Y36_N30
\myprocessor|mux_rwd|F[30]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[30]~103_combout\ = (\myprocessor|mux_aluinb|F[30]~91_combout\ & ((\myprocessor|my_reg|valA[30]~644_combout\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & \myprocessor|my_control|ALUop[0]~0_combout\)))) # 
-- (!\myprocessor|mux_aluinb|F[30]~91_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (\myprocessor|my_control|ALUop[0]~0_combout\ & \myprocessor|my_reg|valA[30]~644_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[30]~91_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datac => \myprocessor|my_control|ALUop[0]~0_combout\,
	datad => \myprocessor|my_reg|valA[30]~644_combout\,
	combout => \myprocessor|mux_rwd|F[30]~103_combout\);

-- Location: LCCOMB_X50_Y31_N2
\myprocessor|my_alu|R[30]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[30]~112_combout\ = (\myprocessor|my_alu|R[31]~69_combout\ & ((\myprocessor|mux_aluinb|F[3]~67_combout\ & ((\myprocessor|my_alu|shifter_inst|LxNxxx|F[14]~13_combout\))) # (!\myprocessor|mux_aluinb|F[3]~67_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxNxx|F[14]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[31]~69_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxNxx|F[14]~7_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxNxxx|F[14]~13_combout\,
	datad => \myprocessor|mux_aluinb|F[3]~67_combout\,
	combout => \myprocessor|my_alu|R[30]~112_combout\);

-- Location: LCCOMB_X50_Y34_N2
\myprocessor|my_alu|adder_inst|upper1|carry[14]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|carry[14]~12_combout\ = (\myprocessor|my_alu|adder_inst|upper1|carry[13]~11_combout\ & ((\myprocessor|my_reg|valA[29]~604_combout\) # (\myprocessor|my_control|ALUop[0]~1_combout\ $ 
-- (!\myprocessor|mux_aluinb|F[29]~89_combout\)))) # (!\myprocessor|my_alu|adder_inst|upper1|carry[13]~11_combout\ & (\myprocessor|my_reg|valA[29]~604_combout\ & (\myprocessor|my_control|ALUop[0]~1_combout\ $ (!\myprocessor|mux_aluinb|F[29]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[0]~1_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper1|carry[13]~11_combout\,
	datac => \myprocessor|my_reg|valA[29]~604_combout\,
	datad => \myprocessor|mux_aluinb|F[29]~89_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|carry[14]~12_combout\);

-- Location: LCCOMB_X53_Y35_N30
\myprocessor|my_alu|adder_inst|upper0|sum[14]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|sum[14]~5_combout\ = \myprocessor|my_reg|valA[30]~644_combout\ $ (\myprocessor|mux_aluinb|F[30]~91_combout\ $ (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31)) # 
-- (!\myprocessor|my_control|ALUop[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datab => \myprocessor|my_control|ALUop[0]~0_combout\,
	datac => \myprocessor|my_reg|valA[30]~644_combout\,
	datad => \myprocessor|mux_aluinb|F[30]~91_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|sum[14]~5_combout\);

-- Location: LCCOMB_X53_Y35_N6
\myprocessor|my_alu|adder_inst|upper0|carry[14]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|carry[14]~12_combout\ = (\myprocessor|my_reg|valA[29]~604_combout\ & ((\myprocessor|my_alu|adder_inst|upper0|carry[13]~11_combout\) # (\myprocessor|my_control|ALUop[0]~1_combout\ $ 
-- (!\myprocessor|mux_aluinb|F[29]~89_combout\)))) # (!\myprocessor|my_reg|valA[29]~604_combout\ & (\myprocessor|my_alu|adder_inst|upper0|carry[13]~11_combout\ & (\myprocessor|my_control|ALUop[0]~1_combout\ $ (!\myprocessor|mux_aluinb|F[29]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[0]~1_combout\,
	datab => \myprocessor|mux_aluinb|F[29]~89_combout\,
	datac => \myprocessor|my_reg|valA[29]~604_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper0|carry[13]~11_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|carry[14]~12_combout\);

-- Location: LCCOMB_X53_Y35_N0
\myprocessor|my_alu|R[30]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[30]~111_combout\ = \myprocessor|my_alu|adder_inst|upper0|sum[14]~5_combout\ $ (((\myprocessor|my_alu|adder_inst|lower|cout~0_combout\ & (!\myprocessor|my_alu|adder_inst|upper1|carry[14]~12_combout\)) # 
-- (!\myprocessor|my_alu|adder_inst|lower|cout~0_combout\ & ((!\myprocessor|my_alu|adder_inst|upper0|carry[14]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper1|carry[14]~12_combout\,
	datab => \myprocessor|my_alu|adder_inst|lower|cout~0_combout\,
	datac => \myprocessor|my_alu|adder_inst|upper0|sum[14]~5_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper0|carry[14]~12_combout\,
	combout => \myprocessor|my_alu|R[30]~111_combout\);

-- Location: LCCOMB_X49_Y31_N18
\myprocessor|my_alu|R[30]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[30]~113_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[29]~604_combout\)) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[30]~644_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datac => \myprocessor|my_reg|valA[29]~604_combout\,
	datad => \myprocessor|my_reg|valA[30]~644_combout\,
	combout => \myprocessor|my_alu|R[30]~113_combout\);

-- Location: LCCOMB_X49_Y31_N28
\myprocessor|my_alu|R[30]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[30]~114_combout\ = (!\myprocessor|mux_aluinb|F[2]~65_combout\ & ((\myprocessor|mux_aluinb|F[1]~93_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxxN|F[28]~2_combout\))) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- (\myprocessor|my_alu|R[30]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datab => \myprocessor|my_alu|R[30]~113_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxxN|F[28]~2_combout\,
	datad => \myprocessor|mux_aluinb|F[2]~65_combout\,
	combout => \myprocessor|my_alu|R[30]~114_combout\);

-- Location: LCCOMB_X49_Y31_N14
\myprocessor|my_alu|R[30]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[30]~115_combout\ = (!\myprocessor|mux_aluinb|F[3]~67_combout\ & ((\myprocessor|my_alu|R[30]~114_combout\) # ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~51_combout\ & \myprocessor|mux_aluinb|F[2]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~51_combout\,
	datab => \myprocessor|my_alu|R[30]~114_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|mux_aluinb|F[3]~67_combout\,
	combout => \myprocessor|my_alu|R[30]~115_combout\);

-- Location: LCCOMB_X50_Y31_N20
\myprocessor|my_alu|R[30]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[30]~116_combout\ = (\myprocessor|my_control|ALUop[0]~1_combout\ & ((\myprocessor|my_alu|R[30]~115_combout\) # ((\myprocessor|mux_aluinb|F[3]~67_combout\ & \myprocessor|my_alu|shifter_inst|LxxNxx|F[22]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[30]~115_combout\,
	datab => \myprocessor|mux_aluinb|F[3]~67_combout\,
	datac => \myprocessor|my_control|ALUop[0]~1_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxNxx|F[22]~13_combout\,
	combout => \myprocessor|my_alu|R[30]~116_combout\);

-- Location: LCCOMB_X50_Y31_N22
\myprocessor|my_alu|R[30]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[30]~117_combout\ = (!\myprocessor|mux_aluinb|F[4]~68_combout\ & ((\myprocessor|my_alu|R[30]~116_combout\) # ((\myprocessor|my_alu|shifter_inst|RxNxxx|F~19_combout\ & !\myprocessor|my_control|ALUop[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxNxxx|F~19_combout\,
	datab => \myprocessor|my_alu|R[30]~116_combout\,
	datac => \myprocessor|my_control|ALUop[0]~1_combout\,
	datad => \myprocessor|mux_aluinb|F[4]~68_combout\,
	combout => \myprocessor|my_alu|R[30]~117_combout\);

-- Location: LCCOMB_X50_Y36_N6
\myprocessor|my_alu|R[30]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[30]~118_combout\ = (\myprocessor|my_control|ALUop[2]~2_combout\ & (((\myprocessor|my_alu|R[30]~111_combout\)))) # (!\myprocessor|my_control|ALUop[2]~2_combout\ & ((\myprocessor|my_alu|R[30]~112_combout\) # 
-- ((\myprocessor|my_alu|R[30]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[30]~112_combout\,
	datab => \myprocessor|my_alu|R[30]~111_combout\,
	datac => \myprocessor|my_control|ALUop[2]~2_combout\,
	datad => \myprocessor|my_alu|R[30]~117_combout\,
	combout => \myprocessor|my_alu|R[30]~118_combout\);

-- Location: LCCOMB_X50_Y36_N8
\myprocessor|mux_rwd|F[30]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[30]~97_combout\ = (\myprocessor|my_control|ALUop[1]~3_combout\ & (\myprocessor|mux_rwd|F[30]~103_combout\ & (\myprocessor|my_control|ALUop[2]~2_combout\))) # (!\myprocessor|my_control|ALUop[1]~3_combout\ & 
-- (((\myprocessor|my_alu|R[30]~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rwd|F[30]~103_combout\,
	datab => \myprocessor|my_control|ALUop[1]~3_combout\,
	datac => \myprocessor|my_control|ALUop[2]~2_combout\,
	datad => \myprocessor|my_alu|R[30]~118_combout\,
	combout => \myprocessor|mux_rwd|F[30]~97_combout\);

-- Location: LCCOMB_X58_Y36_N22
\myprocessor|mux_input_out|F~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~89_combout\ = (\myprocessor|mux_input_out|F~0_combout\ & ((\myprocessor|my_control|Equal5~0_combout\ & (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(30))) # (!\myprocessor|my_control|Equal5~0_combout\ & 
-- ((\myprocessor|mux_rwd|F[30]~97_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal5~0_combout\,
	datab => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(30),
	datac => \myprocessor|mux_input_out|F~0_combout\,
	datad => \myprocessor|mux_rwd|F[30]~97_combout\,
	combout => \myprocessor|mux_input_out|F~89_combout\);

-- Location: FF_X60_Y35_N23
\myprocessor|my_reg|regs:8:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~89_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[8]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:8:reg_array|r|bits:30:r~q\);

-- Location: LCCOMB_X57_Y38_N2
\myprocessor|my_reg|valB[30]~640\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[30]~640_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (\myprocessor|my_reg|regs:20:reg_array|r|bits:30:r~q\)) # (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|regs:21:reg_array|r|bits:30:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:20:reg_array|r|bits:30:r~q\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_reg|valB[19]~684_combout\,
	combout => \myprocessor|my_reg|valB[30]~640_combout\);

-- Location: LCCOMB_X58_Y42_N18
\myprocessor|my_reg|valB[30]~641\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[30]~641_combout\ = (\myprocessor|my_reg|valB[30]~640_combout\ & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:30:r~q\) # ((!\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[30]~640_combout\ & 
-- (((\myprocessor|my_reg|regs:23:reg_array|r|bits:30:r~q\ & \myprocessor|my_reg|valB[19]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[30]~640_combout\,
	datab => \myprocessor|my_reg|regs:22:reg_array|r|bits:30:r~q\,
	datac => \myprocessor|my_reg|regs:23:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[30]~641_combout\);

-- Location: LCCOMB_X60_Y42_N4
\myprocessor|my_reg|valB[30]~642\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[30]~642_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|valB[19]~12_combout\)) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (\myprocessor|my_reg|regs:17:reg_array|r|bits:30:r~q\)) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|regs:18:reg_array|r|bits:30:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_reg|regs:18:reg_array|r|bits:30:r~q\,
	combout => \myprocessor|my_reg|valB[30]~642_combout\);

-- Location: LCCOMB_X59_Y42_N16
\myprocessor|my_reg|valB[30]~643\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[30]~643_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[30]~642_combout\ & ((\myprocessor|my_reg|regs:19:reg_array|r|bits:30:r~q\))) # (!\myprocessor|my_reg|valB[30]~642_combout\ & 
-- (\myprocessor|my_reg|valB[30]~641_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[30]~642_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[30]~641_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_reg|valB[30]~642_combout\,
	combout => \myprocessor|my_reg|valB[30]~643_combout\);

-- Location: LCCOMB_X56_Y39_N0
\myprocessor|my_reg|valB[30]~645\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[30]~645_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\) # ((\myprocessor|my_reg|regs:31:reg_array|r|bits:30:r~q\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|regs:29:reg_array|r|bits:30:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_reg|regs:29:reg_array|r|bits:30:r~q\,
	combout => \myprocessor|my_reg|valB[30]~645_combout\);

-- Location: LCCOMB_X56_Y39_N2
\myprocessor|my_reg|valB[30]~646\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[30]~646_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[30]~645_combout\ & ((\myprocessor|my_reg|regs:30:reg_array|r|bits:30:r~q\))) # (!\myprocessor|my_reg|valB[30]~645_combout\ & 
-- (\myprocessor|my_reg|regs:28:reg_array|r|bits:30:r~q\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[30]~645_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:28:reg_array|r|bits:30:r~q\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_reg|valB[30]~645_combout\,
	combout => \myprocessor|my_reg|valB[30]~646_combout\);

-- Location: LCCOMB_X56_Y40_N4
\myprocessor|my_reg|valB[30]~647\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[30]~647_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|valB[19]~22_combout\)) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\ & 
-- ((\myprocessor|my_reg|valB[30]~646_combout\))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:30:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_reg|valB[30]~646_combout\,
	combout => \myprocessor|my_reg|valB[30]~647_combout\);

-- Location: LCCOMB_X60_Y39_N30
\myprocessor|my_reg|valB[30]~648\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[30]~648_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[30]~647_combout\ & ((\myprocessor|my_reg|regs:27:reg_array|r|bits:30:r~q\))) # (!\myprocessor|my_reg|valB[30]~647_combout\ & 
-- (\myprocessor|my_reg|regs:25:reg_array|r|bits:30:r~q\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[30]~647_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|regs:25:reg_array|r|bits:30:r~q\,
	datac => \myprocessor|my_reg|regs:27:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_reg|valB[30]~647_combout\,
	combout => \myprocessor|my_reg|valB[30]~648_combout\);

-- Location: LCCOMB_X60_Y39_N28
\myprocessor|my_reg|valB[30]~644\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[30]~644_combout\ = (\myprocessor|mux_rdst|F[3]~1_combout\ & (((\myprocessor|my_reg|regs:24:reg_array|r|bits:30:r~q\) # (\myprocessor|my_reg|valB[19]~31_combout\)))) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & 
-- (\myprocessor|my_reg|regs:16:reg_array|r|bits:30:r~q\ & ((!\myprocessor|my_reg|valB[19]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:16:reg_array|r|bits:30:r~q\,
	datab => \myprocessor|mux_rdst|F[3]~1_combout\,
	datac => \myprocessor|my_reg|regs:24:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_reg|valB[19]~31_combout\,
	combout => \myprocessor|my_reg|valB[30]~644_combout\);

-- Location: LCCOMB_X60_Y39_N16
\myprocessor|my_reg|valB[30]~649\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[30]~649_combout\ = (\myprocessor|my_reg|valB[19]~31_combout\ & ((\myprocessor|my_reg|valB[30]~644_combout\ & ((\myprocessor|my_reg|valB[30]~648_combout\))) # (!\myprocessor|my_reg|valB[30]~644_combout\ & 
-- (\myprocessor|my_reg|valB[30]~643_combout\)))) # (!\myprocessor|my_reg|valB[19]~31_combout\ & (((\myprocessor|my_reg|valB[30]~644_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[30]~643_combout\,
	datab => \myprocessor|my_reg|valB[19]~31_combout\,
	datac => \myprocessor|my_reg|valB[30]~648_combout\,
	datad => \myprocessor|my_reg|valB[30]~644_combout\,
	combout => \myprocessor|my_reg|valB[30]~649_combout\);

-- Location: LCCOMB_X61_Y32_N20
\myprocessor|my_reg|valB[30]~654\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[30]~654_combout\ = (\myprocessor|my_reg|valB[19]~50_combout\ & ((\myprocessor|my_reg|regs:4:reg_array|r|bits:30:r~q\) # ((\myprocessor|my_reg|valB[19]~48_combout\)))) # (!\myprocessor|my_reg|valB[19]~50_combout\ & 
-- (((\myprocessor|my_reg|regs:5:reg_array|r|bits:30:r~q\ & !\myprocessor|my_reg|valB[19]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~50_combout\,
	datab => \myprocessor|my_reg|regs:4:reg_array|r|bits:30:r~q\,
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_reg|valB[19]~48_combout\,
	combout => \myprocessor|my_reg|valB[30]~654_combout\);

-- Location: LCCOMB_X60_Y36_N20
\myprocessor|my_reg|valB[30]~655\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[30]~655_combout\ = (\myprocessor|my_reg|valB[19]~51_combout\ & ((\myprocessor|my_reg|valB[30]~654_combout\ & ((\myprocessor|my_reg|regs:6:reg_array|r|bits:30:r~q\))) # (!\myprocessor|my_reg|valB[30]~654_combout\ & 
-- (\myprocessor|my_reg|regs:7:reg_array|r|bits:30:r~q\)))) # (!\myprocessor|my_reg|valB[19]~51_combout\ & (((\myprocessor|my_reg|valB[30]~654_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~51_combout\,
	datab => \myprocessor|my_reg|regs:7:reg_array|r|bits:30:r~q\,
	datac => \myprocessor|my_reg|regs:6:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_reg|valB[30]~654_combout\,
	combout => \myprocessor|my_reg|valB[30]~655_combout\);

-- Location: LCCOMB_X59_Y36_N16
\myprocessor|my_reg|valB[30]~656\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[30]~656_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[19]~46_combout\) # ((\myprocessor|my_reg|regs:3:reg_array|r|bits:30:r~q\)))) # (!\myprocessor|my_reg|valB[19]~45_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|valB[30]~655_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~45_combout\,
	datab => \myprocessor|my_reg|valB[19]~46_combout\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_reg|valB[30]~655_combout\,
	combout => \myprocessor|my_reg|valB[30]~656_combout\);

-- Location: LCCOMB_X59_Y36_N18
\myprocessor|my_reg|valB[30]~657\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[30]~657_combout\ = (\myprocessor|my_reg|valB[30]~656_combout\ & (((\myprocessor|my_reg|regs:1:reg_array|r|bits:30:r~q\) # (!\myprocessor|my_reg|valB[19]~46_combout\)))) # (!\myprocessor|my_reg|valB[30]~656_combout\ & 
-- (\myprocessor|my_reg|regs:2:reg_array|r|bits:30:r~q\ & (\myprocessor|my_reg|valB[19]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:2:reg_array|r|bits:30:r~q\,
	datab => \myprocessor|my_reg|valB[30]~656_combout\,
	datac => \myprocessor|my_reg|valB[19]~46_combout\,
	datad => \myprocessor|my_reg|regs:1:reg_array|r|bits:30:r~q\,
	combout => \myprocessor|my_reg|valB[30]~657_combout\);

-- Location: LCCOMB_X60_Y36_N26
\myprocessor|my_reg|valB[30]~652\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[30]~652_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (\myprocessor|my_reg|regs:9:reg_array|r|bits:30:r~q\)) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|regs:10:reg_array|r|bits:30:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|regs:9:reg_array|r|bits:30:r~q\,
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_reg|valB[19]~12_combout\,
	combout => \myprocessor|my_reg|valB[30]~652_combout\);

-- Location: LCCOMB_X57_Y38_N28
\myprocessor|my_reg|valB[30]~650\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[30]~650_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[19]~680_combout\) # ((\myprocessor|my_reg|regs:12:reg_array|r|bits:30:r~q\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|regs:13:reg_array|r|bits:30:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_reg|regs:12:reg_array|r|bits:30:r~q\,
	combout => \myprocessor|my_reg|valB[30]~650_combout\);

-- Location: LCCOMB_X58_Y36_N30
\myprocessor|my_reg|valB[30]~651\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[30]~651_combout\ = (\myprocessor|my_reg|valB[30]~650_combout\ & ((\myprocessor|my_reg|regs:14:reg_array|r|bits:30:r~q\) # ((!\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[30]~650_combout\ & 
-- (((\myprocessor|my_reg|regs:15:reg_array|r|bits:30:r~q\ & \myprocessor|my_reg|valB[19]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:14:reg_array|r|bits:30:r~q\,
	datab => \myprocessor|my_reg|valB[30]~650_combout\,
	datac => \myprocessor|my_reg|regs:15:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[30]~651_combout\);

-- Location: LCCOMB_X60_Y36_N22
\myprocessor|my_reg|valB[30]~653\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[30]~653_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[30]~652_combout\ & (\myprocessor|my_reg|regs:11:reg_array|r|bits:30:r~q\)) # (!\myprocessor|my_reg|valB[30]~652_combout\ & 
-- ((\myprocessor|my_reg|valB[30]~651_combout\))))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[30]~652_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|regs:11:reg_array|r|bits:30:r~q\,
	datac => \myprocessor|my_reg|valB[30]~652_combout\,
	datad => \myprocessor|my_reg|valB[30]~651_combout\,
	combout => \myprocessor|my_reg|valB[30]~653_combout\);

-- Location: LCCOMB_X59_Y36_N20
\myprocessor|my_reg|valB[30]~658\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[30]~658_combout\ = (\myprocessor|my_reg|valB[19]~25_combout\ & (((\myprocessor|my_reg|valB[19]~39_combout\) # (\myprocessor|my_reg|valB[30]~653_combout\)))) # (!\myprocessor|my_reg|valB[19]~25_combout\ & 
-- (\myprocessor|my_reg|valB[30]~657_combout\ & (!\myprocessor|my_reg|valB[19]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~25_combout\,
	datab => \myprocessor|my_reg|valB[30]~657_combout\,
	datac => \myprocessor|my_reg|valB[19]~39_combout\,
	datad => \myprocessor|my_reg|valB[30]~653_combout\,
	combout => \myprocessor|my_reg|valB[30]~658_combout\);

-- Location: LCCOMB_X59_Y36_N14
\myprocessor|my_reg|valB[30]~659\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[30]~659_combout\ = (\myprocessor|my_reg|valB[19]~39_combout\ & ((\myprocessor|my_reg|valB[30]~658_combout\ & (\myprocessor|my_reg|regs:8:reg_array|r|bits:30:r~q\)) # (!\myprocessor|my_reg|valB[30]~658_combout\ & 
-- ((\myprocessor|my_reg|valB[30]~649_combout\))))) # (!\myprocessor|my_reg|valB[19]~39_combout\ & (((\myprocessor|my_reg|valB[30]~658_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:8:reg_array|r|bits:30:r~q\,
	datab => \myprocessor|my_reg|valB[30]~649_combout\,
	datac => \myprocessor|my_reg|valB[19]~39_combout\,
	datad => \myprocessor|my_reg|valB[30]~658_combout\,
	combout => \myprocessor|my_reg|valB[30]~659_combout\);

-- Location: LCCOMB_X53_Y31_N8
\myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~17_combout\ = (\myprocessor|mux_aluinb|F[3]~67_combout\ & ((\myprocessor|mux_aluinb|F[2]~65_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~12_combout\))) # (!\myprocessor|mux_aluinb|F[2]~65_combout\ 
-- & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~14_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~12_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|mux_aluinb|F[3]~67_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~17_combout\);

-- Location: LCCOMB_X53_Y31_N10
\myprocessor|my_alu|R[31]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[31]~104_combout\ = (\myprocessor|my_alu|R[31]~69_combout\ & ((\myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~17_combout\) # ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[15]~8_combout\ & !\myprocessor|mux_aluinb|F[3]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxNxx|F[15]~8_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~17_combout\,
	datac => \myprocessor|my_alu|R[31]~69_combout\,
	datad => \myprocessor|mux_aluinb|F[3]~67_combout\,
	combout => \myprocessor|my_alu|R[31]~104_combout\);

-- Location: LCCOMB_X52_Y31_N22
\myprocessor|my_alu|R[31]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[31]~105_combout\ = (\myprocessor|mux_aluinb|F[0]~62_combout\ & (\myprocessor|my_reg|valA[30]~644_combout\)) # (!\myprocessor|mux_aluinb|F[0]~62_combout\ & ((\myprocessor|my_reg|valA[31]~624_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datac => \myprocessor|my_reg|valA[30]~644_combout\,
	datad => \myprocessor|my_reg|valA[31]~624_combout\,
	combout => \myprocessor|my_alu|R[31]~105_combout\);

-- Location: LCCOMB_X49_Y31_N8
\myprocessor|my_alu|R[31]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[31]~106_combout\ = (!\myprocessor|mux_aluinb|F[2]~65_combout\ & ((\myprocessor|mux_aluinb|F[1]~93_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxxN|F[29]~3_combout\)) # (!\myprocessor|mux_aluinb|F[1]~93_combout\ & 
-- ((\myprocessor|my_alu|R[31]~105_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxxN|F[29]~3_combout\,
	datac => \myprocessor|mux_aluinb|F[1]~93_combout\,
	datad => \myprocessor|my_alu|R[31]~105_combout\,
	combout => \myprocessor|my_alu|R[31]~106_combout\);

-- Location: LCCOMB_X53_Y31_N20
\myprocessor|my_alu|R[31]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[31]~107_combout\ = (!\myprocessor|mux_aluinb|F[3]~67_combout\ & ((\myprocessor|my_alu|R[31]~106_combout\) # ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~52_combout\ & \myprocessor|mux_aluinb|F[2]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[31]~106_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~52_combout\,
	datac => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datad => \myprocessor|mux_aluinb|F[3]~67_combout\,
	combout => \myprocessor|my_alu|R[31]~107_combout\);

-- Location: LCCOMB_X53_Y31_N22
\myprocessor|my_alu|R[31]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[31]~108_combout\ = (\myprocessor|my_control|ALUop[0]~1_combout\ & ((\myprocessor|my_alu|R[31]~107_combout\) # ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[23]~14_combout\ & \myprocessor|mux_aluinb|F[3]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[0]~1_combout\,
	datab => \myprocessor|my_alu|R[31]~107_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxNxx|F[23]~14_combout\,
	datad => \myprocessor|mux_aluinb|F[3]~67_combout\,
	combout => \myprocessor|my_alu|R[31]~108_combout\);

-- Location: LCCOMB_X54_Y35_N18
\myprocessor|my_alu|R[31]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[31]~109_combout\ = (!\myprocessor|mux_aluinb|F[4]~68_combout\ & ((\myprocessor|my_alu|R[31]~108_combout\) # ((!\myprocessor|my_control|ALUop[0]~1_combout\ & \myprocessor|my_alu|shifter_inst|RxNxxx|F~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[4]~68_combout\,
	datab => \myprocessor|my_control|ALUop[0]~1_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxNxxx|F~20_combout\,
	datad => \myprocessor|my_alu|R[31]~108_combout\,
	combout => \myprocessor|my_alu|R[31]~109_combout\);

-- Location: LCCOMB_X54_Y35_N12
\myprocessor|my_alu|R[31]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[31]~110_combout\ = (\myprocessor|my_control|ALUop[2]~2_combout\ & (((!\myprocessor|my_alu|adder_inst|upper|F[15]~0_combout\)))) # (!\myprocessor|my_control|ALUop[2]~2_combout\ & ((\myprocessor|my_alu|R[31]~104_combout\) # 
-- ((\myprocessor|my_alu|R[31]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[2]~2_combout\,
	datab => \myprocessor|my_alu|R[31]~104_combout\,
	datac => \myprocessor|my_alu|adder_inst|upper|F[15]~0_combout\,
	datad => \myprocessor|my_alu|R[31]~109_combout\,
	combout => \myprocessor|my_alu|R[31]~110_combout\);

-- Location: LCCOMB_X54_Y35_N28
\myprocessor|mux_rwd|F[31]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[31]~102_combout\ = (\myprocessor|my_reg|valA[31]~624_combout\ & ((\myprocessor|mux_aluinb|F[31]~92_combout\) # ((\myprocessor|my_control|ALUop[0]~0_combout\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31))))) # 
-- (!\myprocessor|my_reg|valA[31]~624_combout\ & (\myprocessor|my_control|ALUop[0]~0_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & \myprocessor|mux_aluinb|F[31]~92_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[0]~0_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datac => \myprocessor|my_reg|valA[31]~624_combout\,
	datad => \myprocessor|mux_aluinb|F[31]~92_combout\,
	combout => \myprocessor|mux_rwd|F[31]~102_combout\);

-- Location: LCCOMB_X54_Y35_N6
\myprocessor|mux_rwd|F[31]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rwd|F[31]~96_combout\ = (\myprocessor|my_control|ALUop[1]~3_combout\ & (((\myprocessor|my_control|ALUop[2]~2_combout\ & \myprocessor|mux_rwd|F[31]~102_combout\)))) # (!\myprocessor|my_control|ALUop[1]~3_combout\ & 
-- (\myprocessor|my_alu|R[31]~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[31]~110_combout\,
	datab => \myprocessor|my_control|ALUop[1]~3_combout\,
	datac => \myprocessor|my_control|ALUop[2]~2_combout\,
	datad => \myprocessor|mux_rwd|F[31]~102_combout\,
	combout => \myprocessor|mux_rwd|F[31]~96_combout\);

-- Location: LCCOMB_X54_Y35_N16
\myprocessor|mux_input_out|F~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~88_combout\ = (\myprocessor|mux_input_out|F~0_combout\ & ((\myprocessor|my_control|Equal5~0_combout\ & (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(31))) # (!\myprocessor|my_control|Equal5~0_combout\ & 
-- ((\myprocessor|mux_rwd|F[31]~96_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(31),
	datab => \myprocessor|my_control|Equal5~0_combout\,
	datac => \myprocessor|mux_input_out|F~0_combout\,
	datad => \myprocessor|mux_rwd|F[31]~96_combout\,
	combout => \myprocessor|mux_input_out|F~88_combout\);

-- Location: FF_X62_Y35_N31
\myprocessor|my_reg|regs:10:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~88_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:10:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X63_Y36_N26
\myprocessor|my_reg|valA[31]~605\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[31]~605_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|regs:9:reg_array|r|bits:31:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|regs:8:reg_array|r|bits:31:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|regs:9:reg_array|r|bits:31:r~q\,
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[31]~605_combout\);

-- Location: LCCOMB_X63_Y35_N22
\myprocessor|my_reg|valA[31]~606\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[31]~606_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[31]~605_combout\ & ((\myprocessor|my_reg|regs:11:reg_array|r|bits:31:r~q\))) # 
-- (!\myprocessor|my_reg|valA[31]~605_combout\ & (\myprocessor|my_reg|regs:10:reg_array|r|bits:31:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_reg|valA[31]~605_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|regs:10:reg_array|r|bits:31:r~q\,
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_reg|valA[31]~605_combout\,
	combout => \myprocessor|my_reg|valA[31]~606_combout\);

-- Location: LCCOMB_X56_Y41_N28
\myprocessor|my_reg|valA[31]~607\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[31]~607_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:25:reg_array|r|bits:31:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_reg|regs:17:reg_array|r|bits:31:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:25:reg_array|r|bits:31:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[31]~607_combout\);

-- Location: LCCOMB_X56_Y39_N16
\myprocessor|my_reg|valA[31]~608\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[31]~608_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[31]~607_combout\ & (\myprocessor|my_reg|regs:29:reg_array|r|bits:31:r~q\)) # 
-- (!\myprocessor|my_reg|valA[31]~607_combout\ & ((\myprocessor|my_reg|regs:21:reg_array|r|bits:31:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|valA[31]~607_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|valA[31]~607_combout\,
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_reg|regs:21:reg_array|r|bits:31:r~q\,
	combout => \myprocessor|my_reg|valA[31]~608_combout\);

-- Location: LCCOMB_X57_Y39_N16
\myprocessor|my_reg|valA[31]~611\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[31]~611_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:24:reg_array|r|bits:31:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\myprocessor|my_reg|regs:16:reg_array|r|bits:31:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_reg|regs:24:reg_array|r|bits:31:r~q\,
	combout => \myprocessor|my_reg|valA[31]~611_combout\);

-- Location: LCCOMB_X57_Y39_N10
\myprocessor|my_reg|valA[31]~612\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[31]~612_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[31]~611_combout\ & ((\myprocessor|my_reg|regs:28:reg_array|r|bits:31:r~q\))) # 
-- (!\myprocessor|my_reg|valA[31]~611_combout\ & (\myprocessor|my_reg|regs:20:reg_array|r|bits:31:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|valA[31]~611_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:20:reg_array|r|bits:31:r~q\,
	datac => \myprocessor|my_reg|regs:28:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_reg|valA[31]~611_combout\,
	combout => \myprocessor|my_reg|valA[31]~612_combout\);

-- Location: LCCOMB_X55_Y40_N6
\myprocessor|my_reg|valA[31]~609\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[31]~609_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:31:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|regs:18:reg_array|r|bits:31:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:22:reg_array|r|bits:31:r~q\,
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[31]~609_combout\);

-- Location: LCCOMB_X65_Y41_N22
\myprocessor|my_reg|valA[31]~610\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[31]~610_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[31]~609_combout\ & ((\myprocessor|my_reg|regs:30:reg_array|r|bits:31:r~q\))) # 
-- (!\myprocessor|my_reg|valA[31]~609_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:31:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|valA[31]~609_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:26:reg_array|r|bits:31:r~q\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_reg|valA[31]~609_combout\,
	combout => \myprocessor|my_reg|valA[31]~610_combout\);

-- Location: LCCOMB_X57_Y39_N28
\myprocessor|my_reg|valA[31]~613\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[31]~613_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_reg|valA[31]~610_combout\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|valA[31]~612_combout\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[31]~612_combout\,
	datab => \myprocessor|my_reg|valA[31]~610_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_reg|valA[31]~613_combout\);

-- Location: LCCOMB_X59_Y40_N30
\myprocessor|my_reg|valA[31]~614\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[31]~614_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|regs:23:reg_array|r|bits:31:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_reg|regs:19:reg_array|r|bits:31:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|regs:23:reg_array|r|bits:31:r~q\,
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[31]~614_combout\);

-- Location: LCCOMB_X59_Y41_N22
\myprocessor|my_reg|valA[31]~615\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[31]~615_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[31]~614_combout\ & (\myprocessor|my_reg|regs:31:reg_array|r|bits:31:r~q\)) # 
-- (!\myprocessor|my_reg|valA[31]~614_combout\ & ((\myprocessor|my_reg|regs:27:reg_array|r|bits:31:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|valA[31]~614_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|valA[31]~614_combout\,
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_reg|regs:27:reg_array|r|bits:31:r~q\,
	combout => \myprocessor|my_reg|valA[31]~615_combout\);

-- Location: LCCOMB_X56_Y39_N26
\myprocessor|my_reg|valA[31]~616\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[31]~616_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[31]~613_combout\ & ((\myprocessor|my_reg|valA[31]~615_combout\))) # (!\myprocessor|my_reg|valA[31]~613_combout\ & 
-- (\myprocessor|my_reg|valA[31]~608_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|valA[31]~613_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[31]~608_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|valA[31]~613_combout\,
	datad => \myprocessor|my_reg|valA[31]~615_combout\,
	combout => \myprocessor|my_reg|valA[31]~616_combout\);

-- Location: LCCOMB_X61_Y32_N26
\myprocessor|my_reg|valA[31]~617\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[31]~617_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:6:reg_array|r|bits:31:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\myprocessor|my_reg|regs:4:reg_array|r|bits:31:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|regs:6:reg_array|r|bits:31:r~q\,
	datac => \myprocessor|my_reg|regs:4:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[31]~617_combout\);

-- Location: LCCOMB_X62_Y32_N20
\myprocessor|my_reg|valA[31]~618\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[31]~618_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[31]~617_combout\ & ((\myprocessor|my_reg|regs:7:reg_array|r|bits:31:r~q\))) # 
-- (!\myprocessor|my_reg|valA[31]~617_combout\ & (\myprocessor|my_reg|regs:5:reg_array|r|bits:31:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_reg|valA[31]~617_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:5:reg_array|r|bits:31:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_reg|valA[31]~617_combout\,
	combout => \myprocessor|my_reg|valA[31]~618_combout\);

-- Location: LCCOMB_X62_Y32_N10
\myprocessor|my_reg|valA[31]~619\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[31]~619_combout\ = (\myprocessor|my_reg|valA[16]~17_combout\ & ((\myprocessor|my_reg|valA[16]~18_combout\ & (\myprocessor|my_reg|valA[31]~618_combout\)) # (!\myprocessor|my_reg|valA[16]~18_combout\ & 
-- ((\myprocessor|my_reg|regs:1:reg_array|r|bits:31:r~q\))))) # (!\myprocessor|my_reg|valA[16]~17_combout\ & (((\myprocessor|my_reg|valA[16]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~17_combout\,
	datab => \myprocessor|my_reg|valA[31]~618_combout\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_reg|valA[16]~18_combout\,
	combout => \myprocessor|my_reg|valA[31]~619_combout\);

-- Location: LCCOMB_X63_Y33_N26
\myprocessor|my_reg|valA[31]~620\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[31]~620_combout\ = (\myprocessor|my_reg|valA[31]~619_combout\ & ((\myprocessor|my_reg|regs:3:reg_array|r|bits:31:r~q\) # ((!\myprocessor|my_reg|valA[16]~14_combout\)))) # (!\myprocessor|my_reg|valA[31]~619_combout\ & 
-- (((\myprocessor|my_reg|regs:2:reg_array|r|bits:31:r~q\ & \myprocessor|my_reg|valA[16]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[31]~619_combout\,
	datab => \myprocessor|my_reg|regs:3:reg_array|r|bits:31:r~q\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_reg|valA[16]~14_combout\,
	combout => \myprocessor|my_reg|valA[31]~620_combout\);

-- Location: LCCOMB_X56_Y35_N22
\myprocessor|my_reg|valA[31]~621\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[31]~621_combout\ = (\myprocessor|my_reg|valA[16]~10_combout\ & ((\myprocessor|my_reg|valA[16]~13_combout\) # ((\myprocessor|my_reg|valA[31]~616_combout\)))) # (!\myprocessor|my_reg|valA[16]~10_combout\ & 
-- (!\myprocessor|my_reg|valA[16]~13_combout\ & ((\myprocessor|my_reg|valA[31]~620_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~10_combout\,
	datab => \myprocessor|my_reg|valA[16]~13_combout\,
	datac => \myprocessor|my_reg|valA[31]~616_combout\,
	datad => \myprocessor|my_reg|valA[31]~620_combout\,
	combout => \myprocessor|my_reg|valA[31]~621_combout\);

-- Location: LCCOMB_X59_Y37_N14
\myprocessor|my_reg|valA[31]~622\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[31]~622_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:14:reg_array|r|bits:31:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\myprocessor|my_reg|regs:12:reg_array|r|bits:31:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_reg|regs:14:reg_array|r|bits:31:r~q\,
	datac => \myprocessor|my_reg|regs:12:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_reg|valA[31]~622_combout\);

-- Location: LCCOMB_X57_Y38_N8
\myprocessor|my_reg|valA[31]~623\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[31]~623_combout\ = (\myprocessor|my_reg|valA[31]~622_combout\ & ((\myprocessor|my_reg|regs:15:reg_array|r|bits:31:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_reg|valA[31]~622_combout\ & (((\myprocessor|my_reg|regs:13:reg_array|r|bits:31:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[31]~622_combout\,
	datab => \myprocessor|my_reg|regs:15:reg_array|r|bits:31:r~q\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_reg|valA[31]~623_combout\);

-- Location: LCCOMB_X55_Y35_N10
\myprocessor|my_reg|valA[31]~624\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[31]~624_combout\ = (\myprocessor|my_reg|valA[31]~621_combout\ & (((\myprocessor|my_reg|valA[31]~623_combout\) # (!\myprocessor|my_reg|valA[16]~13_combout\)))) # (!\myprocessor|my_reg|valA[31]~621_combout\ & 
-- (\myprocessor|my_reg|valA[31]~606_combout\ & ((\myprocessor|my_reg|valA[16]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[31]~606_combout\,
	datab => \myprocessor|my_reg|valA[31]~621_combout\,
	datac => \myprocessor|my_reg|valA[31]~623_combout\,
	datad => \myprocessor|my_reg|valA[16]~13_combout\,
	combout => \myprocessor|my_reg|valA[31]~624_combout\);

-- Location: LCCOMB_X53_Y35_N12
\myprocessor|my_alu|adder_inst|upper0|sum[15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|sum[15]~4_combout\ = \myprocessor|mux_aluinb|F[31]~92_combout\ $ (\myprocessor|my_reg|valA[31]~624_combout\ $ (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31)) # 
-- (!\myprocessor|my_control|ALUop[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011001011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[31]~92_combout\,
	datab => \myprocessor|my_control|ALUop[0]~0_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datad => \myprocessor|my_reg|valA[31]~624_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|sum[15]~4_combout\);

-- Location: LCCOMB_X53_Y35_N24
\myprocessor|my_alu|adder_inst|upper0|carry[15]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|carry[15]~13_combout\ = (\myprocessor|my_reg|valA[30]~644_combout\ & ((\myprocessor|my_alu|adder_inst|upper0|carry[14]~12_combout\) # (\myprocessor|my_control|ALUop[0]~1_combout\ $ 
-- (!\myprocessor|mux_aluinb|F[30]~91_combout\)))) # (!\myprocessor|my_reg|valA[30]~644_combout\ & (\myprocessor|my_alu|adder_inst|upper0|carry[14]~12_combout\ & (\myprocessor|my_control|ALUop[0]~1_combout\ $ (!\myprocessor|mux_aluinb|F[30]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[0]~1_combout\,
	datab => \myprocessor|mux_aluinb|F[30]~91_combout\,
	datac => \myprocessor|my_reg|valA[30]~644_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper0|carry[14]~12_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|carry[15]~13_combout\);

-- Location: LCCOMB_X53_Y35_N2
\myprocessor|my_alu|adder_inst|upper1|carry[15]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|carry[15]~13_combout\ = (\myprocessor|my_reg|valA[30]~644_combout\ & ((\myprocessor|my_alu|adder_inst|upper1|carry[14]~12_combout\) # (\myprocessor|my_control|ALUop[0]~1_combout\ $ 
-- (!\myprocessor|mux_aluinb|F[30]~91_combout\)))) # (!\myprocessor|my_reg|valA[30]~644_combout\ & (\myprocessor|my_alu|adder_inst|upper1|carry[14]~12_combout\ & (\myprocessor|my_control|ALUop[0]~1_combout\ $ (!\myprocessor|mux_aluinb|F[30]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUop[0]~1_combout\,
	datab => \myprocessor|mux_aluinb|F[30]~91_combout\,
	datac => \myprocessor|my_reg|valA[30]~644_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper1|carry[14]~12_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|carry[15]~13_combout\);

-- Location: LCCOMB_X53_Y35_N4
\myprocessor|my_alu|adder_inst|upper|F[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper|F[15]~0_combout\ = \myprocessor|my_alu|adder_inst|upper0|sum[15]~4_combout\ $ (((\myprocessor|my_alu|adder_inst|lower|cout~0_combout\ & ((\myprocessor|my_alu|adder_inst|upper1|carry[15]~13_combout\))) # 
-- (!\myprocessor|my_alu|adder_inst|lower|cout~0_combout\ & (\myprocessor|my_alu|adder_inst|upper0|carry[15]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper0|sum[15]~4_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper0|carry[15]~13_combout\,
	datac => \myprocessor|my_alu|adder_inst|lower|cout~0_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper1|carry[15]~13_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper|F[15]~0_combout\);

-- Location: LCCOMB_X54_Y35_N26
\myprocessor|mux_jr|F[3]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[3]~65_combout\ = (\myprocessor|mux_jr|F[3]~26_combout\) # ((\myprocessor|mux_jr|F[3]~27_combout\ & (\myprocessor|my_alu|adder_inst|upper|F[15]~0_combout\ $ (!\myprocessor|mux_jr|F[3]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jr|F[3]~27_combout\,
	datab => \myprocessor|mux_jr|F[3]~26_combout\,
	datac => \myprocessor|my_alu|adder_inst|upper|F[15]~0_combout\,
	datad => \myprocessor|mux_jr|F[3]~29_combout\,
	combout => \myprocessor|mux_jr|F[3]~65_combout\);

-- Location: LCCOMB_X52_Y37_N8
\myprocessor|adder_pc|upper|F~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_pc|upper|F~6_combout\ = (\myprocessor|PC|bits:8:r~q\ & (((!\myprocessor|PC|bits:4:r~q\) # (!\myprocessor|PC|bits:5:r~q\)) # (!\myprocessor|adder_pc|lower|carry~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|adder_pc|lower|carry~1_combout\,
	datab => \myprocessor|PC|bits:5:r~q\,
	datac => \myprocessor|PC|bits:4:r~q\,
	datad => \myprocessor|PC|bits:8:r~q\,
	combout => \myprocessor|adder_pc|upper|F~6_combout\);

-- Location: LCCOMB_X52_Y37_N12
\myprocessor|adder_br|upper0|carry~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_br|upper0|carry~0_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(6) & (\myprocessor|PC|bits:6:r~q\ $ (\myprocessor|adder_pc|lower|carry~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|PC|bits:6:r~q\,
	datab => \myprocessor|adder_pc|lower|carry~3_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(6),
	combout => \myprocessor|adder_br|upper0|carry~0_combout\);

-- Location: LCCOMB_X53_Y37_N8
\myprocessor|adder_br|upper0|carry[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_br|upper0|carry[2]~1_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(7) & ((\myprocessor|adder_pc|upper|F~2_combout\) # ((\myprocessor|adder_pc|upper|F~1_combout\) # 
-- (\myprocessor|adder_br|upper0|carry~0_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(7) & (\myprocessor|adder_br|upper0|carry~0_combout\ & ((\myprocessor|adder_pc|upper|F~2_combout\) # 
-- (\myprocessor|adder_pc|upper|F~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|adder_pc|upper|F~2_combout\,
	datab => \myprocessor|adder_pc|upper|F~1_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(7),
	datad => \myprocessor|adder_br|upper0|carry~0_combout\,
	combout => \myprocessor|adder_br|upper0|carry[2]~1_combout\);

-- Location: LCCOMB_X52_Y37_N14
\myprocessor|adder_pc|upper|F~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_pc|upper|F~5_combout\ = (\myprocessor|adder_pc|lower|carry~3_combout\ & (\myprocessor|PC|bits:8:r~q\ $ (((\myprocessor|PC|bits:7:r~q\ & \myprocessor|PC|bits:6:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|PC|bits:8:r~q\,
	datab => \myprocessor|PC|bits:7:r~q\,
	datac => \myprocessor|PC|bits:6:r~q\,
	datad => \myprocessor|adder_pc|lower|carry~3_combout\,
	combout => \myprocessor|adder_pc|upper|F~5_combout\);

-- Location: LCCOMB_X53_Y37_N2
\myprocessor|adder_br|upper0|carry[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_br|upper0|carry[3]~2_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(8) & ((\myprocessor|adder_pc|upper|F~6_combout\) # ((\myprocessor|adder_br|upper0|carry[2]~1_combout\) # 
-- (\myprocessor|adder_pc|upper|F~5_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(8) & (\myprocessor|adder_br|upper0|carry[2]~1_combout\ & ((\myprocessor|adder_pc|upper|F~6_combout\) # 
-- (\myprocessor|adder_pc|upper|F~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|adder_pc|upper|F~6_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(8),
	datac => \myprocessor|adder_br|upper0|carry[2]~1_combout\,
	datad => \myprocessor|adder_pc|upper|F~5_combout\,
	combout => \myprocessor|adder_br|upper0|carry[3]~2_combout\);

-- Location: LCCOMB_X50_Y37_N14
\myprocessor|adder_pc|lower|carry~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_pc|lower|carry~4_combout\ = (\myprocessor|adder_pc|lower|carry~1_combout\ & \myprocessor|PC|bits:4:r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|adder_pc|lower|carry~1_combout\,
	datac => \myprocessor|PC|bits:4:r~q\,
	combout => \myprocessor|adder_pc|lower|carry~4_combout\);

-- Location: LCCOMB_X55_Y37_N12
\myprocessor|adder_pc|upper|F~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_pc|upper|F~8_combout\ = (\myprocessor|PC|bits:5:r~q\ & (\myprocessor|adder_pc|lower|carry~4_combout\ & (\myprocessor|adder_pc|upper1|carry~0_combout\ $ (\myprocessor|PC|bits:9:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|PC|bits:5:r~q\,
	datab => \myprocessor|adder_pc|lower|carry~4_combout\,
	datac => \myprocessor|adder_pc|upper1|carry~0_combout\,
	datad => \myprocessor|PC|bits:9:r~q\,
	combout => \myprocessor|adder_pc|upper|F~8_combout\);

-- Location: LCCOMB_X55_Y37_N18
\myprocessor|adder_pc|upper|F~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_pc|upper|F~7_combout\ = (\myprocessor|PC|bits:9:r~q\ & (((!\myprocessor|PC|bits:4:r~q\) # (!\myprocessor|adder_pc|lower|carry~1_combout\)) # (!\myprocessor|PC|bits:5:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|PC|bits:5:r~q\,
	datab => \myprocessor|adder_pc|lower|carry~1_combout\,
	datac => \myprocessor|PC|bits:4:r~q\,
	datad => \myprocessor|PC|bits:9:r~q\,
	combout => \myprocessor|adder_pc|upper|F~7_combout\);

-- Location: LCCOMB_X54_Y37_N18
\myprocessor|adder_br|upper0|sum[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_br|upper0|sum\(3) = \myprocessor|adder_br|upper0|carry[3]~2_combout\ $ (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(9) $ (((\myprocessor|adder_pc|upper|F~8_combout\) # (\myprocessor|adder_pc|upper|F~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|adder_br|upper0|carry[3]~2_combout\,
	datab => \myprocessor|adder_pc|upper|F~8_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(9),
	datad => \myprocessor|adder_pc|upper|F~7_combout\,
	combout => \myprocessor|adder_br|upper0|sum\(3));

-- Location: LCCOMB_X54_Y37_N28
\myprocessor|mux_jr|F[9]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[9]~51_combout\ = (\myprocessor|mux_jr|F[11]~46_combout\ & (\myprocessor|mux_jr|F[3]~65_combout\)) # (!\myprocessor|mux_jr|F[11]~46_combout\ & ((\myprocessor|mux_jr|F[3]~65_combout\ & ((\myprocessor|adder_br|upper0|sum\(3)))) # 
-- (!\myprocessor|mux_jr|F[3]~65_combout\ & (\myprocessor|adder_pc|upper|F[3]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jr|F[11]~46_combout\,
	datab => \myprocessor|mux_jr|F[3]~65_combout\,
	datac => \myprocessor|adder_pc|upper|F[3]~9_combout\,
	datad => \myprocessor|adder_br|upper0|sum\(3),
	combout => \myprocessor|mux_jr|F[9]~51_combout\);

-- Location: LCCOMB_X52_Y37_N4
\myprocessor|adder_br|upper1|carry[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_br|upper1|carry\(1) = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(6)) # (\myprocessor|PC|bits:6:r~q\ $ (\myprocessor|adder_pc|lower|carry~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|PC|bits:6:r~q\,
	datab => \myprocessor|adder_pc|lower|carry~3_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(6),
	combout => \myprocessor|adder_br|upper1|carry\(1));

-- Location: LCCOMB_X53_Y37_N26
\myprocessor|adder_br|upper1|carry[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_br|upper1|carry[2]~0_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(7) & ((\myprocessor|adder_pc|upper|F~2_combout\) # ((\myprocessor|adder_br|upper1|carry\(1)) # (\myprocessor|adder_pc|upper|F~1_combout\)))) 
-- # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(7) & (\myprocessor|adder_br|upper1|carry\(1) & ((\myprocessor|adder_pc|upper|F~2_combout\) # (\myprocessor|adder_pc|upper|F~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|adder_pc|upper|F~2_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(7),
	datac => \myprocessor|adder_br|upper1|carry\(1),
	datad => \myprocessor|adder_pc|upper|F~1_combout\,
	combout => \myprocessor|adder_br|upper1|carry[2]~0_combout\);

-- Location: LCCOMB_X53_Y37_N12
\myprocessor|adder_br|upper1|carry[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_br|upper1|carry[3]~1_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(8) & ((\myprocessor|adder_pc|upper|F~6_combout\) # ((\myprocessor|adder_br|upper1|carry[2]~0_combout\) # 
-- (\myprocessor|adder_pc|upper|F~5_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(8) & (\myprocessor|adder_br|upper1|carry[2]~0_combout\ & ((\myprocessor|adder_pc|upper|F~6_combout\) # 
-- (\myprocessor|adder_pc|upper|F~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|adder_pc|upper|F~6_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(8),
	datac => \myprocessor|adder_br|upper1|carry[2]~0_combout\,
	datad => \myprocessor|adder_pc|upper|F~5_combout\,
	combout => \myprocessor|adder_br|upper1|carry[3]~1_combout\);

-- Location: LCCOMB_X54_Y37_N6
\myprocessor|adder_br|upper1|sum[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_br|upper1|sum\(3) = \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(9) $ (\myprocessor|adder_pc|upper|F[3]~9_combout\ $ (\myprocessor|adder_br|upper1|carry[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(9),
	datac => \myprocessor|adder_pc|upper|F[3]~9_combout\,
	datad => \myprocessor|adder_br|upper1|carry[3]~1_combout\,
	combout => \myprocessor|adder_br|upper1|sum\(3));

-- Location: LCCOMB_X54_Y37_N24
\myprocessor|mux_jr|F[9]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[9]~52_combout\ = (\myprocessor|mux_jr|F[11]~46_combout\ & ((\myprocessor|mux_jr|F[9]~51_combout\ & ((\myprocessor|adder_br|upper1|sum\(3)))) # (!\myprocessor|mux_jr|F[9]~51_combout\ & 
-- (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(9))))) # (!\myprocessor|mux_jr|F[11]~46_combout\ & (\myprocessor|mux_jr|F[9]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jr|F[11]~46_combout\,
	datab => \myprocessor|mux_jr|F[9]~51_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(9),
	datad => \myprocessor|adder_br|upper1|sum\(3),
	combout => \myprocessor|mux_jr|F[9]~52_combout\);

-- Location: LCCOMB_X54_Y37_N8
\myprocessor|mux_jr|F[9]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[9]~61_combout\ = (\myprocessor|my_control|Equal8~0_combout\ & (\myprocessor|my_reg|valB[9]~279_combout\)) # (!\myprocessor|my_control|Equal8~0_combout\ & ((\myprocessor|mux_jr|F[9]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal8~0_combout\,
	datac => \myprocessor|my_reg|valB[9]~279_combout\,
	datad => \myprocessor|mux_jr|F[9]~52_combout\,
	combout => \myprocessor|mux_jr|F[9]~61_combout\);

-- Location: FF_X54_Y37_N9
\myprocessor|PC|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|mux_jr|F[9]~61_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|PC|bits:9:r~q\);

-- Location: LCCOMB_X55_Y37_N24
\myprocessor|adder_pc|upper|F[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_pc|upper|F[4]~10_combout\ = \myprocessor|PC|bits:10:r~q\ $ (((\myprocessor|PC|bits:9:r~q\ & (\myprocessor|adder_pc|lower|carry~3_combout\ & \myprocessor|adder_pc|upper1|carry~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|PC|bits:9:r~q\,
	datab => \myprocessor|adder_pc|lower|carry~3_combout\,
	datac => \myprocessor|adder_pc|upper1|carry~0_combout\,
	datad => \myprocessor|PC|bits:10:r~q\,
	combout => \myprocessor|adder_pc|upper|F[4]~10_combout\);

-- Location: M9K_X51_Y37_N0
\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-fibonacci-dmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myprocessor|my_control|Equal6~0_combout\,
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y37_N28
\myprocessor|mux_input_out|F~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~44_combout\ = (!\myprocessor|my_control|Equal3~1_combout\ & ((\myprocessor|my_control|Equal5~0_combout\ & (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(10))) # (!\myprocessor|my_control|Equal5~0_combout\ & 
-- ((\myprocessor|my_alu|R[10]~94_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal5~0_combout\,
	datab => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(10),
	datac => \myprocessor|my_alu|R[10]~94_combout\,
	datad => \myprocessor|my_control|Equal3~1_combout\,
	combout => \myprocessor|mux_input_out|F~44_combout\);

-- Location: LCCOMB_X55_Y37_N2
\myprocessor|mux_input_out|F~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~45_combout\ = (!\myprocessor|my_control|Equal1~2_combout\ & ((\myprocessor|mux_input_out|F~44_combout\) # ((\myprocessor|adder_pc|upper|F[4]~10_combout\ & \myprocessor|my_control|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal1~2_combout\,
	datab => \myprocessor|adder_pc|upper|F[4]~10_combout\,
	datac => \myprocessor|my_control|Equal3~1_combout\,
	datad => \myprocessor|mux_input_out|F~44_combout\,
	combout => \myprocessor|mux_input_out|F~45_combout\);

-- Location: FF_X66_Y41_N5
\myprocessor|my_reg|regs:19:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:19:reg_array|r|bits:10:r~q\);

-- Location: FF_X63_Y42_N9
\myprocessor|my_reg|regs:23:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:23:reg_array|r|bits:10:r~q\);

-- Location: LCCOMB_X66_Y41_N4
\myprocessor|my_reg|valA[10]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[10]~252_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)) # ((\myprocessor|my_reg|regs:23:reg_array|r|bits:10:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|regs:19:reg_array|r|bits:10:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_reg|regs:23:reg_array|r|bits:10:r~q\,
	combout => \myprocessor|my_reg|valA[10]~252_combout\);

-- Location: FF_X61_Y41_N13
\myprocessor|my_reg|regs:27:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:27:reg_array|r|bits:10:r~q\);

-- Location: FF_X65_Y40_N7
\myprocessor|my_reg|regs:31:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:31:reg_array|r|bits:10:r~q\);

-- Location: LCCOMB_X61_Y41_N12
\myprocessor|my_reg|valA[10]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[10]~253_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|valA[10]~252_combout\ & ((\myprocessor|my_reg|regs:31:reg_array|r|bits:10:r~q\))) # 
-- (!\myprocessor|my_reg|valA[10]~252_combout\ & (\myprocessor|my_reg|regs:27:reg_array|r|bits:10:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_reg|valA[10]~252_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|valA[10]~252_combout\,
	datac => \myprocessor|my_reg|regs:27:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_reg|regs:31:reg_array|r|bits:10:r~q\,
	combout => \myprocessor|my_reg|valA[10]~253_combout\);

-- Location: LCCOMB_X66_Y42_N8
\myprocessor|my_reg|regs:22:reg_array|r|bits:10:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:22:reg_array|r|bits:10:r~feeder_combout\ = \myprocessor|mux_input_out|F~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~45_combout\,
	combout => \myprocessor|my_reg|regs:22:reg_array|r|bits:10:r~feeder_combout\);

-- Location: FF_X66_Y42_N9
\myprocessor|my_reg|regs:22:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:22:reg_array|r|bits:10:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[22]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:22:reg_array|r|bits:10:r~q\);

-- Location: FF_X62_Y42_N17
\myprocessor|my_reg|regs:18:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:18:reg_array|r|bits:10:r~q\);

-- Location: LCCOMB_X62_Y42_N16
\myprocessor|my_reg|valA[10]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[10]~245_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|regs:22:reg_array|r|bits:10:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\myprocessor|my_reg|regs:18:reg_array|r|bits:10:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:22:reg_array|r|bits:10:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[10]~245_combout\);

-- Location: FF_X65_Y41_N17
\myprocessor|my_reg|regs:26:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[26]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:26:reg_array|r|bits:10:r~q\);

-- Location: FF_X65_Y40_N5
\myprocessor|my_reg|regs:30:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:30:reg_array|r|bits:10:r~q\);

-- Location: LCCOMB_X65_Y40_N4
\myprocessor|my_reg|valA[10]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[10]~246_combout\ = (\myprocessor|my_reg|valA[10]~245_combout\ & (((\myprocessor|my_reg|regs:30:reg_array|r|bits:10:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_reg|valA[10]~245_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:10:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[10]~245_combout\,
	datab => \myprocessor|my_reg|regs:26:reg_array|r|bits:10:r~q\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_reg|valA[10]~246_combout\);

-- Location: FF_X63_Y42_N23
\myprocessor|my_reg|regs:21:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:21:reg_array|r|bits:10:r~q\);

-- Location: FF_X61_Y41_N27
\myprocessor|my_reg|regs:25:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[25]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:25:reg_array|r|bits:10:r~q\);

-- Location: FF_X62_Y39_N5
\myprocessor|my_reg|regs:17:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:17:reg_array|r|bits:10:r~q\);

-- Location: LCCOMB_X62_Y39_N4
\myprocessor|my_reg|valA[10]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[10]~247_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:25:reg_array|r|bits:10:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_reg|regs:17:reg_array|r|bits:10:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_reg|regs:25:reg_array|r|bits:10:r~q\,
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[10]~247_combout\);

-- Location: FF_X62_Y39_N23
\myprocessor|my_reg|regs:29:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[29]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:29:reg_array|r|bits:10:r~q\);

-- Location: LCCOMB_X62_Y39_N22
\myprocessor|my_reg|valA[10]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[10]~248_combout\ = (\myprocessor|my_reg|valA[10]~247_combout\ & (((\myprocessor|my_reg|regs:29:reg_array|r|bits:10:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_reg|valA[10]~247_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:10:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:21:reg_array|r|bits:10:r~q\,
	datab => \myprocessor|my_reg|valA[10]~247_combout\,
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_reg|valA[10]~248_combout\);

-- Location: FF_X65_Y39_N3
\myprocessor|my_reg|regs:16:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:16:reg_array|r|bits:10:r~q\);

-- Location: FF_X58_Y39_N25
\myprocessor|my_reg|regs:24:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:24:reg_array|r|bits:10:r~q\);

-- Location: LCCOMB_X65_Y39_N2
\myprocessor|my_reg|valA[10]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[10]~249_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_reg|regs:24:reg_array|r|bits:10:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\myprocessor|my_reg|regs:16:reg_array|r|bits:10:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_reg|regs:24:reg_array|r|bits:10:r~q\,
	combout => \myprocessor|my_reg|valA[10]~249_combout\);

-- Location: FF_X65_Y39_N5
\myprocessor|my_reg|regs:28:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:28:reg_array|r|bits:10:r~q\);

-- Location: LCCOMB_X66_Y42_N2
\myprocessor|my_reg|regs:20:reg_array|r|bits:10:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:20:reg_array|r|bits:10:r~feeder_combout\ = \myprocessor|mux_input_out|F~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~45_combout\,
	combout => \myprocessor|my_reg|regs:20:reg_array|r|bits:10:r~feeder_combout\);

-- Location: FF_X66_Y42_N3
\myprocessor|my_reg|regs:20:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:20:reg_array|r|bits:10:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:20:reg_array|r|bits:10:r~q\);

-- Location: LCCOMB_X65_Y39_N4
\myprocessor|my_reg|valA[10]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[10]~250_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_reg|valA[10]~249_combout\ & (\myprocessor|my_reg|regs:28:reg_array|r|bits:10:r~q\)) # 
-- (!\myprocessor|my_reg|valA[10]~249_combout\ & ((\myprocessor|my_reg|regs:20:reg_array|r|bits:10:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_reg|valA[10]~249_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_reg|valA[10]~249_combout\,
	datac => \myprocessor|my_reg|regs:28:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_reg|regs:20:reg_array|r|bits:10:r~q\,
	combout => \myprocessor|my_reg|valA[10]~250_combout\);

-- Location: LCCOMB_X62_Y37_N18
\myprocessor|my_reg|valA[10]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[10]~251_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|valA[10]~248_combout\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|valA[10]~250_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[10]~248_combout\,
	datab => \myprocessor|my_reg|valA[10]~250_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_reg|valA[10]~251_combout\);

-- Location: LCCOMB_X58_Y37_N24
\myprocessor|my_reg|valA[10]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[10]~254_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[10]~251_combout\ & (\myprocessor|my_reg|valA[10]~253_combout\)) # (!\myprocessor|my_reg|valA[10]~251_combout\ & 
-- ((\myprocessor|my_reg|valA[10]~246_combout\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_reg|valA[10]~251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[10]~253_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|valA[10]~246_combout\,
	datad => \myprocessor|my_reg|valA[10]~251_combout\,
	combout => \myprocessor|my_reg|valA[10]~254_combout\);

-- Location: FF_X62_Y34_N19
\myprocessor|my_reg|regs:1:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:1:reg_array|r|bits:10:r~q\);

-- Location: FF_X61_Y34_N5
\myprocessor|my_reg|regs:6:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:6:reg_array|r|bits:10:r~q\);

-- Location: FF_X61_Y34_N31
\myprocessor|my_reg|regs:7:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:7:reg_array|r|bits:10:r~q\);

-- Location: FF_X60_Y34_N11
\myprocessor|my_reg|regs:4:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:4:reg_array|r|bits:10:r~q\);

-- Location: FF_X60_Y34_N17
\myprocessor|my_reg|regs:5:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:5:reg_array|r|bits:10:r~q\);

-- Location: LCCOMB_X60_Y34_N10
\myprocessor|my_reg|valA[10]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[10]~257_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_reg|regs:5:reg_array|r|bits:10:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:4:reg_array|r|bits:10:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:4:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_reg|regs:5:reg_array|r|bits:10:r~q\,
	combout => \myprocessor|my_reg|valA[10]~257_combout\);

-- Location: LCCOMB_X61_Y34_N30
\myprocessor|my_reg|valA[10]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[10]~258_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|valA[10]~257_combout\ & ((\myprocessor|my_reg|regs:7:reg_array|r|bits:10:r~q\))) # 
-- (!\myprocessor|my_reg|valA[10]~257_combout\ & (\myprocessor|my_reg|regs:6:reg_array|r|bits:10:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_reg|valA[10]~257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|regs:6:reg_array|r|bits:10:r~q\,
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_reg|valA[10]~257_combout\,
	combout => \myprocessor|my_reg|valA[10]~258_combout\);

-- Location: LCCOMB_X62_Y34_N18
\myprocessor|my_reg|valA[10]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[10]~259_combout\ = (\myprocessor|my_reg|valA[16]~18_combout\ & (((\myprocessor|my_reg|valA[10]~258_combout\)) # (!\myprocessor|my_reg|valA[16]~17_combout\))) # (!\myprocessor|my_reg|valA[16]~18_combout\ & 
-- (\myprocessor|my_reg|valA[16]~17_combout\ & (\myprocessor|my_reg|regs:1:reg_array|r|bits:10:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~18_combout\,
	datab => \myprocessor|my_reg|valA[16]~17_combout\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_reg|valA[10]~258_combout\,
	combout => \myprocessor|my_reg|valA[10]~259_combout\);

-- Location: FF_X62_Y34_N25
\myprocessor|my_reg|regs:2:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:2:reg_array|r|bits:10:r~q\);

-- Location: FF_X63_Y34_N5
\myprocessor|my_reg|regs:3:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:3:reg_array|r|bits:10:r~q\);

-- Location: LCCOMB_X62_Y34_N24
\myprocessor|my_reg|valA[10]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[10]~260_combout\ = (\myprocessor|my_reg|valA[16]~14_combout\ & ((\myprocessor|my_reg|valA[10]~259_combout\ & ((\myprocessor|my_reg|regs:3:reg_array|r|bits:10:r~q\))) # (!\myprocessor|my_reg|valA[10]~259_combout\ & 
-- (\myprocessor|my_reg|regs:2:reg_array|r|bits:10:r~q\)))) # (!\myprocessor|my_reg|valA[16]~14_combout\ & (\myprocessor|my_reg|valA[10]~259_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~14_combout\,
	datab => \myprocessor|my_reg|valA[10]~259_combout\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_reg|regs:3:reg_array|r|bits:10:r~q\,
	combout => \myprocessor|my_reg|valA[10]~260_combout\);

-- Location: FF_X61_Y35_N9
\myprocessor|my_reg|regs:8:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[8]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:8:reg_array|r|bits:10:r~q\);

-- Location: FF_X62_Y35_N17
\myprocessor|my_reg|regs:10:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:10:reg_array|r|bits:10:r~q\);

-- Location: LCCOMB_X61_Y35_N8
\myprocessor|my_reg|valA[10]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[10]~255_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_reg|regs:10:reg_array|r|bits:10:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\myprocessor|my_reg|regs:8:reg_array|r|bits:10:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_reg|regs:10:reg_array|r|bits:10:r~q\,
	combout => \myprocessor|my_reg|valA[10]~255_combout\);

-- Location: FF_X63_Y35_N19
\myprocessor|my_reg|regs:11:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:11:reg_array|r|bits:10:r~q\);

-- Location: LCCOMB_X66_Y35_N20
\myprocessor|my_reg|regs:9:reg_array|r|bits:10:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|regs:9:reg_array|r|bits:10:r~feeder_combout\ = \myprocessor|mux_input_out|F~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|mux_input_out|F~45_combout\,
	combout => \myprocessor|my_reg|regs:9:reg_array|r|bits:10:r~feeder_combout\);

-- Location: FF_X66_Y35_N21
\myprocessor|my_reg|regs:9:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_reg|regs:9:reg_array|r|bits:10:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_reg|inEnable[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:9:reg_array|r|bits:10:r~q\);

-- Location: LCCOMB_X63_Y35_N18
\myprocessor|my_reg|valA[10]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[10]~256_combout\ = (\myprocessor|my_reg|valA[10]~255_combout\ & (((\myprocessor|my_reg|regs:11:reg_array|r|bits:10:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (!\myprocessor|my_reg|valA[10]~255_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_reg|regs:9:reg_array|r|bits:10:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[10]~255_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_reg|regs:9:reg_array|r|bits:10:r~q\,
	combout => \myprocessor|my_reg|valA[10]~256_combout\);

-- Location: LCCOMB_X58_Y37_N26
\myprocessor|my_reg|valA[10]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[10]~261_combout\ = (\myprocessor|my_reg|valA[16]~10_combout\ & (\myprocessor|my_reg|valA[16]~13_combout\)) # (!\myprocessor|my_reg|valA[16]~10_combout\ & ((\myprocessor|my_reg|valA[16]~13_combout\ & 
-- ((\myprocessor|my_reg|valA[10]~256_combout\))) # (!\myprocessor|my_reg|valA[16]~13_combout\ & (\myprocessor|my_reg|valA[10]~260_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~10_combout\,
	datab => \myprocessor|my_reg|valA[16]~13_combout\,
	datac => \myprocessor|my_reg|valA[10]~260_combout\,
	datad => \myprocessor|my_reg|valA[10]~256_combout\,
	combout => \myprocessor|my_reg|valA[10]~261_combout\);

-- Location: FF_X62_Y37_N29
\myprocessor|my_reg|regs:13:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:13:reg_array|r|bits:10:r~q\);

-- Location: FF_X62_Y38_N25
\myprocessor|my_reg|regs:12:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:12:reg_array|r|bits:10:r~q\);

-- Location: LCCOMB_X62_Y38_N24
\myprocessor|my_reg|valA[10]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[10]~262_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_reg|regs:13:reg_array|r|bits:10:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_reg|regs:12:reg_array|r|bits:10:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_reg|regs:13:reg_array|r|bits:10:r~q\,
	datac => \myprocessor|my_reg|regs:12:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_reg|valA[10]~262_combout\);

-- Location: FF_X58_Y37_N29
\myprocessor|my_reg|regs:14:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:14:reg_array|r|bits:10:r~q\);

-- Location: FF_X57_Y37_N23
\myprocessor|my_reg|regs:15:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:15:reg_array|r|bits:10:r~q\);

-- Location: LCCOMB_X58_Y37_N28
\myprocessor|my_reg|valA[10]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[10]~263_combout\ = (\myprocessor|my_reg|valA[10]~262_combout\ & (((\myprocessor|my_reg|regs:15:reg_array|r|bits:10:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\myprocessor|my_reg|valA[10]~262_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_reg|regs:14:reg_array|r|bits:10:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[10]~262_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_reg|regs:14:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_reg|regs:15:reg_array|r|bits:10:r~q\,
	combout => \myprocessor|my_reg|valA[10]~263_combout\);

-- Location: LCCOMB_X58_Y37_N6
\myprocessor|my_reg|valA[10]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valA[10]~264_combout\ = (\myprocessor|my_reg|valA[16]~10_combout\ & ((\myprocessor|my_reg|valA[10]~261_combout\ & ((\myprocessor|my_reg|valA[10]~263_combout\))) # (!\myprocessor|my_reg|valA[10]~261_combout\ & 
-- (\myprocessor|my_reg|valA[10]~254_combout\)))) # (!\myprocessor|my_reg|valA[16]~10_combout\ & (((\myprocessor|my_reg|valA[10]~261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[16]~10_combout\,
	datab => \myprocessor|my_reg|valA[10]~254_combout\,
	datac => \myprocessor|my_reg|valA[10]~261_combout\,
	datad => \myprocessor|my_reg|valA[10]~263_combout\,
	combout => \myprocessor|my_reg|valA[10]~264_combout\);

-- Location: LCCOMB_X50_Y36_N16
\myprocessor|mux_jr|F[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[3]~13_combout\ = (\myprocessor|my_reg|valA[10]~264_combout\ & (\myprocessor|mux_aluinb|F[10]~74_combout\ & (\myprocessor|my_reg|valA[11]~284_combout\ $ (!\myprocessor|mux_aluinb|F[11]~73_combout\)))) # 
-- (!\myprocessor|my_reg|valA[10]~264_combout\ & (!\myprocessor|mux_aluinb|F[10]~74_combout\ & (\myprocessor|my_reg|valA[11]~284_combout\ $ (!\myprocessor|mux_aluinb|F[11]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[10]~264_combout\,
	datab => \myprocessor|mux_aluinb|F[10]~74_combout\,
	datac => \myprocessor|my_reg|valA[11]~284_combout\,
	datad => \myprocessor|mux_aluinb|F[11]~73_combout\,
	combout => \myprocessor|mux_jr|F[3]~13_combout\);

-- Location: LCCOMB_X53_Y36_N8
\myprocessor|mux_jr|F[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[3]~11_combout\ = (\myprocessor|mux_aluinb|F[6]~70_combout\ & (\myprocessor|my_reg|valA[6]~184_combout\ & (\myprocessor|my_reg|valA[7]~204_combout\ $ (!\myprocessor|mux_aluinb|F[7]~69_combout\)))) # 
-- (!\myprocessor|mux_aluinb|F[6]~70_combout\ & (!\myprocessor|my_reg|valA[6]~184_combout\ & (\myprocessor|my_reg|valA[7]~204_combout\ $ (!\myprocessor|mux_aluinb|F[7]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[6]~70_combout\,
	datab => \myprocessor|my_reg|valA[6]~184_combout\,
	datac => \myprocessor|my_reg|valA[7]~204_combout\,
	datad => \myprocessor|mux_aluinb|F[7]~69_combout\,
	combout => \myprocessor|mux_jr|F[3]~11_combout\);

-- Location: LCCOMB_X58_Y33_N24
\myprocessor|mux_jr|F[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[3]~14_combout\ = (\myprocessor|mux_aluinb|F[13]~75_combout\ & (\myprocessor|my_reg|valA[13]~324_combout\ & (\myprocessor|my_reg|valA[12]~304_combout\ $ (!\myprocessor|mux_aluinb|F[12]~76_combout\)))) # 
-- (!\myprocessor|mux_aluinb|F[13]~75_combout\ & (!\myprocessor|my_reg|valA[13]~324_combout\ & (\myprocessor|my_reg|valA[12]~304_combout\ $ (!\myprocessor|mux_aluinb|F[12]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[13]~75_combout\,
	datab => \myprocessor|my_reg|valA[13]~324_combout\,
	datac => \myprocessor|my_reg|valA[12]~304_combout\,
	datad => \myprocessor|mux_aluinb|F[12]~76_combout\,
	combout => \myprocessor|mux_jr|F[3]~14_combout\);

-- Location: LCCOMB_X53_Y36_N18
\myprocessor|mux_jr|F[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[3]~12_combout\ = (\myprocessor|mux_aluinb|F[8]~71_combout\ & (\myprocessor|my_reg|valA[8]~244_combout\ & (\myprocessor|mux_aluinb|F[9]~72_combout\ $ (!\myprocessor|my_reg|valA[9]~224_combout\)))) # 
-- (!\myprocessor|mux_aluinb|F[8]~71_combout\ & (!\myprocessor|my_reg|valA[8]~244_combout\ & (\myprocessor|mux_aluinb|F[9]~72_combout\ $ (!\myprocessor|my_reg|valA[9]~224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[8]~71_combout\,
	datab => \myprocessor|my_reg|valA[8]~244_combout\,
	datac => \myprocessor|mux_aluinb|F[9]~72_combout\,
	datad => \myprocessor|my_reg|valA[9]~224_combout\,
	combout => \myprocessor|mux_jr|F[3]~12_combout\);

-- Location: LCCOMB_X54_Y35_N2
\myprocessor|mux_jr|F[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[3]~15_combout\ = (\myprocessor|mux_jr|F[3]~13_combout\ & (\myprocessor|mux_jr|F[3]~11_combout\ & (\myprocessor|mux_jr|F[3]~14_combout\ & \myprocessor|mux_jr|F[3]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jr|F[3]~13_combout\,
	datab => \myprocessor|mux_jr|F[3]~11_combout\,
	datac => \myprocessor|mux_jr|F[3]~14_combout\,
	datad => \myprocessor|mux_jr|F[3]~12_combout\,
	combout => \myprocessor|mux_jr|F[3]~15_combout\);

-- Location: LCCOMB_X55_Y33_N0
\myprocessor|my_alu|isEqual~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|isEqual~0_combout\ = \myprocessor|my_reg|valA[1]~44_combout\ $ (((\myprocessor|my_control|ALUinB~1_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1))) # (!\myprocessor|my_control|ALUinB~1_combout\ & 
-- ((\myprocessor|my_reg|valB[1]~199_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[1]~44_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1),
	datac => \myprocessor|my_reg|valB[1]~199_combout\,
	datad => \myprocessor|my_control|ALUinB~1_combout\,
	combout => \myprocessor|my_alu|isEqual~0_combout\);

-- Location: LCCOMB_X55_Y35_N28
\myprocessor|mux_jr|F[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[3]~5_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & 
-- \myprocessor|my_control|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datad => \myprocessor|my_control|Equal0~0_combout\,
	combout => \myprocessor|mux_jr|F[3]~5_combout\);

-- Location: LCCOMB_X55_Y35_N6
\myprocessor|mux_jr|F[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[3]~6_combout\ = (!\myprocessor|my_alu|isEqual~0_combout\ & (\myprocessor|mux_jr|F[3]~5_combout\ & (\myprocessor|mux_aluinb|F[0]~62_combout\ $ (!\myprocessor|my_reg|valA[0]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|isEqual~0_combout\,
	datab => \myprocessor|mux_aluinb|F[0]~62_combout\,
	datac => \myprocessor|my_reg|valA[0]~24_combout\,
	datad => \myprocessor|mux_jr|F[3]~5_combout\,
	combout => \myprocessor|mux_jr|F[3]~6_combout\);

-- Location: LCCOMB_X52_Y31_N0
\myprocessor|mux_jr|F[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[3]~9_combout\ = (\myprocessor|mux_aluinb|F[4]~68_combout\ & (\myprocessor|my_reg|valA[4]~144_combout\ & (\myprocessor|my_reg|valA[3]~164_combout\ $ (!\myprocessor|mux_aluinb|F[3]~67_combout\)))) # 
-- (!\myprocessor|mux_aluinb|F[4]~68_combout\ & (!\myprocessor|my_reg|valA[4]~144_combout\ & (\myprocessor|my_reg|valA[3]~164_combout\ $ (!\myprocessor|mux_aluinb|F[3]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[4]~68_combout\,
	datab => \myprocessor|my_reg|valA[3]~164_combout\,
	datac => \myprocessor|mux_aluinb|F[3]~67_combout\,
	datad => \myprocessor|my_reg|valA[4]~144_combout\,
	combout => \myprocessor|mux_jr|F[3]~9_combout\);

-- Location: LCCOMB_X52_Y34_N0
\myprocessor|mux_jr|F[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[3]~8_combout\ = (\myprocessor|my_reg|valA[2]~124_combout\ & (\myprocessor|mux_aluinb|F[2]~65_combout\ & (\myprocessor|my_reg|valA[5]~104_combout\ $ (!\myprocessor|mux_aluinb|F[5]~66_combout\)))) # 
-- (!\myprocessor|my_reg|valA[2]~124_combout\ & (!\myprocessor|mux_aluinb|F[2]~65_combout\ & (\myprocessor|my_reg|valA[5]~104_combout\ $ (!\myprocessor|mux_aluinb|F[5]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[2]~124_combout\,
	datab => \myprocessor|mux_aluinb|F[2]~65_combout\,
	datac => \myprocessor|my_reg|valA[5]~104_combout\,
	datad => \myprocessor|mux_aluinb|F[5]~66_combout\,
	combout => \myprocessor|mux_jr|F[3]~8_combout\);

-- Location: LCCOMB_X56_Y31_N16
\myprocessor|mux_jr|F[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[3]~7_combout\ = (\myprocessor|mux_aluinb|F[16]~63_combout\ & (\myprocessor|my_reg|valA[16]~84_combout\ & (\myprocessor|mux_aluinb|F[17]~64_combout\ $ (!\myprocessor|my_reg|valA[17]~64_combout\)))) # 
-- (!\myprocessor|mux_aluinb|F[16]~63_combout\ & (!\myprocessor|my_reg|valA[16]~84_combout\ & (\myprocessor|mux_aluinb|F[17]~64_combout\ $ (!\myprocessor|my_reg|valA[17]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[16]~63_combout\,
	datab => \myprocessor|mux_aluinb|F[17]~64_combout\,
	datac => \myprocessor|my_reg|valA[17]~64_combout\,
	datad => \myprocessor|my_reg|valA[16]~84_combout\,
	combout => \myprocessor|mux_jr|F[3]~7_combout\);

-- Location: LCCOMB_X55_Y35_N24
\myprocessor|mux_jr|F[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[3]~10_combout\ = (\myprocessor|mux_jr|F[3]~6_combout\ & (\myprocessor|mux_jr|F[3]~9_combout\ & (\myprocessor|mux_jr|F[3]~8_combout\ & \myprocessor|mux_jr|F[3]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jr|F[3]~6_combout\,
	datab => \myprocessor|mux_jr|F[3]~9_combout\,
	datac => \myprocessor|mux_jr|F[3]~8_combout\,
	datad => \myprocessor|mux_jr|F[3]~7_combout\,
	combout => \myprocessor|mux_jr|F[3]~10_combout\);

-- Location: LCCOMB_X53_Y35_N10
\myprocessor|mux_jr|F[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[3]~24_combout\ = (\myprocessor|mux_aluinb|F[31]~92_combout\ & (\myprocessor|my_reg|valA[31]~624_combout\ & (\myprocessor|mux_aluinb|F[30]~91_combout\ $ (!\myprocessor|my_reg|valA[30]~644_combout\)))) # 
-- (!\myprocessor|mux_aluinb|F[31]~92_combout\ & (!\myprocessor|my_reg|valA[31]~624_combout\ & (\myprocessor|mux_aluinb|F[30]~91_combout\ $ (!\myprocessor|my_reg|valA[30]~644_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[31]~92_combout\,
	datab => \myprocessor|mux_aluinb|F[30]~91_combout\,
	datac => \myprocessor|my_reg|valA[30]~644_combout\,
	datad => \myprocessor|my_reg|valA[31]~624_combout\,
	combout => \myprocessor|mux_jr|F[3]~24_combout\);

-- Location: LCCOMB_X57_Y32_N24
\myprocessor|mux_jr|F[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[3]~22_combout\ = (\myprocessor|my_reg|valA[26]~544_combout\ & (\myprocessor|mux_aluinb|F[26]~88_combout\ & (\myprocessor|my_reg|valA[27]~564_combout\ $ (!\myprocessor|mux_aluinb|F[27]~87_combout\)))) # 
-- (!\myprocessor|my_reg|valA[26]~544_combout\ & (!\myprocessor|mux_aluinb|F[26]~88_combout\ & (\myprocessor|my_reg|valA[27]~564_combout\ $ (!\myprocessor|mux_aluinb|F[27]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[26]~544_combout\,
	datab => \myprocessor|my_reg|valA[27]~564_combout\,
	datac => \myprocessor|mux_aluinb|F[26]~88_combout\,
	datad => \myprocessor|mux_aluinb|F[27]~87_combout\,
	combout => \myprocessor|mux_jr|F[3]~22_combout\);

-- Location: LCCOMB_X53_Y35_N16
\myprocessor|mux_jr|F[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[3]~23_combout\ = (\myprocessor|my_reg|valA[29]~604_combout\ & (\myprocessor|mux_aluinb|F[29]~89_combout\ & (\myprocessor|mux_aluinb|F[28]~90_combout\ $ (!\myprocessor|my_reg|valA[28]~584_combout\)))) # 
-- (!\myprocessor|my_reg|valA[29]~604_combout\ & (!\myprocessor|mux_aluinb|F[29]~89_combout\ & (\myprocessor|mux_aluinb|F[28]~90_combout\ $ (!\myprocessor|my_reg|valA[28]~584_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[29]~604_combout\,
	datab => \myprocessor|mux_aluinb|F[28]~90_combout\,
	datac => \myprocessor|my_reg|valA[28]~584_combout\,
	datad => \myprocessor|mux_aluinb|F[29]~89_combout\,
	combout => \myprocessor|mux_jr|F[3]~23_combout\);

-- Location: LCCOMB_X55_Y32_N0
\myprocessor|mux_jr|F[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[3]~21_combout\ = (\myprocessor|mux_aluinb|F[25]~86_combout\ & (\myprocessor|my_reg|valA[25]~504_combout\ & (\myprocessor|my_reg|valA[24]~524_combout\ $ (!\myprocessor|mux_aluinb|F[24]~85_combout\)))) # 
-- (!\myprocessor|mux_aluinb|F[25]~86_combout\ & (!\myprocessor|my_reg|valA[25]~504_combout\ & (\myprocessor|my_reg|valA[24]~524_combout\ $ (!\myprocessor|mux_aluinb|F[24]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[25]~86_combout\,
	datab => \myprocessor|my_reg|valA[25]~504_combout\,
	datac => \myprocessor|my_reg|valA[24]~524_combout\,
	datad => \myprocessor|mux_aluinb|F[24]~85_combout\,
	combout => \myprocessor|mux_jr|F[3]~21_combout\);

-- Location: LCCOMB_X54_Y35_N4
\myprocessor|mux_jr|F[3]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[3]~25_combout\ = (\myprocessor|mux_jr|F[3]~24_combout\ & (\myprocessor|mux_jr|F[3]~22_combout\ & (\myprocessor|mux_jr|F[3]~23_combout\ & \myprocessor|mux_jr|F[3]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jr|F[3]~24_combout\,
	datab => \myprocessor|mux_jr|F[3]~22_combout\,
	datac => \myprocessor|mux_jr|F[3]~23_combout\,
	datad => \myprocessor|mux_jr|F[3]~21_combout\,
	combout => \myprocessor|mux_jr|F[3]~25_combout\);

-- Location: LCCOMB_X56_Y33_N0
\myprocessor|mux_jr|F[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[3]~16_combout\ = (\myprocessor|my_reg|valA[14]~344_combout\ & (\myprocessor|mux_aluinb|F[14]~78_combout\ & (\myprocessor|mux_aluinb|F[15]~77_combout\ $ (!\myprocessor|my_reg|valA[15]~364_combout\)))) # 
-- (!\myprocessor|my_reg|valA[14]~344_combout\ & (!\myprocessor|mux_aluinb|F[14]~78_combout\ & (\myprocessor|mux_aluinb|F[15]~77_combout\ $ (!\myprocessor|my_reg|valA[15]~364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[14]~344_combout\,
	datab => \myprocessor|mux_aluinb|F[15]~77_combout\,
	datac => \myprocessor|my_reg|valA[15]~364_combout\,
	datad => \myprocessor|mux_aluinb|F[14]~78_combout\,
	combout => \myprocessor|mux_jr|F[3]~16_combout\);

-- Location: LCCOMB_X56_Y34_N0
\myprocessor|mux_jr|F[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[3]~19_combout\ = (\myprocessor|mux_aluinb|F[22]~84_combout\ & (\myprocessor|my_reg|valA[22]~464_combout\ & (\myprocessor|my_reg|valA[23]~484_combout\ $ (!\myprocessor|mux_aluinb|F[23]~83_combout\)))) # 
-- (!\myprocessor|mux_aluinb|F[22]~84_combout\ & (!\myprocessor|my_reg|valA[22]~464_combout\ & (\myprocessor|my_reg|valA[23]~484_combout\ $ (!\myprocessor|mux_aluinb|F[23]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[22]~84_combout\,
	datab => \myprocessor|my_reg|valA[23]~484_combout\,
	datac => \myprocessor|mux_aluinb|F[23]~83_combout\,
	datad => \myprocessor|my_reg|valA[22]~464_combout\,
	combout => \myprocessor|mux_jr|F[3]~19_combout\);

-- Location: LCCOMB_X55_Y34_N12
\myprocessor|mux_jr|F[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[3]~17_combout\ = (\myprocessor|my_reg|valA[19]~404_combout\ & (\myprocessor|mux_aluinb|F[19]~79_combout\ & (\myprocessor|my_reg|valA[18]~384_combout\ $ (!\myprocessor|mux_aluinb|F[18]~80_combout\)))) # 
-- (!\myprocessor|my_reg|valA[19]~404_combout\ & (!\myprocessor|mux_aluinb|F[19]~79_combout\ & (\myprocessor|my_reg|valA[18]~384_combout\ $ (!\myprocessor|mux_aluinb|F[18]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valA[19]~404_combout\,
	datab => \myprocessor|mux_aluinb|F[19]~79_combout\,
	datac => \myprocessor|my_reg|valA[18]~384_combout\,
	datad => \myprocessor|mux_aluinb|F[18]~80_combout\,
	combout => \myprocessor|mux_jr|F[3]~17_combout\);

-- Location: LCCOMB_X56_Y35_N18
\myprocessor|mux_jr|F[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[3]~18_combout\ = (\myprocessor|mux_aluinb|F[21]~81_combout\ & (\myprocessor|my_reg|valA[21]~444_combout\ & (\myprocessor|mux_aluinb|F[20]~82_combout\ $ (!\myprocessor|my_reg|valA[20]~424_combout\)))) # 
-- (!\myprocessor|mux_aluinb|F[21]~81_combout\ & (!\myprocessor|my_reg|valA[21]~444_combout\ & (\myprocessor|mux_aluinb|F[20]~82_combout\ $ (!\myprocessor|my_reg|valA[20]~424_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[21]~81_combout\,
	datab => \myprocessor|my_reg|valA[21]~444_combout\,
	datac => \myprocessor|mux_aluinb|F[20]~82_combout\,
	datad => \myprocessor|my_reg|valA[20]~424_combout\,
	combout => \myprocessor|mux_jr|F[3]~18_combout\);

-- Location: LCCOMB_X56_Y35_N28
\myprocessor|mux_jr|F[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[3]~20_combout\ = (\myprocessor|mux_jr|F[3]~16_combout\ & (\myprocessor|mux_jr|F[3]~19_combout\ & (\myprocessor|mux_jr|F[3]~17_combout\ & \myprocessor|mux_jr|F[3]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jr|F[3]~16_combout\,
	datab => \myprocessor|mux_jr|F[3]~19_combout\,
	datac => \myprocessor|mux_jr|F[3]~17_combout\,
	datad => \myprocessor|mux_jr|F[3]~18_combout\,
	combout => \myprocessor|mux_jr|F[3]~20_combout\);

-- Location: LCCOMB_X55_Y35_N12
\myprocessor|mux_jr|F[3]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[3]~26_combout\ = (\myprocessor|mux_jr|F[3]~15_combout\ & (\myprocessor|mux_jr|F[3]~10_combout\ & (\myprocessor|mux_jr|F[3]~25_combout\ & \myprocessor|mux_jr|F[3]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jr|F[3]~15_combout\,
	datab => \myprocessor|mux_jr|F[3]~10_combout\,
	datac => \myprocessor|mux_jr|F[3]~25_combout\,
	datad => \myprocessor|mux_jr|F[3]~20_combout\,
	combout => \myprocessor|mux_jr|F[3]~26_combout\);

-- Location: LCCOMB_X50_Y39_N4
\myprocessor|adder_pc|lower|carry~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_pc|lower|carry~2_combout\ = (\myprocessor|PC|bits:2:r~q\ & (\myprocessor|PC|bits:0:r~q\ & \myprocessor|PC|bits:1:r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|PC|bits:2:r~q\,
	datab => \myprocessor|PC|bits:0:r~q\,
	datad => \myprocessor|PC|bits:1:r~q\,
	combout => \myprocessor|adder_pc|lower|carry~2_combout\);

-- Location: LCCOMB_X50_Y39_N20
\myprocessor|adder_br|lower|carry[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_br|lower|carry[3]~1_combout\ = (\myprocessor|adder_br|lower|carry[2]~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(2)) # (\myprocessor|adder_pc|lower|carry~0_combout\ $ (\myprocessor|PC|bits:2:r~q\)))) # 
-- (!\myprocessor|adder_br|lower|carry[2]~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(2) & (\myprocessor|adder_pc|lower|carry~0_combout\ $ (\myprocessor|PC|bits:2:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|adder_pc|lower|carry~0_combout\,
	datab => \myprocessor|adder_br|lower|carry[2]~0_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(2),
	datad => \myprocessor|PC|bits:2:r~q\,
	combout => \myprocessor|adder_br|lower|carry[3]~1_combout\);

-- Location: LCCOMB_X50_Y39_N14
\myprocessor|adder_br|lower|carry[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_br|lower|carry[4]~2_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(3) & ((\myprocessor|adder_br|lower|carry[3]~1_combout\) # (\myprocessor|adder_pc|lower|carry~2_combout\ $ (\myprocessor|PC|bits:3:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(3) & (\myprocessor|adder_br|lower|carry[3]~1_combout\ & (\myprocessor|adder_pc|lower|carry~2_combout\ $ (\myprocessor|PC|bits:3:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(3),
	datab => \myprocessor|adder_pc|lower|carry~2_combout\,
	datac => \myprocessor|PC|bits:3:r~q\,
	datad => \myprocessor|adder_br|lower|carry[3]~1_combout\,
	combout => \myprocessor|adder_br|lower|carry[4]~2_combout\);

-- Location: LCCOMB_X50_Y37_N22
\myprocessor|adder_br|lower|carry[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_br|lower|carry[5]~3_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4) & ((\myprocessor|adder_br|lower|carry[4]~2_combout\) # (\myprocessor|adder_pc|lower|carry~1_combout\ $ (\myprocessor|PC|bits:4:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4) & (\myprocessor|adder_br|lower|carry[4]~2_combout\ & (\myprocessor|adder_pc|lower|carry~1_combout\ $ (\myprocessor|PC|bits:4:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|adder_pc|lower|carry~1_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4),
	datac => \myprocessor|PC|bits:4:r~q\,
	datad => \myprocessor|adder_br|lower|carry[4]~2_combout\,
	combout => \myprocessor|adder_br|lower|carry[5]~3_combout\);

-- Location: LCCOMB_X50_Y37_N16
\myprocessor|adder_br|lower|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_br|lower|cout~0_combout\ = (\myprocessor|adder_br|lower|carry[5]~3_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(5)) # (\myprocessor|PC|bits:5:r~q\ $ (\myprocessor|adder_pc|lower|carry~4_combout\)))) # 
-- (!\myprocessor|adder_br|lower|carry[5]~3_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(5) & (\myprocessor|PC|bits:5:r~q\ $ (\myprocessor|adder_pc|lower|carry~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|adder_br|lower|carry[5]~3_combout\,
	datab => \myprocessor|PC|bits:5:r~q\,
	datac => \myprocessor|adder_pc|lower|carry~4_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(5),
	combout => \myprocessor|adder_br|lower|cout~0_combout\);

-- Location: LCCOMB_X54_Y35_N14
\myprocessor|mux_jr|F[11]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[11]~46_combout\ = ((\myprocessor|adder_br|lower|cout~0_combout\ & ((\myprocessor|mux_jr|F[3]~30_combout\) # (\myprocessor|mux_jr|F[3]~26_combout\)))) # (!\myprocessor|mux_jr|F[3]~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jr|F[3]~30_combout\,
	datab => \myprocessor|mux_jr|F[3]~64_combout\,
	datac => \myprocessor|mux_jr|F[3]~26_combout\,
	datad => \myprocessor|adder_br|lower|cout~0_combout\,
	combout => \myprocessor|mux_jr|F[11]~46_combout\);

-- Location: LCCOMB_X54_Y37_N30
\myprocessor|adder_br|upper0|carry[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_br|upper0|carry[4]~3_combout\ = (\myprocessor|adder_br|upper0|carry[3]~2_combout\ & ((\myprocessor|adder_pc|upper|F~8_combout\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(9)) # 
-- (\myprocessor|adder_pc|upper|F~7_combout\)))) # (!\myprocessor|adder_br|upper0|carry[3]~2_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(9) & ((\myprocessor|adder_pc|upper|F~8_combout\) # 
-- (\myprocessor|adder_pc|upper|F~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|adder_br|upper0|carry[3]~2_combout\,
	datab => \myprocessor|adder_pc|upper|F~8_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(9),
	datad => \myprocessor|adder_pc|upper|F~7_combout\,
	combout => \myprocessor|adder_br|upper0|carry[4]~3_combout\);

-- Location: LCCOMB_X54_Y37_N0
\myprocessor|adder_br|upper1|carry[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_br|upper1|carry[4]~2_combout\ = (\myprocessor|adder_br|upper1|carry[3]~1_combout\ & ((\myprocessor|adder_pc|upper|F~8_combout\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(9)) # 
-- (\myprocessor|adder_pc|upper|F~7_combout\)))) # (!\myprocessor|adder_br|upper1|carry[3]~1_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(9) & ((\myprocessor|adder_pc|upper|F~8_combout\) # 
-- (\myprocessor|adder_pc|upper|F~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|adder_br|upper1|carry[3]~1_combout\,
	datab => \myprocessor|adder_pc|upper|F~8_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(9),
	datad => \myprocessor|adder_pc|upper|F~7_combout\,
	combout => \myprocessor|adder_br|upper1|carry[4]~2_combout\);

-- Location: LCCOMB_X54_Y37_N10
\myprocessor|mux_jr|F[10]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[10]~53_combout\ = (\myprocessor|mux_jr|F[11]~46_combout\ & (((\myprocessor|adder_br|upper1|carry[4]~2_combout\)) # (!\myprocessor|mux_jr|F[3]~65_combout\))) # (!\myprocessor|mux_jr|F[11]~46_combout\ & 
-- (\myprocessor|mux_jr|F[3]~65_combout\ & (\myprocessor|adder_br|upper0|carry[4]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jr|F[11]~46_combout\,
	datab => \myprocessor|mux_jr|F[3]~65_combout\,
	datac => \myprocessor|adder_br|upper0|carry[4]~3_combout\,
	datad => \myprocessor|adder_br|upper1|carry[4]~2_combout\,
	combout => \myprocessor|mux_jr|F[10]~53_combout\);

-- Location: LCCOMB_X54_Y37_N20
\myprocessor|mux_jr|F[10]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[10]~54_combout\ = (\myprocessor|mux_jr|F[10]~53_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(10) $ (((\myprocessor|mux_jr|F[3]~65_combout\ & !\myprocessor|adder_pc|upper|F[4]~10_combout\))))) # 
-- (!\myprocessor|mux_jr|F[10]~53_combout\ & (\myprocessor|adder_pc|upper|F[4]~10_combout\ $ (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(10) & \myprocessor|mux_jr|F[3]~65_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jr|F[10]~53_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(10),
	datac => \myprocessor|mux_jr|F[3]~65_combout\,
	datad => \myprocessor|adder_pc|upper|F[4]~10_combout\,
	combout => \myprocessor|mux_jr|F[10]~54_combout\);

-- Location: LCCOMB_X54_Y37_N12
\myprocessor|mux_jr|F[10]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[10]~62_combout\ = (\myprocessor|my_control|Equal8~0_combout\ & (\myprocessor|my_reg|valB[10]~319_combout\)) # (!\myprocessor|my_control|Equal8~0_combout\ & ((\myprocessor|mux_jr|F[10]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_reg|valB[10]~319_combout\,
	datac => \myprocessor|my_control|Equal8~0_combout\,
	datad => \myprocessor|mux_jr|F[10]~54_combout\,
	combout => \myprocessor|mux_jr|F[10]~62_combout\);

-- Location: FF_X54_Y37_N13
\myprocessor|PC|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|mux_jr|F[10]~62_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|PC|bits:10:r~q\);

-- Location: LCCOMB_X55_Y37_N26
\myprocessor|adder_pc|upper|F~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_pc|upper|F~13_combout\ = (\myprocessor|PC|bits:10:r~q\ & (((!\myprocessor|PC|bits:4:r~q\) # (!\myprocessor|adder_pc|lower|carry~1_combout\)) # (!\myprocessor|PC|bits:5:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|PC|bits:5:r~q\,
	datab => \myprocessor|adder_pc|lower|carry~1_combout\,
	datac => \myprocessor|PC|bits:4:r~q\,
	datad => \myprocessor|PC|bits:10:r~q\,
	combout => \myprocessor|adder_pc|upper|F~13_combout\);

-- Location: LCCOMB_X55_Y37_N0
\myprocessor|adder_pc|upper|F~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_pc|upper|F~12_combout\ = (\myprocessor|adder_pc|lower|carry~3_combout\ & (\myprocessor|PC|bits:10:r~q\ $ (((\myprocessor|PC|bits:9:r~q\ & \myprocessor|adder_pc|upper1|carry~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|PC|bits:9:r~q\,
	datab => \myprocessor|adder_pc|lower|carry~3_combout\,
	datac => \myprocessor|adder_pc|upper1|carry~0_combout\,
	datad => \myprocessor|PC|bits:10:r~q\,
	combout => \myprocessor|adder_pc|upper|F~12_combout\);

-- Location: LCCOMB_X55_Y37_N4
\myprocessor|mux_jr|F[11]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[11]~55_combout\ = (\myprocessor|adder_pc|upper|F~13_combout\) # (\myprocessor|adder_pc|upper|F~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|adder_pc|upper|F~13_combout\,
	datad => \myprocessor|adder_pc|upper|F~12_combout\,
	combout => \myprocessor|mux_jr|F[11]~55_combout\);

-- Location: LCCOMB_X54_Y37_N16
\myprocessor|mux_jr|F[11]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[11]~56_combout\ = (\myprocessor|mux_jr|F[11]~46_combout\ & (((\myprocessor|adder_br|upper1|carry[4]~2_combout\)) # (!\myprocessor|mux_jr|F[3]~65_combout\))) # (!\myprocessor|mux_jr|F[11]~46_combout\ & 
-- (\myprocessor|mux_jr|F[3]~65_combout\ & (\myprocessor|adder_br|upper0|carry[4]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jr|F[11]~46_combout\,
	datab => \myprocessor|mux_jr|F[3]~65_combout\,
	datac => \myprocessor|adder_br|upper0|carry[4]~3_combout\,
	datad => \myprocessor|adder_br|upper1|carry[4]~2_combout\,
	combout => \myprocessor|mux_jr|F[11]~56_combout\);

-- Location: LCCOMB_X54_Y37_N2
\myprocessor|mux_jr|F[11]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[11]~57_combout\ = (\myprocessor|mux_jr|F[11]~55_combout\ & ((\myprocessor|mux_jr|F[11]~56_combout\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(10) & \myprocessor|mux_jr|F[3]~65_combout\)))) # 
-- (!\myprocessor|mux_jr|F[11]~55_combout\ & (\myprocessor|mux_jr|F[11]~56_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(10)) # (!\myprocessor|mux_jr|F[3]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jr|F[11]~55_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(10),
	datac => \myprocessor|mux_jr|F[3]~65_combout\,
	datad => \myprocessor|mux_jr|F[11]~56_combout\,
	combout => \myprocessor|mux_jr|F[11]~57_combout\);

-- Location: LCCOMB_X55_Y37_N6
\myprocessor|mux_jr|F[11]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[11]~58_combout\ = (\myprocessor|mux_jr|F[3]~65_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(11) $ (\myprocessor|adder_pc|upper|F[5]~11_combout\ $ (\myprocessor|mux_jr|F[11]~57_combout\)))) # 
-- (!\myprocessor|mux_jr|F[3]~65_combout\ & ((\myprocessor|mux_jr|F[11]~57_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(11))) # (!\myprocessor|mux_jr|F[11]~57_combout\ & ((\myprocessor|adder_pc|upper|F[5]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jr|F[3]~65_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(11),
	datac => \myprocessor|adder_pc|upper|F[5]~11_combout\,
	datad => \myprocessor|mux_jr|F[11]~57_combout\,
	combout => \myprocessor|mux_jr|F[11]~58_combout\);

-- Location: LCCOMB_X55_Y37_N10
\myprocessor|mux_jr|F[11]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[11]~63_combout\ = (\myprocessor|my_control|Equal8~0_combout\ & (\myprocessor|my_reg|valB[11]~299_combout\)) # (!\myprocessor|my_control|Equal8~0_combout\ & ((\myprocessor|mux_jr|F[11]~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_reg|valB[11]~299_combout\,
	datac => \myprocessor|my_control|Equal8~0_combout\,
	datad => \myprocessor|mux_jr|F[11]~58_combout\,
	combout => \myprocessor|mux_jr|F[11]~63_combout\);

-- Location: FF_X55_Y37_N11
\myprocessor|PC|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|mux_jr|F[11]~63_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|PC|bits:11:r~q\);

-- Location: LCCOMB_X55_Y37_N20
\myprocessor|adder_pc|upper1|sum[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_pc|upper1|sum\(5) = \myprocessor|PC|bits:11:r~q\ $ (((\myprocessor|PC|bits:10:r~q\ & (\myprocessor|PC|bits:9:r~q\ & \myprocessor|adder_pc|upper1|carry~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|PC|bits:10:r~q\,
	datab => \myprocessor|PC|bits:9:r~q\,
	datac => \myprocessor|adder_pc|upper1|carry~0_combout\,
	datad => \myprocessor|PC|bits:11:r~q\,
	combout => \myprocessor|adder_pc|upper1|sum\(5));

-- Location: LCCOMB_X55_Y37_N22
\myprocessor|adder_pc|upper|F[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_pc|upper|F[5]~11_combout\ = (\myprocessor|PC|bits:5:r~q\ & ((\myprocessor|adder_pc|lower|carry~4_combout\ & (\myprocessor|adder_pc|upper1|sum\(5))) # (!\myprocessor|adder_pc|lower|carry~4_combout\ & ((\myprocessor|PC|bits:11:r~q\))))) # 
-- (!\myprocessor|PC|bits:5:r~q\ & (((\myprocessor|PC|bits:11:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|PC|bits:5:r~q\,
	datab => \myprocessor|adder_pc|upper1|sum\(5),
	datac => \myprocessor|adder_pc|lower|carry~4_combout\,
	datad => \myprocessor|PC|bits:11:r~q\,
	combout => \myprocessor|adder_pc|upper|F[5]~11_combout\);

-- Location: LCCOMB_X55_Y37_N28
\myprocessor|mux_input_out|F~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~46_combout\ = (!\myprocessor|my_control|Equal3~1_combout\ & ((\myprocessor|my_control|Equal5~0_combout\ & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(11)))) # (!\myprocessor|my_control|Equal5~0_combout\ & 
-- (\myprocessor|my_alu|R[11]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal5~0_combout\,
	datab => \myprocessor|my_control|Equal3~1_combout\,
	datac => \myprocessor|my_alu|R[11]~103_combout\,
	datad => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(11),
	combout => \myprocessor|mux_input_out|F~46_combout\);

-- Location: LCCOMB_X55_Y37_N16
\myprocessor|mux_input_out|F~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~47_combout\ = (!\myprocessor|my_control|Equal1~2_combout\ & ((\myprocessor|mux_input_out|F~46_combout\) # ((\myprocessor|my_control|Equal3~1_combout\ & \myprocessor|adder_pc|upper|F[5]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal1~2_combout\,
	datab => \myprocessor|my_control|Equal3~1_combout\,
	datac => \myprocessor|adder_pc|upper|F[5]~11_combout\,
	datad => \myprocessor|mux_input_out|F~46_combout\,
	combout => \myprocessor|mux_input_out|F~47_combout\);

-- Location: FF_X65_Y34_N19
\myprocessor|my_reg|regs:1:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:1:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X60_Y34_N4
\myprocessor|my_reg|valB[11]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[11]~294_combout\ = (\myprocessor|my_reg|valB[19]~50_combout\ & ((\myprocessor|my_reg|regs:4:reg_array|r|bits:11:r~q\) # ((\myprocessor|my_reg|valB[19]~48_combout\)))) # (!\myprocessor|my_reg|valB[19]~50_combout\ & 
-- (((\myprocessor|my_reg|regs:5:reg_array|r|bits:11:r~q\ & !\myprocessor|my_reg|valB[19]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~50_combout\,
	datab => \myprocessor|my_reg|regs:4:reg_array|r|bits:11:r~q\,
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_reg|valB[19]~48_combout\,
	combout => \myprocessor|my_reg|valB[11]~294_combout\);

-- Location: LCCOMB_X61_Y34_N16
\myprocessor|my_reg|valB[11]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[11]~295_combout\ = (\myprocessor|my_reg|valB[11]~294_combout\ & (((\myprocessor|my_reg|regs:6:reg_array|r|bits:11:r~q\) # (!\myprocessor|my_reg|valB[19]~51_combout\)))) # (!\myprocessor|my_reg|valB[11]~294_combout\ & 
-- (\myprocessor|my_reg|regs:7:reg_array|r|bits:11:r~q\ & ((\myprocessor|my_reg|valB[19]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:7:reg_array|r|bits:11:r~q\,
	datab => \myprocessor|my_reg|valB[11]~294_combout\,
	datac => \myprocessor|my_reg|regs:6:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_reg|valB[19]~51_combout\,
	combout => \myprocessor|my_reg|valB[11]~295_combout\);

-- Location: LCCOMB_X65_Y34_N12
\myprocessor|my_reg|valB[11]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[11]~296_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & (\myprocessor|my_reg|valB[19]~46_combout\)) # (!\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[19]~46_combout\ & 
-- ((\myprocessor|my_reg|regs:2:reg_array|r|bits:11:r~q\))) # (!\myprocessor|my_reg|valB[19]~46_combout\ & (\myprocessor|my_reg|valB[11]~295_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~45_combout\,
	datab => \myprocessor|my_reg|valB[19]~46_combout\,
	datac => \myprocessor|my_reg|valB[11]~295_combout\,
	datad => \myprocessor|my_reg|regs:2:reg_array|r|bits:11:r~q\,
	combout => \myprocessor|my_reg|valB[11]~296_combout\);

-- Location: LCCOMB_X65_Y34_N8
\myprocessor|my_reg|valB[11]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[11]~297_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[11]~296_combout\ & (\myprocessor|my_reg|regs:1:reg_array|r|bits:11:r~q\)) # (!\myprocessor|my_reg|valB[11]~296_combout\ & 
-- ((\myprocessor|my_reg|regs:3:reg_array|r|bits:11:r~q\))))) # (!\myprocessor|my_reg|valB[19]~45_combout\ & (((\myprocessor|my_reg|valB[11]~296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~45_combout\,
	datab => \myprocessor|my_reg|regs:1:reg_array|r|bits:11:r~q\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_reg|valB[11]~296_combout\,
	combout => \myprocessor|my_reg|valB[11]~297_combout\);

-- Location: LCCOMB_X65_Y41_N26
\myprocessor|my_reg|valB[11]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[11]~291_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (\myprocessor|my_reg|regs:25:reg_array|r|bits:11:r~q\)) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|regs:26:reg_array|r|bits:11:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|regs:25:reg_array|r|bits:11:r~q\,
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_reg|valB[19]~12_combout\,
	combout => \myprocessor|my_reg|valB[11]~291_combout\);

-- Location: LCCOMB_X66_Y43_N10
\myprocessor|my_reg|valB[11]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[11]~289_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[19]~680_combout\) # ((\myprocessor|my_reg|regs:28:reg_array|r|bits:11:r~q\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|regs:29:reg_array|r|bits:11:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_reg|regs:28:reg_array|r|bits:11:r~q\,
	combout => \myprocessor|my_reg|valB[11]~289_combout\);

-- Location: LCCOMB_X66_Y41_N26
\myprocessor|my_reg|valB[11]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[11]~290_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[11]~289_combout\ & (\myprocessor|my_reg|regs:30:reg_array|r|bits:11:r~q\)) # (!\myprocessor|my_reg|valB[11]~289_combout\ & 
-- ((\myprocessor|my_reg|regs:31:reg_array|r|bits:11:r~q\))))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[11]~289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|regs:30:reg_array|r|bits:11:r~q\,
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_reg|valB[11]~289_combout\,
	combout => \myprocessor|my_reg|valB[11]~290_combout\);

-- Location: LCCOMB_X66_Y38_N18
\myprocessor|my_reg|valB[11]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[11]~292_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[11]~291_combout\ & (\myprocessor|my_reg|regs:27:reg_array|r|bits:11:r~q\)) # (!\myprocessor|my_reg|valB[11]~291_combout\ & 
-- ((\myprocessor|my_reg|valB[11]~290_combout\))))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|valB[11]~291_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[11]~291_combout\,
	datac => \myprocessor|my_reg|regs:27:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_reg|valB[11]~290_combout\,
	combout => \myprocessor|my_reg|valB[11]~292_combout\);

-- Location: LCCOMB_X63_Y42_N26
\myprocessor|my_reg|valB[11]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[11]~284_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\) # ((\myprocessor|my_reg|regs:23:reg_array|r|bits:11:r~q\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:11:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_reg|regs:23:reg_array|r|bits:11:r~q\,
	combout => \myprocessor|my_reg|valB[11]~284_combout\);

-- Location: LCCOMB_X66_Y42_N12
\myprocessor|my_reg|valB[11]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[11]~285_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[11]~284_combout\ & (\myprocessor|my_reg|regs:22:reg_array|r|bits:11:r~q\)) # (!\myprocessor|my_reg|valB[11]~284_combout\ & 
-- ((\myprocessor|my_reg|regs:20:reg_array|r|bits:11:r~q\))))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|valB[11]~284_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[11]~284_combout\,
	datac => \myprocessor|my_reg|regs:22:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_reg|regs:20:reg_array|r|bits:11:r~q\,
	combout => \myprocessor|my_reg|valB[11]~285_combout\);

-- Location: LCCOMB_X65_Y42_N12
\myprocessor|my_reg|valB[11]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[11]~286_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (\myprocessor|my_reg|valB[11]~285_combout\)) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|regs:18:reg_array|r|bits:11:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[11]~285_combout\,
	datac => \myprocessor|my_reg|valB[19]~22_combout\,
	datad => \myprocessor|my_reg|regs:18:reg_array|r|bits:11:r~q\,
	combout => \myprocessor|my_reg|valB[11]~286_combout\);

-- Location: LCCOMB_X65_Y42_N30
\myprocessor|my_reg|valB[11]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[11]~287_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[11]~286_combout\ & (\myprocessor|my_reg|regs:19:reg_array|r|bits:11:r~q\)) # (!\myprocessor|my_reg|valB[11]~286_combout\ & 
-- ((\myprocessor|my_reg|regs:17:reg_array|r|bits:11:r~q\))))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[11]~286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|regs:19:reg_array|r|bits:11:r~q\,
	datac => \myprocessor|my_reg|regs:17:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_reg|valB[11]~286_combout\,
	combout => \myprocessor|my_reg|valB[11]~287_combout\);

-- Location: LCCOMB_X66_Y38_N20
\myprocessor|my_reg|valB[11]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[11]~288_combout\ = (\myprocessor|mux_rdst|F[3]~1_combout\ & (((\myprocessor|my_reg|valB[19]~31_combout\)))) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & ((\myprocessor|my_reg|valB[19]~31_combout\ & 
-- ((\myprocessor|my_reg|valB[11]~287_combout\))) # (!\myprocessor|my_reg|valB[19]~31_combout\ & (\myprocessor|my_reg|regs:16:reg_array|r|bits:11:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:16:reg_array|r|bits:11:r~q\,
	datab => \myprocessor|my_reg|valB[11]~287_combout\,
	datac => \myprocessor|mux_rdst|F[3]~1_combout\,
	datad => \myprocessor|my_reg|valB[19]~31_combout\,
	combout => \myprocessor|my_reg|valB[11]~288_combout\);

-- Location: LCCOMB_X66_Y38_N16
\myprocessor|my_reg|valB[11]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[11]~293_combout\ = (\myprocessor|mux_rdst|F[3]~1_combout\ & ((\myprocessor|my_reg|valB[11]~288_combout\ & (\myprocessor|my_reg|valB[11]~292_combout\)) # (!\myprocessor|my_reg|valB[11]~288_combout\ & 
-- ((\myprocessor|my_reg|regs:24:reg_array|r|bits:11:r~q\))))) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & (((\myprocessor|my_reg|valB[11]~288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rdst|F[3]~1_combout\,
	datab => \myprocessor|my_reg|valB[11]~292_combout\,
	datac => \myprocessor|my_reg|regs:24:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_reg|valB[11]~288_combout\,
	combout => \myprocessor|my_reg|valB[11]~293_combout\);

-- Location: LCCOMB_X66_Y38_N6
\myprocessor|my_reg|valB[11]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[11]~298_combout\ = (\myprocessor|my_reg|valB[19]~25_combout\ & (\myprocessor|my_reg|valB[19]~39_combout\)) # (!\myprocessor|my_reg|valB[19]~25_combout\ & ((\myprocessor|my_reg|valB[19]~39_combout\ & 
-- ((\myprocessor|my_reg|valB[11]~293_combout\))) # (!\myprocessor|my_reg|valB[19]~39_combout\ & (\myprocessor|my_reg|valB[11]~297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~25_combout\,
	datab => \myprocessor|my_reg|valB[19]~39_combout\,
	datac => \myprocessor|my_reg|valB[11]~297_combout\,
	datad => \myprocessor|my_reg|valB[11]~293_combout\,
	combout => \myprocessor|my_reg|valB[11]~298_combout\);

-- Location: LCCOMB_X62_Y37_N30
\myprocessor|my_reg|valB[11]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[11]~280_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\) # ((\myprocessor|my_reg|regs:15:reg_array|r|bits:11:r~q\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|regs:13:reg_array|r|bits:11:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_reg|regs:15:reg_array|r|bits:11:r~q\,
	combout => \myprocessor|my_reg|valB[11]~280_combout\);

-- Location: LCCOMB_X63_Y37_N16
\myprocessor|my_reg|valB[11]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[11]~281_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[11]~280_combout\ & (\myprocessor|my_reg|regs:14:reg_array|r|bits:11:r~q\)) # (!\myprocessor|my_reg|valB[11]~280_combout\ & 
-- ((\myprocessor|my_reg|regs:12:reg_array|r|bits:11:r~q\))))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|valB[11]~280_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[11]~280_combout\,
	datac => \myprocessor|my_reg|regs:14:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_reg|regs:12:reg_array|r|bits:11:r~q\,
	combout => \myprocessor|my_reg|valB[11]~281_combout\);

-- Location: LCCOMB_X66_Y35_N22
\myprocessor|my_reg|valB[11]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[11]~282_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|valB[19]~22_combout\)) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\ & 
-- ((\myprocessor|my_reg|valB[11]~281_combout\))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|regs:10:reg_array|r|bits:11:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_reg|valB[11]~281_combout\,
	combout => \myprocessor|my_reg|valB[11]~282_combout\);

-- Location: LCCOMB_X66_Y35_N8
\myprocessor|my_reg|valB[11]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[11]~283_combout\ = (\myprocessor|my_reg|valB[11]~282_combout\ & ((\myprocessor|my_reg|regs:11:reg_array|r|bits:11:r~q\) # ((!\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[11]~282_combout\ & 
-- (((\myprocessor|my_reg|regs:9:reg_array|r|bits:11:r~q\ & \myprocessor|my_reg|valB[19]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[11]~282_combout\,
	datab => \myprocessor|my_reg|regs:11:reg_array|r|bits:11:r~q\,
	datac => \myprocessor|my_reg|regs:9:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_reg|valB[19]~12_combout\,
	combout => \myprocessor|my_reg|valB[11]~283_combout\);

-- Location: LCCOMB_X66_Y34_N8
\myprocessor|my_reg|valB[11]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[11]~299_combout\ = (\myprocessor|my_reg|valB[11]~298_combout\ & ((\myprocessor|my_reg|regs:8:reg_array|r|bits:11:r~q\) # ((!\myprocessor|my_reg|valB[19]~25_combout\)))) # (!\myprocessor|my_reg|valB[11]~298_combout\ & 
-- (((\myprocessor|my_reg|valB[19]~25_combout\ & \myprocessor|my_reg|valB[11]~283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[11]~298_combout\,
	datab => \myprocessor|my_reg|regs:8:reg_array|r|bits:11:r~q\,
	datac => \myprocessor|my_reg|valB[19]~25_combout\,
	datad => \myprocessor|my_reg|valB[11]~283_combout\,
	combout => \myprocessor|my_reg|valB[11]~299_combout\);

-- Location: LCCOMB_X55_Y37_N8
\myprocessor|mux_reset|F~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_reset|F~11_combout\ = (\resetn~input_o\ & ((\myprocessor|my_control|Equal8~0_combout\ & (\myprocessor|my_reg|valB[11]~299_combout\)) # (!\myprocessor|my_control|Equal8~0_combout\ & ((\myprocessor|mux_jr|F[11]~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal8~0_combout\,
	datab => \myprocessor|my_reg|valB[11]~299_combout\,
	datac => \resetn~input_o\,
	datad => \myprocessor|mux_jr|F[11]~58_combout\,
	combout => \myprocessor|mux_reset|F~11_combout\);

-- Location: LCCOMB_X59_Y38_N8
\myprocessor|mux_rdst|F[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rdst|F[4]~0_combout\ = (\myprocessor|my_control|Rdst~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16)))) # (!\myprocessor|my_control|Rdst~0_combout\ & 
-- (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26),
	datac => \myprocessor|my_control|Rdst~0_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	combout => \myprocessor|mux_rdst|F[4]~0_combout\);

-- Location: LCCOMB_X59_Y38_N10
\myprocessor|my_reg|valB[19]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~25_combout\ = (!\myprocessor|mux_rdst|F[4]~0_combout\ & ((\myprocessor|my_control|Rdst~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(15)))) # (!\myprocessor|my_control|Rdst~0_combout\ & 
-- (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(15),
	datac => \myprocessor|my_control|Rdst~0_combout\,
	datad => \myprocessor|mux_rdst|F[4]~0_combout\,
	combout => \myprocessor|my_reg|valB[19]~25_combout\);

-- Location: LCCOMB_X60_Y34_N16
\myprocessor|my_reg|valB[10]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[10]~314_combout\ = (\myprocessor|my_reg|valB[19]~48_combout\ & (((\myprocessor|my_reg|valB[19]~50_combout\)))) # (!\myprocessor|my_reg|valB[19]~48_combout\ & ((\myprocessor|my_reg|valB[19]~50_combout\ & 
-- (\myprocessor|my_reg|regs:4:reg_array|r|bits:10:r~q\)) # (!\myprocessor|my_reg|valB[19]~50_combout\ & ((\myprocessor|my_reg|regs:5:reg_array|r|bits:10:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:4:reg_array|r|bits:10:r~q\,
	datab => \myprocessor|my_reg|valB[19]~48_combout\,
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_reg|valB[19]~50_combout\,
	combout => \myprocessor|my_reg|valB[10]~314_combout\);

-- Location: LCCOMB_X61_Y34_N4
\myprocessor|my_reg|valB[10]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[10]~315_combout\ = (\myprocessor|my_reg|valB[10]~314_combout\ & (((\myprocessor|my_reg|regs:6:reg_array|r|bits:10:r~q\) # (!\myprocessor|my_reg|valB[19]~51_combout\)))) # (!\myprocessor|my_reg|valB[10]~314_combout\ & 
-- (\myprocessor|my_reg|regs:7:reg_array|r|bits:10:r~q\ & ((\myprocessor|my_reg|valB[19]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:7:reg_array|r|bits:10:r~q\,
	datab => \myprocessor|my_reg|valB[10]~314_combout\,
	datac => \myprocessor|my_reg|regs:6:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_reg|valB[19]~51_combout\,
	combout => \myprocessor|my_reg|valB[10]~315_combout\);

-- Location: LCCOMB_X63_Y34_N4
\myprocessor|my_reg|valB[10]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[10]~316_combout\ = (\myprocessor|my_reg|valB[19]~46_combout\ & (((\myprocessor|my_reg|valB[19]~45_combout\)))) # (!\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|valB[19]~45_combout\ & 
-- ((\myprocessor|my_reg|regs:3:reg_array|r|bits:10:r~q\))) # (!\myprocessor|my_reg|valB[19]~45_combout\ & (\myprocessor|my_reg|valB[10]~315_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~46_combout\,
	datab => \myprocessor|my_reg|valB[10]~315_combout\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_reg|valB[19]~45_combout\,
	combout => \myprocessor|my_reg|valB[10]~316_combout\);

-- Location: LCCOMB_X62_Y34_N28
\myprocessor|my_reg|valB[10]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[10]~317_combout\ = (\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|valB[10]~316_combout\ & ((\myprocessor|my_reg|regs:1:reg_array|r|bits:10:r~q\))) # (!\myprocessor|my_reg|valB[10]~316_combout\ & 
-- (\myprocessor|my_reg|regs:2:reg_array|r|bits:10:r~q\)))) # (!\myprocessor|my_reg|valB[19]~46_combout\ & (((\myprocessor|my_reg|valB[10]~316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~46_combout\,
	datab => \myprocessor|my_reg|regs:2:reg_array|r|bits:10:r~q\,
	datac => \myprocessor|my_reg|regs:1:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_reg|valB[10]~316_combout\,
	combout => \myprocessor|my_reg|valB[10]~317_combout\);

-- Location: LCCOMB_X62_Y35_N16
\myprocessor|my_reg|valB[10]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[10]~312_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|regs:9:reg_array|r|bits:10:r~q\) # ((\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (((\myprocessor|my_reg|regs:10:reg_array|r|bits:10:r~q\ & !\myprocessor|my_reg|valB[19]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|regs:9:reg_array|r|bits:10:r~q\,
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_reg|valB[19]~22_combout\,
	combout => \myprocessor|my_reg|valB[10]~312_combout\);

-- Location: LCCOMB_X62_Y37_N28
\myprocessor|my_reg|valB[10]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[10]~310_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & (((\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (\myprocessor|my_reg|regs:12:reg_array|r|bits:10:r~q\)) # (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|regs:13:reg_array|r|bits:10:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|regs:12:reg_array|r|bits:10:r~q\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_reg|valB[19]~684_combout\,
	combout => \myprocessor|my_reg|valB[10]~310_combout\);

-- Location: LCCOMB_X57_Y37_N22
\myprocessor|my_reg|valB[10]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[10]~311_combout\ = (\myprocessor|my_reg|valB[10]~310_combout\ & (((\myprocessor|my_reg|regs:14:reg_array|r|bits:10:r~q\)) # (!\myprocessor|my_reg|valB[19]~680_combout\))) # (!\myprocessor|my_reg|valB[10]~310_combout\ & 
-- (\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|regs:15:reg_array|r|bits:10:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[10]~310_combout\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:15:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_reg|regs:14:reg_array|r|bits:10:r~q\,
	combout => \myprocessor|my_reg|valB[10]~311_combout\);

-- Location: LCCOMB_X62_Y35_N26
\myprocessor|my_reg|valB[10]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[10]~313_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[10]~312_combout\ & ((\myprocessor|my_reg|regs:11:reg_array|r|bits:10:r~q\))) # (!\myprocessor|my_reg|valB[10]~312_combout\ & 
-- (\myprocessor|my_reg|valB[10]~311_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|valB[10]~312_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[10]~312_combout\,
	datac => \myprocessor|my_reg|valB[10]~311_combout\,
	datad => \myprocessor|my_reg|regs:11:reg_array|r|bits:10:r~q\,
	combout => \myprocessor|my_reg|valB[10]~313_combout\);

-- Location: LCCOMB_X62_Y36_N30
\myprocessor|my_reg|valB[10]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[10]~318_combout\ = (\myprocessor|my_reg|valB[19]~25_combout\ & (((\myprocessor|my_reg|valB[10]~313_combout\) # (\myprocessor|my_reg|valB[19]~39_combout\)))) # (!\myprocessor|my_reg|valB[19]~25_combout\ & 
-- (\myprocessor|my_reg|valB[10]~317_combout\ & ((!\myprocessor|my_reg|valB[19]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~25_combout\,
	datab => \myprocessor|my_reg|valB[10]~317_combout\,
	datac => \myprocessor|my_reg|valB[10]~313_combout\,
	datad => \myprocessor|my_reg|valB[19]~39_combout\,
	combout => \myprocessor|my_reg|valB[10]~318_combout\);

-- Location: LCCOMB_X58_Y39_N24
\myprocessor|my_reg|valB[10]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[10]~304_combout\ = (\myprocessor|mux_rdst|F[3]~1_combout\ & (((\myprocessor|my_reg|regs:24:reg_array|r|bits:10:r~q\) # (\myprocessor|my_reg|valB[19]~31_combout\)))) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & 
-- (\myprocessor|my_reg|regs:16:reg_array|r|bits:10:r~q\ & ((!\myprocessor|my_reg|valB[19]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:16:reg_array|r|bits:10:r~q\,
	datab => \myprocessor|mux_rdst|F[3]~1_combout\,
	datac => \myprocessor|my_reg|regs:24:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_reg|valB[19]~31_combout\,
	combout => \myprocessor|my_reg|valB[10]~304_combout\);

-- Location: LCCOMB_X65_Y40_N6
\myprocessor|my_reg|valB[10]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[10]~305_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\) # ((\myprocessor|my_reg|regs:31:reg_array|r|bits:10:r~q\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|regs:29:reg_array|r|bits:10:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:31:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_reg|regs:29:reg_array|r|bits:10:r~q\,
	combout => \myprocessor|my_reg|valB[10]~305_combout\);

-- Location: LCCOMB_X65_Y40_N0
\myprocessor|my_reg|valB[10]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[10]~306_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[10]~305_combout\ & ((\myprocessor|my_reg|regs:30:reg_array|r|bits:10:r~q\))) # (!\myprocessor|my_reg|valB[10]~305_combout\ & 
-- (\myprocessor|my_reg|regs:28:reg_array|r|bits:10:r~q\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[10]~305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:28:reg_array|r|bits:10:r~q\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_reg|valB[10]~305_combout\,
	combout => \myprocessor|my_reg|valB[10]~306_combout\);

-- Location: LCCOMB_X65_Y41_N16
\myprocessor|my_reg|valB[10]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[10]~307_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[19]~12_combout\) # ((\myprocessor|my_reg|valB[10]~306_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:10:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_reg|valB[10]~306_combout\,
	combout => \myprocessor|my_reg|valB[10]~307_combout\);

-- Location: LCCOMB_X61_Y41_N26
\myprocessor|my_reg|valB[10]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[10]~308_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[10]~307_combout\ & (\myprocessor|my_reg|regs:27:reg_array|r|bits:10:r~q\)) # (!\myprocessor|my_reg|valB[10]~307_combout\ & 
-- ((\myprocessor|my_reg|regs:25:reg_array|r|bits:10:r~q\))))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[10]~307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:27:reg_array|r|bits:10:r~q\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:25:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_reg|valB[10]~307_combout\,
	combout => \myprocessor|my_reg|valB[10]~308_combout\);

-- Location: LCCOMB_X62_Y42_N10
\myprocessor|my_reg|valB[10]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[10]~302_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (\myprocessor|my_reg|regs:17:reg_array|r|bits:10:r~q\)) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|regs:18:reg_array|r|bits:10:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:17:reg_array|r|bits:10:r~q\,
	datab => \myprocessor|my_reg|regs:18:reg_array|r|bits:10:r~q\,
	datac => \myprocessor|my_reg|valB[19]~22_combout\,
	datad => \myprocessor|my_reg|valB[19]~12_combout\,
	combout => \myprocessor|my_reg|valB[10]~302_combout\);

-- Location: LCCOMB_X63_Y42_N22
\myprocessor|my_reg|valB[10]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[10]~300_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|valB[19]~684_combout\)) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\ & 
-- ((\myprocessor|my_reg|regs:20:reg_array|r|bits:10:r~q\))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:10:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_reg|regs:20:reg_array|r|bits:10:r~q\,
	combout => \myprocessor|my_reg|valB[10]~300_combout\);

-- Location: LCCOMB_X63_Y42_N8
\myprocessor|my_reg|valB[10]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[10]~301_combout\ = (\myprocessor|my_reg|valB[10]~300_combout\ & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:10:r~q\) # ((!\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[10]~300_combout\ & 
-- (((\myprocessor|my_reg|regs:23:reg_array|r|bits:10:r~q\ & \myprocessor|my_reg|valB[19]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[10]~300_combout\,
	datab => \myprocessor|my_reg|regs:22:reg_array|r|bits:10:r~q\,
	datac => \myprocessor|my_reg|regs:23:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[10]~301_combout\);

-- Location: LCCOMB_X62_Y42_N4
\myprocessor|my_reg|valB[10]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[10]~303_combout\ = (\myprocessor|my_reg|valB[10]~302_combout\ & ((\myprocessor|my_reg|regs:19:reg_array|r|bits:10:r~q\) # ((!\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[10]~302_combout\ & 
-- (((\myprocessor|my_reg|valB[10]~301_combout\ & \myprocessor|my_reg|valB[19]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[10]~302_combout\,
	datab => \myprocessor|my_reg|regs:19:reg_array|r|bits:10:r~q\,
	datac => \myprocessor|my_reg|valB[10]~301_combout\,
	datad => \myprocessor|my_reg|valB[19]~22_combout\,
	combout => \myprocessor|my_reg|valB[10]~303_combout\);

-- Location: LCCOMB_X61_Y41_N14
\myprocessor|my_reg|valB[10]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[10]~309_combout\ = (\myprocessor|my_reg|valB[10]~304_combout\ & (((\myprocessor|my_reg|valB[10]~308_combout\)) # (!\myprocessor|my_reg|valB[19]~31_combout\))) # (!\myprocessor|my_reg|valB[10]~304_combout\ & 
-- (\myprocessor|my_reg|valB[19]~31_combout\ & ((\myprocessor|my_reg|valB[10]~303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[10]~304_combout\,
	datab => \myprocessor|my_reg|valB[19]~31_combout\,
	datac => \myprocessor|my_reg|valB[10]~308_combout\,
	datad => \myprocessor|my_reg|valB[10]~303_combout\,
	combout => \myprocessor|my_reg|valB[10]~309_combout\);

-- Location: LCCOMB_X62_Y36_N24
\myprocessor|my_reg|valB[10]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[10]~319_combout\ = (\myprocessor|my_reg|valB[10]~318_combout\ & (((\myprocessor|my_reg|regs:8:reg_array|r|bits:10:r~q\) # (!\myprocessor|my_reg|valB[19]~39_combout\)))) # (!\myprocessor|my_reg|valB[10]~318_combout\ & 
-- (\myprocessor|my_reg|valB[10]~309_combout\ & (\myprocessor|my_reg|valB[19]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[10]~318_combout\,
	datab => \myprocessor|my_reg|valB[10]~309_combout\,
	datac => \myprocessor|my_reg|valB[19]~39_combout\,
	datad => \myprocessor|my_reg|regs:8:reg_array|r|bits:10:r~q\,
	combout => \myprocessor|my_reg|valB[10]~319_combout\);

-- Location: LCCOMB_X54_Y37_N14
\myprocessor|mux_reset|F~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_reset|F~10_combout\ = (\resetn~input_o\ & ((\myprocessor|my_control|Equal8~0_combout\ & (\myprocessor|my_reg|valB[10]~319_combout\)) # (!\myprocessor|my_control|Equal8~0_combout\ & ((\myprocessor|mux_jr|F[10]~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \resetn~input_o\,
	datab => \myprocessor|my_reg|valB[10]~319_combout\,
	datac => \myprocessor|my_control|Equal8~0_combout\,
	datad => \myprocessor|mux_jr|F[10]~54_combout\,
	combout => \myprocessor|mux_reset|F~10_combout\);

-- Location: LCCOMB_X60_Y32_N16
\myprocessor|my_reg|valB[19]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~11_combout\ = (\myprocessor|my_control|Rdst~0_combout\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_control|Rdst~0_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(14),
	combout => \myprocessor|my_reg|valB[19]~11_combout\);

-- Location: LCCOMB_X60_Y31_N4
\myprocessor|my_reg|valB[19]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~10_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & (!\myprocessor|my_control|Rdst~0_combout\ & ((\myprocessor|my_reg|valB[19]~9_combout\) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datac => \myprocessor|my_control|Rdst~0_combout\,
	datad => \myprocessor|my_reg|valB[19]~9_combout\,
	combout => \myprocessor|my_reg|valB[19]~10_combout\);

-- Location: LCCOMB_X60_Y31_N22
\myprocessor|my_reg|valB[19]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~12_combout\ = (\myprocessor|my_reg|valB[19]~10_combout\) # ((\myprocessor|my_reg|valB[19]~11_combout\ & ((\myprocessor|my_reg|valB[19]~9_combout\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~11_combout\,
	datab => \myprocessor|my_reg|valB[19]~9_combout\,
	datac => \myprocessor|my_reg|valB[19]~10_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(13),
	combout => \myprocessor|my_reg|valB[19]~12_combout\);

-- Location: LCCOMB_X65_Y38_N20
\myprocessor|my_reg|valB[7]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[7]~158_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|regs:15:reg_array|r|bits:7:r~q\) # ((\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (((\myprocessor|my_reg|regs:13:reg_array|r|bits:7:r~q\ & !\myprocessor|my_reg|valB[19]~684_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:15:reg_array|r|bits:7:r~q\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_reg|valB[19]~684_combout\,
	combout => \myprocessor|my_reg|valB[7]~158_combout\);

-- Location: LCCOMB_X65_Y38_N14
\myprocessor|my_reg|valB[7]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[7]~159_combout\ = (\myprocessor|my_reg|valB[7]~158_combout\ & (((\myprocessor|my_reg|regs:14:reg_array|r|bits:7:r~q\) # (!\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[7]~158_combout\ & 
-- (\myprocessor|my_reg|regs:12:reg_array|r|bits:7:r~q\ & ((\myprocessor|my_reg|valB[19]~684_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:12:reg_array|r|bits:7:r~q\,
	datab => \myprocessor|my_reg|valB[7]~158_combout\,
	datac => \myprocessor|my_reg|regs:14:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_reg|valB[19]~684_combout\,
	combout => \myprocessor|my_reg|valB[7]~159_combout\);

-- Location: LCCOMB_X65_Y36_N30
\myprocessor|my_reg|valB[7]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[7]~160_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (\myprocessor|my_reg|valB[7]~159_combout\)) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|regs:10:reg_array|r|bits:7:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[7]~159_combout\,
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_reg|valB[19]~22_combout\,
	combout => \myprocessor|my_reg|valB[7]~160_combout\);

-- Location: LCCOMB_X65_Y36_N10
\myprocessor|my_reg|valB[7]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[7]~161_combout\ = (\myprocessor|my_reg|valB[7]~160_combout\ & ((\myprocessor|my_reg|regs:11:reg_array|r|bits:7:r~q\) # ((!\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[7]~160_combout\ & 
-- (((\myprocessor|my_reg|valB[19]~12_combout\ & \myprocessor|my_reg|regs:9:reg_array|r|bits:7:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[7]~160_combout\,
	datab => \myprocessor|my_reg|regs:11:reg_array|r|bits:7:r~q\,
	datac => \myprocessor|my_reg|valB[19]~12_combout\,
	datad => \myprocessor|my_reg|regs:9:reg_array|r|bits:7:r~q\,
	combout => \myprocessor|my_reg|valB[7]~161_combout\);

-- Location: LCCOMB_X63_Y42_N0
\myprocessor|my_reg|valB[7]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[7]~162_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\) # ((\myprocessor|my_reg|regs:23:reg_array|r|bits:7:r~q\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:7:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_reg|regs:23:reg_array|r|bits:7:r~q\,
	combout => \myprocessor|my_reg|valB[7]~162_combout\);

-- Location: LCCOMB_X66_Y42_N6
\myprocessor|my_reg|valB[7]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[7]~163_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[7]~162_combout\ & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:7:r~q\))) # (!\myprocessor|my_reg|valB[7]~162_combout\ & 
-- (\myprocessor|my_reg|regs:20:reg_array|r|bits:7:r~q\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[7]~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|regs:20:reg_array|r|bits:7:r~q\,
	datac => \myprocessor|my_reg|regs:22:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_reg|valB[7]~162_combout\,
	combout => \myprocessor|my_reg|valB[7]~163_combout\);

-- Location: LCCOMB_X62_Y42_N28
\myprocessor|my_reg|valB[7]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[7]~164_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[7]~163_combout\) # ((\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (((\myprocessor|my_reg|regs:18:reg_array|r|bits:7:r~q\ & !\myprocessor|my_reg|valB[19]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[7]~163_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_reg|valB[19]~12_combout\,
	combout => \myprocessor|my_reg|valB[7]~164_combout\);

-- Location: LCCOMB_X61_Y42_N24
\myprocessor|my_reg|valB[7]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[7]~165_combout\ = (\myprocessor|my_reg|valB[7]~164_combout\ & (((\myprocessor|my_reg|regs:19:reg_array|r|bits:7:r~q\)) # (!\myprocessor|my_reg|valB[19]~12_combout\))) # (!\myprocessor|my_reg|valB[7]~164_combout\ & 
-- (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|regs:17:reg_array|r|bits:7:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[7]~164_combout\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_reg|regs:17:reg_array|r|bits:7:r~q\,
	combout => \myprocessor|my_reg|valB[7]~165_combout\);

-- Location: LCCOMB_X57_Y42_N12
\myprocessor|my_reg|valB[7]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[7]~166_combout\ = (\myprocessor|mux_rdst|F[3]~1_combout\ & (((\myprocessor|my_reg|valB[19]~31_combout\)))) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & ((\myprocessor|my_reg|valB[19]~31_combout\ & 
-- ((\myprocessor|my_reg|valB[7]~165_combout\))) # (!\myprocessor|my_reg|valB[19]~31_combout\ & (\myprocessor|my_reg|regs:16:reg_array|r|bits:7:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:16:reg_array|r|bits:7:r~q\,
	datab => \myprocessor|mux_rdst|F[3]~1_combout\,
	datac => \myprocessor|my_reg|valB[7]~165_combout\,
	datad => \myprocessor|my_reg|valB[19]~31_combout\,
	combout => \myprocessor|my_reg|valB[7]~166_combout\);

-- Location: LCCOMB_X60_Y41_N20
\myprocessor|my_reg|valB[7]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[7]~167_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|regs:28:reg_array|r|bits:7:r~q\) # ((\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (((\myprocessor|my_reg|regs:29:reg_array|r|bits:7:r~q\ & !\myprocessor|my_reg|valB[19]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|regs:28:reg_array|r|bits:7:r~q\,
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[7]~167_combout\);

-- Location: LCCOMB_X59_Y41_N12
\myprocessor|my_reg|valB[7]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[7]~168_combout\ = (\myprocessor|my_reg|valB[7]~167_combout\ & (((\myprocessor|my_reg|regs:30:reg_array|r|bits:7:r~q\) # (!\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[7]~167_combout\ & 
-- (\myprocessor|my_reg|regs:31:reg_array|r|bits:7:r~q\ & ((\myprocessor|my_reg|valB[19]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:31:reg_array|r|bits:7:r~q\,
	datab => \myprocessor|my_reg|regs:30:reg_array|r|bits:7:r~q\,
	datac => \myprocessor|my_reg|valB[7]~167_combout\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[7]~168_combout\);

-- Location: LCCOMB_X62_Y42_N22
\myprocessor|my_reg|valB[7]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[7]~169_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\) # ((\myprocessor|my_reg|regs:25:reg_array|r|bits:7:r~q\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:7:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_reg|regs:25:reg_array|r|bits:7:r~q\,
	combout => \myprocessor|my_reg|valB[7]~169_combout\);

-- Location: LCCOMB_X59_Y41_N6
\myprocessor|my_reg|valB[7]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[7]~170_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[7]~169_combout\ & ((\myprocessor|my_reg|regs:27:reg_array|r|bits:7:r~q\))) # (!\myprocessor|my_reg|valB[7]~169_combout\ & 
-- (\myprocessor|my_reg|valB[7]~168_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[7]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[7]~168_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:27:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_reg|valB[7]~169_combout\,
	combout => \myprocessor|my_reg|valB[7]~170_combout\);

-- Location: LCCOMB_X57_Y42_N24
\myprocessor|my_reg|valB[7]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[7]~171_combout\ = (\myprocessor|my_reg|valB[7]~166_combout\ & (((\myprocessor|my_reg|valB[7]~170_combout\)) # (!\myprocessor|mux_rdst|F[3]~1_combout\))) # (!\myprocessor|my_reg|valB[7]~166_combout\ & 
-- (\myprocessor|mux_rdst|F[3]~1_combout\ & (\myprocessor|my_reg|regs:24:reg_array|r|bits:7:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[7]~166_combout\,
	datab => \myprocessor|mux_rdst|F[3]~1_combout\,
	datac => \myprocessor|my_reg|regs:24:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_reg|valB[7]~170_combout\,
	combout => \myprocessor|my_reg|valB[7]~171_combout\);

-- Location: LCCOMB_X61_Y30_N4
\myprocessor|my_reg|valB[7]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[7]~172_combout\ = (\myprocessor|my_reg|valB[19]~50_combout\ & ((\myprocessor|my_reg|regs:4:reg_array|r|bits:7:r~q\) # ((\myprocessor|my_reg|valB[19]~48_combout\)))) # (!\myprocessor|my_reg|valB[19]~50_combout\ & 
-- (((\myprocessor|my_reg|regs:5:reg_array|r|bits:7:r~q\ & !\myprocessor|my_reg|valB[19]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:4:reg_array|r|bits:7:r~q\,
	datab => \myprocessor|my_reg|valB[19]~50_combout\,
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_reg|valB[19]~48_combout\,
	combout => \myprocessor|my_reg|valB[7]~172_combout\);

-- Location: LCCOMB_X61_Y34_N26
\myprocessor|my_reg|valB[7]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[7]~173_combout\ = (\myprocessor|my_reg|valB[7]~172_combout\ & (((\myprocessor|my_reg|regs:6:reg_array|r|bits:7:r~q\) # (!\myprocessor|my_reg|valB[19]~51_combout\)))) # (!\myprocessor|my_reg|valB[7]~172_combout\ & 
-- (\myprocessor|my_reg|regs:7:reg_array|r|bits:7:r~q\ & ((\myprocessor|my_reg|valB[19]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[7]~172_combout\,
	datab => \myprocessor|my_reg|regs:7:reg_array|r|bits:7:r~q\,
	datac => \myprocessor|my_reg|regs:6:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_reg|valB[19]~51_combout\,
	combout => \myprocessor|my_reg|valB[7]~173_combout\);

-- Location: LCCOMB_X63_Y33_N10
\myprocessor|my_reg|valB[7]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[7]~174_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & (((\myprocessor|my_reg|valB[19]~46_combout\)))) # (!\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[19]~46_combout\ & 
-- ((\myprocessor|my_reg|regs:2:reg_array|r|bits:7:r~q\))) # (!\myprocessor|my_reg|valB[19]~46_combout\ & (\myprocessor|my_reg|valB[7]~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[7]~173_combout\,
	datab => \myprocessor|my_reg|valB[19]~45_combout\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_reg|valB[19]~46_combout\,
	combout => \myprocessor|my_reg|valB[7]~174_combout\);

-- Location: LCCOMB_X63_Y33_N6
\myprocessor|my_reg|valB[7]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[7]~175_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[7]~174_combout\ & (\myprocessor|my_reg|regs:1:reg_array|r|bits:7:r~q\)) # (!\myprocessor|my_reg|valB[7]~174_combout\ & 
-- ((\myprocessor|my_reg|regs:3:reg_array|r|bits:7:r~q\))))) # (!\myprocessor|my_reg|valB[19]~45_combout\ & (((\myprocessor|my_reg|valB[7]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~45_combout\,
	datab => \myprocessor|my_reg|regs:1:reg_array|r|bits:7:r~q\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_reg|valB[7]~174_combout\,
	combout => \myprocessor|my_reg|valB[7]~175_combout\);

-- Location: LCCOMB_X65_Y36_N28
\myprocessor|my_reg|valB[7]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[7]~176_combout\ = (\myprocessor|my_reg|valB[19]~39_combout\ & ((\myprocessor|my_reg|valB[7]~171_combout\) # ((\myprocessor|my_reg|valB[19]~25_combout\)))) # (!\myprocessor|my_reg|valB[19]~39_combout\ & 
-- (((\myprocessor|my_reg|valB[7]~175_combout\ & !\myprocessor|my_reg|valB[19]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[7]~171_combout\,
	datab => \myprocessor|my_reg|valB[19]~39_combout\,
	datac => \myprocessor|my_reg|valB[7]~175_combout\,
	datad => \myprocessor|my_reg|valB[19]~25_combout\,
	combout => \myprocessor|my_reg|valB[7]~176_combout\);

-- Location: LCCOMB_X65_Y36_N22
\myprocessor|my_reg|valB[7]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[7]~177_combout\ = (\myprocessor|my_reg|valB[7]~176_combout\ & (((\myprocessor|my_reg|regs:8:reg_array|r|bits:7:r~q\) # (!\myprocessor|my_reg|valB[19]~25_combout\)))) # (!\myprocessor|my_reg|valB[7]~176_combout\ & 
-- (\myprocessor|my_reg|valB[7]~161_combout\ & ((\myprocessor|my_reg|valB[19]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[7]~161_combout\,
	datab => \myprocessor|my_reg|valB[7]~176_combout\,
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_reg|valB[19]~25_combout\,
	combout => \myprocessor|my_reg|valB[7]~177_combout\);

-- Location: LCCOMB_X53_Y37_N10
\myprocessor|adder_br|upper0|sum[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_br|upper0|sum\(1) = \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(7) $ (\myprocessor|adder_br|upper0|carry~0_combout\ $ (((\myprocessor|adder_pc|upper|F~2_combout\) # (\myprocessor|adder_pc|upper|F~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|adder_pc|upper|F~2_combout\,
	datab => \myprocessor|adder_pc|upper|F~1_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(7),
	datad => \myprocessor|adder_br|upper0|carry~0_combout\,
	combout => \myprocessor|adder_br|upper0|sum\(1));

-- Location: LCCOMB_X53_Y37_N30
\myprocessor|mux_jr|F[7]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[7]~47_combout\ = (\myprocessor|mux_jr|F[3]~65_combout\ & (((\myprocessor|mux_jr|F[11]~46_combout\) # (\myprocessor|adder_br|upper0|sum\(1))))) # (!\myprocessor|mux_jr|F[3]~65_combout\ & (\myprocessor|adder_pc|upper|F[1]~3_combout\ & 
-- (!\myprocessor|mux_jr|F[11]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jr|F[3]~65_combout\,
	datab => \myprocessor|adder_pc|upper|F[1]~3_combout\,
	datac => \myprocessor|mux_jr|F[11]~46_combout\,
	datad => \myprocessor|adder_br|upper0|sum\(1),
	combout => \myprocessor|mux_jr|F[7]~47_combout\);

-- Location: LCCOMB_X53_Y37_N22
\myprocessor|adder_br|upper1|sum[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_br|upper1|sum\(1) = \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(7) $ (\myprocessor|adder_br|upper1|carry\(1) $ (((\myprocessor|adder_pc|upper|F~2_combout\) # (\myprocessor|adder_pc|upper|F~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|adder_pc|upper|F~2_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(7),
	datac => \myprocessor|adder_br|upper1|carry\(1),
	datad => \myprocessor|adder_pc|upper|F~1_combout\,
	combout => \myprocessor|adder_br|upper1|sum\(1));

-- Location: LCCOMB_X53_Y37_N0
\myprocessor|mux_jr|F[7]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[7]~48_combout\ = (\myprocessor|mux_jr|F[7]~47_combout\ & (((\myprocessor|adder_br|upper1|sum\(1))) # (!\myprocessor|mux_jr|F[11]~46_combout\))) # (!\myprocessor|mux_jr|F[7]~47_combout\ & (\myprocessor|mux_jr|F[11]~46_combout\ & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jr|F[7]~47_combout\,
	datab => \myprocessor|mux_jr|F[11]~46_combout\,
	datac => \myprocessor|adder_br|upper1|sum\(1),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(7),
	combout => \myprocessor|mux_jr|F[7]~48_combout\);

-- Location: LCCOMB_X53_Y37_N24
\myprocessor|mux_jr|F[7]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[7]~59_combout\ = (\myprocessor|my_control|Equal8~0_combout\ & (\myprocessor|my_reg|valB[7]~177_combout\)) # (!\myprocessor|my_control|Equal8~0_combout\ & ((\myprocessor|mux_jr|F[7]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_control|Equal8~0_combout\,
	datac => \myprocessor|my_reg|valB[7]~177_combout\,
	datad => \myprocessor|mux_jr|F[7]~48_combout\,
	combout => \myprocessor|mux_jr|F[7]~59_combout\);

-- Location: FF_X53_Y37_N25
\myprocessor|PC|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|mux_jr|F[7]~59_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|PC|bits:7:r~q\);

-- Location: LCCOMB_X53_Y37_N6
\myprocessor|adder_pc|upper|F[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_pc|upper|F[2]~4_combout\ = \myprocessor|PC|bits:8:r~q\ $ (((\myprocessor|PC|bits:6:r~q\ & (\myprocessor|adder_pc|lower|carry~3_combout\ & \myprocessor|PC|bits:7:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|PC|bits:6:r~q\,
	datab => \myprocessor|adder_pc|lower|carry~3_combout\,
	datac => \myprocessor|PC|bits:8:r~q\,
	datad => \myprocessor|PC|bits:7:r~q\,
	combout => \myprocessor|adder_pc|upper|F[2]~4_combout\);

-- Location: LCCOMB_X53_Y37_N20
\myprocessor|mux_jr|F[8]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[8]~49_combout\ = (\myprocessor|mux_jr|F[11]~46_combout\ & ((\myprocessor|adder_br|upper1|carry[2]~0_combout\) # ((!\myprocessor|mux_jr|F[3]~65_combout\)))) # (!\myprocessor|mux_jr|F[11]~46_combout\ & 
-- (((\myprocessor|adder_br|upper0|carry[2]~1_combout\ & \myprocessor|mux_jr|F[3]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|adder_br|upper1|carry[2]~0_combout\,
	datab => \myprocessor|adder_br|upper0|carry[2]~1_combout\,
	datac => \myprocessor|mux_jr|F[11]~46_combout\,
	datad => \myprocessor|mux_jr|F[3]~65_combout\,
	combout => \myprocessor|mux_jr|F[8]~49_combout\);

-- Location: LCCOMB_X53_Y37_N14
\myprocessor|mux_jr|F[8]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[8]~50_combout\ = (\myprocessor|mux_jr|F[8]~49_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(8) $ (((!\myprocessor|adder_pc|upper|F[2]~4_combout\ & \myprocessor|mux_jr|F[3]~65_combout\))))) # 
-- (!\myprocessor|mux_jr|F[8]~49_combout\ & (\myprocessor|adder_pc|upper|F[2]~4_combout\ $ (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(8) & \myprocessor|mux_jr|F[3]~65_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|adder_pc|upper|F[2]~4_combout\,
	datab => \myprocessor|mux_jr|F[8]~49_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(8),
	datad => \myprocessor|mux_jr|F[3]~65_combout\,
	combout => \myprocessor|mux_jr|F[8]~50_combout\);

-- Location: LCCOMB_X53_Y37_N4
\myprocessor|mux_jr|F[8]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[8]~60_combout\ = (\myprocessor|my_control|Equal8~0_combout\ & ((\myprocessor|my_reg|valB[8]~259_combout\))) # (!\myprocessor|my_control|Equal8~0_combout\ & (\myprocessor|mux_jr|F[8]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_control|Equal8~0_combout\,
	datac => \myprocessor|mux_jr|F[8]~50_combout\,
	datad => \myprocessor|my_reg|valB[8]~259_combout\,
	combout => \myprocessor|mux_jr|F[8]~60_combout\);

-- Location: FF_X53_Y37_N5
\myprocessor|PC|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|mux_jr|F[8]~60_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|PC|bits:8:r~q\);

-- Location: LCCOMB_X52_Y37_N26
\myprocessor|adder_pc|upper1|carry~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_pc|upper1|carry~0_combout\ = (\myprocessor|PC|bits:8:r~q\ & (\myprocessor|PC|bits:6:r~q\ & \myprocessor|PC|bits:7:r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|PC|bits:8:r~q\,
	datac => \myprocessor|PC|bits:6:r~q\,
	datad => \myprocessor|PC|bits:7:r~q\,
	combout => \myprocessor|adder_pc|upper1|carry~0_combout\);

-- Location: LCCOMB_X55_Y37_N30
\myprocessor|adder_pc|upper|F[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_pc|upper|F[3]~9_combout\ = \myprocessor|PC|bits:9:r~q\ $ (((\myprocessor|adder_pc|lower|carry~3_combout\ & \myprocessor|adder_pc|upper1|carry~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|adder_pc|lower|carry~3_combout\,
	datac => \myprocessor|adder_pc|upper1|carry~0_combout\,
	datad => \myprocessor|PC|bits:9:r~q\,
	combout => \myprocessor|adder_pc|upper|F[3]~9_combout\);

-- Location: M9K_X64_Y33_N0
\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-fibonacci-dmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myprocessor|my_control|Equal6~0_combout\,
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y37_N28
\myprocessor|mux_input_out|F~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~39_combout\ = (!\myprocessor|my_control|Equal3~1_combout\ & ((\myprocessor|my_control|Equal5~0_combout\ & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(9)))) # (!\myprocessor|my_control|Equal5~0_combout\ & 
-- (\myprocessor|my_alu|R[9]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal5~0_combout\,
	datab => \myprocessor|my_alu|R[9]~81_combout\,
	datac => \myprocessor|my_control|Equal3~1_combout\,
	datad => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(9),
	combout => \myprocessor|mux_input_out|F~39_combout\);

-- Location: LCCOMB_X57_Y37_N30
\myprocessor|mux_input_out|F~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F~40_combout\ = (!\myprocessor|my_control|Equal1~2_combout\ & ((\myprocessor|mux_input_out|F~39_combout\) # ((\myprocessor|adder_pc|upper|F[3]~9_combout\ & \myprocessor|my_control|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|adder_pc|upper|F[3]~9_combout\,
	datab => \myprocessor|my_control|Equal1~2_combout\,
	datac => \myprocessor|my_control|Equal3~1_combout\,
	datad => \myprocessor|mux_input_out|F~39_combout\,
	combout => \myprocessor|mux_input_out|F~40_combout\);

-- Location: FF_X65_Y35_N15
\myprocessor|my_reg|regs:11:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F~40_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:11:reg_array|r|bits:9:r~q\);

-- Location: LCCOMB_X57_Y37_N2
\myprocessor|my_reg|valB[9]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[9]~260_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|valB[19]~680_combout\)) # (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (\myprocessor|my_reg|regs:15:reg_array|r|bits:9:r~q\)) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|regs:13:reg_array|r|bits:9:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:15:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_reg|regs:13:reg_array|r|bits:9:r~q\,
	combout => \myprocessor|my_reg|valB[9]~260_combout\);

-- Location: LCCOMB_X65_Y35_N16
\myprocessor|my_reg|valB[9]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[9]~261_combout\ = (\myprocessor|my_reg|valB[9]~260_combout\ & (((\myprocessor|my_reg|regs:14:reg_array|r|bits:9:r~q\) # (!\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[9]~260_combout\ & 
-- (\myprocessor|my_reg|regs:12:reg_array|r|bits:9:r~q\ & ((\myprocessor|my_reg|valB[19]~684_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[9]~260_combout\,
	datab => \myprocessor|my_reg|regs:12:reg_array|r|bits:9:r~q\,
	datac => \myprocessor|my_reg|regs:14:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_reg|valB[19]~684_combout\,
	combout => \myprocessor|my_reg|valB[9]~261_combout\);

-- Location: LCCOMB_X66_Y35_N0
\myprocessor|my_reg|valB[9]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[9]~262_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (\myprocessor|my_reg|valB[9]~261_combout\)) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|regs:10:reg_array|r|bits:9:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[9]~261_combout\,
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_reg|valB[19]~22_combout\,
	combout => \myprocessor|my_reg|valB[9]~262_combout\);

-- Location: LCCOMB_X66_Y35_N18
\myprocessor|my_reg|valB[9]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[9]~263_combout\ = (\myprocessor|my_reg|valB[9]~262_combout\ & ((\myprocessor|my_reg|regs:11:reg_array|r|bits:9:r~q\) # ((!\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[9]~262_combout\ & 
-- (((\myprocessor|my_reg|regs:9:reg_array|r|bits:9:r~q\ & \myprocessor|my_reg|valB[19]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:11:reg_array|r|bits:9:r~q\,
	datab => \myprocessor|my_reg|valB[9]~262_combout\,
	datac => \myprocessor|my_reg|regs:9:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_reg|valB[19]~12_combout\,
	combout => \myprocessor|my_reg|valB[9]~263_combout\);

-- Location: LCCOMB_X60_Y34_N8
\myprocessor|my_reg|valB[9]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[9]~274_combout\ = (\myprocessor|my_reg|valB[19]~50_combout\ & ((\myprocessor|my_reg|regs:4:reg_array|r|bits:9:r~q\) # ((\myprocessor|my_reg|valB[19]~48_combout\)))) # (!\myprocessor|my_reg|valB[19]~50_combout\ & 
-- (((\myprocessor|my_reg|regs:5:reg_array|r|bits:9:r~q\ & !\myprocessor|my_reg|valB[19]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~50_combout\,
	datab => \myprocessor|my_reg|regs:4:reg_array|r|bits:9:r~q\,
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_reg|valB[19]~48_combout\,
	combout => \myprocessor|my_reg|valB[9]~274_combout\);

-- Location: LCCOMB_X61_Y34_N20
\myprocessor|my_reg|valB[9]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[9]~275_combout\ = (\myprocessor|my_reg|valB[19]~51_combout\ & ((\myprocessor|my_reg|valB[9]~274_combout\ & ((\myprocessor|my_reg|regs:6:reg_array|r|bits:9:r~q\))) # (!\myprocessor|my_reg|valB[9]~274_combout\ & 
-- (\myprocessor|my_reg|regs:7:reg_array|r|bits:9:r~q\)))) # (!\myprocessor|my_reg|valB[19]~51_combout\ & (((\myprocessor|my_reg|valB[9]~274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:7:reg_array|r|bits:9:r~q\,
	datab => \myprocessor|my_reg|valB[19]~51_combout\,
	datac => \myprocessor|my_reg|regs:6:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_reg|valB[9]~274_combout\,
	combout => \myprocessor|my_reg|valB[9]~275_combout\);

-- Location: LCCOMB_X63_Y34_N18
\myprocessor|my_reg|valB[9]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[9]~276_combout\ = (\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|valB[19]~45_combout\) # ((\myprocessor|my_reg|regs:2:reg_array|r|bits:9:r~q\)))) # (!\myprocessor|my_reg|valB[19]~46_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[9]~275_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~46_combout\,
	datab => \myprocessor|my_reg|valB[19]~45_combout\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_reg|valB[9]~275_combout\,
	combout => \myprocessor|my_reg|valB[9]~276_combout\);

-- Location: LCCOMB_X63_Y34_N12
\myprocessor|my_reg|valB[9]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[9]~277_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[9]~276_combout\ & (\myprocessor|my_reg|regs:1:reg_array|r|bits:9:r~q\)) # (!\myprocessor|my_reg|valB[9]~276_combout\ & 
-- ((\myprocessor|my_reg|regs:3:reg_array|r|bits:9:r~q\))))) # (!\myprocessor|my_reg|valB[19]~45_combout\ & (((\myprocessor|my_reg|valB[9]~276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:1:reg_array|r|bits:9:r~q\,
	datab => \myprocessor|my_reg|valB[19]~45_combout\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_reg|valB[9]~276_combout\,
	combout => \myprocessor|my_reg|valB[9]~277_combout\);

-- Location: LCCOMB_X62_Y42_N6
\myprocessor|my_reg|valB[9]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[9]~271_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\) # ((\myprocessor|my_reg|regs:25:reg_array|r|bits:9:r~q\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|regs:26:reg_array|r|bits:9:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_reg|regs:25:reg_array|r|bits:9:r~q\,
	combout => \myprocessor|my_reg|valB[9]~271_combout\);

-- Location: LCCOMB_X69_Y39_N2
\myprocessor|my_reg|valB[9]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[9]~269_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & (\myprocessor|my_reg|valB[19]~684_combout\)) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\ & 
-- ((\myprocessor|my_reg|regs:28:reg_array|r|bits:9:r~q\))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|regs:29:reg_array|r|bits:9:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_reg|regs:28:reg_array|r|bits:9:r~q\,
	combout => \myprocessor|my_reg|valB[9]~269_combout\);

-- Location: LCCOMB_X63_Y41_N14
\myprocessor|my_reg|valB[9]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[9]~270_combout\ = (\myprocessor|my_reg|valB[9]~269_combout\ & ((\myprocessor|my_reg|regs:30:reg_array|r|bits:9:r~q\) # ((!\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[9]~269_combout\ & 
-- (((\myprocessor|my_reg|valB[19]~680_combout\ & \myprocessor|my_reg|regs:31:reg_array|r|bits:9:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[9]~269_combout\,
	datab => \myprocessor|my_reg|regs:30:reg_array|r|bits:9:r~q\,
	datac => \myprocessor|my_reg|valB[19]~680_combout\,
	datad => \myprocessor|my_reg|regs:31:reg_array|r|bits:9:r~q\,
	combout => \myprocessor|my_reg|valB[9]~270_combout\);

-- Location: LCCOMB_X66_Y38_N10
\myprocessor|my_reg|valB[9]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[9]~272_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[9]~271_combout\ & (\myprocessor|my_reg|regs:27:reg_array|r|bits:9:r~q\)) # (!\myprocessor|my_reg|valB[9]~271_combout\ & 
-- ((\myprocessor|my_reg|valB[9]~270_combout\))))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|valB[9]~271_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[9]~271_combout\,
	datac => \myprocessor|my_reg|regs:27:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_reg|valB[9]~270_combout\,
	combout => \myprocessor|my_reg|valB[9]~272_combout\);

-- Location: LCCOMB_X63_Y42_N16
\myprocessor|my_reg|valB[9]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[9]~264_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\) # ((\myprocessor|my_reg|regs:23:reg_array|r|bits:9:r~q\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|regs:21:reg_array|r|bits:9:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_reg|regs:23:reg_array|r|bits:9:r~q\,
	combout => \myprocessor|my_reg|valB[9]~264_combout\);

-- Location: LCCOMB_X66_Y42_N30
\myprocessor|my_reg|valB[9]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[9]~265_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[9]~264_combout\ & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:9:r~q\))) # (!\myprocessor|my_reg|valB[9]~264_combout\ & 
-- (\myprocessor|my_reg|regs:20:reg_array|r|bits:9:r~q\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[9]~264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|regs:20:reg_array|r|bits:9:r~q\,
	datac => \myprocessor|my_reg|regs:22:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_reg|valB[9]~264_combout\,
	combout => \myprocessor|my_reg|valB[9]~265_combout\);

-- Location: LCCOMB_X66_Y42_N4
\myprocessor|my_reg|valB[9]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[9]~266_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\ & 
-- ((\myprocessor|my_reg|valB[9]~265_combout\))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|regs:18:reg_array|r|bits:9:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|regs:18:reg_array|r|bits:9:r~q\,
	datac => \myprocessor|my_reg|valB[9]~265_combout\,
	datad => \myprocessor|my_reg|valB[19]~22_combout\,
	combout => \myprocessor|my_reg|valB[9]~266_combout\);

-- Location: LCCOMB_X65_Y42_N14
\myprocessor|my_reg|valB[9]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[9]~267_combout\ = (\myprocessor|my_reg|valB[9]~266_combout\ & ((\myprocessor|my_reg|regs:19:reg_array|r|bits:9:r~q\) # ((!\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[9]~266_combout\ & 
-- (((\myprocessor|my_reg|valB[19]~12_combout\ & \myprocessor|my_reg|regs:17:reg_array|r|bits:9:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[9]~266_combout\,
	datab => \myprocessor|my_reg|regs:19:reg_array|r|bits:9:r~q\,
	datac => \myprocessor|my_reg|valB[19]~12_combout\,
	datad => \myprocessor|my_reg|regs:17:reg_array|r|bits:9:r~q\,
	combout => \myprocessor|my_reg|valB[9]~267_combout\);

-- Location: LCCOMB_X66_Y42_N14
\myprocessor|my_reg|valB[9]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[9]~268_combout\ = (\myprocessor|mux_rdst|F[3]~1_combout\ & (\myprocessor|my_reg|valB[19]~31_combout\)) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & ((\myprocessor|my_reg|valB[19]~31_combout\ & 
-- ((\myprocessor|my_reg|valB[9]~267_combout\))) # (!\myprocessor|my_reg|valB[19]~31_combout\ & (\myprocessor|my_reg|regs:16:reg_array|r|bits:9:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rdst|F[3]~1_combout\,
	datab => \myprocessor|my_reg|valB[19]~31_combout\,
	datac => \myprocessor|my_reg|regs:16:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_reg|valB[9]~267_combout\,
	combout => \myprocessor|my_reg|valB[9]~268_combout\);

-- Location: LCCOMB_X66_Y38_N24
\myprocessor|my_reg|valB[9]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[9]~273_combout\ = (\myprocessor|mux_rdst|F[3]~1_combout\ & ((\myprocessor|my_reg|valB[9]~268_combout\ & (\myprocessor|my_reg|valB[9]~272_combout\)) # (!\myprocessor|my_reg|valB[9]~268_combout\ & 
-- ((\myprocessor|my_reg|regs:24:reg_array|r|bits:9:r~q\))))) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & (((\myprocessor|my_reg|valB[9]~268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[9]~272_combout\,
	datab => \myprocessor|mux_rdst|F[3]~1_combout\,
	datac => \myprocessor|my_reg|regs:24:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_reg|valB[9]~268_combout\,
	combout => \myprocessor|my_reg|valB[9]~273_combout\);

-- Location: LCCOMB_X66_Y38_N12
\myprocessor|my_reg|valB[9]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[9]~278_combout\ = (\myprocessor|my_reg|valB[19]~25_combout\ & (((\myprocessor|my_reg|valB[19]~39_combout\)))) # (!\myprocessor|my_reg|valB[19]~25_combout\ & ((\myprocessor|my_reg|valB[19]~39_combout\ & 
-- ((\myprocessor|my_reg|valB[9]~273_combout\))) # (!\myprocessor|my_reg|valB[19]~39_combout\ & (\myprocessor|my_reg|valB[9]~277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~25_combout\,
	datab => \myprocessor|my_reg|valB[9]~277_combout\,
	datac => \myprocessor|my_reg|valB[19]~39_combout\,
	datad => \myprocessor|my_reg|valB[9]~273_combout\,
	combout => \myprocessor|my_reg|valB[9]~278_combout\);

-- Location: LCCOMB_X66_Y38_N30
\myprocessor|my_reg|valB[9]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[9]~279_combout\ = (\myprocessor|my_reg|valB[19]~25_combout\ & ((\myprocessor|my_reg|valB[9]~278_combout\ & ((\myprocessor|my_reg|regs:8:reg_array|r|bits:9:r~q\))) # (!\myprocessor|my_reg|valB[9]~278_combout\ & 
-- (\myprocessor|my_reg|valB[9]~263_combout\)))) # (!\myprocessor|my_reg|valB[19]~25_combout\ & (((\myprocessor|my_reg|valB[9]~278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[9]~263_combout\,
	datab => \myprocessor|my_reg|regs:8:reg_array|r|bits:9:r~q\,
	datac => \myprocessor|my_reg|valB[19]~25_combout\,
	datad => \myprocessor|my_reg|valB[9]~278_combout\,
	combout => \myprocessor|my_reg|valB[9]~279_combout\);

-- Location: LCCOMB_X54_Y37_N26
\myprocessor|mux_reset|F~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_reset|F~9_combout\ = (\resetn~input_o\ & ((\myprocessor|my_control|Equal8~0_combout\ & (\myprocessor|my_reg|valB[9]~279_combout\)) # (!\myprocessor|my_control|Equal8~0_combout\ & ((\myprocessor|mux_jr|F[9]~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal8~0_combout\,
	datab => \resetn~input_o\,
	datac => \myprocessor|my_reg|valB[9]~279_combout\,
	datad => \myprocessor|mux_jr|F[9]~52_combout\,
	combout => \myprocessor|mux_reset|F~9_combout\);

-- Location: LCCOMB_X55_Y35_N18
\myprocessor|my_control|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_control|Equal0~0_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	combout => \myprocessor|my_control|Equal0~0_combout\);

-- Location: LCCOMB_X55_Y35_N4
\myprocessor|my_control|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_control|Equal1~2_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & 
-- \myprocessor|my_control|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datad => \myprocessor|my_control|Equal0~0_combout\,
	combout => \myprocessor|my_control|Equal1~2_combout\);

-- Location: LCCOMB_X57_Y37_N0
\myprocessor|mux_input_out|F[8]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[8]~41_combout\ = (!\myprocessor|my_control|Equal3~1_combout\ & ((\myprocessor|my_control|Equal5~0_combout\ & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(8)))) # (!\myprocessor|my_control|Equal5~0_combout\ & 
-- (\myprocessor|my_alu|R[8]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[8]~86_combout\,
	datab => \myprocessor|my_control|Equal3~1_combout\,
	datac => \myprocessor|my_control|Equal5~0_combout\,
	datad => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(8),
	combout => \myprocessor|mux_input_out|F[8]~41_combout\);

-- Location: LCCOMB_X57_Y37_N18
\myprocessor|mux_input_out|F[8]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[8]~42_combout\ = (!\myprocessor|my_control|Equal1~2_combout\ & ((\myprocessor|mux_input_out|F[8]~41_combout\) # ((\myprocessor|adder_pc|upper|F[2]~4_combout\ & \myprocessor|my_control|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|adder_pc|upper|F[2]~4_combout\,
	datab => \myprocessor|my_control|Equal1~2_combout\,
	datac => \myprocessor|my_control|Equal3~1_combout\,
	datad => \myprocessor|mux_input_out|F[8]~41_combout\,
	combout => \myprocessor|mux_input_out|F[8]~42_combout\);

-- Location: LCCOMB_X57_Y37_N12
\myprocessor|mux_input_out|F[8]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_input_out|F[8]~43_combout\ = (\myprocessor|mux_input_out|F[8]~42_combout\) # ((\myprocessor|my_control|Equal1~2_combout\ & \myps2|Equal6~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_control|Equal1~2_combout\,
	datac => \myps2|Equal6~1_combout\,
	datad => \myprocessor|mux_input_out|F[8]~42_combout\,
	combout => \myprocessor|mux_input_out|F[8]~43_combout\);

-- Location: FF_X70_Y35_N11
\myprocessor|my_reg|regs:8:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|mux_input_out|F[8]~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_reg|inEnable[8]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_reg|regs:8:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X70_Y35_N24
\myprocessor|my_reg|valB[8]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[8]~252_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|valB[19]~12_combout\)) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[19]~12_combout\ & 
-- ((\myprocessor|my_reg|regs:9:reg_array|r|bits:8:r~q\))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|regs:10:reg_array|r|bits:8:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_reg|regs:9:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_reg|valB[8]~252_combout\);

-- Location: LCCOMB_X62_Y37_N8
\myprocessor|my_reg|valB[8]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[8]~250_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|regs:12:reg_array|r|bits:8:r~q\) # ((\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (((\myprocessor|my_reg|regs:13:reg_array|r|bits:8:r~q\ & !\myprocessor|my_reg|valB[19]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:12:reg_array|r|bits:8:r~q\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[8]~250_combout\);

-- Location: LCCOMB_X65_Y35_N28
\myprocessor|my_reg|valB[8]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[8]~251_combout\ = (\myprocessor|my_reg|valB[8]~250_combout\ & (((\myprocessor|my_reg|regs:14:reg_array|r|bits:8:r~q\) # (!\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[8]~250_combout\ & 
-- (\myprocessor|my_reg|regs:15:reg_array|r|bits:8:r~q\ & (\myprocessor|my_reg|valB[19]~680_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[8]~250_combout\,
	datab => \myprocessor|my_reg|regs:15:reg_array|r|bits:8:r~q\,
	datac => \myprocessor|my_reg|valB[19]~680_combout\,
	datad => \myprocessor|my_reg|regs:14:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_reg|valB[8]~251_combout\);

-- Location: LCCOMB_X72_Y35_N26
\myprocessor|my_reg|valB[8]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[8]~253_combout\ = (\myprocessor|my_reg|valB[8]~252_combout\ & (((\myprocessor|my_reg|regs:11:reg_array|r|bits:8:r~q\) # (!\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[8]~252_combout\ & 
-- (\myprocessor|my_reg|valB[8]~251_combout\ & (\myprocessor|my_reg|valB[19]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[8]~252_combout\,
	datab => \myprocessor|my_reg|valB[8]~251_combout\,
	datac => \myprocessor|my_reg|valB[19]~22_combout\,
	datad => \myprocessor|my_reg|regs:11:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_reg|valB[8]~253_combout\);

-- Location: LCCOMB_X60_Y34_N20
\myprocessor|my_reg|valB[8]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[8]~254_combout\ = (\myprocessor|my_reg|valB[19]~50_combout\ & ((\myprocessor|my_reg|regs:4:reg_array|r|bits:8:r~q\) # ((\myprocessor|my_reg|valB[19]~48_combout\)))) # (!\myprocessor|my_reg|valB[19]~50_combout\ & 
-- (((\myprocessor|my_reg|regs:5:reg_array|r|bits:8:r~q\ & !\myprocessor|my_reg|valB[19]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~50_combout\,
	datab => \myprocessor|my_reg|regs:4:reg_array|r|bits:8:r~q\,
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_reg|valB[19]~48_combout\,
	combout => \myprocessor|my_reg|valB[8]~254_combout\);

-- Location: LCCOMB_X61_Y34_N0
\myprocessor|my_reg|valB[8]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[8]~255_combout\ = (\myprocessor|my_reg|valB[8]~254_combout\ & (((\myprocessor|my_reg|regs:6:reg_array|r|bits:8:r~q\)) # (!\myprocessor|my_reg|valB[19]~51_combout\))) # (!\myprocessor|my_reg|valB[8]~254_combout\ & 
-- (\myprocessor|my_reg|valB[19]~51_combout\ & ((\myprocessor|my_reg|regs:7:reg_array|r|bits:8:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[8]~254_combout\,
	datab => \myprocessor|my_reg|valB[19]~51_combout\,
	datac => \myprocessor|my_reg|regs:6:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_reg|regs:7:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_reg|valB[8]~255_combout\);

-- Location: LCCOMB_X63_Y34_N2
\myprocessor|my_reg|valB[8]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[8]~256_combout\ = (\myprocessor|my_reg|valB[19]~46_combout\ & (\myprocessor|my_reg|valB[19]~45_combout\)) # (!\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|valB[19]~45_combout\ & 
-- (\myprocessor|my_reg|regs:3:reg_array|r|bits:8:r~q\)) # (!\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[8]~255_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~46_combout\,
	datab => \myprocessor|my_reg|valB[19]~45_combout\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_reg|valB[8]~255_combout\,
	combout => \myprocessor|my_reg|valB[8]~256_combout\);

-- Location: LCCOMB_X63_Y34_N0
\myprocessor|my_reg|valB[8]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[8]~257_combout\ = (\myprocessor|my_reg|valB[8]~256_combout\ & ((\myprocessor|my_reg|regs:1:reg_array|r|bits:8:r~q\) # ((!\myprocessor|my_reg|valB[19]~46_combout\)))) # (!\myprocessor|my_reg|valB[8]~256_combout\ & 
-- (((\myprocessor|my_reg|valB[19]~46_combout\ & \myprocessor|my_reg|regs:2:reg_array|r|bits:8:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:1:reg_array|r|bits:8:r~q\,
	datab => \myprocessor|my_reg|valB[8]~256_combout\,
	datac => \myprocessor|my_reg|valB[19]~46_combout\,
	datad => \myprocessor|my_reg|regs:2:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_reg|valB[8]~257_combout\);

-- Location: LCCOMB_X72_Y35_N20
\myprocessor|my_reg|valB[8]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[8]~258_combout\ = (\myprocessor|my_reg|valB[19]~25_combout\ & ((\myprocessor|my_reg|valB[8]~253_combout\) # ((\myprocessor|my_reg|valB[19]~39_combout\)))) # (!\myprocessor|my_reg|valB[19]~25_combout\ & 
-- (((!\myprocessor|my_reg|valB[19]~39_combout\ & \myprocessor|my_reg|valB[8]~257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[8]~253_combout\,
	datab => \myprocessor|my_reg|valB[19]~25_combout\,
	datac => \myprocessor|my_reg|valB[19]~39_combout\,
	datad => \myprocessor|my_reg|valB[8]~257_combout\,
	combout => \myprocessor|my_reg|valB[8]~258_combout\);

-- Location: LCCOMB_X60_Y39_N24
\myprocessor|my_reg|valB[8]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[8]~244_combout\ = (\myprocessor|mux_rdst|F[3]~1_combout\ & (((\myprocessor|my_reg|regs:24:reg_array|r|bits:8:r~q\) # (\myprocessor|my_reg|valB[19]~31_combout\)))) # (!\myprocessor|mux_rdst|F[3]~1_combout\ & 
-- (\myprocessor|my_reg|regs:16:reg_array|r|bits:8:r~q\ & ((!\myprocessor|my_reg|valB[19]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:16:reg_array|r|bits:8:r~q\,
	datab => \myprocessor|mux_rdst|F[3]~1_combout\,
	datac => \myprocessor|my_reg|regs:24:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_reg|valB[19]~31_combout\,
	combout => \myprocessor|my_reg|valB[8]~244_combout\);

-- Location: LCCOMB_X62_Y43_N28
\myprocessor|my_reg|valB[8]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[8]~245_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|valB[19]~684_combout\) # ((\myprocessor|my_reg|regs:31:reg_array|r|bits:8:r~q\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|regs:29:reg_array|r|bits:8:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~680_combout\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_reg|regs:31:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_reg|valB[8]~245_combout\);

-- Location: LCCOMB_X62_Y43_N30
\myprocessor|my_reg|valB[8]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[8]~246_combout\ = (\myprocessor|my_reg|valB[8]~245_combout\ & (((\myprocessor|my_reg|regs:30:reg_array|r|bits:8:r~q\) # (!\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[8]~245_combout\ & 
-- (\myprocessor|my_reg|regs:28:reg_array|r|bits:8:r~q\ & ((\myprocessor|my_reg|valB[19]~684_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:28:reg_array|r|bits:8:r~q\,
	datab => \myprocessor|my_reg|valB[8]~245_combout\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_reg|valB[19]~684_combout\,
	combout => \myprocessor|my_reg|valB[8]~246_combout\);

-- Location: LCCOMB_X62_Y42_N30
\myprocessor|my_reg|valB[8]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[8]~247_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|valB[19]~22_combout\)) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (\myprocessor|my_reg|valB[8]~246_combout\)) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|regs:26:reg_array|r|bits:8:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|valB[8]~246_combout\,
	datad => \myprocessor|my_reg|regs:26:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_reg|valB[8]~247_combout\);

-- Location: LCCOMB_X61_Y41_N16
\myprocessor|my_reg|valB[8]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[8]~248_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[8]~247_combout\ & ((\myprocessor|my_reg|regs:27:reg_array|r|bits:8:r~q\))) # (!\myprocessor|my_reg|valB[8]~247_combout\ & 
-- (\myprocessor|my_reg|regs:25:reg_array|r|bits:8:r~q\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (((\myprocessor|my_reg|valB[8]~247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:25:reg_array|r|bits:8:r~q\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:27:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_reg|valB[8]~247_combout\,
	combout => \myprocessor|my_reg|valB[8]~248_combout\);

-- Location: LCCOMB_X66_Y40_N26
\myprocessor|my_reg|valB[8]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[8]~242_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & (((\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (\myprocessor|my_reg|regs:17:reg_array|r|bits:8:r~q\)) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|regs:18:reg_array|r|bits:8:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:17:reg_array|r|bits:8:r~q\,
	datab => \myprocessor|my_reg|regs:18:reg_array|r|bits:8:r~q\,
	datac => \myprocessor|my_reg|valB[19]~22_combout\,
	datad => \myprocessor|my_reg|valB[19]~12_combout\,
	combout => \myprocessor|my_reg|valB[8]~242_combout\);

-- Location: LCCOMB_X63_Y42_N18
\myprocessor|my_reg|valB[8]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[8]~240_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|regs:20:reg_array|r|bits:8:r~q\) # ((\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (((\myprocessor|my_reg|regs:21:reg_array|r|bits:8:r~q\ & !\myprocessor|my_reg|valB[19]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:20:reg_array|r|bits:8:r~q\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[8]~240_combout\);

-- Location: LCCOMB_X63_Y42_N28
\myprocessor|my_reg|valB[8]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[8]~241_combout\ = (\myprocessor|my_reg|valB[8]~240_combout\ & ((\myprocessor|my_reg|regs:22:reg_array|r|bits:8:r~q\) # ((!\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[8]~240_combout\ & 
-- (((\myprocessor|my_reg|regs:23:reg_array|r|bits:8:r~q\ & \myprocessor|my_reg|valB[19]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:22:reg_array|r|bits:8:r~q\,
	datab => \myprocessor|my_reg|valB[8]~240_combout\,
	datac => \myprocessor|my_reg|regs:23:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[8]~241_combout\);

-- Location: LCCOMB_X72_Y35_N30
\myprocessor|my_reg|valB[8]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[8]~243_combout\ = (\myprocessor|my_reg|valB[8]~242_combout\ & (((\myprocessor|my_reg|regs:19:reg_array|r|bits:8:r~q\)) # (!\myprocessor|my_reg|valB[19]~22_combout\))) # (!\myprocessor|my_reg|valB[8]~242_combout\ & 
-- (\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|valB[8]~241_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[8]~242_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|valB[8]~241_combout\,
	datad => \myprocessor|my_reg|regs:19:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_reg|valB[8]~243_combout\);

-- Location: LCCOMB_X72_Y35_N0
\myprocessor|my_reg|valB[8]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[8]~249_combout\ = (\myprocessor|my_reg|valB[8]~244_combout\ & ((\myprocessor|my_reg|valB[8]~248_combout\) # ((!\myprocessor|my_reg|valB[19]~31_combout\)))) # (!\myprocessor|my_reg|valB[8]~244_combout\ & 
-- (((\myprocessor|my_reg|valB[8]~243_combout\ & \myprocessor|my_reg|valB[19]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[8]~244_combout\,
	datab => \myprocessor|my_reg|valB[8]~248_combout\,
	datac => \myprocessor|my_reg|valB[8]~243_combout\,
	datad => \myprocessor|my_reg|valB[19]~31_combout\,
	combout => \myprocessor|my_reg|valB[8]~249_combout\);

-- Location: LCCOMB_X72_Y35_N22
\myprocessor|my_reg|valB[8]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[8]~259_combout\ = (\myprocessor|my_reg|valB[8]~258_combout\ & ((\myprocessor|my_reg|regs:8:reg_array|r|bits:8:r~q\) # ((!\myprocessor|my_reg|valB[19]~39_combout\)))) # (!\myprocessor|my_reg|valB[8]~258_combout\ & 
-- (((\myprocessor|my_reg|valB[19]~39_combout\ & \myprocessor|my_reg|valB[8]~249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:8:reg_array|r|bits:8:r~q\,
	datab => \myprocessor|my_reg|valB[8]~258_combout\,
	datac => \myprocessor|my_reg|valB[19]~39_combout\,
	datad => \myprocessor|my_reg|valB[8]~249_combout\,
	combout => \myprocessor|my_reg|valB[8]~259_combout\);

-- Location: LCCOMB_X53_Y37_N16
\myprocessor|mux_reset|F~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_reset|F~8_combout\ = (\resetn~input_o\ & ((\myprocessor|my_control|Equal8~0_combout\ & (\myprocessor|my_reg|valB[8]~259_combout\)) # (!\myprocessor|my_control|Equal8~0_combout\ & ((\myprocessor|mux_jr|F[8]~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[8]~259_combout\,
	datab => \resetn~input_o\,
	datac => \myprocessor|mux_jr|F[8]~50_combout\,
	datad => \myprocessor|my_control|Equal8~0_combout\,
	combout => \myprocessor|mux_reset|F~8_combout\);

-- Location: M9K_X51_Y27_N0
\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B1F8FF80E0F6AEBB123BFB18F7C7CEF2C73800B6363E1BFFBEEEECB2BF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-fibonacci-imem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y35_N16
\myprocessor|my_control|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_control|Equal8~0_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & \myprocessor|my_control|Equal3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datad => \myprocessor|my_control|Equal3~0_combout\,
	combout => \myprocessor|my_control|Equal8~0_combout\);

-- Location: LCCOMB_X53_Y37_N18
\myprocessor|mux_reset|F~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_reset|F~7_combout\ = (\resetn~input_o\ & ((\myprocessor|my_control|Equal8~0_combout\ & (\myprocessor|my_reg|valB[7]~177_combout\)) # (!\myprocessor|my_control|Equal8~0_combout\ & ((\myprocessor|mux_jr|F[7]~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal8~0_combout\,
	datab => \myprocessor|my_reg|valB[7]~177_combout\,
	datac => \resetn~input_o\,
	datad => \myprocessor|mux_jr|F[7]~48_combout\,
	combout => \myprocessor|mux_reset|F~7_combout\);

-- Location: LCCOMB_X52_Y37_N28
\myprocessor|adder_br|upper|F[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_br|upper|F[0]~0_combout\ = \myprocessor|PC|bits:6:r~q\ $ (\myprocessor|adder_pc|lower|carry~3_combout\ $ (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(6) $ (\myprocessor|adder_br|lower|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|PC|bits:6:r~q\,
	datab => \myprocessor|adder_pc|lower|carry~3_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(6),
	datad => \myprocessor|adder_br|lower|cout~0_combout\,
	combout => \myprocessor|adder_br|upper|F[0]~0_combout\);

-- Location: LCCOMB_X52_Y37_N16
\myprocessor|mux_jr|F[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[6]~44_combout\ = (\myprocessor|mux_jr|F[3]~31_combout\ & (((\myprocessor|mux_jr|F[3]~4_combout\) # (\myprocessor|adder_br|upper|F[0]~0_combout\)))) # (!\myprocessor|mux_jr|F[3]~31_combout\ & 
-- (\myprocessor|adder_pc|upper|F[0]~0_combout\ & (!\myprocessor|mux_jr|F[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|adder_pc|upper|F[0]~0_combout\,
	datab => \myprocessor|mux_jr|F[3]~31_combout\,
	datac => \myprocessor|mux_jr|F[3]~4_combout\,
	datad => \myprocessor|adder_br|upper|F[0]~0_combout\,
	combout => \myprocessor|mux_jr|F[6]~44_combout\);

-- Location: LCCOMB_X52_Y37_N2
\myprocessor|mux_jr|F[6]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[6]~45_combout\ = (\myprocessor|mux_jr|F[3]~4_combout\ & ((\myprocessor|mux_jr|F[6]~44_combout\ & ((\myprocessor|my_reg|valB[6]~77_combout\))) # (!\myprocessor|mux_jr|F[6]~44_combout\ & 
-- (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(6))))) # (!\myprocessor|mux_jr|F[3]~4_combout\ & (((\myprocessor|mux_jr|F[6]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jr|F[3]~4_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(6),
	datac => \myprocessor|my_reg|valB[6]~77_combout\,
	datad => \myprocessor|mux_jr|F[6]~44_combout\,
	combout => \myprocessor|mux_jr|F[6]~45_combout\);

-- Location: LCCOMB_X52_Y37_N18
\myprocessor|mux_reset|F~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_reset|F~6_combout\ = (\resetn~input_o\ & \myprocessor|mux_jr|F[6]~45_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \resetn~input_o\,
	datad => \myprocessor|mux_jr|F[6]~45_combout\,
	combout => \myprocessor|mux_reset|F~6_combout\);

-- Location: LCCOMB_X50_Y37_N26
\myprocessor|mux_jr|F[5]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[5]~42_combout\ = (\myprocessor|mux_jr|F[3]~4_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(5)) # ((\myprocessor|mux_jr|F[3]~31_combout\)))) # (!\myprocessor|mux_jr|F[3]~4_combout\ & 
-- (((\myprocessor|adder_pc|lower|sum\(5) & !\myprocessor|mux_jr|F[3]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(5),
	datab => \myprocessor|adder_pc|lower|sum\(5),
	datac => \myprocessor|mux_jr|F[3]~4_combout\,
	datad => \myprocessor|mux_jr|F[3]~31_combout\,
	combout => \myprocessor|mux_jr|F[5]~42_combout\);

-- Location: LCCOMB_X50_Y37_N24
\myprocessor|adder_br|lower|sum[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_br|lower|sum\(5) = \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(5) $ (\myprocessor|adder_pc|lower|sum\(5) $ (\myprocessor|adder_br|lower|carry[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(5),
	datab => \myprocessor|adder_pc|lower|sum\(5),
	datac => \myprocessor|adder_br|lower|carry[5]~3_combout\,
	combout => \myprocessor|adder_br|lower|sum\(5));

-- Location: LCCOMB_X50_Y37_N18
\myprocessor|mux_jr|F[5]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[5]~43_combout\ = (\myprocessor|mux_jr|F[5]~42_combout\ & ((\myprocessor|my_reg|valB[5]~57_combout\) # ((!\myprocessor|mux_jr|F[3]~31_combout\)))) # (!\myprocessor|mux_jr|F[5]~42_combout\ & (((\myprocessor|mux_jr|F[3]~31_combout\ & 
-- \myprocessor|adder_br|lower|sum\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jr|F[5]~42_combout\,
	datab => \myprocessor|my_reg|valB[5]~57_combout\,
	datac => \myprocessor|mux_jr|F[3]~31_combout\,
	datad => \myprocessor|adder_br|lower|sum\(5),
	combout => \myprocessor|mux_jr|F[5]~43_combout\);

-- Location: LCCOMB_X50_Y37_N28
\myprocessor|mux_reset|F~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_reset|F~5_combout\ = (\resetn~input_o\ & \myprocessor|mux_jr|F[5]~43_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \resetn~input_o\,
	datad => \myprocessor|mux_jr|F[5]~43_combout\,
	combout => \myprocessor|mux_reset|F~5_combout\);

-- Location: LCCOMB_X50_Y37_N10
\myprocessor|adder_br|lower|sum[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_br|lower|sum\(4) = \myprocessor|adder_pc|lower|carry~1_combout\ $ (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4) $ (\myprocessor|PC|bits:4:r~q\ $ (\myprocessor|adder_br|lower|carry[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|adder_pc|lower|carry~1_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4),
	datac => \myprocessor|PC|bits:4:r~q\,
	datad => \myprocessor|adder_br|lower|carry[4]~2_combout\,
	combout => \myprocessor|adder_br|lower|sum\(4));

-- Location: LCCOMB_X50_Y37_N30
\myprocessor|mux_jr|F[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[4]~40_combout\ = (\myprocessor|mux_jr|F[3]~31_combout\ & ((\myprocessor|mux_jr|F[3]~4_combout\) # ((\myprocessor|adder_br|lower|sum\(4))))) # (!\myprocessor|mux_jr|F[3]~31_combout\ & (!\myprocessor|mux_jr|F[3]~4_combout\ & 
-- (\myprocessor|adder_pc|lower|sum\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jr|F[3]~31_combout\,
	datab => \myprocessor|mux_jr|F[3]~4_combout\,
	datac => \myprocessor|adder_pc|lower|sum\(4),
	datad => \myprocessor|adder_br|lower|sum\(4),
	combout => \myprocessor|mux_jr|F[4]~40_combout\);

-- Location: LCCOMB_X50_Y37_N0
\myprocessor|mux_jr|F[4]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[4]~41_combout\ = (\myprocessor|mux_jr|F[4]~40_combout\ & (((\myprocessor|my_reg|valB[4]~157_combout\)) # (!\myprocessor|mux_jr|F[3]~4_combout\))) # (!\myprocessor|mux_jr|F[4]~40_combout\ & (\myprocessor|mux_jr|F[3]~4_combout\ & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jr|F[4]~40_combout\,
	datab => \myprocessor|mux_jr|F[3]~4_combout\,
	datac => \myprocessor|my_reg|valB[4]~157_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4),
	combout => \myprocessor|mux_jr|F[4]~41_combout\);

-- Location: LCCOMB_X50_Y37_N8
\myprocessor|mux_reset|F~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_reset|F~4_combout\ = (\resetn~input_o\ & \myprocessor|mux_jr|F[4]~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \resetn~input_o\,
	datad => \myprocessor|mux_jr|F[4]~41_combout\,
	combout => \myprocessor|mux_reset|F~4_combout\);

-- Location: LCCOMB_X59_Y38_N30
\myprocessor|mux_rdst|F[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_rdst|F[3]~1_combout\ = (\myprocessor|my_control|Rdst~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(15)))) # (!\myprocessor|my_control|Rdst~0_combout\ & 
-- (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25),
	datab => \myprocessor|my_control|Rdst~0_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(15),
	combout => \myprocessor|mux_rdst|F[3]~1_combout\);

-- Location: LCCOMB_X60_Y37_N10
\myprocessor|my_reg|valB[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~38_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(14) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(13) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(12) & 
-- \myprocessor|my_control|Rdst~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(14),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(13),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(12),
	datad => \myprocessor|my_control|Rdst~0_combout\,
	combout => \myprocessor|my_reg|valB[19]~38_combout\);

-- Location: LCCOMB_X59_Y38_N2
\myprocessor|my_reg|valB[19]~681\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~681_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & 
-- !\myprocessor|my_control|Rdst~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datad => \myprocessor|my_control|Rdst~0_combout\,
	combout => \myprocessor|my_reg|valB[19]~681_combout\);

-- Location: LCCOMB_X59_Y38_N6
\myprocessor|my_reg|valB[19]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[19]~39_combout\ = (\myprocessor|mux_rdst|F[4]~0_combout\) # ((\myprocessor|mux_rdst|F[3]~1_combout\ & ((\myprocessor|my_reg|valB[19]~38_combout\) # (\myprocessor|my_reg|valB[19]~681_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_rdst|F[3]~1_combout\,
	datab => \myprocessor|mux_rdst|F[4]~0_combout\,
	datac => \myprocessor|my_reg|valB[19]~38_combout\,
	datad => \myprocessor|my_reg|valB[19]~681_combout\,
	combout => \myprocessor|my_reg|valB[19]~39_combout\);

-- Location: LCCOMB_X61_Y30_N12
\myprocessor|my_reg|valB[3]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[3]~132_combout\ = (\myprocessor|my_reg|valB[19]~48_combout\ & (\myprocessor|my_reg|valB[19]~50_combout\)) # (!\myprocessor|my_reg|valB[19]~48_combout\ & ((\myprocessor|my_reg|valB[19]~50_combout\ & 
-- ((\myprocessor|my_reg|regs:4:reg_array|r|bits:3:r~q\))) # (!\myprocessor|my_reg|valB[19]~50_combout\ & (\myprocessor|my_reg|regs:5:reg_array|r|bits:3:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~48_combout\,
	datab => \myprocessor|my_reg|valB[19]~50_combout\,
	datac => \myprocessor|my_reg|regs:5:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_reg|regs:4:reg_array|r|bits:3:r~q\,
	combout => \myprocessor|my_reg|valB[3]~132_combout\);

-- Location: LCCOMB_X62_Y30_N22
\myprocessor|my_reg|valB[3]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[3]~133_combout\ = (\myprocessor|my_reg|valB[19]~51_combout\ & ((\myprocessor|my_reg|valB[3]~132_combout\ & (\myprocessor|my_reg|regs:6:reg_array|r|bits:3:r~q\)) # (!\myprocessor|my_reg|valB[3]~132_combout\ & 
-- ((\myprocessor|my_reg|regs:7:reg_array|r|bits:3:r~q\))))) # (!\myprocessor|my_reg|valB[19]~51_combout\ & (((\myprocessor|my_reg|valB[3]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:6:reg_array|r|bits:3:r~q\,
	datab => \myprocessor|my_reg|valB[19]~51_combout\,
	datac => \myprocessor|my_reg|regs:7:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_reg|valB[3]~132_combout\,
	combout => \myprocessor|my_reg|valB[3]~133_combout\);

-- Location: LCCOMB_X61_Y33_N0
\myprocessor|my_reg|valB[3]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[3]~134_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & (\myprocessor|my_reg|valB[19]~46_combout\)) # (!\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[19]~46_combout\ & 
-- (\myprocessor|my_reg|regs:2:reg_array|r|bits:3:r~q\)) # (!\myprocessor|my_reg|valB[19]~46_combout\ & ((\myprocessor|my_reg|valB[3]~133_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~45_combout\,
	datab => \myprocessor|my_reg|valB[19]~46_combout\,
	datac => \myprocessor|my_reg|regs:2:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_reg|valB[3]~133_combout\,
	combout => \myprocessor|my_reg|valB[3]~134_combout\);

-- Location: LCCOMB_X61_Y33_N30
\myprocessor|my_reg|valB[3]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[3]~135_combout\ = (\myprocessor|my_reg|valB[19]~45_combout\ & ((\myprocessor|my_reg|valB[3]~134_combout\ & (\myprocessor|my_reg|regs:1:reg_array|r|bits:3:r~q\)) # (!\myprocessor|my_reg|valB[3]~134_combout\ & 
-- ((\myprocessor|my_reg|regs:3:reg_array|r|bits:3:r~q\))))) # (!\myprocessor|my_reg|valB[19]~45_combout\ & (((\myprocessor|my_reg|valB[3]~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:1:reg_array|r|bits:3:r~q\,
	datab => \myprocessor|my_reg|valB[19]~45_combout\,
	datac => \myprocessor|my_reg|regs:3:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_reg|valB[3]~134_combout\,
	combout => \myprocessor|my_reg|valB[3]~135_combout\);

-- Location: LCCOMB_X59_Y42_N0
\myprocessor|my_reg|valB[3]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[3]~122_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & (((\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (\myprocessor|my_reg|regs:23:reg_array|r|bits:3:r~q\)) # (!\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|regs:21:reg_array|r|bits:3:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|regs:23:reg_array|r|bits:3:r~q\,
	datac => \myprocessor|my_reg|regs:21:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[3]~122_combout\);

-- Location: LCCOMB_X59_Y42_N18
\myprocessor|my_reg|valB[3]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[3]~123_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|valB[3]~122_combout\ & (\myprocessor|my_reg|regs:22:reg_array|r|bits:3:r~q\)) # (!\myprocessor|my_reg|valB[3]~122_combout\ & 
-- ((\myprocessor|my_reg|regs:20:reg_array|r|bits:3:r~q\))))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & (\myprocessor|my_reg|valB[3]~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|valB[3]~122_combout\,
	datac => \myprocessor|my_reg|regs:22:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_reg|regs:20:reg_array|r|bits:3:r~q\,
	combout => \myprocessor|my_reg|valB[3]~123_combout\);

-- Location: LCCOMB_X60_Y42_N18
\myprocessor|my_reg|valB[3]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[3]~124_combout\ = (\myprocessor|my_reg|valB[19]~22_combout\ & ((\myprocessor|my_reg|valB[19]~12_combout\) # ((\myprocessor|my_reg|valB[3]~123_combout\)))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|regs:18:reg_array|r|bits:3:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~22_combout\,
	datab => \myprocessor|my_reg|valB[19]~12_combout\,
	datac => \myprocessor|my_reg|regs:18:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_reg|valB[3]~123_combout\,
	combout => \myprocessor|my_reg|valB[3]~124_combout\);

-- Location: LCCOMB_X60_Y42_N20
\myprocessor|my_reg|valB[3]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[3]~125_combout\ = (\myprocessor|my_reg|valB[3]~124_combout\ & (((\myprocessor|my_reg|regs:19:reg_array|r|bits:3:r~q\) # (!\myprocessor|my_reg|valB[19]~12_combout\)))) # (!\myprocessor|my_reg|valB[3]~124_combout\ & 
-- (\myprocessor|my_reg|regs:17:reg_array|r|bits:3:r~q\ & ((\myprocessor|my_reg|valB[19]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:17:reg_array|r|bits:3:r~q\,
	datab => \myprocessor|my_reg|valB[3]~124_combout\,
	datac => \myprocessor|my_reg|regs:19:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_reg|valB[19]~12_combout\,
	combout => \myprocessor|my_reg|valB[3]~125_combout\);

-- Location: LCCOMB_X59_Y39_N20
\myprocessor|my_reg|valB[3]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[3]~126_combout\ = (\myprocessor|my_reg|valB[19]~31_combout\ & ((\myprocessor|my_reg|valB[3]~125_combout\) # ((\myprocessor|mux_rdst|F[3]~1_combout\)))) # (!\myprocessor|my_reg|valB[19]~31_combout\ & 
-- (((!\myprocessor|mux_rdst|F[3]~1_combout\ & \myprocessor|my_reg|regs:16:reg_array|r|bits:3:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[3]~125_combout\,
	datab => \myprocessor|my_reg|valB[19]~31_combout\,
	datac => \myprocessor|mux_rdst|F[3]~1_combout\,
	datad => \myprocessor|my_reg|regs:16:reg_array|r|bits:3:r~q\,
	combout => \myprocessor|my_reg|valB[3]~126_combout\);

-- Location: LCCOMB_X60_Y43_N10
\myprocessor|my_reg|valB[3]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[3]~129_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|regs:25:reg_array|r|bits:3:r~q\) # ((\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & 
-- (((\myprocessor|my_reg|regs:26:reg_array|r|bits:3:r~q\ & !\myprocessor|my_reg|valB[19]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|regs:25:reg_array|r|bits:3:r~q\,
	datac => \myprocessor|my_reg|regs:26:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_reg|valB[19]~22_combout\,
	combout => \myprocessor|my_reg|valB[3]~129_combout\);

-- Location: LCCOMB_X60_Y41_N12
\myprocessor|my_reg|valB[3]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[3]~127_combout\ = (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|regs:28:reg_array|r|bits:3:r~q\) # ((\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[19]~684_combout\ & 
-- (((\myprocessor|my_reg|regs:29:reg_array|r|bits:3:r~q\ & !\myprocessor|my_reg|valB[19]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~684_combout\,
	datab => \myprocessor|my_reg|regs:28:reg_array|r|bits:3:r~q\,
	datac => \myprocessor|my_reg|regs:29:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[3]~127_combout\);

-- Location: LCCOMB_X60_Y41_N30
\myprocessor|my_reg|valB[3]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[3]~128_combout\ = (\myprocessor|my_reg|valB[3]~127_combout\ & (((\myprocessor|my_reg|regs:30:reg_array|r|bits:3:r~q\) # (!\myprocessor|my_reg|valB[19]~680_combout\)))) # (!\myprocessor|my_reg|valB[3]~127_combout\ & 
-- (\myprocessor|my_reg|regs:31:reg_array|r|bits:3:r~q\ & ((\myprocessor|my_reg|valB[19]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[3]~127_combout\,
	datab => \myprocessor|my_reg|regs:31:reg_array|r|bits:3:r~q\,
	datac => \myprocessor|my_reg|regs:30:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_reg|valB[19]~680_combout\,
	combout => \myprocessor|my_reg|valB[3]~128_combout\);

-- Location: LCCOMB_X60_Y43_N4
\myprocessor|my_reg|valB[3]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[3]~130_combout\ = (\myprocessor|my_reg|valB[3]~129_combout\ & (((\myprocessor|my_reg|regs:27:reg_array|r|bits:3:r~q\) # (!\myprocessor|my_reg|valB[19]~22_combout\)))) # (!\myprocessor|my_reg|valB[3]~129_combout\ & 
-- (\myprocessor|my_reg|valB[3]~128_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[3]~129_combout\,
	datab => \myprocessor|my_reg|valB[3]~128_combout\,
	datac => \myprocessor|my_reg|regs:27:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_reg|valB[19]~22_combout\,
	combout => \myprocessor|my_reg|valB[3]~130_combout\);

-- Location: LCCOMB_X57_Y36_N16
\myprocessor|my_reg|valB[3]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[3]~131_combout\ = (\myprocessor|my_reg|valB[3]~126_combout\ & ((\myprocessor|my_reg|valB[3]~130_combout\) # ((!\myprocessor|mux_rdst|F[3]~1_combout\)))) # (!\myprocessor|my_reg|valB[3]~126_combout\ & 
-- (((\myprocessor|my_reg|regs:24:reg_array|r|bits:3:r~q\ & \myprocessor|mux_rdst|F[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[3]~126_combout\,
	datab => \myprocessor|my_reg|valB[3]~130_combout\,
	datac => \myprocessor|my_reg|regs:24:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|mux_rdst|F[3]~1_combout\,
	combout => \myprocessor|my_reg|valB[3]~131_combout\);

-- Location: LCCOMB_X57_Y36_N26
\myprocessor|my_reg|valB[3]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[3]~136_combout\ = (\myprocessor|my_reg|valB[19]~39_combout\ & ((\myprocessor|my_reg|valB[19]~25_combout\) # ((\myprocessor|my_reg|valB[3]~131_combout\)))) # (!\myprocessor|my_reg|valB[19]~39_combout\ & 
-- (!\myprocessor|my_reg|valB[19]~25_combout\ & (\myprocessor|my_reg|valB[3]~135_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~39_combout\,
	datab => \myprocessor|my_reg|valB[19]~25_combout\,
	datac => \myprocessor|my_reg|valB[3]~135_combout\,
	datad => \myprocessor|my_reg|valB[3]~131_combout\,
	combout => \myprocessor|my_reg|valB[3]~136_combout\);

-- Location: LCCOMB_X66_Y37_N22
\myprocessor|my_reg|valB[3]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[3]~118_combout\ = (\myprocessor|my_reg|valB[19]~680_combout\ & ((\myprocessor|my_reg|regs:15:reg_array|r|bits:3:r~q\) # ((\myprocessor|my_reg|valB[19]~684_combout\)))) # (!\myprocessor|my_reg|valB[19]~680_combout\ & 
-- (((\myprocessor|my_reg|regs:13:reg_array|r|bits:3:r~q\ & !\myprocessor|my_reg|valB[19]~684_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|regs:15:reg_array|r|bits:3:r~q\,
	datab => \myprocessor|my_reg|valB[19]~680_combout\,
	datac => \myprocessor|my_reg|regs:13:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_reg|valB[19]~684_combout\,
	combout => \myprocessor|my_reg|valB[3]~118_combout\);

-- Location: LCCOMB_X66_Y37_N16
\myprocessor|my_reg|valB[3]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[3]~119_combout\ = (\myprocessor|my_reg|valB[3]~118_combout\ & (((\myprocessor|my_reg|regs:14:reg_array|r|bits:3:r~q\)) # (!\myprocessor|my_reg|valB[19]~684_combout\))) # (!\myprocessor|my_reg|valB[3]~118_combout\ & 
-- (\myprocessor|my_reg|valB[19]~684_combout\ & ((\myprocessor|my_reg|regs:12:reg_array|r|bits:3:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[3]~118_combout\,
	datab => \myprocessor|my_reg|valB[19]~684_combout\,
	datac => \myprocessor|my_reg|regs:14:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_reg|regs:12:reg_array|r|bits:3:r~q\,
	combout => \myprocessor|my_reg|valB[3]~119_combout\);

-- Location: LCCOMB_X65_Y36_N8
\myprocessor|my_reg|valB[3]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[3]~120_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|valB[19]~22_combout\)) # (!\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[19]~22_combout\ & 
-- ((\myprocessor|my_reg|valB[3]~119_combout\))) # (!\myprocessor|my_reg|valB[19]~22_combout\ & (\myprocessor|my_reg|regs:10:reg_array|r|bits:3:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[19]~22_combout\,
	datac => \myprocessor|my_reg|regs:10:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_reg|valB[3]~119_combout\,
	combout => \myprocessor|my_reg|valB[3]~120_combout\);

-- Location: LCCOMB_X65_Y36_N2
\myprocessor|my_reg|valB[3]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[3]~121_combout\ = (\myprocessor|my_reg|valB[19]~12_combout\ & ((\myprocessor|my_reg|valB[3]~120_combout\ & (\myprocessor|my_reg|regs:11:reg_array|r|bits:3:r~q\)) # (!\myprocessor|my_reg|valB[3]~120_combout\ & 
-- ((\myprocessor|my_reg|regs:9:reg_array|r|bits:3:r~q\))))) # (!\myprocessor|my_reg|valB[19]~12_combout\ & (\myprocessor|my_reg|valB[3]~120_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~12_combout\,
	datab => \myprocessor|my_reg|valB[3]~120_combout\,
	datac => \myprocessor|my_reg|regs:11:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_reg|regs:9:reg_array|r|bits:3:r~q\,
	combout => \myprocessor|my_reg|valB[3]~121_combout\);

-- Location: LCCOMB_X57_Y36_N4
\myprocessor|my_reg|valB[3]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_reg|valB[3]~137_combout\ = (\myprocessor|my_reg|valB[3]~136_combout\ & (((\myprocessor|my_reg|regs:8:reg_array|r|bits:3:r~q\) # (!\myprocessor|my_reg|valB[19]~25_combout\)))) # (!\myprocessor|my_reg|valB[3]~136_combout\ & 
-- (\myprocessor|my_reg|valB[3]~121_combout\ & ((\myprocessor|my_reg|valB[19]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[3]~136_combout\,
	datab => \myprocessor|my_reg|valB[3]~121_combout\,
	datac => \myprocessor|my_reg|regs:8:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_reg|valB[19]~25_combout\,
	combout => \myprocessor|my_reg|valB[3]~137_combout\);

-- Location: LCCOMB_X50_Y39_N30
\myprocessor|adder_br|lower|sum[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_br|lower|sum\(3) = \myprocessor|adder_br|lower|carry[3]~1_combout\ $ (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(3) $ (\myprocessor|adder_pc|lower|sum\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|adder_br|lower|carry[3]~1_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(3),
	datad => \myprocessor|adder_pc|lower|sum\(3),
	combout => \myprocessor|adder_br|lower|sum\(3));

-- Location: LCCOMB_X50_Y39_N24
\myprocessor|mux_jr|F[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[3]~38_combout\ = (\myprocessor|mux_jr|F[3]~31_combout\ & (((\myprocessor|mux_jr|F[3]~4_combout\)))) # (!\myprocessor|mux_jr|F[3]~31_combout\ & ((\myprocessor|mux_jr|F[3]~4_combout\ & 
-- (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(3))) # (!\myprocessor|mux_jr|F[3]~4_combout\ & ((\myprocessor|adder_pc|lower|sum\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jr|F[3]~31_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(3),
	datac => \myprocessor|mux_jr|F[3]~4_combout\,
	datad => \myprocessor|adder_pc|lower|sum\(3),
	combout => \myprocessor|mux_jr|F[3]~38_combout\);

-- Location: LCCOMB_X50_Y39_N8
\myprocessor|mux_jr|F[3]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[3]~39_combout\ = (\myprocessor|mux_jr|F[3]~31_combout\ & ((\myprocessor|mux_jr|F[3]~38_combout\ & (\myprocessor|my_reg|valB[3]~137_combout\)) # (!\myprocessor|mux_jr|F[3]~38_combout\ & ((\myprocessor|adder_br|lower|sum\(3)))))) # 
-- (!\myprocessor|mux_jr|F[3]~31_combout\ & (((\myprocessor|mux_jr|F[3]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jr|F[3]~31_combout\,
	datab => \myprocessor|my_reg|valB[3]~137_combout\,
	datac => \myprocessor|adder_br|lower|sum\(3),
	datad => \myprocessor|mux_jr|F[3]~38_combout\,
	combout => \myprocessor|mux_jr|F[3]~39_combout\);

-- Location: LCCOMB_X50_Y40_N8
\myprocessor|mux_reset|F~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_reset|F~3_combout\ = (\resetn~input_o\ & \myprocessor|mux_jr|F[3]~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \resetn~input_o\,
	datad => \myprocessor|mux_jr|F[3]~39_combout\,
	combout => \myprocessor|mux_reset|F~3_combout\);

-- Location: LCCOMB_X50_Y39_N0
\myprocessor|adder_br|lower|carry[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_br|lower|carry[2]~0_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0) & ((\myprocessor|PC|bits:1:r~q\ & ((!\myprocessor|PC|bits:0:r~q\))) # (!\myprocessor|PC|bits:1:r~q\ & 
-- (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1) & (\myprocessor|PC|bits:0:r~q\ $ 
-- (\myprocessor|PC|bits:1:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1),
	datab => \myprocessor|PC|bits:0:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0),
	datad => \myprocessor|PC|bits:1:r~q\,
	combout => \myprocessor|adder_br|lower|carry[2]~0_combout\);

-- Location: LCCOMB_X50_Y39_N10
\myprocessor|adder_br|lower|sum[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_br|lower|sum\(2) = \myprocessor|adder_pc|lower|carry~0_combout\ $ (\myprocessor|adder_br|lower|carry[2]~0_combout\ $ (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(2) $ (\myprocessor|PC|bits:2:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|adder_pc|lower|carry~0_combout\,
	datab => \myprocessor|adder_br|lower|carry[2]~0_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(2),
	datad => \myprocessor|PC|bits:2:r~q\,
	combout => \myprocessor|adder_br|lower|sum\(2));

-- Location: LCCOMB_X50_Y39_N22
\myprocessor|mux_jr|F[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[2]~36_combout\ = (\myprocessor|mux_jr|F[3]~4_combout\ & (((\myprocessor|mux_jr|F[3]~31_combout\)))) # (!\myprocessor|mux_jr|F[3]~4_combout\ & ((\myprocessor|mux_jr|F[3]~31_combout\ & (\myprocessor|adder_br|lower|sum\(2))) # 
-- (!\myprocessor|mux_jr|F[3]~31_combout\ & ((\myprocessor|adder_pc|lower|sum\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|adder_br|lower|sum\(2),
	datab => \myprocessor|adder_pc|lower|sum\(2),
	datac => \myprocessor|mux_jr|F[3]~4_combout\,
	datad => \myprocessor|mux_jr|F[3]~31_combout\,
	combout => \myprocessor|mux_jr|F[2]~36_combout\);

-- Location: LCCOMB_X50_Y39_N6
\myprocessor|mux_jr|F[2]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[2]~37_combout\ = (\myprocessor|mux_jr|F[2]~36_combout\ & (((\myprocessor|my_reg|valB[2]~117_combout\)) # (!\myprocessor|mux_jr|F[3]~4_combout\))) # (!\myprocessor|mux_jr|F[2]~36_combout\ & (\myprocessor|mux_jr|F[3]~4_combout\ & 
-- (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jr|F[2]~36_combout\,
	datab => \myprocessor|mux_jr|F[3]~4_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(2),
	datad => \myprocessor|my_reg|valB[2]~117_combout\,
	combout => \myprocessor|mux_jr|F[2]~37_combout\);

-- Location: LCCOMB_X49_Y39_N4
\myprocessor|mux_reset|F~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_reset|F~2_combout\ = (\resetn~input_o\ & \myprocessor|mux_jr|F[2]~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \resetn~input_o\,
	datad => \myprocessor|mux_jr|F[2]~37_combout\,
	combout => \myprocessor|mux_reset|F~2_combout\);

-- Location: M9K_X37_Y35_N0
\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B31B04B23A0E424066C00B3B4C4C471B2888400ECECEC020B37372DBC0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-fibonacci-imem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y35_N4
\myprocessor|my_control|ALUinB~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_control|ALUinB~0_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & 
-- !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & 
-- \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	combout => \myprocessor|my_control|ALUinB~0_combout\);

-- Location: LCCOMB_X50_Y35_N6
\myprocessor|mux_aluinb|F[31]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_aluinb|F[31]~92_combout\ = (\myprocessor|my_control|ALUinB~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & ((\myprocessor|my_reg|valB[31]~679_combout\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))))) # (!\myprocessor|my_control|ALUinB~0_combout\ & (((\myprocessor|my_reg|valB[31]~679_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUinB~0_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datad => \myprocessor|my_reg|valB[31]~679_combout\,
	combout => \myprocessor|mux_aluinb|F[31]~92_combout\);

-- Location: LCCOMB_X53_Y35_N22
\myprocessor|mux_jr|F[3]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[3]~28_combout\ = (\myprocessor|my_alu|adder_inst|lower|cout~0_combout\ & ((\myprocessor|my_alu|adder_inst|upper1|carry[15]~13_combout\))) # (!\myprocessor|my_alu|adder_inst|lower|cout~0_combout\ & 
-- (\myprocessor|my_alu|adder_inst|upper0|carry[15]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|adder_inst|upper0|carry[15]~13_combout\,
	datac => \myprocessor|my_alu|adder_inst|lower|cout~0_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper1|carry[15]~13_combout\,
	combout => \myprocessor|mux_jr|F[3]~28_combout\);

-- Location: LCCOMB_X53_Y35_N8
\myprocessor|mux_jr|F[3]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[3]~29_combout\ = (\myprocessor|mux_jr|F[3]~28_combout\ & (!\myprocessor|my_reg|valA[31]~624_combout\ & (\myprocessor|mux_aluinb|F[31]~92_combout\ $ (\myprocessor|my_control|ALUop[0]~1_combout\)))) # 
-- (!\myprocessor|mux_jr|F[3]~28_combout\ & (\myprocessor|my_reg|valA[31]~624_combout\ & (\myprocessor|mux_aluinb|F[31]~92_combout\ $ (!\myprocessor|my_control|ALUop[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_aluinb|F[31]~92_combout\,
	datab => \myprocessor|my_control|ALUop[0]~1_combout\,
	datac => \myprocessor|mux_jr|F[3]~28_combout\,
	datad => \myprocessor|my_reg|valA[31]~624_combout\,
	combout => \myprocessor|mux_jr|F[3]~29_combout\);

-- Location: LCCOMB_X54_Y35_N10
\myprocessor|mux_jr|F[3]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[3]~30_combout\ = (\myprocessor|mux_jr|F[3]~27_combout\ & (\myprocessor|mux_jr|F[3]~29_combout\ $ (!\myprocessor|my_alu|adder_inst|upper|F[15]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jr|F[3]~29_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper|F[15]~0_combout\,
	datac => \myprocessor|mux_jr|F[3]~27_combout\,
	combout => \myprocessor|mux_jr|F[3]~30_combout\);

-- Location: LCCOMB_X57_Y35_N30
\myprocessor|my_control|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_control|Equal0~1_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31) & 
-- !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(31),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	combout => \myprocessor|my_control|Equal0~1_combout\);

-- Location: LCCOMB_X54_Y35_N20
\myprocessor|mux_jr|F[3]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[3]~31_combout\ = (\myprocessor|mux_jr|F[3]~30_combout\) # ((\myprocessor|mux_jr|F[3]~26_combout\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & \myprocessor|my_control|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jr|F[3]~30_combout\,
	datab => \myprocessor|mux_jr|F[3]~26_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datad => \myprocessor|my_control|Equal0~1_combout\,
	combout => \myprocessor|mux_jr|F[3]~31_combout\);

-- Location: LCCOMB_X50_Y39_N28
\myprocessor|mux_jr|F[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[1]~34_combout\ = (\myprocessor|mux_jr|F[3]~31_combout\ & (((\myprocessor|mux_jr|F[3]~4_combout\)))) # (!\myprocessor|mux_jr|F[3]~31_combout\ & ((\myprocessor|mux_jr|F[3]~4_combout\ & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1)))) # (!\myprocessor|mux_jr|F[3]~4_combout\ & (\myprocessor|adder_pc|lower|sum[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jr|F[3]~31_combout\,
	datab => \myprocessor|adder_pc|lower|sum[1]~0_combout\,
	datac => \myprocessor|mux_jr|F[3]~4_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1),
	combout => \myprocessor|mux_jr|F[1]~34_combout\);

-- Location: LCCOMB_X50_Y39_N18
\myprocessor|adder_br|lower|sum[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|adder_br|lower|sum[1]~0_combout\ = \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1) $ (\myprocessor|PC|bits:1:r~q\ $ (((\myprocessor|PC|bits:0:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1),
	datab => \myprocessor|PC|bits:0:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0),
	datad => \myprocessor|PC|bits:1:r~q\,
	combout => \myprocessor|adder_br|lower|sum[1]~0_combout\);

-- Location: LCCOMB_X50_Y39_N16
\myprocessor|mux_jr|F[1]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[1]~35_combout\ = (\myprocessor|mux_jr|F[3]~31_combout\ & ((\myprocessor|mux_jr|F[1]~34_combout\ & (\myprocessor|my_reg|valB[1]~199_combout\)) # (!\myprocessor|mux_jr|F[1]~34_combout\ & 
-- ((\myprocessor|adder_br|lower|sum[1]~0_combout\))))) # (!\myprocessor|mux_jr|F[3]~31_combout\ & (\myprocessor|mux_jr|F[1]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jr|F[3]~31_combout\,
	datab => \myprocessor|mux_jr|F[1]~34_combout\,
	datac => \myprocessor|my_reg|valB[1]~199_combout\,
	datad => \myprocessor|adder_br|lower|sum[1]~0_combout\,
	combout => \myprocessor|mux_jr|F[1]~35_combout\);

-- Location: LCCOMB_X49_Y39_N8
\myprocessor|mux_reset|F~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_reset|F~1_combout\ = (\resetn~input_o\ & \myprocessor|mux_jr|F[1]~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \resetn~input_o\,
	datac => \myprocessor|mux_jr|F[1]~35_combout\,
	combout => \myprocessor|mux_reset|F~1_combout\);

-- Location: LCCOMB_X54_Y35_N0
\myprocessor|mux_jr|F[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[3]~4_combout\ = (\myprocessor|my_control|Equal0~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27) & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datad => \myprocessor|my_control|Equal0~0_combout\,
	combout => \myprocessor|mux_jr|F[3]~4_combout\);

-- Location: LCCOMB_X49_Y39_N10
\myprocessor|mux_jr|F[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[0]~32_combout\ = (\myprocessor|mux_jr|F[3]~4_combout\ & (((\myprocessor|mux_jr|F[3]~31_combout\)))) # (!\myprocessor|mux_jr|F[3]~4_combout\ & (\myprocessor|PC|bits:0:r~q\ $ (((!\myprocessor|mux_jr|F[3]~31_combout\) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jr|F[3]~4_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0),
	datac => \myprocessor|PC|bits:0:r~q\,
	datad => \myprocessor|mux_jr|F[3]~31_combout\,
	combout => \myprocessor|mux_jr|F[0]~32_combout\);

-- Location: LCCOMB_X49_Y39_N24
\myprocessor|mux_jr|F[0]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_jr|F[0]~33_combout\ = (\myprocessor|mux_jr|F[3]~4_combout\ & ((\myprocessor|mux_jr|F[0]~32_combout\ & ((\myprocessor|my_reg|valB[0]~97_combout\))) # (!\myprocessor|mux_jr|F[0]~32_combout\ & 
-- (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0))))) # (!\myprocessor|mux_jr|F[3]~4_combout\ & (((\myprocessor|mux_jr|F[0]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|mux_jr|F[3]~4_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0),
	datac => \myprocessor|my_reg|valB[0]~97_combout\,
	datad => \myprocessor|mux_jr|F[0]~32_combout\,
	combout => \myprocessor|mux_jr|F[0]~33_combout\);

-- Location: LCCOMB_X49_Y39_N12
\myprocessor|mux_reset|F~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|mux_reset|F~0_combout\ = (\resetn~input_o\ & \myprocessor|mux_jr|F[0]~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \resetn~input_o\,
	datad => \myprocessor|mux_jr|F[0]~33_combout\,
	combout => \myprocessor|mux_reset|F~0_combout\);

-- Location: LCCOMB_X57_Y35_N6
\myprocessor|my_control|Equal9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_control|Equal9~4_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & \myprocessor|my_control|Equal3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datad => \myprocessor|my_control|Equal3~0_combout\,
	combout => \myprocessor|my_control|Equal9~4_combout\);

-- Location: LCCOMB_X70_Y43_N2
\mylcd|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Equal0~1_combout\ = (!\myprocessor|my_reg|valB[7]~177_combout\ & (\myprocessor|my_reg|valB[2]~117_combout\ & (\myprocessor|my_reg|valB[3]~137_combout\ & !\myprocessor|my_reg|valB[4]~157_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[7]~177_combout\,
	datab => \myprocessor|my_reg|valB[2]~117_combout\,
	datac => \myprocessor|my_reg|valB[3]~137_combout\,
	datad => \myprocessor|my_reg|valB[4]~157_combout\,
	combout => \mylcd|Equal0~1_combout\);

-- Location: LCCOMB_X70_Y43_N24
\mylcd|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Equal0~0_combout\ = (!\myprocessor|my_reg|valB[6]~77_combout\ & !\myprocessor|my_reg|valB[5]~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_reg|valB[6]~77_combout\,
	datad => \myprocessor|my_reg|valB[5]~57_combout\,
	combout => \mylcd|Equal0~0_combout\);

-- Location: LCCOMB_X70_Y43_N12
\mylcd|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Equal0~2_combout\ = (\myprocessor|my_reg|valB[0]~97_combout\ & (\mylcd|Equal0~1_combout\ & (!\myprocessor|my_reg|valB[1]~199_combout\ & \mylcd|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[0]~97_combout\,
	datab => \mylcd|Equal0~1_combout\,
	datac => \myprocessor|my_reg|valB[1]~199_combout\,
	datad => \mylcd|Equal0~0_combout\,
	combout => \mylcd|Equal0~2_combout\);

-- Location: LCCOMB_X72_Y42_N26
\mylcd|ptr[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|ptr[3]~0_combout\ = (\myprocessor|my_control|Equal9~4_combout\ & ((\mylcd|Equal0~2_combout\) # ((!\myprocessor|my_reg|valB[7]~177_combout\ & !\mylcd|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal9~4_combout\,
	datab => \mylcd|Equal0~2_combout\,
	datac => \myprocessor|my_reg|valB[7]~177_combout\,
	datad => \mylcd|Equal0~0_combout\,
	combout => \mylcd|ptr[3]~0_combout\);

-- Location: LCCOMB_X69_Y46_N28
\mylcd|buf_changed~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|buf_changed~0_combout\ = (\mylcd|ptr[3]~0_combout\) # ((!\mylcd|buf_changed_ack~q\ & \mylcd|buf_changed~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|buf_changed_ack~q\,
	datac => \mylcd|buf_changed~q\,
	datad => \mylcd|ptr[3]~0_combout\,
	combout => \mylcd|buf_changed~0_combout\);

-- Location: FF_X69_Y46_N29
\mylcd|buf_changed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|buf_changed~0_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|buf_changed~q\);

-- Location: LCCOMB_X69_Y46_N24
\mylcd|index~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|index~2_combout\ = (\mylcd|LessThan3~0_combout\ & ((\mylcd|index\(5) & ((\mylcd|buf_changed~q\))) # (!\mylcd|index\(5) & (\mylcd|state1.D~q\)))) # (!\mylcd|LessThan3~0_combout\ & (\mylcd|state1.D~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|state1.D~q\,
	datab => \mylcd|LessThan3~0_combout\,
	datac => \mylcd|index\(5),
	datad => \mylcd|buf_changed~q\,
	combout => \mylcd|index~2_combout\);

-- Location: LCCOMB_X68_Y46_N4
\mylcd|index[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|index[5]~8_combout\ = (\mylcd|index~2_combout\ & (\mylcd|Add4~10_combout\ & ((!\mylcd|index\(5)) # (!\mylcd|LessThan3~0_combout\)))) # (!\mylcd|index~2_combout\ & (((\mylcd|index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|LessThan3~0_combout\,
	datab => \mylcd|Add4~10_combout\,
	datac => \mylcd|index\(5),
	datad => \mylcd|index~2_combout\,
	combout => \mylcd|index[5]~8_combout\);

-- Location: FF_X68_Y46_N5
\mylcd|index[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|index[5]~8_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|index\(5));

-- Location: LCCOMB_X69_Y46_N18
\mylcd|LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|LessThan3~1_combout\ = (!\mylcd|index\(5)) # (!\mylcd|LessThan3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|LessThan3~0_combout\,
	datac => \mylcd|index\(5),
	combout => \mylcd|LessThan3~1_combout\);

-- Location: LCCOMB_X68_Y46_N26
\mylcd|index[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|index[0]~4_combout\ = (\mylcd|index~2_combout\ & (\mylcd|Add4~0_combout\ & (\mylcd|LessThan3~1_combout\))) # (!\mylcd|index~2_combout\ & (((\mylcd|index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add4~0_combout\,
	datab => \mylcd|LessThan3~1_combout\,
	datac => \mylcd|index\(0),
	datad => \mylcd|index~2_combout\,
	combout => \mylcd|index[0]~4_combout\);

-- Location: FF_X68_Y46_N27
\mylcd|index[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|index[0]~4_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|index\(0));

-- Location: LCCOMB_X68_Y46_N16
\mylcd|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add4~2_combout\ = (\mylcd|index\(1) & (!\mylcd|Add4~1\)) # (!\mylcd|index\(1) & ((\mylcd|Add4~1\) # (GND)))
-- \mylcd|Add4~3\ = CARRY((!\mylcd|Add4~1\) # (!\mylcd|index\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|index\(1),
	datad => VCC,
	cin => \mylcd|Add4~1\,
	combout => \mylcd|Add4~2_combout\,
	cout => \mylcd|Add4~3\);

-- Location: LCCOMB_X68_Y46_N0
\mylcd|index[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|index[1]~3_combout\ = (\mylcd|index~2_combout\ & (\mylcd|Add4~2_combout\ & (\mylcd|LessThan3~1_combout\))) # (!\mylcd|index~2_combout\ & (((\mylcd|index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add4~2_combout\,
	datab => \mylcd|LessThan3~1_combout\,
	datac => \mylcd|index\(1),
	datad => \mylcd|index~2_combout\,
	combout => \mylcd|index[1]~3_combout\);

-- Location: FF_X68_Y46_N1
\mylcd|index[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|index[1]~3_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|index\(1));

-- Location: LCCOMB_X68_Y46_N18
\mylcd|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add4~4_combout\ = (\mylcd|index\(2) & (\mylcd|Add4~3\ $ (GND))) # (!\mylcd|index\(2) & (!\mylcd|Add4~3\ & VCC))
-- \mylcd|Add4~5\ = CARRY((\mylcd|index\(2) & !\mylcd|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|index\(2),
	datad => VCC,
	cin => \mylcd|Add4~3\,
	combout => \mylcd|Add4~4_combout\,
	cout => \mylcd|Add4~5\);

-- Location: LCCOMB_X68_Y46_N28
\mylcd|index[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|index[2]~5_combout\ = (\mylcd|index~2_combout\ & (\mylcd|Add4~4_combout\ & (\mylcd|LessThan3~1_combout\))) # (!\mylcd|index~2_combout\ & (((\mylcd|index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add4~4_combout\,
	datab => \mylcd|LessThan3~1_combout\,
	datac => \mylcd|index\(2),
	datad => \mylcd|index~2_combout\,
	combout => \mylcd|index[2]~5_combout\);

-- Location: FF_X68_Y46_N29
\mylcd|index[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|index[2]~5_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|index\(2));

-- Location: LCCOMB_X68_Y46_N20
\mylcd|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add4~6_combout\ = (\mylcd|index\(3) & (!\mylcd|Add4~5\)) # (!\mylcd|index\(3) & ((\mylcd|Add4~5\) # (GND)))
-- \mylcd|Add4~7\ = CARRY((!\mylcd|Add4~5\) # (!\mylcd|index\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|index\(3),
	datad => VCC,
	cin => \mylcd|Add4~5\,
	combout => \mylcd|Add4~6_combout\,
	cout => \mylcd|Add4~7\);

-- Location: LCCOMB_X68_Y46_N30
\mylcd|index[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|index[3]~6_combout\ = (\mylcd|index~2_combout\ & (\mylcd|Add4~6_combout\ & (\mylcd|LessThan3~1_combout\))) # (!\mylcd|index~2_combout\ & (((\mylcd|index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add4~6_combout\,
	datab => \mylcd|LessThan3~1_combout\,
	datac => \mylcd|index\(3),
	datad => \mylcd|index~2_combout\,
	combout => \mylcd|index[3]~6_combout\);

-- Location: FF_X68_Y46_N31
\mylcd|index[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|index[3]~6_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|index\(3));

-- Location: LCCOMB_X68_Y46_N10
\mylcd|index[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|index[4]~7_combout\ = (\mylcd|index~2_combout\ & (\mylcd|Add4~8_combout\ & (\mylcd|LessThan3~1_combout\))) # (!\mylcd|index~2_combout\ & (((\mylcd|index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add4~8_combout\,
	datab => \mylcd|LessThan3~1_combout\,
	datac => \mylcd|index\(4),
	datad => \mylcd|index~2_combout\,
	combout => \mylcd|index[4]~7_combout\);

-- Location: FF_X68_Y46_N11
\mylcd|index[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|index[4]~7_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|index\(4));

-- Location: LCCOMB_X67_Y46_N12
\mylcd|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Equal2~0_combout\ = (!\mylcd|index\(5) & (!\mylcd|index\(4) & (!\mylcd|index\(3) & !\mylcd|index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(5),
	datab => \mylcd|index\(4),
	datac => \mylcd|index\(3),
	datad => \mylcd|index\(2),
	combout => \mylcd|Equal2~0_combout\);

-- Location: LCCOMB_X67_Y46_N6
\mylcd|lcd_data[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|lcd_data[5]~0_combout\ = ((!\mylcd|index\(1) & !\mylcd|index\(0))) # (!\mylcd|Equal2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Equal2~0_combout\,
	datac => \mylcd|index\(1),
	datad => \mylcd|index\(0),
	combout => \mylcd|lcd_data[5]~0_combout\);

-- Location: LCCOMB_X67_Y46_N2
\mylcd|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Equal6~0_combout\ = (!\mylcd|index\(5) & (!\mylcd|index\(1) & (!\mylcd|index\(3) & \mylcd|index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(5),
	datab => \mylcd|index\(1),
	datac => \mylcd|index\(3),
	datad => \mylcd|index\(2),
	combout => \mylcd|Equal6~0_combout\);

-- Location: LCCOMB_X67_Y47_N18
\mylcd|lcd_data[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|lcd_data[5]~1_combout\ = ((\mylcd|Equal6~0_combout\ & (\mylcd|index\(4) $ (!\mylcd|index\(0))))) # (!\mylcd|lcd_data[5]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(4),
	datab => \mylcd|lcd_data[5]~0_combout\,
	datac => \mylcd|index\(0),
	datad => \mylcd|Equal6~0_combout\,
	combout => \mylcd|lcd_data[5]~1_combout\);

-- Location: LCCOMB_X67_Y47_N16
\mylcd|lcd_data[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|lcd_data[5]~2_combout\ = (!\mylcd|lcd_data[5]~1_combout\ & (((\mylcd|index\(0)) # (\mylcd|index\(1))) # (!\mylcd|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|lcd_data[5]~1_combout\,
	datab => \mylcd|Equal2~0_combout\,
	datac => \mylcd|index\(0),
	datad => \mylcd|index\(1),
	combout => \mylcd|lcd_data[5]~2_combout\);

-- Location: LCCOMB_X68_Y46_N12
\mylcd|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|LessThan2~0_combout\ = (!\mylcd|index\(3) & (((!\mylcd|index\(0) & !\mylcd|index\(1))) # (!\mylcd|index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(0),
	datab => \mylcd|index\(3),
	datac => \mylcd|index\(1),
	datad => \mylcd|index\(2),
	combout => \mylcd|LessThan2~0_combout\);

-- Location: LCCOMB_X67_Y46_N0
\mylcd|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|LessThan2~1_combout\ = (!\mylcd|index\(5) & ((\mylcd|LessThan2~0_combout\) # (!\mylcd|index\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(5),
	datab => \mylcd|index\(4),
	datac => \mylcd|LessThan2~0_combout\,
	combout => \mylcd|LessThan2~1_combout\);

-- Location: LCCOMB_X72_Y42_N30
\mylcd|Decoder0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~21_combout\ = (!\myprocessor|my_reg|valB[7]~177_combout\ & (!\mylcd|Equal0~2_combout\ & ((\myprocessor|my_reg|valB[6]~77_combout\) # (\myprocessor|my_reg|valB[5]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[7]~177_combout\,
	datab => \myprocessor|my_reg|valB[6]~77_combout\,
	datac => \myprocessor|my_reg|valB[5]~57_combout\,
	datad => \mylcd|Equal0~2_combout\,
	combout => \mylcd|Decoder0~21_combout\);

-- Location: LCCOMB_X72_Y42_N8
\mylcd|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~2_combout\ = (!\mylcd|Equal0~0_combout\ & (!\mylcd|Equal0~2_combout\ & (!\myprocessor|my_reg|valB[7]~177_combout\ & !\mylcd|ptr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Equal0~0_combout\,
	datab => \mylcd|Equal0~2_combout\,
	datac => \myprocessor|my_reg|valB[7]~177_combout\,
	datad => \mylcd|ptr\(0),
	combout => \mylcd|Decoder0~2_combout\);

-- Location: LCCOMB_X72_Y42_N10
\mylcd|ptr[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|ptr[0]~4_combout\ = (\mylcd|ptr[3]~0_combout\ & (\mylcd|Decoder0~2_combout\)) # (!\mylcd|ptr[3]~0_combout\ & ((\mylcd|ptr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|Decoder0~2_combout\,
	datac => \mylcd|ptr\(0),
	datad => \mylcd|ptr[3]~0_combout\,
	combout => \mylcd|ptr[0]~4_combout\);

-- Location: FF_X72_Y42_N11
\mylcd|ptr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|ptr[0]~4_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|ptr\(0));

-- Location: LCCOMB_X72_Y42_N6
\mylcd|ptr[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|ptr[1]~2_combout\ = (\mylcd|ptr[3]~0_combout\ & (\mylcd|Decoder0~21_combout\ & (\mylcd|ptr\(1) $ (\mylcd|ptr\(0))))) # (!\mylcd|ptr[3]~0_combout\ & (((\mylcd|ptr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~21_combout\,
	datab => \mylcd|ptr[3]~0_combout\,
	datac => \mylcd|ptr\(1),
	datad => \mylcd|ptr\(0),
	combout => \mylcd|ptr[1]~2_combout\);

-- Location: FF_X72_Y42_N7
\mylcd|ptr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|ptr[1]~2_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|ptr\(1));

-- Location: LCCOMB_X72_Y42_N24
\mylcd|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add0~0_combout\ = \mylcd|ptr\(2) $ (((\mylcd|ptr\(0) & \mylcd|ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(0),
	datab => \mylcd|ptr\(2),
	datac => \mylcd|ptr\(1),
	combout => \mylcd|Add0~0_combout\);

-- Location: LCCOMB_X72_Y42_N20
\mylcd|ptr[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|ptr[2]~1_combout\ = (\mylcd|ptr[3]~0_combout\ & (\mylcd|Decoder0~21_combout\ & (\mylcd|Add0~0_combout\))) # (!\mylcd|ptr[3]~0_combout\ & (((\mylcd|ptr\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~21_combout\,
	datab => \mylcd|Add0~0_combout\,
	datac => \mylcd|ptr\(2),
	datad => \mylcd|ptr[3]~0_combout\,
	combout => \mylcd|ptr[2]~1_combout\);

-- Location: FF_X72_Y42_N21
\mylcd|ptr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|ptr[2]~1_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|ptr\(2));

-- Location: LCCOMB_X72_Y42_N12
\mylcd|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add0~1_combout\ = \mylcd|ptr\(3) $ (((\mylcd|ptr\(0) & (\mylcd|ptr\(1) & \mylcd|ptr\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(0),
	datab => \mylcd|ptr\(3),
	datac => \mylcd|ptr\(1),
	datad => \mylcd|ptr\(2),
	combout => \mylcd|Add0~1_combout\);

-- Location: LCCOMB_X72_Y42_N0
\mylcd|ptr[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|ptr[3]~3_combout\ = (\mylcd|ptr[3]~0_combout\ & (\mylcd|Decoder0~21_combout\ & ((\mylcd|Add0~1_combout\)))) # (!\mylcd|ptr[3]~0_combout\ & (((\mylcd|ptr\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~21_combout\,
	datab => \mylcd|ptr[3]~0_combout\,
	datac => \mylcd|ptr\(3),
	datad => \mylcd|Add0~1_combout\,
	combout => \mylcd|ptr[3]~3_combout\);

-- Location: FF_X72_Y42_N1
\mylcd|ptr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|ptr[3]~3_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|ptr\(3));

-- Location: LCCOMB_X72_Y42_N28
\mylcd|Decoder0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~7_combout\ = (\mylcd|ptr\(0) & (!\mylcd|ptr\(3) & \mylcd|Decoder0~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(0),
	datab => \mylcd|ptr\(3),
	datac => \mylcd|Decoder0~21_combout\,
	combout => \mylcd|Decoder0~7_combout\);

-- Location: LCCOMB_X72_Y41_N0
\mylcd|line2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~46_combout\ = (\mylcd|ptr\(2) & (\myprocessor|my_reg|valB[0]~97_combout\ & (!\mylcd|ptr\(1) & \mylcd|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \myprocessor|my_reg|valB[0]~97_combout\,
	datac => \mylcd|ptr\(1),
	datad => \mylcd|Decoder0~7_combout\,
	combout => \mylcd|line2~46_combout\);

-- Location: LCCOMB_X72_Y42_N4
\mylcd|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|process_0~1_combout\ = (!\mylcd|ptr\(0) & (!\mylcd|ptr\(3) & (!\mylcd|ptr\(1) & !\mylcd|ptr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(0),
	datab => \mylcd|ptr\(3),
	datac => \mylcd|ptr\(1),
	datad => \mylcd|ptr\(2),
	combout => \mylcd|process_0~1_combout\);

-- Location: LCCOMB_X72_Y42_N16
\mylcd|printed_crlf~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|printed_crlf~0_combout\ = (\mylcd|Equal0~2_combout\) # ((\mylcd|printed_crlf~q\ & ((\myprocessor|my_reg|valB[7]~177_combout\) # (\mylcd|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[7]~177_combout\,
	datab => \mylcd|Equal0~2_combout\,
	datac => \mylcd|printed_crlf~q\,
	datad => \mylcd|Equal0~0_combout\,
	combout => \mylcd|printed_crlf~0_combout\);

-- Location: FF_X72_Y42_N17
\mylcd|printed_crlf\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|printed_crlf~0_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|Equal9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|printed_crlf~q\);

-- Location: LCCOMB_X72_Y42_N18
\mylcd|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|process_0~0_combout\ = (!\myprocessor|my_reg|valB[7]~177_combout\ & (!\mylcd|printed_crlf~q\ & ((\myprocessor|my_reg|valB[6]~77_combout\) # (\myprocessor|my_reg|valB[5]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[7]~177_combout\,
	datab => \myprocessor|my_reg|valB[6]~77_combout\,
	datac => \myprocessor|my_reg|valB[5]~57_combout\,
	datad => \mylcd|printed_crlf~q\,
	combout => \mylcd|process_0~0_combout\);

-- Location: LCCOMB_X72_Y42_N2
\mylcd|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|process_0~2_combout\ = (\mylcd|Equal0~2_combout\) # ((\mylcd|process_0~1_combout\ & \mylcd|process_0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|Equal0~2_combout\,
	datac => \mylcd|process_0~1_combout\,
	datad => \mylcd|process_0~0_combout\,
	combout => \mylcd|process_0~2_combout\);

-- Location: LCCOMB_X72_Y41_N28
\mylcd|Decoder0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~20_combout\ = (\mylcd|ptr\(2) & (!\mylcd|ptr\(1) & \mylcd|Decoder0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datac => \mylcd|ptr\(1),
	datad => \mylcd|Decoder0~7_combout\,
	combout => \mylcd|Decoder0~20_combout\);

-- Location: LCCOMB_X69_Y42_N4
\mylcd|line2[5][0]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2[5][0]~47_combout\ = (\myprocessor|my_control|Equal9~4_combout\ & ((\mylcd|process_0~2_combout\) # (\mylcd|Decoder0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal9~4_combout\,
	datac => \mylcd|process_0~2_combout\,
	datad => \mylcd|Decoder0~20_combout\,
	combout => \mylcd|line2[5][0]~47_combout\);

-- Location: FF_X72_Y41_N1
\mylcd|line2[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~46_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[5][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[5][0]~q\);

-- Location: LCCOMB_X74_Y43_N26
\mylcd|line2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~42_combout\ = (!\mylcd|ptr\(2) & (\mylcd|Decoder0~7_combout\ & (\myprocessor|my_reg|valB[0]~97_combout\ & !\mylcd|ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|Decoder0~7_combout\,
	datac => \myprocessor|my_reg|valB[0]~97_combout\,
	datad => \mylcd|ptr\(1),
	combout => \mylcd|line2~42_combout\);

-- Location: LCCOMB_X74_Y43_N20
\mylcd|Decoder0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~18_combout\ = (!\mylcd|ptr\(2) & (\mylcd|Decoder0~7_combout\ & !\mylcd|ptr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datac => \mylcd|Decoder0~7_combout\,
	datad => \mylcd|ptr\(1),
	combout => \mylcd|Decoder0~18_combout\);

-- Location: LCCOMB_X74_Y43_N30
\mylcd|line2[1][0]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2[1][0]~43_combout\ = (\myprocessor|my_control|Equal9~4_combout\ & ((\mylcd|process_0~2_combout\) # (\mylcd|Decoder0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|process_0~2_combout\,
	datac => \myprocessor|my_control|Equal9~4_combout\,
	datad => \mylcd|Decoder0~18_combout\,
	combout => \mylcd|line2[1][0]~43_combout\);

-- Location: FF_X74_Y43_N27
\mylcd|line2[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~42_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[1][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[1][0]~q\);

-- Location: LCCOMB_X68_Y46_N2
\mylcd|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add2~1_combout\ = \mylcd|index\(3) $ (((\mylcd|index\(1) & \mylcd|index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|index\(3),
	datac => \mylcd|index\(1),
	datad => \mylcd|index\(2),
	combout => \mylcd|Add2~1_combout\);

-- Location: LCCOMB_X73_Y46_N2
\mylcd|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add2~0_combout\ = \mylcd|index\(1) $ (\mylcd|index\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(1),
	datad => \mylcd|index\(2),
	combout => \mylcd|Add2~0_combout\);

-- Location: LCCOMB_X72_Y42_N14
\mylcd|Decoder0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~9_combout\ = (\mylcd|ptr\(0) & (\mylcd|ptr\(3) & \mylcd|Decoder0~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(0),
	datab => \mylcd|ptr\(3),
	datac => \mylcd|Decoder0~21_combout\,
	combout => \mylcd|Decoder0~9_combout\);

-- Location: LCCOMB_X70_Y43_N18
\mylcd|line2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~44_combout\ = (\myprocessor|my_reg|valB[0]~97_combout\ & (!\mylcd|ptr\(2) & (\mylcd|Decoder0~9_combout\ & !\mylcd|ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[0]~97_combout\,
	datab => \mylcd|ptr\(2),
	datac => \mylcd|Decoder0~9_combout\,
	datad => \mylcd|ptr\(1),
	combout => \mylcd|line2~44_combout\);

-- Location: LCCOMB_X69_Y42_N8
\mylcd|Decoder0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~19_combout\ = (!\mylcd|ptr\(2) & (!\mylcd|ptr\(1) & \mylcd|Decoder0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|ptr\(2),
	datac => \mylcd|ptr\(1),
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|Decoder0~19_combout\);

-- Location: LCCOMB_X69_Y42_N2
\mylcd|line2[9][0]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2[9][0]~45_combout\ = (\myprocessor|my_control|Equal9~4_combout\ & ((\mylcd|Decoder0~19_combout\) # (\mylcd|process_0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal9~4_combout\,
	datab => \mylcd|Decoder0~19_combout\,
	datac => \mylcd|process_0~2_combout\,
	combout => \mylcd|line2[9][0]~45_combout\);

-- Location: FF_X70_Y43_N19
\mylcd|line2[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~44_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[9][0]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[9][0]~q\);

-- Location: LCCOMB_X72_Y43_N24
\mylcd|curbuf[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~17_combout\ = (\mylcd|Add2~1_combout\ & ((\mylcd|line2[1][0]~q\) # ((\mylcd|Add2~0_combout\)))) # (!\mylcd|Add2~1_combout\ & (((!\mylcd|Add2~0_combout\ & \mylcd|line2[9][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[1][0]~q\,
	datab => \mylcd|Add2~1_combout\,
	datac => \mylcd|Add2~0_combout\,
	datad => \mylcd|line2[9][0]~q\,
	combout => \mylcd|curbuf[0]~17_combout\);

-- Location: LCCOMB_X70_Y43_N8
\mylcd|line2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~40_combout\ = (\myprocessor|my_reg|valB[0]~97_combout\ & (\mylcd|ptr\(2) & (\mylcd|Decoder0~9_combout\ & !\mylcd|ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[0]~97_combout\,
	datab => \mylcd|ptr\(2),
	datac => \mylcd|Decoder0~9_combout\,
	datad => \mylcd|ptr\(1),
	combout => \mylcd|line2~40_combout\);

-- Location: LCCOMB_X69_Y42_N28
\mylcd|Decoder0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~17_combout\ = (\mylcd|ptr\(2) & (!\mylcd|ptr\(1) & \mylcd|Decoder0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|ptr\(2),
	datac => \mylcd|ptr\(1),
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|Decoder0~17_combout\);

-- Location: LCCOMB_X69_Y42_N6
\mylcd|line2[13][0]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2[13][0]~41_combout\ = (\myprocessor|my_control|Equal9~4_combout\ & ((\mylcd|process_0~2_combout\) # (\mylcd|Decoder0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal9~4_combout\,
	datac => \mylcd|process_0~2_combout\,
	datad => \mylcd|Decoder0~17_combout\,
	combout => \mylcd|line2[13][0]~41_combout\);

-- Location: FF_X70_Y43_N9
\mylcd|line2[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~40_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[13][0]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[13][0]~q\);

-- Location: LCCOMB_X72_Y43_N14
\mylcd|curbuf[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~18_combout\ = (\mylcd|curbuf[0]~17_combout\ & ((\mylcd|line2[5][0]~q\) # ((!\mylcd|Add2~0_combout\)))) # (!\mylcd|curbuf[0]~17_combout\ & (((\mylcd|Add2~0_combout\ & \mylcd|line2[13][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[5][0]~q\,
	datab => \mylcd|curbuf[0]~17_combout\,
	datac => \mylcd|Add2~0_combout\,
	datad => \mylcd|line2[13][0]~q\,
	combout => \mylcd|curbuf[0]~18_combout\);

-- Location: LCCOMB_X72_Y41_N2
\mylcd|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~4_combout\ = (!\mylcd|ptr\(2) & (\mylcd|Decoder0~2_combout\ & (!\mylcd|ptr\(1) & !\mylcd|ptr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|Decoder0~2_combout\,
	datac => \mylcd|ptr\(1),
	datad => \mylcd|ptr\(3),
	combout => \mylcd|Decoder0~4_combout\);

-- Location: LCCOMB_X73_Y45_N24
\mylcd|line2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~18_combout\ = (\mylcd|Decoder0~4_combout\ & \myprocessor|my_reg|valB[0]~97_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mylcd|Decoder0~4_combout\,
	datad => \myprocessor|my_reg|valB[0]~97_combout\,
	combout => \mylcd|line2~18_combout\);

-- Location: LCCOMB_X73_Y45_N0
\mylcd|line2[0][0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2[0][0]~19_combout\ = (\myprocessor|my_control|Equal9~4_combout\ & ((\mylcd|process_0~2_combout\) # (\mylcd|Decoder0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|process_0~2_combout\,
	datac => \mylcd|Decoder0~4_combout\,
	datad => \myprocessor|my_control|Equal9~4_combout\,
	combout => \mylcd|line2[0][0]~19_combout\);

-- Location: FF_X73_Y45_N25
\mylcd|line2[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~18_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[0][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[0][0]~q\);

-- Location: LCCOMB_X73_Y41_N20
\mylcd|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~5_combout\ = (!\mylcd|ptr\(1) & (\mylcd|Decoder0~2_combout\ & (!\mylcd|ptr\(2) & \mylcd|ptr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(1),
	datab => \mylcd|Decoder0~2_combout\,
	datac => \mylcd|ptr\(2),
	datad => \mylcd|ptr\(3),
	combout => \mylcd|Decoder0~5_combout\);

-- Location: LCCOMB_X73_Y44_N24
\mylcd|line2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~20_combout\ = (\myprocessor|my_reg|valB[0]~97_combout\ & \mylcd|Decoder0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_reg|valB[0]~97_combout\,
	datad => \mylcd|Decoder0~5_combout\,
	combout => \mylcd|line2~20_combout\);

-- Location: LCCOMB_X73_Y44_N12
\mylcd|line2[8][0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2[8][0]~21_combout\ = (\myprocessor|my_control|Equal9~4_combout\ & ((\mylcd|process_0~2_combout\) # (\mylcd|Decoder0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|process_0~2_combout\,
	datac => \myprocessor|my_control|Equal9~4_combout\,
	datad => \mylcd|Decoder0~5_combout\,
	combout => \mylcd|line2[8][0]~21_combout\);

-- Location: FF_X73_Y44_N25
\mylcd|line2[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~20_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[8][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[8][0]~q\);

-- Location: LCCOMB_X72_Y45_N12
\mylcd|curbuf[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~10_combout\ = (\mylcd|Add2~1_combout\ & ((\mylcd|line2[0][0]~q\) # ((\mylcd|Add2~0_combout\)))) # (!\mylcd|Add2~1_combout\ & (((\mylcd|line2[8][0]~q\ & !\mylcd|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~1_combout\,
	datab => \mylcd|line2[0][0]~q\,
	datac => \mylcd|line2[8][0]~q\,
	datad => \mylcd|Add2~0_combout\,
	combout => \mylcd|curbuf[0]~10_combout\);

-- Location: LCCOMB_X73_Y41_N24
\mylcd|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~3_combout\ = (!\mylcd|ptr\(1) & (\mylcd|Decoder0~2_combout\ & (\mylcd|ptr\(2) & \mylcd|ptr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(1),
	datab => \mylcd|Decoder0~2_combout\,
	datac => \mylcd|ptr\(2),
	datad => \mylcd|ptr\(3),
	combout => \mylcd|Decoder0~3_combout\);

-- Location: LCCOMB_X73_Y41_N8
\mylcd|line2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~16_combout\ = (\myprocessor|my_reg|valB[0]~97_combout\ & \mylcd|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_reg|valB[0]~97_combout\,
	datad => \mylcd|Decoder0~3_combout\,
	combout => \mylcd|line2~16_combout\);

-- Location: LCCOMB_X73_Y41_N18
\mylcd|line2[12][0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2[12][0]~17_combout\ = (\myprocessor|my_control|Equal9~4_combout\ & ((\mylcd|process_0~2_combout\) # (\mylcd|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|process_0~2_combout\,
	datac => \myprocessor|my_control|Equal9~4_combout\,
	datad => \mylcd|Decoder0~3_combout\,
	combout => \mylcd|line2[12][0]~17_combout\);

-- Location: FF_X73_Y41_N9
\mylcd|line2[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~16_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[12][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[12][0]~q\);

-- Location: LCCOMB_X72_Y41_N4
\mylcd|Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~6_combout\ = (\mylcd|ptr\(2) & (\mylcd|Decoder0~2_combout\ & (!\mylcd|ptr\(1) & !\mylcd|ptr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|Decoder0~2_combout\,
	datac => \mylcd|ptr\(1),
	datad => \mylcd|ptr\(3),
	combout => \mylcd|Decoder0~6_combout\);

-- Location: LCCOMB_X75_Y45_N0
\mylcd|line2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~22_combout\ = (\myprocessor|my_reg|valB[0]~97_combout\ & \mylcd|Decoder0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_reg|valB[0]~97_combout\,
	datac => \mylcd|Decoder0~6_combout\,
	combout => \mylcd|line2~22_combout\);

-- Location: LCCOMB_X75_Y45_N24
\mylcd|line2[4][0]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2[4][0]~23_combout\ = (\myprocessor|my_control|Equal9~4_combout\ & ((\mylcd|process_0~2_combout\) # (\mylcd|Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|process_0~2_combout\,
	datac => \mylcd|Decoder0~6_combout\,
	datad => \myprocessor|my_control|Equal9~4_combout\,
	combout => \mylcd|line2[4][0]~23_combout\);

-- Location: FF_X75_Y45_N1
\mylcd|line2[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~22_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[4][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[4][0]~q\);

-- Location: LCCOMB_X72_Y45_N14
\mylcd|curbuf[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~11_combout\ = (\mylcd|curbuf[0]~10_combout\ & (((\mylcd|line2[4][0]~q\) # (!\mylcd|Add2~0_combout\)))) # (!\mylcd|curbuf[0]~10_combout\ & (\mylcd|line2[12][0]~q\ & ((\mylcd|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[0]~10_combout\,
	datab => \mylcd|line2[12][0]~q\,
	datac => \mylcd|line2[4][0]~q\,
	datad => \mylcd|Add2~0_combout\,
	combout => \mylcd|curbuf[0]~11_combout\);

-- Location: LCCOMB_X72_Y41_N6
\mylcd|Decoder0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~13_combout\ = (!\mylcd|ptr\(2) & (\mylcd|Decoder0~2_combout\ & (\mylcd|ptr\(1) & !\mylcd|ptr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|Decoder0~2_combout\,
	datac => \mylcd|ptr\(1),
	datad => \mylcd|ptr\(3),
	combout => \mylcd|Decoder0~13_combout\);

-- Location: LCCOMB_X75_Y45_N18
\mylcd|line2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~32_combout\ = (\myprocessor|my_reg|valB[0]~97_combout\ & \mylcd|Decoder0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_reg|valB[0]~97_combout\,
	datac => \mylcd|Decoder0~13_combout\,
	combout => \mylcd|line2~32_combout\);

-- Location: LCCOMB_X75_Y45_N10
\mylcd|line2[2][0]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2[2][0]~33_combout\ = (\myprocessor|my_control|Equal9~4_combout\ & ((\mylcd|Decoder0~13_combout\) # (\mylcd|process_0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~13_combout\,
	datab => \myprocessor|my_control|Equal9~4_combout\,
	datac => \mylcd|process_0~2_combout\,
	combout => \mylcd|line2[2][0]~33_combout\);

-- Location: FF_X75_Y45_N19
\mylcd|line2[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~32_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[2][0]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[2][0]~q\);

-- Location: LCCOMB_X72_Y41_N26
\mylcd|Decoder0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~16_combout\ = (\mylcd|ptr\(2) & (\mylcd|Decoder0~2_combout\ & (\mylcd|ptr\(1) & !\mylcd|ptr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|Decoder0~2_combout\,
	datac => \mylcd|ptr\(1),
	datad => \mylcd|ptr\(3),
	combout => \mylcd|Decoder0~16_combout\);

-- Location: LCCOMB_X70_Y45_N0
\mylcd|line2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~38_combout\ = (\myprocessor|my_reg|valB[0]~97_combout\ & \mylcd|Decoder0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_reg|valB[0]~97_combout\,
	datad => \mylcd|Decoder0~16_combout\,
	combout => \mylcd|line2~38_combout\);

-- Location: LCCOMB_X70_Y45_N28
\mylcd|line2[6][0]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2[6][0]~39_combout\ = (\myprocessor|my_control|Equal9~4_combout\ & ((\mylcd|process_0~2_combout\) # (\mylcd|Decoder0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal9~4_combout\,
	datac => \mylcd|process_0~2_combout\,
	datad => \mylcd|Decoder0~16_combout\,
	combout => \mylcd|line2[6][0]~39_combout\);

-- Location: FF_X70_Y45_N1
\mylcd|line2[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~38_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[6][0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[6][0]~q\);

-- Location: LCCOMB_X73_Y41_N6
\mylcd|Decoder0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~14_combout\ = (\mylcd|ptr\(1) & (\mylcd|Decoder0~2_combout\ & (\mylcd|ptr\(2) & \mylcd|ptr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(1),
	datab => \mylcd|Decoder0~2_combout\,
	datac => \mylcd|ptr\(2),
	datad => \mylcd|ptr\(3),
	combout => \mylcd|Decoder0~14_combout\);

-- Location: LCCOMB_X73_Y45_N18
\mylcd|line2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~34_combout\ = (\myprocessor|my_reg|valB[0]~97_combout\ & \mylcd|Decoder0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_reg|valB[0]~97_combout\,
	datad => \mylcd|Decoder0~14_combout\,
	combout => \mylcd|line2~34_combout\);

-- Location: LCCOMB_X73_Y45_N2
\mylcd|line2[14][0]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2[14][0]~35_combout\ = (\myprocessor|my_control|Equal9~4_combout\ & ((\mylcd|process_0~2_combout\) # (\mylcd|Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|process_0~2_combout\,
	datac => \myprocessor|my_control|Equal9~4_combout\,
	datad => \mylcd|Decoder0~14_combout\,
	combout => \mylcd|line2[14][0]~35_combout\);

-- Location: FF_X73_Y45_N19
\mylcd|line2[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~34_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[14][0]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[14][0]~q\);

-- Location: LCCOMB_X72_Y41_N8
\mylcd|Decoder0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~15_combout\ = (!\mylcd|ptr\(2) & (\mylcd|Decoder0~2_combout\ & (\mylcd|ptr\(1) & \mylcd|ptr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|Decoder0~2_combout\,
	datac => \mylcd|ptr\(1),
	datad => \mylcd|ptr\(3),
	combout => \mylcd|Decoder0~15_combout\);

-- Location: LCCOMB_X73_Y44_N2
\mylcd|line2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~36_combout\ = (\myprocessor|my_reg|valB[0]~97_combout\ & \mylcd|Decoder0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_reg|valB[0]~97_combout\,
	datad => \mylcd|Decoder0~15_combout\,
	combout => \mylcd|line2~36_combout\);

-- Location: LCCOMB_X73_Y44_N6
\mylcd|line2[10][0]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2[10][0]~37_combout\ = (\myprocessor|my_control|Equal9~4_combout\ & ((\mylcd|process_0~2_combout\) # (\mylcd|Decoder0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|process_0~2_combout\,
	datac => \myprocessor|my_control|Equal9~4_combout\,
	datad => \mylcd|Decoder0~15_combout\,
	combout => \mylcd|line2[10][0]~37_combout\);

-- Location: FF_X73_Y44_N3
\mylcd|line2[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~36_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[10][0]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[10][0]~q\);

-- Location: LCCOMB_X72_Y45_N8
\mylcd|curbuf[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~14_combout\ = (\mylcd|Add2~1_combout\ & (((\mylcd|Add2~0_combout\)))) # (!\mylcd|Add2~1_combout\ & ((\mylcd|Add2~0_combout\ & (\mylcd|line2[14][0]~q\)) # (!\mylcd|Add2~0_combout\ & ((\mylcd|line2[10][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~1_combout\,
	datab => \mylcd|line2[14][0]~q\,
	datac => \mylcd|line2[10][0]~q\,
	datad => \mylcd|Add2~0_combout\,
	combout => \mylcd|curbuf[0]~14_combout\);

-- Location: LCCOMB_X72_Y45_N10
\mylcd|curbuf[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~15_combout\ = (\mylcd|curbuf[0]~14_combout\ & (((\mylcd|line2[6][0]~q\) # (!\mylcd|Add2~1_combout\)))) # (!\mylcd|curbuf[0]~14_combout\ & (\mylcd|line2[2][0]~q\ & ((\mylcd|Add2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[2][0]~q\,
	datab => \mylcd|line2[6][0]~q\,
	datac => \mylcd|curbuf[0]~14_combout\,
	datad => \mylcd|Add2~1_combout\,
	combout => \mylcd|curbuf[0]~15_combout\);

-- Location: LCCOMB_X73_Y42_N26
\mylcd|line2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~28_combout\ = (\myprocessor|my_reg|valB[0]~97_combout\ & (!\mylcd|ptr\(2) & (\mylcd|ptr\(1) & \mylcd|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[0]~97_combout\,
	datab => \mylcd|ptr\(2),
	datac => \mylcd|ptr\(1),
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|line2~28_combout\);

-- Location: LCCOMB_X73_Y42_N12
\mylcd|Decoder0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~11_combout\ = (!\mylcd|ptr\(2) & (\mylcd|ptr\(1) & \mylcd|Decoder0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|ptr\(2),
	datac => \mylcd|ptr\(1),
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|Decoder0~11_combout\);

-- Location: LCCOMB_X73_Y42_N14
\mylcd|line2[11][0]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2[11][0]~29_combout\ = (\myprocessor|my_control|Equal9~4_combout\ & ((\mylcd|process_0~2_combout\) # (\mylcd|Decoder0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|process_0~2_combout\,
	datac => \myprocessor|my_control|Equal9~4_combout\,
	datad => \mylcd|Decoder0~11_combout\,
	combout => \mylcd|line2[11][0]~29_combout\);

-- Location: FF_X73_Y42_N27
\mylcd|line2[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~28_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[11][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[11][0]~q\);

-- Location: LCCOMB_X73_Y42_N16
\mylcd|line2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~26_combout\ = (\myprocessor|my_reg|valB[0]~97_combout\ & (\mylcd|ptr\(2) & (\mylcd|ptr\(1) & \mylcd|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[0]~97_combout\,
	datab => \mylcd|ptr\(2),
	datac => \mylcd|ptr\(1),
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|line2~26_combout\);

-- Location: LCCOMB_X73_Y42_N24
\mylcd|Decoder0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~10_combout\ = (\mylcd|ptr\(2) & (\mylcd|ptr\(1) & \mylcd|Decoder0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|ptr\(2),
	datac => \mylcd|ptr\(1),
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|Decoder0~10_combout\);

-- Location: LCCOMB_X73_Y42_N18
\mylcd|line2[15][0]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2[15][0]~27_combout\ = (\myprocessor|my_control|Equal9~4_combout\ & ((\mylcd|process_0~2_combout\) # (\mylcd|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|process_0~2_combout\,
	datac => \myprocessor|my_control|Equal9~4_combout\,
	datad => \mylcd|Decoder0~10_combout\,
	combout => \mylcd|line2[15][0]~27_combout\);

-- Location: FF_X73_Y42_N17
\mylcd|line2[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~26_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[15][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[15][0]~q\);

-- Location: LCCOMB_X72_Y43_N26
\mylcd|curbuf[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~12_combout\ = (\mylcd|Add2~0_combout\ & ((\mylcd|Add2~1_combout\) # ((\mylcd|line2[15][0]~q\)))) # (!\mylcd|Add2~0_combout\ & (!\mylcd|Add2~1_combout\ & (\mylcd|line2[11][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~0_combout\,
	datab => \mylcd|Add2~1_combout\,
	datac => \mylcd|line2[11][0]~q\,
	datad => \mylcd|line2[15][0]~q\,
	combout => \mylcd|curbuf[0]~12_combout\);

-- Location: LCCOMB_X72_Y43_N4
\mylcd|line2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~24_combout\ = (!\mylcd|ptr\(2) & (\mylcd|Decoder0~7_combout\ & (\myprocessor|my_reg|valB[0]~97_combout\ & \mylcd|ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|Decoder0~7_combout\,
	datac => \myprocessor|my_reg|valB[0]~97_combout\,
	datad => \mylcd|ptr\(1),
	combout => \mylcd|line2~24_combout\);

-- Location: LCCOMB_X69_Y42_N0
\mylcd|Decoder0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~8_combout\ = (\mylcd|ptr\(1) & (!\mylcd|ptr\(2) & \mylcd|Decoder0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(1),
	datab => \mylcd|ptr\(2),
	datac => \mylcd|Decoder0~7_combout\,
	combout => \mylcd|Decoder0~8_combout\);

-- Location: LCCOMB_X69_Y42_N10
\mylcd|line2[3][0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2[3][0]~25_combout\ = (\myprocessor|my_control|Equal9~4_combout\ & ((\mylcd|process_0~2_combout\) # (\mylcd|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal9~4_combout\,
	datac => \mylcd|process_0~2_combout\,
	datad => \mylcd|Decoder0~8_combout\,
	combout => \mylcd|line2[3][0]~25_combout\);

-- Location: FF_X72_Y43_N5
\mylcd|line2[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~24_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[3][0]~q\);

-- Location: LCCOMB_X74_Y43_N8
\mylcd|line2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~30_combout\ = (\mylcd|ptr\(2) & (\mylcd|Decoder0~7_combout\ & (\myprocessor|my_reg|valB[0]~97_combout\ & \mylcd|ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|Decoder0~7_combout\,
	datac => \myprocessor|my_reg|valB[0]~97_combout\,
	datad => \mylcd|ptr\(1),
	combout => \mylcd|line2~30_combout\);

-- Location: LCCOMB_X74_Y43_N24
\mylcd|Decoder0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~12_combout\ = (\mylcd|ptr\(2) & (\mylcd|Decoder0~7_combout\ & \mylcd|ptr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datac => \mylcd|Decoder0~7_combout\,
	datad => \mylcd|ptr\(1),
	combout => \mylcd|Decoder0~12_combout\);

-- Location: LCCOMB_X74_Y43_N18
\mylcd|line2[7][0]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2[7][0]~31_combout\ = (\myprocessor|my_control|Equal9~4_combout\ & ((\mylcd|process_0~2_combout\) # (\mylcd|Decoder0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|process_0~2_combout\,
	datac => \myprocessor|my_control|Equal9~4_combout\,
	datad => \mylcd|Decoder0~12_combout\,
	combout => \mylcd|line2[7][0]~31_combout\);

-- Location: FF_X74_Y43_N9
\mylcd|line2[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~30_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[7][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[7][0]~q\);

-- Location: LCCOMB_X72_Y43_N22
\mylcd|curbuf[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~13_combout\ = (\mylcd|curbuf[0]~12_combout\ & (((\mylcd|line2[7][0]~q\) # (!\mylcd|Add2~1_combout\)))) # (!\mylcd|curbuf[0]~12_combout\ & (\mylcd|line2[3][0]~q\ & ((\mylcd|Add2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[0]~12_combout\,
	datab => \mylcd|line2[3][0]~q\,
	datac => \mylcd|line2[7][0]~q\,
	datad => \mylcd|Add2~1_combout\,
	combout => \mylcd|curbuf[0]~13_combout\);

-- Location: LCCOMB_X72_Y45_N20
\mylcd|curbuf[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~16_combout\ = (\mylcd|index\(0) & (((\mylcd|curbuf[0]~13_combout\) # (\mylcd|index\(1))))) # (!\mylcd|index\(0) & (\mylcd|curbuf[0]~15_combout\ & ((!\mylcd|index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[0]~15_combout\,
	datab => \mylcd|index\(0),
	datac => \mylcd|curbuf[0]~13_combout\,
	datad => \mylcd|index\(1),
	combout => \mylcd|curbuf[0]~16_combout\);

-- Location: LCCOMB_X72_Y45_N30
\mylcd|curbuf[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~19_combout\ = (\mylcd|index\(1) & ((\mylcd|curbuf[0]~16_combout\ & (\mylcd|curbuf[0]~18_combout\)) # (!\mylcd|curbuf[0]~16_combout\ & ((\mylcd|curbuf[0]~11_combout\))))) # (!\mylcd|index\(1) & (((\mylcd|curbuf[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[0]~18_combout\,
	datab => \mylcd|index\(1),
	datac => \mylcd|curbuf[0]~11_combout\,
	datad => \mylcd|curbuf[0]~16_combout\,
	combout => \mylcd|curbuf[0]~19_combout\);

-- Location: LCCOMB_X68_Y46_N8
\mylcd|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add1~2_combout\ = \mylcd|index\(3) $ (((\mylcd|index\(2) & ((\mylcd|index\(0)) # (\mylcd|index\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(0),
	datab => \mylcd|index\(3),
	datac => \mylcd|index\(1),
	datad => \mylcd|index\(2),
	combout => \mylcd|Add1~2_combout\);

-- Location: LCCOMB_X72_Y45_N26
\mylcd|line1[0][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[0][0]~feeder_combout\ = \mylcd|line2[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[0][0]~q\,
	combout => \mylcd|line1[0][0]~feeder_combout\);

-- Location: LCCOMB_X72_Y42_N22
\mylcd|line1[1][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[1][0]~0_combout\ = (\myprocessor|my_control|Equal9~4_combout\ & ((\mylcd|Equal0~2_combout\) # ((\mylcd|process_0~1_combout\ & \mylcd|process_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Equal9~4_combout\,
	datab => \mylcd|Equal0~2_combout\,
	datac => \mylcd|process_0~1_combout\,
	datad => \mylcd|process_0~0_combout\,
	combout => \mylcd|line1[1][0]~0_combout\);

-- Location: FF_X72_Y45_N27
\mylcd|line1[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[0][0]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[0][0]~q\);

-- Location: LCCOMB_X74_Y44_N0
\mylcd|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add1~0_combout\ = \mylcd|index\(1) $ (\mylcd|index\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|index\(1),
	datad => \mylcd|index\(0),
	combout => \mylcd|Add1~0_combout\);

-- Location: FF_X72_Y45_N1
\mylcd|line1[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[4][0]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[4][0]~q\);

-- Location: LCCOMB_X73_Y46_N0
\mylcd|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add1~1_combout\ = \mylcd|index\(2) $ (((\mylcd|index\(1)) # (\mylcd|index\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(1),
	datac => \mylcd|index\(0),
	datad => \mylcd|index\(2),
	combout => \mylcd|Add1~1_combout\);

-- Location: FF_X72_Y45_N29
\mylcd|line1[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[6][0]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[6][0]~q\);

-- Location: FF_X72_Y45_N7
\mylcd|line1[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[2][0]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[2][0]~q\);

-- Location: LCCOMB_X72_Y45_N6
\mylcd|curbuf[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~7_combout\ = (\mylcd|Add1~1_combout\ & ((\mylcd|line1[6][0]~q\) # ((\mylcd|Add1~0_combout\)))) # (!\mylcd|Add1~1_combout\ & (((\mylcd|line1[2][0]~q\ & !\mylcd|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~1_combout\,
	datab => \mylcd|line1[6][0]~q\,
	datac => \mylcd|line1[2][0]~q\,
	datad => \mylcd|Add1~0_combout\,
	combout => \mylcd|curbuf[0]~7_combout\);

-- Location: LCCOMB_X72_Y45_N0
\mylcd|curbuf[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~8_combout\ = (\mylcd|Add1~0_combout\ & ((\mylcd|curbuf[0]~7_combout\ & ((\mylcd|line1[4][0]~q\))) # (!\mylcd|curbuf[0]~7_combout\ & (\mylcd|line1[0][0]~q\)))) # (!\mylcd|Add1~0_combout\ & (((\mylcd|curbuf[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line1[0][0]~q\,
	datab => \mylcd|Add1~0_combout\,
	datac => \mylcd|line1[4][0]~q\,
	datad => \mylcd|curbuf[0]~7_combout\,
	combout => \mylcd|curbuf[0]~8_combout\);

-- Location: LCCOMB_X72_Y43_N10
\mylcd|line1[5][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[5][0]~feeder_combout\ = \mylcd|line2[5][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[5][0]~q\,
	combout => \mylcd|line1[5][0]~feeder_combout\);

-- Location: FF_X72_Y43_N11
\mylcd|line1[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[5][0]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[5][0]~q\);

-- Location: FF_X72_Y43_N23
\mylcd|line1[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[7][0]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[7][0]~q\);

-- Location: FF_X72_Y43_N29
\mylcd|line1[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[3][0]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[3][0]~q\);

-- Location: LCCOMB_X72_Y43_N28
\mylcd|curbuf[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~0_combout\ = (\mylcd|Add1~0_combout\ & (((\mylcd|Add1~1_combout\)))) # (!\mylcd|Add1~0_combout\ & ((\mylcd|Add1~1_combout\ & (\mylcd|line1[7][0]~q\)) # (!\mylcd|Add1~1_combout\ & ((\mylcd|line1[3][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line1[7][0]~q\,
	datab => \mylcd|Add1~0_combout\,
	datac => \mylcd|line1[3][0]~q\,
	datad => \mylcd|Add1~1_combout\,
	combout => \mylcd|curbuf[0]~0_combout\);

-- Location: FF_X72_Y43_N17
\mylcd|line1[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[1][0]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[1][0]~q\);

-- Location: LCCOMB_X72_Y43_N16
\mylcd|curbuf[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~1_combout\ = (\mylcd|curbuf[0]~0_combout\ & ((\mylcd|line1[5][0]~q\) # ((!\mylcd|Add1~0_combout\)))) # (!\mylcd|curbuf[0]~0_combout\ & (((\mylcd|line1[1][0]~q\ & \mylcd|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line1[5][0]~q\,
	datab => \mylcd|curbuf[0]~0_combout\,
	datac => \mylcd|line1[1][0]~q\,
	datad => \mylcd|Add1~0_combout\,
	combout => \mylcd|curbuf[0]~1_combout\);

-- Location: FF_X72_Y45_N19
\mylcd|line1[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[8][0]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[8][0]~q\);

-- Location: FF_X72_Y45_N5
\mylcd|line1[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[10][0]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[10][0]~q\);

-- Location: LCCOMB_X72_Y45_N4
\mylcd|curbuf[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~2_combout\ = (\mylcd|Add1~1_combout\ & (((\mylcd|Add1~0_combout\)))) # (!\mylcd|Add1~1_combout\ & ((\mylcd|Add1~0_combout\ & (\mylcd|line1[8][0]~q\)) # (!\mylcd|Add1~0_combout\ & ((\mylcd|line1[10][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~1_combout\,
	datab => \mylcd|line1[8][0]~q\,
	datac => \mylcd|line1[10][0]~q\,
	datad => \mylcd|Add1~0_combout\,
	combout => \mylcd|curbuf[0]~2_combout\);

-- Location: FF_X72_Y45_N23
\mylcd|line1[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[12][0]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[12][0]~q\);

-- Location: LCCOMB_X72_Y45_N16
\mylcd|line1[14][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[14][0]~feeder_combout\ = \mylcd|line2[14][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[14][0]~q\,
	combout => \mylcd|line1[14][0]~feeder_combout\);

-- Location: FF_X72_Y45_N17
\mylcd|line1[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[14][0]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[14][0]~q\);

-- Location: LCCOMB_X72_Y45_N22
\mylcd|curbuf[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~3_combout\ = (\mylcd|Add1~1_combout\ & ((\mylcd|curbuf[0]~2_combout\ & (\mylcd|line1[12][0]~q\)) # (!\mylcd|curbuf[0]~2_combout\ & ((\mylcd|line1[14][0]~q\))))) # (!\mylcd|Add1~1_combout\ & (\mylcd|curbuf[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~1_combout\,
	datab => \mylcd|curbuf[0]~2_combout\,
	datac => \mylcd|line1[12][0]~q\,
	datad => \mylcd|line1[14][0]~q\,
	combout => \mylcd|curbuf[0]~3_combout\);

-- Location: FF_X73_Y43_N13
\mylcd|line1[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[11][0]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[11][0]~q\);

-- Location: LCCOMB_X73_Y43_N10
\mylcd|line1[9][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[9][0]~feeder_combout\ = \mylcd|line2[9][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[9][0]~q\,
	combout => \mylcd|line1[9][0]~feeder_combout\);

-- Location: FF_X73_Y43_N11
\mylcd|line1[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[9][0]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[9][0]~q\);

-- Location: LCCOMB_X73_Y43_N12
\mylcd|curbuf[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~4_combout\ = (\mylcd|Add1~0_combout\ & ((\mylcd|Add1~1_combout\) # ((\mylcd|line1[9][0]~q\)))) # (!\mylcd|Add1~0_combout\ & (!\mylcd|Add1~1_combout\ & (\mylcd|line1[11][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~0_combout\,
	datab => \mylcd|Add1~1_combout\,
	datac => \mylcd|line1[11][0]~q\,
	datad => \mylcd|line1[9][0]~q\,
	combout => \mylcd|curbuf[0]~4_combout\);

-- Location: FF_X73_Y43_N15
\mylcd|line1[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[13][0]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[13][0]~q\);

-- Location: LCCOMB_X73_Y43_N8
\mylcd|line1[15][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[15][0]~feeder_combout\ = \mylcd|line2[15][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[15][0]~q\,
	combout => \mylcd|line1[15][0]~feeder_combout\);

-- Location: FF_X73_Y43_N9
\mylcd|line1[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[15][0]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[15][0]~q\);

-- Location: LCCOMB_X73_Y43_N14
\mylcd|curbuf[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~5_combout\ = (\mylcd|curbuf[0]~4_combout\ & (((\mylcd|line1[13][0]~q\)) # (!\mylcd|Add1~1_combout\))) # (!\mylcd|curbuf[0]~4_combout\ & (\mylcd|Add1~1_combout\ & ((\mylcd|line1[15][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[0]~4_combout\,
	datab => \mylcd|Add1~1_combout\,
	datac => \mylcd|line1[13][0]~q\,
	datad => \mylcd|line1[15][0]~q\,
	combout => \mylcd|curbuf[0]~5_combout\);

-- Location: LCCOMB_X72_Y45_N24
\mylcd|curbuf[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~6_combout\ = (\mylcd|Add1~2_combout\ & (\mylcd|index\(0))) # (!\mylcd|Add1~2_combout\ & ((\mylcd|index\(0) & (\mylcd|curbuf[0]~3_combout\)) # (!\mylcd|index\(0) & ((\mylcd|curbuf[0]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~2_combout\,
	datab => \mylcd|index\(0),
	datac => \mylcd|curbuf[0]~3_combout\,
	datad => \mylcd|curbuf[0]~5_combout\,
	combout => \mylcd|curbuf[0]~6_combout\);

-- Location: LCCOMB_X72_Y45_N2
\mylcd|curbuf[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~9_combout\ = (\mylcd|Add1~2_combout\ & ((\mylcd|curbuf[0]~6_combout\ & (\mylcd|curbuf[0]~8_combout\)) # (!\mylcd|curbuf[0]~6_combout\ & ((\mylcd|curbuf[0]~1_combout\))))) # (!\mylcd|Add1~2_combout\ & (((\mylcd|curbuf[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~2_combout\,
	datab => \mylcd|curbuf[0]~8_combout\,
	datac => \mylcd|curbuf[0]~1_combout\,
	datad => \mylcd|curbuf[0]~6_combout\,
	combout => \mylcd|curbuf[0]~9_combout\);

-- Location: LCCOMB_X68_Y47_N24
\mylcd|curbuf[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~20_combout\ = (\mylcd|lcd_data[5]~2_combout\ & ((\mylcd|LessThan2~1_combout\ & ((\mylcd|curbuf[0]~9_combout\))) # (!\mylcd|LessThan2~1_combout\ & (\mylcd|curbuf[0]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|lcd_data[5]~2_combout\,
	datab => \mylcd|LessThan2~1_combout\,
	datac => \mylcd|curbuf[0]~19_combout\,
	datad => \mylcd|curbuf[0]~9_combout\,
	combout => \mylcd|curbuf[0]~20_combout\);

-- Location: LCCOMB_X67_Y47_N0
\mylcd|curbuf[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~21_combout\ = (\mylcd|curbuf[0]~20_combout\) # ((\mylcd|Equal2~0_combout\ & (!\mylcd|index\(0) & \mylcd|index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[0]~20_combout\,
	datab => \mylcd|Equal2~0_combout\,
	datac => \mylcd|index\(0),
	datad => \mylcd|index\(1),
	combout => \mylcd|curbuf[0]~21_combout\);

-- Location: LCCOMB_X69_Y46_N8
\mylcd|state1.A~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|state1.A~0_combout\ = (\mylcd|state1~13_combout\ & (\mylcd|state1.A~q\)) # (!\mylcd|state1~13_combout\ & ((!\mylcd|state1.D~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|state1~13_combout\,
	datac => \mylcd|state1.A~q\,
	datad => \mylcd|state1.D~q\,
	combout => \mylcd|state1.A~0_combout\);

-- Location: FF_X69_Y46_N9
\mylcd|state1.A\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|state1.A~0_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|state1.A~q\);

-- Location: LCCOMB_X69_Y46_N2
\mylcd|lcd_data[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|lcd_data[0]~3_combout\ = (!\mylcd|state1.A~q\ & ((!\mylcd|LessThan3~0_combout\) # (!\mylcd|index\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(5),
	datab => \mylcd|LessThan3~0_combout\,
	datac => \mylcd|state1.A~q\,
	combout => \mylcd|lcd_data[0]~3_combout\);

-- Location: FF_X67_Y47_N1
\mylcd|lcd_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|curbuf[0]~21_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|lcd_data[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|lcd_data\(0));

-- Location: LCCOMB_X75_Y45_N22
\mylcd|line2~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~140_combout\ = (\mylcd|Decoder0~13_combout\ & ((\myprocessor|my_reg|valB[19]~25_combout\ & (\myprocessor|my_reg|valB[1]~183_combout\)) # (!\myprocessor|my_reg|valB[19]~25_combout\ & ((\myprocessor|my_reg|valB[1]~198_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[1]~183_combout\,
	datab => \myprocessor|my_reg|valB[1]~198_combout\,
	datac => \mylcd|Decoder0~13_combout\,
	datad => \myprocessor|my_reg|valB[19]~25_combout\,
	combout => \mylcd|line2~140_combout\);

-- Location: FF_X75_Y45_N23
\mylcd|line2[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~140_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[2][0]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[2][1]~q\);

-- Location: LCCOMB_X73_Y46_N12
\mylcd|line1[2][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[2][1]~feeder_combout\ = \mylcd|line2[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[2][1]~q\,
	combout => \mylcd|line1[2][1]~feeder_combout\);

-- Location: FF_X73_Y46_N13
\mylcd|line1[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[2][1]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[2][1]~q\);

-- Location: LCCOMB_X70_Y45_N26
\mylcd|line2~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~143_combout\ = (\mylcd|Decoder0~16_combout\ & ((\myprocessor|my_reg|valB[19]~25_combout\ & (\myprocessor|my_reg|valB[1]~183_combout\)) # (!\myprocessor|my_reg|valB[19]~25_combout\ & ((\myprocessor|my_reg|valB[1]~198_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[1]~183_combout\,
	datab => \myprocessor|my_reg|valB[1]~198_combout\,
	datac => \myprocessor|my_reg|valB[19]~25_combout\,
	datad => \mylcd|Decoder0~16_combout\,
	combout => \mylcd|line2~143_combout\);

-- Location: FF_X70_Y45_N27
\mylcd|line2[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~143_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[6][0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[6][1]~q\);

-- Location: FF_X73_Y46_N27
\mylcd|line1[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[6][1]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[6][1]~q\);

-- Location: LCCOMB_X73_Y45_N22
\mylcd|line2~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~141_combout\ = (\mylcd|Decoder0~14_combout\ & ((\myprocessor|my_reg|valB[19]~25_combout\ & ((\myprocessor|my_reg|valB[1]~183_combout\))) # (!\myprocessor|my_reg|valB[19]~25_combout\ & (\myprocessor|my_reg|valB[1]~198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[1]~198_combout\,
	datab => \myprocessor|my_reg|valB[19]~25_combout\,
	datac => \myprocessor|my_reg|valB[1]~183_combout\,
	datad => \mylcd|Decoder0~14_combout\,
	combout => \mylcd|line2~141_combout\);

-- Location: FF_X73_Y45_N23
\mylcd|line2[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~141_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[14][0]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[14][1]~q\);

-- Location: FF_X73_Y46_N23
\mylcd|line1[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[14][1]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[14][1]~q\);

-- Location: LCCOMB_X73_Y44_N22
\mylcd|line2~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~142_combout\ = (\mylcd|Decoder0~15_combout\ & ((\myprocessor|my_reg|valB[19]~25_combout\ & (\myprocessor|my_reg|valB[1]~183_combout\)) # (!\myprocessor|my_reg|valB[19]~25_combout\ & ((\myprocessor|my_reg|valB[1]~198_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~15_combout\,
	datab => \myprocessor|my_reg|valB[1]~183_combout\,
	datac => \myprocessor|my_reg|valB[1]~198_combout\,
	datad => \myprocessor|my_reg|valB[19]~25_combout\,
	combout => \mylcd|line2~142_combout\);

-- Location: FF_X73_Y44_N23
\mylcd|line2[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~142_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[10][0]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[10][1]~q\);

-- Location: FF_X73_Y46_N17
\mylcd|line1[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[10][1]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[10][1]~q\);

-- Location: LCCOMB_X73_Y46_N16
\mylcd|curbuf[1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~26_combout\ = (\mylcd|Add1~2_combout\ & (((\mylcd|Add1~1_combout\)))) # (!\mylcd|Add1~2_combout\ & ((\mylcd|Add1~1_combout\ & (\mylcd|line1[14][1]~q\)) # (!\mylcd|Add1~1_combout\ & ((\mylcd|line1[10][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line1[14][1]~q\,
	datab => \mylcd|Add1~2_combout\,
	datac => \mylcd|line1[10][1]~q\,
	datad => \mylcd|Add1~1_combout\,
	combout => \mylcd|curbuf[1]~26_combout\);

-- Location: LCCOMB_X73_Y46_N26
\mylcd|curbuf[1]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~27_combout\ = (\mylcd|Add1~2_combout\ & ((\mylcd|curbuf[1]~26_combout\ & ((\mylcd|line1[6][1]~q\))) # (!\mylcd|curbuf[1]~26_combout\ & (\mylcd|line1[2][1]~q\)))) # (!\mylcd|Add1~2_combout\ & (((\mylcd|curbuf[1]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line1[2][1]~q\,
	datab => \mylcd|Add1~2_combout\,
	datac => \mylcd|line1[6][1]~q\,
	datad => \mylcd|curbuf[1]~26_combout\,
	combout => \mylcd|curbuf[1]~27_combout\);

-- Location: LCCOMB_X72_Y41_N18
\mylcd|line2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~48_combout\ = (!\mylcd|ptr\(2) & (\myprocessor|my_reg|valB[1]~199_combout\ & (\mylcd|ptr\(1) & \mylcd|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \myprocessor|my_reg|valB[1]~199_combout\,
	datac => \mylcd|ptr\(1),
	datad => \mylcd|Decoder0~7_combout\,
	combout => \mylcd|line2~48_combout\);

-- Location: FF_X72_Y41_N19
\mylcd|line2[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~48_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[3][1]~q\);

-- Location: FF_X73_Y46_N5
\mylcd|line1[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[3][1]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[3][1]~q\);

-- Location: LCCOMB_X74_Y43_N12
\mylcd|line2~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~51_combout\ = (\mylcd|ptr\(2) & (\myprocessor|my_reg|valB[1]~199_combout\ & (\mylcd|Decoder0~7_combout\ & \mylcd|ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \myprocessor|my_reg|valB[1]~199_combout\,
	datac => \mylcd|Decoder0~7_combout\,
	datad => \mylcd|ptr\(1),
	combout => \mylcd|line2~51_combout\);

-- Location: FF_X74_Y43_N13
\mylcd|line2[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~51_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[7][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[7][1]~q\);

-- Location: FF_X73_Y46_N11
\mylcd|line1[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[7][1]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[7][1]~q\);

-- Location: LCCOMB_X73_Y42_N28
\mylcd|line2~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~49_combout\ = (\myprocessor|my_reg|valB[1]~199_combout\ & (\mylcd|ptr\(2) & (\mylcd|ptr\(1) & \mylcd|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[1]~199_combout\,
	datab => \mylcd|ptr\(2),
	datac => \mylcd|ptr\(1),
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|line2~49_combout\);

-- Location: FF_X73_Y42_N29
\mylcd|line2[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~49_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[15][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[15][1]~q\);

-- Location: LCCOMB_X73_Y46_N6
\mylcd|line1[15][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[15][1]~feeder_combout\ = \mylcd|line2[15][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[15][1]~q\,
	combout => \mylcd|line1[15][1]~feeder_combout\);

-- Location: FF_X73_Y46_N7
\mylcd|line1[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[15][1]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[15][1]~q\);

-- Location: LCCOMB_X73_Y42_N6
\mylcd|line2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~50_combout\ = (\myprocessor|my_reg|valB[1]~199_combout\ & (!\mylcd|ptr\(2) & (\mylcd|ptr\(1) & \mylcd|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[1]~199_combout\,
	datab => \mylcd|ptr\(2),
	datac => \mylcd|ptr\(1),
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|line2~50_combout\);

-- Location: FF_X73_Y42_N7
\mylcd|line2[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~50_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[11][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[11][1]~q\);

-- Location: FF_X73_Y46_N25
\mylcd|line1[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[11][1]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[11][1]~q\);

-- Location: LCCOMB_X73_Y46_N24
\mylcd|curbuf[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~24_combout\ = (\mylcd|Add1~2_combout\ & (((\mylcd|Add1~1_combout\)))) # (!\mylcd|Add1~2_combout\ & ((\mylcd|Add1~1_combout\ & (\mylcd|line1[15][1]~q\)) # (!\mylcd|Add1~1_combout\ & ((\mylcd|line1[11][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line1[15][1]~q\,
	datab => \mylcd|Add1~2_combout\,
	datac => \mylcd|line1[11][1]~q\,
	datad => \mylcd|Add1~1_combout\,
	combout => \mylcd|curbuf[1]~24_combout\);

-- Location: LCCOMB_X73_Y46_N10
\mylcd|curbuf[1]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~25_combout\ = (\mylcd|Add1~2_combout\ & ((\mylcd|curbuf[1]~24_combout\ & ((\mylcd|line1[7][1]~q\))) # (!\mylcd|curbuf[1]~24_combout\ & (\mylcd|line1[3][1]~q\)))) # (!\mylcd|Add1~2_combout\ & (((\mylcd|curbuf[1]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~2_combout\,
	datab => \mylcd|line1[3][1]~q\,
	datac => \mylcd|line1[7][1]~q\,
	datad => \mylcd|curbuf[1]~24_combout\,
	combout => \mylcd|curbuf[1]~25_combout\);

-- Location: LCCOMB_X73_Y46_N28
\mylcd|curbuf[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~28_combout\ = (\mylcd|index\(1) & (\mylcd|index\(0) & (\mylcd|curbuf[1]~27_combout\))) # (!\mylcd|index\(1) & ((\mylcd|index\(0)) # ((\mylcd|curbuf[1]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(1),
	datab => \mylcd|index\(0),
	datac => \mylcd|curbuf[1]~27_combout\,
	datad => \mylcd|curbuf[1]~25_combout\,
	combout => \mylcd|curbuf[1]~28_combout\);

-- Location: LCCOMB_X72_Y41_N20
\mylcd|line2~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~55_combout\ = (\mylcd|ptr\(2) & (\myprocessor|my_reg|valB[1]~199_combout\ & (!\mylcd|ptr\(1) & \mylcd|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \myprocessor|my_reg|valB[1]~199_combout\,
	datac => \mylcd|ptr\(1),
	datad => \mylcd|Decoder0~7_combout\,
	combout => \mylcd|line2~55_combout\);

-- Location: FF_X72_Y41_N21
\mylcd|line2[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~55_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[5][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[5][1]~q\);

-- Location: FF_X73_Y47_N23
\mylcd|line1[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[5][1]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[5][1]~q\);

-- Location: LCCOMB_X70_Y43_N4
\mylcd|line2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~52_combout\ = (\myprocessor|my_reg|valB[1]~199_combout\ & (\mylcd|ptr\(2) & (\mylcd|Decoder0~9_combout\ & !\mylcd|ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[1]~199_combout\,
	datab => \mylcd|ptr\(2),
	datac => \mylcd|Decoder0~9_combout\,
	datad => \mylcd|ptr\(1),
	combout => \mylcd|line2~52_combout\);

-- Location: FF_X70_Y43_N5
\mylcd|line2[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~52_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[13][0]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[13][1]~q\);

-- Location: FF_X73_Y47_N11
\mylcd|line1[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[13][1]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[13][1]~q\);

-- Location: LCCOMB_X70_Y43_N22
\mylcd|line2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~54_combout\ = (\myprocessor|my_reg|valB[1]~199_combout\ & (!\mylcd|ptr\(2) & (\mylcd|Decoder0~9_combout\ & !\mylcd|ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[1]~199_combout\,
	datab => \mylcd|ptr\(2),
	datac => \mylcd|Decoder0~9_combout\,
	datad => \mylcd|ptr\(1),
	combout => \mylcd|line2~54_combout\);

-- Location: FF_X70_Y43_N23
\mylcd|line2[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~54_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[9][0]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[9][1]~q\);

-- Location: FF_X73_Y47_N21
\mylcd|line1[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[9][1]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[9][1]~q\);

-- Location: LCCOMB_X73_Y47_N20
\mylcd|curbuf[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~22_combout\ = (\mylcd|Add1~1_combout\ & ((\mylcd|line1[13][1]~q\) # ((\mylcd|Add1~2_combout\)))) # (!\mylcd|Add1~1_combout\ & (((\mylcd|line1[9][1]~q\ & !\mylcd|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line1[13][1]~q\,
	datab => \mylcd|Add1~1_combout\,
	datac => \mylcd|line1[9][1]~q\,
	datad => \mylcd|Add1~2_combout\,
	combout => \mylcd|curbuf[1]~22_combout\);

-- Location: LCCOMB_X74_Y43_N6
\mylcd|line2~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~53_combout\ = (!\mylcd|ptr\(2) & (\myprocessor|my_reg|valB[1]~199_combout\ & (\mylcd|Decoder0~7_combout\ & !\mylcd|ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \myprocessor|my_reg|valB[1]~199_combout\,
	datac => \mylcd|Decoder0~7_combout\,
	datad => \mylcd|ptr\(1),
	combout => \mylcd|line2~53_combout\);

-- Location: FF_X74_Y43_N7
\mylcd|line2[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~53_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[1][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[1][1]~q\);

-- Location: FF_X73_Y47_N1
\mylcd|line1[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[1][1]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[1][1]~q\);

-- Location: LCCOMB_X73_Y47_N0
\mylcd|curbuf[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~23_combout\ = (\mylcd|curbuf[1]~22_combout\ & ((\mylcd|line1[5][1]~q\) # ((!\mylcd|Add1~2_combout\)))) # (!\mylcd|curbuf[1]~22_combout\ & (((\mylcd|line1[1][1]~q\ & \mylcd|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line1[5][1]~q\,
	datab => \mylcd|curbuf[1]~22_combout\,
	datac => \mylcd|line1[1][1]~q\,
	datad => \mylcd|Add1~2_combout\,
	combout => \mylcd|curbuf[1]~23_combout\);

-- Location: LCCOMB_X73_Y44_N28
\mylcd|line2~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~138_combout\ = (\mylcd|Decoder0~5_combout\ & ((\myprocessor|my_reg|valB[19]~25_combout\ & (\myprocessor|my_reg|valB[1]~183_combout\)) # (!\myprocessor|my_reg|valB[19]~25_combout\ & ((\myprocessor|my_reg|valB[1]~198_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[19]~25_combout\,
	datab => \myprocessor|my_reg|valB[1]~183_combout\,
	datac => \myprocessor|my_reg|valB[1]~198_combout\,
	datad => \mylcd|Decoder0~5_combout\,
	combout => \mylcd|line2~138_combout\);

-- Location: FF_X73_Y44_N29
\mylcd|line2[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~138_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[8][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[8][1]~q\);

-- Location: FF_X73_Y47_N29
\mylcd|line1[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[8][1]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[8][1]~q\);

-- Location: LCCOMB_X73_Y41_N2
\mylcd|line2~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~136_combout\ = (\mylcd|Decoder0~3_combout\ & ((\myprocessor|my_reg|valB[19]~25_combout\ & (\myprocessor|my_reg|valB[1]~183_combout\)) # (!\myprocessor|my_reg|valB[19]~25_combout\ & ((\myprocessor|my_reg|valB[1]~198_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[1]~183_combout\,
	datab => \myprocessor|my_reg|valB[19]~25_combout\,
	datac => \myprocessor|my_reg|valB[1]~198_combout\,
	datad => \mylcd|Decoder0~3_combout\,
	combout => \mylcd|line2~136_combout\);

-- Location: FF_X73_Y41_N3
\mylcd|line2[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~136_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[12][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[12][1]~q\);

-- Location: LCCOMB_X73_Y47_N18
\mylcd|line1[12][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[12][1]~feeder_combout\ = \mylcd|line2[12][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[12][1]~q\,
	combout => \mylcd|line1[12][1]~feeder_combout\);

-- Location: FF_X73_Y47_N19
\mylcd|line1[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[12][1]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[12][1]~q\);

-- Location: LCCOMB_X73_Y47_N28
\mylcd|curbuf[1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~29_combout\ = (\mylcd|Add1~2_combout\ & (\mylcd|Add1~1_combout\)) # (!\mylcd|Add1~2_combout\ & ((\mylcd|Add1~1_combout\ & ((\mylcd|line1[12][1]~q\))) # (!\mylcd|Add1~1_combout\ & (\mylcd|line1[8][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~2_combout\,
	datab => \mylcd|Add1~1_combout\,
	datac => \mylcd|line1[8][1]~q\,
	datad => \mylcd|line1[12][1]~q\,
	combout => \mylcd|curbuf[1]~29_combout\);

-- Location: LCCOMB_X75_Y45_N4
\mylcd|line2~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~139_combout\ = (\mylcd|Decoder0~6_combout\ & ((\myprocessor|my_reg|valB[19]~25_combout\ & (\myprocessor|my_reg|valB[1]~183_combout\)) # (!\myprocessor|my_reg|valB[19]~25_combout\ & ((\myprocessor|my_reg|valB[1]~198_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[1]~183_combout\,
	datab => \myprocessor|my_reg|valB[1]~198_combout\,
	datac => \mylcd|Decoder0~6_combout\,
	datad => \myprocessor|my_reg|valB[19]~25_combout\,
	combout => \mylcd|line2~139_combout\);

-- Location: FF_X75_Y45_N5
\mylcd|line2[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~139_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[4][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[4][1]~q\);

-- Location: FF_X73_Y47_N31
\mylcd|line1[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[4][1]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[4][1]~q\);

-- Location: LCCOMB_X73_Y45_N20
\mylcd|line2~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~137_combout\ = (\mylcd|Decoder0~4_combout\ & ((\myprocessor|my_reg|valB[19]~25_combout\ & ((\myprocessor|my_reg|valB[1]~183_combout\))) # (!\myprocessor|my_reg|valB[19]~25_combout\ & (\myprocessor|my_reg|valB[1]~198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[1]~198_combout\,
	datab => \myprocessor|my_reg|valB[19]~25_combout\,
	datac => \mylcd|Decoder0~4_combout\,
	datad => \myprocessor|my_reg|valB[1]~183_combout\,
	combout => \mylcd|line2~137_combout\);

-- Location: FF_X73_Y45_N21
\mylcd|line2[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~137_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[0][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[0][1]~q\);

-- Location: LCCOMB_X73_Y47_N24
\mylcd|line1[0][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[0][1]~feeder_combout\ = \mylcd|line2[0][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[0][1]~q\,
	combout => \mylcd|line1[0][1]~feeder_combout\);

-- Location: FF_X73_Y47_N25
\mylcd|line1[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[0][1]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[0][1]~q\);

-- Location: LCCOMB_X73_Y47_N30
\mylcd|curbuf[1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~30_combout\ = (\mylcd|Add1~2_combout\ & ((\mylcd|curbuf[1]~29_combout\ & (\mylcd|line1[4][1]~q\)) # (!\mylcd|curbuf[1]~29_combout\ & ((\mylcd|line1[0][1]~q\))))) # (!\mylcd|Add1~2_combout\ & (\mylcd|curbuf[1]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~2_combout\,
	datab => \mylcd|curbuf[1]~29_combout\,
	datac => \mylcd|line1[4][1]~q\,
	datad => \mylcd|line1[0][1]~q\,
	combout => \mylcd|curbuf[1]~30_combout\);

-- Location: LCCOMB_X73_Y47_N8
\mylcd|curbuf[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~31_combout\ = (\mylcd|curbuf[1]~28_combout\ & (((\mylcd|curbuf[1]~30_combout\) # (!\mylcd|Add1~0_combout\)))) # (!\mylcd|curbuf[1]~28_combout\ & (\mylcd|curbuf[1]~23_combout\ & ((\mylcd|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[1]~28_combout\,
	datab => \mylcd|curbuf[1]~23_combout\,
	datac => \mylcd|curbuf[1]~30_combout\,
	datad => \mylcd|Add1~0_combout\,
	combout => \mylcd|curbuf[1]~31_combout\);

-- Location: LCCOMB_X73_Y46_N18
\mylcd|curbuf[1]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~36_combout\ = (\mylcd|Add2~1_combout\ & (((\mylcd|Add2~0_combout\)))) # (!\mylcd|Add2~1_combout\ & ((\mylcd|Add2~0_combout\ & ((\mylcd|line2[14][1]~q\))) # (!\mylcd|Add2~0_combout\ & (\mylcd|line2[10][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~1_combout\,
	datab => \mylcd|line2[10][1]~q\,
	datac => \mylcd|line2[14][1]~q\,
	datad => \mylcd|Add2~0_combout\,
	combout => \mylcd|curbuf[1]~36_combout\);

-- Location: LCCOMB_X73_Y46_N20
\mylcd|curbuf[1]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~37_combout\ = (\mylcd|Add2~1_combout\ & ((\mylcd|curbuf[1]~36_combout\ & ((\mylcd|line2[6][1]~q\))) # (!\mylcd|curbuf[1]~36_combout\ & (\mylcd|line2[2][1]~q\)))) # (!\mylcd|Add2~1_combout\ & (((\mylcd|curbuf[1]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[2][1]~q\,
	datab => \mylcd|line2[6][1]~q\,
	datac => \mylcd|Add2~1_combout\,
	datad => \mylcd|curbuf[1]~36_combout\,
	combout => \mylcd|curbuf[1]~37_combout\);

-- Location: LCCOMB_X73_Y46_N30
\mylcd|curbuf[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~34_combout\ = (\mylcd|Add2~1_combout\ & (((\mylcd|Add2~0_combout\)))) # (!\mylcd|Add2~1_combout\ & ((\mylcd|Add2~0_combout\ & (\mylcd|line2[15][1]~q\)) # (!\mylcd|Add2~0_combout\ & ((\mylcd|line2[11][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~1_combout\,
	datab => \mylcd|line2[15][1]~q\,
	datac => \mylcd|line2[11][1]~q\,
	datad => \mylcd|Add2~0_combout\,
	combout => \mylcd|curbuf[1]~34_combout\);

-- Location: LCCOMB_X73_Y46_N8
\mylcd|curbuf[1]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~35_combout\ = (\mylcd|curbuf[1]~34_combout\ & (((\mylcd|line2[7][1]~q\) # (!\mylcd|Add2~1_combout\)))) # (!\mylcd|curbuf[1]~34_combout\ & (\mylcd|line2[3][1]~q\ & ((\mylcd|Add2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[1]~34_combout\,
	datab => \mylcd|line2[3][1]~q\,
	datac => \mylcd|line2[7][1]~q\,
	datad => \mylcd|Add2~1_combout\,
	combout => \mylcd|curbuf[1]~35_combout\);

-- Location: LCCOMB_X73_Y46_N14
\mylcd|curbuf[1]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~38_combout\ = (\mylcd|index\(0) & (((\mylcd|curbuf[1]~35_combout\) # (\mylcd|index\(1))))) # (!\mylcd|index\(0) & (\mylcd|curbuf[1]~37_combout\ & ((!\mylcd|index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(0),
	datab => \mylcd|curbuf[1]~37_combout\,
	datac => \mylcd|curbuf[1]~35_combout\,
	datad => \mylcd|index\(1),
	combout => \mylcd|curbuf[1]~38_combout\);

-- Location: LCCOMB_X73_Y47_N6
\mylcd|curbuf[1]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~39_combout\ = (\mylcd|Add2~1_combout\ & (((\mylcd|line2[1][1]~q\) # (\mylcd|Add2~0_combout\)))) # (!\mylcd|Add2~1_combout\ & (\mylcd|line2[9][1]~q\ & ((!\mylcd|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[9][1]~q\,
	datab => \mylcd|Add2~1_combout\,
	datac => \mylcd|line2[1][1]~q\,
	datad => \mylcd|Add2~0_combout\,
	combout => \mylcd|curbuf[1]~39_combout\);

-- Location: LCCOMB_X73_Y47_N16
\mylcd|curbuf[1]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~40_combout\ = (\mylcd|curbuf[1]~39_combout\ & ((\mylcd|line2[5][1]~q\) # ((!\mylcd|Add2~0_combout\)))) # (!\mylcd|curbuf[1]~39_combout\ & (((\mylcd|line2[13][1]~q\ & \mylcd|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[1]~39_combout\,
	datab => \mylcd|line2[5][1]~q\,
	datac => \mylcd|line2[13][1]~q\,
	datad => \mylcd|Add2~0_combout\,
	combout => \mylcd|curbuf[1]~40_combout\);

-- Location: LCCOMB_X73_Y47_N26
\mylcd|curbuf[1]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~32_combout\ = (\mylcd|Add2~0_combout\ & (((\mylcd|Add2~1_combout\)))) # (!\mylcd|Add2~0_combout\ & ((\mylcd|Add2~1_combout\ & ((\mylcd|line2[0][1]~q\))) # (!\mylcd|Add2~1_combout\ & (\mylcd|line2[8][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[8][1]~q\,
	datab => \mylcd|Add2~0_combout\,
	datac => \mylcd|Add2~1_combout\,
	datad => \mylcd|line2[0][1]~q\,
	combout => \mylcd|curbuf[1]~32_combout\);

-- Location: LCCOMB_X73_Y47_N12
\mylcd|curbuf[1]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~33_combout\ = (\mylcd|curbuf[1]~32_combout\ & (((\mylcd|line2[4][1]~q\) # (!\mylcd|Add2~0_combout\)))) # (!\mylcd|curbuf[1]~32_combout\ & (\mylcd|line2[12][1]~q\ & ((\mylcd|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[1]~32_combout\,
	datab => \mylcd|line2[12][1]~q\,
	datac => \mylcd|line2[4][1]~q\,
	datad => \mylcd|Add2~0_combout\,
	combout => \mylcd|curbuf[1]~33_combout\);

-- Location: LCCOMB_X73_Y47_N2
\mylcd|curbuf[1]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~41_combout\ = (\mylcd|curbuf[1]~38_combout\ & ((\mylcd|curbuf[1]~40_combout\) # ((!\mylcd|index\(1))))) # (!\mylcd|curbuf[1]~38_combout\ & (((\mylcd|index\(1) & \mylcd|curbuf[1]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[1]~38_combout\,
	datab => \mylcd|curbuf[1]~40_combout\,
	datac => \mylcd|index\(1),
	datad => \mylcd|curbuf[1]~33_combout\,
	combout => \mylcd|curbuf[1]~41_combout\);

-- Location: LCCOMB_X68_Y47_N18
\mylcd|curbuf[1]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~42_combout\ = (\mylcd|lcd_data[5]~2_combout\ & ((\mylcd|LessThan2~1_combout\ & (\mylcd|curbuf[1]~31_combout\)) # (!\mylcd|LessThan2~1_combout\ & ((\mylcd|curbuf[1]~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|lcd_data[5]~2_combout\,
	datab => \mylcd|curbuf[1]~31_combout\,
	datac => \mylcd|curbuf[1]~41_combout\,
	datad => \mylcd|LessThan2~1_combout\,
	combout => \mylcd|curbuf[1]~42_combout\);

-- Location: LCCOMB_X67_Y47_N2
\mylcd|curbuf[1]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~43_combout\ = (\mylcd|curbuf[1]~42_combout\) # ((\mylcd|Equal2~0_combout\ & (\mylcd|index\(0) & \mylcd|index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[1]~42_combout\,
	datab => \mylcd|Equal2~0_combout\,
	datac => \mylcd|index\(0),
	datad => \mylcd|index\(1),
	combout => \mylcd|curbuf[1]~43_combout\);

-- Location: FF_X67_Y47_N3
\mylcd|lcd_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|curbuf[1]~43_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|lcd_data[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|lcd_data\(1));

-- Location: LCCOMB_X75_Y45_N26
\mylcd|line2~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~64_combout\ = (\mylcd|Decoder0~13_combout\ & \myprocessor|my_reg|valB[2]~117_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mylcd|Decoder0~13_combout\,
	datad => \myprocessor|my_reg|valB[2]~117_combout\,
	combout => \mylcd|line2~64_combout\);

-- Location: FF_X75_Y45_N27
\mylcd|line2[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~64_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[2][0]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[2][2]~q\);

-- Location: LCCOMB_X73_Y45_N10
\mylcd|line2~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~65_combout\ = (\myprocessor|my_reg|valB[2]~117_combout\ & \mylcd|Decoder0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[2]~117_combout\,
	datad => \mylcd|Decoder0~14_combout\,
	combout => \mylcd|line2~65_combout\);

-- Location: FF_X73_Y45_N11
\mylcd|line2[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~65_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[14][0]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[14][2]~q\);

-- Location: LCCOMB_X73_Y44_N18
\mylcd|line2~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~66_combout\ = (\myprocessor|my_reg|valB[2]~117_combout\ & \mylcd|Decoder0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_reg|valB[2]~117_combout\,
	datad => \mylcd|Decoder0~15_combout\,
	combout => \mylcd|line2~66_combout\);

-- Location: FF_X73_Y44_N19
\mylcd|line2[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~66_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[10][0]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[10][2]~q\);

-- Location: LCCOMB_X73_Y44_N4
\mylcd|curbuf[2]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~58_combout\ = (\mylcd|Add2~1_combout\ & (((\mylcd|Add2~0_combout\)))) # (!\mylcd|Add2~1_combout\ & ((\mylcd|Add2~0_combout\ & (\mylcd|line2[14][2]~q\)) # (!\mylcd|Add2~0_combout\ & ((\mylcd|line2[10][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[14][2]~q\,
	datab => \mylcd|Add2~1_combout\,
	datac => \mylcd|line2[10][2]~q\,
	datad => \mylcd|Add2~0_combout\,
	combout => \mylcd|curbuf[2]~58_combout\);

-- Location: LCCOMB_X70_Y45_N12
\mylcd|line2~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~67_combout\ = (\myprocessor|my_reg|valB[2]~117_combout\ & \mylcd|Decoder0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_reg|valB[2]~117_combout\,
	datad => \mylcd|Decoder0~16_combout\,
	combout => \mylcd|line2~67_combout\);

-- Location: FF_X70_Y45_N13
\mylcd|line2[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~67_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[6][0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[6][2]~q\);

-- Location: LCCOMB_X73_Y44_N30
\mylcd|curbuf[2]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~59_combout\ = (\mylcd|Add2~1_combout\ & ((\mylcd|curbuf[2]~58_combout\ & ((\mylcd|line2[6][2]~q\))) # (!\mylcd|curbuf[2]~58_combout\ & (\mylcd|line2[2][2]~q\)))) # (!\mylcd|Add2~1_combout\ & (((\mylcd|curbuf[2]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[2][2]~q\,
	datab => \mylcd|Add2~1_combout\,
	datac => \mylcd|curbuf[2]~58_combout\,
	datad => \mylcd|line2[6][2]~q\,
	combout => \mylcd|curbuf[2]~59_combout\);

-- Location: LCCOMB_X74_Y43_N16
\mylcd|line2~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~63_combout\ = (\mylcd|ptr\(2) & (\mylcd|Decoder0~7_combout\ & (\myprocessor|my_reg|valB[2]~117_combout\ & \mylcd|ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|Decoder0~7_combout\,
	datac => \myprocessor|my_reg|valB[2]~117_combout\,
	datad => \mylcd|ptr\(1),
	combout => \mylcd|line2~63_combout\);

-- Location: FF_X74_Y43_N17
\mylcd|line2[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~63_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[7][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[7][2]~q\);

-- Location: LCCOMB_X72_Y41_N30
\mylcd|line2~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~60_combout\ = (!\mylcd|ptr\(2) & (\mylcd|Decoder0~7_combout\ & (\mylcd|ptr\(1) & \myprocessor|my_reg|valB[2]~117_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|Decoder0~7_combout\,
	datac => \mylcd|ptr\(1),
	datad => \myprocessor|my_reg|valB[2]~117_combout\,
	combout => \mylcd|line2~60_combout\);

-- Location: FF_X72_Y41_N31
\mylcd|line2[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~60_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[3][2]~q\);

-- Location: LCCOMB_X73_Y42_N2
\mylcd|line2~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~62_combout\ = (\mylcd|Decoder0~9_combout\ & (\myprocessor|my_reg|valB[2]~117_combout\ & (\mylcd|ptr\(1) & !\mylcd|ptr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~9_combout\,
	datab => \myprocessor|my_reg|valB[2]~117_combout\,
	datac => \mylcd|ptr\(1),
	datad => \mylcd|ptr\(2),
	combout => \mylcd|line2~62_combout\);

-- Location: FF_X73_Y42_N3
\mylcd|line2[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~62_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[11][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[11][2]~q\);

-- Location: LCCOMB_X73_Y42_N0
\mylcd|line2~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~61_combout\ = (\mylcd|Decoder0~9_combout\ & (\myprocessor|my_reg|valB[2]~117_combout\ & (\mylcd|ptr\(1) & \mylcd|ptr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~9_combout\,
	datab => \myprocessor|my_reg|valB[2]~117_combout\,
	datac => \mylcd|ptr\(1),
	datad => \mylcd|ptr\(2),
	combout => \mylcd|line2~61_combout\);

-- Location: FF_X73_Y42_N1
\mylcd|line2[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~61_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[15][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[15][2]~q\);

-- Location: LCCOMB_X75_Y43_N4
\mylcd|curbuf[2]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~56_combout\ = (\mylcd|Add2~1_combout\ & (((\mylcd|Add2~0_combout\)))) # (!\mylcd|Add2~1_combout\ & ((\mylcd|Add2~0_combout\ & ((\mylcd|line2[15][2]~q\))) # (!\mylcd|Add2~0_combout\ & (\mylcd|line2[11][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[11][2]~q\,
	datab => \mylcd|Add2~1_combout\,
	datac => \mylcd|line2[15][2]~q\,
	datad => \mylcd|Add2~0_combout\,
	combout => \mylcd|curbuf[2]~56_combout\);

-- Location: LCCOMB_X75_Y43_N14
\mylcd|curbuf[2]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~57_combout\ = (\mylcd|curbuf[2]~56_combout\ & ((\mylcd|line2[7][2]~q\) # ((!\mylcd|Add2~1_combout\)))) # (!\mylcd|curbuf[2]~56_combout\ & (((\mylcd|line2[3][2]~q\ & \mylcd|Add2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[7][2]~q\,
	datab => \mylcd|line2[3][2]~q\,
	datac => \mylcd|curbuf[2]~56_combout\,
	datad => \mylcd|Add2~1_combout\,
	combout => \mylcd|curbuf[2]~57_combout\);

-- Location: LCCOMB_X75_Y43_N0
\mylcd|curbuf[2]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~60_combout\ = (\mylcd|index\(1) & (((\mylcd|index\(0))))) # (!\mylcd|index\(1) & ((\mylcd|index\(0) & ((\mylcd|curbuf[2]~57_combout\))) # (!\mylcd|index\(0) & (\mylcd|curbuf[2]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(1),
	datab => \mylcd|curbuf[2]~59_combout\,
	datac => \mylcd|curbuf[2]~57_combout\,
	datad => \mylcd|index\(0),
	combout => \mylcd|curbuf[2]~60_combout\);

-- Location: LCCOMB_X72_Y41_N24
\mylcd|line2~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~71_combout\ = (\mylcd|ptr\(2) & (\mylcd|Decoder0~7_combout\ & (!\mylcd|ptr\(1) & \myprocessor|my_reg|valB[2]~117_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|Decoder0~7_combout\,
	datac => \mylcd|ptr\(1),
	datad => \myprocessor|my_reg|valB[2]~117_combout\,
	combout => \mylcd|line2~71_combout\);

-- Location: FF_X72_Y41_N25
\mylcd|line2[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~71_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[5][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[5][2]~q\);

-- Location: LCCOMB_X70_Y43_N16
\mylcd|line2~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~68_combout\ = (!\mylcd|ptr\(1) & (\mylcd|ptr\(2) & (\mylcd|Decoder0~9_combout\ & \myprocessor|my_reg|valB[2]~117_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(1),
	datab => \mylcd|ptr\(2),
	datac => \mylcd|Decoder0~9_combout\,
	datad => \myprocessor|my_reg|valB[2]~117_combout\,
	combout => \mylcd|line2~68_combout\);

-- Location: FF_X70_Y43_N17
\mylcd|line2[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~68_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[13][0]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[13][2]~q\);

-- Location: LCCOMB_X70_Y43_N10
\mylcd|line2~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~70_combout\ = (!\mylcd|ptr\(1) & (!\mylcd|ptr\(2) & (\mylcd|Decoder0~9_combout\ & \myprocessor|my_reg|valB[2]~117_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(1),
	datab => \mylcd|ptr\(2),
	datac => \mylcd|Decoder0~9_combout\,
	datad => \myprocessor|my_reg|valB[2]~117_combout\,
	combout => \mylcd|line2~70_combout\);

-- Location: FF_X70_Y43_N11
\mylcd|line2[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~70_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[9][0]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[9][2]~q\);

-- Location: LCCOMB_X74_Y43_N10
\mylcd|line2~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~69_combout\ = (!\mylcd|ptr\(2) & (\mylcd|Decoder0~7_combout\ & (\myprocessor|my_reg|valB[2]~117_combout\ & !\mylcd|ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|Decoder0~7_combout\,
	datac => \myprocessor|my_reg|valB[2]~117_combout\,
	datad => \mylcd|ptr\(1),
	combout => \mylcd|line2~69_combout\);

-- Location: FF_X74_Y43_N11
\mylcd|line2[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~69_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[1][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[1][2]~q\);

-- Location: LCCOMB_X75_Y43_N18
\mylcd|curbuf[2]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~61_combout\ = (\mylcd|Add2~0_combout\ & (((\mylcd|Add2~1_combout\)))) # (!\mylcd|Add2~0_combout\ & ((\mylcd|Add2~1_combout\ & ((\mylcd|line2[1][2]~q\))) # (!\mylcd|Add2~1_combout\ & (\mylcd|line2[9][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~0_combout\,
	datab => \mylcd|line2[9][2]~q\,
	datac => \mylcd|line2[1][2]~q\,
	datad => \mylcd|Add2~1_combout\,
	combout => \mylcd|curbuf[2]~61_combout\);

-- Location: LCCOMB_X75_Y43_N28
\mylcd|curbuf[2]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~62_combout\ = (\mylcd|Add2~0_combout\ & ((\mylcd|curbuf[2]~61_combout\ & (\mylcd|line2[5][2]~q\)) # (!\mylcd|curbuf[2]~61_combout\ & ((\mylcd|line2[13][2]~q\))))) # (!\mylcd|Add2~0_combout\ & (((\mylcd|curbuf[2]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~0_combout\,
	datab => \mylcd|line2[5][2]~q\,
	datac => \mylcd|line2[13][2]~q\,
	datad => \mylcd|curbuf[2]~61_combout\,
	combout => \mylcd|curbuf[2]~62_combout\);

-- Location: LCCOMB_X73_Y41_N28
\mylcd|line2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~56_combout\ = (\myprocessor|my_reg|valB[2]~117_combout\ & \mylcd|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_reg|valB[2]~117_combout\,
	datad => \mylcd|Decoder0~3_combout\,
	combout => \mylcd|line2~56_combout\);

-- Location: FF_X73_Y41_N29
\mylcd|line2[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~56_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[12][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[12][2]~q\);

-- Location: LCCOMB_X75_Y45_N16
\mylcd|line2~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~59_combout\ = (\mylcd|Decoder0~6_combout\ & \myprocessor|my_reg|valB[2]~117_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mylcd|Decoder0~6_combout\,
	datad => \myprocessor|my_reg|valB[2]~117_combout\,
	combout => \mylcd|line2~59_combout\);

-- Location: FF_X75_Y45_N17
\mylcd|line2[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~59_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[4][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[4][2]~q\);

-- Location: LCCOMB_X73_Y44_N16
\mylcd|line2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~58_combout\ = (\myprocessor|my_reg|valB[2]~117_combout\ & \mylcd|Decoder0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_reg|valB[2]~117_combout\,
	datad => \mylcd|Decoder0~5_combout\,
	combout => \mylcd|line2~58_combout\);

-- Location: FF_X73_Y44_N17
\mylcd|line2[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~58_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[8][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[8][2]~q\);

-- Location: LCCOMB_X73_Y45_N8
\mylcd|line2~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~57_combout\ = (\myprocessor|my_reg|valB[2]~117_combout\ & \mylcd|Decoder0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[2]~117_combout\,
	datac => \mylcd|Decoder0~4_combout\,
	combout => \mylcd|line2~57_combout\);

-- Location: FF_X73_Y45_N9
\mylcd|line2[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~57_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[0][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[0][2]~q\);

-- Location: LCCOMB_X75_Y44_N16
\mylcd|curbuf[2]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~54_combout\ = (\mylcd|Add2~1_combout\ & (((\mylcd|line2[0][2]~q\) # (\mylcd|Add2~0_combout\)))) # (!\mylcd|Add2~1_combout\ & (\mylcd|line2[8][2]~q\ & ((!\mylcd|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[8][2]~q\,
	datab => \mylcd|Add2~1_combout\,
	datac => \mylcd|line2[0][2]~q\,
	datad => \mylcd|Add2~0_combout\,
	combout => \mylcd|curbuf[2]~54_combout\);

-- Location: LCCOMB_X75_Y44_N26
\mylcd|curbuf[2]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~55_combout\ = (\mylcd|Add2~0_combout\ & ((\mylcd|curbuf[2]~54_combout\ & ((\mylcd|line2[4][2]~q\))) # (!\mylcd|curbuf[2]~54_combout\ & (\mylcd|line2[12][2]~q\)))) # (!\mylcd|Add2~0_combout\ & (((\mylcd|curbuf[2]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[12][2]~q\,
	datab => \mylcd|Add2~0_combout\,
	datac => \mylcd|line2[4][2]~q\,
	datad => \mylcd|curbuf[2]~54_combout\,
	combout => \mylcd|curbuf[2]~55_combout\);

-- Location: LCCOMB_X75_Y43_N22
\mylcd|curbuf[2]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~63_combout\ = (\mylcd|index\(1) & ((\mylcd|curbuf[2]~60_combout\ & (\mylcd|curbuf[2]~62_combout\)) # (!\mylcd|curbuf[2]~60_combout\ & ((\mylcd|curbuf[2]~55_combout\))))) # (!\mylcd|index\(1) & (\mylcd|curbuf[2]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(1),
	datab => \mylcd|curbuf[2]~60_combout\,
	datac => \mylcd|curbuf[2]~62_combout\,
	datad => \mylcd|curbuf[2]~55_combout\,
	combout => \mylcd|curbuf[2]~63_combout\);

-- Location: FF_X75_Y43_N25
\mylcd|line1[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[3][2]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[3][2]~q\);

-- Location: FF_X75_Y43_N31
\mylcd|line1[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[1][2]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[1][2]~q\);

-- Location: FF_X75_Y43_N13
\mylcd|line1[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[11][2]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[11][2]~q\);

-- Location: FF_X75_Y43_N11
\mylcd|line1[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[9][2]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[9][2]~q\);

-- Location: LCCOMB_X75_Y43_N12
\mylcd|curbuf[2]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~48_combout\ = (\mylcd|Add1~0_combout\ & ((\mylcd|Add1~2_combout\) # ((\mylcd|line1[9][2]~q\)))) # (!\mylcd|Add1~0_combout\ & (!\mylcd|Add1~2_combout\ & (\mylcd|line1[11][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~0_combout\,
	datab => \mylcd|Add1~2_combout\,
	datac => \mylcd|line1[11][2]~q\,
	datad => \mylcd|line1[9][2]~q\,
	combout => \mylcd|curbuf[2]~48_combout\);

-- Location: LCCOMB_X75_Y43_N30
\mylcd|curbuf[2]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~49_combout\ = (\mylcd|Add1~2_combout\ & ((\mylcd|curbuf[2]~48_combout\ & ((\mylcd|line1[1][2]~q\))) # (!\mylcd|curbuf[2]~48_combout\ & (\mylcd|line1[3][2]~q\)))) # (!\mylcd|Add1~2_combout\ & (((\mylcd|curbuf[2]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~2_combout\,
	datab => \mylcd|line1[3][2]~q\,
	datac => \mylcd|line1[1][2]~q\,
	datad => \mylcd|curbuf[2]~48_combout\,
	combout => \mylcd|curbuf[2]~49_combout\);

-- Location: FF_X75_Y44_N13
\mylcd|line1[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[10][2]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[10][2]~q\);

-- Location: FF_X75_Y44_N11
\mylcd|line1[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[8][2]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[8][2]~q\);

-- Location: LCCOMB_X75_Y44_N12
\mylcd|curbuf[2]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~46_combout\ = (\mylcd|Add1~0_combout\ & ((\mylcd|Add1~2_combout\) # ((\mylcd|line1[8][2]~q\)))) # (!\mylcd|Add1~0_combout\ & (!\mylcd|Add1~2_combout\ & (\mylcd|line1[10][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~0_combout\,
	datab => \mylcd|Add1~2_combout\,
	datac => \mylcd|line1[10][2]~q\,
	datad => \mylcd|line1[8][2]~q\,
	combout => \mylcd|curbuf[2]~46_combout\);

-- Location: FF_X75_Y44_N31
\mylcd|line1[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[0][2]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[0][2]~q\);

-- Location: FF_X75_Y44_N25
\mylcd|line1[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[2][2]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[2][2]~q\);

-- Location: LCCOMB_X75_Y44_N30
\mylcd|curbuf[2]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~47_combout\ = (\mylcd|curbuf[2]~46_combout\ & (((\mylcd|line1[0][2]~q\)) # (!\mylcd|Add1~2_combout\))) # (!\mylcd|curbuf[2]~46_combout\ & (\mylcd|Add1~2_combout\ & ((\mylcd|line1[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[2]~46_combout\,
	datab => \mylcd|Add1~2_combout\,
	datac => \mylcd|line1[0][2]~q\,
	datad => \mylcd|line1[2][2]~q\,
	combout => \mylcd|curbuf[2]~47_combout\);

-- Location: LCCOMB_X75_Y43_N16
\mylcd|curbuf[2]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~50_combout\ = (\mylcd|index\(0) & (((\mylcd|curbuf[2]~47_combout\) # (\mylcd|Add1~1_combout\)))) # (!\mylcd|index\(0) & (\mylcd|curbuf[2]~49_combout\ & ((!\mylcd|Add1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[2]~49_combout\,
	datab => \mylcd|index\(0),
	datac => \mylcd|curbuf[2]~47_combout\,
	datad => \mylcd|Add1~1_combout\,
	combout => \mylcd|curbuf[2]~50_combout\);

-- Location: FF_X75_Y43_N3
\mylcd|line1[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[7][2]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[7][2]~q\);

-- Location: FF_X75_Y43_N21
\mylcd|line1[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[15][2]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[15][2]~q\);

-- Location: LCCOMB_X75_Y43_N20
\mylcd|curbuf[2]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~44_combout\ = (\mylcd|Add1~0_combout\ & (((\mylcd|Add1~2_combout\)))) # (!\mylcd|Add1~0_combout\ & ((\mylcd|Add1~2_combout\ & (\mylcd|line1[7][2]~q\)) # (!\mylcd|Add1~2_combout\ & ((\mylcd|line1[15][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~0_combout\,
	datab => \mylcd|line1[7][2]~q\,
	datac => \mylcd|line1[15][2]~q\,
	datad => \mylcd|Add1~2_combout\,
	combout => \mylcd|curbuf[2]~44_combout\);

-- Location: FF_X75_Y43_N9
\mylcd|line1[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[13][2]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[13][2]~q\);

-- Location: LCCOMB_X75_Y43_N6
\mylcd|line1[5][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[5][2]~feeder_combout\ = \mylcd|line2[5][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[5][2]~q\,
	combout => \mylcd|line1[5][2]~feeder_combout\);

-- Location: FF_X75_Y43_N7
\mylcd|line1[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[5][2]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[5][2]~q\);

-- Location: LCCOMB_X75_Y43_N8
\mylcd|curbuf[2]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~45_combout\ = (\mylcd|Add1~0_combout\ & ((\mylcd|curbuf[2]~44_combout\ & ((\mylcd|line1[5][2]~q\))) # (!\mylcd|curbuf[2]~44_combout\ & (\mylcd|line1[13][2]~q\)))) # (!\mylcd|Add1~0_combout\ & (\mylcd|curbuf[2]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~0_combout\,
	datab => \mylcd|curbuf[2]~44_combout\,
	datac => \mylcd|line1[13][2]~q\,
	datad => \mylcd|line1[5][2]~q\,
	combout => \mylcd|curbuf[2]~45_combout\);

-- Location: FF_X75_Y44_N9
\mylcd|line1[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[12][2]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[12][2]~q\);

-- Location: FF_X75_Y44_N23
\mylcd|line1[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[4][2]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[4][2]~q\);

-- Location: FF_X75_Y44_N21
\mylcd|line1[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[14][2]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[14][2]~q\);

-- Location: LCCOMB_X75_Y44_N2
\mylcd|line1[6][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[6][2]~feeder_combout\ = \mylcd|line2[6][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[6][2]~q\,
	combout => \mylcd|line1[6][2]~feeder_combout\);

-- Location: FF_X75_Y44_N3
\mylcd|line1[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[6][2]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[6][2]~q\);

-- Location: LCCOMB_X75_Y44_N20
\mylcd|curbuf[2]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~51_combout\ = (\mylcd|Add1~0_combout\ & (\mylcd|Add1~2_combout\)) # (!\mylcd|Add1~0_combout\ & ((\mylcd|Add1~2_combout\ & ((\mylcd|line1[6][2]~q\))) # (!\mylcd|Add1~2_combout\ & (\mylcd|line1[14][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~0_combout\,
	datab => \mylcd|Add1~2_combout\,
	datac => \mylcd|line1[14][2]~q\,
	datad => \mylcd|line1[6][2]~q\,
	combout => \mylcd|curbuf[2]~51_combout\);

-- Location: LCCOMB_X75_Y44_N22
\mylcd|curbuf[2]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~52_combout\ = (\mylcd|Add1~0_combout\ & ((\mylcd|curbuf[2]~51_combout\ & ((\mylcd|line1[4][2]~q\))) # (!\mylcd|curbuf[2]~51_combout\ & (\mylcd|line1[12][2]~q\)))) # (!\mylcd|Add1~0_combout\ & (((\mylcd|curbuf[2]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~0_combout\,
	datab => \mylcd|line1[12][2]~q\,
	datac => \mylcd|line1[4][2]~q\,
	datad => \mylcd|curbuf[2]~51_combout\,
	combout => \mylcd|curbuf[2]~52_combout\);

-- Location: LCCOMB_X75_Y43_N26
\mylcd|curbuf[2]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~53_combout\ = (\mylcd|Add1~1_combout\ & ((\mylcd|curbuf[2]~50_combout\ & ((\mylcd|curbuf[2]~52_combout\))) # (!\mylcd|curbuf[2]~50_combout\ & (\mylcd|curbuf[2]~45_combout\)))) # (!\mylcd|Add1~1_combout\ & (\mylcd|curbuf[2]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~1_combout\,
	datab => \mylcd|curbuf[2]~50_combout\,
	datac => \mylcd|curbuf[2]~45_combout\,
	datad => \mylcd|curbuf[2]~52_combout\,
	combout => \mylcd|curbuf[2]~53_combout\);

-- Location: LCCOMB_X68_Y47_N4
\mylcd|curbuf[2]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~64_combout\ = (\mylcd|lcd_data[5]~2_combout\ & ((\mylcd|LessThan2~1_combout\ & ((\mylcd|curbuf[2]~53_combout\))) # (!\mylcd|LessThan2~1_combout\ & (\mylcd|curbuf[2]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|lcd_data[5]~2_combout\,
	datab => \mylcd|LessThan2~1_combout\,
	datac => \mylcd|curbuf[2]~63_combout\,
	datad => \mylcd|curbuf[2]~53_combout\,
	combout => \mylcd|curbuf[2]~64_combout\);

-- Location: LCCOMB_X67_Y47_N20
\mylcd|curbuf[2]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~65_combout\ = (\mylcd|curbuf[2]~64_combout\) # ((\mylcd|index\(0) & \mylcd|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|index\(0),
	datac => \mylcd|Equal2~0_combout\,
	datad => \mylcd|curbuf[2]~64_combout\,
	combout => \mylcd|curbuf[2]~65_combout\);

-- Location: FF_X67_Y47_N21
\mylcd|lcd_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|curbuf[2]~65_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|lcd_data[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|lcd_data\(2));

-- Location: LCCOMB_X72_Y41_N10
\mylcd|line2~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~87_combout\ = (\mylcd|ptr\(2) & (\myprocessor|my_reg|valB[3]~137_combout\ & (!\mylcd|ptr\(1) & \mylcd|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \myprocessor|my_reg|valB[3]~137_combout\,
	datac => \mylcd|ptr\(1),
	datad => \mylcd|Decoder0~7_combout\,
	combout => \mylcd|line2~87_combout\);

-- Location: FF_X72_Y41_N11
\mylcd|line2[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~87_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[5][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[5][3]~q\);

-- Location: LCCOMB_X73_Y43_N6
\mylcd|line1[5][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[5][3]~feeder_combout\ = \mylcd|line2[5][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[5][3]~q\,
	combout => \mylcd|line1[5][3]~feeder_combout\);

-- Location: FF_X73_Y43_N7
\mylcd|line1[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[5][3]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[5][3]~q\);

-- Location: LCCOMB_X74_Y43_N4
\mylcd|line2~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~79_combout\ = (\mylcd|ptr\(2) & (\mylcd|Decoder0~7_combout\ & (\myprocessor|my_reg|valB[3]~137_combout\ & \mylcd|ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|Decoder0~7_combout\,
	datac => \myprocessor|my_reg|valB[3]~137_combout\,
	datad => \mylcd|ptr\(1),
	combout => \mylcd|line2~79_combout\);

-- Location: FF_X74_Y43_N5
\mylcd|line2[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~79_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[7][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[7][3]~q\);

-- Location: FF_X73_Y43_N25
\mylcd|line1[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[7][3]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[7][3]~q\);

-- Location: LCCOMB_X72_Y43_N6
\mylcd|line2~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~76_combout\ = (!\mylcd|ptr\(2) & (\mylcd|Decoder0~7_combout\ & (\myprocessor|my_reg|valB[3]~137_combout\ & \mylcd|ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|Decoder0~7_combout\,
	datac => \myprocessor|my_reg|valB[3]~137_combout\,
	datad => \mylcd|ptr\(1),
	combout => \mylcd|line2~76_combout\);

-- Location: FF_X72_Y43_N7
\mylcd|line2[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~76_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[3][3]~q\);

-- Location: FF_X73_Y43_N5
\mylcd|line1[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[3][3]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[3][3]~q\);

-- Location: LCCOMB_X74_Y43_N22
\mylcd|line2~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~85_combout\ = (!\mylcd|ptr\(2) & (\mylcd|Decoder0~7_combout\ & (\myprocessor|my_reg|valB[3]~137_combout\ & !\mylcd|ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|Decoder0~7_combout\,
	datac => \myprocessor|my_reg|valB[3]~137_combout\,
	datad => \mylcd|ptr\(1),
	combout => \mylcd|line2~85_combout\);

-- Location: FF_X74_Y43_N23
\mylcd|line2[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~85_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[1][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[1][3]~q\);

-- Location: LCCOMB_X73_Y43_N2
\mylcd|line1[1][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[1][3]~feeder_combout\ = \mylcd|line2[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[1][3]~q\,
	combout => \mylcd|line1[1][3]~feeder_combout\);

-- Location: FF_X73_Y43_N3
\mylcd|line1[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[1][3]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[1][3]~q\);

-- Location: LCCOMB_X73_Y43_N4
\mylcd|curbuf[3]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~66_combout\ = (\mylcd|Add1~0_combout\ & ((\mylcd|Add1~1_combout\) # ((\mylcd|line1[1][3]~q\)))) # (!\mylcd|Add1~0_combout\ & (!\mylcd|Add1~1_combout\ & (\mylcd|line1[3][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~0_combout\,
	datab => \mylcd|Add1~1_combout\,
	datac => \mylcd|line1[3][3]~q\,
	datad => \mylcd|line1[1][3]~q\,
	combout => \mylcd|curbuf[3]~66_combout\);

-- Location: LCCOMB_X73_Y43_N24
\mylcd|curbuf[3]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~67_combout\ = (\mylcd|Add1~1_combout\ & ((\mylcd|curbuf[3]~66_combout\ & (\mylcd|line1[5][3]~q\)) # (!\mylcd|curbuf[3]~66_combout\ & ((\mylcd|line1[7][3]~q\))))) # (!\mylcd|Add1~1_combout\ & (((\mylcd|curbuf[3]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line1[5][3]~q\,
	datab => \mylcd|Add1~1_combout\,
	datac => \mylcd|line1[7][3]~q\,
	datad => \mylcd|curbuf[3]~66_combout\,
	combout => \mylcd|curbuf[3]~67_combout\);

-- Location: LCCOMB_X75_Y45_N30
\mylcd|line2~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~80_combout\ = (\mylcd|Decoder0~13_combout\ & \myprocessor|my_reg|valB[3]~137_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~13_combout\,
	datad => \myprocessor|my_reg|valB[3]~137_combout\,
	combout => \mylcd|line2~80_combout\);

-- Location: FF_X75_Y45_N31
\mylcd|line2[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~80_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[2][0]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[2][3]~q\);

-- Location: FF_X74_Y45_N15
\mylcd|line1[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[2][3]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[2][3]~q\);

-- Location: LCCOMB_X70_Y45_N14
\mylcd|line2~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~83_combout\ = (\myprocessor|my_reg|valB[3]~137_combout\ & \mylcd|Decoder0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[3]~137_combout\,
	datad => \mylcd|Decoder0~16_combout\,
	combout => \mylcd|line2~83_combout\);

-- Location: FF_X70_Y45_N15
\mylcd|line2[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~83_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[6][0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[6][3]~q\);

-- Location: LCCOMB_X74_Y45_N12
\mylcd|line1[6][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[6][3]~feeder_combout\ = \mylcd|line2[6][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[6][3]~q\,
	combout => \mylcd|line1[6][3]~feeder_combout\);

-- Location: FF_X74_Y45_N13
\mylcd|line1[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[6][3]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[6][3]~q\);

-- Location: LCCOMB_X74_Y45_N14
\mylcd|curbuf[3]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~73_combout\ = (\mylcd|Add1~0_combout\ & (\mylcd|Add1~1_combout\)) # (!\mylcd|Add1~0_combout\ & ((\mylcd|Add1~1_combout\ & ((\mylcd|line1[6][3]~q\))) # (!\mylcd|Add1~1_combout\ & (\mylcd|line1[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~0_combout\,
	datab => \mylcd|Add1~1_combout\,
	datac => \mylcd|line1[2][3]~q\,
	datad => \mylcd|line1[6][3]~q\,
	combout => \mylcd|curbuf[3]~73_combout\);

-- Location: LCCOMB_X75_Y45_N20
\mylcd|line2~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~75_combout\ = (\mylcd|Decoder0~6_combout\ & \myprocessor|my_reg|valB[3]~137_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mylcd|Decoder0~6_combout\,
	datad => \myprocessor|my_reg|valB[3]~137_combout\,
	combout => \mylcd|line2~75_combout\);

-- Location: FF_X75_Y45_N21
\mylcd|line2[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~75_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[4][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[4][3]~q\);

-- Location: FF_X74_Y45_N9
\mylcd|line1[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[4][3]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[4][3]~q\);

-- Location: LCCOMB_X73_Y45_N12
\mylcd|line2~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~73_combout\ = (\mylcd|Decoder0~4_combout\ & \myprocessor|my_reg|valB[3]~137_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~4_combout\,
	datac => \myprocessor|my_reg|valB[3]~137_combout\,
	combout => \mylcd|line2~73_combout\);

-- Location: FF_X73_Y45_N13
\mylcd|line2[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~73_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[0][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[0][3]~q\);

-- Location: LCCOMB_X74_Y45_N10
\mylcd|line1[0][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[0][3]~feeder_combout\ = \mylcd|line2[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[0][3]~q\,
	combout => \mylcd|line1[0][3]~feeder_combout\);

-- Location: FF_X74_Y45_N11
\mylcd|line1[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[0][3]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[0][3]~q\);

-- Location: LCCOMB_X74_Y45_N8
\mylcd|curbuf[3]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~74_combout\ = (\mylcd|Add1~0_combout\ & ((\mylcd|curbuf[3]~73_combout\ & (\mylcd|line1[4][3]~q\)) # (!\mylcd|curbuf[3]~73_combout\ & ((\mylcd|line1[0][3]~q\))))) # (!\mylcd|Add1~0_combout\ & (\mylcd|curbuf[3]~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~0_combout\,
	datab => \mylcd|curbuf[3]~73_combout\,
	datac => \mylcd|line1[4][3]~q\,
	datad => \mylcd|line1[0][3]~q\,
	combout => \mylcd|curbuf[3]~74_combout\);

-- Location: LCCOMB_X73_Y42_N22
\mylcd|line2~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~78_combout\ = (\myprocessor|my_reg|valB[3]~137_combout\ & (!\mylcd|ptr\(2) & (\mylcd|ptr\(1) & \mylcd|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[3]~137_combout\,
	datab => \mylcd|ptr\(2),
	datac => \mylcd|ptr\(1),
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|line2~78_combout\);

-- Location: FF_X73_Y42_N23
\mylcd|line2[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~78_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[11][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[11][3]~q\);

-- Location: FF_X73_Y43_N21
\mylcd|line1[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[11][3]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[11][3]~q\);

-- Location: LCCOMB_X70_Y43_N30
\mylcd|line2~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~86_combout\ = (!\mylcd|ptr\(1) & (!\mylcd|ptr\(2) & (\mylcd|Decoder0~9_combout\ & \myprocessor|my_reg|valB[3]~137_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(1),
	datab => \mylcd|ptr\(2),
	datac => \mylcd|Decoder0~9_combout\,
	datad => \myprocessor|my_reg|valB[3]~137_combout\,
	combout => \mylcd|line2~86_combout\);

-- Location: FF_X70_Y43_N31
\mylcd|line2[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~86_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[9][0]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[9][3]~q\);

-- Location: FF_X73_Y43_N19
\mylcd|line1[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[9][3]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[9][3]~q\);

-- Location: LCCOMB_X73_Y43_N20
\mylcd|curbuf[3]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~70_combout\ = (\mylcd|Add1~0_combout\ & ((\mylcd|Add1~1_combout\) # ((\mylcd|line1[9][3]~q\)))) # (!\mylcd|Add1~0_combout\ & (!\mylcd|Add1~1_combout\ & (\mylcd|line1[11][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~0_combout\,
	datab => \mylcd|Add1~1_combout\,
	datac => \mylcd|line1[11][3]~q\,
	datad => \mylcd|line1[9][3]~q\,
	combout => \mylcd|curbuf[3]~70_combout\);

-- Location: LCCOMB_X70_Y43_N20
\mylcd|line2~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~84_combout\ = (!\mylcd|ptr\(1) & (\mylcd|ptr\(2) & (\mylcd|Decoder0~9_combout\ & \myprocessor|my_reg|valB[3]~137_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(1),
	datab => \mylcd|ptr\(2),
	datac => \mylcd|Decoder0~9_combout\,
	datad => \myprocessor|my_reg|valB[3]~137_combout\,
	combout => \mylcd|line2~84_combout\);

-- Location: FF_X70_Y43_N21
\mylcd|line2[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~84_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[13][0]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[13][3]~q\);

-- Location: FF_X73_Y43_N23
\mylcd|line1[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[13][3]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[13][3]~q\);

-- Location: LCCOMB_X73_Y42_N20
\mylcd|line2~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~77_combout\ = (\myprocessor|my_reg|valB[3]~137_combout\ & (\mylcd|ptr\(2) & (\mylcd|ptr\(1) & \mylcd|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[3]~137_combout\,
	datab => \mylcd|ptr\(2),
	datac => \mylcd|ptr\(1),
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|line2~77_combout\);

-- Location: FF_X73_Y42_N21
\mylcd|line2[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~77_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[15][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[15][3]~q\);

-- Location: LCCOMB_X73_Y43_N16
\mylcd|line1[15][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[15][3]~feeder_combout\ = \mylcd|line2[15][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[15][3]~q\,
	combout => \mylcd|line1[15][3]~feeder_combout\);

-- Location: FF_X73_Y43_N17
\mylcd|line1[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[15][3]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[15][3]~q\);

-- Location: LCCOMB_X73_Y43_N22
\mylcd|curbuf[3]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~71_combout\ = (\mylcd|curbuf[3]~70_combout\ & (((\mylcd|line1[13][3]~q\)) # (!\mylcd|Add1~1_combout\))) # (!\mylcd|curbuf[3]~70_combout\ & (\mylcd|Add1~1_combout\ & ((\mylcd|line1[15][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[3]~70_combout\,
	datab => \mylcd|Add1~1_combout\,
	datac => \mylcd|line1[13][3]~q\,
	datad => \mylcd|line1[15][3]~q\,
	combout => \mylcd|curbuf[3]~71_combout\);

-- Location: LCCOMB_X73_Y44_N10
\mylcd|line2~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~82_combout\ = (\myprocessor|my_reg|valB[3]~137_combout\ & \mylcd|Decoder0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_reg|valB[3]~137_combout\,
	datad => \mylcd|Decoder0~15_combout\,
	combout => \mylcd|line2~82_combout\);

-- Location: FF_X73_Y44_N11
\mylcd|line2[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~82_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[10][0]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[10][3]~q\);

-- Location: FF_X74_Y45_N5
\mylcd|line1[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[10][3]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[10][3]~q\);

-- Location: LCCOMB_X73_Y44_N0
\mylcd|line2~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~74_combout\ = (\myprocessor|my_reg|valB[3]~137_combout\ & \mylcd|Decoder0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_reg|valB[3]~137_combout\,
	datad => \mylcd|Decoder0~5_combout\,
	combout => \mylcd|line2~74_combout\);

-- Location: FF_X73_Y44_N1
\mylcd|line2[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~74_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[8][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[8][3]~q\);

-- Location: LCCOMB_X74_Y45_N26
\mylcd|line1[8][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[8][3]~feeder_combout\ = \mylcd|line2[8][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[8][3]~q\,
	combout => \mylcd|line1[8][3]~feeder_combout\);

-- Location: FF_X74_Y45_N27
\mylcd|line1[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[8][3]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[8][3]~q\);

-- Location: LCCOMB_X74_Y45_N4
\mylcd|curbuf[3]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~68_combout\ = (\mylcd|Add1~0_combout\ & ((\mylcd|Add1~1_combout\) # ((\mylcd|line1[8][3]~q\)))) # (!\mylcd|Add1~0_combout\ & (!\mylcd|Add1~1_combout\ & (\mylcd|line1[10][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~0_combout\,
	datab => \mylcd|Add1~1_combout\,
	datac => \mylcd|line1[10][3]~q\,
	datad => \mylcd|line1[8][3]~q\,
	combout => \mylcd|curbuf[3]~68_combout\);

-- Location: LCCOMB_X73_Y41_N30
\mylcd|line2~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~72_combout\ = (\myprocessor|my_reg|valB[3]~137_combout\ & \mylcd|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_reg|valB[3]~137_combout\,
	datad => \mylcd|Decoder0~3_combout\,
	combout => \mylcd|line2~72_combout\);

-- Location: FF_X73_Y41_N31
\mylcd|line2[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~72_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[12][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[12][3]~q\);

-- Location: FF_X74_Y45_N23
\mylcd|line1[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[12][3]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[12][3]~q\);

-- Location: LCCOMB_X73_Y45_N14
\mylcd|line2~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~81_combout\ = (\myprocessor|my_reg|valB[3]~137_combout\ & \mylcd|Decoder0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_reg|valB[3]~137_combout\,
	datad => \mylcd|Decoder0~14_combout\,
	combout => \mylcd|line2~81_combout\);

-- Location: FF_X73_Y45_N15
\mylcd|line2[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~81_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[14][0]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[14][3]~q\);

-- Location: LCCOMB_X74_Y45_N24
\mylcd|line1[14][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[14][3]~feeder_combout\ = \mylcd|line2[14][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[14][3]~q\,
	combout => \mylcd|line1[14][3]~feeder_combout\);

-- Location: FF_X74_Y45_N25
\mylcd|line1[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[14][3]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[14][3]~q\);

-- Location: LCCOMB_X74_Y45_N22
\mylcd|curbuf[3]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~69_combout\ = (\mylcd|Add1~1_combout\ & ((\mylcd|curbuf[3]~68_combout\ & (\mylcd|line1[12][3]~q\)) # (!\mylcd|curbuf[3]~68_combout\ & ((\mylcd|line1[14][3]~q\))))) # (!\mylcd|Add1~1_combout\ & (\mylcd|curbuf[3]~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~1_combout\,
	datab => \mylcd|curbuf[3]~68_combout\,
	datac => \mylcd|line1[12][3]~q\,
	datad => \mylcd|line1[14][3]~q\,
	combout => \mylcd|curbuf[3]~69_combout\);

-- Location: LCCOMB_X74_Y45_N16
\mylcd|curbuf[3]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~72_combout\ = (\mylcd|Add1~2_combout\ & (((\mylcd|index\(0))))) # (!\mylcd|Add1~2_combout\ & ((\mylcd|index\(0) & ((\mylcd|curbuf[3]~69_combout\))) # (!\mylcd|index\(0) & (\mylcd|curbuf[3]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[3]~71_combout\,
	datab => \mylcd|Add1~2_combout\,
	datac => \mylcd|curbuf[3]~69_combout\,
	datad => \mylcd|index\(0),
	combout => \mylcd|curbuf[3]~72_combout\);

-- Location: LCCOMB_X74_Y45_N2
\mylcd|curbuf[3]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~75_combout\ = (\mylcd|Add1~2_combout\ & ((\mylcd|curbuf[3]~72_combout\ & ((\mylcd|curbuf[3]~74_combout\))) # (!\mylcd|curbuf[3]~72_combout\ & (\mylcd|curbuf[3]~67_combout\)))) # (!\mylcd|Add1~2_combout\ & 
-- (((\mylcd|curbuf[3]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~2_combout\,
	datab => \mylcd|curbuf[3]~67_combout\,
	datac => \mylcd|curbuf[3]~74_combout\,
	datad => \mylcd|curbuf[3]~72_combout\,
	combout => \mylcd|curbuf[3]~75_combout\);

-- Location: LCCOMB_X73_Y43_N0
\mylcd|curbuf[3]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~78_combout\ = (\mylcd|Add2~0_combout\ & (((\mylcd|Add2~1_combout\) # (\mylcd|line2[15][3]~q\)))) # (!\mylcd|Add2~0_combout\ & (\mylcd|line2[11][3]~q\ & (!\mylcd|Add2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[11][3]~q\,
	datab => \mylcd|Add2~0_combout\,
	datac => \mylcd|Add2~1_combout\,
	datad => \mylcd|line2[15][3]~q\,
	combout => \mylcd|curbuf[3]~78_combout\);

-- Location: LCCOMB_X73_Y43_N26
\mylcd|curbuf[3]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~79_combout\ = (\mylcd|Add2~1_combout\ & ((\mylcd|curbuf[3]~78_combout\ & ((\mylcd|line2[7][3]~q\))) # (!\mylcd|curbuf[3]~78_combout\ & (\mylcd|line2[3][3]~q\)))) # (!\mylcd|Add2~1_combout\ & (((\mylcd|curbuf[3]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~1_combout\,
	datab => \mylcd|line2[3][3]~q\,
	datac => \mylcd|line2[7][3]~q\,
	datad => \mylcd|curbuf[3]~78_combout\,
	combout => \mylcd|curbuf[3]~79_combout\);

-- Location: LCCOMB_X74_Y45_N0
\mylcd|curbuf[3]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~80_combout\ = (\mylcd|Add2~1_combout\ & (((\mylcd|Add2~0_combout\)))) # (!\mylcd|Add2~1_combout\ & ((\mylcd|Add2~0_combout\ & (\mylcd|line2[14][3]~q\)) # (!\mylcd|Add2~0_combout\ & ((\mylcd|line2[10][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[14][3]~q\,
	datab => \mylcd|Add2~1_combout\,
	datac => \mylcd|line2[10][3]~q\,
	datad => \mylcd|Add2~0_combout\,
	combout => \mylcd|curbuf[3]~80_combout\);

-- Location: LCCOMB_X74_Y45_N18
\mylcd|curbuf[3]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~81_combout\ = (\mylcd|Add2~1_combout\ & ((\mylcd|curbuf[3]~80_combout\ & (\mylcd|line2[6][3]~q\)) # (!\mylcd|curbuf[3]~80_combout\ & ((\mylcd|line2[2][3]~q\))))) # (!\mylcd|Add2~1_combout\ & (((\mylcd|curbuf[3]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[6][3]~q\,
	datab => \mylcd|Add2~1_combout\,
	datac => \mylcd|line2[2][3]~q\,
	datad => \mylcd|curbuf[3]~80_combout\,
	combout => \mylcd|curbuf[3]~81_combout\);

-- Location: LCCOMB_X74_Y45_N28
\mylcd|curbuf[3]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~82_combout\ = (\mylcd|index\(1) & (\mylcd|index\(0))) # (!\mylcd|index\(1) & ((\mylcd|index\(0) & (\mylcd|curbuf[3]~79_combout\)) # (!\mylcd|index\(0) & ((\mylcd|curbuf[3]~81_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(1),
	datab => \mylcd|index\(0),
	datac => \mylcd|curbuf[3]~79_combout\,
	datad => \mylcd|curbuf[3]~81_combout\,
	combout => \mylcd|curbuf[3]~82_combout\);

-- Location: LCCOMB_X73_Y43_N28
\mylcd|curbuf[3]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~83_combout\ = (\mylcd|Add2~0_combout\ & (((\mylcd|Add2~1_combout\)))) # (!\mylcd|Add2~0_combout\ & ((\mylcd|Add2~1_combout\ & ((\mylcd|line2[1][3]~q\))) # (!\mylcd|Add2~1_combout\ & (\mylcd|line2[9][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[9][3]~q\,
	datab => \mylcd|Add2~0_combout\,
	datac => \mylcd|Add2~1_combout\,
	datad => \mylcd|line2[1][3]~q\,
	combout => \mylcd|curbuf[3]~83_combout\);

-- Location: LCCOMB_X73_Y43_N30
\mylcd|curbuf[3]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~84_combout\ = (\mylcd|curbuf[3]~83_combout\ & (((\mylcd|line2[5][3]~q\) # (!\mylcd|Add2~0_combout\)))) # (!\mylcd|curbuf[3]~83_combout\ & (\mylcd|line2[13][3]~q\ & (\mylcd|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[13][3]~q\,
	datab => \mylcd|curbuf[3]~83_combout\,
	datac => \mylcd|Add2~0_combout\,
	datad => \mylcd|line2[5][3]~q\,
	combout => \mylcd|curbuf[3]~84_combout\);

-- Location: LCCOMB_X74_Y45_N20
\mylcd|curbuf[3]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~76_combout\ = (\mylcd|Add2~1_combout\ & ((\mylcd|line2[0][3]~q\) # ((\mylcd|Add2~0_combout\)))) # (!\mylcd|Add2~1_combout\ & (((\mylcd|line2[8][3]~q\ & !\mylcd|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[0][3]~q\,
	datab => \mylcd|line2[8][3]~q\,
	datac => \mylcd|Add2~1_combout\,
	datad => \mylcd|Add2~0_combout\,
	combout => \mylcd|curbuf[3]~76_combout\);

-- Location: LCCOMB_X74_Y45_N6
\mylcd|curbuf[3]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~77_combout\ = (\mylcd|Add2~0_combout\ & ((\mylcd|curbuf[3]~76_combout\ & (\mylcd|line2[4][3]~q\)) # (!\mylcd|curbuf[3]~76_combout\ & ((\mylcd|line2[12][3]~q\))))) # (!\mylcd|Add2~0_combout\ & (((\mylcd|curbuf[3]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[4][3]~q\,
	datab => \mylcd|Add2~0_combout\,
	datac => \mylcd|line2[12][3]~q\,
	datad => \mylcd|curbuf[3]~76_combout\,
	combout => \mylcd|curbuf[3]~77_combout\);

-- Location: LCCOMB_X74_Y45_N30
\mylcd|curbuf[3]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~85_combout\ = (\mylcd|index\(1) & ((\mylcd|curbuf[3]~82_combout\ & (\mylcd|curbuf[3]~84_combout\)) # (!\mylcd|curbuf[3]~82_combout\ & ((\mylcd|curbuf[3]~77_combout\))))) # (!\mylcd|index\(1) & (\mylcd|curbuf[3]~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(1),
	datab => \mylcd|curbuf[3]~82_combout\,
	datac => \mylcd|curbuf[3]~84_combout\,
	datad => \mylcd|curbuf[3]~77_combout\,
	combout => \mylcd|curbuf[3]~85_combout\);

-- Location: LCCOMB_X67_Y47_N12
\mylcd|curbuf[3]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~86_combout\ = ((\mylcd|LessThan2~1_combout\ & (\mylcd|curbuf[3]~75_combout\)) # (!\mylcd|LessThan2~1_combout\ & ((\mylcd|curbuf[3]~85_combout\)))) # (!\mylcd|lcd_data[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[3]~75_combout\,
	datab => \mylcd|lcd_data[5]~2_combout\,
	datac => \mylcd|curbuf[3]~85_combout\,
	datad => \mylcd|LessThan2~1_combout\,
	combout => \mylcd|curbuf[3]~86_combout\);

-- Location: LCCOMB_X67_Y47_N22
\mylcd|curbuf[3]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~87_combout\ = (\mylcd|curbuf[3]~86_combout\ & (((!\mylcd|index\(1) & \mylcd|Equal2~0_combout\)) # (!\mylcd|lcd_data[5]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[3]~86_combout\,
	datab => \mylcd|index\(1),
	datac => \mylcd|Equal2~0_combout\,
	datad => \mylcd|lcd_data[5]~1_combout\,
	combout => \mylcd|curbuf[3]~87_combout\);

-- Location: FF_X67_Y47_N23
\mylcd|lcd_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|curbuf[3]~87_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|lcd_data[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|lcd_data\(3));

-- Location: LCCOMB_X73_Y45_N26
\mylcd|line2~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~97_combout\ = (\myprocessor|my_reg|valB[4]~157_combout\ & \mylcd|Decoder0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[4]~157_combout\,
	datad => \mylcd|Decoder0~14_combout\,
	combout => \mylcd|line2~97_combout\);

-- Location: FF_X73_Y45_N27
\mylcd|line2[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~97_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[14][0]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[14][4]~q\);

-- Location: LCCOMB_X73_Y44_N14
\mylcd|line2~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~98_combout\ = (\myprocessor|my_reg|valB[4]~157_combout\ & \mylcd|Decoder0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_reg|valB[4]~157_combout\,
	datad => \mylcd|Decoder0~15_combout\,
	combout => \mylcd|line2~98_combout\);

-- Location: FF_X73_Y44_N15
\mylcd|line2[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~98_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[10][0]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[10][4]~q\);

-- Location: LCCOMB_X72_Y44_N0
\mylcd|curbuf[4]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~102_combout\ = (\mylcd|Add2~1_combout\ & (((\mylcd|Add2~0_combout\)))) # (!\mylcd|Add2~1_combout\ & ((\mylcd|Add2~0_combout\ & (\mylcd|line2[14][4]~q\)) # (!\mylcd|Add2~0_combout\ & ((\mylcd|line2[10][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[14][4]~q\,
	datab => \mylcd|line2[10][4]~q\,
	datac => \mylcd|Add2~1_combout\,
	datad => \mylcd|Add2~0_combout\,
	combout => \mylcd|curbuf[4]~102_combout\);

-- Location: LCCOMB_X70_Y45_N24
\mylcd|line2~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~99_combout\ = (\myprocessor|my_reg|valB[4]~157_combout\ & \mylcd|Decoder0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[4]~157_combout\,
	datad => \mylcd|Decoder0~16_combout\,
	combout => \mylcd|line2~99_combout\);

-- Location: FF_X70_Y45_N25
\mylcd|line2[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~99_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[6][0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[6][4]~q\);

-- Location: LCCOMB_X75_Y45_N2
\mylcd|line2~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~96_combout\ = (\mylcd|Decoder0~13_combout\ & \myprocessor|my_reg|valB[4]~157_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mylcd|Decoder0~13_combout\,
	datad => \myprocessor|my_reg|valB[4]~157_combout\,
	combout => \mylcd|line2~96_combout\);

-- Location: FF_X75_Y45_N3
\mylcd|line2[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~96_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[2][0]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[2][4]~q\);

-- Location: LCCOMB_X72_Y44_N18
\mylcd|curbuf[4]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~103_combout\ = (\mylcd|Add2~1_combout\ & ((\mylcd|curbuf[4]~102_combout\ & (\mylcd|line2[6][4]~q\)) # (!\mylcd|curbuf[4]~102_combout\ & ((\mylcd|line2[2][4]~q\))))) # (!\mylcd|Add2~1_combout\ & (\mylcd|curbuf[4]~102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~1_combout\,
	datab => \mylcd|curbuf[4]~102_combout\,
	datac => \mylcd|line2[6][4]~q\,
	datad => \mylcd|line2[2][4]~q\,
	combout => \mylcd|curbuf[4]~103_combout\);

-- Location: LCCOMB_X73_Y42_N10
\mylcd|line2~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~94_combout\ = (\myprocessor|my_reg|valB[4]~157_combout\ & (!\mylcd|ptr\(2) & (\mylcd|ptr\(1) & \mylcd|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[4]~157_combout\,
	datab => \mylcd|ptr\(2),
	datac => \mylcd|ptr\(1),
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|line2~94_combout\);

-- Location: FF_X73_Y42_N11
\mylcd|line2[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~94_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[11][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[11][4]~q\);

-- Location: LCCOMB_X73_Y42_N8
\mylcd|line2~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~93_combout\ = (\myprocessor|my_reg|valB[4]~157_combout\ & (\mylcd|ptr\(2) & (\mylcd|ptr\(1) & \mylcd|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[4]~157_combout\,
	datab => \mylcd|ptr\(2),
	datac => \mylcd|ptr\(1),
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|line2~93_combout\);

-- Location: FF_X73_Y42_N9
\mylcd|line2[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~93_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[15][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[15][4]~q\);

-- Location: LCCOMB_X72_Y44_N20
\mylcd|curbuf[4]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~100_combout\ = (\mylcd|Add2~1_combout\ & (((\mylcd|Add2~0_combout\)))) # (!\mylcd|Add2~1_combout\ & ((\mylcd|Add2~0_combout\ & ((\mylcd|line2[15][4]~q\))) # (!\mylcd|Add2~0_combout\ & (\mylcd|line2[11][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~1_combout\,
	datab => \mylcd|line2[11][4]~q\,
	datac => \mylcd|line2[15][4]~q\,
	datad => \mylcd|Add2~0_combout\,
	combout => \mylcd|curbuf[4]~100_combout\);

-- Location: LCCOMB_X74_Y43_N0
\mylcd|line2~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~95_combout\ = (\mylcd|ptr\(2) & (\mylcd|Decoder0~7_combout\ & (\myprocessor|my_reg|valB[4]~157_combout\ & \mylcd|ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|Decoder0~7_combout\,
	datac => \myprocessor|my_reg|valB[4]~157_combout\,
	datad => \mylcd|ptr\(1),
	combout => \mylcd|line2~95_combout\);

-- Location: FF_X74_Y43_N1
\mylcd|line2[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~95_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[7][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[7][4]~q\);

-- Location: LCCOMB_X72_Y41_N12
\mylcd|line2~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~92_combout\ = (\myprocessor|my_reg|valB[4]~157_combout\ & (\mylcd|Decoder0~7_combout\ & (\mylcd|ptr\(1) & !\mylcd|ptr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[4]~157_combout\,
	datab => \mylcd|Decoder0~7_combout\,
	datac => \mylcd|ptr\(1),
	datad => \mylcd|ptr\(2),
	combout => \mylcd|line2~92_combout\);

-- Location: FF_X72_Y41_N13
\mylcd|line2[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~92_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[3][4]~q\);

-- Location: LCCOMB_X72_Y44_N30
\mylcd|curbuf[4]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~101_combout\ = (\mylcd|Add2~1_combout\ & ((\mylcd|curbuf[4]~100_combout\ & (\mylcd|line2[7][4]~q\)) # (!\mylcd|curbuf[4]~100_combout\ & ((\mylcd|line2[3][4]~q\))))) # (!\mylcd|Add2~1_combout\ & (\mylcd|curbuf[4]~100_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~1_combout\,
	datab => \mylcd|curbuf[4]~100_combout\,
	datac => \mylcd|line2[7][4]~q\,
	datad => \mylcd|line2[3][4]~q\,
	combout => \mylcd|curbuf[4]~101_combout\);

-- Location: LCCOMB_X72_Y44_N28
\mylcd|curbuf[4]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~104_combout\ = (\mylcd|index\(0) & (((\mylcd|curbuf[4]~101_combout\) # (\mylcd|index\(1))))) # (!\mylcd|index\(0) & (\mylcd|curbuf[4]~103_combout\ & ((!\mylcd|index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(0),
	datab => \mylcd|curbuf[4]~103_combout\,
	datac => \mylcd|curbuf[4]~101_combout\,
	datad => \mylcd|index\(1),
	combout => \mylcd|curbuf[4]~104_combout\);

-- Location: LCCOMB_X73_Y45_N16
\mylcd|line2~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~89_combout\ = (\myprocessor|my_reg|valB[4]~157_combout\ & \mylcd|Decoder0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[4]~157_combout\,
	datac => \mylcd|Decoder0~4_combout\,
	combout => \mylcd|line2~89_combout\);

-- Location: FF_X73_Y45_N17
\mylcd|line2[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~89_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[0][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[0][4]~q\);

-- Location: LCCOMB_X73_Y44_N20
\mylcd|line2~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~90_combout\ = (\myprocessor|my_reg|valB[4]~157_combout\ & \mylcd|Decoder0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_reg|valB[4]~157_combout\,
	datad => \mylcd|Decoder0~5_combout\,
	combout => \mylcd|line2~90_combout\);

-- Location: FF_X73_Y44_N21
\mylcd|line2[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~90_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[8][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[8][4]~q\);

-- Location: LCCOMB_X72_Y43_N2
\mylcd|curbuf[4]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~98_combout\ = (\mylcd|Add2~0_combout\ & (((\mylcd|Add2~1_combout\)))) # (!\mylcd|Add2~0_combout\ & ((\mylcd|Add2~1_combout\ & (\mylcd|line2[0][4]~q\)) # (!\mylcd|Add2~1_combout\ & ((\mylcd|line2[8][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[0][4]~q\,
	datab => \mylcd|line2[8][4]~q\,
	datac => \mylcd|Add2~0_combout\,
	datad => \mylcd|Add2~1_combout\,
	combout => \mylcd|curbuf[4]~98_combout\);

-- Location: LCCOMB_X75_Y45_N8
\mylcd|line2~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~91_combout\ = (\mylcd|Decoder0~6_combout\ & \myprocessor|my_reg|valB[4]~157_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mylcd|Decoder0~6_combout\,
	datad => \myprocessor|my_reg|valB[4]~157_combout\,
	combout => \mylcd|line2~91_combout\);

-- Location: FF_X75_Y45_N9
\mylcd|line2[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~91_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[4][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[4][4]~q\);

-- Location: LCCOMB_X73_Y41_N0
\mylcd|line2~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~88_combout\ = (\myprocessor|my_reg|valB[4]~157_combout\ & \mylcd|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_reg|valB[4]~157_combout\,
	datad => \mylcd|Decoder0~3_combout\,
	combout => \mylcd|line2~88_combout\);

-- Location: FF_X73_Y41_N1
\mylcd|line2[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~88_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[12][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[12][4]~q\);

-- Location: LCCOMB_X72_Y43_N12
\mylcd|curbuf[4]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~99_combout\ = (\mylcd|Add2~0_combout\ & ((\mylcd|curbuf[4]~98_combout\ & (\mylcd|line2[4][4]~q\)) # (!\mylcd|curbuf[4]~98_combout\ & ((\mylcd|line2[12][4]~q\))))) # (!\mylcd|Add2~0_combout\ & (\mylcd|curbuf[4]~98_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~0_combout\,
	datab => \mylcd|curbuf[4]~98_combout\,
	datac => \mylcd|line2[4][4]~q\,
	datad => \mylcd|line2[12][4]~q\,
	combout => \mylcd|curbuf[4]~99_combout\);

-- Location: LCCOMB_X72_Y41_N14
\mylcd|line2~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~103_combout\ = (\myprocessor|my_reg|valB[4]~157_combout\ & (\mylcd|Decoder0~7_combout\ & (!\mylcd|ptr\(1) & \mylcd|ptr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[4]~157_combout\,
	datab => \mylcd|Decoder0~7_combout\,
	datac => \mylcd|ptr\(1),
	datad => \mylcd|ptr\(2),
	combout => \mylcd|line2~103_combout\);

-- Location: FF_X72_Y41_N15
\mylcd|line2[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~103_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[5][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[5][4]~q\);

-- Location: LCCOMB_X70_Y43_N26
\mylcd|line2~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~102_combout\ = (\myprocessor|my_reg|valB[4]~157_combout\ & (\mylcd|Decoder0~9_combout\ & (!\mylcd|ptr\(2) & !\mylcd|ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[4]~157_combout\,
	datab => \mylcd|Decoder0~9_combout\,
	datac => \mylcd|ptr\(2),
	datad => \mylcd|ptr\(1),
	combout => \mylcd|line2~102_combout\);

-- Location: FF_X70_Y43_N27
\mylcd|line2[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~102_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[9][0]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[9][4]~q\);

-- Location: LCCOMB_X74_Y43_N2
\mylcd|line2~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~101_combout\ = (!\mylcd|ptr\(2) & (\mylcd|Decoder0~7_combout\ & (\myprocessor|my_reg|valB[4]~157_combout\ & !\mylcd|ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|Decoder0~7_combout\,
	datac => \myprocessor|my_reg|valB[4]~157_combout\,
	datad => \mylcd|ptr\(1),
	combout => \mylcd|line2~101_combout\);

-- Location: FF_X74_Y43_N3
\mylcd|line2[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~101_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[1][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[1][4]~q\);

-- Location: LCCOMB_X75_Y44_N4
\mylcd|curbuf[4]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~105_combout\ = (\mylcd|Add2~1_combout\ & (((\mylcd|line2[1][4]~q\) # (\mylcd|Add2~0_combout\)))) # (!\mylcd|Add2~1_combout\ & (\mylcd|line2[9][4]~q\ & ((!\mylcd|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[9][4]~q\,
	datab => \mylcd|Add2~1_combout\,
	datac => \mylcd|line2[1][4]~q\,
	datad => \mylcd|Add2~0_combout\,
	combout => \mylcd|curbuf[4]~105_combout\);

-- Location: LCCOMB_X70_Y43_N0
\mylcd|line2~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~100_combout\ = (\myprocessor|my_reg|valB[4]~157_combout\ & (\mylcd|Decoder0~9_combout\ & (\mylcd|ptr\(2) & !\mylcd|ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[4]~157_combout\,
	datab => \mylcd|Decoder0~9_combout\,
	datac => \mylcd|ptr\(2),
	datad => \mylcd|ptr\(1),
	combout => \mylcd|line2~100_combout\);

-- Location: FF_X70_Y43_N1
\mylcd|line2[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~100_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[13][0]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[13][4]~q\);

-- Location: LCCOMB_X75_Y44_N14
\mylcd|curbuf[4]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~106_combout\ = (\mylcd|Add2~0_combout\ & ((\mylcd|curbuf[4]~105_combout\ & (\mylcd|line2[5][4]~q\)) # (!\mylcd|curbuf[4]~105_combout\ & ((\mylcd|line2[13][4]~q\))))) # (!\mylcd|Add2~0_combout\ & (((\mylcd|curbuf[4]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~0_combout\,
	datab => \mylcd|line2[5][4]~q\,
	datac => \mylcd|curbuf[4]~105_combout\,
	datad => \mylcd|line2[13][4]~q\,
	combout => \mylcd|curbuf[4]~106_combout\);

-- Location: LCCOMB_X72_Y44_N6
\mylcd|curbuf[4]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~107_combout\ = (\mylcd|index\(1) & ((\mylcd|curbuf[4]~104_combout\ & ((\mylcd|curbuf[4]~106_combout\))) # (!\mylcd|curbuf[4]~104_combout\ & (\mylcd|curbuf[4]~99_combout\)))) # (!\mylcd|index\(1) & (\mylcd|curbuf[4]~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(1),
	datab => \mylcd|curbuf[4]~104_combout\,
	datac => \mylcd|curbuf[4]~99_combout\,
	datad => \mylcd|curbuf[4]~106_combout\,
	combout => \mylcd|curbuf[4]~107_combout\);

-- Location: FF_X72_Y43_N31
\mylcd|line1[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[8][4]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[8][4]~q\);

-- Location: LCCOMB_X72_Y43_N20
\mylcd|line1[12][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[12][4]~feeder_combout\ = \mylcd|line2[12][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[12][4]~q\,
	combout => \mylcd|line1[12][4]~feeder_combout\);

-- Location: FF_X72_Y43_N21
\mylcd|line1[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[12][4]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[12][4]~q\);

-- Location: LCCOMB_X72_Y43_N30
\mylcd|curbuf[4]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~95_combout\ = (\mylcd|Add1~1_combout\ & ((\mylcd|Add1~2_combout\) # ((\mylcd|line1[12][4]~q\)))) # (!\mylcd|Add1~1_combout\ & (!\mylcd|Add1~2_combout\ & (\mylcd|line1[8][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~1_combout\,
	datab => \mylcd|Add1~2_combout\,
	datac => \mylcd|line1[8][4]~q\,
	datad => \mylcd|line1[12][4]~q\,
	combout => \mylcd|curbuf[4]~95_combout\);

-- Location: FF_X72_Y43_N1
\mylcd|line1[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[4][4]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[4][4]~q\);

-- Location: LCCOMB_X72_Y43_N18
\mylcd|line1[0][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[0][4]~feeder_combout\ = \mylcd|line2[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[0][4]~q\,
	combout => \mylcd|line1[0][4]~feeder_combout\);

-- Location: FF_X72_Y43_N19
\mylcd|line1[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[0][4]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[0][4]~q\);

-- Location: LCCOMB_X72_Y43_N0
\mylcd|curbuf[4]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~96_combout\ = (\mylcd|curbuf[4]~95_combout\ & (((\mylcd|line1[4][4]~q\)) # (!\mylcd|Add1~2_combout\))) # (!\mylcd|curbuf[4]~95_combout\ & (\mylcd|Add1~2_combout\ & ((\mylcd|line1[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[4]~95_combout\,
	datab => \mylcd|Add1~2_combout\,
	datac => \mylcd|line1[4][4]~q\,
	datad => \mylcd|line1[0][4]~q\,
	combout => \mylcd|curbuf[4]~96_combout\);

-- Location: LCCOMB_X72_Y44_N26
\mylcd|line1[14][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[14][4]~feeder_combout\ = \mylcd|line2[14][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[14][4]~q\,
	combout => \mylcd|line1[14][4]~feeder_combout\);

-- Location: FF_X72_Y44_N27
\mylcd|line1[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[14][4]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[14][4]~q\);

-- Location: FF_X72_Y44_N5
\mylcd|line1[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[10][4]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[10][4]~q\);

-- Location: LCCOMB_X72_Y44_N4
\mylcd|curbuf[4]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~92_combout\ = (\mylcd|Add1~2_combout\ & (((\mylcd|Add1~1_combout\)))) # (!\mylcd|Add1~2_combout\ & ((\mylcd|Add1~1_combout\ & (\mylcd|line1[14][4]~q\)) # (!\mylcd|Add1~1_combout\ & ((\mylcd|line1[10][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line1[14][4]~q\,
	datab => \mylcd|Add1~2_combout\,
	datac => \mylcd|line1[10][4]~q\,
	datad => \mylcd|Add1~1_combout\,
	combout => \mylcd|curbuf[4]~92_combout\);

-- Location: FF_X72_Y44_N15
\mylcd|line1[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[6][4]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[6][4]~q\);

-- Location: LCCOMB_X72_Y44_N16
\mylcd|line1[2][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[2][4]~feeder_combout\ = \mylcd|line2[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[2][4]~q\,
	combout => \mylcd|line1[2][4]~feeder_combout\);

-- Location: FF_X72_Y44_N17
\mylcd|line1[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[2][4]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[2][4]~q\);

-- Location: LCCOMB_X72_Y44_N14
\mylcd|curbuf[4]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~93_combout\ = (\mylcd|Add1~2_combout\ & ((\mylcd|curbuf[4]~92_combout\ & (\mylcd|line1[6][4]~q\)) # (!\mylcd|curbuf[4]~92_combout\ & ((\mylcd|line1[2][4]~q\))))) # (!\mylcd|Add1~2_combout\ & (\mylcd|curbuf[4]~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~2_combout\,
	datab => \mylcd|curbuf[4]~92_combout\,
	datac => \mylcd|line1[6][4]~q\,
	datad => \mylcd|line1[2][4]~q\,
	combout => \mylcd|curbuf[4]~93_combout\);

-- Location: FF_X72_Y44_N11
\mylcd|line1[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[15][4]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[15][4]~q\);

-- Location: FF_X72_Y44_N13
\mylcd|line1[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[11][4]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[11][4]~q\);

-- Location: LCCOMB_X72_Y44_N12
\mylcd|curbuf[4]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~90_combout\ = (\mylcd|Add1~2_combout\ & (((\mylcd|Add1~1_combout\)))) # (!\mylcd|Add1~2_combout\ & ((\mylcd|Add1~1_combout\ & (\mylcd|line1[15][4]~q\)) # (!\mylcd|Add1~1_combout\ & ((\mylcd|line1[11][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line1[15][4]~q\,
	datab => \mylcd|Add1~2_combout\,
	datac => \mylcd|line1[11][4]~q\,
	datad => \mylcd|Add1~1_combout\,
	combout => \mylcd|curbuf[4]~90_combout\);

-- Location: FF_X72_Y44_N23
\mylcd|line1[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[7][4]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[7][4]~q\);

-- Location: LCCOMB_X72_Y44_N24
\mylcd|line1[3][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[3][4]~feeder_combout\ = \mylcd|line2[3][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[3][4]~q\,
	combout => \mylcd|line1[3][4]~feeder_combout\);

-- Location: FF_X72_Y44_N25
\mylcd|line1[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[3][4]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[3][4]~q\);

-- Location: LCCOMB_X72_Y44_N22
\mylcd|curbuf[4]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~91_combout\ = (\mylcd|curbuf[4]~90_combout\ & (((\mylcd|line1[7][4]~q\)) # (!\mylcd|Add1~2_combout\))) # (!\mylcd|curbuf[4]~90_combout\ & (\mylcd|Add1~2_combout\ & ((\mylcd|line1[3][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[4]~90_combout\,
	datab => \mylcd|Add1~2_combout\,
	datac => \mylcd|line1[7][4]~q\,
	datad => \mylcd|line1[3][4]~q\,
	combout => \mylcd|curbuf[4]~91_combout\);

-- Location: LCCOMB_X72_Y44_N8
\mylcd|curbuf[4]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~94_combout\ = (\mylcd|index\(0) & ((\mylcd|curbuf[4]~93_combout\) # ((!\mylcd|index\(1))))) # (!\mylcd|index\(0) & (((\mylcd|curbuf[4]~91_combout\ & !\mylcd|index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(0),
	datab => \mylcd|curbuf[4]~93_combout\,
	datac => \mylcd|curbuf[4]~91_combout\,
	datad => \mylcd|index\(1),
	combout => \mylcd|curbuf[4]~94_combout\);

-- Location: FF_X75_Y44_N1
\mylcd|line1[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[9][4]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[9][4]~q\);

-- Location: LCCOMB_X75_Y44_N6
\mylcd|line1[13][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[13][4]~feeder_combout\ = \mylcd|line2[13][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[13][4]~q\,
	combout => \mylcd|line1[13][4]~feeder_combout\);

-- Location: FF_X75_Y44_N7
\mylcd|line1[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[13][4]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[13][4]~q\);

-- Location: LCCOMB_X75_Y44_N0
\mylcd|curbuf[4]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~88_combout\ = (\mylcd|Add1~1_combout\ & ((\mylcd|Add1~2_combout\) # ((\mylcd|line1[13][4]~q\)))) # (!\mylcd|Add1~1_combout\ & (!\mylcd|Add1~2_combout\ & (\mylcd|line1[9][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~1_combout\,
	datab => \mylcd|Add1~2_combout\,
	datac => \mylcd|line1[9][4]~q\,
	datad => \mylcd|line1[13][4]~q\,
	combout => \mylcd|curbuf[4]~88_combout\);

-- Location: LCCOMB_X75_Y44_N18
\mylcd|line1[5][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[5][4]~feeder_combout\ = \mylcd|line2[5][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[5][4]~q\,
	combout => \mylcd|line1[5][4]~feeder_combout\);

-- Location: FF_X75_Y44_N19
\mylcd|line1[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[5][4]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[5][4]~q\);

-- Location: FF_X75_Y44_N29
\mylcd|line1[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[1][4]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[1][4]~q\);

-- Location: LCCOMB_X75_Y44_N28
\mylcd|curbuf[4]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~89_combout\ = (\mylcd|curbuf[4]~88_combout\ & ((\mylcd|line1[5][4]~q\) # ((!\mylcd|Add1~2_combout\)))) # (!\mylcd|curbuf[4]~88_combout\ & (((\mylcd|line1[1][4]~q\ & \mylcd|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[4]~88_combout\,
	datab => \mylcd|line1[5][4]~q\,
	datac => \mylcd|line1[1][4]~q\,
	datad => \mylcd|Add1~2_combout\,
	combout => \mylcd|curbuf[4]~89_combout\);

-- Location: LCCOMB_X72_Y44_N2
\mylcd|curbuf[4]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~97_combout\ = (\mylcd|Add1~0_combout\ & ((\mylcd|curbuf[4]~94_combout\ & (\mylcd|curbuf[4]~96_combout\)) # (!\mylcd|curbuf[4]~94_combout\ & ((\mylcd|curbuf[4]~89_combout\))))) # (!\mylcd|Add1~0_combout\ & 
-- (((\mylcd|curbuf[4]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~0_combout\,
	datab => \mylcd|curbuf[4]~96_combout\,
	datac => \mylcd|curbuf[4]~94_combout\,
	datad => \mylcd|curbuf[4]~89_combout\,
	combout => \mylcd|curbuf[4]~97_combout\);

-- Location: LCCOMB_X67_Y47_N6
\mylcd|curbuf[4]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~108_combout\ = (!\mylcd|lcd_data[5]~1_combout\ & ((\mylcd|LessThan2~1_combout\ & ((\mylcd|curbuf[4]~97_combout\))) # (!\mylcd|LessThan2~1_combout\ & (\mylcd|curbuf[4]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[4]~107_combout\,
	datab => \mylcd|LessThan2~1_combout\,
	datac => \mylcd|curbuf[4]~97_combout\,
	datad => \mylcd|lcd_data[5]~1_combout\,
	combout => \mylcd|curbuf[4]~108_combout\);

-- Location: LCCOMB_X67_Y47_N8
\mylcd|curbuf[4]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~109_combout\ = (\mylcd|curbuf[4]~108_combout\) # ((\mylcd|Equal2~0_combout\ & (!\mylcd|index\(0) & !\mylcd|index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[4]~108_combout\,
	datab => \mylcd|Equal2~0_combout\,
	datac => \mylcd|index\(0),
	datad => \mylcd|index\(1),
	combout => \mylcd|curbuf[4]~109_combout\);

-- Location: FF_X67_Y47_N9
\mylcd|lcd_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|curbuf[4]~109_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|lcd_data[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|lcd_data\(4));

-- Location: LCCOMB_X69_Y42_N18
\mylcd|line2~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~119_combout\ = (\mylcd|Decoder0~20_combout\ & (!\myprocessor|my_reg|valB[5]~57_combout\)) # (!\mylcd|Decoder0~20_combout\ & (((!\mylcd|process_0~2_combout\ & \mylcd|line2[5][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[5]~57_combout\,
	datab => \mylcd|process_0~2_combout\,
	datac => \mylcd|line2[5][5]~q\,
	datad => \mylcd|Decoder0~20_combout\,
	combout => \mylcd|line2~119_combout\);

-- Location: FF_X69_Y42_N19
\mylcd|line2[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~119_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|Equal9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[5][5]~q\);

-- Location: LCCOMB_X69_Y42_N16
\mylcd|line2~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~116_combout\ = (\mylcd|Decoder0~18_combout\ & (!\myprocessor|my_reg|valB[5]~57_combout\)) # (!\mylcd|Decoder0~18_combout\ & (((!\mylcd|process_0~2_combout\ & \mylcd|line2[1][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[5]~57_combout\,
	datab => \mylcd|process_0~2_combout\,
	datac => \mylcd|line2[1][5]~q\,
	datad => \mylcd|Decoder0~18_combout\,
	combout => \mylcd|line2~116_combout\);

-- Location: FF_X69_Y42_N17
\mylcd|line2[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~116_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|Equal9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[1][5]~q\);

-- Location: LCCOMB_X70_Y42_N4
\mylcd|line2~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~117_combout\ = (\mylcd|Decoder0~8_combout\ & (((!\myprocessor|my_reg|valB[5]~57_combout\)))) # (!\mylcd|Decoder0~8_combout\ & (!\mylcd|process_0~2_combout\ & (\mylcd|line2[3][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~8_combout\,
	datab => \mylcd|process_0~2_combout\,
	datac => \mylcd|line2[3][5]~q\,
	datad => \myprocessor|my_reg|valB[5]~57_combout\,
	combout => \mylcd|line2~117_combout\);

-- Location: FF_X70_Y42_N5
\mylcd|line2[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~117_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|Equal9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[3][5]~q\);

-- Location: LCCOMB_X70_Y42_N24
\mylcd|line2~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~118_combout\ = (\mylcd|Decoder0~12_combout\ & (((!\myprocessor|my_reg|valB[5]~57_combout\)))) # (!\mylcd|Decoder0~12_combout\ & (!\mylcd|process_0~2_combout\ & (\mylcd|line2[7][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~12_combout\,
	datab => \mylcd|process_0~2_combout\,
	datac => \mylcd|line2[7][5]~q\,
	datad => \myprocessor|my_reg|valB[5]~57_combout\,
	combout => \mylcd|line2~118_combout\);

-- Location: FF_X70_Y42_N25
\mylcd|line2[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~118_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|Equal9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[7][5]~q\);

-- Location: LCCOMB_X70_Y42_N18
\mylcd|curbuf[5]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~127_combout\ = (\mylcd|index\(1) & (!\mylcd|index\(2))) # (!\mylcd|index\(1) & ((\mylcd|index\(2) & ((!\mylcd|line2[7][5]~q\))) # (!\mylcd|index\(2) & (!\mylcd|line2[3][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001101100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(1),
	datab => \mylcd|index\(2),
	datac => \mylcd|line2[3][5]~q\,
	datad => \mylcd|line2[7][5]~q\,
	combout => \mylcd|curbuf[5]~127_combout\);

-- Location: LCCOMB_X69_Y42_N20
\mylcd|curbuf[5]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~128_combout\ = (\mylcd|index\(1) & ((\mylcd|curbuf[5]~127_combout\ & (!\mylcd|line2[5][5]~q\)) # (!\mylcd|curbuf[5]~127_combout\ & ((!\mylcd|line2[1][5]~q\))))) # (!\mylcd|index\(1) & (((\mylcd|curbuf[5]~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[5][5]~q\,
	datab => \mylcd|line2[1][5]~q\,
	datac => \mylcd|index\(1),
	datad => \mylcd|curbuf[5]~127_combout\,
	combout => \mylcd|curbuf[5]~128_combout\);

-- Location: LCCOMB_X73_Y41_N10
\mylcd|line2~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~115_combout\ = (\mylcd|Decoder0~3_combout\ & (!\myprocessor|my_reg|valB[5]~57_combout\)) # (!\mylcd|Decoder0~3_combout\ & (((!\mylcd|process_0~2_combout\ & \mylcd|line2[12][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[5]~57_combout\,
	datab => \mylcd|process_0~2_combout\,
	datac => \mylcd|line2[12][5]~q\,
	datad => \mylcd|Decoder0~3_combout\,
	combout => \mylcd|line2~115_combout\);

-- Location: FF_X73_Y41_N11
\mylcd|line2[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~115_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|Equal9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[12][5]~q\);

-- Location: LCCOMB_X73_Y41_N26
\mylcd|line2~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~112_combout\ = (\mylcd|Decoder0~5_combout\ & (!\myprocessor|my_reg|valB[5]~57_combout\)) # (!\mylcd|Decoder0~5_combout\ & (((!\mylcd|process_0~2_combout\ & \mylcd|line2[8][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[5]~57_combout\,
	datab => \mylcd|process_0~2_combout\,
	datac => \mylcd|line2[8][5]~q\,
	datad => \mylcd|Decoder0~5_combout\,
	combout => \mylcd|line2~112_combout\);

-- Location: FF_X73_Y41_N27
\mylcd|line2[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~112_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|Equal9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[8][5]~q\);

-- Location: LCCOMB_X73_Y41_N22
\mylcd|line2~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~114_combout\ = (\mylcd|Decoder0~14_combout\ & (((!\myprocessor|my_reg|valB[5]~57_combout\)))) # (!\mylcd|Decoder0~14_combout\ & (!\mylcd|process_0~2_combout\ & (\mylcd|line2[14][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~14_combout\,
	datab => \mylcd|process_0~2_combout\,
	datac => \mylcd|line2[14][5]~q\,
	datad => \myprocessor|my_reg|valB[5]~57_combout\,
	combout => \mylcd|line2~114_combout\);

-- Location: FF_X73_Y41_N23
\mylcd|line2[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~114_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|Equal9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[14][5]~q\);

-- Location: LCCOMB_X73_Y41_N4
\mylcd|line2~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~113_combout\ = (\mylcd|Decoder0~15_combout\ & (((!\myprocessor|my_reg|valB[5]~57_combout\)))) # (!\mylcd|Decoder0~15_combout\ & (!\mylcd|process_0~2_combout\ & (\mylcd|line2[10][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~15_combout\,
	datab => \mylcd|process_0~2_combout\,
	datac => \mylcd|line2[10][5]~q\,
	datad => \myprocessor|my_reg|valB[5]~57_combout\,
	combout => \mylcd|line2~113_combout\);

-- Location: FF_X73_Y41_N5
\mylcd|line2[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~113_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|Equal9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[10][5]~q\);

-- Location: LCCOMB_X73_Y41_N16
\mylcd|curbuf[5]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~124_combout\ = (\mylcd|index\(1) & (((!\mylcd|index\(2))))) # (!\mylcd|index\(1) & ((\mylcd|index\(2) & (!\mylcd|line2[14][5]~q\)) # (!\mylcd|index\(2) & ((!\mylcd|line2[10][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[14][5]~q\,
	datab => \mylcd|index\(1),
	datac => \mylcd|line2[10][5]~q\,
	datad => \mylcd|index\(2),
	combout => \mylcd|curbuf[5]~124_combout\);

-- Location: LCCOMB_X73_Y41_N12
\mylcd|curbuf[5]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~125_combout\ = (\mylcd|index\(1) & ((\mylcd|curbuf[5]~124_combout\ & (!\mylcd|line2[12][5]~q\)) # (!\mylcd|curbuf[5]~124_combout\ & ((!\mylcd|line2[8][5]~q\))))) # (!\mylcd|index\(1) & (((\mylcd|curbuf[5]~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[12][5]~q\,
	datab => \mylcd|index\(1),
	datac => \mylcd|line2[8][5]~q\,
	datad => \mylcd|curbuf[5]~124_combout\,
	combout => \mylcd|curbuf[5]~125_combout\);

-- Location: LCCOMB_X70_Y41_N16
\mylcd|line2~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~108_combout\ = (\mylcd|Decoder0~4_combout\ & (((!\myprocessor|my_reg|valB[5]~57_combout\)))) # (!\mylcd|Decoder0~4_combout\ & (!\mylcd|process_0~2_combout\ & (\mylcd|line2[0][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|process_0~2_combout\,
	datab => \mylcd|Decoder0~4_combout\,
	datac => \mylcd|line2[0][5]~q\,
	datad => \myprocessor|my_reg|valB[5]~57_combout\,
	combout => \mylcd|line2~108_combout\);

-- Location: FF_X70_Y41_N17
\mylcd|line2[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~108_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|Equal9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[0][5]~q\);

-- Location: LCCOMB_X70_Y41_N8
\mylcd|line2~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~111_combout\ = (\mylcd|Decoder0~6_combout\ & (((!\myprocessor|my_reg|valB[5]~57_combout\)))) # (!\mylcd|Decoder0~6_combout\ & (!\mylcd|process_0~2_combout\ & ((\mylcd|line2[4][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|process_0~2_combout\,
	datab => \myprocessor|my_reg|valB[5]~57_combout\,
	datac => \mylcd|line2[4][5]~q\,
	datad => \mylcd|Decoder0~6_combout\,
	combout => \mylcd|line2~111_combout\);

-- Location: FF_X70_Y41_N9
\mylcd|line2[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~111_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|Equal9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[4][5]~q\);

-- Location: LCCOMB_X70_Y41_N18
\mylcd|line2~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~109_combout\ = (\mylcd|Decoder0~13_combout\ & (((!\myprocessor|my_reg|valB[5]~57_combout\)))) # (!\mylcd|Decoder0~13_combout\ & (!\mylcd|process_0~2_combout\ & ((\mylcd|line2[2][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|process_0~2_combout\,
	datab => \myprocessor|my_reg|valB[5]~57_combout\,
	datac => \mylcd|line2[2][5]~q\,
	datad => \mylcd|Decoder0~13_combout\,
	combout => \mylcd|line2~109_combout\);

-- Location: FF_X70_Y41_N19
\mylcd|line2[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~109_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|Equal9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[2][5]~q\);

-- Location: LCCOMB_X70_Y41_N20
\mylcd|line2~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~110_combout\ = (\mylcd|Decoder0~16_combout\ & (((!\myprocessor|my_reg|valB[5]~57_combout\)))) # (!\mylcd|Decoder0~16_combout\ & (!\mylcd|process_0~2_combout\ & ((\mylcd|line2[6][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|process_0~2_combout\,
	datab => \myprocessor|my_reg|valB[5]~57_combout\,
	datac => \mylcd|line2[6][5]~q\,
	datad => \mylcd|Decoder0~16_combout\,
	combout => \mylcd|line2~110_combout\);

-- Location: FF_X70_Y41_N21
\mylcd|line2[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~110_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|Equal9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[6][5]~q\);

-- Location: LCCOMB_X70_Y41_N6
\mylcd|curbuf[5]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~122_combout\ = (\mylcd|index\(1) & (((!\mylcd|index\(2))))) # (!\mylcd|index\(1) & ((\mylcd|index\(2) & ((!\mylcd|line2[6][5]~q\))) # (!\mylcd|index\(2) & (!\mylcd|line2[2][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101101011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(1),
	datab => \mylcd|line2[2][5]~q\,
	datac => \mylcd|index\(2),
	datad => \mylcd|line2[6][5]~q\,
	combout => \mylcd|curbuf[5]~122_combout\);

-- Location: LCCOMB_X70_Y41_N10
\mylcd|curbuf[5]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~123_combout\ = (\mylcd|index\(1) & ((\mylcd|curbuf[5]~122_combout\ & ((!\mylcd|line2[4][5]~q\))) # (!\mylcd|curbuf[5]~122_combout\ & (!\mylcd|line2[0][5]~q\)))) # (!\mylcd|index\(1) & (((\mylcd|curbuf[5]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[0][5]~q\,
	datab => \mylcd|index\(1),
	datac => \mylcd|line2[4][5]~q\,
	datad => \mylcd|curbuf[5]~122_combout\,
	combout => \mylcd|curbuf[5]~123_combout\);

-- Location: LCCOMB_X69_Y42_N30
\mylcd|curbuf[5]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~126_combout\ = (\mylcd|Add2~1_combout\ & (((\mylcd|curbuf[5]~123_combout\) # (\mylcd|index\(0))))) # (!\mylcd|Add2~1_combout\ & (\mylcd|curbuf[5]~125_combout\ & ((!\mylcd|index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~1_combout\,
	datab => \mylcd|curbuf[5]~125_combout\,
	datac => \mylcd|curbuf[5]~123_combout\,
	datad => \mylcd|index\(0),
	combout => \mylcd|curbuf[5]~126_combout\);

-- Location: LCCOMB_X69_Y42_N26
\mylcd|line2~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~107_combout\ = (\mylcd|Decoder0~17_combout\ & (!\myprocessor|my_reg|valB[5]~57_combout\)) # (!\mylcd|Decoder0~17_combout\ & (((!\mylcd|process_0~2_combout\ & \mylcd|line2[13][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[5]~57_combout\,
	datab => \mylcd|process_0~2_combout\,
	datac => \mylcd|line2[13][5]~q\,
	datad => \mylcd|Decoder0~17_combout\,
	combout => \mylcd|line2~107_combout\);

-- Location: FF_X69_Y42_N27
\mylcd|line2[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~107_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|Equal9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[13][5]~q\);

-- Location: LCCOMB_X69_Y42_N24
\mylcd|line2~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~104_combout\ = (\mylcd|Decoder0~19_combout\ & (!\myprocessor|my_reg|valB[5]~57_combout\)) # (!\mylcd|Decoder0~19_combout\ & (((\mylcd|line2[9][5]~q\ & !\mylcd|process_0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[5]~57_combout\,
	datab => \mylcd|Decoder0~19_combout\,
	datac => \mylcd|line2[9][5]~q\,
	datad => \mylcd|process_0~2_combout\,
	combout => \mylcd|line2~104_combout\);

-- Location: FF_X69_Y42_N25
\mylcd|line2[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~104_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|Equal9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[9][5]~q\);

-- Location: LCCOMB_X70_Y42_N14
\mylcd|line2~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~105_combout\ = (\mylcd|Decoder0~11_combout\ & (((!\myprocessor|my_reg|valB[5]~57_combout\)))) # (!\mylcd|Decoder0~11_combout\ & (!\mylcd|process_0~2_combout\ & (\mylcd|line2[11][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~11_combout\,
	datab => \mylcd|process_0~2_combout\,
	datac => \mylcd|line2[11][5]~q\,
	datad => \myprocessor|my_reg|valB[5]~57_combout\,
	combout => \mylcd|line2~105_combout\);

-- Location: FF_X70_Y42_N15
\mylcd|line2[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~105_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|Equal9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[11][5]~q\);

-- Location: LCCOMB_X70_Y42_N8
\mylcd|line2~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~106_combout\ = (\mylcd|Decoder0~10_combout\ & (((!\myprocessor|my_reg|valB[5]~57_combout\)))) # (!\mylcd|Decoder0~10_combout\ & (!\mylcd|process_0~2_combout\ & (\mylcd|line2[15][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~10_combout\,
	datab => \mylcd|process_0~2_combout\,
	datac => \mylcd|line2[15][5]~q\,
	datad => \myprocessor|my_reg|valB[5]~57_combout\,
	combout => \mylcd|line2~106_combout\);

-- Location: FF_X70_Y42_N9
\mylcd|line2[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~106_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|Equal9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[15][5]~q\);

-- Location: LCCOMB_X70_Y42_N28
\mylcd|curbuf[5]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~120_combout\ = (\mylcd|index\(1) & (((!\mylcd|index\(2))))) # (!\mylcd|index\(1) & ((\mylcd|index\(2) & ((!\mylcd|line2[15][5]~q\))) # (!\mylcd|index\(2) & (!\mylcd|line2[11][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(1),
	datab => \mylcd|line2[11][5]~q\,
	datac => \mylcd|line2[15][5]~q\,
	datad => \mylcd|index\(2),
	combout => \mylcd|curbuf[5]~120_combout\);

-- Location: LCCOMB_X69_Y42_N12
\mylcd|curbuf[5]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~121_combout\ = (\mylcd|index\(1) & ((\mylcd|curbuf[5]~120_combout\ & (!\mylcd|line2[13][5]~q\)) # (!\mylcd|curbuf[5]~120_combout\ & ((!\mylcd|line2[9][5]~q\))))) # (!\mylcd|index\(1) & (((\mylcd|curbuf[5]~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[13][5]~q\,
	datab => \mylcd|line2[9][5]~q\,
	datac => \mylcd|index\(1),
	datad => \mylcd|curbuf[5]~120_combout\,
	combout => \mylcd|curbuf[5]~121_combout\);

-- Location: LCCOMB_X69_Y42_N22
\mylcd|curbuf[5]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~129_combout\ = (\mylcd|index\(0) & ((\mylcd|curbuf[5]~126_combout\ & (\mylcd|curbuf[5]~128_combout\)) # (!\mylcd|curbuf[5]~126_combout\ & ((\mylcd|curbuf[5]~121_combout\))))) # (!\mylcd|index\(0) & (((\mylcd|curbuf[5]~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(0),
	datab => \mylcd|curbuf[5]~128_combout\,
	datac => \mylcd|curbuf[5]~126_combout\,
	datad => \mylcd|curbuf[5]~121_combout\,
	combout => \mylcd|curbuf[5]~129_combout\);

-- Location: LCCOMB_X70_Y42_N10
\mylcd|line1[5][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[5][5]~feeder_combout\ = \mylcd|line2[5][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[5][5]~q\,
	combout => \mylcd|line1[5][5]~feeder_combout\);

-- Location: FF_X70_Y42_N11
\mylcd|line1[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[5][5]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[5][5]~q\);

-- Location: LCCOMB_X70_Y42_N22
\mylcd|line1[7][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[7][5]~feeder_combout\ = \mylcd|line2[7][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[7][5]~q\,
	combout => \mylcd|line1[7][5]~feeder_combout\);

-- Location: FF_X70_Y42_N23
\mylcd|line1[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[7][5]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[7][5]~q\);

-- Location: FF_X70_Y42_N17
\mylcd|line1[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[15][5]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[15][5]~q\);

-- Location: LCCOMB_X70_Y42_N16
\mylcd|curbuf[5]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~110_combout\ = (\mylcd|Add1~2_combout\ & (((\mylcd|Add1~0_combout\)) # (!\mylcd|line1[7][5]~q\))) # (!\mylcd|Add1~2_combout\ & (((!\mylcd|line1[15][5]~q\ & !\mylcd|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line1[7][5]~q\,
	datab => \mylcd|Add1~2_combout\,
	datac => \mylcd|line1[15][5]~q\,
	datad => \mylcd|Add1~0_combout\,
	combout => \mylcd|curbuf[5]~110_combout\);

-- Location: FF_X70_Y42_N27
\mylcd|line1[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[13][5]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[13][5]~q\);

-- Location: LCCOMB_X70_Y42_N26
\mylcd|curbuf[5]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~111_combout\ = (\mylcd|curbuf[5]~110_combout\ & (((!\mylcd|Add1~0_combout\)) # (!\mylcd|line1[5][5]~q\))) # (!\mylcd|curbuf[5]~110_combout\ & (((!\mylcd|line1[13][5]~q\ & \mylcd|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line1[5][5]~q\,
	datab => \mylcd|curbuf[5]~110_combout\,
	datac => \mylcd|line1[13][5]~q\,
	datad => \mylcd|Add1~0_combout\,
	combout => \mylcd|curbuf[5]~111_combout\);

-- Location: LCCOMB_X70_Y41_N2
\mylcd|line1[2][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[2][5]~feeder_combout\ = \mylcd|line2[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[2][5]~q\,
	combout => \mylcd|line1[2][5]~feeder_combout\);

-- Location: FF_X70_Y41_N3
\mylcd|line1[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[2][5]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[2][5]~q\);

-- Location: FF_X70_Y41_N29
\mylcd|line1[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[10][5]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[10][5]~q\);

-- Location: LCCOMB_X70_Y41_N28
\mylcd|curbuf[5]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~112_combout\ = (\mylcd|Add1~2_combout\ & (((\mylcd|Add1~0_combout\)) # (!\mylcd|line1[2][5]~q\))) # (!\mylcd|Add1~2_combout\ & (((!\mylcd|line1[10][5]~q\ & !\mylcd|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~2_combout\,
	datab => \mylcd|line1[2][5]~q\,
	datac => \mylcd|line1[10][5]~q\,
	datad => \mylcd|Add1~0_combout\,
	combout => \mylcd|curbuf[5]~112_combout\);

-- Location: FF_X70_Y41_N31
\mylcd|line1[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[0][5]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[0][5]~q\);

-- Location: LCCOMB_X70_Y41_N24
\mylcd|line1[8][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[8][5]~feeder_combout\ = \mylcd|line2[8][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[8][5]~q\,
	combout => \mylcd|line1[8][5]~feeder_combout\);

-- Location: FF_X70_Y41_N25
\mylcd|line1[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[8][5]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[8][5]~q\);

-- Location: LCCOMB_X70_Y41_N30
\mylcd|curbuf[5]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~113_combout\ = (\mylcd|Add1~0_combout\ & ((\mylcd|curbuf[5]~112_combout\ & (!\mylcd|line1[0][5]~q\)) # (!\mylcd|curbuf[5]~112_combout\ & ((!\mylcd|line1[8][5]~q\))))) # (!\mylcd|Add1~0_combout\ & (\mylcd|curbuf[5]~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~0_combout\,
	datab => \mylcd|curbuf[5]~112_combout\,
	datac => \mylcd|line1[0][5]~q\,
	datad => \mylcd|line1[8][5]~q\,
	combout => \mylcd|curbuf[5]~113_combout\);

-- Location: LCCOMB_X70_Y42_N30
\mylcd|line1[9][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[9][5]~feeder_combout\ = \mylcd|line2[9][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[9][5]~q\,
	combout => \mylcd|line1[9][5]~feeder_combout\);

-- Location: FF_X70_Y42_N31
\mylcd|line1[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[9][5]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[9][5]~q\);

-- Location: FF_X70_Y42_N13
\mylcd|line1[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[3][5]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[3][5]~q\);

-- Location: FF_X70_Y42_N21
\mylcd|line1[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[11][5]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[11][5]~q\);

-- Location: LCCOMB_X70_Y42_N20
\mylcd|curbuf[5]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~114_combout\ = (\mylcd|Add1~2_combout\ & (((\mylcd|Add1~0_combout\)) # (!\mylcd|line1[3][5]~q\))) # (!\mylcd|Add1~2_combout\ & (((!\mylcd|line1[11][5]~q\ & !\mylcd|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line1[3][5]~q\,
	datab => \mylcd|Add1~2_combout\,
	datac => \mylcd|line1[11][5]~q\,
	datad => \mylcd|Add1~0_combout\,
	combout => \mylcd|curbuf[5]~114_combout\);

-- Location: FF_X70_Y42_N1
\mylcd|line1[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[1][5]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[1][5]~q\);

-- Location: LCCOMB_X70_Y42_N0
\mylcd|curbuf[5]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~115_combout\ = (\mylcd|curbuf[5]~114_combout\ & (((!\mylcd|Add1~0_combout\) # (!\mylcd|line1[1][5]~q\)))) # (!\mylcd|curbuf[5]~114_combout\ & (!\mylcd|line1[9][5]~q\ & ((\mylcd|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line1[9][5]~q\,
	datab => \mylcd|curbuf[5]~114_combout\,
	datac => \mylcd|line1[1][5]~q\,
	datad => \mylcd|Add1~0_combout\,
	combout => \mylcd|curbuf[5]~115_combout\);

-- Location: LCCOMB_X70_Y42_N2
\mylcd|curbuf[5]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~116_combout\ = (\mylcd|index\(0) & ((\mylcd|curbuf[5]~113_combout\) # ((\mylcd|Add1~1_combout\)))) # (!\mylcd|index\(0) & (((\mylcd|curbuf[5]~115_combout\ & !\mylcd|Add1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[5]~113_combout\,
	datab => \mylcd|curbuf[5]~115_combout\,
	datac => \mylcd|index\(0),
	datad => \mylcd|Add1~1_combout\,
	combout => \mylcd|curbuf[5]~116_combout\);

-- Location: LCCOMB_X70_Y41_N0
\mylcd|line1[6][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[6][5]~feeder_combout\ = \mylcd|line2[6][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[6][5]~q\,
	combout => \mylcd|line1[6][5]~feeder_combout\);

-- Location: FF_X70_Y41_N1
\mylcd|line1[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[6][5]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[6][5]~q\);

-- Location: FF_X70_Y41_N23
\mylcd|line1[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[4][5]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[4][5]~q\);

-- Location: LCCOMB_X70_Y41_N26
\mylcd|line1[12][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[12][5]~feeder_combout\ = \mylcd|line2[12][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[12][5]~q\,
	combout => \mylcd|line1[12][5]~feeder_combout\);

-- Location: FF_X70_Y41_N27
\mylcd|line1[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[12][5]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[12][5]~q\);

-- Location: FF_X70_Y41_N13
\mylcd|line1[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[14][5]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[14][5]~q\);

-- Location: LCCOMB_X70_Y41_N12
\mylcd|curbuf[5]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~117_combout\ = (\mylcd|Add1~2_combout\ & (((\mylcd|Add1~0_combout\)))) # (!\mylcd|Add1~2_combout\ & ((\mylcd|Add1~0_combout\ & (!\mylcd|line1[12][5]~q\)) # (!\mylcd|Add1~0_combout\ & ((!\mylcd|line1[14][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line1[12][5]~q\,
	datab => \mylcd|Add1~2_combout\,
	datac => \mylcd|line1[14][5]~q\,
	datad => \mylcd|Add1~0_combout\,
	combout => \mylcd|curbuf[5]~117_combout\);

-- Location: LCCOMB_X70_Y41_N22
\mylcd|curbuf[5]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~118_combout\ = (\mylcd|Add1~2_combout\ & ((\mylcd|curbuf[5]~117_combout\ & ((!\mylcd|line1[4][5]~q\))) # (!\mylcd|curbuf[5]~117_combout\ & (!\mylcd|line1[6][5]~q\)))) # (!\mylcd|Add1~2_combout\ & (((\mylcd|curbuf[5]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~2_combout\,
	datab => \mylcd|line1[6][5]~q\,
	datac => \mylcd|line1[4][5]~q\,
	datad => \mylcd|curbuf[5]~117_combout\,
	combout => \mylcd|curbuf[5]~118_combout\);

-- Location: LCCOMB_X70_Y42_N6
\mylcd|curbuf[5]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~119_combout\ = (\mylcd|curbuf[5]~116_combout\ & (((\mylcd|curbuf[5]~118_combout\) # (!\mylcd|Add1~1_combout\)))) # (!\mylcd|curbuf[5]~116_combout\ & (\mylcd|curbuf[5]~111_combout\ & ((\mylcd|Add1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[5]~111_combout\,
	datab => \mylcd|curbuf[5]~116_combout\,
	datac => \mylcd|curbuf[5]~118_combout\,
	datad => \mylcd|Add1~1_combout\,
	combout => \mylcd|curbuf[5]~119_combout\);

-- Location: LCCOMB_X67_Y46_N8
\mylcd|curbuf[5]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~130_combout\ = (!\mylcd|lcd_data[5]~1_combout\ & ((\mylcd|LessThan2~1_combout\ & ((\mylcd|curbuf[5]~119_combout\))) # (!\mylcd|LessThan2~1_combout\ & (\mylcd|curbuf[5]~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|lcd_data[5]~1_combout\,
	datab => \mylcd|LessThan2~1_combout\,
	datac => \mylcd|curbuf[5]~129_combout\,
	datad => \mylcd|curbuf[5]~119_combout\,
	combout => \mylcd|curbuf[5]~130_combout\);

-- Location: LCCOMB_X67_Y47_N26
\mylcd|curbuf[5]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~131_combout\ = (\mylcd|curbuf[5]~130_combout\) # ((!\mylcd|index\(0) & (\mylcd|Equal2~0_combout\ & !\mylcd|index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[5]~130_combout\,
	datab => \mylcd|index\(0),
	datac => \mylcd|Equal2~0_combout\,
	datad => \mylcd|index\(1),
	combout => \mylcd|curbuf[5]~131_combout\);

-- Location: FF_X67_Y47_N27
\mylcd|lcd_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|curbuf[5]~131_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|lcd_data[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|lcd_data\(5));

-- Location: LCCOMB_X67_Y47_N10
\mylcd|Equal6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Equal6~1_combout\ = (!\mylcd|index\(0) & !\mylcd|index\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mylcd|index\(0),
	datad => \mylcd|index\(4),
	combout => \mylcd|Equal6~1_combout\);

-- Location: LCCOMB_X67_Y47_N30
\mylcd|curbuf[0]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~153_combout\ = (!\mylcd|Equal2~0_combout\ & \mylcd|lcd_data[5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mylcd|Equal2~0_combout\,
	datad => \mylcd|lcd_data[5]~1_combout\,
	combout => \mylcd|curbuf[0]~153_combout\);

-- Location: LCCOMB_X70_Y43_N28
\mylcd|line2~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~120_combout\ = (!\mylcd|ptr\(2) & (\mylcd|Decoder0~9_combout\ & (\myprocessor|my_reg|valB[6]~77_combout\ & !\mylcd|ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|Decoder0~9_combout\,
	datac => \myprocessor|my_reg|valB[6]~77_combout\,
	datad => \mylcd|ptr\(1),
	combout => \mylcd|line2~120_combout\);

-- Location: FF_X70_Y43_N29
\mylcd|line2[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~120_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[9][0]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[9][6]~q\);

-- Location: LCCOMB_X74_Y43_N28
\mylcd|line2~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~123_combout\ = (!\mylcd|ptr\(2) & (\mylcd|Decoder0~7_combout\ & (\myprocessor|my_reg|valB[6]~77_combout\ & !\mylcd|ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|Decoder0~7_combout\,
	datac => \myprocessor|my_reg|valB[6]~77_combout\,
	datad => \mylcd|ptr\(1),
	combout => \mylcd|line2~123_combout\);

-- Location: FF_X74_Y43_N29
\mylcd|line2[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~123_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[1][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[1][6]~q\);

-- Location: LCCOMB_X72_Y43_N8
\mylcd|line2~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~121_combout\ = (!\mylcd|ptr\(2) & (\mylcd|Decoder0~7_combout\ & (\myprocessor|my_reg|valB[6]~77_combout\ & \mylcd|ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|Decoder0~7_combout\,
	datac => \myprocessor|my_reg|valB[6]~77_combout\,
	datad => \mylcd|ptr\(1),
	combout => \mylcd|line2~121_combout\);

-- Location: FF_X72_Y43_N9
\mylcd|line2[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~121_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[3][6]~q\);

-- Location: LCCOMB_X73_Y42_N4
\mylcd|line2~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~122_combout\ = (\mylcd|Decoder0~9_combout\ & (!\mylcd|ptr\(2) & (\mylcd|ptr\(1) & \myprocessor|my_reg|valB[6]~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~9_combout\,
	datab => \mylcd|ptr\(2),
	datac => \mylcd|ptr\(1),
	datad => \myprocessor|my_reg|valB[6]~77_combout\,
	combout => \mylcd|line2~122_combout\);

-- Location: FF_X73_Y42_N5
\mylcd|line2[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~122_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[11][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[11][6]~q\);

-- Location: LCCOMB_X74_Y44_N20
\mylcd|curbuf[6]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~142_combout\ = (\mylcd|Add2~1_combout\ & ((\mylcd|line2[3][6]~q\) # ((\mylcd|index\(1))))) # (!\mylcd|Add2~1_combout\ & (((\mylcd|line2[11][6]~q\ & !\mylcd|index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~1_combout\,
	datab => \mylcd|line2[3][6]~q\,
	datac => \mylcd|line2[11][6]~q\,
	datad => \mylcd|index\(1),
	combout => \mylcd|curbuf[6]~142_combout\);

-- Location: LCCOMB_X74_Y44_N6
\mylcd|curbuf[6]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~143_combout\ = (\mylcd|index\(1) & ((\mylcd|curbuf[6]~142_combout\ & ((\mylcd|line2[1][6]~q\))) # (!\mylcd|curbuf[6]~142_combout\ & (\mylcd|line2[9][6]~q\)))) # (!\mylcd|index\(1) & (((\mylcd|curbuf[6]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[9][6]~q\,
	datab => \mylcd|index\(1),
	datac => \mylcd|line2[1][6]~q\,
	datad => \mylcd|curbuf[6]~142_combout\,
	combout => \mylcd|curbuf[6]~143_combout\);

-- Location: LCCOMB_X70_Y43_N6
\mylcd|line2~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~132_combout\ = (\mylcd|ptr\(2) & (\mylcd|Decoder0~9_combout\ & (\myprocessor|my_reg|valB[6]~77_combout\ & !\mylcd|ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|Decoder0~9_combout\,
	datac => \myprocessor|my_reg|valB[6]~77_combout\,
	datad => \mylcd|ptr\(1),
	combout => \mylcd|line2~132_combout\);

-- Location: FF_X70_Y43_N7
\mylcd|line2[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~132_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[13][0]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[13][6]~q\);

-- Location: LCCOMB_X73_Y42_N30
\mylcd|line2~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~134_combout\ = (\mylcd|Decoder0~9_combout\ & (\mylcd|ptr\(2) & (\mylcd|ptr\(1) & \myprocessor|my_reg|valB[6]~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~9_combout\,
	datab => \mylcd|ptr\(2),
	datac => \mylcd|ptr\(1),
	datad => \myprocessor|my_reg|valB[6]~77_combout\,
	combout => \mylcd|line2~134_combout\);

-- Location: FF_X73_Y42_N31
\mylcd|line2[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~134_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[15][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[15][6]~q\);

-- Location: LCCOMB_X74_Y43_N14
\mylcd|line2~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~133_combout\ = (\mylcd|ptr\(2) & (\mylcd|Decoder0~7_combout\ & (\myprocessor|my_reg|valB[6]~77_combout\ & \mylcd|ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|Decoder0~7_combout\,
	datac => \myprocessor|my_reg|valB[6]~77_combout\,
	datad => \mylcd|ptr\(1),
	combout => \mylcd|line2~133_combout\);

-- Location: FF_X74_Y43_N15
\mylcd|line2[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~133_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[7][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[7][6]~q\);

-- Location: LCCOMB_X74_Y44_N8
\mylcd|curbuf[6]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~149_combout\ = (\mylcd|index\(1) & (((\mylcd|Add2~1_combout\)))) # (!\mylcd|index\(1) & ((\mylcd|Add2~1_combout\ & ((\mylcd|line2[7][6]~q\))) # (!\mylcd|Add2~1_combout\ & (\mylcd|line2[15][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[15][6]~q\,
	datab => \mylcd|index\(1),
	datac => \mylcd|Add2~1_combout\,
	datad => \mylcd|line2[7][6]~q\,
	combout => \mylcd|curbuf[6]~149_combout\);

-- Location: LCCOMB_X72_Y41_N16
\mylcd|line2~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~135_combout\ = (\mylcd|ptr\(2) & (\myprocessor|my_reg|valB[6]~77_combout\ & (!\mylcd|ptr\(1) & \mylcd|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \myprocessor|my_reg|valB[6]~77_combout\,
	datac => \mylcd|ptr\(1),
	datad => \mylcd|Decoder0~7_combout\,
	combout => \mylcd|line2~135_combout\);

-- Location: FF_X72_Y41_N17
\mylcd|line2[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~135_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[5][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[5][6]~q\);

-- Location: LCCOMB_X74_Y44_N18
\mylcd|curbuf[6]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~150_combout\ = (\mylcd|curbuf[6]~149_combout\ & (((\mylcd|line2[5][6]~q\) # (!\mylcd|index\(1))))) # (!\mylcd|curbuf[6]~149_combout\ & (\mylcd|line2[13][6]~q\ & ((\mylcd|index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[13][6]~q\,
	datab => \mylcd|curbuf[6]~149_combout\,
	datac => \mylcd|line2[5][6]~q\,
	datad => \mylcd|index\(1),
	combout => \mylcd|curbuf[6]~150_combout\);

-- Location: LCCOMB_X73_Y45_N4
\mylcd|line2~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~126_combout\ = (\myprocessor|my_reg|valB[6]~77_combout\ & \mylcd|Decoder0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_reg|valB[6]~77_combout\,
	datad => \mylcd|Decoder0~14_combout\,
	combout => \mylcd|line2~126_combout\);

-- Location: FF_X73_Y45_N5
\mylcd|line2[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~126_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[14][0]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[14][6]~q\);

-- Location: LCCOMB_X70_Y45_N2
\mylcd|line2~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~125_combout\ = (\myprocessor|my_reg|valB[6]~77_combout\ & \mylcd|Decoder0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_reg|valB[6]~77_combout\,
	datad => \mylcd|Decoder0~16_combout\,
	combout => \mylcd|line2~125_combout\);

-- Location: FF_X70_Y45_N3
\mylcd|line2[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~125_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[6][0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[6][6]~q\);

-- Location: LCCOMB_X74_Y46_N26
\mylcd|curbuf[6]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~144_combout\ = (\mylcd|Add2~1_combout\ & ((\mylcd|index\(1)) # ((\mylcd|line2[6][6]~q\)))) # (!\mylcd|Add2~1_combout\ & (!\mylcd|index\(1) & (\mylcd|line2[14][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~1_combout\,
	datab => \mylcd|index\(1),
	datac => \mylcd|line2[14][6]~q\,
	datad => \mylcd|line2[6][6]~q\,
	combout => \mylcd|curbuf[6]~144_combout\);

-- Location: LCCOMB_X73_Y41_N14
\mylcd|line2~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~124_combout\ = (\myprocessor|my_reg|valB[6]~77_combout\ & \mylcd|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[6]~77_combout\,
	datad => \mylcd|Decoder0~3_combout\,
	combout => \mylcd|line2~124_combout\);

-- Location: FF_X73_Y41_N15
\mylcd|line2[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~124_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[12][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[12][6]~q\);

-- Location: LCCOMB_X75_Y45_N28
\mylcd|line2~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~127_combout\ = (\myprocessor|my_reg|valB[6]~77_combout\ & \mylcd|Decoder0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_reg|valB[6]~77_combout\,
	datac => \mylcd|Decoder0~6_combout\,
	combout => \mylcd|line2~127_combout\);

-- Location: FF_X75_Y45_N29
\mylcd|line2[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~127_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[4][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[4][6]~q\);

-- Location: LCCOMB_X74_Y46_N4
\mylcd|curbuf[6]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~145_combout\ = (\mylcd|curbuf[6]~144_combout\ & (((\mylcd|line2[4][6]~q\) # (!\mylcd|index\(1))))) # (!\mylcd|curbuf[6]~144_combout\ & (\mylcd|line2[12][6]~q\ & ((\mylcd|index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[6]~144_combout\,
	datab => \mylcd|line2[12][6]~q\,
	datac => \mylcd|line2[4][6]~q\,
	datad => \mylcd|index\(1),
	combout => \mylcd|curbuf[6]~145_combout\);

-- Location: LCCOMB_X73_Y44_N8
\mylcd|line2~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~128_combout\ = (\myprocessor|my_reg|valB[6]~77_combout\ & \mylcd|Decoder0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_reg|valB[6]~77_combout\,
	datad => \mylcd|Decoder0~5_combout\,
	combout => \mylcd|line2~128_combout\);

-- Location: FF_X73_Y44_N9
\mylcd|line2[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~128_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[8][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[8][6]~q\);

-- Location: LCCOMB_X73_Y45_N30
\mylcd|line2~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~131_combout\ = (\mylcd|Decoder0~4_combout\ & \myprocessor|my_reg|valB[6]~77_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~4_combout\,
	datac => \myprocessor|my_reg|valB[6]~77_combout\,
	combout => \mylcd|line2~131_combout\);

-- Location: FF_X73_Y45_N31
\mylcd|line2[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~131_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[0][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[0][6]~q\);

-- Location: LCCOMB_X75_Y45_N14
\mylcd|line2~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~129_combout\ = (\mylcd|Decoder0~13_combout\ & \myprocessor|my_reg|valB[6]~77_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~13_combout\,
	datac => \myprocessor|my_reg|valB[6]~77_combout\,
	combout => \mylcd|line2~129_combout\);

-- Location: FF_X75_Y45_N15
\mylcd|line2[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~129_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[2][0]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[2][6]~q\);

-- Location: LCCOMB_X73_Y44_N26
\mylcd|line2~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~130_combout\ = (\myprocessor|my_reg|valB[6]~77_combout\ & \mylcd|Decoder0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_reg|valB[6]~77_combout\,
	datad => \mylcd|Decoder0~15_combout\,
	combout => \mylcd|line2~130_combout\);

-- Location: FF_X73_Y44_N27
\mylcd|line2[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~130_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[10][0]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[10][6]~q\);

-- Location: LCCOMB_X74_Y46_N6
\mylcd|curbuf[6]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~146_combout\ = (\mylcd|Add2~1_combout\ & ((\mylcd|line2[2][6]~q\) # ((\mylcd|index\(1))))) # (!\mylcd|Add2~1_combout\ & (((\mylcd|line2[10][6]~q\ & !\mylcd|index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~1_combout\,
	datab => \mylcd|line2[2][6]~q\,
	datac => \mylcd|line2[10][6]~q\,
	datad => \mylcd|index\(1),
	combout => \mylcd|curbuf[6]~146_combout\);

-- Location: LCCOMB_X74_Y46_N16
\mylcd|curbuf[6]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~147_combout\ = (\mylcd|index\(1) & ((\mylcd|curbuf[6]~146_combout\ & ((\mylcd|line2[0][6]~q\))) # (!\mylcd|curbuf[6]~146_combout\ & (\mylcd|line2[8][6]~q\)))) # (!\mylcd|index\(1) & (((\mylcd|curbuf[6]~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[8][6]~q\,
	datab => \mylcd|index\(1),
	datac => \mylcd|line2[0][6]~q\,
	datad => \mylcd|curbuf[6]~146_combout\,
	combout => \mylcd|curbuf[6]~147_combout\);

-- Location: LCCOMB_X74_Y46_N18
\mylcd|curbuf[6]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~148_combout\ = (\mylcd|Add2~0_combout\ & ((\mylcd|index\(0)) # ((\mylcd|curbuf[6]~145_combout\)))) # (!\mylcd|Add2~0_combout\ & (!\mylcd|index\(0) & ((\mylcd|curbuf[6]~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~0_combout\,
	datab => \mylcd|index\(0),
	datac => \mylcd|curbuf[6]~145_combout\,
	datad => \mylcd|curbuf[6]~147_combout\,
	combout => \mylcd|curbuf[6]~148_combout\);

-- Location: LCCOMB_X74_Y44_N12
\mylcd|curbuf[6]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~151_combout\ = (\mylcd|curbuf[6]~148_combout\ & (((\mylcd|curbuf[6]~150_combout\) # (!\mylcd|index\(0))))) # (!\mylcd|curbuf[6]~148_combout\ & (\mylcd|curbuf[6]~143_combout\ & ((\mylcd|index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[6]~143_combout\,
	datab => \mylcd|curbuf[6]~150_combout\,
	datac => \mylcd|curbuf[6]~148_combout\,
	datad => \mylcd|index\(0),
	combout => \mylcd|curbuf[6]~151_combout\);

-- Location: LCCOMB_X74_Y44_N4
\mylcd|line1[9][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[9][6]~feeder_combout\ = \mylcd|line2[9][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[9][6]~q\,
	combout => \mylcd|line1[9][6]~feeder_combout\);

-- Location: FF_X74_Y44_N5
\mylcd|line1[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[9][6]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[9][6]~q\);

-- Location: FF_X74_Y44_N23
\mylcd|line1[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[11][6]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[11][6]~q\);

-- Location: LCCOMB_X74_Y44_N22
\mylcd|curbuf[6]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~136_combout\ = (\mylcd|Add1~0_combout\ & ((\mylcd|line1[9][6]~q\) # ((\mylcd|Add1~1_combout\)))) # (!\mylcd|Add1~0_combout\ & (((\mylcd|line1[11][6]~q\ & !\mylcd|Add1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~0_combout\,
	datab => \mylcd|line1[9][6]~q\,
	datac => \mylcd|line1[11][6]~q\,
	datad => \mylcd|Add1~1_combout\,
	combout => \mylcd|curbuf[6]~136_combout\);

-- Location: FF_X74_Y44_N17
\mylcd|line1[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[13][6]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[13][6]~q\);

-- Location: LCCOMB_X74_Y44_N2
\mylcd|line1[15][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[15][6]~feeder_combout\ = \mylcd|line2[15][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[15][6]~q\,
	combout => \mylcd|line1[15][6]~feeder_combout\);

-- Location: FF_X74_Y44_N3
\mylcd|line1[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[15][6]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[15][6]~q\);

-- Location: LCCOMB_X74_Y44_N16
\mylcd|curbuf[6]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~137_combout\ = (\mylcd|curbuf[6]~136_combout\ & (((\mylcd|line1[13][6]~q\)) # (!\mylcd|Add1~1_combout\))) # (!\mylcd|curbuf[6]~136_combout\ & (\mylcd|Add1~1_combout\ & ((\mylcd|line1[15][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[6]~136_combout\,
	datab => \mylcd|Add1~1_combout\,
	datac => \mylcd|line1[13][6]~q\,
	datad => \mylcd|line1[15][6]~q\,
	combout => \mylcd|curbuf[6]~137_combout\);

-- Location: FF_X74_Y44_N29
\mylcd|line1[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[1][6]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[1][6]~q\);

-- Location: FF_X74_Y44_N31
\mylcd|line1[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[3][6]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[3][6]~q\);

-- Location: LCCOMB_X74_Y44_N30
\mylcd|curbuf[6]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~134_combout\ = (\mylcd|Add1~0_combout\ & ((\mylcd|line1[1][6]~q\) # ((\mylcd|Add1~1_combout\)))) # (!\mylcd|Add1~0_combout\ & (((\mylcd|line1[3][6]~q\ & !\mylcd|Add1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~0_combout\,
	datab => \mylcd|line1[1][6]~q\,
	datac => \mylcd|line1[3][6]~q\,
	datad => \mylcd|Add1~1_combout\,
	combout => \mylcd|curbuf[6]~134_combout\);

-- Location: FF_X74_Y44_N25
\mylcd|line1[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[5][6]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[5][6]~q\);

-- Location: LCCOMB_X74_Y44_N10
\mylcd|line1[7][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[7][6]~feeder_combout\ = \mylcd|line2[7][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[7][6]~q\,
	combout => \mylcd|line1[7][6]~feeder_combout\);

-- Location: FF_X74_Y44_N11
\mylcd|line1[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[7][6]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[7][6]~q\);

-- Location: LCCOMB_X74_Y44_N24
\mylcd|curbuf[6]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~135_combout\ = (\mylcd|curbuf[6]~134_combout\ & (((\mylcd|line1[5][6]~q\)) # (!\mylcd|Add1~1_combout\))) # (!\mylcd|curbuf[6]~134_combout\ & (\mylcd|Add1~1_combout\ & ((\mylcd|line1[7][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[6]~134_combout\,
	datab => \mylcd|Add1~1_combout\,
	datac => \mylcd|line1[5][6]~q\,
	datad => \mylcd|line1[7][6]~q\,
	combout => \mylcd|curbuf[6]~135_combout\);

-- Location: LCCOMB_X74_Y44_N26
\mylcd|curbuf[6]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~138_combout\ = (\mylcd|index\(0) & (((\mylcd|Add1~2_combout\)))) # (!\mylcd|index\(0) & ((\mylcd|Add1~2_combout\ & ((\mylcd|curbuf[6]~135_combout\))) # (!\mylcd|Add1~2_combout\ & (\mylcd|curbuf[6]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(0),
	datab => \mylcd|curbuf[6]~137_combout\,
	datac => \mylcd|Add1~2_combout\,
	datad => \mylcd|curbuf[6]~135_combout\,
	combout => \mylcd|curbuf[6]~138_combout\);

-- Location: FF_X74_Y46_N23
\mylcd|line1[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[12][6]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[12][6]~q\);

-- Location: FF_X74_Y46_N9
\mylcd|line1[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[14][6]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[14][6]~q\);

-- Location: FF_X74_Y46_N21
\mylcd|line1[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[10][6]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[10][6]~q\);

-- Location: LCCOMB_X74_Y46_N10
\mylcd|line1[8][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[8][6]~feeder_combout\ = \mylcd|line2[8][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[8][6]~q\,
	combout => \mylcd|line1[8][6]~feeder_combout\);

-- Location: FF_X74_Y46_N11
\mylcd|line1[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[8][6]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[8][6]~q\);

-- Location: LCCOMB_X74_Y46_N20
\mylcd|curbuf[6]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~132_combout\ = (\mylcd|Add1~0_combout\ & ((\mylcd|Add1~1_combout\) # ((\mylcd|line1[8][6]~q\)))) # (!\mylcd|Add1~0_combout\ & (!\mylcd|Add1~1_combout\ & (\mylcd|line1[10][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~0_combout\,
	datab => \mylcd|Add1~1_combout\,
	datac => \mylcd|line1[10][6]~q\,
	datad => \mylcd|line1[8][6]~q\,
	combout => \mylcd|curbuf[6]~132_combout\);

-- Location: LCCOMB_X74_Y46_N8
\mylcd|curbuf[6]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~133_combout\ = (\mylcd|Add1~1_combout\ & ((\mylcd|curbuf[6]~132_combout\ & (\mylcd|line1[12][6]~q\)) # (!\mylcd|curbuf[6]~132_combout\ & ((\mylcd|line1[14][6]~q\))))) # (!\mylcd|Add1~1_combout\ & (((\mylcd|curbuf[6]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line1[12][6]~q\,
	datab => \mylcd|Add1~1_combout\,
	datac => \mylcd|line1[14][6]~q\,
	datad => \mylcd|curbuf[6]~132_combout\,
	combout => \mylcd|curbuf[6]~133_combout\);

-- Location: FF_X74_Y46_N29
\mylcd|line1[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[2][6]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[2][6]~q\);

-- Location: FF_X74_Y46_N3
\mylcd|line1[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[0][6]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[0][6]~q\);

-- Location: LCCOMB_X74_Y46_N28
\mylcd|curbuf[6]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~139_combout\ = (\mylcd|Add1~0_combout\ & ((\mylcd|Add1~1_combout\) # ((\mylcd|line1[0][6]~q\)))) # (!\mylcd|Add1~0_combout\ & (!\mylcd|Add1~1_combout\ & (\mylcd|line1[2][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~0_combout\,
	datab => \mylcd|Add1~1_combout\,
	datac => \mylcd|line1[2][6]~q\,
	datad => \mylcd|line1[0][6]~q\,
	combout => \mylcd|curbuf[6]~139_combout\);

-- Location: FF_X74_Y46_N31
\mylcd|line1[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[4][6]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[4][6]~q\);

-- Location: LCCOMB_X74_Y46_N24
\mylcd|line1[6][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[6][6]~feeder_combout\ = \mylcd|line2[6][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[6][6]~q\,
	combout => \mylcd|line1[6][6]~feeder_combout\);

-- Location: FF_X74_Y46_N25
\mylcd|line1[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[6][6]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[6][6]~q\);

-- Location: LCCOMB_X74_Y46_N30
\mylcd|curbuf[6]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~140_combout\ = (\mylcd|Add1~1_combout\ & ((\mylcd|curbuf[6]~139_combout\ & (\mylcd|line1[4][6]~q\)) # (!\mylcd|curbuf[6]~139_combout\ & ((\mylcd|line1[6][6]~q\))))) # (!\mylcd|Add1~1_combout\ & (\mylcd|curbuf[6]~139_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~1_combout\,
	datab => \mylcd|curbuf[6]~139_combout\,
	datac => \mylcd|line1[4][6]~q\,
	datad => \mylcd|line1[6][6]~q\,
	combout => \mylcd|curbuf[6]~140_combout\);

-- Location: LCCOMB_X74_Y46_N0
\mylcd|curbuf[6]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~141_combout\ = (\mylcd|curbuf[6]~138_combout\ & (((\mylcd|curbuf[6]~140_combout\)) # (!\mylcd|index\(0)))) # (!\mylcd|curbuf[6]~138_combout\ & (\mylcd|index\(0) & (\mylcd|curbuf[6]~133_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[6]~138_combout\,
	datab => \mylcd|index\(0),
	datac => \mylcd|curbuf[6]~133_combout\,
	datad => \mylcd|curbuf[6]~140_combout\,
	combout => \mylcd|curbuf[6]~141_combout\);

-- Location: LCCOMB_X67_Y47_N24
\mylcd|curbuf[6]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~152_combout\ = (\mylcd|lcd_data[5]~2_combout\ & ((\mylcd|LessThan2~1_combout\ & ((\mylcd|curbuf[6]~141_combout\))) # (!\mylcd|LessThan2~1_combout\ & (\mylcd|curbuf[6]~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[6]~151_combout\,
	datab => \mylcd|LessThan2~1_combout\,
	datac => \mylcd|curbuf[6]~141_combout\,
	datad => \mylcd|lcd_data[5]~2_combout\,
	combout => \mylcd|curbuf[6]~152_combout\);

-- Location: LCCOMB_X67_Y47_N28
\mylcd|curbuf[6]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~154_combout\ = (\mylcd|curbuf[6]~152_combout\) # ((\mylcd|curbuf[0]~153_combout\ & ((!\mylcd|Equal6~0_combout\) # (!\mylcd|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Equal6~1_combout\,
	datab => \mylcd|Equal6~0_combout\,
	datac => \mylcd|curbuf[0]~153_combout\,
	datad => \mylcd|curbuf[6]~152_combout\,
	combout => \mylcd|curbuf[6]~154_combout\);

-- Location: FF_X67_Y47_N29
\mylcd|lcd_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|curbuf[6]~154_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|lcd_data[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|lcd_data\(6));

-- Location: FF_X67_Y47_N31
\mylcd|lcd_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|curbuf[0]~153_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|lcd_data[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|lcd_data\(7));

-- Location: LCCOMB_X80_Y46_N0
\mylcd|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Selector8~0_combout\ = (\mylcd|state2.B~q\) # ((\mylcd|lcd_en~q\ & ((\mylcd|state2.C~q\) # (!\mylcd|state2.A~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|state2.A~q\,
	datab => \mylcd|state2.B~q\,
	datac => \mylcd|lcd_en~q\,
	datad => \mylcd|state2.C~q\,
	combout => \mylcd|Selector8~0_combout\);

-- Location: FF_X80_Y46_N1
\mylcd|lcd_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|Selector8~0_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|mstart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|lcd_en~q\);

-- Location: FF_X67_Y47_N17
\mylcd|lcd_rs\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|lcd_data[5]~2_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|lcd_data[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|lcd_rs~q\);
END structure;


