<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Procesador_Mono.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="ALU.vhi"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Arquitectura_procesador.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Arquitectura_procesador.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Arquitectura_procesador.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Arquitectura_procesador.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Arquitectura_procesador.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Arquitectura_procesador.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Arquitectura_procesador.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Arquitectura_procesador.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Arquitectura_procesador.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Arquitectura_procesador_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Arquitectura_procesador_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Arquitectura_procesador_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Arquitectura_procesador_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Arquitectura_procesador_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="IM.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="MuX.vhi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="NpC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="NpC.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="NpC.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="NpC.xst"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Pc.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Register_file.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Seu.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Sumador32.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Uc.vhi"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="r_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="r_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="r_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1461100163" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1461100163">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461596839" xil_pn:in_ck="3052793359023625069" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1461596838">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="A.vhd"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Arquitectura-procesador.vhd"/>
      <outfile xil_pn:name="IM.vhd"/>
      <outfile xil_pn:name="MuX.vhd"/>
      <outfile xil_pn:name="NpC.vhd"/>
      <outfile xil_pn:name="Pc.vhd"/>
      <outfile xil_pn:name="Register_file.vhd"/>
      <outfile xil_pn:name="Seu.vhd"/>
      <outfile xil_pn:name="Sumador32.vhd"/>
      <outfile xil_pn:name="Uc.vhd"/>
      <outfile xil_pn:name="b.vhd"/>
      <outfile xil_pn:name="r.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1461597671" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5765700547932991768" xil_pn:start_ts="1461597670">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461597671" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6609811332635220246" xil_pn:start_ts="1461597671">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461100163" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2453619110934165014" xil_pn:start_ts="1461100163">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461596839" xil_pn:in_ck="3052793359023625069" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1461596839">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="A.vhd"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Arquitectura-procesador.vhd"/>
      <outfile xil_pn:name="IM.vhd"/>
      <outfile xil_pn:name="MuX.vhd"/>
      <outfile xil_pn:name="NpC.vhd"/>
      <outfile xil_pn:name="Pc.vhd"/>
      <outfile xil_pn:name="Register_file.vhd"/>
      <outfile xil_pn:name="Seu.vhd"/>
      <outfile xil_pn:name="Sumador32.vhd"/>
      <outfile xil_pn:name="Uc.vhd"/>
      <outfile xil_pn:name="b.vhd"/>
      <outfile xil_pn:name="r.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1461597700" xil_pn:in_ck="3052793359023625069" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="9054761605579891122" xil_pn:start_ts="1461597671">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="r_beh.prj"/>
      <outfile xil_pn:name="r_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1461598738" xil_pn:in_ck="3666976161481962235" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8876133097239688095" xil_pn:start_ts="1461598737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="r_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1461108879" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1461108878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461108879" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7393941506159484208" xil_pn:start_ts="1461108879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461108879" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2453619110934165014" xil_pn:start_ts="1461108879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461108879" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1461108879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461108879" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6788288776416347822" xil_pn:start_ts="1461108879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461108879" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1461108879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461108879" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1434950875189082272" xil_pn:start_ts="1461108879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461177770" xil_pn:in_ck="141074237647986408" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-6629429986668964749" xil_pn:start_ts="1461177740">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Arquitectura_procesador.lso"/>
      <outfile xil_pn:name="Arquitectura_procesador.ngc"/>
      <outfile xil_pn:name="Arquitectura_procesador.ngr"/>
      <outfile xil_pn:name="Arquitectura_procesador.prj"/>
      <outfile xil_pn:name="Arquitectura_procesador.stx"/>
      <outfile xil_pn:name="Arquitectura_procesador.syr"/>
      <outfile xil_pn:name="Arquitectura_procesador.xst"/>
      <outfile xil_pn:name="Arquitectura_procesador_vhdl.prj"/>
      <outfile xil_pn:name="Arquitectura_procesador_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1461170529" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6101214181883260707" xil_pn:start_ts="1461170529">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
