<dec f='tvm/include/tvm/ir/memory_pools.h' l='54' type='tvm::Integer'/>
<use f='tvm/include/tvm/ir/memory_pools.h' l='74' u='a' c='_ZN3tvm12PoolInfoNode10VisitAttrsEPNS_11AttrVisitorE'/>
<use f='tvm/include/tvm/ir/memory_pools.h' l='85' u='r' c='_ZNK3tvm12PoolInfoNode12SEqualReduceEPKS0_NS_13SEqualReducerE'/>
<use f='tvm/include/tvm/ir/memory_pools.h' l='85' u='r' c='_ZNK3tvm12PoolInfoNode12SEqualReduceEPKS0_NS_13SEqualReducerE'/>
<use f='tvm/include/tvm/ir/memory_pools.h' l='97' u='r' c='_ZNK3tvm12PoolInfoNode11SHashReduceENS_12SHashReducerE'/>
<use f='tvm/src/ir/memory_pools.cc' l='41' u='w' c='_ZN3tvm8PoolInfoC1ENS_7runtime6StringENS_7IntegerES3_S3_S3_S3_S3_NS1_3MapINS_6TargetES3_vvEENS_4BoolE'/>
<use f='tvm/src/ir/memory_pools.cc' l='59' u='r'/>
<use f='tvm/src/ir/memory_pools.cc' l='114' u='w' c='_ZN3tvm17WorkspacePoolInfoC1ENS_7runtime6StringENS1_5ArrayINS_6TargetEvEENS_18PoolInfoPropertiesE'/>
<use f='tvm/src/ir/memory_pools.cc' l='136' u='r'/>
<use f='tvm/src/ir/memory_pools.cc' l='178' u='w' c='_ZN3tvm16ConstantPoolInfoC1ENS_7runtime6StringENS1_5ArrayINS_6TargetEvEENS3_INS_12ConstantInfoEvEENS_18PoolInfoPropertiesE'/>
<use f='tvm/src/ir/memory_pools.cc' l='202' u='r'/>
<offset>512</offset>
<doc f='tvm/include/tvm/ir/memory_pools.h' l='53'>/*! \brief The write latency in cycles */</doc>
