
Proj_stab.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014bc4  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000688  08014d50  08014d50  00024d50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080153d8  080153d8  00031678  2**0
                  CONTENTS
  4 .ARM          00000008  080153d8  080153d8  000253d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080153e0  080153e0  00031678  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080153e0  080153e0  000253e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080153e4  080153e4  000253e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001678  20000000  080153e8  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f38  20001678  08016a60  00031678  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200025b0  08016a60  000325b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00031678  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002e138  00000000  00000000  000316a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003556  00000000  00000000  0005f7e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002348  00000000  00000000  00062d38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000021f8  00000000  00000000  00065080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0001bc6c  00000000  00000000  00067278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0000e648  00000000  00000000  00082ee4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      000000a3  00000000  00000000  0009152c  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000a300  00000000  00000000  000915d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20001678 	.word	0x20001678
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08014d34 	.word	0x08014d34

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000167c 	.word	0x2000167c
 80001c4:	08014d34 	.word	0x08014d34

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2iz>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa8:	d215      	bcs.n	8000ad6 <__aeabi_d2iz+0x36>
 8000aaa:	d511      	bpl.n	8000ad0 <__aeabi_d2iz+0x30>
 8000aac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab4:	d912      	bls.n	8000adc <__aeabi_d2iz+0x3c>
 8000ab6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000abe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ac2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ac6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aca:	bf18      	it	ne
 8000acc:	4240      	negne	r0, r0
 8000ace:	4770      	bx	lr
 8000ad0:	f04f 0000 	mov.w	r0, #0
 8000ad4:	4770      	bx	lr
 8000ad6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ada:	d105      	bne.n	8000ae8 <__aeabi_d2iz+0x48>
 8000adc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae0:	bf08      	it	eq
 8000ae2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ae6:	4770      	bx	lr
 8000ae8:	f04f 0000 	mov.w	r0, #0
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_d2uiz>:
 8000af0:	004a      	lsls	r2, r1, #1
 8000af2:	d211      	bcs.n	8000b18 <__aeabi_d2uiz+0x28>
 8000af4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000af8:	d211      	bcs.n	8000b1e <__aeabi_d2uiz+0x2e>
 8000afa:	d50d      	bpl.n	8000b18 <__aeabi_d2uiz+0x28>
 8000afc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b04:	d40e      	bmi.n	8000b24 <__aeabi_d2uiz+0x34>
 8000b06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b0a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b12:	fa23 f002 	lsr.w	r0, r3, r2
 8000b16:	4770      	bx	lr
 8000b18:	f04f 0000 	mov.w	r0, #0
 8000b1c:	4770      	bx	lr
 8000b1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b22:	d102      	bne.n	8000b2a <__aeabi_d2uiz+0x3a>
 8000b24:	f04f 30ff 	mov.w	r0, #4294967295
 8000b28:	4770      	bx	lr
 8000b2a:	f04f 0000 	mov.w	r0, #0
 8000b2e:	4770      	bx	lr

08000b30 <__aeabi_d2f>:
 8000b30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b34:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b38:	bf24      	itt	cs
 8000b3a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b3e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b42:	d90d      	bls.n	8000b60 <__aeabi_d2f+0x30>
 8000b44:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b48:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b4c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b50:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b54:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b58:	bf08      	it	eq
 8000b5a:	f020 0001 	biceq.w	r0, r0, #1
 8000b5e:	4770      	bx	lr
 8000b60:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b64:	d121      	bne.n	8000baa <__aeabi_d2f+0x7a>
 8000b66:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b6a:	bfbc      	itt	lt
 8000b6c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b70:	4770      	bxlt	lr
 8000b72:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b76:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b7a:	f1c2 0218 	rsb	r2, r2, #24
 8000b7e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b82:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b86:	fa20 f002 	lsr.w	r0, r0, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	f040 0001 	orrne.w	r0, r0, #1
 8000b90:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b94:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b98:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b9c:	ea40 000c 	orr.w	r0, r0, ip
 8000ba0:	fa23 f302 	lsr.w	r3, r3, r2
 8000ba4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ba8:	e7cc      	b.n	8000b44 <__aeabi_d2f+0x14>
 8000baa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bae:	d107      	bne.n	8000bc0 <__aeabi_d2f+0x90>
 8000bb0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bb4:	bf1e      	ittt	ne
 8000bb6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bba:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bbe:	4770      	bxne	lr
 8000bc0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bc4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bc8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <__aeabi_frsub>:
 8000bd0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000bd4:	e002      	b.n	8000bdc <__addsf3>
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_fsub>:
 8000bd8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000bdc <__addsf3>:
 8000bdc:	0042      	lsls	r2, r0, #1
 8000bde:	bf1f      	itttt	ne
 8000be0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000be4:	ea92 0f03 	teqne	r2, r3
 8000be8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bec:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bf0:	d06a      	beq.n	8000cc8 <__addsf3+0xec>
 8000bf2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bf6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bfa:	bfc1      	itttt	gt
 8000bfc:	18d2      	addgt	r2, r2, r3
 8000bfe:	4041      	eorgt	r1, r0
 8000c00:	4048      	eorgt	r0, r1
 8000c02:	4041      	eorgt	r1, r0
 8000c04:	bfb8      	it	lt
 8000c06:	425b      	neglt	r3, r3
 8000c08:	2b19      	cmp	r3, #25
 8000c0a:	bf88      	it	hi
 8000c0c:	4770      	bxhi	lr
 8000c0e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c12:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c16:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c1a:	bf18      	it	ne
 8000c1c:	4240      	negne	r0, r0
 8000c1e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c22:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c26:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c2a:	bf18      	it	ne
 8000c2c:	4249      	negne	r1, r1
 8000c2e:	ea92 0f03 	teq	r2, r3
 8000c32:	d03f      	beq.n	8000cb4 <__addsf3+0xd8>
 8000c34:	f1a2 0201 	sub.w	r2, r2, #1
 8000c38:	fa41 fc03 	asr.w	ip, r1, r3
 8000c3c:	eb10 000c 	adds.w	r0, r0, ip
 8000c40:	f1c3 0320 	rsb	r3, r3, #32
 8000c44:	fa01 f103 	lsl.w	r1, r1, r3
 8000c48:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c4c:	d502      	bpl.n	8000c54 <__addsf3+0x78>
 8000c4e:	4249      	negs	r1, r1
 8000c50:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c54:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c58:	d313      	bcc.n	8000c82 <__addsf3+0xa6>
 8000c5a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c5e:	d306      	bcc.n	8000c6e <__addsf3+0x92>
 8000c60:	0840      	lsrs	r0, r0, #1
 8000c62:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c66:	f102 0201 	add.w	r2, r2, #1
 8000c6a:	2afe      	cmp	r2, #254	; 0xfe
 8000c6c:	d251      	bcs.n	8000d12 <__addsf3+0x136>
 8000c6e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c72:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c76:	bf08      	it	eq
 8000c78:	f020 0001 	biceq.w	r0, r0, #1
 8000c7c:	ea40 0003 	orr.w	r0, r0, r3
 8000c80:	4770      	bx	lr
 8000c82:	0049      	lsls	r1, r1, #1
 8000c84:	eb40 0000 	adc.w	r0, r0, r0
 8000c88:	3a01      	subs	r2, #1
 8000c8a:	bf28      	it	cs
 8000c8c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c90:	d2ed      	bcs.n	8000c6e <__addsf3+0x92>
 8000c92:	fab0 fc80 	clz	ip, r0
 8000c96:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c9a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c9e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000ca2:	bfaa      	itet	ge
 8000ca4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ca8:	4252      	neglt	r2, r2
 8000caa:	4318      	orrge	r0, r3
 8000cac:	bfbc      	itt	lt
 8000cae:	40d0      	lsrlt	r0, r2
 8000cb0:	4318      	orrlt	r0, r3
 8000cb2:	4770      	bx	lr
 8000cb4:	f092 0f00 	teq	r2, #0
 8000cb8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000cbc:	bf06      	itte	eq
 8000cbe:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000cc2:	3201      	addeq	r2, #1
 8000cc4:	3b01      	subne	r3, #1
 8000cc6:	e7b5      	b.n	8000c34 <__addsf3+0x58>
 8000cc8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ccc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cd0:	bf18      	it	ne
 8000cd2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cd6:	d021      	beq.n	8000d1c <__addsf3+0x140>
 8000cd8:	ea92 0f03 	teq	r2, r3
 8000cdc:	d004      	beq.n	8000ce8 <__addsf3+0x10c>
 8000cde:	f092 0f00 	teq	r2, #0
 8000ce2:	bf08      	it	eq
 8000ce4:	4608      	moveq	r0, r1
 8000ce6:	4770      	bx	lr
 8000ce8:	ea90 0f01 	teq	r0, r1
 8000cec:	bf1c      	itt	ne
 8000cee:	2000      	movne	r0, #0
 8000cf0:	4770      	bxne	lr
 8000cf2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000cf6:	d104      	bne.n	8000d02 <__addsf3+0x126>
 8000cf8:	0040      	lsls	r0, r0, #1
 8000cfa:	bf28      	it	cs
 8000cfc:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d00:	4770      	bx	lr
 8000d02:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d06:	bf3c      	itt	cc
 8000d08:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d0c:	4770      	bxcc	lr
 8000d0e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d12:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d16:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d1a:	4770      	bx	lr
 8000d1c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d20:	bf16      	itet	ne
 8000d22:	4608      	movne	r0, r1
 8000d24:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d28:	4601      	movne	r1, r0
 8000d2a:	0242      	lsls	r2, r0, #9
 8000d2c:	bf06      	itte	eq
 8000d2e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d32:	ea90 0f01 	teqeq	r0, r1
 8000d36:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d3a:	4770      	bx	lr

08000d3c <__aeabi_ui2f>:
 8000d3c:	f04f 0300 	mov.w	r3, #0
 8000d40:	e004      	b.n	8000d4c <__aeabi_i2f+0x8>
 8000d42:	bf00      	nop

08000d44 <__aeabi_i2f>:
 8000d44:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d48:	bf48      	it	mi
 8000d4a:	4240      	negmi	r0, r0
 8000d4c:	ea5f 0c00 	movs.w	ip, r0
 8000d50:	bf08      	it	eq
 8000d52:	4770      	bxeq	lr
 8000d54:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d58:	4601      	mov	r1, r0
 8000d5a:	f04f 0000 	mov.w	r0, #0
 8000d5e:	e01c      	b.n	8000d9a <__aeabi_l2f+0x2a>

08000d60 <__aeabi_ul2f>:
 8000d60:	ea50 0201 	orrs.w	r2, r0, r1
 8000d64:	bf08      	it	eq
 8000d66:	4770      	bxeq	lr
 8000d68:	f04f 0300 	mov.w	r3, #0
 8000d6c:	e00a      	b.n	8000d84 <__aeabi_l2f+0x14>
 8000d6e:	bf00      	nop

08000d70 <__aeabi_l2f>:
 8000d70:	ea50 0201 	orrs.w	r2, r0, r1
 8000d74:	bf08      	it	eq
 8000d76:	4770      	bxeq	lr
 8000d78:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d7c:	d502      	bpl.n	8000d84 <__aeabi_l2f+0x14>
 8000d7e:	4240      	negs	r0, r0
 8000d80:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d84:	ea5f 0c01 	movs.w	ip, r1
 8000d88:	bf02      	ittt	eq
 8000d8a:	4684      	moveq	ip, r0
 8000d8c:	4601      	moveq	r1, r0
 8000d8e:	2000      	moveq	r0, #0
 8000d90:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d94:	bf08      	it	eq
 8000d96:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d9a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d9e:	fabc f28c 	clz	r2, ip
 8000da2:	3a08      	subs	r2, #8
 8000da4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000da8:	db10      	blt.n	8000dcc <__aeabi_l2f+0x5c>
 8000daa:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dae:	4463      	add	r3, ip
 8000db0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000db4:	f1c2 0220 	rsb	r2, r2, #32
 8000db8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000dbc:	fa20 f202 	lsr.w	r2, r0, r2
 8000dc0:	eb43 0002 	adc.w	r0, r3, r2
 8000dc4:	bf08      	it	eq
 8000dc6:	f020 0001 	biceq.w	r0, r0, #1
 8000dca:	4770      	bx	lr
 8000dcc:	f102 0220 	add.w	r2, r2, #32
 8000dd0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dd4:	f1c2 0220 	rsb	r2, r2, #32
 8000dd8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ddc:	fa21 f202 	lsr.w	r2, r1, r2
 8000de0:	eb43 0002 	adc.w	r0, r3, r2
 8000de4:	bf08      	it	eq
 8000de6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dea:	4770      	bx	lr

08000dec <__aeabi_ldivmod>:
 8000dec:	b97b      	cbnz	r3, 8000e0e <__aeabi_ldivmod+0x22>
 8000dee:	b972      	cbnz	r2, 8000e0e <__aeabi_ldivmod+0x22>
 8000df0:	2900      	cmp	r1, #0
 8000df2:	bfbe      	ittt	lt
 8000df4:	2000      	movlt	r0, #0
 8000df6:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000dfa:	e006      	blt.n	8000e0a <__aeabi_ldivmod+0x1e>
 8000dfc:	bf08      	it	eq
 8000dfe:	2800      	cmpeq	r0, #0
 8000e00:	bf1c      	itt	ne
 8000e02:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000e06:	f04f 30ff 	movne.w	r0, #4294967295
 8000e0a:	f000 b9bf 	b.w	800118c <__aeabi_idiv0>
 8000e0e:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e12:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e16:	2900      	cmp	r1, #0
 8000e18:	db09      	blt.n	8000e2e <__aeabi_ldivmod+0x42>
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	db1a      	blt.n	8000e54 <__aeabi_ldivmod+0x68>
 8000e1e:	f000 f84d 	bl	8000ebc <__udivmoddi4>
 8000e22:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e26:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e2a:	b004      	add	sp, #16
 8000e2c:	4770      	bx	lr
 8000e2e:	4240      	negs	r0, r0
 8000e30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	db1b      	blt.n	8000e70 <__aeabi_ldivmod+0x84>
 8000e38:	f000 f840 	bl	8000ebc <__udivmoddi4>
 8000e3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e44:	b004      	add	sp, #16
 8000e46:	4240      	negs	r0, r0
 8000e48:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e4c:	4252      	negs	r2, r2
 8000e4e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e52:	4770      	bx	lr
 8000e54:	4252      	negs	r2, r2
 8000e56:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e5a:	f000 f82f 	bl	8000ebc <__udivmoddi4>
 8000e5e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e62:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e66:	b004      	add	sp, #16
 8000e68:	4240      	negs	r0, r0
 8000e6a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e6e:	4770      	bx	lr
 8000e70:	4252      	negs	r2, r2
 8000e72:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e76:	f000 f821 	bl	8000ebc <__udivmoddi4>
 8000e7a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e7e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e82:	b004      	add	sp, #16
 8000e84:	4252      	negs	r2, r2
 8000e86:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e8a:	4770      	bx	lr

08000e8c <__aeabi_uldivmod>:
 8000e8c:	b953      	cbnz	r3, 8000ea4 <__aeabi_uldivmod+0x18>
 8000e8e:	b94a      	cbnz	r2, 8000ea4 <__aeabi_uldivmod+0x18>
 8000e90:	2900      	cmp	r1, #0
 8000e92:	bf08      	it	eq
 8000e94:	2800      	cmpeq	r0, #0
 8000e96:	bf1c      	itt	ne
 8000e98:	f04f 31ff 	movne.w	r1, #4294967295
 8000e9c:	f04f 30ff 	movne.w	r0, #4294967295
 8000ea0:	f000 b974 	b.w	800118c <__aeabi_idiv0>
 8000ea4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ea8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000eac:	f000 f806 	bl	8000ebc <__udivmoddi4>
 8000eb0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000eb4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000eb8:	b004      	add	sp, #16
 8000eba:	4770      	bx	lr

08000ebc <__udivmoddi4>:
 8000ebc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ec0:	9d08      	ldr	r5, [sp, #32]
 8000ec2:	4604      	mov	r4, r0
 8000ec4:	468e      	mov	lr, r1
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d14d      	bne.n	8000f66 <__udivmoddi4+0xaa>
 8000eca:	428a      	cmp	r2, r1
 8000ecc:	4694      	mov	ip, r2
 8000ece:	d969      	bls.n	8000fa4 <__udivmoddi4+0xe8>
 8000ed0:	fab2 f282 	clz	r2, r2
 8000ed4:	b152      	cbz	r2, 8000eec <__udivmoddi4+0x30>
 8000ed6:	fa01 f302 	lsl.w	r3, r1, r2
 8000eda:	f1c2 0120 	rsb	r1, r2, #32
 8000ede:	fa20 f101 	lsr.w	r1, r0, r1
 8000ee2:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ee6:	ea41 0e03 	orr.w	lr, r1, r3
 8000eea:	4094      	lsls	r4, r2
 8000eec:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ef0:	0c21      	lsrs	r1, r4, #16
 8000ef2:	fbbe f6f8 	udiv	r6, lr, r8
 8000ef6:	fa1f f78c 	uxth.w	r7, ip
 8000efa:	fb08 e316 	mls	r3, r8, r6, lr
 8000efe:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000f02:	fb06 f107 	mul.w	r1, r6, r7
 8000f06:	4299      	cmp	r1, r3
 8000f08:	d90a      	bls.n	8000f20 <__udivmoddi4+0x64>
 8000f0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000f12:	f080 811f 	bcs.w	8001154 <__udivmoddi4+0x298>
 8000f16:	4299      	cmp	r1, r3
 8000f18:	f240 811c 	bls.w	8001154 <__udivmoddi4+0x298>
 8000f1c:	3e02      	subs	r6, #2
 8000f1e:	4463      	add	r3, ip
 8000f20:	1a5b      	subs	r3, r3, r1
 8000f22:	b2a4      	uxth	r4, r4
 8000f24:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f28:	fb08 3310 	mls	r3, r8, r0, r3
 8000f2c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f30:	fb00 f707 	mul.w	r7, r0, r7
 8000f34:	42a7      	cmp	r7, r4
 8000f36:	d90a      	bls.n	8000f4e <__udivmoddi4+0x92>
 8000f38:	eb1c 0404 	adds.w	r4, ip, r4
 8000f3c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000f40:	f080 810a 	bcs.w	8001158 <__udivmoddi4+0x29c>
 8000f44:	42a7      	cmp	r7, r4
 8000f46:	f240 8107 	bls.w	8001158 <__udivmoddi4+0x29c>
 8000f4a:	4464      	add	r4, ip
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000f52:	1be4      	subs	r4, r4, r7
 8000f54:	2600      	movs	r6, #0
 8000f56:	b11d      	cbz	r5, 8000f60 <__udivmoddi4+0xa4>
 8000f58:	40d4      	lsrs	r4, r2
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	e9c5 4300 	strd	r4, r3, [r5]
 8000f60:	4631      	mov	r1, r6
 8000f62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f66:	428b      	cmp	r3, r1
 8000f68:	d909      	bls.n	8000f7e <__udivmoddi4+0xc2>
 8000f6a:	2d00      	cmp	r5, #0
 8000f6c:	f000 80ef 	beq.w	800114e <__udivmoddi4+0x292>
 8000f70:	2600      	movs	r6, #0
 8000f72:	e9c5 0100 	strd	r0, r1, [r5]
 8000f76:	4630      	mov	r0, r6
 8000f78:	4631      	mov	r1, r6
 8000f7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f7e:	fab3 f683 	clz	r6, r3
 8000f82:	2e00      	cmp	r6, #0
 8000f84:	d14a      	bne.n	800101c <__udivmoddi4+0x160>
 8000f86:	428b      	cmp	r3, r1
 8000f88:	d302      	bcc.n	8000f90 <__udivmoddi4+0xd4>
 8000f8a:	4282      	cmp	r2, r0
 8000f8c:	f200 80f9 	bhi.w	8001182 <__udivmoddi4+0x2c6>
 8000f90:	1a84      	subs	r4, r0, r2
 8000f92:	eb61 0303 	sbc.w	r3, r1, r3
 8000f96:	2001      	movs	r0, #1
 8000f98:	469e      	mov	lr, r3
 8000f9a:	2d00      	cmp	r5, #0
 8000f9c:	d0e0      	beq.n	8000f60 <__udivmoddi4+0xa4>
 8000f9e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000fa2:	e7dd      	b.n	8000f60 <__udivmoddi4+0xa4>
 8000fa4:	b902      	cbnz	r2, 8000fa8 <__udivmoddi4+0xec>
 8000fa6:	deff      	udf	#255	; 0xff
 8000fa8:	fab2 f282 	clz	r2, r2
 8000fac:	2a00      	cmp	r2, #0
 8000fae:	f040 8092 	bne.w	80010d6 <__udivmoddi4+0x21a>
 8000fb2:	eba1 010c 	sub.w	r1, r1, ip
 8000fb6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fba:	fa1f fe8c 	uxth.w	lr, ip
 8000fbe:	2601      	movs	r6, #1
 8000fc0:	0c20      	lsrs	r0, r4, #16
 8000fc2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000fc6:	fb07 1113 	mls	r1, r7, r3, r1
 8000fca:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000fce:	fb0e f003 	mul.w	r0, lr, r3
 8000fd2:	4288      	cmp	r0, r1
 8000fd4:	d908      	bls.n	8000fe8 <__udivmoddi4+0x12c>
 8000fd6:	eb1c 0101 	adds.w	r1, ip, r1
 8000fda:	f103 38ff 	add.w	r8, r3, #4294967295
 8000fde:	d202      	bcs.n	8000fe6 <__udivmoddi4+0x12a>
 8000fe0:	4288      	cmp	r0, r1
 8000fe2:	f200 80cb 	bhi.w	800117c <__udivmoddi4+0x2c0>
 8000fe6:	4643      	mov	r3, r8
 8000fe8:	1a09      	subs	r1, r1, r0
 8000fea:	b2a4      	uxth	r4, r4
 8000fec:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ff0:	fb07 1110 	mls	r1, r7, r0, r1
 8000ff4:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ff8:	fb0e fe00 	mul.w	lr, lr, r0
 8000ffc:	45a6      	cmp	lr, r4
 8000ffe:	d908      	bls.n	8001012 <__udivmoddi4+0x156>
 8001000:	eb1c 0404 	adds.w	r4, ip, r4
 8001004:	f100 31ff 	add.w	r1, r0, #4294967295
 8001008:	d202      	bcs.n	8001010 <__udivmoddi4+0x154>
 800100a:	45a6      	cmp	lr, r4
 800100c:	f200 80bb 	bhi.w	8001186 <__udivmoddi4+0x2ca>
 8001010:	4608      	mov	r0, r1
 8001012:	eba4 040e 	sub.w	r4, r4, lr
 8001016:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x9a>
 800101c:	f1c6 0720 	rsb	r7, r6, #32
 8001020:	40b3      	lsls	r3, r6
 8001022:	fa22 fc07 	lsr.w	ip, r2, r7
 8001026:	ea4c 0c03 	orr.w	ip, ip, r3
 800102a:	fa20 f407 	lsr.w	r4, r0, r7
 800102e:	fa01 f306 	lsl.w	r3, r1, r6
 8001032:	431c      	orrs	r4, r3
 8001034:	40f9      	lsrs	r1, r7
 8001036:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800103a:	fa00 f306 	lsl.w	r3, r0, r6
 800103e:	fbb1 f8f9 	udiv	r8, r1, r9
 8001042:	0c20      	lsrs	r0, r4, #16
 8001044:	fa1f fe8c 	uxth.w	lr, ip
 8001048:	fb09 1118 	mls	r1, r9, r8, r1
 800104c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8001050:	fb08 f00e 	mul.w	r0, r8, lr
 8001054:	4288      	cmp	r0, r1
 8001056:	fa02 f206 	lsl.w	r2, r2, r6
 800105a:	d90b      	bls.n	8001074 <__udivmoddi4+0x1b8>
 800105c:	eb1c 0101 	adds.w	r1, ip, r1
 8001060:	f108 3aff 	add.w	sl, r8, #4294967295
 8001064:	f080 8088 	bcs.w	8001178 <__udivmoddi4+0x2bc>
 8001068:	4288      	cmp	r0, r1
 800106a:	f240 8085 	bls.w	8001178 <__udivmoddi4+0x2bc>
 800106e:	f1a8 0802 	sub.w	r8, r8, #2
 8001072:	4461      	add	r1, ip
 8001074:	1a09      	subs	r1, r1, r0
 8001076:	b2a4      	uxth	r4, r4
 8001078:	fbb1 f0f9 	udiv	r0, r1, r9
 800107c:	fb09 1110 	mls	r1, r9, r0, r1
 8001080:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8001084:	fb00 fe0e 	mul.w	lr, r0, lr
 8001088:	458e      	cmp	lr, r1
 800108a:	d908      	bls.n	800109e <__udivmoddi4+0x1e2>
 800108c:	eb1c 0101 	adds.w	r1, ip, r1
 8001090:	f100 34ff 	add.w	r4, r0, #4294967295
 8001094:	d26c      	bcs.n	8001170 <__udivmoddi4+0x2b4>
 8001096:	458e      	cmp	lr, r1
 8001098:	d96a      	bls.n	8001170 <__udivmoddi4+0x2b4>
 800109a:	3802      	subs	r0, #2
 800109c:	4461      	add	r1, ip
 800109e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80010a2:	fba0 9402 	umull	r9, r4, r0, r2
 80010a6:	eba1 010e 	sub.w	r1, r1, lr
 80010aa:	42a1      	cmp	r1, r4
 80010ac:	46c8      	mov	r8, r9
 80010ae:	46a6      	mov	lr, r4
 80010b0:	d356      	bcc.n	8001160 <__udivmoddi4+0x2a4>
 80010b2:	d053      	beq.n	800115c <__udivmoddi4+0x2a0>
 80010b4:	b15d      	cbz	r5, 80010ce <__udivmoddi4+0x212>
 80010b6:	ebb3 0208 	subs.w	r2, r3, r8
 80010ba:	eb61 010e 	sbc.w	r1, r1, lr
 80010be:	fa01 f707 	lsl.w	r7, r1, r7
 80010c2:	fa22 f306 	lsr.w	r3, r2, r6
 80010c6:	40f1      	lsrs	r1, r6
 80010c8:	431f      	orrs	r7, r3
 80010ca:	e9c5 7100 	strd	r7, r1, [r5]
 80010ce:	2600      	movs	r6, #0
 80010d0:	4631      	mov	r1, r6
 80010d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010d6:	f1c2 0320 	rsb	r3, r2, #32
 80010da:	40d8      	lsrs	r0, r3
 80010dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80010e0:	fa21 f303 	lsr.w	r3, r1, r3
 80010e4:	4091      	lsls	r1, r2
 80010e6:	4301      	orrs	r1, r0
 80010e8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80010ec:	fa1f fe8c 	uxth.w	lr, ip
 80010f0:	fbb3 f0f7 	udiv	r0, r3, r7
 80010f4:	fb07 3610 	mls	r6, r7, r0, r3
 80010f8:	0c0b      	lsrs	r3, r1, #16
 80010fa:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80010fe:	fb00 f60e 	mul.w	r6, r0, lr
 8001102:	429e      	cmp	r6, r3
 8001104:	fa04 f402 	lsl.w	r4, r4, r2
 8001108:	d908      	bls.n	800111c <__udivmoddi4+0x260>
 800110a:	eb1c 0303 	adds.w	r3, ip, r3
 800110e:	f100 38ff 	add.w	r8, r0, #4294967295
 8001112:	d22f      	bcs.n	8001174 <__udivmoddi4+0x2b8>
 8001114:	429e      	cmp	r6, r3
 8001116:	d92d      	bls.n	8001174 <__udivmoddi4+0x2b8>
 8001118:	3802      	subs	r0, #2
 800111a:	4463      	add	r3, ip
 800111c:	1b9b      	subs	r3, r3, r6
 800111e:	b289      	uxth	r1, r1
 8001120:	fbb3 f6f7 	udiv	r6, r3, r7
 8001124:	fb07 3316 	mls	r3, r7, r6, r3
 8001128:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800112c:	fb06 f30e 	mul.w	r3, r6, lr
 8001130:	428b      	cmp	r3, r1
 8001132:	d908      	bls.n	8001146 <__udivmoddi4+0x28a>
 8001134:	eb1c 0101 	adds.w	r1, ip, r1
 8001138:	f106 38ff 	add.w	r8, r6, #4294967295
 800113c:	d216      	bcs.n	800116c <__udivmoddi4+0x2b0>
 800113e:	428b      	cmp	r3, r1
 8001140:	d914      	bls.n	800116c <__udivmoddi4+0x2b0>
 8001142:	3e02      	subs	r6, #2
 8001144:	4461      	add	r1, ip
 8001146:	1ac9      	subs	r1, r1, r3
 8001148:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 800114c:	e738      	b.n	8000fc0 <__udivmoddi4+0x104>
 800114e:	462e      	mov	r6, r5
 8001150:	4628      	mov	r0, r5
 8001152:	e705      	b.n	8000f60 <__udivmoddi4+0xa4>
 8001154:	4606      	mov	r6, r0
 8001156:	e6e3      	b.n	8000f20 <__udivmoddi4+0x64>
 8001158:	4618      	mov	r0, r3
 800115a:	e6f8      	b.n	8000f4e <__udivmoddi4+0x92>
 800115c:	454b      	cmp	r3, r9
 800115e:	d2a9      	bcs.n	80010b4 <__udivmoddi4+0x1f8>
 8001160:	ebb9 0802 	subs.w	r8, r9, r2
 8001164:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001168:	3801      	subs	r0, #1
 800116a:	e7a3      	b.n	80010b4 <__udivmoddi4+0x1f8>
 800116c:	4646      	mov	r6, r8
 800116e:	e7ea      	b.n	8001146 <__udivmoddi4+0x28a>
 8001170:	4620      	mov	r0, r4
 8001172:	e794      	b.n	800109e <__udivmoddi4+0x1e2>
 8001174:	4640      	mov	r0, r8
 8001176:	e7d1      	b.n	800111c <__udivmoddi4+0x260>
 8001178:	46d0      	mov	r8, sl
 800117a:	e77b      	b.n	8001074 <__udivmoddi4+0x1b8>
 800117c:	3b02      	subs	r3, #2
 800117e:	4461      	add	r1, ip
 8001180:	e732      	b.n	8000fe8 <__udivmoddi4+0x12c>
 8001182:	4630      	mov	r0, r6
 8001184:	e709      	b.n	8000f9a <__udivmoddi4+0xde>
 8001186:	4464      	add	r4, ip
 8001188:	3802      	subs	r0, #2
 800118a:	e742      	b.n	8001012 <__udivmoddi4+0x156>

0800118c <__aeabi_idiv0>:
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop

08001190 <Fusion_datas_init>:
static int64_t Timestamp = 0;

LSM6DSO_Axes_t acc_IMU;
LSM6DSO_Axes_t gyro_IMU;

void Fusion_datas_init(void){
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0

	INIT_IMU();
 8001194:	f000 fe78 	bl	8001e88 <INIT_IMU>

	/* Dynamic Inclinometer API initialization function */
	MotionDI_Initialize(&freq);
 8001198:	4817      	ldr	r0, [pc, #92]	; (80011f8 <Fusion_datas_init+0x68>)
 800119a:	f00d fdb1 	bl	800ed00 <MotionDI_Initialize>
	/* Optional: Get version */
	MotionDI_GetLibVersion(lib_version);
 800119e:	4817      	ldr	r0, [pc, #92]	; (80011fc <Fusion_datas_init+0x6c>)
 80011a0:	f011 fd36 	bl	8012c10 <MotionDI_GetLibVersion>

	/* Optional: Modify knobs settings & set the knobs */
	MotionDI_getKnobs(ipKnobs);
 80011a4:	4b16      	ldr	r3, [pc, #88]	; (8001200 <Fusion_datas_init+0x70>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4618      	mov	r0, r3
 80011aa:	f00e f8f9 	bl	800f3a0 <MotionDI_getKnobs>

	ipKnobs->AccKnob.CalType = MDI_CAL_CONTINUOUS;
 80011ae:	4b14      	ldr	r3, [pc, #80]	; (8001200 <Fusion_datas_init+0x70>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	2202      	movs	r2, #2
 80011b4:	711a      	strb	r2, [r3, #4]
	ipKnobs->GyrKnob.CalType = MDI_CAL_CONTINUOUS;
 80011b6:	4b12      	ldr	r3, [pc, #72]	; (8001200 <Fusion_datas_init+0x70>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	2202      	movs	r2, #2
 80011bc:	771a      	strb	r2, [r3, #28]

	BSP_SENSOR_ACC_GetOrientation(ipKnobs->AccOrientation);
 80011be:	4b10      	ldr	r3, [pc, #64]	; (8001200 <Fusion_datas_init+0x70>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	332c      	adds	r3, #44	; 0x2c
 80011c4:	4618      	mov	r0, r3
 80011c6:	f001 ff8c 	bl	80030e2 <BSP_SENSOR_ACC_GetOrientation>
	BSP_SENSOR_GYR_GetOrientation(ipKnobs->GyroOrientation);
 80011ca:	4b0d      	ldr	r3, [pc, #52]	; (8001200 <Fusion_datas_init+0x70>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	3330      	adds	r3, #48	; 0x30
 80011d0:	4618      	mov	r0, r3
 80011d2:	f001 ff9b 	bl	800310c <BSP_SENSOR_GYR_GetOrientation>

	ipKnobs->SFKnob.output_type = MDI_ENGINE_OUTPUT_ENU;
 80011d6:	4b0a      	ldr	r3, [pc, #40]	; (8001200 <Fusion_datas_init+0x70>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	2201      	movs	r2, #1
 80011dc:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	ipKnobs->SFKnob.modx = DECIMATION;
 80011e0:	4b07      	ldr	r3, [pc, #28]	; (8001200 <Fusion_datas_init+0x70>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	2201      	movs	r2, #1
 80011e6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

	MotionDI_setKnobs(ipKnobs);
 80011ea:	4b05      	ldr	r3, [pc, #20]	; (8001200 <Fusion_datas_init+0x70>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	4618      	mov	r0, r3
 80011f0:	f00e f8cc 	bl	800f38c <MotionDI_setKnobs>
}
 80011f4:	bf00      	nop
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	200011c0 	.word	0x200011c0
 80011fc:	20001d88 	.word	0x20001d88
 8001200:	200011c4 	.word	0x200011c4

08001204 <Fusion_datas>:


MDI_output_t Fusion_datas(void){
 8001204:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001206:	b087      	sub	sp, #28
 8001208:	af00      	add	r7, sp, #0
 800120a:	6178      	str	r0, [r7, #20]


	if(Flag_compute_fusion ==1){
 800120c:	4b46      	ldr	r3, [pc, #280]	; (8001328 <Fusion_datas+0x124>)
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	2b01      	cmp	r3, #1
 8001212:	d179      	bne.n	8001308 <Fusion_datas+0x104>

		Flag_compute_fusion =0;
 8001214:	4b44      	ldr	r3, [pc, #272]	; (8001328 <Fusion_datas+0x124>)
 8001216:	2200      	movs	r2, #0
 8001218:	701a      	strb	r2, [r3, #0]

		/* Get acceleration X/Y/Z in g */
		acc_IMU = Get_AXIS_ACC__IMU();
 800121a:	4e44      	ldr	r6, [pc, #272]	; (800132c <Fusion_datas+0x128>)
 800121c:	463b      	mov	r3, r7
 800121e:	4618      	mov	r0, r3
 8001220:	f000 fe7c 	bl	8001f1c <Get_AXIS_ACC__IMU>
 8001224:	463b      	mov	r3, r7
 8001226:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800122a:	e886 0007 	stmia.w	r6, {r0, r1, r2}
		/* Get angular velocity  X/Y/Z in mdps */
		gyro_IMU =   Get_AXIS_GYRO__IMU();
 800122e:	4e40      	ldr	r6, [pc, #256]	; (8001330 <Fusion_datas+0x12c>)
 8001230:	463b      	mov	r3, r7
 8001232:	4618      	mov	r0, r3
 8001234:	f000 fe5a 	bl	8001eec <Get_AXIS_GYRO__IMU>
 8001238:	463b      	mov	r3, r7
 800123a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800123e:	e886 0007 	stmia.w	r6, {r0, r1, r2}

		/* Convert acceleration from [mg] to [g] */
		data_in.Acc[0] = (float)acc_IMU.x * FROM_MG_TO_G;
 8001242:	4b3a      	ldr	r3, [pc, #232]	; (800132c <Fusion_datas+0x128>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	ee07 3a90 	vmov	s15, r3
 800124a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800124e:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8001334 <Fusion_datas+0x130>
 8001252:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001256:	4b38      	ldr	r3, [pc, #224]	; (8001338 <Fusion_datas+0x134>)
 8001258:	edc3 7a02 	vstr	s15, [r3, #8]
		data_in.Acc[1] = (float)acc_IMU.y * FROM_MG_TO_G;
 800125c:	4b33      	ldr	r3, [pc, #204]	; (800132c <Fusion_datas+0x128>)
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	ee07 3a90 	vmov	s15, r3
 8001264:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001268:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8001334 <Fusion_datas+0x130>
 800126c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001270:	4b31      	ldr	r3, [pc, #196]	; (8001338 <Fusion_datas+0x134>)
 8001272:	edc3 7a03 	vstr	s15, [r3, #12]
		data_in.Acc[2] = (float)acc_IMU.z * FROM_MG_TO_G;
 8001276:	4b2d      	ldr	r3, [pc, #180]	; (800132c <Fusion_datas+0x128>)
 8001278:	689b      	ldr	r3, [r3, #8]
 800127a:	ee07 3a90 	vmov	s15, r3
 800127e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001282:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8001334 <Fusion_datas+0x130>
 8001286:	ee67 7a87 	vmul.f32	s15, s15, s14
 800128a:	4b2b      	ldr	r3, [pc, #172]	; (8001338 <Fusion_datas+0x134>)
 800128c:	edc3 7a04 	vstr	s15, [r3, #16]

		/* Convert angular velocity from [mdps] to [dps] */
		data_in.Gyro[0] = (float)gyro_IMU.x * FROM_MG_TO_G;
 8001290:	4b27      	ldr	r3, [pc, #156]	; (8001330 <Fusion_datas+0x12c>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	ee07 3a90 	vmov	s15, r3
 8001298:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800129c:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8001334 <Fusion_datas+0x130>
 80012a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012a4:	4b24      	ldr	r3, [pc, #144]	; (8001338 <Fusion_datas+0x134>)
 80012a6:	edc3 7a05 	vstr	s15, [r3, #20]
		data_in.Gyro[1] = (float)gyro_IMU.y * FROM_MDPS_TO_DPS;
 80012aa:	4b21      	ldr	r3, [pc, #132]	; (8001330 <Fusion_datas+0x12c>)
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	ee07 3a90 	vmov	s15, r3
 80012b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012b6:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8001334 <Fusion_datas+0x130>
 80012ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012be:	4b1e      	ldr	r3, [pc, #120]	; (8001338 <Fusion_datas+0x134>)
 80012c0:	edc3 7a06 	vstr	s15, [r3, #24]
		data_in.Gyro[2] = (float)gyro_IMU.z * FROM_MDPS_TO_DPS;
 80012c4:	4b1a      	ldr	r3, [pc, #104]	; (8001330 <Fusion_datas+0x12c>)
 80012c6:	689b      	ldr	r3, [r3, #8]
 80012c8:	ee07 3a90 	vmov	s15, r3
 80012cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012d0:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8001334 <Fusion_datas+0x130>
 80012d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012d8:	4b17      	ldr	r3, [pc, #92]	; (8001338 <Fusion_datas+0x134>)
 80012da:	edc3 7a07 	vstr	s15, [r3, #28]

		//Increment sample time
		data_in.Timestamp = Timestamp;
 80012de:	4b17      	ldr	r3, [pc, #92]	; (800133c <Fusion_datas+0x138>)
 80012e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012e4:	4914      	ldr	r1, [pc, #80]	; (8001338 <Fusion_datas+0x134>)
 80012e6:	e9c1 2300 	strd	r2, r3, [r1]
		Timestamp += ALGO_PERIOD;
 80012ea:	4b14      	ldr	r3, [pc, #80]	; (800133c <Fusion_datas+0x138>)
 80012ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012f0:	f242 7110 	movw	r1, #10000	; 0x2710
 80012f4:	1854      	adds	r4, r2, r1
 80012f6:	f143 0500 	adc.w	r5, r3, #0
 80012fa:	4b10      	ldr	r3, [pc, #64]	; (800133c <Fusion_datas+0x138>)
 80012fc:	e9c3 4500 	strd	r4, r5, [r3]

		/* Run Dynamic Inclinometer algorithm */
		MotionDI_update(&data_out, &data_in);
 8001300:	490d      	ldr	r1, [pc, #52]	; (8001338 <Fusion_datas+0x134>)
 8001302:	480f      	ldr	r0, [pc, #60]	; (8001340 <Fusion_datas+0x13c>)
 8001304:	f00e f898 	bl	800f438 <MotionDI_update>


	}
	return data_out;
 8001308:	697b      	ldr	r3, [r7, #20]
 800130a:	4a0d      	ldr	r2, [pc, #52]	; (8001340 <Fusion_datas+0x13c>)
 800130c:	461c      	mov	r4, r3
 800130e:	4615      	mov	r5, r2
 8001310:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001312:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001314:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001316:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001318:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800131a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800131c:	682b      	ldr	r3, [r5, #0]
 800131e:	6023      	str	r3, [r4, #0]
}
 8001320:	6978      	ldr	r0, [r7, #20]
 8001322:	371c      	adds	r7, #28
 8001324:	46bd      	mov	sp, r7
 8001326:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001328:	20002130 	.word	0x20002130
 800132c:	20001e40 	.word	0x20001e40
 8001330:	20001e4c 	.word	0x20001e4c
 8001334:	3a83126f 	.word	0x3a83126f
 8001338:	20001de0 	.word	0x20001de0
 800133c:	20001e38 	.word	0x20001e38
 8001340:	20001e00 	.word	0x20001e00

08001344 <DRV_Init>:
#include "drv8311.h"
#include "pwm_driver.h"



void DRV_Init(void){
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af02      	add	r7, sp, #8
	//Init CS pin should default high
	HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_SET);
 800134a:	2201      	movs	r2, #1
 800134c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001350:	48c3      	ldr	r0, [pc, #780]	; (8001660 <DRV_Init+0x31c>)
 8001352:	f002 fe4f 	bl	8003ff4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(nSleep_GPIO_Port, nSleep_Pin, GPIO_PIN_SET);
 8001356:	2201      	movs	r2, #1
 8001358:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800135c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001360:	f002 fe48 	bl	8003ff4 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001364:	2001      	movs	r0, #1
 8001366:	f002 fa7b 	bl	8003860 <HAL_Delay>

	//Set PWM freq (reset = 0x0000 )
	//fill TX buffer for SPI--------------------------------------------
	buf_SPI_TX[0] = 0x00;               					//cmd
 800136a:	4bbe      	ldr	r3, [pc, #760]	; (8001664 <DRV_Init+0x320>)
 800136c:	2200      	movs	r2, #0
 800136e:	701a      	strb	r2, [r3, #0]
	buf_SPI_TX[1] = 0x00 | (DRV8311_REG_PWMG_PERIOD <<3);  	//reg adr + cmd
 8001370:	4bbc      	ldr	r3, [pc, #752]	; (8001664 <DRV_Init+0x320>)
 8001372:	22c0      	movs	r2, #192	; 0xc0
 8001374:	705a      	strb	r2, [r3, #1]
	buf_SPI_TX[2] = 0x00;									//data (si read osf)
 8001376:	4bbb      	ldr	r3, [pc, #748]	; (8001664 <DRV_Init+0x320>)
 8001378:	2200      	movs	r2, #0
 800137a:	709a      	strb	r2, [r3, #2]
	buf_SPI_TX[3] = 0xFF;									//data (si read osf)
 800137c:	4bb9      	ldr	r3, [pc, #740]	; (8001664 <DRV_Init+0x320>)
 800137e:	22ff      	movs	r2, #255	; 0xff
 8001380:	70da      	strb	r2, [r3, #3]
	//Send/Read Datas---------------------------------------------------
	HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_RESET);
 8001382:	2200      	movs	r2, #0
 8001384:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001388:	48b5      	ldr	r0, [pc, #724]	; (8001660 <DRV_Init+0x31c>)
 800138a:	f002 fe33 	bl	8003ff4 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t *)buf_SPI_TX, (uint8_t *)buf_SPI_RX, 4, HAL_MAX_DELAY);  //trame de 32bits=4octets
 800138e:	f04f 33ff 	mov.w	r3, #4294967295
 8001392:	9300      	str	r3, [sp, #0]
 8001394:	2304      	movs	r3, #4
 8001396:	4ab4      	ldr	r2, [pc, #720]	; (8001668 <DRV_Init+0x324>)
 8001398:	49b2      	ldr	r1, [pc, #712]	; (8001664 <DRV_Init+0x320>)
 800139a:	48b4      	ldr	r0, [pc, #720]	; (800166c <DRV_Init+0x328>)
 800139c:	f005 fa45 	bl	800682a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_SET);
 80013a0:	2201      	movs	r2, #1
 80013a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013a6:	48ae      	ldr	r0, [pc, #696]	; (8001660 <DRV_Init+0x31c>)
 80013a8:	f002 fe24 	bl	8003ff4 <HAL_GPIO_WritePin>
	//Read settings_____________________________________________________________
	//fill TX buffer for SPI--------------------------------------------
	buf_SPI_TX[0] = 0x80;               					//cmd
 80013ac:	4bad      	ldr	r3, [pc, #692]	; (8001664 <DRV_Init+0x320>)
 80013ae:	2280      	movs	r2, #128	; 0x80
 80013b0:	701a      	strb	r2, [r3, #0]
	buf_SPI_TX[1] = 0x00 | (DRV8311_REG_PWMG_PERIOD <<3);  	//reg adr + cmd
 80013b2:	4bac      	ldr	r3, [pc, #688]	; (8001664 <DRV_Init+0x320>)
 80013b4:	22c0      	movs	r2, #192	; 0xc0
 80013b6:	705a      	strb	r2, [r3, #1]
	buf_SPI_TX[2] = 0x00;									//data (si read osf)
 80013b8:	4baa      	ldr	r3, [pc, #680]	; (8001664 <DRV_Init+0x320>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	709a      	strb	r2, [r3, #2]
	buf_SPI_TX[3] = 0x00;									//data (si read osf)
 80013be:	4ba9      	ldr	r3, [pc, #676]	; (8001664 <DRV_Init+0x320>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	70da      	strb	r2, [r3, #3]
	//Send/Read Datas---------------------------------------------------
	HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_RESET);
 80013c4:	2200      	movs	r2, #0
 80013c6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013ca:	48a5      	ldr	r0, [pc, #660]	; (8001660 <DRV_Init+0x31c>)
 80013cc:	f002 fe12 	bl	8003ff4 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t *)buf_SPI_TX, (uint8_t *)buf_SPI_RX, 4, HAL_MAX_DELAY);  //trame de 32bits=4octets
 80013d0:	f04f 33ff 	mov.w	r3, #4294967295
 80013d4:	9300      	str	r3, [sp, #0]
 80013d6:	2304      	movs	r3, #4
 80013d8:	4aa3      	ldr	r2, [pc, #652]	; (8001668 <DRV_Init+0x324>)
 80013da:	49a2      	ldr	r1, [pc, #648]	; (8001664 <DRV_Init+0x320>)
 80013dc:	48a3      	ldr	r0, [pc, #652]	; (800166c <DRV_Init+0x328>)
 80013de:	f005 fa24 	bl	800682a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_SET);
 80013e2:	2201      	movs	r2, #1
 80013e4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013e8:	489d      	ldr	r0, [pc, #628]	; (8001660 <DRV_Init+0x31c>)
 80013ea:	f002 fe03 	bl	8003ff4 <HAL_GPIO_WritePin>

	//Set PWM duty_cycle A   (reset = 0x0000 )
	//fill TX buffer for SPI--------------------------------------------
	buf_SPI_TX[0] = 0x00;               					//cmd
 80013ee:	4b9d      	ldr	r3, [pc, #628]	; (8001664 <DRV_Init+0x320>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	701a      	strb	r2, [r3, #0]
	buf_SPI_TX[1] = 0x00 | (DRV8311_REG_PWMG_A_DUTY <<3);  	//reg adr + cmd
 80013f4:	4b9b      	ldr	r3, [pc, #620]	; (8001664 <DRV_Init+0x320>)
 80013f6:	22c8      	movs	r2, #200	; 0xc8
 80013f8:	705a      	strb	r2, [r3, #1]
	buf_SPI_TX[2] = 0x00;									//data (si read osf)
 80013fa:	4b9a      	ldr	r3, [pc, #616]	; (8001664 <DRV_Init+0x320>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	709a      	strb	r2, [r3, #2]
	buf_SPI_TX[3] = 0x00;									//data (si read osf)
 8001400:	4b98      	ldr	r3, [pc, #608]	; (8001664 <DRV_Init+0x320>)
 8001402:	2200      	movs	r2, #0
 8001404:	70da      	strb	r2, [r3, #3]
	//Send/Read Datas---------------------------------------------------
	HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_RESET);
 8001406:	2200      	movs	r2, #0
 8001408:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800140c:	4894      	ldr	r0, [pc, #592]	; (8001660 <DRV_Init+0x31c>)
 800140e:	f002 fdf1 	bl	8003ff4 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t *)buf_SPI_TX, (uint8_t *)buf_SPI_RX, 4, HAL_MAX_DELAY);  //trame de 32bits=4octets
 8001412:	f04f 33ff 	mov.w	r3, #4294967295
 8001416:	9300      	str	r3, [sp, #0]
 8001418:	2304      	movs	r3, #4
 800141a:	4a93      	ldr	r2, [pc, #588]	; (8001668 <DRV_Init+0x324>)
 800141c:	4991      	ldr	r1, [pc, #580]	; (8001664 <DRV_Init+0x320>)
 800141e:	4893      	ldr	r0, [pc, #588]	; (800166c <DRV_Init+0x328>)
 8001420:	f005 fa03 	bl	800682a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_SET);
 8001424:	2201      	movs	r2, #1
 8001426:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800142a:	488d      	ldr	r0, [pc, #564]	; (8001660 <DRV_Init+0x31c>)
 800142c:	f002 fde2 	bl	8003ff4 <HAL_GPIO_WritePin>
	//Read settings_____________________________________________________________
	//fill TX buffer for SPI--------------------------------------------
	buf_SPI_TX[0] = 0x80;               					//cmd
 8001430:	4b8c      	ldr	r3, [pc, #560]	; (8001664 <DRV_Init+0x320>)
 8001432:	2280      	movs	r2, #128	; 0x80
 8001434:	701a      	strb	r2, [r3, #0]
	buf_SPI_TX[1] = 0x00 | (DRV8311_REG_PWMG_A_DUTY <<3);  	//reg adr + cmd
 8001436:	4b8b      	ldr	r3, [pc, #556]	; (8001664 <DRV_Init+0x320>)
 8001438:	22c8      	movs	r2, #200	; 0xc8
 800143a:	705a      	strb	r2, [r3, #1]
	buf_SPI_TX[2] = 0x00;									//data (si read osf)
 800143c:	4b89      	ldr	r3, [pc, #548]	; (8001664 <DRV_Init+0x320>)
 800143e:	2200      	movs	r2, #0
 8001440:	709a      	strb	r2, [r3, #2]
	buf_SPI_TX[3] = 0x00;									//data (si read osf)
 8001442:	4b88      	ldr	r3, [pc, #544]	; (8001664 <DRV_Init+0x320>)
 8001444:	2200      	movs	r2, #0
 8001446:	70da      	strb	r2, [r3, #3]
	//Send/Read Datas---------------------------------------------------
	HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_RESET);
 8001448:	2200      	movs	r2, #0
 800144a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800144e:	4884      	ldr	r0, [pc, #528]	; (8001660 <DRV_Init+0x31c>)
 8001450:	f002 fdd0 	bl	8003ff4 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t *)buf_SPI_TX, (uint8_t *)buf_SPI_RX, 4, HAL_MAX_DELAY);  //trame de 32bits=4octets
 8001454:	f04f 33ff 	mov.w	r3, #4294967295
 8001458:	9300      	str	r3, [sp, #0]
 800145a:	2304      	movs	r3, #4
 800145c:	4a82      	ldr	r2, [pc, #520]	; (8001668 <DRV_Init+0x324>)
 800145e:	4981      	ldr	r1, [pc, #516]	; (8001664 <DRV_Init+0x320>)
 8001460:	4882      	ldr	r0, [pc, #520]	; (800166c <DRV_Init+0x328>)
 8001462:	f005 f9e2 	bl	800682a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_SET);
 8001466:	2201      	movs	r2, #1
 8001468:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800146c:	487c      	ldr	r0, [pc, #496]	; (8001660 <DRV_Init+0x31c>)
 800146e:	f002 fdc1 	bl	8003ff4 <HAL_GPIO_WritePin>

	//Set PWM duty_cycle B  (reset = 0x0000 )
	//fill TX buffer for SPI--------------------------------------------
	buf_SPI_TX[0] = 0x00;               					//cmd
 8001472:	4b7c      	ldr	r3, [pc, #496]	; (8001664 <DRV_Init+0x320>)
 8001474:	2200      	movs	r2, #0
 8001476:	701a      	strb	r2, [r3, #0]
	buf_SPI_TX[1] = 0x00 | (DRV8311_REG_PWMG_B_DUTY <<3);  	//reg adr + cmd
 8001478:	4b7a      	ldr	r3, [pc, #488]	; (8001664 <DRV_Init+0x320>)
 800147a:	22d0      	movs	r2, #208	; 0xd0
 800147c:	705a      	strb	r2, [r3, #1]
	buf_SPI_TX[2] = 0x00;									//data (si read osf)
 800147e:	4b79      	ldr	r3, [pc, #484]	; (8001664 <DRV_Init+0x320>)
 8001480:	2200      	movs	r2, #0
 8001482:	709a      	strb	r2, [r3, #2]
	buf_SPI_TX[3] = 0x00;									//data (si read osf)
 8001484:	4b77      	ldr	r3, [pc, #476]	; (8001664 <DRV_Init+0x320>)
 8001486:	2200      	movs	r2, #0
 8001488:	70da      	strb	r2, [r3, #3]
	//Send/Read Datas---------------------------------------------------
	HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_RESET);
 800148a:	2200      	movs	r2, #0
 800148c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001490:	4873      	ldr	r0, [pc, #460]	; (8001660 <DRV_Init+0x31c>)
 8001492:	f002 fdaf 	bl	8003ff4 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t *)buf_SPI_TX, (uint8_t *)buf_SPI_RX, 4, HAL_MAX_DELAY);  //trame de 32bits=4octets
 8001496:	f04f 33ff 	mov.w	r3, #4294967295
 800149a:	9300      	str	r3, [sp, #0]
 800149c:	2304      	movs	r3, #4
 800149e:	4a72      	ldr	r2, [pc, #456]	; (8001668 <DRV_Init+0x324>)
 80014a0:	4970      	ldr	r1, [pc, #448]	; (8001664 <DRV_Init+0x320>)
 80014a2:	4872      	ldr	r0, [pc, #456]	; (800166c <DRV_Init+0x328>)
 80014a4:	f005 f9c1 	bl	800682a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_SET);
 80014a8:	2201      	movs	r2, #1
 80014aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014ae:	486c      	ldr	r0, [pc, #432]	; (8001660 <DRV_Init+0x31c>)
 80014b0:	f002 fda0 	bl	8003ff4 <HAL_GPIO_WritePin>
	//Read settings_____________________________________________________________
	//fill TX buffer for SPI--------------------------------------------
	buf_SPI_TX[0] = 0x80;               					//cmd
 80014b4:	4b6b      	ldr	r3, [pc, #428]	; (8001664 <DRV_Init+0x320>)
 80014b6:	2280      	movs	r2, #128	; 0x80
 80014b8:	701a      	strb	r2, [r3, #0]
	buf_SPI_TX[1] = 0x00 | (DRV8311_REG_PWMG_B_DUTY <<3);  	//reg adr + cmd
 80014ba:	4b6a      	ldr	r3, [pc, #424]	; (8001664 <DRV_Init+0x320>)
 80014bc:	22d0      	movs	r2, #208	; 0xd0
 80014be:	705a      	strb	r2, [r3, #1]
	buf_SPI_TX[2] = 0x00;									//data (si read osf)
 80014c0:	4b68      	ldr	r3, [pc, #416]	; (8001664 <DRV_Init+0x320>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	709a      	strb	r2, [r3, #2]
	buf_SPI_TX[3] = 0x00;									//data (si read osf)
 80014c6:	4b67      	ldr	r3, [pc, #412]	; (8001664 <DRV_Init+0x320>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	70da      	strb	r2, [r3, #3]
	//Send/Read Datas---------------------------------------------------
	HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_RESET);
 80014cc:	2200      	movs	r2, #0
 80014ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014d2:	4863      	ldr	r0, [pc, #396]	; (8001660 <DRV_Init+0x31c>)
 80014d4:	f002 fd8e 	bl	8003ff4 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t *)buf_SPI_TX, (uint8_t *)buf_SPI_RX, 4, HAL_MAX_DELAY);  //trame de 32bits=4octets
 80014d8:	f04f 33ff 	mov.w	r3, #4294967295
 80014dc:	9300      	str	r3, [sp, #0]
 80014de:	2304      	movs	r3, #4
 80014e0:	4a61      	ldr	r2, [pc, #388]	; (8001668 <DRV_Init+0x324>)
 80014e2:	4960      	ldr	r1, [pc, #384]	; (8001664 <DRV_Init+0x320>)
 80014e4:	4861      	ldr	r0, [pc, #388]	; (800166c <DRV_Init+0x328>)
 80014e6:	f005 f9a0 	bl	800682a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_SET);
 80014ea:	2201      	movs	r2, #1
 80014ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014f0:	485b      	ldr	r0, [pc, #364]	; (8001660 <DRV_Init+0x31c>)
 80014f2:	f002 fd7f 	bl	8003ff4 <HAL_GPIO_WritePin>

	//Set PWM duty_cycle C (reset = 0x0000 )
	//fill TX buffer for SPI--------------------------------------------
	buf_SPI_TX[0] = 0x00 ;               					//cmd
 80014f6:	4b5b      	ldr	r3, [pc, #364]	; (8001664 <DRV_Init+0x320>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	701a      	strb	r2, [r3, #0]
	buf_SPI_TX[1] = 0x00 | (DRV8311_REG_PWMG_C_DUTY <<3);  	//reg adr + cmd
 80014fc:	4b59      	ldr	r3, [pc, #356]	; (8001664 <DRV_Init+0x320>)
 80014fe:	22d8      	movs	r2, #216	; 0xd8
 8001500:	705a      	strb	r2, [r3, #1]
	buf_SPI_TX[2] = 0x00;									//data (si read osf)
 8001502:	4b58      	ldr	r3, [pc, #352]	; (8001664 <DRV_Init+0x320>)
 8001504:	2200      	movs	r2, #0
 8001506:	709a      	strb	r2, [r3, #2]
	buf_SPI_TX[3] = 0x00;									//data (si read osf)
 8001508:	4b56      	ldr	r3, [pc, #344]	; (8001664 <DRV_Init+0x320>)
 800150a:	2200      	movs	r2, #0
 800150c:	70da      	strb	r2, [r3, #3]
	//Send/Read Datas---------------------------------------------------
	HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_RESET);
 800150e:	2200      	movs	r2, #0
 8001510:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001514:	4852      	ldr	r0, [pc, #328]	; (8001660 <DRV_Init+0x31c>)
 8001516:	f002 fd6d 	bl	8003ff4 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t *)buf_SPI_TX, (uint8_t *)buf_SPI_RX, 4, HAL_MAX_DELAY);  //trame de 32bits=4octets
 800151a:	f04f 33ff 	mov.w	r3, #4294967295
 800151e:	9300      	str	r3, [sp, #0]
 8001520:	2304      	movs	r3, #4
 8001522:	4a51      	ldr	r2, [pc, #324]	; (8001668 <DRV_Init+0x324>)
 8001524:	494f      	ldr	r1, [pc, #316]	; (8001664 <DRV_Init+0x320>)
 8001526:	4851      	ldr	r0, [pc, #324]	; (800166c <DRV_Init+0x328>)
 8001528:	f005 f97f 	bl	800682a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_SET);
 800152c:	2201      	movs	r2, #1
 800152e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001532:	484b      	ldr	r0, [pc, #300]	; (8001660 <DRV_Init+0x31c>)
 8001534:	f002 fd5e 	bl	8003ff4 <HAL_GPIO_WritePin>
	//Read settings_____________________________________________________________
	//fill TX buffer for SPI--------------------------------------------
	buf_SPI_TX[0] = 0x80;               					//cmd
 8001538:	4b4a      	ldr	r3, [pc, #296]	; (8001664 <DRV_Init+0x320>)
 800153a:	2280      	movs	r2, #128	; 0x80
 800153c:	701a      	strb	r2, [r3, #0]
	buf_SPI_TX[1] = 0x00 | (DRV8311_REG_PWMG_C_DUTY <<3);  	//reg adr + cmd
 800153e:	4b49      	ldr	r3, [pc, #292]	; (8001664 <DRV_Init+0x320>)
 8001540:	22d8      	movs	r2, #216	; 0xd8
 8001542:	705a      	strb	r2, [r3, #1]
	buf_SPI_TX[2] = 0x00;									//data (si read osf)
 8001544:	4b47      	ldr	r3, [pc, #284]	; (8001664 <DRV_Init+0x320>)
 8001546:	2200      	movs	r2, #0
 8001548:	709a      	strb	r2, [r3, #2]
	buf_SPI_TX[3] = 0x00;									//data (si read osf)
 800154a:	4b46      	ldr	r3, [pc, #280]	; (8001664 <DRV_Init+0x320>)
 800154c:	2200      	movs	r2, #0
 800154e:	70da      	strb	r2, [r3, #3]
	//Send/Read Datas---------------------------------------------------
	HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_RESET);
 8001550:	2200      	movs	r2, #0
 8001552:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001556:	4842      	ldr	r0, [pc, #264]	; (8001660 <DRV_Init+0x31c>)
 8001558:	f002 fd4c 	bl	8003ff4 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t *)buf_SPI_TX, (uint8_t *)buf_SPI_RX, 4, HAL_MAX_DELAY);  //trame de 32bits=4octets
 800155c:	f04f 33ff 	mov.w	r3, #4294967295
 8001560:	9300      	str	r3, [sp, #0]
 8001562:	2304      	movs	r3, #4
 8001564:	4a40      	ldr	r2, [pc, #256]	; (8001668 <DRV_Init+0x324>)
 8001566:	493f      	ldr	r1, [pc, #252]	; (8001664 <DRV_Init+0x320>)
 8001568:	4840      	ldr	r0, [pc, #256]	; (800166c <DRV_Init+0x328>)
 800156a:	f005 f95e 	bl	800682a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_SET);
 800156e:	2201      	movs	r2, #1
 8001570:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001574:	483a      	ldr	r0, [pc, #232]	; (8001660 <DRV_Init+0x31c>)
 8001576:	f002 fd3d 	bl	8003ff4 <HAL_GPIO_WritePin>
	HAL_Delay(1);*/


	//counter mode
	//fill TX buffer for SPI--------------------------------------------
	buf_SPI_TX[0] = 0x00;               					//cmd
 800157a:	4b3a      	ldr	r3, [pc, #232]	; (8001664 <DRV_Init+0x320>)
 800157c:	2200      	movs	r2, #0
 800157e:	701a      	strb	r2, [r3, #0]
	buf_SPI_TX[1] = 0x00 | (DRV8311_REG_PWMG_CTRL <<3);  	//reg adr + cmd
 8001580:	4b38      	ldr	r3, [pc, #224]	; (8001664 <DRV_Init+0x320>)
 8001582:	22e8      	movs	r2, #232	; 0xe8
 8001584:	705a      	strb	r2, [r3, #1]
	buf_SPI_TX[2] = 0x00 | (0x01);						//data (si read osf)
 8001586:	4b37      	ldr	r3, [pc, #220]	; (8001664 <DRV_Init+0x320>)
 8001588:	2201      	movs	r2, #1
 800158a:	709a      	strb	r2, [r3, #2]
	buf_SPI_TX[3] = 0x00;									//data (si read osf)
 800158c:	4b35      	ldr	r3, [pc, #212]	; (8001664 <DRV_Init+0x320>)
 800158e:	2200      	movs	r2, #0
 8001590:	70da      	strb	r2, [r3, #3]
	//Send/Read Datas---------------------------------------------------
	HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_RESET);
 8001592:	2200      	movs	r2, #0
 8001594:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001598:	4831      	ldr	r0, [pc, #196]	; (8001660 <DRV_Init+0x31c>)
 800159a:	f002 fd2b 	bl	8003ff4 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t *)buf_SPI_TX, (uint8_t *)buf_SPI_RX, 4, HAL_MAX_DELAY);  //trame de 32bits=4octets
 800159e:	f04f 33ff 	mov.w	r3, #4294967295
 80015a2:	9300      	str	r3, [sp, #0]
 80015a4:	2304      	movs	r3, #4
 80015a6:	4a30      	ldr	r2, [pc, #192]	; (8001668 <DRV_Init+0x324>)
 80015a8:	492e      	ldr	r1, [pc, #184]	; (8001664 <DRV_Init+0x320>)
 80015aa:	4830      	ldr	r0, [pc, #192]	; (800166c <DRV_Init+0x328>)
 80015ac:	f005 f93d 	bl	800682a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_SET);
 80015b0:	2201      	movs	r2, #1
 80015b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015b6:	482a      	ldr	r0, [pc, #168]	; (8001660 <DRV_Init+0x31c>)
 80015b8:	f002 fd1c 	bl	8003ff4 <HAL_GPIO_WritePin>
	//Read settings_____________________________________________________________
	//fill TX buffer for SPI--------------------------------------------
	buf_SPI_TX[0] = 0x80;               					//cmd
 80015bc:	4b29      	ldr	r3, [pc, #164]	; (8001664 <DRV_Init+0x320>)
 80015be:	2280      	movs	r2, #128	; 0x80
 80015c0:	701a      	strb	r2, [r3, #0]
	buf_SPI_TX[1] = 0x00 | (DRV8311_REG_PWMG_CTRL <<3);  	//reg adr + cmd
 80015c2:	4b28      	ldr	r3, [pc, #160]	; (8001664 <DRV_Init+0x320>)
 80015c4:	22e8      	movs	r2, #232	; 0xe8
 80015c6:	705a      	strb	r2, [r3, #1]
	buf_SPI_TX[2] = 0x00;									//data (si read osf)
 80015c8:	4b26      	ldr	r3, [pc, #152]	; (8001664 <DRV_Init+0x320>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	709a      	strb	r2, [r3, #2]
	buf_SPI_TX[3] = 0x00;									//data (si read osf)
 80015ce:	4b25      	ldr	r3, [pc, #148]	; (8001664 <DRV_Init+0x320>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	70da      	strb	r2, [r3, #3]
	//Send/Read Datas---------------------------------------------------
	HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_RESET);
 80015d4:	2200      	movs	r2, #0
 80015d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015da:	4821      	ldr	r0, [pc, #132]	; (8001660 <DRV_Init+0x31c>)
 80015dc:	f002 fd0a 	bl	8003ff4 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t *)buf_SPI_TX, (uint8_t *)buf_SPI_RX, 4, HAL_MAX_DELAY);  //trame de 32bits=4octets
 80015e0:	f04f 33ff 	mov.w	r3, #4294967295
 80015e4:	9300      	str	r3, [sp, #0]
 80015e6:	2304      	movs	r3, #4
 80015e8:	4a1f      	ldr	r2, [pc, #124]	; (8001668 <DRV_Init+0x324>)
 80015ea:	491e      	ldr	r1, [pc, #120]	; (8001664 <DRV_Init+0x320>)
 80015ec:	481f      	ldr	r0, [pc, #124]	; (800166c <DRV_Init+0x328>)
 80015ee:	f005 f91c 	bl	800682a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_SET);
 80015f2:	2201      	movs	r2, #1
 80015f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015f8:	4819      	ldr	r0, [pc, #100]	; (8001660 <DRV_Init+0x31c>)
 80015fa:	f002 fcfb 	bl	8003ff4 <HAL_GPIO_WritePin>

	//pwm state
	//fill TX buffer for SPI--------------------------------------------
	buf_SPI_TX[0] = 0x00;               					//cmd
 80015fe:	4b19      	ldr	r3, [pc, #100]	; (8001664 <DRV_Init+0x320>)
 8001600:	2200      	movs	r2, #0
 8001602:	701a      	strb	r2, [r3, #0]
	buf_SPI_TX[1] = 0x00 | (DRV8311_REG_PWM_STATE <<3);  	//reg adr + cmd
 8001604:	4b17      	ldr	r3, [pc, #92]	; (8001664 <DRV_Init+0x320>)
 8001606:	22e0      	movs	r2, #224	; 0xe0
 8001608:	705a      	strb	r2, [r3, #1]
	buf_SPI_TX[2] = 0x07;						//data (si read osf)
 800160a:	4b16      	ldr	r3, [pc, #88]	; (8001664 <DRV_Init+0x320>)
 800160c:	2207      	movs	r2, #7
 800160e:	709a      	strb	r2, [r3, #2]
	buf_SPI_TX[3] = 0x77;									//data (si read osf)
 8001610:	4b14      	ldr	r3, [pc, #80]	; (8001664 <DRV_Init+0x320>)
 8001612:	2277      	movs	r2, #119	; 0x77
 8001614:	70da      	strb	r2, [r3, #3]
	//Send/Read Datas---------------------------------------------------
	HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_RESET);
 8001616:	2200      	movs	r2, #0
 8001618:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800161c:	4810      	ldr	r0, [pc, #64]	; (8001660 <DRV_Init+0x31c>)
 800161e:	f002 fce9 	bl	8003ff4 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t *)buf_SPI_TX, (uint8_t *)buf_SPI_RX, 4, HAL_MAX_DELAY);  //trame de 32bits=4octets
 8001622:	f04f 33ff 	mov.w	r3, #4294967295
 8001626:	9300      	str	r3, [sp, #0]
 8001628:	2304      	movs	r3, #4
 800162a:	4a0f      	ldr	r2, [pc, #60]	; (8001668 <DRV_Init+0x324>)
 800162c:	490d      	ldr	r1, [pc, #52]	; (8001664 <DRV_Init+0x320>)
 800162e:	480f      	ldr	r0, [pc, #60]	; (800166c <DRV_Init+0x328>)
 8001630:	f005 f8fb 	bl	800682a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_SET);
 8001634:	2201      	movs	r2, #1
 8001636:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800163a:	4809      	ldr	r0, [pc, #36]	; (8001660 <DRV_Init+0x31c>)
 800163c:	f002 fcda 	bl	8003ff4 <HAL_GPIO_WritePin>
	//Read settings_____________________________________________________________
	//fill TX buffer for SPI--------------------------------------------
	buf_SPI_TX[0] = 0x80;               					//cmd
 8001640:	4b08      	ldr	r3, [pc, #32]	; (8001664 <DRV_Init+0x320>)
 8001642:	2280      	movs	r2, #128	; 0x80
 8001644:	701a      	strb	r2, [r3, #0]
	buf_SPI_TX[1] = 0x00 | (DRV8311_REG_PWM_STATE <<3);  	//reg adr + cmd
 8001646:	4b07      	ldr	r3, [pc, #28]	; (8001664 <DRV_Init+0x320>)
 8001648:	22e0      	movs	r2, #224	; 0xe0
 800164a:	705a      	strb	r2, [r3, #1]
	buf_SPI_TX[2] = 0x00;									//data (si read osf)
 800164c:	4b05      	ldr	r3, [pc, #20]	; (8001664 <DRV_Init+0x320>)
 800164e:	2200      	movs	r2, #0
 8001650:	709a      	strb	r2, [r3, #2]
	buf_SPI_TX[3] = 0x00;									//data (si read osf)
 8001652:	4b04      	ldr	r3, [pc, #16]	; (8001664 <DRV_Init+0x320>)
 8001654:	2200      	movs	r2, #0
 8001656:	70da      	strb	r2, [r3, #3]
	//Send/Read Datas---------------------------------------------------
	HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_RESET);
 8001658:	2200      	movs	r2, #0
 800165a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800165e:	e007      	b.n	8001670 <DRV_Init+0x32c>
 8001660:	48000400 	.word	0x48000400
 8001664:	200020d4 	.word	0x200020d4
 8001668:	200020e8 	.word	0x200020e8
 800166c:	20001f54 	.word	0x20001f54
 8001670:	482b      	ldr	r0, [pc, #172]	; (8001720 <DRV_Init+0x3dc>)
 8001672:	f002 fcbf 	bl	8003ff4 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t *)buf_SPI_TX, (uint8_t *)buf_SPI_RX, 4, HAL_MAX_DELAY);  //trame de 32bits=4octets
 8001676:	f04f 33ff 	mov.w	r3, #4294967295
 800167a:	9300      	str	r3, [sp, #0]
 800167c:	2304      	movs	r3, #4
 800167e:	4a29      	ldr	r2, [pc, #164]	; (8001724 <DRV_Init+0x3e0>)
 8001680:	4929      	ldr	r1, [pc, #164]	; (8001728 <DRV_Init+0x3e4>)
 8001682:	482a      	ldr	r0, [pc, #168]	; (800172c <DRV_Init+0x3e8>)
 8001684:	f005 f8d1 	bl	800682a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_SET);
 8001688:	2201      	movs	r2, #1
 800168a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800168e:	4824      	ldr	r0, [pc, #144]	; (8001720 <DRV_Init+0x3dc>)
 8001690:	f002 fcb0 	bl	8003ff4 <HAL_GPIO_WritePin>


	//Enable PWM Generation  (reset = 0x0000 ) + synchro
	//fill TX buffer for SPI--------------------------------------------
	buf_SPI_TX[0] = 0x00;               					//cmd
 8001694:	4b24      	ldr	r3, [pc, #144]	; (8001728 <DRV_Init+0x3e4>)
 8001696:	2200      	movs	r2, #0
 8001698:	701a      	strb	r2, [r3, #0]
	buf_SPI_TX[1] = 0x00 | (DRV8311_REG_PWMG_CTRL <<3);  	//reg adr + cmd
 800169a:	4b23      	ldr	r3, [pc, #140]	; (8001728 <DRV_Init+0x3e4>)
 800169c:	22e8      	movs	r2, #232	; 0xe8
 800169e:	705a      	strb	r2, [r3, #1]
	buf_SPI_TX[2] = 0x00 | (0x01<<2);						//data (si read osf)
 80016a0:	4b21      	ldr	r3, [pc, #132]	; (8001728 <DRV_Init+0x3e4>)
 80016a2:	2204      	movs	r2, #4
 80016a4:	709a      	strb	r2, [r3, #2]
	buf_SPI_TX[3] = 0x00 | (0x05<<5);									//data (si read osf)
 80016a6:	4b20      	ldr	r3, [pc, #128]	; (8001728 <DRV_Init+0x3e4>)
 80016a8:	22a0      	movs	r2, #160	; 0xa0
 80016aa:	70da      	strb	r2, [r3, #3]
	//Send/Read Datas---------------------------------------------------
	HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_RESET);
 80016ac:	2200      	movs	r2, #0
 80016ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016b2:	481b      	ldr	r0, [pc, #108]	; (8001720 <DRV_Init+0x3dc>)
 80016b4:	f002 fc9e 	bl	8003ff4 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t *)buf_SPI_TX, (uint8_t *)buf_SPI_RX, 4, HAL_MAX_DELAY);  //trame de 32bits=4octets
 80016b8:	f04f 33ff 	mov.w	r3, #4294967295
 80016bc:	9300      	str	r3, [sp, #0]
 80016be:	2304      	movs	r3, #4
 80016c0:	4a18      	ldr	r2, [pc, #96]	; (8001724 <DRV_Init+0x3e0>)
 80016c2:	4919      	ldr	r1, [pc, #100]	; (8001728 <DRV_Init+0x3e4>)
 80016c4:	4819      	ldr	r0, [pc, #100]	; (800172c <DRV_Init+0x3e8>)
 80016c6:	f005 f8b0 	bl	800682a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_SET);
 80016ca:	2201      	movs	r2, #1
 80016cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016d0:	4813      	ldr	r0, [pc, #76]	; (8001720 <DRV_Init+0x3dc>)
 80016d2:	f002 fc8f 	bl	8003ff4 <HAL_GPIO_WritePin>
	//Read settings_____________________________________________________________
	//fill TX buffer for SPI--------------------------------------------
	buf_SPI_TX[0] = 0x80;               					//cmd
 80016d6:	4b14      	ldr	r3, [pc, #80]	; (8001728 <DRV_Init+0x3e4>)
 80016d8:	2280      	movs	r2, #128	; 0x80
 80016da:	701a      	strb	r2, [r3, #0]
	buf_SPI_TX[1] = 0x00 | (DRV8311_REG_PWMG_CTRL <<3);  	//reg adr + cmd
 80016dc:	4b12      	ldr	r3, [pc, #72]	; (8001728 <DRV_Init+0x3e4>)
 80016de:	22e8      	movs	r2, #232	; 0xe8
 80016e0:	705a      	strb	r2, [r3, #1]
	buf_SPI_TX[2] = 0x00;									//data (si read osf)
 80016e2:	4b11      	ldr	r3, [pc, #68]	; (8001728 <DRV_Init+0x3e4>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	709a      	strb	r2, [r3, #2]
	buf_SPI_TX[3] = 0x00;									//data (si read osf)
 80016e8:	4b0f      	ldr	r3, [pc, #60]	; (8001728 <DRV_Init+0x3e4>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	70da      	strb	r2, [r3, #3]
	//Send/Read Datas---------------------------------------------------
	HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_RESET);
 80016ee:	2200      	movs	r2, #0
 80016f0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016f4:	480a      	ldr	r0, [pc, #40]	; (8001720 <DRV_Init+0x3dc>)
 80016f6:	f002 fc7d 	bl	8003ff4 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t *)buf_SPI_TX, (uint8_t *)buf_SPI_RX, 4, HAL_MAX_DELAY);  //trame de 32bits=4octets
 80016fa:	f04f 33ff 	mov.w	r3, #4294967295
 80016fe:	9300      	str	r3, [sp, #0]
 8001700:	2304      	movs	r3, #4
 8001702:	4a08      	ldr	r2, [pc, #32]	; (8001724 <DRV_Init+0x3e0>)
 8001704:	4908      	ldr	r1, [pc, #32]	; (8001728 <DRV_Init+0x3e4>)
 8001706:	4809      	ldr	r0, [pc, #36]	; (800172c <DRV_Init+0x3e8>)
 8001708:	f005 f88f 	bl	800682a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_SET);
 800170c:	2201      	movs	r2, #1
 800170e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001712:	4803      	ldr	r0, [pc, #12]	; (8001720 <DRV_Init+0x3dc>)
 8001714:	f002 fc6e 	bl	8003ff4 <HAL_GPIO_WritePin>

}
 8001718:	bf00      	nop
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	48000400 	.word	0x48000400
 8001724:	200020e8 	.word	0x200020e8
 8001728:	200020d4 	.word	0x200020d4
 800172c:	20001f54 	.word	0x20001f54

08001730 <LSM6DSO_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_RegisterBusIO(LSM6DSO_Object_t *pObj, LSM6DSO_IO_t *pIO)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b084      	sub	sp, #16
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 800173a:	2300      	movs	r3, #0
 800173c:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d103      	bne.n	800174c <LSM6DSO_RegisterBusIO+0x1c>
  {
    ret = LSM6DSO_ERROR;
 8001744:	f04f 33ff 	mov.w	r3, #4294967295
 8001748:	60fb      	str	r3, [r7, #12]
 800174a:	e04d      	b.n	80017e8 <LSM6DSO_RegisterBusIO+0xb8>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	681a      	ldr	r2, [r3, #0]
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	685a      	ldr	r2, [r3, #4]
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	689a      	ldr	r2, [r3, #8]
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	7b1a      	ldrb	r2, [r3, #12]
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	691a      	ldr	r2, [r3, #16]
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	695a      	ldr	r2, [r3, #20]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	699a      	ldr	r2, [r3, #24]
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	4a1b      	ldr	r2, [pc, #108]	; (80017f4 <LSM6DSO_RegisterBusIO+0xc4>)
 8001788:	621a      	str	r2, [r3, #32]
    pObj->Ctx.write_reg = WriteRegWrap;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	4a1a      	ldr	r2, [pc, #104]	; (80017f8 <LSM6DSO_RegisterBusIO+0xc8>)
 800178e:	61da      	str	r2, [r3, #28]

    //MODIFIED
    pObj->Ctx.handle   = pObj;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	687a      	ldr	r2, [r7, #4]
 8001794:	625a      	str	r2, [r3, #36]	; 0x24

    if (pObj->IO.Init == NULL)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d103      	bne.n	80017a6 <LSM6DSO_RegisterBusIO+0x76>
    {
      ret = LSM6DSO_ERROR;
 800179e:	f04f 33ff 	mov.w	r3, #4294967295
 80017a2:	60fb      	str	r3, [r7, #12]
 80017a4:	e020      	b.n	80017e8 <LSM6DSO_RegisterBusIO+0xb8>
    }
    else if (pObj->IO.Init() != LSM6DSO_OK)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4798      	blx	r3
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d003      	beq.n	80017ba <LSM6DSO_RegisterBusIO+0x8a>
    {
      ret = LSM6DSO_ERROR;
 80017b2:	f04f 33ff 	mov.w	r3, #4294967295
 80017b6:	60fb      	str	r3, [r7, #12]
 80017b8:	e016      	b.n	80017e8 <LSM6DSO_RegisterBusIO+0xb8>
    }
    else
    {
      if (pObj->IO.BusType == LSM6DSO_SPI_3WIRES_BUS) /* SPI 3-Wires */
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	689b      	ldr	r3, [r3, #8]
 80017be:	2b02      	cmp	r3, #2
 80017c0:	d112      	bne.n	80017e8 <LSM6DSO_RegisterBusIO+0xb8>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d10d      	bne.n	80017e8 <LSM6DSO_RegisterBusIO+0xb8>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x0C;
 80017cc:	230c      	movs	r3, #12
 80017ce:	72fb      	strb	r3, [r7, #11]

          if (LSM6DSO_Write_Reg(pObj, LSM6DSO_CTRL3_C, data) != LSM6DSO_OK)
 80017d0:	7afb      	ldrb	r3, [r7, #11]
 80017d2:	461a      	mov	r2, r3
 80017d4:	2112      	movs	r1, #18
 80017d6:	6878      	ldr	r0, [r7, #4]
 80017d8:	f000 fac4 	bl	8001d64 <LSM6DSO_Write_Reg>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d002      	beq.n	80017e8 <LSM6DSO_RegisterBusIO+0xb8>
          {
            ret = LSM6DSO_ERROR;
 80017e2:	f04f 33ff 	mov.w	r3, #4294967295
 80017e6:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 80017e8:	68fb      	ldr	r3, [r7, #12]
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	3710      	adds	r7, #16
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	08001d9b 	.word	0x08001d9b
 80017f8:	08001dd1 	.word	0x08001dd1

080017fc <LSM6DSO_Init>:
  * @brief  Initialize the LSM6DSO sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_Init(LSM6DSO_Object_t *pObj)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  /* Disable I3C */
  if (lsm6dso_i3c_disable_set(&(pObj->Ctx), LSM6DSO_I3C_DISABLE) != LSM6DSO_OK)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	331c      	adds	r3, #28
 8001808:	2180      	movs	r1, #128	; 0x80
 800180a:	4618      	mov	r0, r3
 800180c:	f001 f85e 	bl	80028cc <lsm6dso_i3c_disable_set>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d002      	beq.n	800181c <LSM6DSO_Init+0x20>
  {
    return LSM6DSO_ERROR;
 8001816:	f04f 33ff 	mov.w	r3, #4294967295
 800181a:	e060      	b.n	80018de <LSM6DSO_Init+0xe2>
  }

  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (lsm6dso_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSO_OK)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	331c      	adds	r3, #28
 8001820:	2101      	movs	r1, #1
 8001822:	4618      	mov	r0, r3
 8001824:	f001 f82c 	bl	8002880 <lsm6dso_auto_increment_set>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d002      	beq.n	8001834 <LSM6DSO_Init+0x38>
  {
    return LSM6DSO_ERROR;
 800182e:	f04f 33ff 	mov.w	r3, #4294967295
 8001832:	e054      	b.n	80018de <LSM6DSO_Init+0xe2>
  }

  /* Enable BDU */
  if (lsm6dso_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSO_OK)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	331c      	adds	r3, #28
 8001838:	2101      	movs	r1, #1
 800183a:	4618      	mov	r0, r3
 800183c:	f000 ff3e 	bl	80026bc <lsm6dso_block_data_update_set>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d002      	beq.n	800184c <LSM6DSO_Init+0x50>
  {
    return LSM6DSO_ERROR;
 8001846:	f04f 33ff 	mov.w	r3, #4294967295
 800184a:	e048      	b.n	80018de <LSM6DSO_Init+0xe2>
  }

  /* FIFO mode selection */
  if (lsm6dso_fifo_mode_set(&(pObj->Ctx), LSM6DSO_BYPASS_MODE) != LSM6DSO_OK)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	331c      	adds	r3, #28
 8001850:	2100      	movs	r1, #0
 8001852:	4618      	mov	r0, r3
 8001854:	f001 f880 	bl	8002958 <lsm6dso_fifo_mode_set>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d002      	beq.n	8001864 <LSM6DSO_Init+0x68>
  {
    return LSM6DSO_ERROR;
 800185e:	f04f 33ff 	mov.w	r3, #4294967295
 8001862:	e03c      	b.n	80018de <LSM6DSO_Init+0xe2>
  }

  /* Select default output data rate. */
  pObj->acc_odr = LSM6DSO_XL_ODR_104Hz;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2204      	movs	r2, #4
 8001868:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* Output data rate selection - power down. */
  if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), LSM6DSO_XL_ODR_OFF) != LSM6DSO_OK)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	331c      	adds	r3, #28
 8001870:	2100      	movs	r1, #0
 8001872:	4618      	mov	r0, r3
 8001874:	f000 fbf8 	bl	8002068 <lsm6dso_xl_data_rate_set>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d002      	beq.n	8001884 <LSM6DSO_Init+0x88>
  {
    return LSM6DSO_ERROR;
 800187e:	f04f 33ff 	mov.w	r3, #4294967295
 8001882:	e02c      	b.n	80018de <LSM6DSO_Init+0xe2>
  }

  /* Full scale selection. */
  if (lsm6dso_xl_full_scale_set(&(pObj->Ctx), LSM6DSO_2g) != LSM6DSO_OK)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	331c      	adds	r3, #28
 8001888:	2100      	movs	r1, #0
 800188a:	4618      	mov	r0, r3
 800188c:	f000 fb8e 	bl	8001fac <lsm6dso_xl_full_scale_set>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d002      	beq.n	800189c <LSM6DSO_Init+0xa0>
  {
    return LSM6DSO_ERROR;
 8001896:	f04f 33ff 	mov.w	r3, #4294967295
 800189a:	e020      	b.n	80018de <LSM6DSO_Init+0xe2>
  }

  /* Select default output data rate. */
  pObj->gyro_odr = LSM6DSO_GY_ODR_104Hz;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2204      	movs	r2, #4
 80018a0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Output data rate selection - power down. */
  if (lsm6dso_gy_data_rate_set(&(pObj->Ctx), LSM6DSO_GY_ODR_OFF) != LSM6DSO_OK)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	331c      	adds	r3, #28
 80018a8:	2100      	movs	r1, #0
 80018aa:	4618      	mov	r0, r3
 80018ac:	f000 fda8 	bl	8002400 <lsm6dso_gy_data_rate_set>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d002      	beq.n	80018bc <LSM6DSO_Init+0xc0>
  {
    return LSM6DSO_ERROR;
 80018b6:	f04f 33ff 	mov.w	r3, #4294967295
 80018ba:	e010      	b.n	80018de <LSM6DSO_Init+0xe2>
  }

  /* Full scale selection. */
  if (lsm6dso_gy_full_scale_set(&(pObj->Ctx), LSM6DSO_2000dps) != LSM6DSO_OK)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	331c      	adds	r3, #28
 80018c0:	2106      	movs	r1, #6
 80018c2:	4618      	mov	r0, r3
 80018c4:	f000 fd34 	bl	8002330 <lsm6dso_gy_full_scale_set>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d002      	beq.n	80018d4 <LSM6DSO_Init+0xd8>
  {
    return LSM6DSO_ERROR;
 80018ce:	f04f 33ff 	mov.w	r3, #4294967295
 80018d2:	e004      	b.n	80018de <LSM6DSO_Init+0xe2>
  }

  pObj->is_initialized = 1;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2201      	movs	r2, #1
 80018d8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LSM6DSO_OK;
 80018dc:	2300      	movs	r3, #0
}
 80018de:	4618      	mov	r0, r3
 80018e0:	3708      	adds	r7, #8
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}

080018e6 <LSM6DSO_DeInit>:
  * @brief  Deinitialize the LSM6DSO sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_DeInit(LSM6DSO_Object_t *pObj)
{
 80018e6:	b580      	push	{r7, lr}
 80018e8:	b082      	sub	sp, #8
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (LSM6DSO_ACC_Disable(pObj) != LSM6DSO_OK)
 80018ee:	6878      	ldr	r0, [r7, #4]
 80018f0:	f000 f872 	bl	80019d8 <LSM6DSO_ACC_Disable>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d002      	beq.n	8001900 <LSM6DSO_DeInit+0x1a>
  {
    return LSM6DSO_ERROR;
 80018fa:	f04f 33ff 	mov.w	r3, #4294967295
 80018fe:	e015      	b.n	800192c <LSM6DSO_DeInit+0x46>
  }

  if (LSM6DSO_GYRO_Disable(pObj) != LSM6DSO_OK)
 8001900:	6878      	ldr	r0, [r7, #4]
 8001902:	f000 f95a 	bl	8001bba <LSM6DSO_GYRO_Disable>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d002      	beq.n	8001912 <LSM6DSO_DeInit+0x2c>
  {
    return LSM6DSO_ERROR;
 800190c:	f04f 33ff 	mov.w	r3, #4294967295
 8001910:	e00c      	b.n	800192c <LSM6DSO_DeInit+0x46>
  }

  /* Reset output data rate. */
  pObj->acc_odr = LSM6DSO_XL_ODR_OFF;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2200      	movs	r2, #0
 8001916:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  pObj->gyro_odr = LSM6DSO_GY_ODR_OFF;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2200      	movs	r2, #0
 800191e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  pObj->is_initialized = 0;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2200      	movs	r2, #0
 8001926:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LSM6DSO_OK;
 800192a:	2300      	movs	r3, #0
}
 800192c:	4618      	mov	r0, r3
 800192e:	3708      	adds	r7, #8
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}

08001934 <LSM6DSO_GetCapabilities>:
  * @param  pObj Component object pointer
  * @param  Capabilities pointer to LSM6DSO sensor capabilities
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GetCapabilities(LSM6DSO_Object_t *pObj, LSM6DSO_Capabilities_t *Capabilities)
{
 8001934:	b480      	push	{r7}
 8001936:	b083      	sub	sp, #12
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
 800193c:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 1;
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	2201      	movs	r2, #1
 8001942:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 1;
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	2201      	movs	r2, #1
 8001948:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 0;
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	2200      	movs	r2, #0
 800194e:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	2200      	movs	r2, #0
 8001954:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 2000;
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800195c:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 16;
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	2210      	movs	r2, #16
 8001962:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 0;
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	2200      	movs	r2, #0
 8001968:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 6660.0f;
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	4a07      	ldr	r2, [pc, #28]	; (800198c <LSM6DSO_GetCapabilities+0x58>)
 800196e:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 6660.0f;
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	4a06      	ldr	r2, [pc, #24]	; (800198c <LSM6DSO_GetCapabilities+0x58>)
 8001974:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 0.0f;
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	f04f 0200 	mov.w	r2, #0
 800197c:	619a      	str	r2, [r3, #24]
  return LSM6DSO_OK;
 800197e:	2300      	movs	r3, #0
}
 8001980:	4618      	mov	r0, r3
 8001982:	370c      	adds	r7, #12
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr
 800198c:	45d02000 	.word	0x45d02000

08001990 <LSM6DSO_ACC_Enable>:
  * @brief  Enable the LSM6DSO accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_Enable(LSM6DSO_Object_t *pObj)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800199e:	2b01      	cmp	r3, #1
 80019a0:	d101      	bne.n	80019a6 <LSM6DSO_ACC_Enable+0x16>
  {
    return LSM6DSO_OK;
 80019a2:	2300      	movs	r3, #0
 80019a4:	e014      	b.n	80019d0 <LSM6DSO_ACC_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != LSM6DSO_OK)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	f103 021c 	add.w	r2, r3, #28
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80019b2:	4619      	mov	r1, r3
 80019b4:	4610      	mov	r0, r2
 80019b6:	f000 fb57 	bl	8002068 <lsm6dso_xl_data_rate_set>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d002      	beq.n	80019c6 <LSM6DSO_ACC_Enable+0x36>
  {
    return LSM6DSO_ERROR;
 80019c0:	f04f 33ff 	mov.w	r3, #4294967295
 80019c4:	e004      	b.n	80019d0 <LSM6DSO_ACC_Enable+0x40>
  }

  pObj->acc_is_enabled = 1;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2201      	movs	r2, #1
 80019ca:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LSM6DSO_OK;
 80019ce:	2300      	movs	r3, #0
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	3708      	adds	r7, #8
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}

080019d8 <LSM6DSO_ACC_Disable>:
  * @brief  Disable the LSM6DSO accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_Disable(LSM6DSO_Object_t *pObj)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->acc_is_enabled == 0U)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d101      	bne.n	80019ee <LSM6DSO_ACC_Disable+0x16>
  {
    return LSM6DSO_OK;
 80019ea:	2300      	movs	r3, #0
 80019ec:	e01f      	b.n	8001a2e <LSM6DSO_ACC_Disable+0x56>
  }

  /* Get current output data rate. */
  if (lsm6dso_xl_data_rate_get(&(pObj->Ctx), &pObj->acc_odr) != LSM6DSO_OK)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	f103 021c 	add.w	r2, r3, #28
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	332b      	adds	r3, #43	; 0x2b
 80019f8:	4619      	mov	r1, r3
 80019fa:	4610      	mov	r0, r2
 80019fc:	f000 fc30 	bl	8002260 <lsm6dso_xl_data_rate_get>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d002      	beq.n	8001a0c <LSM6DSO_ACC_Disable+0x34>
  {
    return LSM6DSO_ERROR;
 8001a06:	f04f 33ff 	mov.w	r3, #4294967295
 8001a0a:	e010      	b.n	8001a2e <LSM6DSO_ACC_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), LSM6DSO_XL_ODR_OFF) != LSM6DSO_OK)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	331c      	adds	r3, #28
 8001a10:	2100      	movs	r1, #0
 8001a12:	4618      	mov	r0, r3
 8001a14:	f000 fb28 	bl	8002068 <lsm6dso_xl_data_rate_set>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d002      	beq.n	8001a24 <LSM6DSO_ACC_Disable+0x4c>
  {
    return LSM6DSO_ERROR;
 8001a1e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a22:	e004      	b.n	8001a2e <LSM6DSO_ACC_Disable+0x56>
  }

  pObj->acc_is_enabled = 0;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2200      	movs	r2, #0
 8001a28:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LSM6DSO_OK;
 8001a2c:	2300      	movs	r3, #0
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	3708      	adds	r7, #8
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
	...

08001a38 <LSM6DSO_ACC_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_GetSensitivity(LSM6DSO_Object_t *pObj, float_t *Sensitivity)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b084      	sub	sp, #16
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
 8001a40:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 8001a42:	2300      	movs	r3, #0
 8001a44:	60fb      	str	r3, [r7, #12]
  lsm6dso_fs_xl_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dso_xl_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSO_OK)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	331c      	adds	r3, #28
 8001a4a:	f107 020b 	add.w	r2, r7, #11
 8001a4e:	4611      	mov	r1, r2
 8001a50:	4618      	mov	r0, r3
 8001a52:	f000 fad1 	bl	8001ff8 <lsm6dso_xl_full_scale_get>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d002      	beq.n	8001a62 <LSM6DSO_ACC_GetSensitivity+0x2a>
  {
    return LSM6DSO_ERROR;
 8001a5c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a60:	e023      	b.n	8001aaa <LSM6DSO_ACC_GetSensitivity+0x72>
  }

  /* Store the Sensitivity based on actual full scale. */
  switch (full_scale)
 8001a62:	7afb      	ldrb	r3, [r7, #11]
 8001a64:	2b03      	cmp	r3, #3
 8001a66:	d81b      	bhi.n	8001aa0 <LSM6DSO_ACC_GetSensitivity+0x68>
 8001a68:	a201      	add	r2, pc, #4	; (adr r2, 8001a70 <LSM6DSO_ACC_GetSensitivity+0x38>)
 8001a6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a6e:	bf00      	nop
 8001a70:	08001a81 	.word	0x08001a81
 8001a74:	08001a99 	.word	0x08001a99
 8001a78:	08001a89 	.word	0x08001a89
 8001a7c:	08001a91 	.word	0x08001a91
  {
    case LSM6DSO_2g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_2G;
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	4a0c      	ldr	r2, [pc, #48]	; (8001ab4 <LSM6DSO_ACC_GetSensitivity+0x7c>)
 8001a84:	601a      	str	r2, [r3, #0]
      break;
 8001a86:	e00f      	b.n	8001aa8 <LSM6DSO_ACC_GetSensitivity+0x70>

    case LSM6DSO_4g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_4G;
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	4a0b      	ldr	r2, [pc, #44]	; (8001ab8 <LSM6DSO_ACC_GetSensitivity+0x80>)
 8001a8c:	601a      	str	r2, [r3, #0]
      break;
 8001a8e:	e00b      	b.n	8001aa8 <LSM6DSO_ACC_GetSensitivity+0x70>

    case LSM6DSO_8g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_8G;
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	4a0a      	ldr	r2, [pc, #40]	; (8001abc <LSM6DSO_ACC_GetSensitivity+0x84>)
 8001a94:	601a      	str	r2, [r3, #0]
      break;
 8001a96:	e007      	b.n	8001aa8 <LSM6DSO_ACC_GetSensitivity+0x70>

    case LSM6DSO_16g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_16G;
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	4a09      	ldr	r2, [pc, #36]	; (8001ac0 <LSM6DSO_ACC_GetSensitivity+0x88>)
 8001a9c:	601a      	str	r2, [r3, #0]
      break;
 8001a9e:	e003      	b.n	8001aa8 <LSM6DSO_ACC_GetSensitivity+0x70>

    default:
      ret = LSM6DSO_ERROR;
 8001aa0:	f04f 33ff 	mov.w	r3, #4294967295
 8001aa4:	60fb      	str	r3, [r7, #12]
      break;
 8001aa6:	bf00      	nop
  }

  return ret;
 8001aa8:	68fb      	ldr	r3, [r7, #12]
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	3710      	adds	r7, #16
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	3d79db23 	.word	0x3d79db23
 8001ab8:	3df9db23 	.word	0x3df9db23
 8001abc:	3e79db23 	.word	0x3e79db23
 8001ac0:	3ef9db23 	.word	0x3ef9db23

08001ac4 <LSM6DSO_ACC_GetAxes>:
  * @param  pObj the device pObj
  * @param  Acceleration pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_GetAxes(LSM6DSO_Object_t *pObj, LSM6DSO_Axes_t *Acceleration)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b086      	sub	sp, #24
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	6039      	str	r1, [r7, #0]
  lsm6dso_axis3bit16_t data_raw;
  float_t sensitivity = 0.0f;
 8001ace:	f04f 0300 	mov.w	r3, #0
 8001ad2:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (lsm6dso_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSO_OK)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	331c      	adds	r3, #28
 8001ad8:	f107 0210 	add.w	r2, r7, #16
 8001adc:	4611      	mov	r1, r2
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f000 fe5d 	bl	800279e <lsm6dso_acceleration_raw_get>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d002      	beq.n	8001af0 <LSM6DSO_ACC_GetAxes+0x2c>
  {
    return LSM6DSO_ERROR;
 8001aea:	f04f 33ff 	mov.w	r3, #4294967295
 8001aee:	e03c      	b.n	8001b6a <LSM6DSO_ACC_GetAxes+0xa6>
  }

  /* Get LSM6DSO actual sensitivity. */
  if (LSM6DSO_ACC_GetSensitivity(pObj, &sensitivity) != LSM6DSO_OK)
 8001af0:	f107 030c 	add.w	r3, r7, #12
 8001af4:	4619      	mov	r1, r3
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	f7ff ff9e 	bl	8001a38 <LSM6DSO_ACC_GetSensitivity>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d002      	beq.n	8001b08 <LSM6DSO_ACC_GetAxes+0x44>
  {
    return LSM6DSO_ERROR;
 8001b02:	f04f 33ff 	mov.w	r3, #4294967295
 8001b06:	e030      	b.n	8001b6a <LSM6DSO_ACC_GetAxes+0xa6>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float_t)((float_t)data_raw.i16bit[0] * sensitivity));
 8001b08:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001b0c:	ee07 3a90 	vmov	s15, r3
 8001b10:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b14:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b1c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b20:	ee17 2a90 	vmov	r2, s15
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float_t)((float_t)data_raw.i16bit[1] * sensitivity));
 8001b28:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001b2c:	ee07 3a90 	vmov	s15, r3
 8001b30:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b34:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b3c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b40:	ee17 2a90 	vmov	r2, s15
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float_t)((float_t)data_raw.i16bit[2] * sensitivity));
 8001b48:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001b4c:	ee07 3a90 	vmov	s15, r3
 8001b50:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b54:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b5c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b60:	ee17 2a90 	vmov	r2, s15
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	609a      	str	r2, [r3, #8]

  return LSM6DSO_OK;
 8001b68:	2300      	movs	r3, #0
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	3718      	adds	r7, #24
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}

08001b72 <LSM6DSO_GYRO_Enable>:
  * @brief  Enable the LSM6DSO gyroscope sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_Enable(LSM6DSO_Object_t *pObj)
{
 8001b72:	b580      	push	{r7, lr}
 8001b74:	b082      	sub	sp, #8
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->gyro_is_enabled == 1U)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d101      	bne.n	8001b88 <LSM6DSO_GYRO_Enable+0x16>
  {
    return LSM6DSO_OK;
 8001b84:	2300      	movs	r3, #0
 8001b86:	e014      	b.n	8001bb2 <LSM6DSO_GYRO_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dso_gy_data_rate_set(&(pObj->Ctx), pObj->gyro_odr) != LSM6DSO_OK)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	f103 021c 	add.w	r2, r3, #28
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001b94:	4619      	mov	r1, r3
 8001b96:	4610      	mov	r0, r2
 8001b98:	f000 fc32 	bl	8002400 <lsm6dso_gy_data_rate_set>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d002      	beq.n	8001ba8 <LSM6DSO_GYRO_Enable+0x36>
  {
    return LSM6DSO_ERROR;
 8001ba2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ba6:	e004      	b.n	8001bb2 <LSM6DSO_GYRO_Enable+0x40>
  }

  pObj->gyro_is_enabled = 1;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2201      	movs	r2, #1
 8001bac:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return LSM6DSO_OK;
 8001bb0:	2300      	movs	r3, #0
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	3708      	adds	r7, #8
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}

08001bba <LSM6DSO_GYRO_Disable>:
  * @brief  Disable the LSM6DSO gyroscope sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_Disable(LSM6DSO_Object_t *pObj)
{
 8001bba:	b580      	push	{r7, lr}
 8001bbc:	b082      	sub	sp, #8
 8001bbe:	af00      	add	r7, sp, #0
 8001bc0:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->gyro_is_enabled == 0U)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d101      	bne.n	8001bd0 <LSM6DSO_GYRO_Disable+0x16>
  {
    return LSM6DSO_OK;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	e01f      	b.n	8001c10 <LSM6DSO_GYRO_Disable+0x56>
  }

  /* Get current output data rate. */
  if (lsm6dso_gy_data_rate_get(&(pObj->Ctx), &pObj->gyro_odr) != LSM6DSO_OK)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	f103 021c 	add.w	r2, r3, #28
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	332c      	adds	r3, #44	; 0x2c
 8001bda:	4619      	mov	r1, r3
 8001bdc:	4610      	mov	r0, r2
 8001bde:	f000 fd0b 	bl	80025f8 <lsm6dso_gy_data_rate_get>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d002      	beq.n	8001bee <LSM6DSO_GYRO_Disable+0x34>
  {
    return LSM6DSO_ERROR;
 8001be8:	f04f 33ff 	mov.w	r3, #4294967295
 8001bec:	e010      	b.n	8001c10 <LSM6DSO_GYRO_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (lsm6dso_gy_data_rate_set(&(pObj->Ctx), LSM6DSO_GY_ODR_OFF) != LSM6DSO_OK)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	331c      	adds	r3, #28
 8001bf2:	2100      	movs	r1, #0
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f000 fc03 	bl	8002400 <lsm6dso_gy_data_rate_set>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d002      	beq.n	8001c06 <LSM6DSO_GYRO_Disable+0x4c>
  {
    return LSM6DSO_ERROR;
 8001c00:	f04f 33ff 	mov.w	r3, #4294967295
 8001c04:	e004      	b.n	8001c10 <LSM6DSO_GYRO_Disable+0x56>
  }

  pObj->gyro_is_enabled = 0;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2200      	movs	r2, #0
 8001c0a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return LSM6DSO_OK;
 8001c0e:	2300      	movs	r3, #0
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	3708      	adds	r7, #8
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}

08001c18 <LSM6DSO_GYRO_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_GetSensitivity(LSM6DSO_Object_t *pObj, float_t *Sensitivity)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b084      	sub	sp, #16
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
 8001c20:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 8001c22:	2300      	movs	r3, #0
 8001c24:	60fb      	str	r3, [r7, #12]
  lsm6dso_fs_g_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dso_gy_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSO_OK)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	331c      	adds	r3, #28
 8001c2a:	f107 020b 	add.w	r2, r7, #11
 8001c2e:	4611      	mov	r1, r2
 8001c30:	4618      	mov	r0, r3
 8001c32:	f000 fba3 	bl	800237c <lsm6dso_gy_full_scale_get>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d002      	beq.n	8001c42 <LSM6DSO_GYRO_GetSensitivity+0x2a>
  {
    return LSM6DSO_ERROR;
 8001c3c:	f04f 33ff 	mov.w	r3, #4294967295
 8001c40:	e02d      	b.n	8001c9e <LSM6DSO_GYRO_GetSensitivity+0x86>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (full_scale)
 8001c42:	7afb      	ldrb	r3, [r7, #11]
 8001c44:	2b06      	cmp	r3, #6
 8001c46:	d825      	bhi.n	8001c94 <LSM6DSO_GYRO_GetSensitivity+0x7c>
 8001c48:	a201      	add	r2, pc, #4	; (adr r2, 8001c50 <LSM6DSO_GYRO_GetSensitivity+0x38>)
 8001c4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c4e:	bf00      	nop
 8001c50:	08001c75 	.word	0x08001c75
 8001c54:	08001c6d 	.word	0x08001c6d
 8001c58:	08001c7d 	.word	0x08001c7d
 8001c5c:	08001c95 	.word	0x08001c95
 8001c60:	08001c85 	.word	0x08001c85
 8001c64:	08001c95 	.word	0x08001c95
 8001c68:	08001c8d 	.word	0x08001c8d
  {
    case LSM6DSO_125dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_125DPS;
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	4a0e      	ldr	r2, [pc, #56]	; (8001ca8 <LSM6DSO_GYRO_GetSensitivity+0x90>)
 8001c70:	601a      	str	r2, [r3, #0]
      break;
 8001c72:	e013      	b.n	8001c9c <LSM6DSO_GYRO_GetSensitivity+0x84>

    case LSM6DSO_250dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_250DPS;
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	4a0d      	ldr	r2, [pc, #52]	; (8001cac <LSM6DSO_GYRO_GetSensitivity+0x94>)
 8001c78:	601a      	str	r2, [r3, #0]
      break;
 8001c7a:	e00f      	b.n	8001c9c <LSM6DSO_GYRO_GetSensitivity+0x84>

    case LSM6DSO_500dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_500DPS;
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	4a0c      	ldr	r2, [pc, #48]	; (8001cb0 <LSM6DSO_GYRO_GetSensitivity+0x98>)
 8001c80:	601a      	str	r2, [r3, #0]
      break;
 8001c82:	e00b      	b.n	8001c9c <LSM6DSO_GYRO_GetSensitivity+0x84>

    case LSM6DSO_1000dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_1000DPS;
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	4a0b      	ldr	r2, [pc, #44]	; (8001cb4 <LSM6DSO_GYRO_GetSensitivity+0x9c>)
 8001c88:	601a      	str	r2, [r3, #0]
      break;
 8001c8a:	e007      	b.n	8001c9c <LSM6DSO_GYRO_GetSensitivity+0x84>

    case LSM6DSO_2000dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_2000DPS;
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	4a0a      	ldr	r2, [pc, #40]	; (8001cb8 <LSM6DSO_GYRO_GetSensitivity+0xa0>)
 8001c90:	601a      	str	r2, [r3, #0]
      break;
 8001c92:	e003      	b.n	8001c9c <LSM6DSO_GYRO_GetSensitivity+0x84>

    default:
      ret = LSM6DSO_ERROR;
 8001c94:	f04f 33ff 	mov.w	r3, #4294967295
 8001c98:	60fb      	str	r3, [r7, #12]
      break;
 8001c9a:	bf00      	nop
  }

  return ret;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3710      	adds	r7, #16
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	408c0000 	.word	0x408c0000
 8001cac:	410c0000 	.word	0x410c0000
 8001cb0:	418c0000 	.word	0x418c0000
 8001cb4:	420c0000 	.word	0x420c0000
 8001cb8:	428c0000 	.word	0x428c0000

08001cbc <LSM6DSO_GYRO_GetAxes>:
  * @param  pObj the device pObj
  * @param  AngularRate pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_GetAxes(LSM6DSO_Object_t *pObj, LSM6DSO_Axes_t *AngularRate)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b086      	sub	sp, #24
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
 8001cc4:	6039      	str	r1, [r7, #0]
  lsm6dso_axis3bit16_t data_raw;
  float_t sensitivity;

  /* Read raw data values. */
  if (lsm6dso_angular_rate_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSO_OK)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	331c      	adds	r3, #28
 8001cca:	f107 0210 	add.w	r2, r7, #16
 8001cce:	4611      	mov	r1, r2
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f000 fd19 	bl	8002708 <lsm6dso_angular_rate_raw_get>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d002      	beq.n	8001ce2 <LSM6DSO_GYRO_GetAxes+0x26>
  {
    return LSM6DSO_ERROR;
 8001cdc:	f04f 33ff 	mov.w	r3, #4294967295
 8001ce0:	e03c      	b.n	8001d5c <LSM6DSO_GYRO_GetAxes+0xa0>
  }

  /* Get LSM6DSO actual sensitivity. */
  if (LSM6DSO_GYRO_GetSensitivity(pObj, &sensitivity) != LSM6DSO_OK)
 8001ce2:	f107 030c 	add.w	r3, r7, #12
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	6878      	ldr	r0, [r7, #4]
 8001cea:	f7ff ff95 	bl	8001c18 <LSM6DSO_GYRO_GetSensitivity>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d002      	beq.n	8001cfa <LSM6DSO_GYRO_GetAxes+0x3e>
  {
    return LSM6DSO_ERROR;
 8001cf4:	f04f 33ff 	mov.w	r3, #4294967295
 8001cf8:	e030      	b.n	8001d5c <LSM6DSO_GYRO_GetAxes+0xa0>
  }

  /* Calculate the data. */
  AngularRate->x = (int32_t)((float_t)((float_t)data_raw.i16bit[0] * sensitivity));
 8001cfa:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001cfe:	ee07 3a90 	vmov	s15, r3
 8001d02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d06:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d0e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d12:	ee17 2a90 	vmov	r2, s15
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	601a      	str	r2, [r3, #0]
  AngularRate->y = (int32_t)((float_t)((float_t)data_raw.i16bit[1] * sensitivity));
 8001d1a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001d1e:	ee07 3a90 	vmov	s15, r3
 8001d22:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d26:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d2e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d32:	ee17 2a90 	vmov	r2, s15
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	605a      	str	r2, [r3, #4]
  AngularRate->z = (int32_t)((float_t)((float_t)data_raw.i16bit[2] * sensitivity));
 8001d3a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001d3e:	ee07 3a90 	vmov	s15, r3
 8001d42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d46:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d4e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d52:	ee17 2a90 	vmov	r2, s15
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	609a      	str	r2, [r3, #8]

  return LSM6DSO_OK;
 8001d5a:	2300      	movs	r3, #0
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	3718      	adds	r7, #24
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}

08001d64 <LSM6DSO_Write_Reg>:
  * @param  Reg address to be written
  * @param  Data value to be written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_Write_Reg(LSM6DSO_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	460b      	mov	r3, r1
 8001d6e:	70fb      	strb	r3, [r7, #3]
 8001d70:	4613      	mov	r3, r2
 8001d72:	70bb      	strb	r3, [r7, #2]
  if (lsm6dso_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LSM6DSO_OK)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	f103 001c 	add.w	r0, r3, #28
 8001d7a:	1cba      	adds	r2, r7, #2
 8001d7c:	78f9      	ldrb	r1, [r7, #3]
 8001d7e:	2301      	movs	r3, #1
 8001d80:	f000 f8fc 	bl	8001f7c <lsm6dso_write_reg>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d002      	beq.n	8001d90 <LSM6DSO_Write_Reg+0x2c>
  {
    return LSM6DSO_ERROR;
 8001d8a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d8e:	e000      	b.n	8001d92 <LSM6DSO_Write_Reg+0x2e>
  }

  return LSM6DSO_OK;
 8001d90:	2300      	movs	r3, #0
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3708      	adds	r7, #8
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}

08001d9a <ReadRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8001d9a:	b590      	push	{r4, r7, lr}
 8001d9c:	b087      	sub	sp, #28
 8001d9e:	af00      	add	r7, sp, #0
 8001da0:	60f8      	str	r0, [r7, #12]
 8001da2:	607a      	str	r2, [r7, #4]
 8001da4:	461a      	mov	r2, r3
 8001da6:	460b      	mov	r3, r1
 8001da8:	72fb      	strb	r3, [r7, #11]
 8001daa:	4613      	mov	r3, r2
 8001dac:	813b      	strh	r3, [r7, #8]
	LSM6DSO_Object_t *pObj = (LSM6DSO_Object_t *)Handle;
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	617b      	str	r3, [r7, #20]
	return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8001db2:	697b      	ldr	r3, [r7, #20]
 8001db4:	695c      	ldr	r4, [r3, #20]
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	7b1b      	ldrb	r3, [r3, #12]
 8001dba:	b298      	uxth	r0, r3
 8001dbc:	7afb      	ldrb	r3, [r7, #11]
 8001dbe:	b299      	uxth	r1, r3
 8001dc0:	893b      	ldrh	r3, [r7, #8]
 8001dc2:	687a      	ldr	r2, [r7, #4]
 8001dc4:	47a0      	blx	r4
 8001dc6:	4603      	mov	r3, r0
	//MODIFIED
	//HAL_I2C_Mem_Read(Handle, LSM6DSO_I2C_ADD_L, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, 1000);
	//return 0;
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	371c      	adds	r7, #28
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd90      	pop	{r4, r7, pc}

08001dd0 <WriteRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8001dd0:	b590      	push	{r4, r7, lr}
 8001dd2:	b087      	sub	sp, #28
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	60f8      	str	r0, [r7, #12]
 8001dd8:	607a      	str	r2, [r7, #4]
 8001dda:	461a      	mov	r2, r3
 8001ddc:	460b      	mov	r3, r1
 8001dde:	72fb      	strb	r3, [r7, #11]
 8001de0:	4613      	mov	r3, r2
 8001de2:	813b      	strh	r3, [r7, #8]
	LSM6DSO_Object_t *pObj = (LSM6DSO_Object_t *)Handle;
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	617b      	str	r3, [r7, #20]
	return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	691c      	ldr	r4, [r3, #16]
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	7b1b      	ldrb	r3, [r3, #12]
 8001df0:	b298      	uxth	r0, r3
 8001df2:	7afb      	ldrb	r3, [r7, #11]
 8001df4:	b299      	uxth	r1, r3
 8001df6:	893b      	ldrh	r3, [r7, #8]
 8001df8:	687a      	ldr	r2, [r7, #4]
 8001dfa:	47a0      	blx	r4
 8001dfc:	4603      	mov	r3, r0
	//MODIFIED
	//HAL_I2C_Mem_Read(Handle, LSM6DSO_I2C_ADD_L, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, 1000);
	//return 0;
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	371c      	adds	r7, #28
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd90      	pop	{r4, r7, pc}
	...

08001e08 <BSP_I2C1_ReadReg>:
  * @param  pData  Pointer to data buffer to read
  * @param  Length Data Length
  * @retval BSP status
  */
int32_t  BSP_I2C1_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b088      	sub	sp, #32
 8001e0c:	af04      	add	r7, sp, #16
 8001e0e:	60ba      	str	r2, [r7, #8]
 8001e10:	461a      	mov	r2, r3
 8001e12:	4603      	mov	r3, r0
 8001e14:	81fb      	strh	r3, [r7, #14]
 8001e16:	460b      	mov	r3, r1
 8001e18:	81bb      	strh	r3, [r7, #12]
 8001e1a:	4613      	mov	r3, r2
 8001e1c:	80fb      	strh	r3, [r7, #6]
  HAL_I2C_Mem_Read(&hi2c1, DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, 1000);
 8001e1e:	89ba      	ldrh	r2, [r7, #12]
 8001e20:	89f9      	ldrh	r1, [r7, #14]
 8001e22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e26:	9302      	str	r3, [sp, #8]
 8001e28:	88fb      	ldrh	r3, [r7, #6]
 8001e2a:	9301      	str	r3, [sp, #4]
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	9300      	str	r3, [sp, #0]
 8001e30:	2301      	movs	r3, #1
 8001e32:	4804      	ldr	r0, [pc, #16]	; (8001e44 <BSP_I2C1_ReadReg+0x3c>)
 8001e34:	f002 fa9a 	bl	800436c <HAL_I2C_Mem_Read>

  return 0;
 8001e38:	2300      	movs	r3, #0
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	3710      	adds	r7, #16
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	20001ee4 	.word	0x20001ee4

08001e48 <BSP_I2C1_WriteReg>:
  * @param  pData  Pointer to data buffer to write
  * @param  Length Data Length
  * @retval BSP statu
  */
int32_t BSP_I2C1_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b088      	sub	sp, #32
 8001e4c:	af04      	add	r7, sp, #16
 8001e4e:	60ba      	str	r2, [r7, #8]
 8001e50:	461a      	mov	r2, r3
 8001e52:	4603      	mov	r3, r0
 8001e54:	81fb      	strh	r3, [r7, #14]
 8001e56:	460b      	mov	r3, r1
 8001e58:	81bb      	strh	r3, [r7, #12]
 8001e5a:	4613      	mov	r3, r2
 8001e5c:	80fb      	strh	r3, [r7, #6]
	HAL_I2C_Mem_Write(&hi2c1, DevAddr,Reg, I2C_MEMADD_SIZE_8BIT,pData, Length, 1000);
 8001e5e:	89ba      	ldrh	r2, [r7, #12]
 8001e60:	89f9      	ldrh	r1, [r7, #14]
 8001e62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e66:	9302      	str	r3, [sp, #8]
 8001e68:	88fb      	ldrh	r3, [r7, #6]
 8001e6a:	9301      	str	r3, [sp, #4]
 8001e6c:	68bb      	ldr	r3, [r7, #8]
 8001e6e:	9300      	str	r3, [sp, #0]
 8001e70:	2301      	movs	r3, #1
 8001e72:	4804      	ldr	r0, [pc, #16]	; (8001e84 <BSP_I2C1_WriteReg+0x3c>)
 8001e74:	f002 f966 	bl	8004144 <HAL_I2C_Mem_Write>
	return 0;
 8001e78:	2300      	movs	r3, #0
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3710      	adds	r7, #16
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	20001ee4 	.word	0x20001ee4

08001e88 <INIT_IMU>:





void INIT_IMU(void){
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0
	//IMU------------------------------------------------
	  /* Configure the accelero driver */
	  IO_IMU.BusType     = LSM6DSO_I2C_BUS; /* I2C */
 8001e8c:	4b10      	ldr	r3, [pc, #64]	; (8001ed0 <INIT_IMU+0x48>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	609a      	str	r2, [r3, #8]
	  IO_IMU.Address     = LSM6DSO_I2C_ADD_H;
 8001e92:	4b0f      	ldr	r3, [pc, #60]	; (8001ed0 <INIT_IMU+0x48>)
 8001e94:	22d7      	movs	r2, #215	; 0xd7
 8001e96:	731a      	strb	r2, [r3, #12]
	  IO_IMU.Init        = LSM6DSO_Init;
 8001e98:	4b0d      	ldr	r3, [pc, #52]	; (8001ed0 <INIT_IMU+0x48>)
 8001e9a:	4a0e      	ldr	r2, [pc, #56]	; (8001ed4 <INIT_IMU+0x4c>)
 8001e9c:	601a      	str	r2, [r3, #0]
	  IO_IMU.DeInit      = LSM6DSO_DeInit;
 8001e9e:	4b0c      	ldr	r3, [pc, #48]	; (8001ed0 <INIT_IMU+0x48>)
 8001ea0:	4a0d      	ldr	r2, [pc, #52]	; (8001ed8 <INIT_IMU+0x50>)
 8001ea2:	605a      	str	r2, [r3, #4]
	  IO_IMU.ReadReg     = IMU_BSP_I2C1_ReadReg;
 8001ea4:	4b0a      	ldr	r3, [pc, #40]	; (8001ed0 <INIT_IMU+0x48>)
 8001ea6:	4a0d      	ldr	r2, [pc, #52]	; (8001edc <INIT_IMU+0x54>)
 8001ea8:	615a      	str	r2, [r3, #20]
	  IO_IMU.WriteReg    = IMU_BSP_I2C1_WriteReg;
 8001eaa:	4b09      	ldr	r3, [pc, #36]	; (8001ed0 <INIT_IMU+0x48>)
 8001eac:	4a0c      	ldr	r2, [pc, #48]	; (8001ee0 <INIT_IMU+0x58>)
 8001eae:	611a      	str	r2, [r3, #16]
	  LSM6DSO_RegisterBusIO(&IMU, &IO_IMU);
 8001eb0:	4907      	ldr	r1, [pc, #28]	; (8001ed0 <INIT_IMU+0x48>)
 8001eb2:	480c      	ldr	r0, [pc, #48]	; (8001ee4 <INIT_IMU+0x5c>)
 8001eb4:	f7ff fc3c 	bl	8001730 <LSM6DSO_RegisterBusIO>

	  LSM6DSO_GetCapabilities(&IMU, &capabilities_IMU);
 8001eb8:	490b      	ldr	r1, [pc, #44]	; (8001ee8 <INIT_IMU+0x60>)
 8001eba:	480a      	ldr	r0, [pc, #40]	; (8001ee4 <INIT_IMU+0x5c>)
 8001ebc:	f7ff fd3a 	bl	8001934 <LSM6DSO_GetCapabilities>

	  LSM6DSO_ACC_Enable(&IMU);
 8001ec0:	4808      	ldr	r0, [pc, #32]	; (8001ee4 <INIT_IMU+0x5c>)
 8001ec2:	f7ff fd65 	bl	8001990 <LSM6DSO_ACC_Enable>
	  LSM6DSO_GYRO_Enable(&IMU);
 8001ec6:	4807      	ldr	r0, [pc, #28]	; (8001ee4 <INIT_IMU+0x5c>)
 8001ec8:	f7ff fe53 	bl	8001b72 <LSM6DSO_GYRO_Enable>
}
 8001ecc:	bf00      	nop
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	20001e88 	.word	0x20001e88
 8001ed4:	080017fd 	.word	0x080017fd
 8001ed8:	080018e7 	.word	0x080018e7
 8001edc:	08001e09 	.word	0x08001e09
 8001ee0:	08001e49 	.word	0x08001e49
 8001ee4:	20001e58 	.word	0x20001e58
 8001ee8:	20001ea4 	.word	0x20001ea4

08001eec <Get_AXIS_GYRO__IMU>:



LSM6DSO_Axes_t Get_AXIS_GYRO__IMU(void){
 8001eec:	b590      	push	{r4, r7, lr}
 8001eee:	b087      	sub	sp, #28
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
	LSM6DSO_Axes_t gyro_IMU;
	LSM6DSO_GYRO_GetAxes(&IMU, &gyro_IMU);
 8001ef4:	f107 030c 	add.w	r3, r7, #12
 8001ef8:	4619      	mov	r1, r3
 8001efa:	4807      	ldr	r0, [pc, #28]	; (8001f18 <Get_AXIS_GYRO__IMU+0x2c>)
 8001efc:	f7ff fede 	bl	8001cbc <LSM6DSO_GYRO_GetAxes>
	return gyro_IMU;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	461c      	mov	r4, r3
 8001f04:	f107 030c 	add.w	r3, r7, #12
 8001f08:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001f0c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8001f10:	6878      	ldr	r0, [r7, #4]
 8001f12:	371c      	adds	r7, #28
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd90      	pop	{r4, r7, pc}
 8001f18:	20001e58 	.word	0x20001e58

08001f1c <Get_AXIS_ACC__IMU>:

LSM6DSO_Axes_t Get_AXIS_ACC__IMU(void){
 8001f1c:	b590      	push	{r4, r7, lr}
 8001f1e:	b087      	sub	sp, #28
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
	LSM6DSO_Axes_t acc_IMU;
	LSM6DSO_ACC_GetAxes(&IMU, &acc_IMU);
 8001f24:	f107 030c 	add.w	r3, r7, #12
 8001f28:	4619      	mov	r1, r3
 8001f2a:	4807      	ldr	r0, [pc, #28]	; (8001f48 <Get_AXIS_ACC__IMU+0x2c>)
 8001f2c:	f7ff fdca 	bl	8001ac4 <LSM6DSO_ACC_GetAxes>
	return acc_IMU;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	461c      	mov	r4, r3
 8001f34:	f107 030c 	add.w	r3, r7, #12
 8001f38:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001f3c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8001f40:	6878      	ldr	r0, [r7, #4]
 8001f42:	371c      	adds	r7, #28
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd90      	pop	{r4, r7, pc}
 8001f48:	20001e58 	.word	0x20001e58

08001f4c <lsm6dso_read_reg>:
  *
  */
int32_t lsm6dso_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 8001f4c:	b590      	push	{r4, r7, lr}
 8001f4e:	b087      	sub	sp, #28
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	60f8      	str	r0, [r7, #12]
 8001f54:	607a      	str	r2, [r7, #4]
 8001f56:	461a      	mov	r2, r3
 8001f58:	460b      	mov	r3, r1
 8001f5a:	72fb      	strb	r3, [r7, #11]
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	685c      	ldr	r4, [r3, #4]
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	6898      	ldr	r0, [r3, #8]
 8001f68:	893b      	ldrh	r3, [r7, #8]
 8001f6a:	7af9      	ldrb	r1, [r7, #11]
 8001f6c:	687a      	ldr	r2, [r7, #4]
 8001f6e:	47a0      	blx	r4
 8001f70:	6178      	str	r0, [r7, #20]

  return ret;
 8001f72:	697b      	ldr	r3, [r7, #20]
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	371c      	adds	r7, #28
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd90      	pop	{r4, r7, pc}

08001f7c <lsm6dso_write_reg>:
  *
  */
int32_t lsm6dso_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8001f7c:	b590      	push	{r4, r7, lr}
 8001f7e:	b087      	sub	sp, #28
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	60f8      	str	r0, [r7, #12]
 8001f84:	607a      	str	r2, [r7, #4]
 8001f86:	461a      	mov	r2, r3
 8001f88:	460b      	mov	r3, r1
 8001f8a:	72fb      	strb	r3, [r7, #11]
 8001f8c:	4613      	mov	r3, r2
 8001f8e:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	681c      	ldr	r4, [r3, #0]
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	6898      	ldr	r0, [r3, #8]
 8001f98:	893b      	ldrh	r3, [r7, #8]
 8001f9a:	7af9      	ldrb	r1, [r7, #11]
 8001f9c:	687a      	ldr	r2, [r7, #4]
 8001f9e:	47a0      	blx	r4
 8001fa0:	6178      	str	r0, [r7, #20]

  return ret;
 8001fa2:	697b      	ldr	r3, [r7, #20]
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	371c      	adds	r7, #28
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd90      	pop	{r4, r7, pc}

08001fac <lsm6dso_xl_full_scale_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_xl_t val)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b084      	sub	sp, #16
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
 8001fb4:	460b      	mov	r3, r1
 8001fb6:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8001fb8:	f107 0208 	add.w	r2, r7, #8
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	2110      	movs	r1, #16
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	f7ff ffc3 	bl	8001f4c <lsm6dso_read_reg>
 8001fc6:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d10f      	bne.n	8001fee <lsm6dso_xl_full_scale_set+0x42>
  {
    reg.fs_xl = (uint8_t) val;
 8001fce:	78fb      	ldrb	r3, [r7, #3]
 8001fd0:	f003 0303 	and.w	r3, r3, #3
 8001fd4:	b2da      	uxtb	r2, r3
 8001fd6:	7a3b      	ldrb	r3, [r7, #8]
 8001fd8:	f362 0383 	bfi	r3, r2, #2, #2
 8001fdc:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8001fde:	f107 0208 	add.w	r2, r7, #8
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	2110      	movs	r1, #16
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	f7ff ffc8 	bl	8001f7c <lsm6dso_write_reg>
 8001fec:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001fee:	68fb      	ldr	r3, [r7, #12]
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3710      	adds	r7, #16
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}

08001ff8 <lsm6dso_xl_full_scale_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_full_scale_get(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_xl_t *val)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
 8002000:	6039      	str	r1, [r7, #0]
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8002002:	f107 0208 	add.w	r2, r7, #8
 8002006:	2301      	movs	r3, #1
 8002008:	2110      	movs	r1, #16
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f7ff ff9e 	bl	8001f4c <lsm6dso_read_reg>
 8002010:	60f8      	str	r0, [r7, #12]

  switch (reg.fs_xl)
 8002012:	7a3b      	ldrb	r3, [r7, #8]
 8002014:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8002018:	b2db      	uxtb	r3, r3
 800201a:	2b03      	cmp	r3, #3
 800201c:	d81a      	bhi.n	8002054 <lsm6dso_xl_full_scale_get+0x5c>
 800201e:	a201      	add	r2, pc, #4	; (adr r2, 8002024 <lsm6dso_xl_full_scale_get+0x2c>)
 8002020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002024:	08002035 	.word	0x08002035
 8002028:	0800203d 	.word	0x0800203d
 800202c:	08002045 	.word	0x08002045
 8002030:	0800204d 	.word	0x0800204d
  {
    case LSM6DSO_2g:
      *val = LSM6DSO_2g;
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	2200      	movs	r2, #0
 8002038:	701a      	strb	r2, [r3, #0]
      break;
 800203a:	e00f      	b.n	800205c <lsm6dso_xl_full_scale_get+0x64>

    case LSM6DSO_16g:
      *val = LSM6DSO_16g;
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	2201      	movs	r2, #1
 8002040:	701a      	strb	r2, [r3, #0]
      break;
 8002042:	e00b      	b.n	800205c <lsm6dso_xl_full_scale_get+0x64>

    case LSM6DSO_4g:
      *val = LSM6DSO_4g;
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	2202      	movs	r2, #2
 8002048:	701a      	strb	r2, [r3, #0]
      break;
 800204a:	e007      	b.n	800205c <lsm6dso_xl_full_scale_get+0x64>

    case LSM6DSO_8g:
      *val = LSM6DSO_8g;
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	2203      	movs	r2, #3
 8002050:	701a      	strb	r2, [r3, #0]
      break;
 8002052:	e003      	b.n	800205c <lsm6dso_xl_full_scale_get+0x64>

    default:
      *val = LSM6DSO_2g;
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	2200      	movs	r2, #0
 8002058:	701a      	strb	r2, [r3, #0]
      break;
 800205a:	bf00      	nop
  }

  return ret;
 800205c:	68fb      	ldr	r3, [r7, #12]
}
 800205e:	4618      	mov	r0, r3
 8002060:	3710      	adds	r7, #16
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop

08002068 <lsm6dso_xl_data_rate_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_xl_t val)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b086      	sub	sp, #24
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	460b      	mov	r3, r1
 8002072:	70fb      	strb	r3, [r7, #3]
  lsm6dso_odr_xl_t odr_xl =  val;
 8002074:	78fb      	ldrb	r3, [r7, #3]
 8002076:	75fb      	strb	r3, [r7, #23]
  lsm6dso_fsm_odr_t fsm_odr;
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dso_fsm_enable_get(ctx, &fsm_enable);
 8002078:	f107 030c 	add.w	r3, r7, #12
 800207c:	4619      	mov	r1, r3
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f000 fc90 	bl	80029a4 <lsm6dso_fsm_enable_get>
 8002084:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	2b00      	cmp	r3, #0
 800208a:	f040 80c4 	bne.w	8002216 <lsm6dso_xl_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800208e:	7b3b      	ldrb	r3, [r7, #12]
 8002090:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002094:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8002096:	7b3b      	ldrb	r3, [r7, #12]
 8002098:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800209c:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800209e:	4313      	orrs	r3, r2
 80020a0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 80020a2:	7b3b      	ldrb	r3, [r7, #12]
 80020a4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80020a8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 80020aa:	4313      	orrs	r3, r2
 80020ac:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 80020ae:	7b3b      	ldrb	r3, [r7, #12]
 80020b0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80020b4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 80020b6:	4313      	orrs	r3, r2
 80020b8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 80020ba:	7b3b      	ldrb	r3, [r7, #12]
 80020bc:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80020c0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 80020c2:	4313      	orrs	r3, r2
 80020c4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80020c6:	7b3b      	ldrb	r3, [r7, #12]
 80020c8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80020cc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 80020ce:	4313      	orrs	r3, r2
 80020d0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80020d2:	7b3b      	ldrb	r3, [r7, #12]
 80020d4:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80020d8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80020da:	4313      	orrs	r3, r2
 80020dc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 80020de:	7b3b      	ldrb	r3, [r7, #12]
 80020e0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80020e4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80020e6:	4313      	orrs	r3, r2
 80020e8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 80020ea:	7b7b      	ldrb	r3, [r7, #13]
 80020ec:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80020f0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 80020f2:	4313      	orrs	r3, r2
 80020f4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 80020f6:	7b7b      	ldrb	r3, [r7, #13]
 80020f8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80020fc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 80020fe:	4313      	orrs	r3, r2
 8002100:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8002102:	7b7b      	ldrb	r3, [r7, #13]
 8002104:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002108:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 800210a:	4313      	orrs	r3, r2
 800210c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 800210e:	7b7b      	ldrb	r3, [r7, #13]
 8002110:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002114:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8002116:	4313      	orrs	r3, r2
 8002118:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 800211a:	7b7b      	ldrb	r3, [r7, #13]
 800211c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002120:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8002122:	4313      	orrs	r3, r2
 8002124:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8002126:	7b7b      	ldrb	r3, [r7, #13]
 8002128:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800212c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 800212e:	4313      	orrs	r3, r2
 8002130:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8002132:	7b7b      	ldrb	r3, [r7, #13]
 8002134:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8002138:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800213a:	4313      	orrs	r3, r2
 800213c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 800213e:	7b7b      	ldrb	r3, [r7, #13]
 8002140:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8002144:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8002146:	4313      	orrs	r3, r2
 8002148:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800214a:	2b01      	cmp	r3, #1
 800214c:	d163      	bne.n	8002216 <lsm6dso_xl_data_rate_set+0x1ae>
    {
      ret =  lsm6dso_fsm_data_rate_get(ctx, &fsm_odr);
 800214e:	f107 030b 	add.w	r3, r7, #11
 8002152:	4619      	mov	r1, r3
 8002154:	6878      	ldr	r0, [r7, #4]
 8002156:	f000 fc47 	bl	80029e8 <lsm6dso_fsm_data_rate_get>
 800215a:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d159      	bne.n	8002216 <lsm6dso_xl_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8002162:	7afb      	ldrb	r3, [r7, #11]
 8002164:	2b03      	cmp	r3, #3
 8002166:	d853      	bhi.n	8002210 <lsm6dso_xl_data_rate_set+0x1a8>
 8002168:	a201      	add	r2, pc, #4	; (adr r2, 8002170 <lsm6dso_xl_data_rate_set+0x108>)
 800216a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800216e:	bf00      	nop
 8002170:	08002181 	.word	0x08002181
 8002174:	08002193 	.word	0x08002193
 8002178:	080021b1 	.word	0x080021b1
 800217c:	080021db 	.word	0x080021db
        {
          case LSM6DSO_ODR_FSM_12Hz5:
            if (val == LSM6DSO_XL_ODR_OFF)
 8002180:	78fb      	ldrb	r3, [r7, #3]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d102      	bne.n	800218c <lsm6dso_xl_data_rate_set+0x124>
            {
              odr_xl = LSM6DSO_XL_ODR_12Hz5;
 8002186:	2301      	movs	r3, #1
 8002188:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 800218a:	e045      	b.n	8002218 <lsm6dso_xl_data_rate_set+0x1b0>
              odr_xl = val;
 800218c:	78fb      	ldrb	r3, [r7, #3]
 800218e:	75fb      	strb	r3, [r7, #23]
            break;
 8002190:	e042      	b.n	8002218 <lsm6dso_xl_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_26Hz:
            if (val == LSM6DSO_XL_ODR_OFF)
 8002192:	78fb      	ldrb	r3, [r7, #3]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d102      	bne.n	800219e <lsm6dso_xl_data_rate_set+0x136>
            {
              odr_xl = LSM6DSO_XL_ODR_26Hz;
 8002198:	2302      	movs	r3, #2
 800219a:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 800219c:	e03c      	b.n	8002218 <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_12Hz5)
 800219e:	78fb      	ldrb	r3, [r7, #3]
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	d102      	bne.n	80021aa <lsm6dso_xl_data_rate_set+0x142>
              odr_xl = LSM6DSO_XL_ODR_26Hz;
 80021a4:	2302      	movs	r3, #2
 80021a6:	75fb      	strb	r3, [r7, #23]
            break;
 80021a8:	e036      	b.n	8002218 <lsm6dso_xl_data_rate_set+0x1b0>
              odr_xl = val;
 80021aa:	78fb      	ldrb	r3, [r7, #3]
 80021ac:	75fb      	strb	r3, [r7, #23]
            break;
 80021ae:	e033      	b.n	8002218 <lsm6dso_xl_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_52Hz:
            if (val == LSM6DSO_XL_ODR_OFF)
 80021b0:	78fb      	ldrb	r3, [r7, #3]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d102      	bne.n	80021bc <lsm6dso_xl_data_rate_set+0x154>
            {
              odr_xl = LSM6DSO_XL_ODR_52Hz;
 80021b6:	2303      	movs	r3, #3
 80021b8:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 80021ba:	e02d      	b.n	8002218 <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_12Hz5)
 80021bc:	78fb      	ldrb	r3, [r7, #3]
 80021be:	2b01      	cmp	r3, #1
 80021c0:	d102      	bne.n	80021c8 <lsm6dso_xl_data_rate_set+0x160>
              odr_xl = LSM6DSO_XL_ODR_52Hz;
 80021c2:	2303      	movs	r3, #3
 80021c4:	75fb      	strb	r3, [r7, #23]
            break;
 80021c6:	e027      	b.n	8002218 <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_26Hz)
 80021c8:	78fb      	ldrb	r3, [r7, #3]
 80021ca:	2b02      	cmp	r3, #2
 80021cc:	d102      	bne.n	80021d4 <lsm6dso_xl_data_rate_set+0x16c>
              odr_xl = LSM6DSO_XL_ODR_52Hz;
 80021ce:	2303      	movs	r3, #3
 80021d0:	75fb      	strb	r3, [r7, #23]
            break;
 80021d2:	e021      	b.n	8002218 <lsm6dso_xl_data_rate_set+0x1b0>
              odr_xl = val;
 80021d4:	78fb      	ldrb	r3, [r7, #3]
 80021d6:	75fb      	strb	r3, [r7, #23]
            break;
 80021d8:	e01e      	b.n	8002218 <lsm6dso_xl_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_104Hz:
            if (val == LSM6DSO_XL_ODR_OFF)
 80021da:	78fb      	ldrb	r3, [r7, #3]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d102      	bne.n	80021e6 <lsm6dso_xl_data_rate_set+0x17e>
            {
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 80021e0:	2304      	movs	r3, #4
 80021e2:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 80021e4:	e018      	b.n	8002218 <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_12Hz5)
 80021e6:	78fb      	ldrb	r3, [r7, #3]
 80021e8:	2b01      	cmp	r3, #1
 80021ea:	d102      	bne.n	80021f2 <lsm6dso_xl_data_rate_set+0x18a>
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 80021ec:	2304      	movs	r3, #4
 80021ee:	75fb      	strb	r3, [r7, #23]
            break;
 80021f0:	e012      	b.n	8002218 <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_26Hz)
 80021f2:	78fb      	ldrb	r3, [r7, #3]
 80021f4:	2b02      	cmp	r3, #2
 80021f6:	d102      	bne.n	80021fe <lsm6dso_xl_data_rate_set+0x196>
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 80021f8:	2304      	movs	r3, #4
 80021fa:	75fb      	strb	r3, [r7, #23]
            break;
 80021fc:	e00c      	b.n	8002218 <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_52Hz)
 80021fe:	78fb      	ldrb	r3, [r7, #3]
 8002200:	2b03      	cmp	r3, #3
 8002202:	d102      	bne.n	800220a <lsm6dso_xl_data_rate_set+0x1a2>
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 8002204:	2304      	movs	r3, #4
 8002206:	75fb      	strb	r3, [r7, #23]
            break;
 8002208:	e006      	b.n	8002218 <lsm6dso_xl_data_rate_set+0x1b0>
              odr_xl = val;
 800220a:	78fb      	ldrb	r3, [r7, #3]
 800220c:	75fb      	strb	r3, [r7, #23]
            break;
 800220e:	e003      	b.n	8002218 <lsm6dso_xl_data_rate_set+0x1b0>

          default:
            odr_xl = val;
 8002210:	78fb      	ldrb	r3, [r7, #3]
 8002212:	75fb      	strb	r3, [r7, #23]
            break;
 8002214:	e000      	b.n	8002218 <lsm6dso_xl_data_rate_set+0x1b0>
        }
      }
 8002216:	bf00      	nop
    }
  }

  if (ret == 0)
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d107      	bne.n	800222e <lsm6dso_xl_data_rate_set+0x1c6>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 800221e:	f107 0208 	add.w	r2, r7, #8
 8002222:	2301      	movs	r3, #1
 8002224:	2110      	movs	r1, #16
 8002226:	6878      	ldr	r0, [r7, #4]
 8002228:	f7ff fe90 	bl	8001f4c <lsm6dso_read_reg>
 800222c:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d10f      	bne.n	8002254 <lsm6dso_xl_data_rate_set+0x1ec>
  {
    reg.odr_xl = (uint8_t) odr_xl;
 8002234:	7dfb      	ldrb	r3, [r7, #23]
 8002236:	f003 030f 	and.w	r3, r3, #15
 800223a:	b2da      	uxtb	r2, r3
 800223c:	7a3b      	ldrb	r3, [r7, #8]
 800223e:	f362 1307 	bfi	r3, r2, #4, #4
 8002242:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8002244:	f107 0208 	add.w	r2, r7, #8
 8002248:	2301      	movs	r3, #1
 800224a:	2110      	movs	r1, #16
 800224c:	6878      	ldr	r0, [r7, #4]
 800224e:	f7ff fe95 	bl	8001f7c <lsm6dso_write_reg>
 8002252:	6138      	str	r0, [r7, #16]
  }

  return ret;
 8002254:	693b      	ldr	r3, [r7, #16]
}
 8002256:	4618      	mov	r0, r3
 8002258:	3718      	adds	r7, #24
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop

08002260 <lsm6dso_xl_data_rate_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_data_rate_get(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_xl_t *val)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b084      	sub	sp, #16
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
 8002268:	6039      	str	r1, [r7, #0]
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 800226a:	f107 0208 	add.w	r2, r7, #8
 800226e:	2301      	movs	r3, #1
 8002270:	2110      	movs	r1, #16
 8002272:	6878      	ldr	r0, [r7, #4]
 8002274:	f7ff fe6a 	bl	8001f4c <lsm6dso_read_reg>
 8002278:	60f8      	str	r0, [r7, #12]

  switch (reg.odr_xl)
 800227a:	7a3b      	ldrb	r3, [r7, #8]
 800227c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002280:	b2db      	uxtb	r3, r3
 8002282:	2b0b      	cmp	r3, #11
 8002284:	d84a      	bhi.n	800231c <lsm6dso_xl_data_rate_get+0xbc>
 8002286:	a201      	add	r2, pc, #4	; (adr r2, 800228c <lsm6dso_xl_data_rate_get+0x2c>)
 8002288:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800228c:	080022bd 	.word	0x080022bd
 8002290:	080022c5 	.word	0x080022c5
 8002294:	080022cd 	.word	0x080022cd
 8002298:	080022d5 	.word	0x080022d5
 800229c:	080022dd 	.word	0x080022dd
 80022a0:	080022e5 	.word	0x080022e5
 80022a4:	080022ed 	.word	0x080022ed
 80022a8:	080022f5 	.word	0x080022f5
 80022ac:	080022fd 	.word	0x080022fd
 80022b0:	08002305 	.word	0x08002305
 80022b4:	0800230d 	.word	0x0800230d
 80022b8:	08002315 	.word	0x08002315
  {
    case LSM6DSO_XL_ODR_OFF:
      *val = LSM6DSO_XL_ODR_OFF;
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	2200      	movs	r2, #0
 80022c0:	701a      	strb	r2, [r3, #0]
      break;
 80022c2:	e02f      	b.n	8002324 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_12Hz5:
      *val = LSM6DSO_XL_ODR_12Hz5;
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	2201      	movs	r2, #1
 80022c8:	701a      	strb	r2, [r3, #0]
      break;
 80022ca:	e02b      	b.n	8002324 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_26Hz:
      *val = LSM6DSO_XL_ODR_26Hz;
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	2202      	movs	r2, #2
 80022d0:	701a      	strb	r2, [r3, #0]
      break;
 80022d2:	e027      	b.n	8002324 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_52Hz:
      *val = LSM6DSO_XL_ODR_52Hz;
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	2203      	movs	r2, #3
 80022d8:	701a      	strb	r2, [r3, #0]
      break;
 80022da:	e023      	b.n	8002324 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_104Hz:
      *val = LSM6DSO_XL_ODR_104Hz;
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	2204      	movs	r2, #4
 80022e0:	701a      	strb	r2, [r3, #0]
      break;
 80022e2:	e01f      	b.n	8002324 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_208Hz:
      *val = LSM6DSO_XL_ODR_208Hz;
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	2205      	movs	r2, #5
 80022e8:	701a      	strb	r2, [r3, #0]
      break;
 80022ea:	e01b      	b.n	8002324 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_417Hz:
      *val = LSM6DSO_XL_ODR_417Hz;
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	2206      	movs	r2, #6
 80022f0:	701a      	strb	r2, [r3, #0]
      break;
 80022f2:	e017      	b.n	8002324 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_833Hz:
      *val = LSM6DSO_XL_ODR_833Hz;
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	2207      	movs	r2, #7
 80022f8:	701a      	strb	r2, [r3, #0]
      break;
 80022fa:	e013      	b.n	8002324 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_1667Hz:
      *val = LSM6DSO_XL_ODR_1667Hz;
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	2208      	movs	r2, #8
 8002300:	701a      	strb	r2, [r3, #0]
      break;
 8002302:	e00f      	b.n	8002324 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_3333Hz:
      *val = LSM6DSO_XL_ODR_3333Hz;
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	2209      	movs	r2, #9
 8002308:	701a      	strb	r2, [r3, #0]
      break;
 800230a:	e00b      	b.n	8002324 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_6667Hz:
      *val = LSM6DSO_XL_ODR_6667Hz;
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	220a      	movs	r2, #10
 8002310:	701a      	strb	r2, [r3, #0]
      break;
 8002312:	e007      	b.n	8002324 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_1Hz6:
      *val = LSM6DSO_XL_ODR_1Hz6;
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	220b      	movs	r2, #11
 8002318:	701a      	strb	r2, [r3, #0]
      break;
 800231a:	e003      	b.n	8002324 <lsm6dso_xl_data_rate_get+0xc4>

    default:
      *val = LSM6DSO_XL_ODR_OFF;
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	2200      	movs	r2, #0
 8002320:	701a      	strb	r2, [r3, #0]
      break;
 8002322:	bf00      	nop
  }

  return ret;
 8002324:	68fb      	ldr	r3, [r7, #12]
}
 8002326:	4618      	mov	r0, r3
 8002328:	3710      	adds	r7, #16
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop

08002330 <lsm6dso_gy_full_scale_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_g_t val)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b084      	sub	sp, #16
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
 8002338:	460b      	mov	r3, r1
 800233a:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 800233c:	f107 0208 	add.w	r2, r7, #8
 8002340:	2301      	movs	r3, #1
 8002342:	2111      	movs	r1, #17
 8002344:	6878      	ldr	r0, [r7, #4]
 8002346:	f7ff fe01 	bl	8001f4c <lsm6dso_read_reg>
 800234a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d10f      	bne.n	8002372 <lsm6dso_gy_full_scale_set+0x42>
  {
    reg.fs_g = (uint8_t) val;
 8002352:	78fb      	ldrb	r3, [r7, #3]
 8002354:	f003 0307 	and.w	r3, r3, #7
 8002358:	b2da      	uxtb	r2, r3
 800235a:	7a3b      	ldrb	r3, [r7, #8]
 800235c:	f362 0343 	bfi	r3, r2, #1, #3
 8002360:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8002362:	f107 0208 	add.w	r2, r7, #8
 8002366:	2301      	movs	r3, #1
 8002368:	2111      	movs	r1, #17
 800236a:	6878      	ldr	r0, [r7, #4]
 800236c:	f7ff fe06 	bl	8001f7c <lsm6dso_write_reg>
 8002370:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002372:	68fb      	ldr	r3, [r7, #12]
}
 8002374:	4618      	mov	r0, r3
 8002376:	3710      	adds	r7, #16
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}

0800237c <lsm6dso_gy_full_scale_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_full_scale_get(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_g_t *val)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b084      	sub	sp, #16
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
 8002384:	6039      	str	r1, [r7, #0]
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8002386:	f107 0208 	add.w	r2, r7, #8
 800238a:	2301      	movs	r3, #1
 800238c:	2111      	movs	r1, #17
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f7ff fddc 	bl	8001f4c <lsm6dso_read_reg>
 8002394:	60f8      	str	r0, [r7, #12]

  switch (reg.fs_g)
 8002396:	7a3b      	ldrb	r3, [r7, #8]
 8002398:	f3c3 0342 	ubfx	r3, r3, #1, #3
 800239c:	b2db      	uxtb	r3, r3
 800239e:	2b06      	cmp	r3, #6
 80023a0:	d824      	bhi.n	80023ec <lsm6dso_gy_full_scale_get+0x70>
 80023a2:	a201      	add	r2, pc, #4	; (adr r2, 80023a8 <lsm6dso_gy_full_scale_get+0x2c>)
 80023a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023a8:	080023c5 	.word	0x080023c5
 80023ac:	080023cd 	.word	0x080023cd
 80023b0:	080023d5 	.word	0x080023d5
 80023b4:	080023ed 	.word	0x080023ed
 80023b8:	080023dd 	.word	0x080023dd
 80023bc:	080023ed 	.word	0x080023ed
 80023c0:	080023e5 	.word	0x080023e5
  {
    case LSM6DSO_250dps:
      *val = LSM6DSO_250dps;
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	2200      	movs	r2, #0
 80023c8:	701a      	strb	r2, [r3, #0]
      break;
 80023ca:	e013      	b.n	80023f4 <lsm6dso_gy_full_scale_get+0x78>

    case LSM6DSO_125dps:
      *val = LSM6DSO_125dps;
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	2201      	movs	r2, #1
 80023d0:	701a      	strb	r2, [r3, #0]
      break;
 80023d2:	e00f      	b.n	80023f4 <lsm6dso_gy_full_scale_get+0x78>

    case LSM6DSO_500dps:
      *val = LSM6DSO_500dps;
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	2202      	movs	r2, #2
 80023d8:	701a      	strb	r2, [r3, #0]
      break;
 80023da:	e00b      	b.n	80023f4 <lsm6dso_gy_full_scale_get+0x78>

    case LSM6DSO_1000dps:
      *val = LSM6DSO_1000dps;
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	2204      	movs	r2, #4
 80023e0:	701a      	strb	r2, [r3, #0]
      break;
 80023e2:	e007      	b.n	80023f4 <lsm6dso_gy_full_scale_get+0x78>

    case LSM6DSO_2000dps:
      *val = LSM6DSO_2000dps;
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	2206      	movs	r2, #6
 80023e8:	701a      	strb	r2, [r3, #0]
      break;
 80023ea:	e003      	b.n	80023f4 <lsm6dso_gy_full_scale_get+0x78>

    default:
      *val = LSM6DSO_250dps;
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	2200      	movs	r2, #0
 80023f0:	701a      	strb	r2, [r3, #0]
      break;
 80023f2:	bf00      	nop
  }

  return ret;
 80023f4:	68fb      	ldr	r3, [r7, #12]
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	3710      	adds	r7, #16
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}
 80023fe:	bf00      	nop

08002400 <lsm6dso_gy_data_rate_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_g_t val)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b086      	sub	sp, #24
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	460b      	mov	r3, r1
 800240a:	70fb      	strb	r3, [r7, #3]
  lsm6dso_odr_g_t odr_gy =  val;
 800240c:	78fb      	ldrb	r3, [r7, #3]
 800240e:	75fb      	strb	r3, [r7, #23]
  lsm6dso_fsm_odr_t fsm_odr;
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dso_fsm_enable_get(ctx, &fsm_enable);
 8002410:	f107 030c 	add.w	r3, r7, #12
 8002414:	4619      	mov	r1, r3
 8002416:	6878      	ldr	r0, [r7, #4]
 8002418:	f000 fac4 	bl	80029a4 <lsm6dso_fsm_enable_get>
 800241c:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	2b00      	cmp	r3, #0
 8002422:	f040 80c4 	bne.w	80025ae <lsm6dso_gy_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8002426:	7b3b      	ldrb	r3, [r7, #12]
 8002428:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800242c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 800242e:	7b3b      	ldrb	r3, [r7, #12]
 8002430:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002434:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8002436:	4313      	orrs	r3, r2
 8002438:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 800243a:	7b3b      	ldrb	r3, [r7, #12]
 800243c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002440:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8002442:	4313      	orrs	r3, r2
 8002444:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8002446:	7b3b      	ldrb	r3, [r7, #12]
 8002448:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800244c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 800244e:	4313      	orrs	r3, r2
 8002450:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8002452:	7b3b      	ldrb	r3, [r7, #12]
 8002454:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002458:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 800245a:	4313      	orrs	r3, r2
 800245c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 800245e:	7b3b      	ldrb	r3, [r7, #12]
 8002460:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8002464:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8002466:	4313      	orrs	r3, r2
 8002468:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 800246a:	7b3b      	ldrb	r3, [r7, #12]
 800246c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8002470:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8002472:	4313      	orrs	r3, r2
 8002474:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8002476:	7b3b      	ldrb	r3, [r7, #12]
 8002478:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800247c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 800247e:	4313      	orrs	r3, r2
 8002480:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8002482:	7b7b      	ldrb	r3, [r7, #13]
 8002484:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002488:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 800248a:	4313      	orrs	r3, r2
 800248c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 800248e:	7b7b      	ldrb	r3, [r7, #13]
 8002490:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002494:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8002496:	4313      	orrs	r3, r2
 8002498:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 800249a:	7b7b      	ldrb	r3, [r7, #13]
 800249c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80024a0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 80024a2:	4313      	orrs	r3, r2
 80024a4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 80024a6:	7b7b      	ldrb	r3, [r7, #13]
 80024a8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80024ac:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 80024ae:	4313      	orrs	r3, r2
 80024b0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 80024b2:	7b7b      	ldrb	r3, [r7, #13]
 80024b4:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80024b8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 80024ba:	4313      	orrs	r3, r2
 80024bc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 80024be:	7b7b      	ldrb	r3, [r7, #13]
 80024c0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80024c4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 80024c6:	4313      	orrs	r3, r2
 80024c8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 80024ca:	7b7b      	ldrb	r3, [r7, #13]
 80024cc:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80024d0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 80024d2:	4313      	orrs	r3, r2
 80024d4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 80024d6:	7b7b      	ldrb	r3, [r7, #13]
 80024d8:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80024dc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 80024de:	4313      	orrs	r3, r2
 80024e0:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80024e2:	2b01      	cmp	r3, #1
 80024e4:	d163      	bne.n	80025ae <lsm6dso_gy_data_rate_set+0x1ae>
    {
      ret =  lsm6dso_fsm_data_rate_get(ctx, &fsm_odr);
 80024e6:	f107 030b 	add.w	r3, r7, #11
 80024ea:	4619      	mov	r1, r3
 80024ec:	6878      	ldr	r0, [r7, #4]
 80024ee:	f000 fa7b 	bl	80029e8 <lsm6dso_fsm_data_rate_get>
 80024f2:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d159      	bne.n	80025ae <lsm6dso_gy_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 80024fa:	7afb      	ldrb	r3, [r7, #11]
 80024fc:	2b03      	cmp	r3, #3
 80024fe:	d853      	bhi.n	80025a8 <lsm6dso_gy_data_rate_set+0x1a8>
 8002500:	a201      	add	r2, pc, #4	; (adr r2, 8002508 <lsm6dso_gy_data_rate_set+0x108>)
 8002502:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002506:	bf00      	nop
 8002508:	08002519 	.word	0x08002519
 800250c:	0800252b 	.word	0x0800252b
 8002510:	08002549 	.word	0x08002549
 8002514:	08002573 	.word	0x08002573
        {
          case LSM6DSO_ODR_FSM_12Hz5:
            if (val == LSM6DSO_GY_ODR_OFF)
 8002518:	78fb      	ldrb	r3, [r7, #3]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d102      	bne.n	8002524 <lsm6dso_gy_data_rate_set+0x124>
            {
              odr_gy = LSM6DSO_GY_ODR_12Hz5;
 800251e:	2301      	movs	r3, #1
 8002520:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8002522:	e045      	b.n	80025b0 <lsm6dso_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8002524:	78fb      	ldrb	r3, [r7, #3]
 8002526:	75fb      	strb	r3, [r7, #23]
            break;
 8002528:	e042      	b.n	80025b0 <lsm6dso_gy_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_26Hz:
            if (val == LSM6DSO_GY_ODR_OFF)
 800252a:	78fb      	ldrb	r3, [r7, #3]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d102      	bne.n	8002536 <lsm6dso_gy_data_rate_set+0x136>
            {
              odr_gy = LSM6DSO_GY_ODR_26Hz;
 8002530:	2302      	movs	r3, #2
 8002532:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8002534:	e03c      	b.n	80025b0 <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_12Hz5)
 8002536:	78fb      	ldrb	r3, [r7, #3]
 8002538:	2b01      	cmp	r3, #1
 800253a:	d102      	bne.n	8002542 <lsm6dso_gy_data_rate_set+0x142>
              odr_gy = LSM6DSO_GY_ODR_26Hz;
 800253c:	2302      	movs	r3, #2
 800253e:	75fb      	strb	r3, [r7, #23]
            break;
 8002540:	e036      	b.n	80025b0 <lsm6dso_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8002542:	78fb      	ldrb	r3, [r7, #3]
 8002544:	75fb      	strb	r3, [r7, #23]
            break;
 8002546:	e033      	b.n	80025b0 <lsm6dso_gy_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_52Hz:
            if (val == LSM6DSO_GY_ODR_OFF)
 8002548:	78fb      	ldrb	r3, [r7, #3]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d102      	bne.n	8002554 <lsm6dso_gy_data_rate_set+0x154>
            {
              odr_gy = LSM6DSO_GY_ODR_52Hz;
 800254e:	2303      	movs	r3, #3
 8002550:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8002552:	e02d      	b.n	80025b0 <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_12Hz5)
 8002554:	78fb      	ldrb	r3, [r7, #3]
 8002556:	2b01      	cmp	r3, #1
 8002558:	d102      	bne.n	8002560 <lsm6dso_gy_data_rate_set+0x160>
              odr_gy = LSM6DSO_GY_ODR_52Hz;
 800255a:	2303      	movs	r3, #3
 800255c:	75fb      	strb	r3, [r7, #23]
            break;
 800255e:	e027      	b.n	80025b0 <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_26Hz)
 8002560:	78fb      	ldrb	r3, [r7, #3]
 8002562:	2b02      	cmp	r3, #2
 8002564:	d102      	bne.n	800256c <lsm6dso_gy_data_rate_set+0x16c>
              odr_gy = LSM6DSO_GY_ODR_52Hz;
 8002566:	2303      	movs	r3, #3
 8002568:	75fb      	strb	r3, [r7, #23]
            break;
 800256a:	e021      	b.n	80025b0 <lsm6dso_gy_data_rate_set+0x1b0>
              odr_gy = val;
 800256c:	78fb      	ldrb	r3, [r7, #3]
 800256e:	75fb      	strb	r3, [r7, #23]
            break;
 8002570:	e01e      	b.n	80025b0 <lsm6dso_gy_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_104Hz:
            if (val == LSM6DSO_GY_ODR_OFF)
 8002572:	78fb      	ldrb	r3, [r7, #3]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d102      	bne.n	800257e <lsm6dso_gy_data_rate_set+0x17e>
            {
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 8002578:	2304      	movs	r3, #4
 800257a:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 800257c:	e018      	b.n	80025b0 <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_12Hz5)
 800257e:	78fb      	ldrb	r3, [r7, #3]
 8002580:	2b01      	cmp	r3, #1
 8002582:	d102      	bne.n	800258a <lsm6dso_gy_data_rate_set+0x18a>
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 8002584:	2304      	movs	r3, #4
 8002586:	75fb      	strb	r3, [r7, #23]
            break;
 8002588:	e012      	b.n	80025b0 <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_26Hz)
 800258a:	78fb      	ldrb	r3, [r7, #3]
 800258c:	2b02      	cmp	r3, #2
 800258e:	d102      	bne.n	8002596 <lsm6dso_gy_data_rate_set+0x196>
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 8002590:	2304      	movs	r3, #4
 8002592:	75fb      	strb	r3, [r7, #23]
            break;
 8002594:	e00c      	b.n	80025b0 <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_52Hz)
 8002596:	78fb      	ldrb	r3, [r7, #3]
 8002598:	2b03      	cmp	r3, #3
 800259a:	d102      	bne.n	80025a2 <lsm6dso_gy_data_rate_set+0x1a2>
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 800259c:	2304      	movs	r3, #4
 800259e:	75fb      	strb	r3, [r7, #23]
            break;
 80025a0:	e006      	b.n	80025b0 <lsm6dso_gy_data_rate_set+0x1b0>
              odr_gy = val;
 80025a2:	78fb      	ldrb	r3, [r7, #3]
 80025a4:	75fb      	strb	r3, [r7, #23]
            break;
 80025a6:	e003      	b.n	80025b0 <lsm6dso_gy_data_rate_set+0x1b0>

          default:
            odr_gy = val;
 80025a8:	78fb      	ldrb	r3, [r7, #3]
 80025aa:	75fb      	strb	r3, [r7, #23]
            break;
 80025ac:	e000      	b.n	80025b0 <lsm6dso_gy_data_rate_set+0x1b0>
        }
      }
 80025ae:	bf00      	nop
    }
  }

  if (ret == 0)
 80025b0:	693b      	ldr	r3, [r7, #16]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d107      	bne.n	80025c6 <lsm6dso_gy_data_rate_set+0x1c6>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 80025b6:	f107 0208 	add.w	r2, r7, #8
 80025ba:	2301      	movs	r3, #1
 80025bc:	2111      	movs	r1, #17
 80025be:	6878      	ldr	r0, [r7, #4]
 80025c0:	f7ff fcc4 	bl	8001f4c <lsm6dso_read_reg>
 80025c4:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d10f      	bne.n	80025ec <lsm6dso_gy_data_rate_set+0x1ec>
  {
    reg.odr_g = (uint8_t) odr_gy;
 80025cc:	7dfb      	ldrb	r3, [r7, #23]
 80025ce:	f003 030f 	and.w	r3, r3, #15
 80025d2:	b2da      	uxtb	r2, r3
 80025d4:	7a3b      	ldrb	r3, [r7, #8]
 80025d6:	f362 1307 	bfi	r3, r2, #4, #4
 80025da:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 80025dc:	f107 0208 	add.w	r2, r7, #8
 80025e0:	2301      	movs	r3, #1
 80025e2:	2111      	movs	r1, #17
 80025e4:	6878      	ldr	r0, [r7, #4]
 80025e6:	f7ff fcc9 	bl	8001f7c <lsm6dso_write_reg>
 80025ea:	6138      	str	r0, [r7, #16]
  }

  return ret;
 80025ec:	693b      	ldr	r3, [r7, #16]
}
 80025ee:	4618      	mov	r0, r3
 80025f0:	3718      	adds	r7, #24
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop

080025f8 <lsm6dso_gy_data_rate_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_data_rate_get(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_g_t *val)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b084      	sub	sp, #16
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
 8002600:	6039      	str	r1, [r7, #0]
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8002602:	f107 0208 	add.w	r2, r7, #8
 8002606:	2301      	movs	r3, #1
 8002608:	2111      	movs	r1, #17
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f7ff fc9e 	bl	8001f4c <lsm6dso_read_reg>
 8002610:	60f8      	str	r0, [r7, #12]

  switch (reg.odr_g)
 8002612:	7a3b      	ldrb	r3, [r7, #8]
 8002614:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002618:	b2db      	uxtb	r3, r3
 800261a:	2b0a      	cmp	r3, #10
 800261c:	d844      	bhi.n	80026a8 <lsm6dso_gy_data_rate_get+0xb0>
 800261e:	a201      	add	r2, pc, #4	; (adr r2, 8002624 <lsm6dso_gy_data_rate_get+0x2c>)
 8002620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002624:	08002651 	.word	0x08002651
 8002628:	08002659 	.word	0x08002659
 800262c:	08002661 	.word	0x08002661
 8002630:	08002669 	.word	0x08002669
 8002634:	08002671 	.word	0x08002671
 8002638:	08002679 	.word	0x08002679
 800263c:	08002681 	.word	0x08002681
 8002640:	08002689 	.word	0x08002689
 8002644:	08002691 	.word	0x08002691
 8002648:	08002699 	.word	0x08002699
 800264c:	080026a1 	.word	0x080026a1
  {
    case LSM6DSO_GY_ODR_OFF:
      *val = LSM6DSO_GY_ODR_OFF;
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	2200      	movs	r2, #0
 8002654:	701a      	strb	r2, [r3, #0]
      break;
 8002656:	e02b      	b.n	80026b0 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_12Hz5:
      *val = LSM6DSO_GY_ODR_12Hz5;
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	2201      	movs	r2, #1
 800265c:	701a      	strb	r2, [r3, #0]
      break;
 800265e:	e027      	b.n	80026b0 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_26Hz:
      *val = LSM6DSO_GY_ODR_26Hz;
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	2202      	movs	r2, #2
 8002664:	701a      	strb	r2, [r3, #0]
      break;
 8002666:	e023      	b.n	80026b0 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_52Hz:
      *val = LSM6DSO_GY_ODR_52Hz;
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	2203      	movs	r2, #3
 800266c:	701a      	strb	r2, [r3, #0]
      break;
 800266e:	e01f      	b.n	80026b0 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_104Hz:
      *val = LSM6DSO_GY_ODR_104Hz;
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	2204      	movs	r2, #4
 8002674:	701a      	strb	r2, [r3, #0]
      break;
 8002676:	e01b      	b.n	80026b0 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_208Hz:
      *val = LSM6DSO_GY_ODR_208Hz;
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	2205      	movs	r2, #5
 800267c:	701a      	strb	r2, [r3, #0]
      break;
 800267e:	e017      	b.n	80026b0 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_417Hz:
      *val = LSM6DSO_GY_ODR_417Hz;
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	2206      	movs	r2, #6
 8002684:	701a      	strb	r2, [r3, #0]
      break;
 8002686:	e013      	b.n	80026b0 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_833Hz:
      *val = LSM6DSO_GY_ODR_833Hz;
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	2207      	movs	r2, #7
 800268c:	701a      	strb	r2, [r3, #0]
      break;
 800268e:	e00f      	b.n	80026b0 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_1667Hz:
      *val = LSM6DSO_GY_ODR_1667Hz;
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	2208      	movs	r2, #8
 8002694:	701a      	strb	r2, [r3, #0]
      break;
 8002696:	e00b      	b.n	80026b0 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_3333Hz:
      *val = LSM6DSO_GY_ODR_3333Hz;
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	2209      	movs	r2, #9
 800269c:	701a      	strb	r2, [r3, #0]
      break;
 800269e:	e007      	b.n	80026b0 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_6667Hz:
      *val = LSM6DSO_GY_ODR_6667Hz;
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	220a      	movs	r2, #10
 80026a4:	701a      	strb	r2, [r3, #0]
      break;
 80026a6:	e003      	b.n	80026b0 <lsm6dso_gy_data_rate_get+0xb8>

    default:
      *val = LSM6DSO_GY_ODR_OFF;
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	2200      	movs	r2, #0
 80026ac:	701a      	strb	r2, [r3, #0]
      break;
 80026ae:	bf00      	nop
  }

  return ret;
 80026b0:	68fb      	ldr	r3, [r7, #12]
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3710      	adds	r7, #16
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop

080026bc <lsm6dso_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b084      	sub	sp, #16
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
 80026c4:	460b      	mov	r3, r1
 80026c6:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 80026c8:	f107 0208 	add.w	r2, r7, #8
 80026cc:	2301      	movs	r3, #1
 80026ce:	2112      	movs	r1, #18
 80026d0:	6878      	ldr	r0, [r7, #4]
 80026d2:	f7ff fc3b 	bl	8001f4c <lsm6dso_read_reg>
 80026d6:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d10f      	bne.n	80026fe <lsm6dso_block_data_update_set+0x42>
  {
    reg.bdu = val;
 80026de:	78fb      	ldrb	r3, [r7, #3]
 80026e0:	f003 0301 	and.w	r3, r3, #1
 80026e4:	b2da      	uxtb	r2, r3
 80026e6:	7a3b      	ldrb	r3, [r7, #8]
 80026e8:	f362 1386 	bfi	r3, r2, #6, #1
 80026ec:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 80026ee:	f107 0208 	add.w	r2, r7, #8
 80026f2:	2301      	movs	r3, #1
 80026f4:	2112      	movs	r1, #18
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	f7ff fc40 	bl	8001f7c <lsm6dso_write_reg>
 80026fc:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80026fe:	68fb      	ldr	r3, [r7, #12]
}
 8002700:	4618      	mov	r0, r3
 8002702:	3710      	adds	r7, #16
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}

08002708 <lsm6dso_angular_rate_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b086      	sub	sp, #24
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
 8002710:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_OUTX_L_G, buff, 6);
 8002712:	f107 020c 	add.w	r2, r7, #12
 8002716:	2306      	movs	r3, #6
 8002718:	2122      	movs	r1, #34	; 0x22
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f7ff fc16 	bl	8001f4c <lsm6dso_read_reg>
 8002720:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8002722:	7b7b      	ldrb	r3, [r7, #13]
 8002724:	b21a      	sxth	r2, r3
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002730:	b29b      	uxth	r3, r3
 8002732:	021b      	lsls	r3, r3, #8
 8002734:	b29a      	uxth	r2, r3
 8002736:	7b3b      	ldrb	r3, [r7, #12]
 8002738:	b29b      	uxth	r3, r3
 800273a:	4413      	add	r3, r2
 800273c:	b29b      	uxth	r3, r3
 800273e:	b21a      	sxth	r2, r3
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8002744:	7bfa      	ldrb	r2, [r7, #15]
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	3302      	adds	r3, #2
 800274a:	b212      	sxth	r2, r2
 800274c:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	3302      	adds	r3, #2
 8002752:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002756:	b29b      	uxth	r3, r3
 8002758:	021b      	lsls	r3, r3, #8
 800275a:	b29a      	uxth	r2, r3
 800275c:	7bbb      	ldrb	r3, [r7, #14]
 800275e:	b29b      	uxth	r3, r3
 8002760:	4413      	add	r3, r2
 8002762:	b29a      	uxth	r2, r3
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	3302      	adds	r3, #2
 8002768:	b212      	sxth	r2, r2
 800276a:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 800276c:	7c7a      	ldrb	r2, [r7, #17]
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	3304      	adds	r3, #4
 8002772:	b212      	sxth	r2, r2
 8002774:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	3304      	adds	r3, #4
 800277a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800277e:	b29b      	uxth	r3, r3
 8002780:	021b      	lsls	r3, r3, #8
 8002782:	b29a      	uxth	r2, r3
 8002784:	7c3b      	ldrb	r3, [r7, #16]
 8002786:	b29b      	uxth	r3, r3
 8002788:	4413      	add	r3, r2
 800278a:	b29a      	uxth	r2, r3
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	3304      	adds	r3, #4
 8002790:	b212      	sxth	r2, r2
 8002792:	801a      	strh	r2, [r3, #0]

  return ret;
 8002794:	697b      	ldr	r3, [r7, #20]
}
 8002796:	4618      	mov	r0, r3
 8002798:	3718      	adds	r7, #24
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}

0800279e <lsm6dso_acceleration_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 800279e:	b580      	push	{r7, lr}
 80027a0:	b086      	sub	sp, #24
 80027a2:	af00      	add	r7, sp, #0
 80027a4:	6078      	str	r0, [r7, #4]
 80027a6:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_OUTX_L_A, buff, 6);
 80027a8:	f107 020c 	add.w	r2, r7, #12
 80027ac:	2306      	movs	r3, #6
 80027ae:	2128      	movs	r1, #40	; 0x28
 80027b0:	6878      	ldr	r0, [r7, #4]
 80027b2:	f7ff fbcb 	bl	8001f4c <lsm6dso_read_reg>
 80027b6:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 80027b8:	7b7b      	ldrb	r3, [r7, #13]
 80027ba:	b21a      	sxth	r2, r3
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027c6:	b29b      	uxth	r3, r3
 80027c8:	021b      	lsls	r3, r3, #8
 80027ca:	b29a      	uxth	r2, r3
 80027cc:	7b3b      	ldrb	r3, [r7, #12]
 80027ce:	b29b      	uxth	r3, r3
 80027d0:	4413      	add	r3, r2
 80027d2:	b29b      	uxth	r3, r3
 80027d4:	b21a      	sxth	r2, r3
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 80027da:	7bfa      	ldrb	r2, [r7, #15]
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	3302      	adds	r3, #2
 80027e0:	b212      	sxth	r2, r2
 80027e2:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	3302      	adds	r3, #2
 80027e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027ec:	b29b      	uxth	r3, r3
 80027ee:	021b      	lsls	r3, r3, #8
 80027f0:	b29a      	uxth	r2, r3
 80027f2:	7bbb      	ldrb	r3, [r7, #14]
 80027f4:	b29b      	uxth	r3, r3
 80027f6:	4413      	add	r3, r2
 80027f8:	b29a      	uxth	r2, r3
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	3302      	adds	r3, #2
 80027fe:	b212      	sxth	r2, r2
 8002800:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8002802:	7c7a      	ldrb	r2, [r7, #17]
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	3304      	adds	r3, #4
 8002808:	b212      	sxth	r2, r2
 800280a:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	3304      	adds	r3, #4
 8002810:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002814:	b29b      	uxth	r3, r3
 8002816:	021b      	lsls	r3, r3, #8
 8002818:	b29a      	uxth	r2, r3
 800281a:	7c3b      	ldrb	r3, [r7, #16]
 800281c:	b29b      	uxth	r3, r3
 800281e:	4413      	add	r3, r2
 8002820:	b29a      	uxth	r2, r3
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	3304      	adds	r3, #4
 8002826:	b212      	sxth	r2, r2
 8002828:	801a      	strh	r2, [r3, #0]

  return ret;
 800282a:	697b      	ldr	r3, [r7, #20]
}
 800282c:	4618      	mov	r0, r3
 800282e:	3718      	adds	r7, #24
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}

08002834 <lsm6dso_mem_bank_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_mem_bank_set(stmdev_ctx_t *ctx,
                             lsm6dso_reg_access_t val)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b084      	sub	sp, #16
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
 800283c:	460b      	mov	r3, r1
 800283e:	70fb      	strb	r3, [r7, #3]
  lsm6dso_func_cfg_access_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_FUNC_CFG_ACCESS, (uint8_t *)&reg, 1);
 8002840:	f107 0208 	add.w	r2, r7, #8
 8002844:	2301      	movs	r3, #1
 8002846:	2101      	movs	r1, #1
 8002848:	6878      	ldr	r0, [r7, #4]
 800284a:	f7ff fb7f 	bl	8001f4c <lsm6dso_read_reg>
 800284e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d10f      	bne.n	8002876 <lsm6dso_mem_bank_set+0x42>
  {
    reg.reg_access = (uint8_t)val;
 8002856:	78fb      	ldrb	r3, [r7, #3]
 8002858:	f003 0303 	and.w	r3, r3, #3
 800285c:	b2da      	uxtb	r2, r3
 800285e:	7a3b      	ldrb	r3, [r7, #8]
 8002860:	f362 1387 	bfi	r3, r2, #6, #2
 8002864:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_FUNC_CFG_ACCESS, (uint8_t *)&reg, 1);
 8002866:	f107 0208 	add.w	r2, r7, #8
 800286a:	2301      	movs	r3, #1
 800286c:	2101      	movs	r1, #1
 800286e:	6878      	ldr	r0, [r7, #4]
 8002870:	f7ff fb84 	bl	8001f7c <lsm6dso_write_reg>
 8002874:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002876:	68fb      	ldr	r3, [r7, #12]
}
 8002878:	4618      	mov	r0, r3
 800287a:	3710      	adds	r7, #16
 800287c:	46bd      	mov	sp, r7
 800287e:	bd80      	pop	{r7, pc}

08002880 <lsm6dso_auto_increment_set>:
  * @param  val      change the values of if_inc in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b084      	sub	sp, #16
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
 8002888:	460b      	mov	r3, r1
 800288a:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 800288c:	f107 0208 	add.w	r2, r7, #8
 8002890:	2301      	movs	r3, #1
 8002892:	2112      	movs	r1, #18
 8002894:	6878      	ldr	r0, [r7, #4]
 8002896:	f7ff fb59 	bl	8001f4c <lsm6dso_read_reg>
 800289a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d10f      	bne.n	80028c2 <lsm6dso_auto_increment_set+0x42>
  {
    reg.if_inc = val;
 80028a2:	78fb      	ldrb	r3, [r7, #3]
 80028a4:	f003 0301 	and.w	r3, r3, #1
 80028a8:	b2da      	uxtb	r2, r3
 80028aa:	7a3b      	ldrb	r3, [r7, #8]
 80028ac:	f362 0382 	bfi	r3, r2, #2, #1
 80028b0:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 80028b2:	f107 0208 	add.w	r2, r7, #8
 80028b6:	2301      	movs	r3, #1
 80028b8:	2112      	movs	r1, #18
 80028ba:	6878      	ldr	r0, [r7, #4]
 80028bc:	f7ff fb5e 	bl	8001f7c <lsm6dso_write_reg>
 80028c0:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80028c2:	68fb      	ldr	r3, [r7, #12]
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3710      	adds	r7, #16
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}

080028cc <lsm6dso_i3c_disable_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_i3c_disable_set(stmdev_ctx_t *ctx,
                                lsm6dso_i3c_disable_t val)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b086      	sub	sp, #24
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
 80028d4:	460b      	mov	r3, r1
 80028d6:	70fb      	strb	r3, [r7, #3]
  lsm6dso_i3c_bus_avb_t i3c_bus_avb;
  lsm6dso_ctrl9_xl_t ctrl9_xl;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL9_XL, (uint8_t *)&ctrl9_xl, 1);
 80028d8:	f107 020c 	add.w	r2, r7, #12
 80028dc:	2301      	movs	r3, #1
 80028de:	2118      	movs	r1, #24
 80028e0:	6878      	ldr	r0, [r7, #4]
 80028e2:	f7ff fb33 	bl	8001f4c <lsm6dso_read_reg>
 80028e6:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d111      	bne.n	8002912 <lsm6dso_i3c_disable_set+0x46>
  {
    ctrl9_xl.i3c_disable = ((uint8_t)val & 0x80U) >> 7;
 80028ee:	78fb      	ldrb	r3, [r7, #3]
 80028f0:	09db      	lsrs	r3, r3, #7
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	f003 0301 	and.w	r3, r3, #1
 80028f8:	b2da      	uxtb	r2, r3
 80028fa:	7b3b      	ldrb	r3, [r7, #12]
 80028fc:	f362 0341 	bfi	r3, r2, #1, #1
 8002900:	733b      	strb	r3, [r7, #12]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL9_XL, (uint8_t *)&ctrl9_xl, 1);
 8002902:	f107 020c 	add.w	r2, r7, #12
 8002906:	2301      	movs	r3, #1
 8002908:	2118      	movs	r1, #24
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f7ff fb36 	bl	8001f7c <lsm6dso_write_reg>
 8002910:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d107      	bne.n	8002928 <lsm6dso_i3c_disable_set+0x5c>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_I3C_BUS_AVB,
 8002918:	f107 0210 	add.w	r2, r7, #16
 800291c:	2301      	movs	r3, #1
 800291e:	2162      	movs	r1, #98	; 0x62
 8002920:	6878      	ldr	r0, [r7, #4]
 8002922:	f7ff fb13 	bl	8001f4c <lsm6dso_read_reg>
 8002926:	6178      	str	r0, [r7, #20]
                           (uint8_t *)&i3c_bus_avb, 1);
  }

  if (ret == 0)
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d10f      	bne.n	800294e <lsm6dso_i3c_disable_set+0x82>
  {
    i3c_bus_avb.i3c_bus_avb_sel = (uint8_t)val & 0x03U;
 800292e:	78fb      	ldrb	r3, [r7, #3]
 8002930:	f003 0303 	and.w	r3, r3, #3
 8002934:	b2da      	uxtb	r2, r3
 8002936:	7c3b      	ldrb	r3, [r7, #16]
 8002938:	f362 03c4 	bfi	r3, r2, #3, #2
 800293c:	743b      	strb	r3, [r7, #16]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_I3C_BUS_AVB,
 800293e:	f107 0210 	add.w	r2, r7, #16
 8002942:	2301      	movs	r3, #1
 8002944:	2162      	movs	r1, #98	; 0x62
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	f7ff fb18 	bl	8001f7c <lsm6dso_write_reg>
 800294c:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&i3c_bus_avb, 1);
  }

  return ret;
 800294e:	697b      	ldr	r3, [r7, #20]
}
 8002950:	4618      	mov	r0, r3
 8002952:	3718      	adds	r7, #24
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}

08002958 <lsm6dso_fifo_mode_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fifo_mode_set(stmdev_ctx_t *ctx,
                              lsm6dso_fifo_mode_t val)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b084      	sub	sp, #16
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
 8002960:	460b      	mov	r3, r1
 8002962:	70fb      	strb	r3, [r7, #3]
  lsm6dso_fifo_ctrl4_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_FIFO_CTRL4, (uint8_t *)&reg, 1);
 8002964:	f107 0208 	add.w	r2, r7, #8
 8002968:	2301      	movs	r3, #1
 800296a:	210a      	movs	r1, #10
 800296c:	6878      	ldr	r0, [r7, #4]
 800296e:	f7ff faed 	bl	8001f4c <lsm6dso_read_reg>
 8002972:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d10f      	bne.n	800299a <lsm6dso_fifo_mode_set+0x42>
  {
    reg.fifo_mode = (uint8_t)val;
 800297a:	78fb      	ldrb	r3, [r7, #3]
 800297c:	f003 0307 	and.w	r3, r3, #7
 8002980:	b2da      	uxtb	r2, r3
 8002982:	7a3b      	ldrb	r3, [r7, #8]
 8002984:	f362 0302 	bfi	r3, r2, #0, #3
 8002988:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_FIFO_CTRL4, (uint8_t *)&reg, 1);
 800298a:	f107 0208 	add.w	r2, r7, #8
 800298e:	2301      	movs	r3, #1
 8002990:	210a      	movs	r1, #10
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	f7ff faf2 	bl	8001f7c <lsm6dso_write_reg>
 8002998:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800299a:	68fb      	ldr	r3, [r7, #12]
}
 800299c:	4618      	mov	r0, r3
 800299e:	3710      	adds	r7, #16
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}

080029a4 <lsm6dso_fsm_enable_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fsm_enable_get(stmdev_ctx_t *ctx,
                               lsm6dso_emb_fsm_enable_t *val)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b084      	sub	sp, #16
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
 80029ac:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
 80029ae:	2102      	movs	r1, #2
 80029b0:	6878      	ldr	r0, [r7, #4]
 80029b2:	f7ff ff3f 	bl	8002834 <lsm6dso_mem_bank_set>
 80029b6:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d106      	bne.n	80029cc <lsm6dso_fsm_enable_get+0x28>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_FSM_ENABLE_A, (uint8_t *) val, 2);
 80029be:	2302      	movs	r3, #2
 80029c0:	683a      	ldr	r2, [r7, #0]
 80029c2:	2146      	movs	r1, #70	; 0x46
 80029c4:	6878      	ldr	r0, [r7, #4]
 80029c6:	f7ff fac1 	bl	8001f4c <lsm6dso_read_reg>
 80029ca:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d104      	bne.n	80029dc <lsm6dso_fsm_enable_get+0x38>
  {
    ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
 80029d2:	2100      	movs	r1, #0
 80029d4:	6878      	ldr	r0, [r7, #4]
 80029d6:	f7ff ff2d 	bl	8002834 <lsm6dso_mem_bank_set>
 80029da:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80029dc:	68fb      	ldr	r3, [r7, #12]
}
 80029de:	4618      	mov	r0, r3
 80029e0:	3710      	adds	r7, #16
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
	...

080029e8 <lsm6dso_fsm_data_rate_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                  lsm6dso_fsm_odr_t *val)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b084      	sub	sp, #16
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	6039      	str	r1, [r7, #0]
  lsm6dso_emb_func_odr_cfg_b_t reg;
  int32_t ret;

  ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
 80029f2:	2102      	movs	r1, #2
 80029f4:	6878      	ldr	r0, [r7, #4]
 80029f6:	f7ff ff1d 	bl	8002834 <lsm6dso_mem_bank_set>
 80029fa:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d107      	bne.n	8002a12 <lsm6dso_fsm_data_rate_get+0x2a>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_EMB_FUNC_ODR_CFG_B,
 8002a02:	f107 0208 	add.w	r2, r7, #8
 8002a06:	2301      	movs	r3, #1
 8002a08:	215f      	movs	r1, #95	; 0x5f
 8002a0a:	6878      	ldr	r0, [r7, #4]
 8002a0c:	f7ff fa9e 	bl	8001f4c <lsm6dso_read_reg>
 8002a10:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&reg, 1);
  }

  if (ret == 0)
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d12a      	bne.n	8002a6e <lsm6dso_fsm_data_rate_get+0x86>
  {
    switch (reg.fsm_odr)
 8002a18:	7a3b      	ldrb	r3, [r7, #8]
 8002a1a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8002a1e:	b2db      	uxtb	r3, r3
 8002a20:	2b03      	cmp	r3, #3
 8002a22:	d81b      	bhi.n	8002a5c <lsm6dso_fsm_data_rate_get+0x74>
 8002a24:	a201      	add	r2, pc, #4	; (adr r2, 8002a2c <lsm6dso_fsm_data_rate_get+0x44>)
 8002a26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a2a:	bf00      	nop
 8002a2c:	08002a3d 	.word	0x08002a3d
 8002a30:	08002a45 	.word	0x08002a45
 8002a34:	08002a4d 	.word	0x08002a4d
 8002a38:	08002a55 	.word	0x08002a55
    {
      case LSM6DSO_ODR_FSM_12Hz5:
        *val = LSM6DSO_ODR_FSM_12Hz5;
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	701a      	strb	r2, [r3, #0]
        break;
 8002a42:	e00f      	b.n	8002a64 <lsm6dso_fsm_data_rate_get+0x7c>

      case LSM6DSO_ODR_FSM_26Hz:
        *val = LSM6DSO_ODR_FSM_26Hz;
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	2201      	movs	r2, #1
 8002a48:	701a      	strb	r2, [r3, #0]
        break;
 8002a4a:	e00b      	b.n	8002a64 <lsm6dso_fsm_data_rate_get+0x7c>

      case LSM6DSO_ODR_FSM_52Hz:
        *val = LSM6DSO_ODR_FSM_52Hz;
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	2202      	movs	r2, #2
 8002a50:	701a      	strb	r2, [r3, #0]
        break;
 8002a52:	e007      	b.n	8002a64 <lsm6dso_fsm_data_rate_get+0x7c>

      case LSM6DSO_ODR_FSM_104Hz:
        *val = LSM6DSO_ODR_FSM_104Hz;
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	2203      	movs	r2, #3
 8002a58:	701a      	strb	r2, [r3, #0]
        break;
 8002a5a:	e003      	b.n	8002a64 <lsm6dso_fsm_data_rate_get+0x7c>

      default:
        *val = LSM6DSO_ODR_FSM_12Hz5;
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	701a      	strb	r2, [r3, #0]
        break;
 8002a62:	bf00      	nop
    }

    ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
 8002a64:	2100      	movs	r1, #0
 8002a66:	6878      	ldr	r0, [r7, #4]
 8002a68:	f7ff fee4 	bl	8002834 <lsm6dso_mem_bank_set>
 8002a6c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	3710      	adds	r7, #16
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}

08002a78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a78:	b5b0      	push	{r4, r5, r7, lr}
 8002a7a:	b08e      	sub	sp, #56	; 0x38
 8002a7c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a7e:	f000 fe73 	bl	8003768 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a82:	f000 f879 	bl	8002b78 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a86:	f000 fa93 	bl	8002fb0 <MX_GPIO_Init>
  MX_I2C1_Init();
 8002a8a:	f000 f8eb 	bl	8002c64 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8002a8e:	f000 fa5f 	bl	8002f50 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8002a92:	f000 f983 	bl	8002d9c <MX_SPI2_Init>
  MX_TIM2_Init();
 8002a96:	f000 f9bf 	bl	8002e18 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002a9a:	f000 fa0b 	bl	8002eb4 <MX_TIM3_Init>
  MX_CRC_Init();
 8002a9e:	f000 f8bf 	bl	8002c20 <MX_CRC_Init>
  MX_RTC_Init();
 8002aa2:	f000 f91f 	bl	8002ce4 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  DRV_Init();
 8002aa6:	f7fe fc4d 	bl	8001344 <DRV_Init>
  Fusion_datas_init();
 8002aaa:	f7fe fb71 	bl	8001190 <Fusion_datas_init>

  //INTERRUPTS
  HAL_TIM_Base_Start_IT(&htim3);
 8002aae:	482e      	ldr	r0, [pc, #184]	; (8002b68 <main+0xf0>)
 8002ab0:	f004 fa8a 	bl	8006fc8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 8002ab4:	482d      	ldr	r0, [pc, #180]	; (8002b6c <main+0xf4>)
 8002ab6:	f004 fa87 	bl	8006fc8 <HAL_TIM_Base_Start_IT>
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		//pwm_sine();
		datas_fusion = Fusion_datas();
 8002aba:	4c2d      	ldr	r4, [pc, #180]	; (8002b70 <main+0xf8>)
 8002abc:	463b      	mov	r3, r7
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f7fe fba0 	bl	8001204 <Fusion_datas>
 8002ac4:	4625      	mov	r5, r4
 8002ac6:	463c      	mov	r4, r7
 8002ac8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002aca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002acc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ace:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ad0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ad2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ad4:	6823      	ldr	r3, [r4, #0]
 8002ad6:	602b      	str	r3, [r5, #0]


		if(datas_fusion.rotation[2] >= 3){
 8002ad8:	4b25      	ldr	r3, [pc, #148]	; (8002b70 <main+0xf8>)
 8002ada:	edd3 7a02 	vldr	s15, [r3, #8]
 8002ade:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8002ae2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ae6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aea:	db17      	blt.n	8002b1c <main+0xa4>
			if(datas_fusion.gravity[2]<=0){
 8002aec:	4b20      	ldr	r3, [pc, #128]	; (8002b70 <main+0xf8>)
 8002aee:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002af2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002af6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002afa:	d803      	bhi.n	8002b04 <main+0x8c>
				//zone A
				speed_direction_DRV =1;
 8002afc:	4b1d      	ldr	r3, [pc, #116]	; (8002b74 <main+0xfc>)
 8002afe:	2201      	movs	r2, #1
 8002b00:	601a      	str	r2, [r3, #0]
 8002b02:	e7da      	b.n	8002aba <main+0x42>
			}
			else if(datas_fusion.gravity[2]>=0){
 8002b04:	4b1a      	ldr	r3, [pc, #104]	; (8002b70 <main+0xf8>)
 8002b06:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002b0a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002b0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b12:	db28      	blt.n	8002b66 <main+0xee>
				//zone D
				speed_direction_DRV =1;
 8002b14:	4b17      	ldr	r3, [pc, #92]	; (8002b74 <main+0xfc>)
 8002b16:	2201      	movs	r2, #1
 8002b18:	601a      	str	r2, [r3, #0]
 8002b1a:	e7ce      	b.n	8002aba <main+0x42>
			}
		}
		else if(datas_fusion.rotation[2] <= -3)
 8002b1c:	4b14      	ldr	r3, [pc, #80]	; (8002b70 <main+0xf8>)
 8002b1e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002b22:	eeb8 7a08 	vmov.f32	s14, #136	; 0xc0400000 -3.0
 8002b26:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b2e:	d817      	bhi.n	8002b60 <main+0xe8>
		{
			if(datas_fusion.gravity[2]<=0){
 8002b30:	4b0f      	ldr	r3, [pc, #60]	; (8002b70 <main+0xf8>)
 8002b32:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002b36:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002b3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b3e:	d803      	bhi.n	8002b48 <main+0xd0>
				//zone B
				speed_direction_DRV =0;
 8002b40:	4b0c      	ldr	r3, [pc, #48]	; (8002b74 <main+0xfc>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	601a      	str	r2, [r3, #0]
 8002b46:	e7b8      	b.n	8002aba <main+0x42>
			}
			else if(datas_fusion.gravity[2]>=0){
 8002b48:	4b09      	ldr	r3, [pc, #36]	; (8002b70 <main+0xf8>)
 8002b4a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002b4e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002b52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b56:	db06      	blt.n	8002b66 <main+0xee>
				//zone C
				speed_direction_DRV =0;
 8002b58:	4b06      	ldr	r3, [pc, #24]	; (8002b74 <main+0xfc>)
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	601a      	str	r2, [r3, #0]
 8002b5e:	e7ac      	b.n	8002aba <main+0x42>
			}
		}
		else{
			speed_direction_DRV =2;
 8002b60:	4b04      	ldr	r3, [pc, #16]	; (8002b74 <main+0xfc>)
 8002b62:	2202      	movs	r2, #2
 8002b64:	601a      	str	r2, [r3, #0]
		datas_fusion = Fusion_datas();
 8002b66:	e7a8      	b.n	8002aba <main+0x42>
 8002b68:	20002004 	.word	0x20002004
 8002b6c:	20001fb8 	.word	0x20001fb8
 8002b70:	200020fc 	.word	0x200020fc
 8002b74:	200011cc 	.word	0x200011cc

08002b78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b096      	sub	sp, #88	; 0x58
 8002b7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b7e:	f107 0314 	add.w	r3, r7, #20
 8002b82:	2244      	movs	r2, #68	; 0x44
 8002b84:	2100      	movs	r1, #0
 8002b86:	4618      	mov	r0, r3
 8002b88:	f010 f8a0 	bl	8012ccc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b8c:	463b      	mov	r3, r7
 8002b8e:	2200      	movs	r2, #0
 8002b90:	601a      	str	r2, [r3, #0]
 8002b92:	605a      	str	r2, [r3, #4]
 8002b94:	609a      	str	r2, [r3, #8]
 8002b96:	60da      	str	r2, [r3, #12]
 8002b98:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002b9a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002b9e:	f002 f84b 	bl	8004c38 <HAL_PWREx_ControlVoltageScaling>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d001      	beq.n	8002bac <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002ba8:	f000 fa96 	bl	80030d8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8002bac:	230a      	movs	r3, #10
 8002bae:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002bb0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002bb4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002bb6:	2310      	movs	r3, #16
 8002bb8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002bbe:	2302      	movs	r3, #2
 8002bc0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002bc2:	2302      	movs	r3, #2
 8002bc4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8002bca:	230a      	movs	r3, #10
 8002bcc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002bce:	2307      	movs	r3, #7
 8002bd0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002bd2:	2302      	movs	r3, #2
 8002bd4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002bd6:	2302      	movs	r3, #2
 8002bd8:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002bda:	f107 0314 	add.w	r3, r7, #20
 8002bde:	4618      	mov	r0, r3
 8002be0:	f002 f880 	bl	8004ce4 <HAL_RCC_OscConfig>
 8002be4:	4603      	mov	r3, r0
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d001      	beq.n	8002bee <SystemClock_Config+0x76>
  {
    Error_Handler();
 8002bea:	f000 fa75 	bl	80030d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002bee:	230f      	movs	r3, #15
 8002bf0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002bf2:	2303      	movs	r3, #3
 8002bf4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002c02:	463b      	mov	r3, r7
 8002c04:	2104      	movs	r1, #4
 8002c06:	4618      	mov	r0, r3
 8002c08:	f002 fc54 	bl	80054b4 <HAL_RCC_ClockConfig>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d001      	beq.n	8002c16 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002c12:	f000 fa61 	bl	80030d8 <Error_Handler>
  }
}
 8002c16:	bf00      	nop
 8002c18:	3758      	adds	r7, #88	; 0x58
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}
	...

08002c20 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8002c24:	4b0d      	ldr	r3, [pc, #52]	; (8002c5c <MX_CRC_Init+0x3c>)
 8002c26:	4a0e      	ldr	r2, [pc, #56]	; (8002c60 <MX_CRC_Init+0x40>)
 8002c28:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8002c2a:	4b0c      	ldr	r3, [pc, #48]	; (8002c5c <MX_CRC_Init+0x3c>)
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8002c30:	4b0a      	ldr	r3, [pc, #40]	; (8002c5c <MX_CRC_Init+0x3c>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8002c36:	4b09      	ldr	r3, [pc, #36]	; (8002c5c <MX_CRC_Init+0x3c>)
 8002c38:	2200      	movs	r2, #0
 8002c3a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8002c3c:	4b07      	ldr	r3, [pc, #28]	; (8002c5c <MX_CRC_Init+0x3c>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8002c42:	4b06      	ldr	r3, [pc, #24]	; (8002c5c <MX_CRC_Init+0x3c>)
 8002c44:	2201      	movs	r2, #1
 8002c46:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8002c48:	4804      	ldr	r0, [pc, #16]	; (8002c5c <MX_CRC_Init+0x3c>)
 8002c4a:	f000 ff3f 	bl	8003acc <HAL_CRC_Init>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d001      	beq.n	8002c58 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8002c54:	f000 fa40 	bl	80030d8 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8002c58:	bf00      	nop
 8002c5a:	bd80      	pop	{r7, pc}
 8002c5c:	20001ec0 	.word	0x20001ec0
 8002c60:	40023000 	.word	0x40023000

08002c64 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002c68:	4b1b      	ldr	r3, [pc, #108]	; (8002cd8 <MX_I2C1_Init+0x74>)
 8002c6a:	4a1c      	ldr	r2, [pc, #112]	; (8002cdc <MX_I2C1_Init+0x78>)
 8002c6c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00702991;
 8002c6e:	4b1a      	ldr	r3, [pc, #104]	; (8002cd8 <MX_I2C1_Init+0x74>)
 8002c70:	4a1b      	ldr	r2, [pc, #108]	; (8002ce0 <MX_I2C1_Init+0x7c>)
 8002c72:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002c74:	4b18      	ldr	r3, [pc, #96]	; (8002cd8 <MX_I2C1_Init+0x74>)
 8002c76:	2200      	movs	r2, #0
 8002c78:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002c7a:	4b17      	ldr	r3, [pc, #92]	; (8002cd8 <MX_I2C1_Init+0x74>)
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002c80:	4b15      	ldr	r3, [pc, #84]	; (8002cd8 <MX_I2C1_Init+0x74>)
 8002c82:	2200      	movs	r2, #0
 8002c84:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002c86:	4b14      	ldr	r3, [pc, #80]	; (8002cd8 <MX_I2C1_Init+0x74>)
 8002c88:	2200      	movs	r2, #0
 8002c8a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002c8c:	4b12      	ldr	r3, [pc, #72]	; (8002cd8 <MX_I2C1_Init+0x74>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002c92:	4b11      	ldr	r3, [pc, #68]	; (8002cd8 <MX_I2C1_Init+0x74>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002c98:	4b0f      	ldr	r3, [pc, #60]	; (8002cd8 <MX_I2C1_Init+0x74>)
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002c9e:	480e      	ldr	r0, [pc, #56]	; (8002cd8 <MX_I2C1_Init+0x74>)
 8002ca0:	f001 f9c0 	bl	8004024 <HAL_I2C_Init>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d001      	beq.n	8002cae <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002caa:	f000 fa15 	bl	80030d8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002cae:	2100      	movs	r1, #0
 8002cb0:	4809      	ldr	r0, [pc, #36]	; (8002cd8 <MX_I2C1_Init+0x74>)
 8002cb2:	f001 ff1b 	bl	8004aec <HAL_I2CEx_ConfigAnalogFilter>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d001      	beq.n	8002cc0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002cbc:	f000 fa0c 	bl	80030d8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002cc0:	2100      	movs	r1, #0
 8002cc2:	4805      	ldr	r0, [pc, #20]	; (8002cd8 <MX_I2C1_Init+0x74>)
 8002cc4:	f001 ff5d 	bl	8004b82 <HAL_I2CEx_ConfigDigitalFilter>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d001      	beq.n	8002cd2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002cce:	f000 fa03 	bl	80030d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002cd2:	bf00      	nop
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	20001ee4 	.word	0x20001ee4
 8002cdc:	40005400 	.word	0x40005400
 8002ce0:	00702991 	.word	0x00702991

08002ce4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b086      	sub	sp, #24
 8002ce8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002cea:	1d3b      	adds	r3, r7, #4
 8002cec:	2200      	movs	r2, #0
 8002cee:	601a      	str	r2, [r3, #0]
 8002cf0:	605a      	str	r2, [r3, #4]
 8002cf2:	609a      	str	r2, [r3, #8]
 8002cf4:	60da      	str	r2, [r3, #12]
 8002cf6:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002cfc:	4b25      	ldr	r3, [pc, #148]	; (8002d94 <MX_RTC_Init+0xb0>)
 8002cfe:	4a26      	ldr	r2, [pc, #152]	; (8002d98 <MX_RTC_Init+0xb4>)
 8002d00:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002d02:	4b24      	ldr	r3, [pc, #144]	; (8002d94 <MX_RTC_Init+0xb0>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002d08:	4b22      	ldr	r3, [pc, #136]	; (8002d94 <MX_RTC_Init+0xb0>)
 8002d0a:	227f      	movs	r2, #127	; 0x7f
 8002d0c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002d0e:	4b21      	ldr	r3, [pc, #132]	; (8002d94 <MX_RTC_Init+0xb0>)
 8002d10:	22ff      	movs	r2, #255	; 0xff
 8002d12:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002d14:	4b1f      	ldr	r3, [pc, #124]	; (8002d94 <MX_RTC_Init+0xb0>)
 8002d16:	2200      	movs	r2, #0
 8002d18:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002d1a:	4b1e      	ldr	r3, [pc, #120]	; (8002d94 <MX_RTC_Init+0xb0>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002d20:	4b1c      	ldr	r3, [pc, #112]	; (8002d94 <MX_RTC_Init+0xb0>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002d26:	4b1b      	ldr	r3, [pc, #108]	; (8002d94 <MX_RTC_Init+0xb0>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002d2c:	4819      	ldr	r0, [pc, #100]	; (8002d94 <MX_RTC_Init+0xb0>)
 8002d2e:	f003 fa83 	bl	8006238 <HAL_RTC_Init>
 8002d32:	4603      	mov	r3, r0
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d001      	beq.n	8002d3c <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8002d38:	f000 f9ce 	bl	80030d8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8002d40:	2300      	movs	r3, #0
 8002d42:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8002d44:	2300      	movs	r3, #0
 8002d46:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002d50:	1d3b      	adds	r3, r7, #4
 8002d52:	2201      	movs	r2, #1
 8002d54:	4619      	mov	r1, r3
 8002d56:	480f      	ldr	r0, [pc, #60]	; (8002d94 <MX_RTC_Init+0xb0>)
 8002d58:	f003 fae9 	bl	800632e <HAL_RTC_SetTime>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d001      	beq.n	8002d66 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 8002d62:	f000 f9b9 	bl	80030d8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002d66:	2301      	movs	r3, #1
 8002d68:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8002d72:	2300      	movs	r3, #0
 8002d74:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002d76:	463b      	mov	r3, r7
 8002d78:	2201      	movs	r2, #1
 8002d7a:	4619      	mov	r1, r3
 8002d7c:	4805      	ldr	r0, [pc, #20]	; (8002d94 <MX_RTC_Init+0xb0>)
 8002d7e:	f003 fb73 	bl	8006468 <HAL_RTC_SetDate>
 8002d82:	4603      	mov	r3, r0
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d001      	beq.n	8002d8c <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 8002d88:	f000 f9a6 	bl	80030d8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002d8c:	bf00      	nop
 8002d8e:	3718      	adds	r7, #24
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}
 8002d94:	20001f30 	.word	0x20001f30
 8002d98:	40002800 	.word	0x40002800

08002d9c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002da0:	4b1b      	ldr	r3, [pc, #108]	; (8002e10 <MX_SPI2_Init+0x74>)
 8002da2:	4a1c      	ldr	r2, [pc, #112]	; (8002e14 <MX_SPI2_Init+0x78>)
 8002da4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002da6:	4b1a      	ldr	r3, [pc, #104]	; (8002e10 <MX_SPI2_Init+0x74>)
 8002da8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002dac:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002dae:	4b18      	ldr	r3, [pc, #96]	; (8002e10 <MX_SPI2_Init+0x74>)
 8002db0:	2200      	movs	r2, #0
 8002db2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002db4:	4b16      	ldr	r3, [pc, #88]	; (8002e10 <MX_SPI2_Init+0x74>)
 8002db6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002dba:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002dbc:	4b14      	ldr	r3, [pc, #80]	; (8002e10 <MX_SPI2_Init+0x74>)
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002dc2:	4b13      	ldr	r3, [pc, #76]	; (8002e10 <MX_SPI2_Init+0x74>)
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002dc8:	4b11      	ldr	r3, [pc, #68]	; (8002e10 <MX_SPI2_Init+0x74>)
 8002dca:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002dce:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002dd0:	4b0f      	ldr	r3, [pc, #60]	; (8002e10 <MX_SPI2_Init+0x74>)
 8002dd2:	2228      	movs	r2, #40	; 0x28
 8002dd4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002dd6:	4b0e      	ldr	r3, [pc, #56]	; (8002e10 <MX_SPI2_Init+0x74>)
 8002dd8:	2200      	movs	r2, #0
 8002dda:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002ddc:	4b0c      	ldr	r3, [pc, #48]	; (8002e10 <MX_SPI2_Init+0x74>)
 8002dde:	2200      	movs	r2, #0
 8002de0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002de2:	4b0b      	ldr	r3, [pc, #44]	; (8002e10 <MX_SPI2_Init+0x74>)
 8002de4:	2200      	movs	r2, #0
 8002de6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002de8:	4b09      	ldr	r3, [pc, #36]	; (8002e10 <MX_SPI2_Init+0x74>)
 8002dea:	2207      	movs	r2, #7
 8002dec:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002dee:	4b08      	ldr	r3, [pc, #32]	; (8002e10 <MX_SPI2_Init+0x74>)
 8002df0:	2200      	movs	r2, #0
 8002df2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002df4:	4b06      	ldr	r3, [pc, #24]	; (8002e10 <MX_SPI2_Init+0x74>)
 8002df6:	2200      	movs	r2, #0
 8002df8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002dfa:	4805      	ldr	r0, [pc, #20]	; (8002e10 <MX_SPI2_Init+0x74>)
 8002dfc:	f003 fc72 	bl	80066e4 <HAL_SPI_Init>
 8002e00:	4603      	mov	r3, r0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d001      	beq.n	8002e0a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8002e06:	f000 f967 	bl	80030d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002e0a:	bf00      	nop
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	bf00      	nop
 8002e10:	20001f54 	.word	0x20001f54
 8002e14:	40003800 	.word	0x40003800

08002e18 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b088      	sub	sp, #32
 8002e1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e1e:	f107 0310 	add.w	r3, r7, #16
 8002e22:	2200      	movs	r2, #0
 8002e24:	601a      	str	r2, [r3, #0]
 8002e26:	605a      	str	r2, [r3, #4]
 8002e28:	609a      	str	r2, [r3, #8]
 8002e2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e2c:	1d3b      	adds	r3, r7, #4
 8002e2e:	2200      	movs	r2, #0
 8002e30:	601a      	str	r2, [r3, #0]
 8002e32:	605a      	str	r2, [r3, #4]
 8002e34:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002e36:	4b1e      	ldr	r3, [pc, #120]	; (8002eb0 <MX_TIM2_Init+0x98>)
 8002e38:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002e3c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 8002e3e:	4b1c      	ldr	r3, [pc, #112]	; (8002eb0 <MX_TIM2_Init+0x98>)
 8002e40:	224f      	movs	r2, #79	; 0x4f
 8002e42:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e44:	4b1a      	ldr	r3, [pc, #104]	; (8002eb0 <MX_TIM2_Init+0x98>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8002e4a:	4b19      	ldr	r3, [pc, #100]	; (8002eb0 <MX_TIM2_Init+0x98>)
 8002e4c:	f242 720f 	movw	r2, #9999	; 0x270f
 8002e50:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e52:	4b17      	ldr	r3, [pc, #92]	; (8002eb0 <MX_TIM2_Init+0x98>)
 8002e54:	2200      	movs	r2, #0
 8002e56:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e58:	4b15      	ldr	r3, [pc, #84]	; (8002eb0 <MX_TIM2_Init+0x98>)
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002e5e:	4814      	ldr	r0, [pc, #80]	; (8002eb0 <MX_TIM2_Init+0x98>)
 8002e60:	f004 f85a 	bl	8006f18 <HAL_TIM_Base_Init>
 8002e64:	4603      	mov	r3, r0
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d001      	beq.n	8002e6e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002e6a:	f000 f935 	bl	80030d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e72:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002e74:	f107 0310 	add.w	r3, r7, #16
 8002e78:	4619      	mov	r1, r3
 8002e7a:	480d      	ldr	r0, [pc, #52]	; (8002eb0 <MX_TIM2_Init+0x98>)
 8002e7c:	f004 fa33 	bl	80072e6 <HAL_TIM_ConfigClockSource>
 8002e80:	4603      	mov	r3, r0
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d001      	beq.n	8002e8a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002e86:	f000 f927 	bl	80030d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002e92:	1d3b      	adds	r3, r7, #4
 8002e94:	4619      	mov	r1, r3
 8002e96:	4806      	ldr	r0, [pc, #24]	; (8002eb0 <MX_TIM2_Init+0x98>)
 8002e98:	f004 fc54 	bl	8007744 <HAL_TIMEx_MasterConfigSynchronization>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d001      	beq.n	8002ea6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002ea2:	f000 f919 	bl	80030d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002ea6:	bf00      	nop
 8002ea8:	3720      	adds	r7, #32
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	20001fb8 	.word	0x20001fb8

08002eb4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b088      	sub	sp, #32
 8002eb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002eba:	f107 0310 	add.w	r3, r7, #16
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	601a      	str	r2, [r3, #0]
 8002ec2:	605a      	str	r2, [r3, #4]
 8002ec4:	609a      	str	r2, [r3, #8]
 8002ec6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ec8:	1d3b      	adds	r3, r7, #4
 8002eca:	2200      	movs	r2, #0
 8002ecc:	601a      	str	r2, [r3, #0]
 8002ece:	605a      	str	r2, [r3, #4]
 8002ed0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002ed2:	4b1d      	ldr	r3, [pc, #116]	; (8002f48 <MX_TIM3_Init+0x94>)
 8002ed4:	4a1d      	ldr	r2, [pc, #116]	; (8002f4c <MX_TIM3_Init+0x98>)
 8002ed6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7;
 8002ed8:	4b1b      	ldr	r3, [pc, #108]	; (8002f48 <MX_TIM3_Init+0x94>)
 8002eda:	2207      	movs	r2, #7
 8002edc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ede:	4b1a      	ldr	r3, [pc, #104]	; (8002f48 <MX_TIM3_Init+0x94>)
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8002ee4:	4b18      	ldr	r3, [pc, #96]	; (8002f48 <MX_TIM3_Init+0x94>)
 8002ee6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002eea:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002eec:	4b16      	ldr	r3, [pc, #88]	; (8002f48 <MX_TIM3_Init+0x94>)
 8002eee:	2200      	movs	r2, #0
 8002ef0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ef2:	4b15      	ldr	r3, [pc, #84]	; (8002f48 <MX_TIM3_Init+0x94>)
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002ef8:	4813      	ldr	r0, [pc, #76]	; (8002f48 <MX_TIM3_Init+0x94>)
 8002efa:	f004 f80d 	bl	8006f18 <HAL_TIM_Base_Init>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d001      	beq.n	8002f08 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8002f04:	f000 f8e8 	bl	80030d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f0c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002f0e:	f107 0310 	add.w	r3, r7, #16
 8002f12:	4619      	mov	r1, r3
 8002f14:	480c      	ldr	r0, [pc, #48]	; (8002f48 <MX_TIM3_Init+0x94>)
 8002f16:	f004 f9e6 	bl	80072e6 <HAL_TIM_ConfigClockSource>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d001      	beq.n	8002f24 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8002f20:	f000 f8da 	bl	80030d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f24:	2300      	movs	r3, #0
 8002f26:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002f2c:	1d3b      	adds	r3, r7, #4
 8002f2e:	4619      	mov	r1, r3
 8002f30:	4805      	ldr	r0, [pc, #20]	; (8002f48 <MX_TIM3_Init+0x94>)
 8002f32:	f004 fc07 	bl	8007744 <HAL_TIMEx_MasterConfigSynchronization>
 8002f36:	4603      	mov	r3, r0
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d001      	beq.n	8002f40 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002f3c:	f000 f8cc 	bl	80030d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002f40:	bf00      	nop
 8002f42:	3720      	adds	r7, #32
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}
 8002f48:	20002004 	.word	0x20002004
 8002f4c:	40000400 	.word	0x40000400

08002f50 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002f54:	4b14      	ldr	r3, [pc, #80]	; (8002fa8 <MX_USART2_UART_Init+0x58>)
 8002f56:	4a15      	ldr	r2, [pc, #84]	; (8002fac <MX_USART2_UART_Init+0x5c>)
 8002f58:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002f5a:	4b13      	ldr	r3, [pc, #76]	; (8002fa8 <MX_USART2_UART_Init+0x58>)
 8002f5c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002f60:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002f62:	4b11      	ldr	r3, [pc, #68]	; (8002fa8 <MX_USART2_UART_Init+0x58>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002f68:	4b0f      	ldr	r3, [pc, #60]	; (8002fa8 <MX_USART2_UART_Init+0x58>)
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002f6e:	4b0e      	ldr	r3, [pc, #56]	; (8002fa8 <MX_USART2_UART_Init+0x58>)
 8002f70:	2200      	movs	r2, #0
 8002f72:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002f74:	4b0c      	ldr	r3, [pc, #48]	; (8002fa8 <MX_USART2_UART_Init+0x58>)
 8002f76:	220c      	movs	r2, #12
 8002f78:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f7a:	4b0b      	ldr	r3, [pc, #44]	; (8002fa8 <MX_USART2_UART_Init+0x58>)
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f80:	4b09      	ldr	r3, [pc, #36]	; (8002fa8 <MX_USART2_UART_Init+0x58>)
 8002f82:	2200      	movs	r2, #0
 8002f84:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f86:	4b08      	ldr	r3, [pc, #32]	; (8002fa8 <MX_USART2_UART_Init+0x58>)
 8002f88:	2200      	movs	r2, #0
 8002f8a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f8c:	4b06      	ldr	r3, [pc, #24]	; (8002fa8 <MX_USART2_UART_Init+0x58>)
 8002f8e:	2200      	movs	r2, #0
 8002f90:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002f92:	4805      	ldr	r0, [pc, #20]	; (8002fa8 <MX_USART2_UART_Init+0x58>)
 8002f94:	f004 fc7c 	bl	8007890 <HAL_UART_Init>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d001      	beq.n	8002fa2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002f9e:	f000 f89b 	bl	80030d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002fa2:	bf00      	nop
 8002fa4:	bd80      	pop	{r7, pc}
 8002fa6:	bf00      	nop
 8002fa8:	20002050 	.word	0x20002050
 8002fac:	40004400 	.word	0x40004400

08002fb0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b08a      	sub	sp, #40	; 0x28
 8002fb4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fb6:	f107 0314 	add.w	r3, r7, #20
 8002fba:	2200      	movs	r2, #0
 8002fbc:	601a      	str	r2, [r3, #0]
 8002fbe:	605a      	str	r2, [r3, #4]
 8002fc0:	609a      	str	r2, [r3, #8]
 8002fc2:	60da      	str	r2, [r3, #12]
 8002fc4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fc6:	4b41      	ldr	r3, [pc, #260]	; (80030cc <MX_GPIO_Init+0x11c>)
 8002fc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fca:	4a40      	ldr	r2, [pc, #256]	; (80030cc <MX_GPIO_Init+0x11c>)
 8002fcc:	f043 0304 	orr.w	r3, r3, #4
 8002fd0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002fd2:	4b3e      	ldr	r3, [pc, #248]	; (80030cc <MX_GPIO_Init+0x11c>)
 8002fd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fd6:	f003 0304 	and.w	r3, r3, #4
 8002fda:	613b      	str	r3, [r7, #16]
 8002fdc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002fde:	4b3b      	ldr	r3, [pc, #236]	; (80030cc <MX_GPIO_Init+0x11c>)
 8002fe0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fe2:	4a3a      	ldr	r2, [pc, #232]	; (80030cc <MX_GPIO_Init+0x11c>)
 8002fe4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002fe8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002fea:	4b38      	ldr	r3, [pc, #224]	; (80030cc <MX_GPIO_Init+0x11c>)
 8002fec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ff2:	60fb      	str	r3, [r7, #12]
 8002ff4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ff6:	4b35      	ldr	r3, [pc, #212]	; (80030cc <MX_GPIO_Init+0x11c>)
 8002ff8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ffa:	4a34      	ldr	r2, [pc, #208]	; (80030cc <MX_GPIO_Init+0x11c>)
 8002ffc:	f043 0301 	orr.w	r3, r3, #1
 8003000:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003002:	4b32      	ldr	r3, [pc, #200]	; (80030cc <MX_GPIO_Init+0x11c>)
 8003004:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003006:	f003 0301 	and.w	r3, r3, #1
 800300a:	60bb      	str	r3, [r7, #8]
 800300c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800300e:	4b2f      	ldr	r3, [pc, #188]	; (80030cc <MX_GPIO_Init+0x11c>)
 8003010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003012:	4a2e      	ldr	r2, [pc, #184]	; (80030cc <MX_GPIO_Init+0x11c>)
 8003014:	f043 0302 	orr.w	r3, r3, #2
 8003018:	64d3      	str	r3, [r2, #76]	; 0x4c
 800301a:	4b2c      	ldr	r3, [pc, #176]	; (80030cc <MX_GPIO_Init+0x11c>)
 800301c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800301e:	f003 0302 	and.w	r3, r3, #2
 8003022:	607b      	str	r3, [r7, #4]
 8003024:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|nSleep_Pin, GPIO_PIN_RESET);
 8003026:	2200      	movs	r2, #0
 8003028:	f44f 5181 	mov.w	r1, #4128	; 0x1020
 800302c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003030:	f000 ffe0 	bl	8003ff4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_RESET);
 8003034:	2200      	movs	r2, #0
 8003036:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800303a:	4825      	ldr	r0, [pc, #148]	; (80030d0 <MX_GPIO_Init+0x120>)
 800303c:	f000 ffda 	bl	8003ff4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PWM_sync_Pin|PWM_timer_Pin, GPIO_PIN_RESET);
 8003040:	2200      	movs	r2, #0
 8003042:	f44f 51a0 	mov.w	r1, #5120	; 0x1400
 8003046:	4823      	ldr	r0, [pc, #140]	; (80030d4 <MX_GPIO_Init+0x124>)
 8003048:	f000 ffd4 	bl	8003ff4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800304c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003050:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003052:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8003056:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003058:	2300      	movs	r3, #0
 800305a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800305c:	f107 0314 	add.w	r3, r7, #20
 8003060:	4619      	mov	r1, r3
 8003062:	481c      	ldr	r0, [pc, #112]	; (80030d4 <MX_GPIO_Init+0x124>)
 8003064:	f000 fe1c 	bl	8003ca0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin nSleep_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|nSleep_Pin;
 8003068:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 800306c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800306e:	2301      	movs	r3, #1
 8003070:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003072:	2300      	movs	r3, #0
 8003074:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003076:	2300      	movs	r3, #0
 8003078:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800307a:	f107 0314 	add.w	r3, r7, #20
 800307e:	4619      	mov	r1, r3
 8003080:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003084:	f000 fe0c 	bl	8003ca0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_SS_Pin */
  GPIO_InitStruct.Pin = SPI2_SS_Pin;
 8003088:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800308c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800308e:	2301      	movs	r3, #1
 8003090:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003092:	2300      	movs	r3, #0
 8003094:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003096:	2300      	movs	r3, #0
 8003098:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_SS_GPIO_Port, &GPIO_InitStruct);
 800309a:	f107 0314 	add.w	r3, r7, #20
 800309e:	4619      	mov	r1, r3
 80030a0:	480b      	ldr	r0, [pc, #44]	; (80030d0 <MX_GPIO_Init+0x120>)
 80030a2:	f000 fdfd 	bl	8003ca0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PWM_sync_Pin PWM_timer_Pin */
  GPIO_InitStruct.Pin = PWM_sync_Pin|PWM_timer_Pin;
 80030a6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80030aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030ac:	2301      	movs	r3, #1
 80030ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030b0:	2300      	movs	r3, #0
 80030b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030b4:	2300      	movs	r3, #0
 80030b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030b8:	f107 0314 	add.w	r3, r7, #20
 80030bc:	4619      	mov	r1, r3
 80030be:	4805      	ldr	r0, [pc, #20]	; (80030d4 <MX_GPIO_Init+0x124>)
 80030c0:	f000 fdee 	bl	8003ca0 <HAL_GPIO_Init>

}
 80030c4:	bf00      	nop
 80030c6:	3728      	adds	r7, #40	; 0x28
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}
 80030cc:	40021000 	.word	0x40021000
 80030d0:	48000400 	.word	0x48000400
 80030d4:	48000800 	.word	0x48000800

080030d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80030d8:	b480      	push	{r7}
 80030da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80030dc:	b672      	cpsid	i
}
 80030de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80030e0:	e7fe      	b.n	80030e0 <Error_Handler+0x8>

080030e2 <BSP_SENSOR_ACC_GetOrientation>:
  * @brief  Get accelerometer sensor orientation
  * @param  Orientation Pointer to sensor orientation
  * @retval None
  */
void BSP_SENSOR_ACC_GetOrientation(char *Orientation)
{
 80030e2:	b480      	push	{r7}
 80030e4:	b083      	sub	sp, #12
 80030e6:	af00      	add	r7, sp, #0
 80030e8:	6078      	str	r0, [r7, #4]
  Orientation[0] = 's';
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2273      	movs	r2, #115	; 0x73
 80030ee:	701a      	strb	r2, [r3, #0]
  Orientation[1] = 'e';
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	3301      	adds	r3, #1
 80030f4:	2265      	movs	r2, #101	; 0x65
 80030f6:	701a      	strb	r2, [r3, #0]
  Orientation[2] = 'u';
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	3302      	adds	r3, #2
 80030fc:	2275      	movs	r2, #117	; 0x75
 80030fe:	701a      	strb	r2, [r3, #0]
}
 8003100:	bf00      	nop
 8003102:	370c      	adds	r7, #12
 8003104:	46bd      	mov	sp, r7
 8003106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310a:	4770      	bx	lr

0800310c <BSP_SENSOR_GYR_GetOrientation>:
  * @brief  Get gyroscope sensor orientation
  * @param  Orientation Pointer to sensor orientation
  * @retval None
  */
void BSP_SENSOR_GYR_GetOrientation(char *Orientation)
{
 800310c:	b480      	push	{r7}
 800310e:	b083      	sub	sp, #12
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  Orientation[0] = 's';
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2273      	movs	r2, #115	; 0x73
 8003118:	701a      	strb	r2, [r3, #0]
  Orientation[1] = 'e';
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	3301      	adds	r3, #1
 800311e:	2265      	movs	r2, #101	; 0x65
 8003120:	701a      	strb	r2, [r3, #0]
  Orientation[2] = 'u';
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	3302      	adds	r3, #2
 8003126:	2275      	movs	r2, #117	; 0x75
 8003128:	701a      	strb	r2, [r3, #0]
}
 800312a:	bf00      	nop
 800312c:	370c      	adds	r7, #12
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr
	...

08003138 <pwm_sine>:
#define pas_deg sizeof phase_A / sizeof phase_A[0]



void pwm_sine(void)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b082      	sub	sp, #8
 800313c:	af02      	add	r7, sp, #8
	if(1){//Flag_driver ==1  // appel de la fonction dans le main selon flag créé des accoups sur le moteur
		Flag_driver =0;
 800313e:	4b53      	ldr	r3, [pc, #332]	; (800328c <pwm_sine+0x154>)
 8003140:	2200      	movs	r2, #0
 8003142:	701a      	strb	r2, [r3, #0]
		if(cpt_pwm >= speed_periode_DRV)   				//correspond to 2800us (28*100us)
 8003144:	4b52      	ldr	r3, [pc, #328]	; (8003290 <pwm_sine+0x158>)
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	4b52      	ldr	r3, [pc, #328]	; (8003294 <pwm_sine+0x15c>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	429a      	cmp	r2, r3
 800314e:	f0c0 8095 	bcc.w	800327c <pwm_sine+0x144>
		{
			cpt_pwm =0;//reset
 8003152:	4b4f      	ldr	r3, [pc, #316]	; (8003290 <pwm_sine+0x158>)
 8003154:	2200      	movs	r2, #0
 8003156:	601a      	str	r2, [r3, #0]

			//Set PWM duty_cycle A   (reset = 0x0000 )
			//fill TX buffer for SPI--------------------------------------------
			buf_SPI_TX[0] = 0x00;               					//cmd
 8003158:	4b4f      	ldr	r3, [pc, #316]	; (8003298 <pwm_sine+0x160>)
 800315a:	2200      	movs	r2, #0
 800315c:	701a      	strb	r2, [r3, #0]
			buf_SPI_TX[1] = 0x00 | (DRV8311_REG_PWMG_A_DUTY <<3);  	//reg adr + cmd
 800315e:	4b4e      	ldr	r3, [pc, #312]	; (8003298 <pwm_sine+0x160>)
 8003160:	22c8      	movs	r2, #200	; 0xc8
 8003162:	705a      	strb	r2, [r3, #1]
			buf_SPI_TX[2] = 0x00;				//data (si read osf)
 8003164:	4b4c      	ldr	r3, [pc, #304]	; (8003298 <pwm_sine+0x160>)
 8003166:	2200      	movs	r2, #0
 8003168:	709a      	strb	r2, [r3, #2]
			buf_SPI_TX[3] = phase_A[cpt_deg];									//data (si read osf)
 800316a:	4b4c      	ldr	r3, [pc, #304]	; (800329c <pwm_sine+0x164>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a4c      	ldr	r2, [pc, #304]	; (80032a0 <pwm_sine+0x168>)
 8003170:	5cd2      	ldrb	r2, [r2, r3]
 8003172:	4b49      	ldr	r3, [pc, #292]	; (8003298 <pwm_sine+0x160>)
 8003174:	70da      	strb	r2, [r3, #3]
			//Send/Read Datas---------------------------------------------------
			HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_RESET);
 8003176:	2200      	movs	r2, #0
 8003178:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800317c:	4849      	ldr	r0, [pc, #292]	; (80032a4 <pwm_sine+0x16c>)
 800317e:	f000 ff39 	bl	8003ff4 <HAL_GPIO_WritePin>
			HAL_SPI_TransmitReceive(&hspi2, (uint8_t *)buf_SPI_TX, (uint8_t *)buf_SPI_RX, 4, HAL_MAX_DELAY);  //trame de 32bits=4octets
 8003182:	f04f 33ff 	mov.w	r3, #4294967295
 8003186:	9300      	str	r3, [sp, #0]
 8003188:	2304      	movs	r3, #4
 800318a:	4a47      	ldr	r2, [pc, #284]	; (80032a8 <pwm_sine+0x170>)
 800318c:	4942      	ldr	r1, [pc, #264]	; (8003298 <pwm_sine+0x160>)
 800318e:	4847      	ldr	r0, [pc, #284]	; (80032ac <pwm_sine+0x174>)
 8003190:	f003 fb4b 	bl	800682a <HAL_SPI_TransmitReceive>
			HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_SET);
 8003194:	2201      	movs	r2, #1
 8003196:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800319a:	4842      	ldr	r0, [pc, #264]	; (80032a4 <pwm_sine+0x16c>)
 800319c:	f000 ff2a 	bl	8003ff4 <HAL_GPIO_WritePin>
			//Set PWM duty_cycle B   (reset = 0x0000 )
			//fill TX buffer for SPI--------------------------------------------
			buf_SPI_TX[0] = 0x00;               					//cmd
 80031a0:	4b3d      	ldr	r3, [pc, #244]	; (8003298 <pwm_sine+0x160>)
 80031a2:	2200      	movs	r2, #0
 80031a4:	701a      	strb	r2, [r3, #0]
			buf_SPI_TX[1] = 0x00 | (DRV8311_REG_PWMG_B_DUTY <<3);  	//reg adr + cmd
 80031a6:	4b3c      	ldr	r3, [pc, #240]	; (8003298 <pwm_sine+0x160>)
 80031a8:	22d0      	movs	r2, #208	; 0xd0
 80031aa:	705a      	strb	r2, [r3, #1]
			buf_SPI_TX[2] = 0x00;				//data (si read osf)
 80031ac:	4b3a      	ldr	r3, [pc, #232]	; (8003298 <pwm_sine+0x160>)
 80031ae:	2200      	movs	r2, #0
 80031b0:	709a      	strb	r2, [r3, #2]
			buf_SPI_TX[3] = phase_B[cpt_deg];									//data (si read osf)
 80031b2:	4b3a      	ldr	r3, [pc, #232]	; (800329c <pwm_sine+0x164>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a3e      	ldr	r2, [pc, #248]	; (80032b0 <pwm_sine+0x178>)
 80031b8:	5cd2      	ldrb	r2, [r2, r3]
 80031ba:	4b37      	ldr	r3, [pc, #220]	; (8003298 <pwm_sine+0x160>)
 80031bc:	70da      	strb	r2, [r3, #3]
			//Send/Read Datas---------------------------------------------------
			HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_RESET);
 80031be:	2200      	movs	r2, #0
 80031c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80031c4:	4837      	ldr	r0, [pc, #220]	; (80032a4 <pwm_sine+0x16c>)
 80031c6:	f000 ff15 	bl	8003ff4 <HAL_GPIO_WritePin>
			HAL_SPI_TransmitReceive(&hspi2, (uint8_t *)buf_SPI_TX, (uint8_t *)buf_SPI_RX, 4, HAL_MAX_DELAY);  //trame de 32bits=4octets
 80031ca:	f04f 33ff 	mov.w	r3, #4294967295
 80031ce:	9300      	str	r3, [sp, #0]
 80031d0:	2304      	movs	r3, #4
 80031d2:	4a35      	ldr	r2, [pc, #212]	; (80032a8 <pwm_sine+0x170>)
 80031d4:	4930      	ldr	r1, [pc, #192]	; (8003298 <pwm_sine+0x160>)
 80031d6:	4835      	ldr	r0, [pc, #212]	; (80032ac <pwm_sine+0x174>)
 80031d8:	f003 fb27 	bl	800682a <HAL_SPI_TransmitReceive>
			HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_SET);
 80031dc:	2201      	movs	r2, #1
 80031de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80031e2:	4830      	ldr	r0, [pc, #192]	; (80032a4 <pwm_sine+0x16c>)
 80031e4:	f000 ff06 	bl	8003ff4 <HAL_GPIO_WritePin>

			//Set PWM duty_cycle C   (reset = 0x0000 )
			//fill TX buffer for SPI--------------------------------------------
			buf_SPI_TX[0] = 0x00;               					//cmd
 80031e8:	4b2b      	ldr	r3, [pc, #172]	; (8003298 <pwm_sine+0x160>)
 80031ea:	2200      	movs	r2, #0
 80031ec:	701a      	strb	r2, [r3, #0]
			buf_SPI_TX[1] = 0x00 | (DRV8311_REG_PWMG_C_DUTY <<3);  	//reg adr + cmd
 80031ee:	4b2a      	ldr	r3, [pc, #168]	; (8003298 <pwm_sine+0x160>)
 80031f0:	22d8      	movs	r2, #216	; 0xd8
 80031f2:	705a      	strb	r2, [r3, #1]
			buf_SPI_TX[2] = 0x00;				//data (si read osf)
 80031f4:	4b28      	ldr	r3, [pc, #160]	; (8003298 <pwm_sine+0x160>)
 80031f6:	2200      	movs	r2, #0
 80031f8:	709a      	strb	r2, [r3, #2]
			buf_SPI_TX[3] = phase_C[cpt_deg];									//data (si read osf)
 80031fa:	4b28      	ldr	r3, [pc, #160]	; (800329c <pwm_sine+0x164>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4a2d      	ldr	r2, [pc, #180]	; (80032b4 <pwm_sine+0x17c>)
 8003200:	5cd2      	ldrb	r2, [r2, r3]
 8003202:	4b25      	ldr	r3, [pc, #148]	; (8003298 <pwm_sine+0x160>)
 8003204:	70da      	strb	r2, [r3, #3]
			//Send/Read Datas---------------------------------------------------
			HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_RESET);
 8003206:	2200      	movs	r2, #0
 8003208:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800320c:	4825      	ldr	r0, [pc, #148]	; (80032a4 <pwm_sine+0x16c>)
 800320e:	f000 fef1 	bl	8003ff4 <HAL_GPIO_WritePin>
			HAL_SPI_TransmitReceive(&hspi2, (uint8_t *)buf_SPI_TX, (uint8_t *)buf_SPI_RX, 4, HAL_MAX_DELAY);  //trame de 32bits=4octets
 8003212:	f04f 33ff 	mov.w	r3, #4294967295
 8003216:	9300      	str	r3, [sp, #0]
 8003218:	2304      	movs	r3, #4
 800321a:	4a23      	ldr	r2, [pc, #140]	; (80032a8 <pwm_sine+0x170>)
 800321c:	491e      	ldr	r1, [pc, #120]	; (8003298 <pwm_sine+0x160>)
 800321e:	4823      	ldr	r0, [pc, #140]	; (80032ac <pwm_sine+0x174>)
 8003220:	f003 fb03 	bl	800682a <HAL_SPI_TransmitReceive>
			HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_SET);
 8003224:	2201      	movs	r2, #1
 8003226:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800322a:	481e      	ldr	r0, [pc, #120]	; (80032a4 <pwm_sine+0x16c>)
 800322c:	f000 fee2 	bl	8003ff4 <HAL_GPIO_WritePin>


			//if button not pressed: clockwise else counter clockwise
			if(speed_direction_DRV == 1)
 8003230:	4b21      	ldr	r3, [pc, #132]	; (80032b8 <pwm_sine+0x180>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	2b01      	cmp	r3, #1
 8003236:	d10e      	bne.n	8003256 <pwm_sine+0x11e>
			{
				//clockwise direction
				if(cpt_deg>=pas_deg-1)			//360°
 8003238:	4b18      	ldr	r3, [pc, #96]	; (800329c <pwm_sine+0x164>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f5b3 7fb3 	cmp.w	r3, #358	; 0x166
 8003240:	d903      	bls.n	800324a <pwm_sine+0x112>
				{
					cpt_deg =0;					//reset cpt °
 8003242:	4b16      	ldr	r3, [pc, #88]	; (800329c <pwm_sine+0x164>)
 8003244:	2200      	movs	r2, #0
 8003246:	601a      	str	r2, [r3, #0]
		{
			cpt_pwm++;
		}
		//HAL_GPIO_TogglePin(PWM_timer_GPIO_Port, PWM_timer_Pin);
	}
}
 8003248:	e01d      	b.n	8003286 <pwm_sine+0x14e>
					cpt_deg++;					//+1°
 800324a:	4b14      	ldr	r3, [pc, #80]	; (800329c <pwm_sine+0x164>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	3301      	adds	r3, #1
 8003250:	4a12      	ldr	r2, [pc, #72]	; (800329c <pwm_sine+0x164>)
 8003252:	6013      	str	r3, [r2, #0]
}
 8003254:	e017      	b.n	8003286 <pwm_sine+0x14e>
			else if(speed_direction_DRV == 0)
 8003256:	4b18      	ldr	r3, [pc, #96]	; (80032b8 <pwm_sine+0x180>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d113      	bne.n	8003286 <pwm_sine+0x14e>
				if(cpt_deg<=0)					//0°
 800325e:	4b0f      	ldr	r3, [pc, #60]	; (800329c <pwm_sine+0x164>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d104      	bne.n	8003270 <pwm_sine+0x138>
					cpt_deg = pas_deg-1;		//reset cpt °
 8003266:	4b0d      	ldr	r3, [pc, #52]	; (800329c <pwm_sine+0x164>)
 8003268:	f240 1267 	movw	r2, #359	; 0x167
 800326c:	601a      	str	r2, [r3, #0]
}
 800326e:	e00a      	b.n	8003286 <pwm_sine+0x14e>
					cpt_deg--;					//-1°
 8003270:	4b0a      	ldr	r3, [pc, #40]	; (800329c <pwm_sine+0x164>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	3b01      	subs	r3, #1
 8003276:	4a09      	ldr	r2, [pc, #36]	; (800329c <pwm_sine+0x164>)
 8003278:	6013      	str	r3, [r2, #0]
}
 800327a:	e004      	b.n	8003286 <pwm_sine+0x14e>
			cpt_pwm++;
 800327c:	4b04      	ldr	r3, [pc, #16]	; (8003290 <pwm_sine+0x158>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	3301      	adds	r3, #1
 8003282:	4a03      	ldr	r2, [pc, #12]	; (8003290 <pwm_sine+0x158>)
 8003284:	6013      	str	r3, [r2, #0]
}
 8003286:	bf00      	nop
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}
 800328c:	20002131 	.word	0x20002131
 8003290:	20002134 	.word	0x20002134
 8003294:	200011c8 	.word	0x200011c8
 8003298:	200020d4 	.word	0x200020d4
 800329c:	20002138 	.word	0x20002138
 80032a0:	200011d0 	.word	0x200011d0
 80032a4:	48000400 	.word	0x48000400
 80032a8:	200020e8 	.word	0x200020e8
 80032ac:	20001f54 	.word	0x20001f54
 80032b0:	20001338 	.word	0x20001338
 80032b4:	200014a0 	.word	0x200014a0
 80032b8:	200011cc 	.word	0x200011cc

080032bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80032bc:	b480      	push	{r7}
 80032be:	b083      	sub	sp, #12
 80032c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032c2:	4b0f      	ldr	r3, [pc, #60]	; (8003300 <HAL_MspInit+0x44>)
 80032c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032c6:	4a0e      	ldr	r2, [pc, #56]	; (8003300 <HAL_MspInit+0x44>)
 80032c8:	f043 0301 	orr.w	r3, r3, #1
 80032cc:	6613      	str	r3, [r2, #96]	; 0x60
 80032ce:	4b0c      	ldr	r3, [pc, #48]	; (8003300 <HAL_MspInit+0x44>)
 80032d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032d2:	f003 0301 	and.w	r3, r3, #1
 80032d6:	607b      	str	r3, [r7, #4]
 80032d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80032da:	4b09      	ldr	r3, [pc, #36]	; (8003300 <HAL_MspInit+0x44>)
 80032dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032de:	4a08      	ldr	r2, [pc, #32]	; (8003300 <HAL_MspInit+0x44>)
 80032e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032e4:	6593      	str	r3, [r2, #88]	; 0x58
 80032e6:	4b06      	ldr	r3, [pc, #24]	; (8003300 <HAL_MspInit+0x44>)
 80032e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032ee:	603b      	str	r3, [r7, #0]
 80032f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80032f2:	bf00      	nop
 80032f4:	370c      	adds	r7, #12
 80032f6:	46bd      	mov	sp, r7
 80032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fc:	4770      	bx	lr
 80032fe:	bf00      	nop
 8003300:	40021000 	.word	0x40021000

08003304 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8003304:	b480      	push	{r7}
 8003306:	b085      	sub	sp, #20
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a0a      	ldr	r2, [pc, #40]	; (800333c <HAL_CRC_MspInit+0x38>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d10b      	bne.n	800332e <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8003316:	4b0a      	ldr	r3, [pc, #40]	; (8003340 <HAL_CRC_MspInit+0x3c>)
 8003318:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800331a:	4a09      	ldr	r2, [pc, #36]	; (8003340 <HAL_CRC_MspInit+0x3c>)
 800331c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003320:	6493      	str	r3, [r2, #72]	; 0x48
 8003322:	4b07      	ldr	r3, [pc, #28]	; (8003340 <HAL_CRC_MspInit+0x3c>)
 8003324:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003326:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800332a:	60fb      	str	r3, [r7, #12]
 800332c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 800332e:	bf00      	nop
 8003330:	3714      	adds	r7, #20
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr
 800333a:	bf00      	nop
 800333c:	40023000 	.word	0x40023000
 8003340:	40021000 	.word	0x40021000

08003344 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b0ac      	sub	sp, #176	; 0xb0
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800334c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003350:	2200      	movs	r2, #0
 8003352:	601a      	str	r2, [r3, #0]
 8003354:	605a      	str	r2, [r3, #4]
 8003356:	609a      	str	r2, [r3, #8]
 8003358:	60da      	str	r2, [r3, #12]
 800335a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800335c:	f107 0314 	add.w	r3, r7, #20
 8003360:	2288      	movs	r2, #136	; 0x88
 8003362:	2100      	movs	r1, #0
 8003364:	4618      	mov	r0, r3
 8003366:	f00f fcb1 	bl	8012ccc <memset>
  if(hi2c->Instance==I2C1)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4a21      	ldr	r2, [pc, #132]	; (80033f4 <HAL_I2C_MspInit+0xb0>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d13b      	bne.n	80033ec <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003374:	2340      	movs	r3, #64	; 0x40
 8003376:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003378:	2300      	movs	r3, #0
 800337a:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800337c:	f107 0314 	add.w	r3, r7, #20
 8003380:	4618      	mov	r0, r3
 8003382:	f002 fa9d 	bl	80058c0 <HAL_RCCEx_PeriphCLKConfig>
 8003386:	4603      	mov	r3, r0
 8003388:	2b00      	cmp	r3, #0
 800338a:	d001      	beq.n	8003390 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800338c:	f7ff fea4 	bl	80030d8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003390:	4b19      	ldr	r3, [pc, #100]	; (80033f8 <HAL_I2C_MspInit+0xb4>)
 8003392:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003394:	4a18      	ldr	r2, [pc, #96]	; (80033f8 <HAL_I2C_MspInit+0xb4>)
 8003396:	f043 0302 	orr.w	r3, r3, #2
 800339a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800339c:	4b16      	ldr	r3, [pc, #88]	; (80033f8 <HAL_I2C_MspInit+0xb4>)
 800339e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033a0:	f003 0302 	and.w	r3, r3, #2
 80033a4:	613b      	str	r3, [r7, #16]
 80033a6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80033a8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80033ac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80033b0:	2312      	movs	r3, #18
 80033b2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033b6:	2300      	movs	r3, #0
 80033b8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033bc:	2303      	movs	r3, #3
 80033be:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80033c2:	2304      	movs	r3, #4
 80033c4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033c8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80033cc:	4619      	mov	r1, r3
 80033ce:	480b      	ldr	r0, [pc, #44]	; (80033fc <HAL_I2C_MspInit+0xb8>)
 80033d0:	f000 fc66 	bl	8003ca0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80033d4:	4b08      	ldr	r3, [pc, #32]	; (80033f8 <HAL_I2C_MspInit+0xb4>)
 80033d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033d8:	4a07      	ldr	r2, [pc, #28]	; (80033f8 <HAL_I2C_MspInit+0xb4>)
 80033da:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80033de:	6593      	str	r3, [r2, #88]	; 0x58
 80033e0:	4b05      	ldr	r3, [pc, #20]	; (80033f8 <HAL_I2C_MspInit+0xb4>)
 80033e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80033e8:	60fb      	str	r3, [r7, #12]
 80033ea:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80033ec:	bf00      	nop
 80033ee:	37b0      	adds	r7, #176	; 0xb0
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}
 80033f4:	40005400 	.word	0x40005400
 80033f8:	40021000 	.word	0x40021000
 80033fc:	48000400 	.word	0x48000400

08003400 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b0a4      	sub	sp, #144	; 0x90
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003408:	f107 0308 	add.w	r3, r7, #8
 800340c:	2288      	movs	r2, #136	; 0x88
 800340e:	2100      	movs	r1, #0
 8003410:	4618      	mov	r0, r3
 8003412:	f00f fc5b 	bl	8012ccc <memset>
  if(hrtc->Instance==RTC)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a10      	ldr	r2, [pc, #64]	; (800345c <HAL_RTC_MspInit+0x5c>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d118      	bne.n	8003452 <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003420:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003424:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8003426:	f44f 7300 	mov.w	r3, #512	; 0x200
 800342a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800342e:	f107 0308 	add.w	r3, r7, #8
 8003432:	4618      	mov	r0, r3
 8003434:	f002 fa44 	bl	80058c0 <HAL_RCCEx_PeriphCLKConfig>
 8003438:	4603      	mov	r3, r0
 800343a:	2b00      	cmp	r3, #0
 800343c:	d001      	beq.n	8003442 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800343e:	f7ff fe4b 	bl	80030d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003442:	4b07      	ldr	r3, [pc, #28]	; (8003460 <HAL_RTC_MspInit+0x60>)
 8003444:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003448:	4a05      	ldr	r2, [pc, #20]	; (8003460 <HAL_RTC_MspInit+0x60>)
 800344a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800344e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003452:	bf00      	nop
 8003454:	3790      	adds	r7, #144	; 0x90
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}
 800345a:	bf00      	nop
 800345c:	40002800 	.word	0x40002800
 8003460:	40021000 	.word	0x40021000

08003464 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b08a      	sub	sp, #40	; 0x28
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800346c:	f107 0314 	add.w	r3, r7, #20
 8003470:	2200      	movs	r2, #0
 8003472:	601a      	str	r2, [r3, #0]
 8003474:	605a      	str	r2, [r3, #4]
 8003476:	609a      	str	r2, [r3, #8]
 8003478:	60da      	str	r2, [r3, #12]
 800347a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a25      	ldr	r2, [pc, #148]	; (8003518 <HAL_SPI_MspInit+0xb4>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d144      	bne.n	8003510 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003486:	4b25      	ldr	r3, [pc, #148]	; (800351c <HAL_SPI_MspInit+0xb8>)
 8003488:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800348a:	4a24      	ldr	r2, [pc, #144]	; (800351c <HAL_SPI_MspInit+0xb8>)
 800348c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003490:	6593      	str	r3, [r2, #88]	; 0x58
 8003492:	4b22      	ldr	r3, [pc, #136]	; (800351c <HAL_SPI_MspInit+0xb8>)
 8003494:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003496:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800349a:	613b      	str	r3, [r7, #16]
 800349c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800349e:	4b1f      	ldr	r3, [pc, #124]	; (800351c <HAL_SPI_MspInit+0xb8>)
 80034a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034a2:	4a1e      	ldr	r2, [pc, #120]	; (800351c <HAL_SPI_MspInit+0xb8>)
 80034a4:	f043 0304 	orr.w	r3, r3, #4
 80034a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80034aa:	4b1c      	ldr	r3, [pc, #112]	; (800351c <HAL_SPI_MspInit+0xb8>)
 80034ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034ae:	f003 0304 	and.w	r3, r3, #4
 80034b2:	60fb      	str	r3, [r7, #12]
 80034b4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034b6:	4b19      	ldr	r3, [pc, #100]	; (800351c <HAL_SPI_MspInit+0xb8>)
 80034b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034ba:	4a18      	ldr	r2, [pc, #96]	; (800351c <HAL_SPI_MspInit+0xb8>)
 80034bc:	f043 0302 	orr.w	r3, r3, #2
 80034c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80034c2:	4b16      	ldr	r3, [pc, #88]	; (800351c <HAL_SPI_MspInit+0xb8>)
 80034c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034c6:	f003 0302 	and.w	r3, r3, #2
 80034ca:	60bb      	str	r3, [r7, #8]
 80034cc:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80034ce:	230c      	movs	r3, #12
 80034d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034d2:	2302      	movs	r3, #2
 80034d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034d6:	2300      	movs	r3, #0
 80034d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034da:	2303      	movs	r3, #3
 80034dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80034de:	2305      	movs	r3, #5
 80034e0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80034e2:	f107 0314 	add.w	r3, r7, #20
 80034e6:	4619      	mov	r1, r3
 80034e8:	480d      	ldr	r0, [pc, #52]	; (8003520 <HAL_SPI_MspInit+0xbc>)
 80034ea:	f000 fbd9 	bl	8003ca0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80034ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80034f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034f4:	2302      	movs	r3, #2
 80034f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034f8:	2300      	movs	r3, #0
 80034fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034fc:	2303      	movs	r3, #3
 80034fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003500:	2305      	movs	r3, #5
 8003502:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003504:	f107 0314 	add.w	r3, r7, #20
 8003508:	4619      	mov	r1, r3
 800350a:	4806      	ldr	r0, [pc, #24]	; (8003524 <HAL_SPI_MspInit+0xc0>)
 800350c:	f000 fbc8 	bl	8003ca0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003510:	bf00      	nop
 8003512:	3728      	adds	r7, #40	; 0x28
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}
 8003518:	40003800 	.word	0x40003800
 800351c:	40021000 	.word	0x40021000
 8003520:	48000800 	.word	0x48000800
 8003524:	48000400 	.word	0x48000400

08003528 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b084      	sub	sp, #16
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003538:	d114      	bne.n	8003564 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800353a:	4b19      	ldr	r3, [pc, #100]	; (80035a0 <HAL_TIM_Base_MspInit+0x78>)
 800353c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800353e:	4a18      	ldr	r2, [pc, #96]	; (80035a0 <HAL_TIM_Base_MspInit+0x78>)
 8003540:	f043 0301 	orr.w	r3, r3, #1
 8003544:	6593      	str	r3, [r2, #88]	; 0x58
 8003546:	4b16      	ldr	r3, [pc, #88]	; (80035a0 <HAL_TIM_Base_MspInit+0x78>)
 8003548:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800354a:	f003 0301 	and.w	r3, r3, #1
 800354e:	60fb      	str	r3, [r7, #12]
 8003550:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003552:	2200      	movs	r2, #0
 8003554:	2100      	movs	r1, #0
 8003556:	201c      	movs	r0, #28
 8003558:	f000 fa81 	bl	8003a5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800355c:	201c      	movs	r0, #28
 800355e:	f000 fa9a 	bl	8003a96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003562:	e018      	b.n	8003596 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a0e      	ldr	r2, [pc, #56]	; (80035a4 <HAL_TIM_Base_MspInit+0x7c>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d113      	bne.n	8003596 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800356e:	4b0c      	ldr	r3, [pc, #48]	; (80035a0 <HAL_TIM_Base_MspInit+0x78>)
 8003570:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003572:	4a0b      	ldr	r2, [pc, #44]	; (80035a0 <HAL_TIM_Base_MspInit+0x78>)
 8003574:	f043 0302 	orr.w	r3, r3, #2
 8003578:	6593      	str	r3, [r2, #88]	; 0x58
 800357a:	4b09      	ldr	r3, [pc, #36]	; (80035a0 <HAL_TIM_Base_MspInit+0x78>)
 800357c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800357e:	f003 0302 	and.w	r3, r3, #2
 8003582:	60bb      	str	r3, [r7, #8]
 8003584:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003586:	2200      	movs	r2, #0
 8003588:	2100      	movs	r1, #0
 800358a:	201d      	movs	r0, #29
 800358c:	f000 fa67 	bl	8003a5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003590:	201d      	movs	r0, #29
 8003592:	f000 fa80 	bl	8003a96 <HAL_NVIC_EnableIRQ>
}
 8003596:	bf00      	nop
 8003598:	3710      	adds	r7, #16
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}
 800359e:	bf00      	nop
 80035a0:	40021000 	.word	0x40021000
 80035a4:	40000400 	.word	0x40000400

080035a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b0ac      	sub	sp, #176	; 0xb0
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035b0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80035b4:	2200      	movs	r2, #0
 80035b6:	601a      	str	r2, [r3, #0]
 80035b8:	605a      	str	r2, [r3, #4]
 80035ba:	609a      	str	r2, [r3, #8]
 80035bc:	60da      	str	r2, [r3, #12]
 80035be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80035c0:	f107 0314 	add.w	r3, r7, #20
 80035c4:	2288      	movs	r2, #136	; 0x88
 80035c6:	2100      	movs	r1, #0
 80035c8:	4618      	mov	r0, r3
 80035ca:	f00f fb7f 	bl	8012ccc <memset>
  if(huart->Instance==USART2)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a21      	ldr	r2, [pc, #132]	; (8003658 <HAL_UART_MspInit+0xb0>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d13b      	bne.n	8003650 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80035d8:	2302      	movs	r3, #2
 80035da:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80035dc:	2300      	movs	r3, #0
 80035de:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80035e0:	f107 0314 	add.w	r3, r7, #20
 80035e4:	4618      	mov	r0, r3
 80035e6:	f002 f96b 	bl	80058c0 <HAL_RCCEx_PeriphCLKConfig>
 80035ea:	4603      	mov	r3, r0
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d001      	beq.n	80035f4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80035f0:	f7ff fd72 	bl	80030d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80035f4:	4b19      	ldr	r3, [pc, #100]	; (800365c <HAL_UART_MspInit+0xb4>)
 80035f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035f8:	4a18      	ldr	r2, [pc, #96]	; (800365c <HAL_UART_MspInit+0xb4>)
 80035fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035fe:	6593      	str	r3, [r2, #88]	; 0x58
 8003600:	4b16      	ldr	r3, [pc, #88]	; (800365c <HAL_UART_MspInit+0xb4>)
 8003602:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003604:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003608:	613b      	str	r3, [r7, #16]
 800360a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800360c:	4b13      	ldr	r3, [pc, #76]	; (800365c <HAL_UART_MspInit+0xb4>)
 800360e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003610:	4a12      	ldr	r2, [pc, #72]	; (800365c <HAL_UART_MspInit+0xb4>)
 8003612:	f043 0301 	orr.w	r3, r3, #1
 8003616:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003618:	4b10      	ldr	r3, [pc, #64]	; (800365c <HAL_UART_MspInit+0xb4>)
 800361a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800361c:	f003 0301 	and.w	r3, r3, #1
 8003620:	60fb      	str	r3, [r7, #12]
 8003622:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003624:	230c      	movs	r3, #12
 8003626:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800362a:	2302      	movs	r3, #2
 800362c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003630:	2300      	movs	r3, #0
 8003632:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003636:	2303      	movs	r3, #3
 8003638:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800363c:	2307      	movs	r3, #7
 800363e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003642:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003646:	4619      	mov	r1, r3
 8003648:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800364c:	f000 fb28 	bl	8003ca0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003650:	bf00      	nop
 8003652:	37b0      	adds	r7, #176	; 0xb0
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}
 8003658:	40004400 	.word	0x40004400
 800365c:	40021000 	.word	0x40021000

08003660 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003660:	b480      	push	{r7}
 8003662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003664:	e7fe      	b.n	8003664 <NMI_Handler+0x4>

08003666 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003666:	b480      	push	{r7}
 8003668:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800366a:	e7fe      	b.n	800366a <HardFault_Handler+0x4>

0800366c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800366c:	b480      	push	{r7}
 800366e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003670:	e7fe      	b.n	8003670 <MemManage_Handler+0x4>

08003672 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003672:	b480      	push	{r7}
 8003674:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003676:	e7fe      	b.n	8003676 <BusFault_Handler+0x4>

08003678 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003678:	b480      	push	{r7}
 800367a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800367c:	e7fe      	b.n	800367c <UsageFault_Handler+0x4>

0800367e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800367e:	b480      	push	{r7}
 8003680:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003682:	bf00      	nop
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr

0800368c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800368c:	b480      	push	{r7}
 800368e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003690:	bf00      	nop
 8003692:	46bd      	mov	sp, r7
 8003694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003698:	4770      	bx	lr

0800369a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800369a:	b480      	push	{r7}
 800369c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800369e:	bf00      	nop
 80036a0:	46bd      	mov	sp, r7
 80036a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a6:	4770      	bx	lr

080036a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80036ac:	f000 f8b8 	bl	8003820 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80036b0:	bf00      	nop
 80036b2:	bd80      	pop	{r7, pc}

080036b4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80036b8:	4803      	ldr	r0, [pc, #12]	; (80036c8 <TIM2_IRQHandler+0x14>)
 80036ba:	f003 fcf5 	bl	80070a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  Flag_compute_fusion = 1;
 80036be:	4b03      	ldr	r3, [pc, #12]	; (80036cc <TIM2_IRQHandler+0x18>)
 80036c0:	2201      	movs	r2, #1
 80036c2:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM2_IRQn 1 */
}
 80036c4:	bf00      	nop
 80036c6:	bd80      	pop	{r7, pc}
 80036c8:	20001fb8 	.word	0x20001fb8
 80036cc:	20002130 	.word	0x20002130

080036d0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80036d4:	4804      	ldr	r0, [pc, #16]	; (80036e8 <TIM3_IRQHandler+0x18>)
 80036d6:	f003 fce7 	bl	80070a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  Flag_driver = 1;
 80036da:	4b04      	ldr	r3, [pc, #16]	; (80036ec <TIM3_IRQHandler+0x1c>)
 80036dc:	2201      	movs	r2, #1
 80036de:	701a      	strb	r2, [r3, #0]
  pwm_sine();
 80036e0:	f7ff fd2a 	bl	8003138 <pwm_sine>
  /* USER CODE END TIM3_IRQn 1 */
}
 80036e4:	bf00      	nop
 80036e6:	bd80      	pop	{r7, pc}
 80036e8:	20002004 	.word	0x20002004
 80036ec:	20002131 	.word	0x20002131

080036f0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80036f0:	b480      	push	{r7}
 80036f2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80036f4:	4b06      	ldr	r3, [pc, #24]	; (8003710 <SystemInit+0x20>)
 80036f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036fa:	4a05      	ldr	r2, [pc, #20]	; (8003710 <SystemInit+0x20>)
 80036fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003700:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8003704:	bf00      	nop
 8003706:	46bd      	mov	sp, r7
 8003708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370c:	4770      	bx	lr
 800370e:	bf00      	nop
 8003710:	e000ed00 	.word	0xe000ed00

08003714 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
    ldr   sp, =_estack    /* Set stack pointer */
 8003714:	f8df d034 	ldr.w	sp, [pc, #52]	; 800374c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003718:	f7ff ffea 	bl	80036f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800371c:	480c      	ldr	r0, [pc, #48]	; (8003750 <LoopForever+0x6>)
  ldr r1, =_edata
 800371e:	490d      	ldr	r1, [pc, #52]	; (8003754 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003720:	4a0d      	ldr	r2, [pc, #52]	; (8003758 <LoopForever+0xe>)
  movs r3, #0
 8003722:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003724:	e002      	b.n	800372c <LoopCopyDataInit>

08003726 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003726:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003728:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800372a:	3304      	adds	r3, #4

0800372c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800372c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800372e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003730:	d3f9      	bcc.n	8003726 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003732:	4a0a      	ldr	r2, [pc, #40]	; (800375c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003734:	4c0a      	ldr	r4, [pc, #40]	; (8003760 <LoopForever+0x16>)
  movs r3, #0
 8003736:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003738:	e001      	b.n	800373e <LoopFillZerobss>

0800373a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800373a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800373c:	3204      	adds	r2, #4

0800373e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800373e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003740:	d3fb      	bcc.n	800373a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003742:	f00f fa91 	bl	8012c68 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003746:	f7ff f997 	bl	8002a78 <main>

0800374a <LoopForever>:

LoopForever:
    b LoopForever
 800374a:	e7fe      	b.n	800374a <LoopForever>
    ldr   sp, =_estack    /* Set stack pointer */
 800374c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003750:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003754:	20001678 	.word	0x20001678
  ldr r2, =_sidata
 8003758:	080153e8 	.word	0x080153e8
  ldr r2, =_sbss
 800375c:	20001678 	.word	0x20001678
  ldr r4, =_ebss
 8003760:	200025b0 	.word	0x200025b0

08003764 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003764:	e7fe      	b.n	8003764 <ADC1_2_IRQHandler>
	...

08003768 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b082      	sub	sp, #8
 800376c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800376e:	2300      	movs	r3, #0
 8003770:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003772:	4b0c      	ldr	r3, [pc, #48]	; (80037a4 <HAL_Init+0x3c>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a0b      	ldr	r2, [pc, #44]	; (80037a4 <HAL_Init+0x3c>)
 8003778:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800377c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800377e:	2003      	movs	r0, #3
 8003780:	f000 f962 	bl	8003a48 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003784:	2000      	movs	r0, #0
 8003786:	f000 f80f 	bl	80037a8 <HAL_InitTick>
 800378a:	4603      	mov	r3, r0
 800378c:	2b00      	cmp	r3, #0
 800378e:	d002      	beq.n	8003796 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	71fb      	strb	r3, [r7, #7]
 8003794:	e001      	b.n	800379a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003796:	f7ff fd91 	bl	80032bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800379a:	79fb      	ldrb	r3, [r7, #7]
}
 800379c:	4618      	mov	r0, r3
 800379e:	3708      	adds	r7, #8
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd80      	pop	{r7, pc}
 80037a4:	40022000 	.word	0x40022000

080037a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b084      	sub	sp, #16
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80037b0:	2300      	movs	r3, #0
 80037b2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80037b4:	4b17      	ldr	r3, [pc, #92]	; (8003814 <HAL_InitTick+0x6c>)
 80037b6:	781b      	ldrb	r3, [r3, #0]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d023      	beq.n	8003804 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80037bc:	4b16      	ldr	r3, [pc, #88]	; (8003818 <HAL_InitTick+0x70>)
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	4b14      	ldr	r3, [pc, #80]	; (8003814 <HAL_InitTick+0x6c>)
 80037c2:	781b      	ldrb	r3, [r3, #0]
 80037c4:	4619      	mov	r1, r3
 80037c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80037ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80037ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80037d2:	4618      	mov	r0, r3
 80037d4:	f000 f96d 	bl	8003ab2 <HAL_SYSTICK_Config>
 80037d8:	4603      	mov	r3, r0
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d10f      	bne.n	80037fe <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2b0f      	cmp	r3, #15
 80037e2:	d809      	bhi.n	80037f8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80037e4:	2200      	movs	r2, #0
 80037e6:	6879      	ldr	r1, [r7, #4]
 80037e8:	f04f 30ff 	mov.w	r0, #4294967295
 80037ec:	f000 f937 	bl	8003a5e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80037f0:	4a0a      	ldr	r2, [pc, #40]	; (800381c <HAL_InitTick+0x74>)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6013      	str	r3, [r2, #0]
 80037f6:	e007      	b.n	8003808 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80037f8:	2301      	movs	r3, #1
 80037fa:	73fb      	strb	r3, [r7, #15]
 80037fc:	e004      	b.n	8003808 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	73fb      	strb	r3, [r7, #15]
 8003802:	e001      	b.n	8003808 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003808:	7bfb      	ldrb	r3, [r7, #15]
}
 800380a:	4618      	mov	r0, r3
 800380c:	3710      	adds	r7, #16
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
 8003812:	bf00      	nop
 8003814:	20001610 	.word	0x20001610
 8003818:	20001608 	.word	0x20001608
 800381c:	2000160c 	.word	0x2000160c

08003820 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003820:	b480      	push	{r7}
 8003822:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003824:	4b06      	ldr	r3, [pc, #24]	; (8003840 <HAL_IncTick+0x20>)
 8003826:	781b      	ldrb	r3, [r3, #0]
 8003828:	461a      	mov	r2, r3
 800382a:	4b06      	ldr	r3, [pc, #24]	; (8003844 <HAL_IncTick+0x24>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4413      	add	r3, r2
 8003830:	4a04      	ldr	r2, [pc, #16]	; (8003844 <HAL_IncTick+0x24>)
 8003832:	6013      	str	r3, [r2, #0]
}
 8003834:	bf00      	nop
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr
 800383e:	bf00      	nop
 8003840:	20001610 	.word	0x20001610
 8003844:	2000213c 	.word	0x2000213c

08003848 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003848:	b480      	push	{r7}
 800384a:	af00      	add	r7, sp, #0
  return uwTick;
 800384c:	4b03      	ldr	r3, [pc, #12]	; (800385c <HAL_GetTick+0x14>)
 800384e:	681b      	ldr	r3, [r3, #0]
}
 8003850:	4618      	mov	r0, r3
 8003852:	46bd      	mov	sp, r7
 8003854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003858:	4770      	bx	lr
 800385a:	bf00      	nop
 800385c:	2000213c 	.word	0x2000213c

08003860 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b084      	sub	sp, #16
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003868:	f7ff ffee 	bl	8003848 <HAL_GetTick>
 800386c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003878:	d005      	beq.n	8003886 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800387a:	4b0a      	ldr	r3, [pc, #40]	; (80038a4 <HAL_Delay+0x44>)
 800387c:	781b      	ldrb	r3, [r3, #0]
 800387e:	461a      	mov	r2, r3
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	4413      	add	r3, r2
 8003884:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003886:	bf00      	nop
 8003888:	f7ff ffde 	bl	8003848 <HAL_GetTick>
 800388c:	4602      	mov	r2, r0
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	1ad3      	subs	r3, r2, r3
 8003892:	68fa      	ldr	r2, [r7, #12]
 8003894:	429a      	cmp	r2, r3
 8003896:	d8f7      	bhi.n	8003888 <HAL_Delay+0x28>
  {
  }
}
 8003898:	bf00      	nop
 800389a:	bf00      	nop
 800389c:	3710      	adds	r7, #16
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	20001610 	.word	0x20001610

080038a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b085      	sub	sp, #20
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	f003 0307 	and.w	r3, r3, #7
 80038b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038b8:	4b0c      	ldr	r3, [pc, #48]	; (80038ec <__NVIC_SetPriorityGrouping+0x44>)
 80038ba:	68db      	ldr	r3, [r3, #12]
 80038bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038be:	68ba      	ldr	r2, [r7, #8]
 80038c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80038c4:	4013      	ands	r3, r2
 80038c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80038d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80038d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80038da:	4a04      	ldr	r2, [pc, #16]	; (80038ec <__NVIC_SetPriorityGrouping+0x44>)
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	60d3      	str	r3, [r2, #12]
}
 80038e0:	bf00      	nop
 80038e2:	3714      	adds	r7, #20
 80038e4:	46bd      	mov	sp, r7
 80038e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ea:	4770      	bx	lr
 80038ec:	e000ed00 	.word	0xe000ed00

080038f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80038f0:	b480      	push	{r7}
 80038f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80038f4:	4b04      	ldr	r3, [pc, #16]	; (8003908 <__NVIC_GetPriorityGrouping+0x18>)
 80038f6:	68db      	ldr	r3, [r3, #12]
 80038f8:	0a1b      	lsrs	r3, r3, #8
 80038fa:	f003 0307 	and.w	r3, r3, #7
}
 80038fe:	4618      	mov	r0, r3
 8003900:	46bd      	mov	sp, r7
 8003902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003906:	4770      	bx	lr
 8003908:	e000ed00 	.word	0xe000ed00

0800390c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800390c:	b480      	push	{r7}
 800390e:	b083      	sub	sp, #12
 8003910:	af00      	add	r7, sp, #0
 8003912:	4603      	mov	r3, r0
 8003914:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003916:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800391a:	2b00      	cmp	r3, #0
 800391c:	db0b      	blt.n	8003936 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800391e:	79fb      	ldrb	r3, [r7, #7]
 8003920:	f003 021f 	and.w	r2, r3, #31
 8003924:	4907      	ldr	r1, [pc, #28]	; (8003944 <__NVIC_EnableIRQ+0x38>)
 8003926:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800392a:	095b      	lsrs	r3, r3, #5
 800392c:	2001      	movs	r0, #1
 800392e:	fa00 f202 	lsl.w	r2, r0, r2
 8003932:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003936:	bf00      	nop
 8003938:	370c      	adds	r7, #12
 800393a:	46bd      	mov	sp, r7
 800393c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003940:	4770      	bx	lr
 8003942:	bf00      	nop
 8003944:	e000e100 	.word	0xe000e100

08003948 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003948:	b480      	push	{r7}
 800394a:	b083      	sub	sp, #12
 800394c:	af00      	add	r7, sp, #0
 800394e:	4603      	mov	r3, r0
 8003950:	6039      	str	r1, [r7, #0]
 8003952:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003954:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003958:	2b00      	cmp	r3, #0
 800395a:	db0a      	blt.n	8003972 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	b2da      	uxtb	r2, r3
 8003960:	490c      	ldr	r1, [pc, #48]	; (8003994 <__NVIC_SetPriority+0x4c>)
 8003962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003966:	0112      	lsls	r2, r2, #4
 8003968:	b2d2      	uxtb	r2, r2
 800396a:	440b      	add	r3, r1
 800396c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003970:	e00a      	b.n	8003988 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	b2da      	uxtb	r2, r3
 8003976:	4908      	ldr	r1, [pc, #32]	; (8003998 <__NVIC_SetPriority+0x50>)
 8003978:	79fb      	ldrb	r3, [r7, #7]
 800397a:	f003 030f 	and.w	r3, r3, #15
 800397e:	3b04      	subs	r3, #4
 8003980:	0112      	lsls	r2, r2, #4
 8003982:	b2d2      	uxtb	r2, r2
 8003984:	440b      	add	r3, r1
 8003986:	761a      	strb	r2, [r3, #24]
}
 8003988:	bf00      	nop
 800398a:	370c      	adds	r7, #12
 800398c:	46bd      	mov	sp, r7
 800398e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003992:	4770      	bx	lr
 8003994:	e000e100 	.word	0xe000e100
 8003998:	e000ed00 	.word	0xe000ed00

0800399c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800399c:	b480      	push	{r7}
 800399e:	b089      	sub	sp, #36	; 0x24
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	60f8      	str	r0, [r7, #12]
 80039a4:	60b9      	str	r1, [r7, #8]
 80039a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	f003 0307 	and.w	r3, r3, #7
 80039ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039b0:	69fb      	ldr	r3, [r7, #28]
 80039b2:	f1c3 0307 	rsb	r3, r3, #7
 80039b6:	2b04      	cmp	r3, #4
 80039b8:	bf28      	it	cs
 80039ba:	2304      	movcs	r3, #4
 80039bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039be:	69fb      	ldr	r3, [r7, #28]
 80039c0:	3304      	adds	r3, #4
 80039c2:	2b06      	cmp	r3, #6
 80039c4:	d902      	bls.n	80039cc <NVIC_EncodePriority+0x30>
 80039c6:	69fb      	ldr	r3, [r7, #28]
 80039c8:	3b03      	subs	r3, #3
 80039ca:	e000      	b.n	80039ce <NVIC_EncodePriority+0x32>
 80039cc:	2300      	movs	r3, #0
 80039ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039d0:	f04f 32ff 	mov.w	r2, #4294967295
 80039d4:	69bb      	ldr	r3, [r7, #24]
 80039d6:	fa02 f303 	lsl.w	r3, r2, r3
 80039da:	43da      	mvns	r2, r3
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	401a      	ands	r2, r3
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80039e4:	f04f 31ff 	mov.w	r1, #4294967295
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	fa01 f303 	lsl.w	r3, r1, r3
 80039ee:	43d9      	mvns	r1, r3
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039f4:	4313      	orrs	r3, r2
         );
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3724      	adds	r7, #36	; 0x24
 80039fa:	46bd      	mov	sp, r7
 80039fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a00:	4770      	bx	lr
	...

08003a04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b082      	sub	sp, #8
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	3b01      	subs	r3, #1
 8003a10:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a14:	d301      	bcc.n	8003a1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a16:	2301      	movs	r3, #1
 8003a18:	e00f      	b.n	8003a3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a1a:	4a0a      	ldr	r2, [pc, #40]	; (8003a44 <SysTick_Config+0x40>)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	3b01      	subs	r3, #1
 8003a20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a22:	210f      	movs	r1, #15
 8003a24:	f04f 30ff 	mov.w	r0, #4294967295
 8003a28:	f7ff ff8e 	bl	8003948 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a2c:	4b05      	ldr	r3, [pc, #20]	; (8003a44 <SysTick_Config+0x40>)
 8003a2e:	2200      	movs	r2, #0
 8003a30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a32:	4b04      	ldr	r3, [pc, #16]	; (8003a44 <SysTick_Config+0x40>)
 8003a34:	2207      	movs	r2, #7
 8003a36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a38:	2300      	movs	r3, #0
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3708      	adds	r7, #8
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}
 8003a42:	bf00      	nop
 8003a44:	e000e010 	.word	0xe000e010

08003a48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b082      	sub	sp, #8
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a50:	6878      	ldr	r0, [r7, #4]
 8003a52:	f7ff ff29 	bl	80038a8 <__NVIC_SetPriorityGrouping>
}
 8003a56:	bf00      	nop
 8003a58:	3708      	adds	r7, #8
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}

08003a5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a5e:	b580      	push	{r7, lr}
 8003a60:	b086      	sub	sp, #24
 8003a62:	af00      	add	r7, sp, #0
 8003a64:	4603      	mov	r3, r0
 8003a66:	60b9      	str	r1, [r7, #8]
 8003a68:	607a      	str	r2, [r7, #4]
 8003a6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003a70:	f7ff ff3e 	bl	80038f0 <__NVIC_GetPriorityGrouping>
 8003a74:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a76:	687a      	ldr	r2, [r7, #4]
 8003a78:	68b9      	ldr	r1, [r7, #8]
 8003a7a:	6978      	ldr	r0, [r7, #20]
 8003a7c:	f7ff ff8e 	bl	800399c <NVIC_EncodePriority>
 8003a80:	4602      	mov	r2, r0
 8003a82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a86:	4611      	mov	r1, r2
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f7ff ff5d 	bl	8003948 <__NVIC_SetPriority>
}
 8003a8e:	bf00      	nop
 8003a90:	3718      	adds	r7, #24
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}

08003a96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a96:	b580      	push	{r7, lr}
 8003a98:	b082      	sub	sp, #8
 8003a9a:	af00      	add	r7, sp, #0
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003aa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f7ff ff31 	bl	800390c <__NVIC_EnableIRQ>
}
 8003aaa:	bf00      	nop
 8003aac:	3708      	adds	r7, #8
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}

08003ab2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ab2:	b580      	push	{r7, lr}
 8003ab4:	b082      	sub	sp, #8
 8003ab6:	af00      	add	r7, sp, #0
 8003ab8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003aba:	6878      	ldr	r0, [r7, #4]
 8003abc:	f7ff ffa2 	bl	8003a04 <SysTick_Config>
 8003ac0:	4603      	mov	r3, r0
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	3708      	adds	r7, #8
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}
	...

08003acc <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b082      	sub	sp, #8
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d101      	bne.n	8003ade <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	e054      	b.n	8003b88 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	7f5b      	ldrb	r3, [r3, #29]
 8003ae2:	b2db      	uxtb	r3, r3
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d105      	bne.n	8003af4 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2200      	movs	r2, #0
 8003aec:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	f7ff fc08 	bl	8003304 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2202      	movs	r2, #2
 8003af8:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	791b      	ldrb	r3, [r3, #4]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d10c      	bne.n	8003b1c <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4a22      	ldr	r2, [pc, #136]	; (8003b90 <HAL_CRC_Init+0xc4>)
 8003b08:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	689a      	ldr	r2, [r3, #8]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f022 0218 	bic.w	r2, r2, #24
 8003b18:	609a      	str	r2, [r3, #8]
 8003b1a:	e00c      	b.n	8003b36 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6899      	ldr	r1, [r3, #8]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	461a      	mov	r2, r3
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	f000 f834 	bl	8003b94 <HAL_CRCEx_Polynomial_Set>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d001      	beq.n	8003b36 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e028      	b.n	8003b88 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	795b      	ldrb	r3, [r3, #5]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d105      	bne.n	8003b4a <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f04f 32ff 	mov.w	r2, #4294967295
 8003b46:	611a      	str	r2, [r3, #16]
 8003b48:	e004      	b.n	8003b54 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	687a      	ldr	r2, [r7, #4]
 8003b50:	6912      	ldr	r2, [r2, #16]
 8003b52:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	695a      	ldr	r2, [r3, #20]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	430a      	orrs	r2, r1
 8003b68:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	689b      	ldr	r3, [r3, #8]
 8003b70:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	699a      	ldr	r2, [r3, #24]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	430a      	orrs	r2, r1
 8003b7e:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2201      	movs	r2, #1
 8003b84:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8003b86:	2300      	movs	r3, #0
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	3708      	adds	r7, #8
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd80      	pop	{r7, pc}
 8003b90:	04c11db7 	.word	0x04c11db7

08003b94 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b087      	sub	sp, #28
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	60f8      	str	r0, [r7, #12]
 8003b9c:	60b9      	str	r1, [r7, #8]
 8003b9e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8003ba4:	231f      	movs	r3, #31
 8003ba6:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8003ba8:	bf00      	nop
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	1e5a      	subs	r2, r3, #1
 8003bae:	613a      	str	r2, [r7, #16]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d009      	beq.n	8003bc8 <HAL_CRCEx_Polynomial_Set+0x34>
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	f003 031f 	and.w	r3, r3, #31
 8003bba:	68ba      	ldr	r2, [r7, #8]
 8003bbc:	fa22 f303 	lsr.w	r3, r2, r3
 8003bc0:	f003 0301 	and.w	r3, r3, #1
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d0f0      	beq.n	8003baa <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2b18      	cmp	r3, #24
 8003bcc:	d846      	bhi.n	8003c5c <HAL_CRCEx_Polynomial_Set+0xc8>
 8003bce:	a201      	add	r2, pc, #4	; (adr r2, 8003bd4 <HAL_CRCEx_Polynomial_Set+0x40>)
 8003bd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bd4:	08003c63 	.word	0x08003c63
 8003bd8:	08003c5d 	.word	0x08003c5d
 8003bdc:	08003c5d 	.word	0x08003c5d
 8003be0:	08003c5d 	.word	0x08003c5d
 8003be4:	08003c5d 	.word	0x08003c5d
 8003be8:	08003c5d 	.word	0x08003c5d
 8003bec:	08003c5d 	.word	0x08003c5d
 8003bf0:	08003c5d 	.word	0x08003c5d
 8003bf4:	08003c51 	.word	0x08003c51
 8003bf8:	08003c5d 	.word	0x08003c5d
 8003bfc:	08003c5d 	.word	0x08003c5d
 8003c00:	08003c5d 	.word	0x08003c5d
 8003c04:	08003c5d 	.word	0x08003c5d
 8003c08:	08003c5d 	.word	0x08003c5d
 8003c0c:	08003c5d 	.word	0x08003c5d
 8003c10:	08003c5d 	.word	0x08003c5d
 8003c14:	08003c45 	.word	0x08003c45
 8003c18:	08003c5d 	.word	0x08003c5d
 8003c1c:	08003c5d 	.word	0x08003c5d
 8003c20:	08003c5d 	.word	0x08003c5d
 8003c24:	08003c5d 	.word	0x08003c5d
 8003c28:	08003c5d 	.word	0x08003c5d
 8003c2c:	08003c5d 	.word	0x08003c5d
 8003c30:	08003c5d 	.word	0x08003c5d
 8003c34:	08003c39 	.word	0x08003c39
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	2b06      	cmp	r3, #6
 8003c3c:	d913      	bls.n	8003c66 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8003c42:	e010      	b.n	8003c66 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	2b07      	cmp	r3, #7
 8003c48:	d90f      	bls.n	8003c6a <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8003c4e:	e00c      	b.n	8003c6a <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	2b0f      	cmp	r3, #15
 8003c54:	d90b      	bls.n	8003c6e <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8003c5a:	e008      	b.n	8003c6e <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	75fb      	strb	r3, [r7, #23]
      break;
 8003c60:	e006      	b.n	8003c70 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8003c62:	bf00      	nop
 8003c64:	e004      	b.n	8003c70 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8003c66:	bf00      	nop
 8003c68:	e002      	b.n	8003c70 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8003c6a:	bf00      	nop
 8003c6c:	e000      	b.n	8003c70 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8003c6e:	bf00      	nop
  }
  if (status == HAL_OK)
 8003c70:	7dfb      	ldrb	r3, [r7, #23]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d10d      	bne.n	8003c92 <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	68ba      	ldr	r2, [r7, #8]
 8003c7c:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	f023 0118 	bic.w	r1, r3, #24
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	687a      	ldr	r2, [r7, #4]
 8003c8e:	430a      	orrs	r2, r1
 8003c90:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8003c92:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	371c      	adds	r7, #28
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr

08003ca0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b087      	sub	sp, #28
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
 8003ca8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003caa:	2300      	movs	r3, #0
 8003cac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003cae:	e17f      	b.n	8003fb0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	681a      	ldr	r2, [r3, #0]
 8003cb4:	2101      	movs	r1, #1
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	fa01 f303 	lsl.w	r3, r1, r3
 8003cbc:	4013      	ands	r3, r2
 8003cbe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	f000 8171 	beq.w	8003faa <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	f003 0303 	and.w	r3, r3, #3
 8003cd0:	2b01      	cmp	r3, #1
 8003cd2:	d005      	beq.n	8003ce0 <HAL_GPIO_Init+0x40>
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	f003 0303 	and.w	r3, r3, #3
 8003cdc:	2b02      	cmp	r3, #2
 8003cde:	d130      	bne.n	8003d42 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	005b      	lsls	r3, r3, #1
 8003cea:	2203      	movs	r2, #3
 8003cec:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf0:	43db      	mvns	r3, r3
 8003cf2:	693a      	ldr	r2, [r7, #16]
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	68da      	ldr	r2, [r3, #12]
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	005b      	lsls	r3, r3, #1
 8003d00:	fa02 f303 	lsl.w	r3, r2, r3
 8003d04:	693a      	ldr	r2, [r7, #16]
 8003d06:	4313      	orrs	r3, r2
 8003d08:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	693a      	ldr	r2, [r7, #16]
 8003d0e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003d16:	2201      	movs	r2, #1
 8003d18:	697b      	ldr	r3, [r7, #20]
 8003d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d1e:	43db      	mvns	r3, r3
 8003d20:	693a      	ldr	r2, [r7, #16]
 8003d22:	4013      	ands	r3, r2
 8003d24:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	091b      	lsrs	r3, r3, #4
 8003d2c:	f003 0201 	and.w	r2, r3, #1
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	fa02 f303 	lsl.w	r3, r2, r3
 8003d36:	693a      	ldr	r2, [r7, #16]
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	693a      	ldr	r2, [r7, #16]
 8003d40:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	f003 0303 	and.w	r3, r3, #3
 8003d4a:	2b03      	cmp	r3, #3
 8003d4c:	d118      	bne.n	8003d80 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d52:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003d54:	2201      	movs	r2, #1
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	fa02 f303 	lsl.w	r3, r2, r3
 8003d5c:	43db      	mvns	r3, r3
 8003d5e:	693a      	ldr	r2, [r7, #16]
 8003d60:	4013      	ands	r3, r2
 8003d62:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	08db      	lsrs	r3, r3, #3
 8003d6a:	f003 0201 	and.w	r2, r3, #1
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	fa02 f303 	lsl.w	r3, r2, r3
 8003d74:	693a      	ldr	r2, [r7, #16]
 8003d76:	4313      	orrs	r3, r2
 8003d78:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	693a      	ldr	r2, [r7, #16]
 8003d7e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	f003 0303 	and.w	r3, r3, #3
 8003d88:	2b03      	cmp	r3, #3
 8003d8a:	d017      	beq.n	8003dbc <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	68db      	ldr	r3, [r3, #12]
 8003d90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	005b      	lsls	r3, r3, #1
 8003d96:	2203      	movs	r2, #3
 8003d98:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9c:	43db      	mvns	r3, r3
 8003d9e:	693a      	ldr	r2, [r7, #16]
 8003da0:	4013      	ands	r3, r2
 8003da2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	689a      	ldr	r2, [r3, #8]
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	005b      	lsls	r3, r3, #1
 8003dac:	fa02 f303 	lsl.w	r3, r2, r3
 8003db0:	693a      	ldr	r2, [r7, #16]
 8003db2:	4313      	orrs	r3, r2
 8003db4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	693a      	ldr	r2, [r7, #16]
 8003dba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	f003 0303 	and.w	r3, r3, #3
 8003dc4:	2b02      	cmp	r3, #2
 8003dc6:	d123      	bne.n	8003e10 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	08da      	lsrs	r2, r3, #3
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	3208      	adds	r2, #8
 8003dd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003dd4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	f003 0307 	and.w	r3, r3, #7
 8003ddc:	009b      	lsls	r3, r3, #2
 8003dde:	220f      	movs	r2, #15
 8003de0:	fa02 f303 	lsl.w	r3, r2, r3
 8003de4:	43db      	mvns	r3, r3
 8003de6:	693a      	ldr	r2, [r7, #16]
 8003de8:	4013      	ands	r3, r2
 8003dea:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	691a      	ldr	r2, [r3, #16]
 8003df0:	697b      	ldr	r3, [r7, #20]
 8003df2:	f003 0307 	and.w	r3, r3, #7
 8003df6:	009b      	lsls	r3, r3, #2
 8003df8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dfc:	693a      	ldr	r2, [r7, #16]
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	08da      	lsrs	r2, r3, #3
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	3208      	adds	r2, #8
 8003e0a:	6939      	ldr	r1, [r7, #16]
 8003e0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	005b      	lsls	r3, r3, #1
 8003e1a:	2203      	movs	r2, #3
 8003e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e20:	43db      	mvns	r3, r3
 8003e22:	693a      	ldr	r2, [r7, #16]
 8003e24:	4013      	ands	r3, r2
 8003e26:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	f003 0203 	and.w	r2, r3, #3
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	005b      	lsls	r3, r3, #1
 8003e34:	fa02 f303 	lsl.w	r3, r2, r3
 8003e38:	693a      	ldr	r2, [r7, #16]
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	693a      	ldr	r2, [r7, #16]
 8003e42:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	f000 80ac 	beq.w	8003faa <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e52:	4b5f      	ldr	r3, [pc, #380]	; (8003fd0 <HAL_GPIO_Init+0x330>)
 8003e54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e56:	4a5e      	ldr	r2, [pc, #376]	; (8003fd0 <HAL_GPIO_Init+0x330>)
 8003e58:	f043 0301 	orr.w	r3, r3, #1
 8003e5c:	6613      	str	r3, [r2, #96]	; 0x60
 8003e5e:	4b5c      	ldr	r3, [pc, #368]	; (8003fd0 <HAL_GPIO_Init+0x330>)
 8003e60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e62:	f003 0301 	and.w	r3, r3, #1
 8003e66:	60bb      	str	r3, [r7, #8]
 8003e68:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003e6a:	4a5a      	ldr	r2, [pc, #360]	; (8003fd4 <HAL_GPIO_Init+0x334>)
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	089b      	lsrs	r3, r3, #2
 8003e70:	3302      	adds	r3, #2
 8003e72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e76:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003e78:	697b      	ldr	r3, [r7, #20]
 8003e7a:	f003 0303 	and.w	r3, r3, #3
 8003e7e:	009b      	lsls	r3, r3, #2
 8003e80:	220f      	movs	r2, #15
 8003e82:	fa02 f303 	lsl.w	r3, r2, r3
 8003e86:	43db      	mvns	r3, r3
 8003e88:	693a      	ldr	r2, [r7, #16]
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003e94:	d025      	beq.n	8003ee2 <HAL_GPIO_Init+0x242>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	4a4f      	ldr	r2, [pc, #316]	; (8003fd8 <HAL_GPIO_Init+0x338>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d01f      	beq.n	8003ede <HAL_GPIO_Init+0x23e>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	4a4e      	ldr	r2, [pc, #312]	; (8003fdc <HAL_GPIO_Init+0x33c>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d019      	beq.n	8003eda <HAL_GPIO_Init+0x23a>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	4a4d      	ldr	r2, [pc, #308]	; (8003fe0 <HAL_GPIO_Init+0x340>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d013      	beq.n	8003ed6 <HAL_GPIO_Init+0x236>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	4a4c      	ldr	r2, [pc, #304]	; (8003fe4 <HAL_GPIO_Init+0x344>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d00d      	beq.n	8003ed2 <HAL_GPIO_Init+0x232>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	4a4b      	ldr	r2, [pc, #300]	; (8003fe8 <HAL_GPIO_Init+0x348>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d007      	beq.n	8003ece <HAL_GPIO_Init+0x22e>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	4a4a      	ldr	r2, [pc, #296]	; (8003fec <HAL_GPIO_Init+0x34c>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d101      	bne.n	8003eca <HAL_GPIO_Init+0x22a>
 8003ec6:	2306      	movs	r3, #6
 8003ec8:	e00c      	b.n	8003ee4 <HAL_GPIO_Init+0x244>
 8003eca:	2307      	movs	r3, #7
 8003ecc:	e00a      	b.n	8003ee4 <HAL_GPIO_Init+0x244>
 8003ece:	2305      	movs	r3, #5
 8003ed0:	e008      	b.n	8003ee4 <HAL_GPIO_Init+0x244>
 8003ed2:	2304      	movs	r3, #4
 8003ed4:	e006      	b.n	8003ee4 <HAL_GPIO_Init+0x244>
 8003ed6:	2303      	movs	r3, #3
 8003ed8:	e004      	b.n	8003ee4 <HAL_GPIO_Init+0x244>
 8003eda:	2302      	movs	r3, #2
 8003edc:	e002      	b.n	8003ee4 <HAL_GPIO_Init+0x244>
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e000      	b.n	8003ee4 <HAL_GPIO_Init+0x244>
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	697a      	ldr	r2, [r7, #20]
 8003ee6:	f002 0203 	and.w	r2, r2, #3
 8003eea:	0092      	lsls	r2, r2, #2
 8003eec:	4093      	lsls	r3, r2
 8003eee:	693a      	ldr	r2, [r7, #16]
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003ef4:	4937      	ldr	r1, [pc, #220]	; (8003fd4 <HAL_GPIO_Init+0x334>)
 8003ef6:	697b      	ldr	r3, [r7, #20]
 8003ef8:	089b      	lsrs	r3, r3, #2
 8003efa:	3302      	adds	r3, #2
 8003efc:	693a      	ldr	r2, [r7, #16]
 8003efe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003f02:	4b3b      	ldr	r3, [pc, #236]	; (8003ff0 <HAL_GPIO_Init+0x350>)
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	43db      	mvns	r3, r3
 8003f0c:	693a      	ldr	r2, [r7, #16]
 8003f0e:	4013      	ands	r3, r2
 8003f10:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d003      	beq.n	8003f26 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003f1e:	693a      	ldr	r2, [r7, #16]
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003f26:	4a32      	ldr	r2, [pc, #200]	; (8003ff0 <HAL_GPIO_Init+0x350>)
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003f2c:	4b30      	ldr	r3, [pc, #192]	; (8003ff0 <HAL_GPIO_Init+0x350>)
 8003f2e:	68db      	ldr	r3, [r3, #12]
 8003f30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	43db      	mvns	r3, r3
 8003f36:	693a      	ldr	r2, [r7, #16]
 8003f38:	4013      	ands	r3, r2
 8003f3a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d003      	beq.n	8003f50 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003f48:	693a      	ldr	r2, [r7, #16]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003f50:	4a27      	ldr	r2, [pc, #156]	; (8003ff0 <HAL_GPIO_Init+0x350>)
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003f56:	4b26      	ldr	r3, [pc, #152]	; (8003ff0 <HAL_GPIO_Init+0x350>)
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	43db      	mvns	r3, r3
 8003f60:	693a      	ldr	r2, [r7, #16]
 8003f62:	4013      	ands	r3, r2
 8003f64:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d003      	beq.n	8003f7a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003f72:	693a      	ldr	r2, [r7, #16]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	4313      	orrs	r3, r2
 8003f78:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003f7a:	4a1d      	ldr	r2, [pc, #116]	; (8003ff0 <HAL_GPIO_Init+0x350>)
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003f80:	4b1b      	ldr	r3, [pc, #108]	; (8003ff0 <HAL_GPIO_Init+0x350>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	43db      	mvns	r3, r3
 8003f8a:	693a      	ldr	r2, [r7, #16]
 8003f8c:	4013      	ands	r3, r2
 8003f8e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d003      	beq.n	8003fa4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003f9c:	693a      	ldr	r2, [r7, #16]
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003fa4:	4a12      	ldr	r2, [pc, #72]	; (8003ff0 <HAL_GPIO_Init+0x350>)
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003faa:	697b      	ldr	r3, [r7, #20]
 8003fac:	3301      	adds	r3, #1
 8003fae:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	fa22 f303 	lsr.w	r3, r2, r3
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	f47f ae78 	bne.w	8003cb0 <HAL_GPIO_Init+0x10>
  }
}
 8003fc0:	bf00      	nop
 8003fc2:	bf00      	nop
 8003fc4:	371c      	adds	r7, #28
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fcc:	4770      	bx	lr
 8003fce:	bf00      	nop
 8003fd0:	40021000 	.word	0x40021000
 8003fd4:	40010000 	.word	0x40010000
 8003fd8:	48000400 	.word	0x48000400
 8003fdc:	48000800 	.word	0x48000800
 8003fe0:	48000c00 	.word	0x48000c00
 8003fe4:	48001000 	.word	0x48001000
 8003fe8:	48001400 	.word	0x48001400
 8003fec:	48001800 	.word	0x48001800
 8003ff0:	40010400 	.word	0x40010400

08003ff4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b083      	sub	sp, #12
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	460b      	mov	r3, r1
 8003ffe:	807b      	strh	r3, [r7, #2]
 8004000:	4613      	mov	r3, r2
 8004002:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004004:	787b      	ldrb	r3, [r7, #1]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d003      	beq.n	8004012 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800400a:	887a      	ldrh	r2, [r7, #2]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004010:	e002      	b.n	8004018 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004012:	887a      	ldrh	r2, [r7, #2]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004018:	bf00      	nop
 800401a:	370c      	adds	r7, #12
 800401c:	46bd      	mov	sp, r7
 800401e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004022:	4770      	bx	lr

08004024 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b082      	sub	sp, #8
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d101      	bne.n	8004036 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e081      	b.n	800413a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800403c:	b2db      	uxtb	r3, r3
 800403e:	2b00      	cmp	r3, #0
 8004040:	d106      	bne.n	8004050 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	f7ff f97a 	bl	8003344 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2224      	movs	r2, #36	; 0x24
 8004054:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f022 0201 	bic.w	r2, r2, #1
 8004066:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	685a      	ldr	r2, [r3, #4]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004074:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	689a      	ldr	r2, [r3, #8]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004084:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	68db      	ldr	r3, [r3, #12]
 800408a:	2b01      	cmp	r3, #1
 800408c:	d107      	bne.n	800409e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	689a      	ldr	r2, [r3, #8]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800409a:	609a      	str	r2, [r3, #8]
 800409c:	e006      	b.n	80040ac <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	689a      	ldr	r2, [r3, #8]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80040aa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	2b02      	cmp	r3, #2
 80040b2:	d104      	bne.n	80040be <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80040bc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	687a      	ldr	r2, [r7, #4]
 80040c6:	6812      	ldr	r2, [r2, #0]
 80040c8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80040cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80040d0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	68da      	ldr	r2, [r3, #12]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80040e0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	691a      	ldr	r2, [r3, #16]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	695b      	ldr	r3, [r3, #20]
 80040ea:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	699b      	ldr	r3, [r3, #24]
 80040f2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	430a      	orrs	r2, r1
 80040fa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	69d9      	ldr	r1, [r3, #28]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6a1a      	ldr	r2, [r3, #32]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	430a      	orrs	r2, r1
 800410a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f042 0201 	orr.w	r2, r2, #1
 800411a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2200      	movs	r2, #0
 8004120:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2220      	movs	r2, #32
 8004126:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2200      	movs	r2, #0
 800412e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2200      	movs	r2, #0
 8004134:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004138:	2300      	movs	r3, #0
}
 800413a:	4618      	mov	r0, r3
 800413c:	3708      	adds	r7, #8
 800413e:	46bd      	mov	sp, r7
 8004140:	bd80      	pop	{r7, pc}
	...

08004144 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b088      	sub	sp, #32
 8004148:	af02      	add	r7, sp, #8
 800414a:	60f8      	str	r0, [r7, #12]
 800414c:	4608      	mov	r0, r1
 800414e:	4611      	mov	r1, r2
 8004150:	461a      	mov	r2, r3
 8004152:	4603      	mov	r3, r0
 8004154:	817b      	strh	r3, [r7, #10]
 8004156:	460b      	mov	r3, r1
 8004158:	813b      	strh	r3, [r7, #8]
 800415a:	4613      	mov	r3, r2
 800415c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004164:	b2db      	uxtb	r3, r3
 8004166:	2b20      	cmp	r3, #32
 8004168:	f040 80f9 	bne.w	800435e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800416c:	6a3b      	ldr	r3, [r7, #32]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d002      	beq.n	8004178 <HAL_I2C_Mem_Write+0x34>
 8004172:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004174:	2b00      	cmp	r3, #0
 8004176:	d105      	bne.n	8004184 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800417e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	e0ed      	b.n	8004360 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800418a:	2b01      	cmp	r3, #1
 800418c:	d101      	bne.n	8004192 <HAL_I2C_Mem_Write+0x4e>
 800418e:	2302      	movs	r3, #2
 8004190:	e0e6      	b.n	8004360 <HAL_I2C_Mem_Write+0x21c>
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	2201      	movs	r2, #1
 8004196:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800419a:	f7ff fb55 	bl	8003848 <HAL_GetTick>
 800419e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	9300      	str	r3, [sp, #0]
 80041a4:	2319      	movs	r3, #25
 80041a6:	2201      	movs	r2, #1
 80041a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80041ac:	68f8      	ldr	r0, [r7, #12]
 80041ae:	f000 fac3 	bl	8004738 <I2C_WaitOnFlagUntilTimeout>
 80041b2:	4603      	mov	r3, r0
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d001      	beq.n	80041bc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80041b8:	2301      	movs	r3, #1
 80041ba:	e0d1      	b.n	8004360 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2221      	movs	r2, #33	; 0x21
 80041c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2240      	movs	r2, #64	; 0x40
 80041c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2200      	movs	r2, #0
 80041d0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	6a3a      	ldr	r2, [r7, #32]
 80041d6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80041dc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2200      	movs	r2, #0
 80041e2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80041e4:	88f8      	ldrh	r0, [r7, #6]
 80041e6:	893a      	ldrh	r2, [r7, #8]
 80041e8:	8979      	ldrh	r1, [r7, #10]
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	9301      	str	r3, [sp, #4]
 80041ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041f0:	9300      	str	r3, [sp, #0]
 80041f2:	4603      	mov	r3, r0
 80041f4:	68f8      	ldr	r0, [r7, #12]
 80041f6:	f000 f9d3 	bl	80045a0 <I2C_RequestMemoryWrite>
 80041fa:	4603      	mov	r3, r0
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d005      	beq.n	800420c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2200      	movs	r2, #0
 8004204:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e0a9      	b.n	8004360 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004210:	b29b      	uxth	r3, r3
 8004212:	2bff      	cmp	r3, #255	; 0xff
 8004214:	d90e      	bls.n	8004234 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	22ff      	movs	r2, #255	; 0xff
 800421a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004220:	b2da      	uxtb	r2, r3
 8004222:	8979      	ldrh	r1, [r7, #10]
 8004224:	2300      	movs	r3, #0
 8004226:	9300      	str	r3, [sp, #0]
 8004228:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800422c:	68f8      	ldr	r0, [r7, #12]
 800422e:	f000 fc2b 	bl	8004a88 <I2C_TransferConfig>
 8004232:	e00f      	b.n	8004254 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004238:	b29a      	uxth	r2, r3
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004242:	b2da      	uxtb	r2, r3
 8004244:	8979      	ldrh	r1, [r7, #10]
 8004246:	2300      	movs	r3, #0
 8004248:	9300      	str	r3, [sp, #0]
 800424a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800424e:	68f8      	ldr	r0, [r7, #12]
 8004250:	f000 fc1a 	bl	8004a88 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004254:	697a      	ldr	r2, [r7, #20]
 8004256:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004258:	68f8      	ldr	r0, [r7, #12]
 800425a:	f000 faad 	bl	80047b8 <I2C_WaitOnTXISFlagUntilTimeout>
 800425e:	4603      	mov	r3, r0
 8004260:	2b00      	cmp	r3, #0
 8004262:	d001      	beq.n	8004268 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004264:	2301      	movs	r3, #1
 8004266:	e07b      	b.n	8004360 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800426c:	781a      	ldrb	r2, [r3, #0]
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004278:	1c5a      	adds	r2, r3, #1
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004282:	b29b      	uxth	r3, r3
 8004284:	3b01      	subs	r3, #1
 8004286:	b29a      	uxth	r2, r3
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004290:	3b01      	subs	r3, #1
 8004292:	b29a      	uxth	r2, r3
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800429c:	b29b      	uxth	r3, r3
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d034      	beq.n	800430c <HAL_I2C_Mem_Write+0x1c8>
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d130      	bne.n	800430c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	9300      	str	r3, [sp, #0]
 80042ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042b0:	2200      	movs	r2, #0
 80042b2:	2180      	movs	r1, #128	; 0x80
 80042b4:	68f8      	ldr	r0, [r7, #12]
 80042b6:	f000 fa3f 	bl	8004738 <I2C_WaitOnFlagUntilTimeout>
 80042ba:	4603      	mov	r3, r0
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d001      	beq.n	80042c4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80042c0:	2301      	movs	r3, #1
 80042c2:	e04d      	b.n	8004360 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042c8:	b29b      	uxth	r3, r3
 80042ca:	2bff      	cmp	r3, #255	; 0xff
 80042cc:	d90e      	bls.n	80042ec <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	22ff      	movs	r2, #255	; 0xff
 80042d2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042d8:	b2da      	uxtb	r2, r3
 80042da:	8979      	ldrh	r1, [r7, #10]
 80042dc:	2300      	movs	r3, #0
 80042de:	9300      	str	r3, [sp, #0]
 80042e0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80042e4:	68f8      	ldr	r0, [r7, #12]
 80042e6:	f000 fbcf 	bl	8004a88 <I2C_TransferConfig>
 80042ea:	e00f      	b.n	800430c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042f0:	b29a      	uxth	r2, r3
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042fa:	b2da      	uxtb	r2, r3
 80042fc:	8979      	ldrh	r1, [r7, #10]
 80042fe:	2300      	movs	r3, #0
 8004300:	9300      	str	r3, [sp, #0]
 8004302:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004306:	68f8      	ldr	r0, [r7, #12]
 8004308:	f000 fbbe 	bl	8004a88 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004310:	b29b      	uxth	r3, r3
 8004312:	2b00      	cmp	r3, #0
 8004314:	d19e      	bne.n	8004254 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004316:	697a      	ldr	r2, [r7, #20]
 8004318:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800431a:	68f8      	ldr	r0, [r7, #12]
 800431c:	f000 fa8c 	bl	8004838 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004320:	4603      	mov	r3, r0
 8004322:	2b00      	cmp	r3, #0
 8004324:	d001      	beq.n	800432a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e01a      	b.n	8004360 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	2220      	movs	r2, #32
 8004330:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	6859      	ldr	r1, [r3, #4]
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681a      	ldr	r2, [r3, #0]
 800433c:	4b0a      	ldr	r3, [pc, #40]	; (8004368 <HAL_I2C_Mem_Write+0x224>)
 800433e:	400b      	ands	r3, r1
 8004340:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2220      	movs	r2, #32
 8004346:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2200      	movs	r2, #0
 800434e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2200      	movs	r2, #0
 8004356:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800435a:	2300      	movs	r3, #0
 800435c:	e000      	b.n	8004360 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800435e:	2302      	movs	r3, #2
  }
}
 8004360:	4618      	mov	r0, r3
 8004362:	3718      	adds	r7, #24
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}
 8004368:	fe00e800 	.word	0xfe00e800

0800436c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b088      	sub	sp, #32
 8004370:	af02      	add	r7, sp, #8
 8004372:	60f8      	str	r0, [r7, #12]
 8004374:	4608      	mov	r0, r1
 8004376:	4611      	mov	r1, r2
 8004378:	461a      	mov	r2, r3
 800437a:	4603      	mov	r3, r0
 800437c:	817b      	strh	r3, [r7, #10]
 800437e:	460b      	mov	r3, r1
 8004380:	813b      	strh	r3, [r7, #8]
 8004382:	4613      	mov	r3, r2
 8004384:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800438c:	b2db      	uxtb	r3, r3
 800438e:	2b20      	cmp	r3, #32
 8004390:	f040 80fd 	bne.w	800458e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004394:	6a3b      	ldr	r3, [r7, #32]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d002      	beq.n	80043a0 <HAL_I2C_Mem_Read+0x34>
 800439a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800439c:	2b00      	cmp	r3, #0
 800439e:	d105      	bne.n	80043ac <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80043a6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80043a8:	2301      	movs	r3, #1
 80043aa:	e0f1      	b.n	8004590 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80043b2:	2b01      	cmp	r3, #1
 80043b4:	d101      	bne.n	80043ba <HAL_I2C_Mem_Read+0x4e>
 80043b6:	2302      	movs	r3, #2
 80043b8:	e0ea      	b.n	8004590 <HAL_I2C_Mem_Read+0x224>
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2201      	movs	r2, #1
 80043be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80043c2:	f7ff fa41 	bl	8003848 <HAL_GetTick>
 80043c6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	9300      	str	r3, [sp, #0]
 80043cc:	2319      	movs	r3, #25
 80043ce:	2201      	movs	r2, #1
 80043d0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80043d4:	68f8      	ldr	r0, [r7, #12]
 80043d6:	f000 f9af 	bl	8004738 <I2C_WaitOnFlagUntilTimeout>
 80043da:	4603      	mov	r3, r0
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d001      	beq.n	80043e4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80043e0:	2301      	movs	r3, #1
 80043e2:	e0d5      	b.n	8004590 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2222      	movs	r2, #34	; 0x22
 80043e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2240      	movs	r2, #64	; 0x40
 80043f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2200      	movs	r2, #0
 80043f8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	6a3a      	ldr	r2, [r7, #32]
 80043fe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004404:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2200      	movs	r2, #0
 800440a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800440c:	88f8      	ldrh	r0, [r7, #6]
 800440e:	893a      	ldrh	r2, [r7, #8]
 8004410:	8979      	ldrh	r1, [r7, #10]
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	9301      	str	r3, [sp, #4]
 8004416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004418:	9300      	str	r3, [sp, #0]
 800441a:	4603      	mov	r3, r0
 800441c:	68f8      	ldr	r0, [r7, #12]
 800441e:	f000 f913 	bl	8004648 <I2C_RequestMemoryRead>
 8004422:	4603      	mov	r3, r0
 8004424:	2b00      	cmp	r3, #0
 8004426:	d005      	beq.n	8004434 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2200      	movs	r2, #0
 800442c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	e0ad      	b.n	8004590 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004438:	b29b      	uxth	r3, r3
 800443a:	2bff      	cmp	r3, #255	; 0xff
 800443c:	d90e      	bls.n	800445c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	22ff      	movs	r2, #255	; 0xff
 8004442:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004448:	b2da      	uxtb	r2, r3
 800444a:	8979      	ldrh	r1, [r7, #10]
 800444c:	4b52      	ldr	r3, [pc, #328]	; (8004598 <HAL_I2C_Mem_Read+0x22c>)
 800444e:	9300      	str	r3, [sp, #0]
 8004450:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004454:	68f8      	ldr	r0, [r7, #12]
 8004456:	f000 fb17 	bl	8004a88 <I2C_TransferConfig>
 800445a:	e00f      	b.n	800447c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004460:	b29a      	uxth	r2, r3
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800446a:	b2da      	uxtb	r2, r3
 800446c:	8979      	ldrh	r1, [r7, #10]
 800446e:	4b4a      	ldr	r3, [pc, #296]	; (8004598 <HAL_I2C_Mem_Read+0x22c>)
 8004470:	9300      	str	r3, [sp, #0]
 8004472:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004476:	68f8      	ldr	r0, [r7, #12]
 8004478:	f000 fb06 	bl	8004a88 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	9300      	str	r3, [sp, #0]
 8004480:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004482:	2200      	movs	r2, #0
 8004484:	2104      	movs	r1, #4
 8004486:	68f8      	ldr	r0, [r7, #12]
 8004488:	f000 f956 	bl	8004738 <I2C_WaitOnFlagUntilTimeout>
 800448c:	4603      	mov	r3, r0
 800448e:	2b00      	cmp	r3, #0
 8004490:	d001      	beq.n	8004496 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	e07c      	b.n	8004590 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a0:	b2d2      	uxtb	r2, r2
 80044a2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a8:	1c5a      	adds	r2, r3, #1
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044b2:	3b01      	subs	r3, #1
 80044b4:	b29a      	uxth	r2, r3
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044be:	b29b      	uxth	r3, r3
 80044c0:	3b01      	subs	r3, #1
 80044c2:	b29a      	uxth	r2, r3
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044cc:	b29b      	uxth	r3, r3
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d034      	beq.n	800453c <HAL_I2C_Mem_Read+0x1d0>
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d130      	bne.n	800453c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	9300      	str	r3, [sp, #0]
 80044de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044e0:	2200      	movs	r2, #0
 80044e2:	2180      	movs	r1, #128	; 0x80
 80044e4:	68f8      	ldr	r0, [r7, #12]
 80044e6:	f000 f927 	bl	8004738 <I2C_WaitOnFlagUntilTimeout>
 80044ea:	4603      	mov	r3, r0
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d001      	beq.n	80044f4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	e04d      	b.n	8004590 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044f8:	b29b      	uxth	r3, r3
 80044fa:	2bff      	cmp	r3, #255	; 0xff
 80044fc:	d90e      	bls.n	800451c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	22ff      	movs	r2, #255	; 0xff
 8004502:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004508:	b2da      	uxtb	r2, r3
 800450a:	8979      	ldrh	r1, [r7, #10]
 800450c:	2300      	movs	r3, #0
 800450e:	9300      	str	r3, [sp, #0]
 8004510:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004514:	68f8      	ldr	r0, [r7, #12]
 8004516:	f000 fab7 	bl	8004a88 <I2C_TransferConfig>
 800451a:	e00f      	b.n	800453c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004520:	b29a      	uxth	r2, r3
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800452a:	b2da      	uxtb	r2, r3
 800452c:	8979      	ldrh	r1, [r7, #10]
 800452e:	2300      	movs	r3, #0
 8004530:	9300      	str	r3, [sp, #0]
 8004532:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004536:	68f8      	ldr	r0, [r7, #12]
 8004538:	f000 faa6 	bl	8004a88 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004540:	b29b      	uxth	r3, r3
 8004542:	2b00      	cmp	r3, #0
 8004544:	d19a      	bne.n	800447c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004546:	697a      	ldr	r2, [r7, #20]
 8004548:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800454a:	68f8      	ldr	r0, [r7, #12]
 800454c:	f000 f974 	bl	8004838 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004550:	4603      	mov	r3, r0
 8004552:	2b00      	cmp	r3, #0
 8004554:	d001      	beq.n	800455a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	e01a      	b.n	8004590 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	2220      	movs	r2, #32
 8004560:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	6859      	ldr	r1, [r3, #4]
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681a      	ldr	r2, [r3, #0]
 800456c:	4b0b      	ldr	r3, [pc, #44]	; (800459c <HAL_I2C_Mem_Read+0x230>)
 800456e:	400b      	ands	r3, r1
 8004570:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2220      	movs	r2, #32
 8004576:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2200      	movs	r2, #0
 800457e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2200      	movs	r2, #0
 8004586:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800458a:	2300      	movs	r3, #0
 800458c:	e000      	b.n	8004590 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800458e:	2302      	movs	r3, #2
  }
}
 8004590:	4618      	mov	r0, r3
 8004592:	3718      	adds	r7, #24
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}
 8004598:	80002400 	.word	0x80002400
 800459c:	fe00e800 	.word	0xfe00e800

080045a0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b086      	sub	sp, #24
 80045a4:	af02      	add	r7, sp, #8
 80045a6:	60f8      	str	r0, [r7, #12]
 80045a8:	4608      	mov	r0, r1
 80045aa:	4611      	mov	r1, r2
 80045ac:	461a      	mov	r2, r3
 80045ae:	4603      	mov	r3, r0
 80045b0:	817b      	strh	r3, [r7, #10]
 80045b2:	460b      	mov	r3, r1
 80045b4:	813b      	strh	r3, [r7, #8]
 80045b6:	4613      	mov	r3, r2
 80045b8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80045ba:	88fb      	ldrh	r3, [r7, #6]
 80045bc:	b2da      	uxtb	r2, r3
 80045be:	8979      	ldrh	r1, [r7, #10]
 80045c0:	4b20      	ldr	r3, [pc, #128]	; (8004644 <I2C_RequestMemoryWrite+0xa4>)
 80045c2:	9300      	str	r3, [sp, #0]
 80045c4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80045c8:	68f8      	ldr	r0, [r7, #12]
 80045ca:	f000 fa5d 	bl	8004a88 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80045ce:	69fa      	ldr	r2, [r7, #28]
 80045d0:	69b9      	ldr	r1, [r7, #24]
 80045d2:	68f8      	ldr	r0, [r7, #12]
 80045d4:	f000 f8f0 	bl	80047b8 <I2C_WaitOnTXISFlagUntilTimeout>
 80045d8:	4603      	mov	r3, r0
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d001      	beq.n	80045e2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	e02c      	b.n	800463c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80045e2:	88fb      	ldrh	r3, [r7, #6]
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	d105      	bne.n	80045f4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80045e8:	893b      	ldrh	r3, [r7, #8]
 80045ea:	b2da      	uxtb	r2, r3
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	629a      	str	r2, [r3, #40]	; 0x28
 80045f2:	e015      	b.n	8004620 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80045f4:	893b      	ldrh	r3, [r7, #8]
 80045f6:	0a1b      	lsrs	r3, r3, #8
 80045f8:	b29b      	uxth	r3, r3
 80045fa:	b2da      	uxtb	r2, r3
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004602:	69fa      	ldr	r2, [r7, #28]
 8004604:	69b9      	ldr	r1, [r7, #24]
 8004606:	68f8      	ldr	r0, [r7, #12]
 8004608:	f000 f8d6 	bl	80047b8 <I2C_WaitOnTXISFlagUntilTimeout>
 800460c:	4603      	mov	r3, r0
 800460e:	2b00      	cmp	r3, #0
 8004610:	d001      	beq.n	8004616 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	e012      	b.n	800463c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004616:	893b      	ldrh	r3, [r7, #8]
 8004618:	b2da      	uxtb	r2, r3
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004620:	69fb      	ldr	r3, [r7, #28]
 8004622:	9300      	str	r3, [sp, #0]
 8004624:	69bb      	ldr	r3, [r7, #24]
 8004626:	2200      	movs	r2, #0
 8004628:	2180      	movs	r1, #128	; 0x80
 800462a:	68f8      	ldr	r0, [r7, #12]
 800462c:	f000 f884 	bl	8004738 <I2C_WaitOnFlagUntilTimeout>
 8004630:	4603      	mov	r3, r0
 8004632:	2b00      	cmp	r3, #0
 8004634:	d001      	beq.n	800463a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	e000      	b.n	800463c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800463a:	2300      	movs	r3, #0
}
 800463c:	4618      	mov	r0, r3
 800463e:	3710      	adds	r7, #16
 8004640:	46bd      	mov	sp, r7
 8004642:	bd80      	pop	{r7, pc}
 8004644:	80002000 	.word	0x80002000

08004648 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b086      	sub	sp, #24
 800464c:	af02      	add	r7, sp, #8
 800464e:	60f8      	str	r0, [r7, #12]
 8004650:	4608      	mov	r0, r1
 8004652:	4611      	mov	r1, r2
 8004654:	461a      	mov	r2, r3
 8004656:	4603      	mov	r3, r0
 8004658:	817b      	strh	r3, [r7, #10]
 800465a:	460b      	mov	r3, r1
 800465c:	813b      	strh	r3, [r7, #8]
 800465e:	4613      	mov	r3, r2
 8004660:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004662:	88fb      	ldrh	r3, [r7, #6]
 8004664:	b2da      	uxtb	r2, r3
 8004666:	8979      	ldrh	r1, [r7, #10]
 8004668:	4b20      	ldr	r3, [pc, #128]	; (80046ec <I2C_RequestMemoryRead+0xa4>)
 800466a:	9300      	str	r3, [sp, #0]
 800466c:	2300      	movs	r3, #0
 800466e:	68f8      	ldr	r0, [r7, #12]
 8004670:	f000 fa0a 	bl	8004a88 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004674:	69fa      	ldr	r2, [r7, #28]
 8004676:	69b9      	ldr	r1, [r7, #24]
 8004678:	68f8      	ldr	r0, [r7, #12]
 800467a:	f000 f89d 	bl	80047b8 <I2C_WaitOnTXISFlagUntilTimeout>
 800467e:	4603      	mov	r3, r0
 8004680:	2b00      	cmp	r3, #0
 8004682:	d001      	beq.n	8004688 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004684:	2301      	movs	r3, #1
 8004686:	e02c      	b.n	80046e2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004688:	88fb      	ldrh	r3, [r7, #6]
 800468a:	2b01      	cmp	r3, #1
 800468c:	d105      	bne.n	800469a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800468e:	893b      	ldrh	r3, [r7, #8]
 8004690:	b2da      	uxtb	r2, r3
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	629a      	str	r2, [r3, #40]	; 0x28
 8004698:	e015      	b.n	80046c6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800469a:	893b      	ldrh	r3, [r7, #8]
 800469c:	0a1b      	lsrs	r3, r3, #8
 800469e:	b29b      	uxth	r3, r3
 80046a0:	b2da      	uxtb	r2, r3
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80046a8:	69fa      	ldr	r2, [r7, #28]
 80046aa:	69b9      	ldr	r1, [r7, #24]
 80046ac:	68f8      	ldr	r0, [r7, #12]
 80046ae:	f000 f883 	bl	80047b8 <I2C_WaitOnTXISFlagUntilTimeout>
 80046b2:	4603      	mov	r3, r0
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d001      	beq.n	80046bc <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80046b8:	2301      	movs	r3, #1
 80046ba:	e012      	b.n	80046e2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80046bc:	893b      	ldrh	r3, [r7, #8]
 80046be:	b2da      	uxtb	r2, r3
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80046c6:	69fb      	ldr	r3, [r7, #28]
 80046c8:	9300      	str	r3, [sp, #0]
 80046ca:	69bb      	ldr	r3, [r7, #24]
 80046cc:	2200      	movs	r2, #0
 80046ce:	2140      	movs	r1, #64	; 0x40
 80046d0:	68f8      	ldr	r0, [r7, #12]
 80046d2:	f000 f831 	bl	8004738 <I2C_WaitOnFlagUntilTimeout>
 80046d6:	4603      	mov	r3, r0
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d001      	beq.n	80046e0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80046dc:	2301      	movs	r3, #1
 80046de:	e000      	b.n	80046e2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80046e0:	2300      	movs	r3, #0
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3710      	adds	r7, #16
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}
 80046ea:	bf00      	nop
 80046ec:	80002000 	.word	0x80002000

080046f0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80046f0:	b480      	push	{r7}
 80046f2:	b083      	sub	sp, #12
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	699b      	ldr	r3, [r3, #24]
 80046fe:	f003 0302 	and.w	r3, r3, #2
 8004702:	2b02      	cmp	r3, #2
 8004704:	d103      	bne.n	800470e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	2200      	movs	r2, #0
 800470c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	699b      	ldr	r3, [r3, #24]
 8004714:	f003 0301 	and.w	r3, r3, #1
 8004718:	2b01      	cmp	r3, #1
 800471a:	d007      	beq.n	800472c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	699a      	ldr	r2, [r3, #24]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f042 0201 	orr.w	r2, r2, #1
 800472a:	619a      	str	r2, [r3, #24]
  }
}
 800472c:	bf00      	nop
 800472e:	370c      	adds	r7, #12
 8004730:	46bd      	mov	sp, r7
 8004732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004736:	4770      	bx	lr

08004738 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b084      	sub	sp, #16
 800473c:	af00      	add	r7, sp, #0
 800473e:	60f8      	str	r0, [r7, #12]
 8004740:	60b9      	str	r1, [r7, #8]
 8004742:	603b      	str	r3, [r7, #0]
 8004744:	4613      	mov	r3, r2
 8004746:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004748:	e022      	b.n	8004790 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004750:	d01e      	beq.n	8004790 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004752:	f7ff f879 	bl	8003848 <HAL_GetTick>
 8004756:	4602      	mov	r2, r0
 8004758:	69bb      	ldr	r3, [r7, #24]
 800475a:	1ad3      	subs	r3, r2, r3
 800475c:	683a      	ldr	r2, [r7, #0]
 800475e:	429a      	cmp	r2, r3
 8004760:	d302      	bcc.n	8004768 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d113      	bne.n	8004790 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800476c:	f043 0220 	orr.w	r2, r3, #32
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2220      	movs	r2, #32
 8004778:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2200      	movs	r2, #0
 8004780:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2200      	movs	r2, #0
 8004788:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800478c:	2301      	movs	r3, #1
 800478e:	e00f      	b.n	80047b0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	699a      	ldr	r2, [r3, #24]
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	4013      	ands	r3, r2
 800479a:	68ba      	ldr	r2, [r7, #8]
 800479c:	429a      	cmp	r2, r3
 800479e:	bf0c      	ite	eq
 80047a0:	2301      	moveq	r3, #1
 80047a2:	2300      	movne	r3, #0
 80047a4:	b2db      	uxtb	r3, r3
 80047a6:	461a      	mov	r2, r3
 80047a8:	79fb      	ldrb	r3, [r7, #7]
 80047aa:	429a      	cmp	r2, r3
 80047ac:	d0cd      	beq.n	800474a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80047ae:	2300      	movs	r3, #0
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	3710      	adds	r7, #16
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd80      	pop	{r7, pc}

080047b8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b084      	sub	sp, #16
 80047bc:	af00      	add	r7, sp, #0
 80047be:	60f8      	str	r0, [r7, #12]
 80047c0:	60b9      	str	r1, [r7, #8]
 80047c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80047c4:	e02c      	b.n	8004820 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80047c6:	687a      	ldr	r2, [r7, #4]
 80047c8:	68b9      	ldr	r1, [r7, #8]
 80047ca:	68f8      	ldr	r0, [r7, #12]
 80047cc:	f000 f870 	bl	80048b0 <I2C_IsErrorOccurred>
 80047d0:	4603      	mov	r3, r0
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d001      	beq.n	80047da <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80047d6:	2301      	movs	r3, #1
 80047d8:	e02a      	b.n	8004830 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047e0:	d01e      	beq.n	8004820 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047e2:	f7ff f831 	bl	8003848 <HAL_GetTick>
 80047e6:	4602      	mov	r2, r0
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	1ad3      	subs	r3, r2, r3
 80047ec:	68ba      	ldr	r2, [r7, #8]
 80047ee:	429a      	cmp	r2, r3
 80047f0:	d302      	bcc.n	80047f8 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d113      	bne.n	8004820 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047fc:	f043 0220 	orr.w	r2, r3, #32
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	2220      	movs	r2, #32
 8004808:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	2200      	movs	r2, #0
 8004810:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	2200      	movs	r2, #0
 8004818:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800481c:	2301      	movs	r3, #1
 800481e:	e007      	b.n	8004830 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	699b      	ldr	r3, [r3, #24]
 8004826:	f003 0302 	and.w	r3, r3, #2
 800482a:	2b02      	cmp	r3, #2
 800482c:	d1cb      	bne.n	80047c6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800482e:	2300      	movs	r3, #0
}
 8004830:	4618      	mov	r0, r3
 8004832:	3710      	adds	r7, #16
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}

08004838 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b084      	sub	sp, #16
 800483c:	af00      	add	r7, sp, #0
 800483e:	60f8      	str	r0, [r7, #12]
 8004840:	60b9      	str	r1, [r7, #8]
 8004842:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004844:	e028      	b.n	8004898 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004846:	687a      	ldr	r2, [r7, #4]
 8004848:	68b9      	ldr	r1, [r7, #8]
 800484a:	68f8      	ldr	r0, [r7, #12]
 800484c:	f000 f830 	bl	80048b0 <I2C_IsErrorOccurred>
 8004850:	4603      	mov	r3, r0
 8004852:	2b00      	cmp	r3, #0
 8004854:	d001      	beq.n	800485a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	e026      	b.n	80048a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800485a:	f7fe fff5 	bl	8003848 <HAL_GetTick>
 800485e:	4602      	mov	r2, r0
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	1ad3      	subs	r3, r2, r3
 8004864:	68ba      	ldr	r2, [r7, #8]
 8004866:	429a      	cmp	r2, r3
 8004868:	d302      	bcc.n	8004870 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d113      	bne.n	8004898 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004874:	f043 0220 	orr.w	r2, r3, #32
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	2220      	movs	r2, #32
 8004880:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	2200      	movs	r2, #0
 8004888:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2200      	movs	r2, #0
 8004890:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004894:	2301      	movs	r3, #1
 8004896:	e007      	b.n	80048a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	699b      	ldr	r3, [r3, #24]
 800489e:	f003 0320 	and.w	r3, r3, #32
 80048a2:	2b20      	cmp	r3, #32
 80048a4:	d1cf      	bne.n	8004846 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80048a6:	2300      	movs	r3, #0
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	3710      	adds	r7, #16
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bd80      	pop	{r7, pc}

080048b0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b08a      	sub	sp, #40	; 0x28
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	60f8      	str	r0, [r7, #12]
 80048b8:	60b9      	str	r1, [r7, #8]
 80048ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048bc:	2300      	movs	r3, #0
 80048be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	699b      	ldr	r3, [r3, #24]
 80048c8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80048ca:	2300      	movs	r3, #0
 80048cc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80048d2:	69bb      	ldr	r3, [r7, #24]
 80048d4:	f003 0310 	and.w	r3, r3, #16
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d075      	beq.n	80049c8 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	2210      	movs	r2, #16
 80048e2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80048e4:	e056      	b.n	8004994 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048ec:	d052      	beq.n	8004994 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80048ee:	f7fe ffab 	bl	8003848 <HAL_GetTick>
 80048f2:	4602      	mov	r2, r0
 80048f4:	69fb      	ldr	r3, [r7, #28]
 80048f6:	1ad3      	subs	r3, r2, r3
 80048f8:	68ba      	ldr	r2, [r7, #8]
 80048fa:	429a      	cmp	r2, r3
 80048fc:	d302      	bcc.n	8004904 <I2C_IsErrorOccurred+0x54>
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d147      	bne.n	8004994 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800490e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004916:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	699b      	ldr	r3, [r3, #24]
 800491e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004922:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004926:	d12e      	bne.n	8004986 <I2C_IsErrorOccurred+0xd6>
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800492e:	d02a      	beq.n	8004986 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8004930:	7cfb      	ldrb	r3, [r7, #19]
 8004932:	2b20      	cmp	r3, #32
 8004934:	d027      	beq.n	8004986 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	685a      	ldr	r2, [r3, #4]
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004944:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004946:	f7fe ff7f 	bl	8003848 <HAL_GetTick>
 800494a:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800494c:	e01b      	b.n	8004986 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800494e:	f7fe ff7b 	bl	8003848 <HAL_GetTick>
 8004952:	4602      	mov	r2, r0
 8004954:	69fb      	ldr	r3, [r7, #28]
 8004956:	1ad3      	subs	r3, r2, r3
 8004958:	2b19      	cmp	r3, #25
 800495a:	d914      	bls.n	8004986 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004960:	f043 0220 	orr.w	r2, r3, #32
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	2220      	movs	r2, #32
 800496c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2200      	movs	r2, #0
 8004974:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2200      	movs	r2, #0
 800497c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8004980:	2301      	movs	r3, #1
 8004982:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	699b      	ldr	r3, [r3, #24]
 800498c:	f003 0320 	and.w	r3, r3, #32
 8004990:	2b20      	cmp	r3, #32
 8004992:	d1dc      	bne.n	800494e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	699b      	ldr	r3, [r3, #24]
 800499a:	f003 0320 	and.w	r3, r3, #32
 800499e:	2b20      	cmp	r3, #32
 80049a0:	d003      	beq.n	80049aa <I2C_IsErrorOccurred+0xfa>
 80049a2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d09d      	beq.n	80048e6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80049aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d103      	bne.n	80049ba <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	2220      	movs	r2, #32
 80049b8:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80049ba:	6a3b      	ldr	r3, [r7, #32]
 80049bc:	f043 0304 	orr.w	r3, r3, #4
 80049c0:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	699b      	ldr	r3, [r3, #24]
 80049ce:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80049d0:	69bb      	ldr	r3, [r7, #24]
 80049d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d00b      	beq.n	80049f2 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80049da:	6a3b      	ldr	r3, [r7, #32]
 80049dc:	f043 0301 	orr.w	r3, r3, #1
 80049e0:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80049ea:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80049ec:	2301      	movs	r3, #1
 80049ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80049f2:	69bb      	ldr	r3, [r7, #24]
 80049f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d00b      	beq.n	8004a14 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80049fc:	6a3b      	ldr	r3, [r7, #32]
 80049fe:	f043 0308 	orr.w	r3, r3, #8
 8004a02:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004a0c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004a14:	69bb      	ldr	r3, [r7, #24]
 8004a16:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d00b      	beq.n	8004a36 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004a1e:	6a3b      	ldr	r3, [r7, #32]
 8004a20:	f043 0302 	orr.w	r3, r3, #2
 8004a24:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a2e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004a30:	2301      	movs	r3, #1
 8004a32:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004a36:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d01c      	beq.n	8004a78 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004a3e:	68f8      	ldr	r0, [r7, #12]
 8004a40:	f7ff fe56 	bl	80046f0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	6859      	ldr	r1, [r3, #4]
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681a      	ldr	r2, [r3, #0]
 8004a4e:	4b0d      	ldr	r3, [pc, #52]	; (8004a84 <I2C_IsErrorOccurred+0x1d4>)
 8004a50:	400b      	ands	r3, r1
 8004a52:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004a58:	6a3b      	ldr	r3, [r7, #32]
 8004a5a:	431a      	orrs	r2, r3
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	2220      	movs	r2, #32
 8004a64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2200      	movs	r2, #0
 8004a74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8004a78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	3728      	adds	r7, #40	; 0x28
 8004a80:	46bd      	mov	sp, r7
 8004a82:	bd80      	pop	{r7, pc}
 8004a84:	fe00e800 	.word	0xfe00e800

08004a88 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b087      	sub	sp, #28
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	60f8      	str	r0, [r7, #12]
 8004a90:	607b      	str	r3, [r7, #4]
 8004a92:	460b      	mov	r3, r1
 8004a94:	817b      	strh	r3, [r7, #10]
 8004a96:	4613      	mov	r3, r2
 8004a98:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004a9a:	897b      	ldrh	r3, [r7, #10]
 8004a9c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004aa0:	7a7b      	ldrb	r3, [r7, #9]
 8004aa2:	041b      	lsls	r3, r3, #16
 8004aa4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004aa8:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004aae:	6a3b      	ldr	r3, [r7, #32]
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004ab6:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	685a      	ldr	r2, [r3, #4]
 8004abe:	6a3b      	ldr	r3, [r7, #32]
 8004ac0:	0d5b      	lsrs	r3, r3, #21
 8004ac2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004ac6:	4b08      	ldr	r3, [pc, #32]	; (8004ae8 <I2C_TransferConfig+0x60>)
 8004ac8:	430b      	orrs	r3, r1
 8004aca:	43db      	mvns	r3, r3
 8004acc:	ea02 0103 	and.w	r1, r2, r3
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	697a      	ldr	r2, [r7, #20]
 8004ad6:	430a      	orrs	r2, r1
 8004ad8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004ada:	bf00      	nop
 8004adc:	371c      	adds	r7, #28
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae4:	4770      	bx	lr
 8004ae6:	bf00      	nop
 8004ae8:	03ff63ff 	.word	0x03ff63ff

08004aec <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004aec:	b480      	push	{r7}
 8004aee:	b083      	sub	sp, #12
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
 8004af4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004afc:	b2db      	uxtb	r3, r3
 8004afe:	2b20      	cmp	r3, #32
 8004b00:	d138      	bne.n	8004b74 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004b08:	2b01      	cmp	r3, #1
 8004b0a:	d101      	bne.n	8004b10 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004b0c:	2302      	movs	r3, #2
 8004b0e:	e032      	b.n	8004b76 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2201      	movs	r2, #1
 8004b14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2224      	movs	r2, #36	; 0x24
 8004b1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f022 0201 	bic.w	r2, r2, #1
 8004b2e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004b3e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	6819      	ldr	r1, [r3, #0]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	683a      	ldr	r2, [r7, #0]
 8004b4c:	430a      	orrs	r2, r1
 8004b4e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f042 0201 	orr.w	r2, r2, #1
 8004b5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2220      	movs	r2, #32
 8004b64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004b70:	2300      	movs	r3, #0
 8004b72:	e000      	b.n	8004b76 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004b74:	2302      	movs	r3, #2
  }
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	370c      	adds	r7, #12
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b80:	4770      	bx	lr

08004b82 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004b82:	b480      	push	{r7}
 8004b84:	b085      	sub	sp, #20
 8004b86:	af00      	add	r7, sp, #0
 8004b88:	6078      	str	r0, [r7, #4]
 8004b8a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b92:	b2db      	uxtb	r3, r3
 8004b94:	2b20      	cmp	r3, #32
 8004b96:	d139      	bne.n	8004c0c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004b9e:	2b01      	cmp	r3, #1
 8004ba0:	d101      	bne.n	8004ba6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004ba2:	2302      	movs	r3, #2
 8004ba4:	e033      	b.n	8004c0e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2201      	movs	r2, #1
 8004baa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2224      	movs	r2, #36	; 0x24
 8004bb2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	681a      	ldr	r2, [r3, #0]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f022 0201 	bic.w	r2, r2, #1
 8004bc4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004bd4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	021b      	lsls	r3, r3, #8
 8004bda:	68fa      	ldr	r2, [r7, #12]
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	68fa      	ldr	r2, [r7, #12]
 8004be6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f042 0201 	orr.w	r2, r2, #1
 8004bf6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2220      	movs	r2, #32
 8004bfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2200      	movs	r2, #0
 8004c04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004c08:	2300      	movs	r3, #0
 8004c0a:	e000      	b.n	8004c0e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004c0c:	2302      	movs	r3, #2
  }
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	3714      	adds	r7, #20
 8004c12:	46bd      	mov	sp, r7
 8004c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c18:	4770      	bx	lr
	...

08004c1c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004c20:	4b04      	ldr	r3, [pc, #16]	; (8004c34 <HAL_PWREx_GetVoltageRange+0x18>)
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8004c28:	4618      	mov	r0, r3
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c30:	4770      	bx	lr
 8004c32:	bf00      	nop
 8004c34:	40007000 	.word	0x40007000

08004c38 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b085      	sub	sp, #20
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c46:	d130      	bne.n	8004caa <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004c48:	4b23      	ldr	r3, [pc, #140]	; (8004cd8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004c50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c54:	d038      	beq.n	8004cc8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004c56:	4b20      	ldr	r3, [pc, #128]	; (8004cd8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004c5e:	4a1e      	ldr	r2, [pc, #120]	; (8004cd8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004c60:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004c64:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004c66:	4b1d      	ldr	r3, [pc, #116]	; (8004cdc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	2232      	movs	r2, #50	; 0x32
 8004c6c:	fb02 f303 	mul.w	r3, r2, r3
 8004c70:	4a1b      	ldr	r2, [pc, #108]	; (8004ce0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004c72:	fba2 2303 	umull	r2, r3, r2, r3
 8004c76:	0c9b      	lsrs	r3, r3, #18
 8004c78:	3301      	adds	r3, #1
 8004c7a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004c7c:	e002      	b.n	8004c84 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	3b01      	subs	r3, #1
 8004c82:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004c84:	4b14      	ldr	r3, [pc, #80]	; (8004cd8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004c86:	695b      	ldr	r3, [r3, #20]
 8004c88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c90:	d102      	bne.n	8004c98 <HAL_PWREx_ControlVoltageScaling+0x60>
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d1f2      	bne.n	8004c7e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004c98:	4b0f      	ldr	r3, [pc, #60]	; (8004cd8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004c9a:	695b      	ldr	r3, [r3, #20]
 8004c9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ca0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ca4:	d110      	bne.n	8004cc8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004ca6:	2303      	movs	r3, #3
 8004ca8:	e00f      	b.n	8004cca <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004caa:	4b0b      	ldr	r3, [pc, #44]	; (8004cd8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004cb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004cb6:	d007      	beq.n	8004cc8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004cb8:	4b07      	ldr	r3, [pc, #28]	; (8004cd8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004cc0:	4a05      	ldr	r2, [pc, #20]	; (8004cd8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004cc2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004cc6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004cc8:	2300      	movs	r3, #0
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	3714      	adds	r7, #20
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr
 8004cd6:	bf00      	nop
 8004cd8:	40007000 	.word	0x40007000
 8004cdc:	20001608 	.word	0x20001608
 8004ce0:	431bde83 	.word	0x431bde83

08004ce4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b088      	sub	sp, #32
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d101      	bne.n	8004cf6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	e3d8      	b.n	80054a8 <HAL_RCC_OscConfig+0x7c4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004cf6:	4b97      	ldr	r3, [pc, #604]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004cf8:	689b      	ldr	r3, [r3, #8]
 8004cfa:	f003 030c 	and.w	r3, r3, #12
 8004cfe:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004d00:	4b94      	ldr	r3, [pc, #592]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004d02:	68db      	ldr	r3, [r3, #12]
 8004d04:	f003 0303 	and.w	r3, r3, #3
 8004d08:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f003 0310 	and.w	r3, r3, #16
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	f000 80e4 	beq.w	8004ee0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004d18:	69bb      	ldr	r3, [r7, #24]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d007      	beq.n	8004d2e <HAL_RCC_OscConfig+0x4a>
 8004d1e:	69bb      	ldr	r3, [r7, #24]
 8004d20:	2b0c      	cmp	r3, #12
 8004d22:	f040 808b 	bne.w	8004e3c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	2b01      	cmp	r3, #1
 8004d2a:	f040 8087 	bne.w	8004e3c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004d2e:	4b89      	ldr	r3, [pc, #548]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f003 0302 	and.w	r3, r3, #2
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d005      	beq.n	8004d46 <HAL_RCC_OscConfig+0x62>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	699b      	ldr	r3, [r3, #24]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d101      	bne.n	8004d46 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	e3b0      	b.n	80054a8 <HAL_RCC_OscConfig+0x7c4>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6a1a      	ldr	r2, [r3, #32]
 8004d4a:	4b82      	ldr	r3, [pc, #520]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f003 0308 	and.w	r3, r3, #8
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d004      	beq.n	8004d60 <HAL_RCC_OscConfig+0x7c>
 8004d56:	4b7f      	ldr	r3, [pc, #508]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004d5e:	e005      	b.n	8004d6c <HAL_RCC_OscConfig+0x88>
 8004d60:	4b7c      	ldr	r3, [pc, #496]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004d62:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d66:	091b      	lsrs	r3, r3, #4
 8004d68:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d223      	bcs.n	8004db8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6a1b      	ldr	r3, [r3, #32]
 8004d74:	4618      	mov	r0, r3
 8004d76:	f000 fd43 	bl	8005800 <RCC_SetFlashLatencyFromMSIRange>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d001      	beq.n	8004d84 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004d80:	2301      	movs	r3, #1
 8004d82:	e391      	b.n	80054a8 <HAL_RCC_OscConfig+0x7c4>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004d84:	4b73      	ldr	r3, [pc, #460]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4a72      	ldr	r2, [pc, #456]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004d8a:	f043 0308 	orr.w	r3, r3, #8
 8004d8e:	6013      	str	r3, [r2, #0]
 8004d90:	4b70      	ldr	r3, [pc, #448]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6a1b      	ldr	r3, [r3, #32]
 8004d9c:	496d      	ldr	r1, [pc, #436]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004da2:	4b6c      	ldr	r3, [pc, #432]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	69db      	ldr	r3, [r3, #28]
 8004dae:	021b      	lsls	r3, r3, #8
 8004db0:	4968      	ldr	r1, [pc, #416]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004db2:	4313      	orrs	r3, r2
 8004db4:	604b      	str	r3, [r1, #4]
 8004db6:	e025      	b.n	8004e04 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004db8:	4b66      	ldr	r3, [pc, #408]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a65      	ldr	r2, [pc, #404]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004dbe:	f043 0308 	orr.w	r3, r3, #8
 8004dc2:	6013      	str	r3, [r2, #0]
 8004dc4:	4b63      	ldr	r3, [pc, #396]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6a1b      	ldr	r3, [r3, #32]
 8004dd0:	4960      	ldr	r1, [pc, #384]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004dd6:	4b5f      	ldr	r3, [pc, #380]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	69db      	ldr	r3, [r3, #28]
 8004de2:	021b      	lsls	r3, r3, #8
 8004de4:	495b      	ldr	r1, [pc, #364]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004de6:	4313      	orrs	r3, r2
 8004de8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004dea:	69bb      	ldr	r3, [r7, #24]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d109      	bne.n	8004e04 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6a1b      	ldr	r3, [r3, #32]
 8004df4:	4618      	mov	r0, r3
 8004df6:	f000 fd03 	bl	8005800 <RCC_SetFlashLatencyFromMSIRange>
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d001      	beq.n	8004e04 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004e00:	2301      	movs	r3, #1
 8004e02:	e351      	b.n	80054a8 <HAL_RCC_OscConfig+0x7c4>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004e04:	f000 fc38 	bl	8005678 <HAL_RCC_GetSysClockFreq>
 8004e08:	4602      	mov	r2, r0
 8004e0a:	4b52      	ldr	r3, [pc, #328]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	091b      	lsrs	r3, r3, #4
 8004e10:	f003 030f 	and.w	r3, r3, #15
 8004e14:	4950      	ldr	r1, [pc, #320]	; (8004f58 <HAL_RCC_OscConfig+0x274>)
 8004e16:	5ccb      	ldrb	r3, [r1, r3]
 8004e18:	f003 031f 	and.w	r3, r3, #31
 8004e1c:	fa22 f303 	lsr.w	r3, r2, r3
 8004e20:	4a4e      	ldr	r2, [pc, #312]	; (8004f5c <HAL_RCC_OscConfig+0x278>)
 8004e22:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004e24:	4b4e      	ldr	r3, [pc, #312]	; (8004f60 <HAL_RCC_OscConfig+0x27c>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4618      	mov	r0, r3
 8004e2a:	f7fe fcbd 	bl	80037a8 <HAL_InitTick>
 8004e2e:	4603      	mov	r3, r0
 8004e30:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004e32:	7bfb      	ldrb	r3, [r7, #15]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d052      	beq.n	8004ede <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004e38:	7bfb      	ldrb	r3, [r7, #15]
 8004e3a:	e335      	b.n	80054a8 <HAL_RCC_OscConfig+0x7c4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	699b      	ldr	r3, [r3, #24]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d032      	beq.n	8004eaa <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004e44:	4b43      	ldr	r3, [pc, #268]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4a42      	ldr	r2, [pc, #264]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004e4a:	f043 0301 	orr.w	r3, r3, #1
 8004e4e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004e50:	f7fe fcfa 	bl	8003848 <HAL_GetTick>
 8004e54:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004e56:	e008      	b.n	8004e6a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004e58:	f7fe fcf6 	bl	8003848 <HAL_GetTick>
 8004e5c:	4602      	mov	r2, r0
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	1ad3      	subs	r3, r2, r3
 8004e62:	2b02      	cmp	r3, #2
 8004e64:	d901      	bls.n	8004e6a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004e66:	2303      	movs	r3, #3
 8004e68:	e31e      	b.n	80054a8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004e6a:	4b3a      	ldr	r3, [pc, #232]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f003 0302 	and.w	r3, r3, #2
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d0f0      	beq.n	8004e58 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004e76:	4b37      	ldr	r3, [pc, #220]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4a36      	ldr	r2, [pc, #216]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004e7c:	f043 0308 	orr.w	r3, r3, #8
 8004e80:	6013      	str	r3, [r2, #0]
 8004e82:	4b34      	ldr	r3, [pc, #208]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6a1b      	ldr	r3, [r3, #32]
 8004e8e:	4931      	ldr	r1, [pc, #196]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004e90:	4313      	orrs	r3, r2
 8004e92:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004e94:	4b2f      	ldr	r3, [pc, #188]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	69db      	ldr	r3, [r3, #28]
 8004ea0:	021b      	lsls	r3, r3, #8
 8004ea2:	492c      	ldr	r1, [pc, #176]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	604b      	str	r3, [r1, #4]
 8004ea8:	e01a      	b.n	8004ee0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004eaa:	4b2a      	ldr	r3, [pc, #168]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4a29      	ldr	r2, [pc, #164]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004eb0:	f023 0301 	bic.w	r3, r3, #1
 8004eb4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004eb6:	f7fe fcc7 	bl	8003848 <HAL_GetTick>
 8004eba:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004ebc:	e008      	b.n	8004ed0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004ebe:	f7fe fcc3 	bl	8003848 <HAL_GetTick>
 8004ec2:	4602      	mov	r2, r0
 8004ec4:	693b      	ldr	r3, [r7, #16]
 8004ec6:	1ad3      	subs	r3, r2, r3
 8004ec8:	2b02      	cmp	r3, #2
 8004eca:	d901      	bls.n	8004ed0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004ecc:	2303      	movs	r3, #3
 8004ece:	e2eb      	b.n	80054a8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004ed0:	4b20      	ldr	r3, [pc, #128]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f003 0302 	and.w	r3, r3, #2
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d1f0      	bne.n	8004ebe <HAL_RCC_OscConfig+0x1da>
 8004edc:	e000      	b.n	8004ee0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004ede:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f003 0301 	and.w	r3, r3, #1
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d074      	beq.n	8004fd6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004eec:	69bb      	ldr	r3, [r7, #24]
 8004eee:	2b08      	cmp	r3, #8
 8004ef0:	d005      	beq.n	8004efe <HAL_RCC_OscConfig+0x21a>
 8004ef2:	69bb      	ldr	r3, [r7, #24]
 8004ef4:	2b0c      	cmp	r3, #12
 8004ef6:	d10e      	bne.n	8004f16 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	2b03      	cmp	r3, #3
 8004efc:	d10b      	bne.n	8004f16 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004efe:	4b15      	ldr	r3, [pc, #84]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d064      	beq.n	8004fd4 <HAL_RCC_OscConfig+0x2f0>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	685b      	ldr	r3, [r3, #4]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d160      	bne.n	8004fd4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004f12:	2301      	movs	r3, #1
 8004f14:	e2c8      	b.n	80054a8 <HAL_RCC_OscConfig+0x7c4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f1e:	d106      	bne.n	8004f2e <HAL_RCC_OscConfig+0x24a>
 8004f20:	4b0c      	ldr	r3, [pc, #48]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a0b      	ldr	r2, [pc, #44]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004f26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f2a:	6013      	str	r3, [r2, #0]
 8004f2c:	e026      	b.n	8004f7c <HAL_RCC_OscConfig+0x298>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004f36:	d115      	bne.n	8004f64 <HAL_RCC_OscConfig+0x280>
 8004f38:	4b06      	ldr	r3, [pc, #24]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a05      	ldr	r2, [pc, #20]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004f3e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004f42:	6013      	str	r3, [r2, #0]
 8004f44:	4b03      	ldr	r3, [pc, #12]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a02      	ldr	r2, [pc, #8]	; (8004f54 <HAL_RCC_OscConfig+0x270>)
 8004f4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f4e:	6013      	str	r3, [r2, #0]
 8004f50:	e014      	b.n	8004f7c <HAL_RCC_OscConfig+0x298>
 8004f52:	bf00      	nop
 8004f54:	40021000 	.word	0x40021000
 8004f58:	08014f14 	.word	0x08014f14
 8004f5c:	20001608 	.word	0x20001608
 8004f60:	2000160c 	.word	0x2000160c
 8004f64:	4ba0      	ldr	r3, [pc, #640]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a9f      	ldr	r2, [pc, #636]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 8004f6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f6e:	6013      	str	r3, [r2, #0]
 8004f70:	4b9d      	ldr	r3, [pc, #628]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a9c      	ldr	r2, [pc, #624]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 8004f76:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	685b      	ldr	r3, [r3, #4]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d013      	beq.n	8004fac <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f84:	f7fe fc60 	bl	8003848 <HAL_GetTick>
 8004f88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f8a:	e008      	b.n	8004f9e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f8c:	f7fe fc5c 	bl	8003848 <HAL_GetTick>
 8004f90:	4602      	mov	r2, r0
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	1ad3      	subs	r3, r2, r3
 8004f96:	2b64      	cmp	r3, #100	; 0x64
 8004f98:	d901      	bls.n	8004f9e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004f9a:	2303      	movs	r3, #3
 8004f9c:	e284      	b.n	80054a8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f9e:	4b92      	ldr	r3, [pc, #584]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d0f0      	beq.n	8004f8c <HAL_RCC_OscConfig+0x2a8>
 8004faa:	e014      	b.n	8004fd6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fac:	f7fe fc4c 	bl	8003848 <HAL_GetTick>
 8004fb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004fb2:	e008      	b.n	8004fc6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004fb4:	f7fe fc48 	bl	8003848 <HAL_GetTick>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	693b      	ldr	r3, [r7, #16]
 8004fbc:	1ad3      	subs	r3, r2, r3
 8004fbe:	2b64      	cmp	r3, #100	; 0x64
 8004fc0:	d901      	bls.n	8004fc6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004fc2:	2303      	movs	r3, #3
 8004fc4:	e270      	b.n	80054a8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004fc6:	4b88      	ldr	r3, [pc, #544]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d1f0      	bne.n	8004fb4 <HAL_RCC_OscConfig+0x2d0>
 8004fd2:	e000      	b.n	8004fd6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fd4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f003 0302 	and.w	r3, r3, #2
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d060      	beq.n	80050a4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004fe2:	69bb      	ldr	r3, [r7, #24]
 8004fe4:	2b04      	cmp	r3, #4
 8004fe6:	d005      	beq.n	8004ff4 <HAL_RCC_OscConfig+0x310>
 8004fe8:	69bb      	ldr	r3, [r7, #24]
 8004fea:	2b0c      	cmp	r3, #12
 8004fec:	d119      	bne.n	8005022 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004fee:	697b      	ldr	r3, [r7, #20]
 8004ff0:	2b02      	cmp	r3, #2
 8004ff2:	d116      	bne.n	8005022 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ff4:	4b7c      	ldr	r3, [pc, #496]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d005      	beq.n	800500c <HAL_RCC_OscConfig+0x328>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	68db      	ldr	r3, [r3, #12]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d101      	bne.n	800500c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005008:	2301      	movs	r3, #1
 800500a:	e24d      	b.n	80054a8 <HAL_RCC_OscConfig+0x7c4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800500c:	4b76      	ldr	r3, [pc, #472]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 800500e:	685b      	ldr	r3, [r3, #4]
 8005010:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	691b      	ldr	r3, [r3, #16]
 8005018:	061b      	lsls	r3, r3, #24
 800501a:	4973      	ldr	r1, [pc, #460]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 800501c:	4313      	orrs	r3, r2
 800501e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005020:	e040      	b.n	80050a4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	68db      	ldr	r3, [r3, #12]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d023      	beq.n	8005072 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800502a:	4b6f      	ldr	r3, [pc, #444]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4a6e      	ldr	r2, [pc, #440]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 8005030:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005034:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005036:	f7fe fc07 	bl	8003848 <HAL_GetTick>
 800503a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800503c:	e008      	b.n	8005050 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800503e:	f7fe fc03 	bl	8003848 <HAL_GetTick>
 8005042:	4602      	mov	r2, r0
 8005044:	693b      	ldr	r3, [r7, #16]
 8005046:	1ad3      	subs	r3, r2, r3
 8005048:	2b02      	cmp	r3, #2
 800504a:	d901      	bls.n	8005050 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800504c:	2303      	movs	r3, #3
 800504e:	e22b      	b.n	80054a8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005050:	4b65      	ldr	r3, [pc, #404]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005058:	2b00      	cmp	r3, #0
 800505a:	d0f0      	beq.n	800503e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800505c:	4b62      	ldr	r3, [pc, #392]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	691b      	ldr	r3, [r3, #16]
 8005068:	061b      	lsls	r3, r3, #24
 800506a:	495f      	ldr	r1, [pc, #380]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 800506c:	4313      	orrs	r3, r2
 800506e:	604b      	str	r3, [r1, #4]
 8005070:	e018      	b.n	80050a4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005072:	4b5d      	ldr	r3, [pc, #372]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a5c      	ldr	r2, [pc, #368]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 8005078:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800507c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800507e:	f7fe fbe3 	bl	8003848 <HAL_GetTick>
 8005082:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005084:	e008      	b.n	8005098 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005086:	f7fe fbdf 	bl	8003848 <HAL_GetTick>
 800508a:	4602      	mov	r2, r0
 800508c:	693b      	ldr	r3, [r7, #16]
 800508e:	1ad3      	subs	r3, r2, r3
 8005090:	2b02      	cmp	r3, #2
 8005092:	d901      	bls.n	8005098 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005094:	2303      	movs	r3, #3
 8005096:	e207      	b.n	80054a8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005098:	4b53      	ldr	r3, [pc, #332]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d1f0      	bne.n	8005086 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f003 0308 	and.w	r3, r3, #8
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d03c      	beq.n	800512a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	695b      	ldr	r3, [r3, #20]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d01c      	beq.n	80050f2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80050b8:	4b4b      	ldr	r3, [pc, #300]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 80050ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80050be:	4a4a      	ldr	r2, [pc, #296]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 80050c0:	f043 0301 	orr.w	r3, r3, #1
 80050c4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050c8:	f7fe fbbe 	bl	8003848 <HAL_GetTick>
 80050cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80050ce:	e008      	b.n	80050e2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050d0:	f7fe fbba 	bl	8003848 <HAL_GetTick>
 80050d4:	4602      	mov	r2, r0
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	1ad3      	subs	r3, r2, r3
 80050da:	2b02      	cmp	r3, #2
 80050dc:	d901      	bls.n	80050e2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80050de:	2303      	movs	r3, #3
 80050e0:	e1e2      	b.n	80054a8 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80050e2:	4b41      	ldr	r3, [pc, #260]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 80050e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80050e8:	f003 0302 	and.w	r3, r3, #2
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d0ef      	beq.n	80050d0 <HAL_RCC_OscConfig+0x3ec>
 80050f0:	e01b      	b.n	800512a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80050f2:	4b3d      	ldr	r3, [pc, #244]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 80050f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80050f8:	4a3b      	ldr	r2, [pc, #236]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 80050fa:	f023 0301 	bic.w	r3, r3, #1
 80050fe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005102:	f7fe fba1 	bl	8003848 <HAL_GetTick>
 8005106:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005108:	e008      	b.n	800511c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800510a:	f7fe fb9d 	bl	8003848 <HAL_GetTick>
 800510e:	4602      	mov	r2, r0
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	1ad3      	subs	r3, r2, r3
 8005114:	2b02      	cmp	r3, #2
 8005116:	d901      	bls.n	800511c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005118:	2303      	movs	r3, #3
 800511a:	e1c5      	b.n	80054a8 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800511c:	4b32      	ldr	r3, [pc, #200]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 800511e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005122:	f003 0302 	and.w	r3, r3, #2
 8005126:	2b00      	cmp	r3, #0
 8005128:	d1ef      	bne.n	800510a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f003 0304 	and.w	r3, r3, #4
 8005132:	2b00      	cmp	r3, #0
 8005134:	f000 80a6 	beq.w	8005284 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005138:	2300      	movs	r3, #0
 800513a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800513c:	4b2a      	ldr	r3, [pc, #168]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 800513e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005140:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005144:	2b00      	cmp	r3, #0
 8005146:	d10d      	bne.n	8005164 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005148:	4b27      	ldr	r3, [pc, #156]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 800514a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800514c:	4a26      	ldr	r2, [pc, #152]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 800514e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005152:	6593      	str	r3, [r2, #88]	; 0x58
 8005154:	4b24      	ldr	r3, [pc, #144]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 8005156:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005158:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800515c:	60bb      	str	r3, [r7, #8]
 800515e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005160:	2301      	movs	r3, #1
 8005162:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005164:	4b21      	ldr	r3, [pc, #132]	; (80051ec <HAL_RCC_OscConfig+0x508>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800516c:	2b00      	cmp	r3, #0
 800516e:	d118      	bne.n	80051a2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005170:	4b1e      	ldr	r3, [pc, #120]	; (80051ec <HAL_RCC_OscConfig+0x508>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4a1d      	ldr	r2, [pc, #116]	; (80051ec <HAL_RCC_OscConfig+0x508>)
 8005176:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800517a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800517c:	f7fe fb64 	bl	8003848 <HAL_GetTick>
 8005180:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005182:	e008      	b.n	8005196 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005184:	f7fe fb60 	bl	8003848 <HAL_GetTick>
 8005188:	4602      	mov	r2, r0
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	2b02      	cmp	r3, #2
 8005190:	d901      	bls.n	8005196 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005192:	2303      	movs	r3, #3
 8005194:	e188      	b.n	80054a8 <HAL_RCC_OscConfig+0x7c4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005196:	4b15      	ldr	r3, [pc, #84]	; (80051ec <HAL_RCC_OscConfig+0x508>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d0f0      	beq.n	8005184 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	689b      	ldr	r3, [r3, #8]
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	d108      	bne.n	80051bc <HAL_RCC_OscConfig+0x4d8>
 80051aa:	4b0f      	ldr	r3, [pc, #60]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 80051ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051b0:	4a0d      	ldr	r2, [pc, #52]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 80051b2:	f043 0301 	orr.w	r3, r3, #1
 80051b6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80051ba:	e029      	b.n	8005210 <HAL_RCC_OscConfig+0x52c>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	689b      	ldr	r3, [r3, #8]
 80051c0:	2b05      	cmp	r3, #5
 80051c2:	d115      	bne.n	80051f0 <HAL_RCC_OscConfig+0x50c>
 80051c4:	4b08      	ldr	r3, [pc, #32]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 80051c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051ca:	4a07      	ldr	r2, [pc, #28]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 80051cc:	f043 0304 	orr.w	r3, r3, #4
 80051d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80051d4:	4b04      	ldr	r3, [pc, #16]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 80051d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051da:	4a03      	ldr	r2, [pc, #12]	; (80051e8 <HAL_RCC_OscConfig+0x504>)
 80051dc:	f043 0301 	orr.w	r3, r3, #1
 80051e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80051e4:	e014      	b.n	8005210 <HAL_RCC_OscConfig+0x52c>
 80051e6:	bf00      	nop
 80051e8:	40021000 	.word	0x40021000
 80051ec:	40007000 	.word	0x40007000
 80051f0:	4b91      	ldr	r3, [pc, #580]	; (8005438 <HAL_RCC_OscConfig+0x754>)
 80051f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051f6:	4a90      	ldr	r2, [pc, #576]	; (8005438 <HAL_RCC_OscConfig+0x754>)
 80051f8:	f023 0301 	bic.w	r3, r3, #1
 80051fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005200:	4b8d      	ldr	r3, [pc, #564]	; (8005438 <HAL_RCC_OscConfig+0x754>)
 8005202:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005206:	4a8c      	ldr	r2, [pc, #560]	; (8005438 <HAL_RCC_OscConfig+0x754>)
 8005208:	f023 0304 	bic.w	r3, r3, #4
 800520c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	689b      	ldr	r3, [r3, #8]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d016      	beq.n	8005246 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005218:	f7fe fb16 	bl	8003848 <HAL_GetTick>
 800521c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800521e:	e00a      	b.n	8005236 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005220:	f7fe fb12 	bl	8003848 <HAL_GetTick>
 8005224:	4602      	mov	r2, r0
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	1ad3      	subs	r3, r2, r3
 800522a:	f241 3288 	movw	r2, #5000	; 0x1388
 800522e:	4293      	cmp	r3, r2
 8005230:	d901      	bls.n	8005236 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005232:	2303      	movs	r3, #3
 8005234:	e138      	b.n	80054a8 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005236:	4b80      	ldr	r3, [pc, #512]	; (8005438 <HAL_RCC_OscConfig+0x754>)
 8005238:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800523c:	f003 0302 	and.w	r3, r3, #2
 8005240:	2b00      	cmp	r3, #0
 8005242:	d0ed      	beq.n	8005220 <HAL_RCC_OscConfig+0x53c>
 8005244:	e015      	b.n	8005272 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005246:	f7fe faff 	bl	8003848 <HAL_GetTick>
 800524a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800524c:	e00a      	b.n	8005264 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800524e:	f7fe fafb 	bl	8003848 <HAL_GetTick>
 8005252:	4602      	mov	r2, r0
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	1ad3      	subs	r3, r2, r3
 8005258:	f241 3288 	movw	r2, #5000	; 0x1388
 800525c:	4293      	cmp	r3, r2
 800525e:	d901      	bls.n	8005264 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005260:	2303      	movs	r3, #3
 8005262:	e121      	b.n	80054a8 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005264:	4b74      	ldr	r3, [pc, #464]	; (8005438 <HAL_RCC_OscConfig+0x754>)
 8005266:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800526a:	f003 0302 	and.w	r3, r3, #2
 800526e:	2b00      	cmp	r3, #0
 8005270:	d1ed      	bne.n	800524e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005272:	7ffb      	ldrb	r3, [r7, #31]
 8005274:	2b01      	cmp	r3, #1
 8005276:	d105      	bne.n	8005284 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005278:	4b6f      	ldr	r3, [pc, #444]	; (8005438 <HAL_RCC_OscConfig+0x754>)
 800527a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800527c:	4a6e      	ldr	r2, [pc, #440]	; (8005438 <HAL_RCC_OscConfig+0x754>)
 800527e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005282:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005288:	2b00      	cmp	r3, #0
 800528a:	f000 810c 	beq.w	80054a6 <HAL_RCC_OscConfig+0x7c2>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005292:	2b02      	cmp	r3, #2
 8005294:	f040 80d4 	bne.w	8005440 <HAL_RCC_OscConfig+0x75c>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005298:	4b67      	ldr	r3, [pc, #412]	; (8005438 <HAL_RCC_OscConfig+0x754>)
 800529a:	68db      	ldr	r3, [r3, #12]
 800529c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	f003 0203 	and.w	r2, r3, #3
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052a8:	429a      	cmp	r2, r3
 80052aa:	d130      	bne.n	800530e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052b6:	3b01      	subs	r3, #1
 80052b8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80052ba:	429a      	cmp	r2, r3
 80052bc:	d127      	bne.n	800530e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052c8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80052ca:	429a      	cmp	r2, r3
 80052cc:	d11f      	bne.n	800530e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80052ce:	697b      	ldr	r3, [r7, #20]
 80052d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052d4:	687a      	ldr	r2, [r7, #4]
 80052d6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80052d8:	2a07      	cmp	r2, #7
 80052da:	bf14      	ite	ne
 80052dc:	2201      	movne	r2, #1
 80052de:	2200      	moveq	r2, #0
 80052e0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d113      	bne.n	800530e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052f0:	085b      	lsrs	r3, r3, #1
 80052f2:	3b01      	subs	r3, #1
 80052f4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80052f6:	429a      	cmp	r2, r3
 80052f8:	d109      	bne.n	800530e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005304:	085b      	lsrs	r3, r3, #1
 8005306:	3b01      	subs	r3, #1
 8005308:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800530a:	429a      	cmp	r2, r3
 800530c:	d06e      	beq.n	80053ec <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800530e:	69bb      	ldr	r3, [r7, #24]
 8005310:	2b0c      	cmp	r3, #12
 8005312:	d069      	beq.n	80053e8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005314:	4b48      	ldr	r3, [pc, #288]	; (8005438 <HAL_RCC_OscConfig+0x754>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800531c:	2b00      	cmp	r3, #0
 800531e:	d105      	bne.n	800532c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005320:	4b45      	ldr	r3, [pc, #276]	; (8005438 <HAL_RCC_OscConfig+0x754>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005328:	2b00      	cmp	r3, #0
 800532a:	d001      	beq.n	8005330 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800532c:	2301      	movs	r3, #1
 800532e:	e0bb      	b.n	80054a8 <HAL_RCC_OscConfig+0x7c4>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005330:	4b41      	ldr	r3, [pc, #260]	; (8005438 <HAL_RCC_OscConfig+0x754>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4a40      	ldr	r2, [pc, #256]	; (8005438 <HAL_RCC_OscConfig+0x754>)
 8005336:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800533a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800533c:	f7fe fa84 	bl	8003848 <HAL_GetTick>
 8005340:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005342:	e008      	b.n	8005356 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005344:	f7fe fa80 	bl	8003848 <HAL_GetTick>
 8005348:	4602      	mov	r2, r0
 800534a:	693b      	ldr	r3, [r7, #16]
 800534c:	1ad3      	subs	r3, r2, r3
 800534e:	2b02      	cmp	r3, #2
 8005350:	d901      	bls.n	8005356 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8005352:	2303      	movs	r3, #3
 8005354:	e0a8      	b.n	80054a8 <HAL_RCC_OscConfig+0x7c4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005356:	4b38      	ldr	r3, [pc, #224]	; (8005438 <HAL_RCC_OscConfig+0x754>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800535e:	2b00      	cmp	r3, #0
 8005360:	d1f0      	bne.n	8005344 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005362:	4b35      	ldr	r3, [pc, #212]	; (8005438 <HAL_RCC_OscConfig+0x754>)
 8005364:	68da      	ldr	r2, [r3, #12]
 8005366:	4b35      	ldr	r3, [pc, #212]	; (800543c <HAL_RCC_OscConfig+0x758>)
 8005368:	4013      	ands	r3, r2
 800536a:	687a      	ldr	r2, [r7, #4]
 800536c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800536e:	687a      	ldr	r2, [r7, #4]
 8005370:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005372:	3a01      	subs	r2, #1
 8005374:	0112      	lsls	r2, r2, #4
 8005376:	4311      	orrs	r1, r2
 8005378:	687a      	ldr	r2, [r7, #4]
 800537a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800537c:	0212      	lsls	r2, r2, #8
 800537e:	4311      	orrs	r1, r2
 8005380:	687a      	ldr	r2, [r7, #4]
 8005382:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005384:	0852      	lsrs	r2, r2, #1
 8005386:	3a01      	subs	r2, #1
 8005388:	0552      	lsls	r2, r2, #21
 800538a:	4311      	orrs	r1, r2
 800538c:	687a      	ldr	r2, [r7, #4]
 800538e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005390:	0852      	lsrs	r2, r2, #1
 8005392:	3a01      	subs	r2, #1
 8005394:	0652      	lsls	r2, r2, #25
 8005396:	4311      	orrs	r1, r2
 8005398:	687a      	ldr	r2, [r7, #4]
 800539a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800539c:	0912      	lsrs	r2, r2, #4
 800539e:	0452      	lsls	r2, r2, #17
 80053a0:	430a      	orrs	r2, r1
 80053a2:	4925      	ldr	r1, [pc, #148]	; (8005438 <HAL_RCC_OscConfig+0x754>)
 80053a4:	4313      	orrs	r3, r2
 80053a6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80053a8:	4b23      	ldr	r3, [pc, #140]	; (8005438 <HAL_RCC_OscConfig+0x754>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4a22      	ldr	r2, [pc, #136]	; (8005438 <HAL_RCC_OscConfig+0x754>)
 80053ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80053b2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80053b4:	4b20      	ldr	r3, [pc, #128]	; (8005438 <HAL_RCC_OscConfig+0x754>)
 80053b6:	68db      	ldr	r3, [r3, #12]
 80053b8:	4a1f      	ldr	r2, [pc, #124]	; (8005438 <HAL_RCC_OscConfig+0x754>)
 80053ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80053be:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80053c0:	f7fe fa42 	bl	8003848 <HAL_GetTick>
 80053c4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80053c6:	e008      	b.n	80053da <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053c8:	f7fe fa3e 	bl	8003848 <HAL_GetTick>
 80053cc:	4602      	mov	r2, r0
 80053ce:	693b      	ldr	r3, [r7, #16]
 80053d0:	1ad3      	subs	r3, r2, r3
 80053d2:	2b02      	cmp	r3, #2
 80053d4:	d901      	bls.n	80053da <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80053d6:	2303      	movs	r3, #3
 80053d8:	e066      	b.n	80054a8 <HAL_RCC_OscConfig+0x7c4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80053da:	4b17      	ldr	r3, [pc, #92]	; (8005438 <HAL_RCC_OscConfig+0x754>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d0f0      	beq.n	80053c8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80053e6:	e05e      	b.n	80054a6 <HAL_RCC_OscConfig+0x7c2>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80053e8:	2301      	movs	r3, #1
 80053ea:	e05d      	b.n	80054a8 <HAL_RCC_OscConfig+0x7c4>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80053ec:	4b12      	ldr	r3, [pc, #72]	; (8005438 <HAL_RCC_OscConfig+0x754>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d156      	bne.n	80054a6 <HAL_RCC_OscConfig+0x7c2>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80053f8:	4b0f      	ldr	r3, [pc, #60]	; (8005438 <HAL_RCC_OscConfig+0x754>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4a0e      	ldr	r2, [pc, #56]	; (8005438 <HAL_RCC_OscConfig+0x754>)
 80053fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005402:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005404:	4b0c      	ldr	r3, [pc, #48]	; (8005438 <HAL_RCC_OscConfig+0x754>)
 8005406:	68db      	ldr	r3, [r3, #12]
 8005408:	4a0b      	ldr	r2, [pc, #44]	; (8005438 <HAL_RCC_OscConfig+0x754>)
 800540a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800540e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005410:	f7fe fa1a 	bl	8003848 <HAL_GetTick>
 8005414:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005416:	e008      	b.n	800542a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005418:	f7fe fa16 	bl	8003848 <HAL_GetTick>
 800541c:	4602      	mov	r2, r0
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	1ad3      	subs	r3, r2, r3
 8005422:	2b02      	cmp	r3, #2
 8005424:	d901      	bls.n	800542a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8005426:	2303      	movs	r3, #3
 8005428:	e03e      	b.n	80054a8 <HAL_RCC_OscConfig+0x7c4>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800542a:	4b03      	ldr	r3, [pc, #12]	; (8005438 <HAL_RCC_OscConfig+0x754>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005432:	2b00      	cmp	r3, #0
 8005434:	d0f0      	beq.n	8005418 <HAL_RCC_OscConfig+0x734>
 8005436:	e036      	b.n	80054a6 <HAL_RCC_OscConfig+0x7c2>
 8005438:	40021000 	.word	0x40021000
 800543c:	f99d808c 	.word	0xf99d808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005440:	69bb      	ldr	r3, [r7, #24]
 8005442:	2b0c      	cmp	r3, #12
 8005444:	d02d      	beq.n	80054a2 <HAL_RCC_OscConfig+0x7be>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005446:	4b1a      	ldr	r3, [pc, #104]	; (80054b0 <HAL_RCC_OscConfig+0x7cc>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a19      	ldr	r2, [pc, #100]	; (80054b0 <HAL_RCC_OscConfig+0x7cc>)
 800544c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005450:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8005452:	4b17      	ldr	r3, [pc, #92]	; (80054b0 <HAL_RCC_OscConfig+0x7cc>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800545a:	2b00      	cmp	r3, #0
 800545c:	d105      	bne.n	800546a <HAL_RCC_OscConfig+0x786>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800545e:	4b14      	ldr	r3, [pc, #80]	; (80054b0 <HAL_RCC_OscConfig+0x7cc>)
 8005460:	68db      	ldr	r3, [r3, #12]
 8005462:	4a13      	ldr	r2, [pc, #76]	; (80054b0 <HAL_RCC_OscConfig+0x7cc>)
 8005464:	f023 0303 	bic.w	r3, r3, #3
 8005468:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800546a:	4b11      	ldr	r3, [pc, #68]	; (80054b0 <HAL_RCC_OscConfig+0x7cc>)
 800546c:	68db      	ldr	r3, [r3, #12]
 800546e:	4a10      	ldr	r2, [pc, #64]	; (80054b0 <HAL_RCC_OscConfig+0x7cc>)
 8005470:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8005474:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005478:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800547a:	f7fe f9e5 	bl	8003848 <HAL_GetTick>
 800547e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005480:	e008      	b.n	8005494 <HAL_RCC_OscConfig+0x7b0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005482:	f7fe f9e1 	bl	8003848 <HAL_GetTick>
 8005486:	4602      	mov	r2, r0
 8005488:	693b      	ldr	r3, [r7, #16]
 800548a:	1ad3      	subs	r3, r2, r3
 800548c:	2b02      	cmp	r3, #2
 800548e:	d901      	bls.n	8005494 <HAL_RCC_OscConfig+0x7b0>
          {
            return HAL_TIMEOUT;
 8005490:	2303      	movs	r3, #3
 8005492:	e009      	b.n	80054a8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005494:	4b06      	ldr	r3, [pc, #24]	; (80054b0 <HAL_RCC_OscConfig+0x7cc>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800549c:	2b00      	cmp	r3, #0
 800549e:	d1f0      	bne.n	8005482 <HAL_RCC_OscConfig+0x79e>
 80054a0:	e001      	b.n	80054a6 <HAL_RCC_OscConfig+0x7c2>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80054a2:	2301      	movs	r3, #1
 80054a4:	e000      	b.n	80054a8 <HAL_RCC_OscConfig+0x7c4>
      }
    }
  }
  return HAL_OK;
 80054a6:	2300      	movs	r3, #0
}
 80054a8:	4618      	mov	r0, r3
 80054aa:	3720      	adds	r7, #32
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}
 80054b0:	40021000 	.word	0x40021000

080054b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b084      	sub	sp, #16
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
 80054bc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d101      	bne.n	80054c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80054c4:	2301      	movs	r3, #1
 80054c6:	e0c8      	b.n	800565a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80054c8:	4b66      	ldr	r3, [pc, #408]	; (8005664 <HAL_RCC_ClockConfig+0x1b0>)
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f003 0307 	and.w	r3, r3, #7
 80054d0:	683a      	ldr	r2, [r7, #0]
 80054d2:	429a      	cmp	r2, r3
 80054d4:	d910      	bls.n	80054f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054d6:	4b63      	ldr	r3, [pc, #396]	; (8005664 <HAL_RCC_ClockConfig+0x1b0>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f023 0207 	bic.w	r2, r3, #7
 80054de:	4961      	ldr	r1, [pc, #388]	; (8005664 <HAL_RCC_ClockConfig+0x1b0>)
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	4313      	orrs	r3, r2
 80054e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80054e6:	4b5f      	ldr	r3, [pc, #380]	; (8005664 <HAL_RCC_ClockConfig+0x1b0>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f003 0307 	and.w	r3, r3, #7
 80054ee:	683a      	ldr	r2, [r7, #0]
 80054f0:	429a      	cmp	r2, r3
 80054f2:	d001      	beq.n	80054f8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80054f4:	2301      	movs	r3, #1
 80054f6:	e0b0      	b.n	800565a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f003 0301 	and.w	r3, r3, #1
 8005500:	2b00      	cmp	r3, #0
 8005502:	d04c      	beq.n	800559e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	2b03      	cmp	r3, #3
 800550a:	d107      	bne.n	800551c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800550c:	4b56      	ldr	r3, [pc, #344]	; (8005668 <HAL_RCC_ClockConfig+0x1b4>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005514:	2b00      	cmp	r3, #0
 8005516:	d121      	bne.n	800555c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8005518:	2301      	movs	r3, #1
 800551a:	e09e      	b.n	800565a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	2b02      	cmp	r3, #2
 8005522:	d107      	bne.n	8005534 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005524:	4b50      	ldr	r3, [pc, #320]	; (8005668 <HAL_RCC_ClockConfig+0x1b4>)
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800552c:	2b00      	cmp	r3, #0
 800552e:	d115      	bne.n	800555c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8005530:	2301      	movs	r3, #1
 8005532:	e092      	b.n	800565a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d107      	bne.n	800554c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800553c:	4b4a      	ldr	r3, [pc, #296]	; (8005668 <HAL_RCC_ClockConfig+0x1b4>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f003 0302 	and.w	r3, r3, #2
 8005544:	2b00      	cmp	r3, #0
 8005546:	d109      	bne.n	800555c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8005548:	2301      	movs	r3, #1
 800554a:	e086      	b.n	800565a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800554c:	4b46      	ldr	r3, [pc, #280]	; (8005668 <HAL_RCC_ClockConfig+0x1b4>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005554:	2b00      	cmp	r3, #0
 8005556:	d101      	bne.n	800555c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8005558:	2301      	movs	r3, #1
 800555a:	e07e      	b.n	800565a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800555c:	4b42      	ldr	r3, [pc, #264]	; (8005668 <HAL_RCC_ClockConfig+0x1b4>)
 800555e:	689b      	ldr	r3, [r3, #8]
 8005560:	f023 0203 	bic.w	r2, r3, #3
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	685b      	ldr	r3, [r3, #4]
 8005568:	493f      	ldr	r1, [pc, #252]	; (8005668 <HAL_RCC_ClockConfig+0x1b4>)
 800556a:	4313      	orrs	r3, r2
 800556c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800556e:	f7fe f96b 	bl	8003848 <HAL_GetTick>
 8005572:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005574:	e00a      	b.n	800558c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005576:	f7fe f967 	bl	8003848 <HAL_GetTick>
 800557a:	4602      	mov	r2, r0
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	1ad3      	subs	r3, r2, r3
 8005580:	f241 3288 	movw	r2, #5000	; 0x1388
 8005584:	4293      	cmp	r3, r2
 8005586:	d901      	bls.n	800558c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8005588:	2303      	movs	r3, #3
 800558a:	e066      	b.n	800565a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800558c:	4b36      	ldr	r3, [pc, #216]	; (8005668 <HAL_RCC_ClockConfig+0x1b4>)
 800558e:	689b      	ldr	r3, [r3, #8]
 8005590:	f003 020c 	and.w	r2, r3, #12
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	009b      	lsls	r3, r3, #2
 800559a:	429a      	cmp	r2, r3
 800559c:	d1eb      	bne.n	8005576 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f003 0302 	and.w	r3, r3, #2
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d008      	beq.n	80055bc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055aa:	4b2f      	ldr	r3, [pc, #188]	; (8005668 <HAL_RCC_ClockConfig+0x1b4>)
 80055ac:	689b      	ldr	r3, [r3, #8]
 80055ae:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	689b      	ldr	r3, [r3, #8]
 80055b6:	492c      	ldr	r1, [pc, #176]	; (8005668 <HAL_RCC_ClockConfig+0x1b4>)
 80055b8:	4313      	orrs	r3, r2
 80055ba:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80055bc:	4b29      	ldr	r3, [pc, #164]	; (8005664 <HAL_RCC_ClockConfig+0x1b0>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f003 0307 	and.w	r3, r3, #7
 80055c4:	683a      	ldr	r2, [r7, #0]
 80055c6:	429a      	cmp	r2, r3
 80055c8:	d210      	bcs.n	80055ec <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055ca:	4b26      	ldr	r3, [pc, #152]	; (8005664 <HAL_RCC_ClockConfig+0x1b0>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f023 0207 	bic.w	r2, r3, #7
 80055d2:	4924      	ldr	r1, [pc, #144]	; (8005664 <HAL_RCC_ClockConfig+0x1b0>)
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	4313      	orrs	r3, r2
 80055d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80055da:	4b22      	ldr	r3, [pc, #136]	; (8005664 <HAL_RCC_ClockConfig+0x1b0>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f003 0307 	and.w	r3, r3, #7
 80055e2:	683a      	ldr	r2, [r7, #0]
 80055e4:	429a      	cmp	r2, r3
 80055e6:	d001      	beq.n	80055ec <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80055e8:	2301      	movs	r3, #1
 80055ea:	e036      	b.n	800565a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f003 0304 	and.w	r3, r3, #4
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d008      	beq.n	800560a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80055f8:	4b1b      	ldr	r3, [pc, #108]	; (8005668 <HAL_RCC_ClockConfig+0x1b4>)
 80055fa:	689b      	ldr	r3, [r3, #8]
 80055fc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	68db      	ldr	r3, [r3, #12]
 8005604:	4918      	ldr	r1, [pc, #96]	; (8005668 <HAL_RCC_ClockConfig+0x1b4>)
 8005606:	4313      	orrs	r3, r2
 8005608:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f003 0308 	and.w	r3, r3, #8
 8005612:	2b00      	cmp	r3, #0
 8005614:	d009      	beq.n	800562a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005616:	4b14      	ldr	r3, [pc, #80]	; (8005668 <HAL_RCC_ClockConfig+0x1b4>)
 8005618:	689b      	ldr	r3, [r3, #8]
 800561a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	691b      	ldr	r3, [r3, #16]
 8005622:	00db      	lsls	r3, r3, #3
 8005624:	4910      	ldr	r1, [pc, #64]	; (8005668 <HAL_RCC_ClockConfig+0x1b4>)
 8005626:	4313      	orrs	r3, r2
 8005628:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800562a:	f000 f825 	bl	8005678 <HAL_RCC_GetSysClockFreq>
 800562e:	4602      	mov	r2, r0
 8005630:	4b0d      	ldr	r3, [pc, #52]	; (8005668 <HAL_RCC_ClockConfig+0x1b4>)
 8005632:	689b      	ldr	r3, [r3, #8]
 8005634:	091b      	lsrs	r3, r3, #4
 8005636:	f003 030f 	and.w	r3, r3, #15
 800563a:	490c      	ldr	r1, [pc, #48]	; (800566c <HAL_RCC_ClockConfig+0x1b8>)
 800563c:	5ccb      	ldrb	r3, [r1, r3]
 800563e:	f003 031f 	and.w	r3, r3, #31
 8005642:	fa22 f303 	lsr.w	r3, r2, r3
 8005646:	4a0a      	ldr	r2, [pc, #40]	; (8005670 <HAL_RCC_ClockConfig+0x1bc>)
 8005648:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800564a:	4b0a      	ldr	r3, [pc, #40]	; (8005674 <HAL_RCC_ClockConfig+0x1c0>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4618      	mov	r0, r3
 8005650:	f7fe f8aa 	bl	80037a8 <HAL_InitTick>
 8005654:	4603      	mov	r3, r0
 8005656:	72fb      	strb	r3, [r7, #11]

  return status;
 8005658:	7afb      	ldrb	r3, [r7, #11]
}
 800565a:	4618      	mov	r0, r3
 800565c:	3710      	adds	r7, #16
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}
 8005662:	bf00      	nop
 8005664:	40022000 	.word	0x40022000
 8005668:	40021000 	.word	0x40021000
 800566c:	08014f14 	.word	0x08014f14
 8005670:	20001608 	.word	0x20001608
 8005674:	2000160c 	.word	0x2000160c

08005678 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005678:	b480      	push	{r7}
 800567a:	b089      	sub	sp, #36	; 0x24
 800567c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800567e:	2300      	movs	r3, #0
 8005680:	61fb      	str	r3, [r7, #28]
 8005682:	2300      	movs	r3, #0
 8005684:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005686:	4b3e      	ldr	r3, [pc, #248]	; (8005780 <HAL_RCC_GetSysClockFreq+0x108>)
 8005688:	689b      	ldr	r3, [r3, #8]
 800568a:	f003 030c 	and.w	r3, r3, #12
 800568e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005690:	4b3b      	ldr	r3, [pc, #236]	; (8005780 <HAL_RCC_GetSysClockFreq+0x108>)
 8005692:	68db      	ldr	r3, [r3, #12]
 8005694:	f003 0303 	and.w	r3, r3, #3
 8005698:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d005      	beq.n	80056ac <HAL_RCC_GetSysClockFreq+0x34>
 80056a0:	693b      	ldr	r3, [r7, #16]
 80056a2:	2b0c      	cmp	r3, #12
 80056a4:	d121      	bne.n	80056ea <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	d11e      	bne.n	80056ea <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80056ac:	4b34      	ldr	r3, [pc, #208]	; (8005780 <HAL_RCC_GetSysClockFreq+0x108>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f003 0308 	and.w	r3, r3, #8
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d107      	bne.n	80056c8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80056b8:	4b31      	ldr	r3, [pc, #196]	; (8005780 <HAL_RCC_GetSysClockFreq+0x108>)
 80056ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80056be:	0a1b      	lsrs	r3, r3, #8
 80056c0:	f003 030f 	and.w	r3, r3, #15
 80056c4:	61fb      	str	r3, [r7, #28]
 80056c6:	e005      	b.n	80056d4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80056c8:	4b2d      	ldr	r3, [pc, #180]	; (8005780 <HAL_RCC_GetSysClockFreq+0x108>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	091b      	lsrs	r3, r3, #4
 80056ce:	f003 030f 	and.w	r3, r3, #15
 80056d2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80056d4:	4a2b      	ldr	r2, [pc, #172]	; (8005784 <HAL_RCC_GetSysClockFreq+0x10c>)
 80056d6:	69fb      	ldr	r3, [r7, #28]
 80056d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056dc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d10d      	bne.n	8005700 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80056e4:	69fb      	ldr	r3, [r7, #28]
 80056e6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80056e8:	e00a      	b.n	8005700 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	2b04      	cmp	r3, #4
 80056ee:	d102      	bne.n	80056f6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80056f0:	4b25      	ldr	r3, [pc, #148]	; (8005788 <HAL_RCC_GetSysClockFreq+0x110>)
 80056f2:	61bb      	str	r3, [r7, #24]
 80056f4:	e004      	b.n	8005700 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80056f6:	693b      	ldr	r3, [r7, #16]
 80056f8:	2b08      	cmp	r3, #8
 80056fa:	d101      	bne.n	8005700 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80056fc:	4b23      	ldr	r3, [pc, #140]	; (800578c <HAL_RCC_GetSysClockFreq+0x114>)
 80056fe:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005700:	693b      	ldr	r3, [r7, #16]
 8005702:	2b0c      	cmp	r3, #12
 8005704:	d134      	bne.n	8005770 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005706:	4b1e      	ldr	r3, [pc, #120]	; (8005780 <HAL_RCC_GetSysClockFreq+0x108>)
 8005708:	68db      	ldr	r3, [r3, #12]
 800570a:	f003 0303 	and.w	r3, r3, #3
 800570e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	2b02      	cmp	r3, #2
 8005714:	d003      	beq.n	800571e <HAL_RCC_GetSysClockFreq+0xa6>
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	2b03      	cmp	r3, #3
 800571a:	d003      	beq.n	8005724 <HAL_RCC_GetSysClockFreq+0xac>
 800571c:	e005      	b.n	800572a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800571e:	4b1a      	ldr	r3, [pc, #104]	; (8005788 <HAL_RCC_GetSysClockFreq+0x110>)
 8005720:	617b      	str	r3, [r7, #20]
      break;
 8005722:	e005      	b.n	8005730 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005724:	4b19      	ldr	r3, [pc, #100]	; (800578c <HAL_RCC_GetSysClockFreq+0x114>)
 8005726:	617b      	str	r3, [r7, #20]
      break;
 8005728:	e002      	b.n	8005730 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800572a:	69fb      	ldr	r3, [r7, #28]
 800572c:	617b      	str	r3, [r7, #20]
      break;
 800572e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005730:	4b13      	ldr	r3, [pc, #76]	; (8005780 <HAL_RCC_GetSysClockFreq+0x108>)
 8005732:	68db      	ldr	r3, [r3, #12]
 8005734:	091b      	lsrs	r3, r3, #4
 8005736:	f003 0307 	and.w	r3, r3, #7
 800573a:	3301      	adds	r3, #1
 800573c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800573e:	4b10      	ldr	r3, [pc, #64]	; (8005780 <HAL_RCC_GetSysClockFreq+0x108>)
 8005740:	68db      	ldr	r3, [r3, #12]
 8005742:	0a1b      	lsrs	r3, r3, #8
 8005744:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005748:	697a      	ldr	r2, [r7, #20]
 800574a:	fb03 f202 	mul.w	r2, r3, r2
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	fbb2 f3f3 	udiv	r3, r2, r3
 8005754:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005756:	4b0a      	ldr	r3, [pc, #40]	; (8005780 <HAL_RCC_GetSysClockFreq+0x108>)
 8005758:	68db      	ldr	r3, [r3, #12]
 800575a:	0e5b      	lsrs	r3, r3, #25
 800575c:	f003 0303 	and.w	r3, r3, #3
 8005760:	3301      	adds	r3, #1
 8005762:	005b      	lsls	r3, r3, #1
 8005764:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005766:	697a      	ldr	r2, [r7, #20]
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	fbb2 f3f3 	udiv	r3, r2, r3
 800576e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005770:	69bb      	ldr	r3, [r7, #24]
}
 8005772:	4618      	mov	r0, r3
 8005774:	3724      	adds	r7, #36	; 0x24
 8005776:	46bd      	mov	sp, r7
 8005778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577c:	4770      	bx	lr
 800577e:	bf00      	nop
 8005780:	40021000 	.word	0x40021000
 8005784:	08014f2c 	.word	0x08014f2c
 8005788:	00f42400 	.word	0x00f42400
 800578c:	007a1200 	.word	0x007a1200

08005790 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005790:	b480      	push	{r7}
 8005792:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005794:	4b03      	ldr	r3, [pc, #12]	; (80057a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8005796:	681b      	ldr	r3, [r3, #0]
}
 8005798:	4618      	mov	r0, r3
 800579a:	46bd      	mov	sp, r7
 800579c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a0:	4770      	bx	lr
 80057a2:	bf00      	nop
 80057a4:	20001608 	.word	0x20001608

080057a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80057ac:	f7ff fff0 	bl	8005790 <HAL_RCC_GetHCLKFreq>
 80057b0:	4602      	mov	r2, r0
 80057b2:	4b06      	ldr	r3, [pc, #24]	; (80057cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80057b4:	689b      	ldr	r3, [r3, #8]
 80057b6:	0a1b      	lsrs	r3, r3, #8
 80057b8:	f003 0307 	and.w	r3, r3, #7
 80057bc:	4904      	ldr	r1, [pc, #16]	; (80057d0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80057be:	5ccb      	ldrb	r3, [r1, r3]
 80057c0:	f003 031f 	and.w	r3, r3, #31
 80057c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80057c8:	4618      	mov	r0, r3
 80057ca:	bd80      	pop	{r7, pc}
 80057cc:	40021000 	.word	0x40021000
 80057d0:	08014f24 	.word	0x08014f24

080057d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80057d8:	f7ff ffda 	bl	8005790 <HAL_RCC_GetHCLKFreq>
 80057dc:	4602      	mov	r2, r0
 80057de:	4b06      	ldr	r3, [pc, #24]	; (80057f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80057e0:	689b      	ldr	r3, [r3, #8]
 80057e2:	0adb      	lsrs	r3, r3, #11
 80057e4:	f003 0307 	and.w	r3, r3, #7
 80057e8:	4904      	ldr	r1, [pc, #16]	; (80057fc <HAL_RCC_GetPCLK2Freq+0x28>)
 80057ea:	5ccb      	ldrb	r3, [r1, r3]
 80057ec:	f003 031f 	and.w	r3, r3, #31
 80057f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	bd80      	pop	{r7, pc}
 80057f8:	40021000 	.word	0x40021000
 80057fc:	08014f24 	.word	0x08014f24

08005800 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b086      	sub	sp, #24
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005808:	2300      	movs	r3, #0
 800580a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800580c:	4b2a      	ldr	r3, [pc, #168]	; (80058b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800580e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005810:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005814:	2b00      	cmp	r3, #0
 8005816:	d003      	beq.n	8005820 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005818:	f7ff fa00 	bl	8004c1c <HAL_PWREx_GetVoltageRange>
 800581c:	6178      	str	r0, [r7, #20]
 800581e:	e014      	b.n	800584a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005820:	4b25      	ldr	r3, [pc, #148]	; (80058b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005822:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005824:	4a24      	ldr	r2, [pc, #144]	; (80058b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005826:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800582a:	6593      	str	r3, [r2, #88]	; 0x58
 800582c:	4b22      	ldr	r3, [pc, #136]	; (80058b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800582e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005830:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005834:	60fb      	str	r3, [r7, #12]
 8005836:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005838:	f7ff f9f0 	bl	8004c1c <HAL_PWREx_GetVoltageRange>
 800583c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800583e:	4b1e      	ldr	r3, [pc, #120]	; (80058b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005840:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005842:	4a1d      	ldr	r2, [pc, #116]	; (80058b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005844:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005848:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800584a:	697b      	ldr	r3, [r7, #20]
 800584c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005850:	d10b      	bne.n	800586a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2b80      	cmp	r3, #128	; 0x80
 8005856:	d919      	bls.n	800588c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2ba0      	cmp	r3, #160	; 0xa0
 800585c:	d902      	bls.n	8005864 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800585e:	2302      	movs	r3, #2
 8005860:	613b      	str	r3, [r7, #16]
 8005862:	e013      	b.n	800588c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005864:	2301      	movs	r3, #1
 8005866:	613b      	str	r3, [r7, #16]
 8005868:	e010      	b.n	800588c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2b80      	cmp	r3, #128	; 0x80
 800586e:	d902      	bls.n	8005876 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005870:	2303      	movs	r3, #3
 8005872:	613b      	str	r3, [r7, #16]
 8005874:	e00a      	b.n	800588c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2b80      	cmp	r3, #128	; 0x80
 800587a:	d102      	bne.n	8005882 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800587c:	2302      	movs	r3, #2
 800587e:	613b      	str	r3, [r7, #16]
 8005880:	e004      	b.n	800588c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2b70      	cmp	r3, #112	; 0x70
 8005886:	d101      	bne.n	800588c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005888:	2301      	movs	r3, #1
 800588a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800588c:	4b0b      	ldr	r3, [pc, #44]	; (80058bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f023 0207 	bic.w	r2, r3, #7
 8005894:	4909      	ldr	r1, [pc, #36]	; (80058bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005896:	693b      	ldr	r3, [r7, #16]
 8005898:	4313      	orrs	r3, r2
 800589a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800589c:	4b07      	ldr	r3, [pc, #28]	; (80058bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f003 0307 	and.w	r3, r3, #7
 80058a4:	693a      	ldr	r2, [r7, #16]
 80058a6:	429a      	cmp	r2, r3
 80058a8:	d001      	beq.n	80058ae <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80058aa:	2301      	movs	r3, #1
 80058ac:	e000      	b.n	80058b0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80058ae:	2300      	movs	r3, #0
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3718      	adds	r7, #24
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}
 80058b8:	40021000 	.word	0x40021000
 80058bc:	40022000 	.word	0x40022000

080058c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b086      	sub	sp, #24
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80058c8:	2300      	movs	r3, #0
 80058ca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80058cc:	2300      	movs	r3, #0
 80058ce:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d041      	beq.n	8005960 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80058e0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80058e4:	d02a      	beq.n	800593c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80058e6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80058ea:	d824      	bhi.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80058ec:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80058f0:	d008      	beq.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80058f2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80058f6:	d81e      	bhi.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d00a      	beq.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80058fc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005900:	d010      	beq.n	8005924 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005902:	e018      	b.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005904:	4b86      	ldr	r3, [pc, #536]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	4a85      	ldr	r2, [pc, #532]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800590a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800590e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005910:	e015      	b.n	800593e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	3304      	adds	r3, #4
 8005916:	2100      	movs	r1, #0
 8005918:	4618      	mov	r0, r3
 800591a:	f000 fabb 	bl	8005e94 <RCCEx_PLLSAI1_Config>
 800591e:	4603      	mov	r3, r0
 8005920:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005922:	e00c      	b.n	800593e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	3320      	adds	r3, #32
 8005928:	2100      	movs	r1, #0
 800592a:	4618      	mov	r0, r3
 800592c:	f000 fba6 	bl	800607c <RCCEx_PLLSAI2_Config>
 8005930:	4603      	mov	r3, r0
 8005932:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005934:	e003      	b.n	800593e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005936:	2301      	movs	r3, #1
 8005938:	74fb      	strb	r3, [r7, #19]
      break;
 800593a:	e000      	b.n	800593e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800593c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800593e:	7cfb      	ldrb	r3, [r7, #19]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d10b      	bne.n	800595c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005944:	4b76      	ldr	r3, [pc, #472]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005946:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800594a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005952:	4973      	ldr	r1, [pc, #460]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005954:	4313      	orrs	r3, r2
 8005956:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800595a:	e001      	b.n	8005960 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800595c:	7cfb      	ldrb	r3, [r7, #19]
 800595e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005968:	2b00      	cmp	r3, #0
 800596a:	d041      	beq.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005970:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005974:	d02a      	beq.n	80059cc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8005976:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800597a:	d824      	bhi.n	80059c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800597c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005980:	d008      	beq.n	8005994 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005982:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005986:	d81e      	bhi.n	80059c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005988:	2b00      	cmp	r3, #0
 800598a:	d00a      	beq.n	80059a2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800598c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005990:	d010      	beq.n	80059b4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005992:	e018      	b.n	80059c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005994:	4b62      	ldr	r3, [pc, #392]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005996:	68db      	ldr	r3, [r3, #12]
 8005998:	4a61      	ldr	r2, [pc, #388]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800599a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800599e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80059a0:	e015      	b.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	3304      	adds	r3, #4
 80059a6:	2100      	movs	r1, #0
 80059a8:	4618      	mov	r0, r3
 80059aa:	f000 fa73 	bl	8005e94 <RCCEx_PLLSAI1_Config>
 80059ae:	4603      	mov	r3, r0
 80059b0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80059b2:	e00c      	b.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	3320      	adds	r3, #32
 80059b8:	2100      	movs	r1, #0
 80059ba:	4618      	mov	r0, r3
 80059bc:	f000 fb5e 	bl	800607c <RCCEx_PLLSAI2_Config>
 80059c0:	4603      	mov	r3, r0
 80059c2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80059c4:	e003      	b.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80059c6:	2301      	movs	r3, #1
 80059c8:	74fb      	strb	r3, [r7, #19]
      break;
 80059ca:	e000      	b.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80059cc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80059ce:	7cfb      	ldrb	r3, [r7, #19]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d10b      	bne.n	80059ec <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80059d4:	4b52      	ldr	r3, [pc, #328]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059da:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80059e2:	494f      	ldr	r1, [pc, #316]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059e4:	4313      	orrs	r3, r2
 80059e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80059ea:	e001      	b.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059ec:	7cfb      	ldrb	r3, [r7, #19]
 80059ee:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	f000 80a0 	beq.w	8005b3e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80059fe:	2300      	movs	r3, #0
 8005a00:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005a02:	4b47      	ldr	r3, [pc, #284]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d101      	bne.n	8005a12 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8005a0e:	2301      	movs	r3, #1
 8005a10:	e000      	b.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8005a12:	2300      	movs	r3, #0
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d00d      	beq.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a18:	4b41      	ldr	r3, [pc, #260]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a1c:	4a40      	ldr	r2, [pc, #256]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a22:	6593      	str	r3, [r2, #88]	; 0x58
 8005a24:	4b3e      	ldr	r3, [pc, #248]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a2c:	60bb      	str	r3, [r7, #8]
 8005a2e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a30:	2301      	movs	r3, #1
 8005a32:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a34:	4b3b      	ldr	r3, [pc, #236]	; (8005b24 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a3a      	ldr	r2, [pc, #232]	; (8005b24 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005a3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a3e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005a40:	f7fd ff02 	bl	8003848 <HAL_GetTick>
 8005a44:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005a46:	e009      	b.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a48:	f7fd fefe 	bl	8003848 <HAL_GetTick>
 8005a4c:	4602      	mov	r2, r0
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	1ad3      	subs	r3, r2, r3
 8005a52:	2b02      	cmp	r3, #2
 8005a54:	d902      	bls.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8005a56:	2303      	movs	r3, #3
 8005a58:	74fb      	strb	r3, [r7, #19]
        break;
 8005a5a:	e005      	b.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005a5c:	4b31      	ldr	r3, [pc, #196]	; (8005b24 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d0ef      	beq.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8005a68:	7cfb      	ldrb	r3, [r7, #19]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d15c      	bne.n	8005b28 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005a6e:	4b2c      	ldr	r3, [pc, #176]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a74:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a78:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d01f      	beq.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a86:	697a      	ldr	r2, [r7, #20]
 8005a88:	429a      	cmp	r2, r3
 8005a8a:	d019      	beq.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005a8c:	4b24      	ldr	r3, [pc, #144]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a96:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005a98:	4b21      	ldr	r3, [pc, #132]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a9e:	4a20      	ldr	r2, [pc, #128]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005aa0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005aa4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005aa8:	4b1d      	ldr	r3, [pc, #116]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005aaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005aae:	4a1c      	ldr	r2, [pc, #112]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005ab0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ab4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005ab8:	4a19      	ldr	r2, [pc, #100]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	f003 0301 	and.w	r3, r3, #1
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d016      	beq.n	8005af8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005aca:	f7fd febd 	bl	8003848 <HAL_GetTick>
 8005ace:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005ad0:	e00b      	b.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ad2:	f7fd feb9 	bl	8003848 <HAL_GetTick>
 8005ad6:	4602      	mov	r2, r0
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	1ad3      	subs	r3, r2, r3
 8005adc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d902      	bls.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005ae4:	2303      	movs	r3, #3
 8005ae6:	74fb      	strb	r3, [r7, #19]
            break;
 8005ae8:	e006      	b.n	8005af8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005aea:	4b0d      	ldr	r3, [pc, #52]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005aec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005af0:	f003 0302 	and.w	r3, r3, #2
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d0ec      	beq.n	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005af8:	7cfb      	ldrb	r3, [r7, #19]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d10c      	bne.n	8005b18 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005afe:	4b08      	ldr	r3, [pc, #32]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005b00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b04:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b0e:	4904      	ldr	r1, [pc, #16]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005b10:	4313      	orrs	r3, r2
 8005b12:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005b16:	e009      	b.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005b18:	7cfb      	ldrb	r3, [r7, #19]
 8005b1a:	74bb      	strb	r3, [r7, #18]
 8005b1c:	e006      	b.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8005b1e:	bf00      	nop
 8005b20:	40021000 	.word	0x40021000
 8005b24:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b28:	7cfb      	ldrb	r3, [r7, #19]
 8005b2a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005b2c:	7c7b      	ldrb	r3, [r7, #17]
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d105      	bne.n	8005b3e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b32:	4b9e      	ldr	r3, [pc, #632]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b36:	4a9d      	ldr	r2, [pc, #628]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b3c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f003 0301 	and.w	r3, r3, #1
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d00a      	beq.n	8005b60 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005b4a:	4b98      	ldr	r3, [pc, #608]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b50:	f023 0203 	bic.w	r2, r3, #3
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b58:	4994      	ldr	r1, [pc, #592]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f003 0302 	and.w	r3, r3, #2
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d00a      	beq.n	8005b82 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005b6c:	4b8f      	ldr	r3, [pc, #572]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b72:	f023 020c 	bic.w	r2, r3, #12
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b7a:	498c      	ldr	r1, [pc, #560]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f003 0304 	and.w	r3, r3, #4
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d00a      	beq.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005b8e:	4b87      	ldr	r3, [pc, #540]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b94:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b9c:	4983      	ldr	r1, [pc, #524]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f003 0308 	and.w	r3, r3, #8
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d00a      	beq.n	8005bc6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005bb0:	4b7e      	ldr	r3, [pc, #504]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005bb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bb6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bbe:	497b      	ldr	r1, [pc, #492]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005bc0:	4313      	orrs	r3, r2
 8005bc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f003 0310 	and.w	r3, r3, #16
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d00a      	beq.n	8005be8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005bd2:	4b76      	ldr	r3, [pc, #472]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005bd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bd8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005be0:	4972      	ldr	r1, [pc, #456]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005be2:	4313      	orrs	r3, r2
 8005be4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f003 0320 	and.w	r3, r3, #32
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d00a      	beq.n	8005c0a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005bf4:	4b6d      	ldr	r3, [pc, #436]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005bf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bfa:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c02:	496a      	ldr	r1, [pc, #424]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c04:	4313      	orrs	r3, r2
 8005c06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d00a      	beq.n	8005c2c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005c16:	4b65      	ldr	r3, [pc, #404]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c1c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c24:	4961      	ldr	r1, [pc, #388]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c26:	4313      	orrs	r3, r2
 8005c28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d00a      	beq.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005c38:	4b5c      	ldr	r3, [pc, #368]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c3e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c46:	4959      	ldr	r1, [pc, #356]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c48:	4313      	orrs	r3, r2
 8005c4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d00a      	beq.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005c5a:	4b54      	ldr	r3, [pc, #336]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c60:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c68:	4950      	ldr	r1, [pc, #320]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d00a      	beq.n	8005c92 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005c7c:	4b4b      	ldr	r3, [pc, #300]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c82:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c8a:	4948      	ldr	r1, [pc, #288]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d00a      	beq.n	8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005c9e:	4b43      	ldr	r3, [pc, #268]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ca0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ca4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005cac:	493f      	ldr	r1, [pc, #252]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d028      	beq.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005cc0:	4b3a      	ldr	r3, [pc, #232]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005cc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cc6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005cce:	4937      	ldr	r1, [pc, #220]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005cda:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005cde:	d106      	bne.n	8005cee <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ce0:	4b32      	ldr	r3, [pc, #200]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ce2:	68db      	ldr	r3, [r3, #12]
 8005ce4:	4a31      	ldr	r2, [pc, #196]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ce6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005cea:	60d3      	str	r3, [r2, #12]
 8005cec:	e011      	b.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005cf2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005cf6:	d10c      	bne.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	3304      	adds	r3, #4
 8005cfc:	2101      	movs	r1, #1
 8005cfe:	4618      	mov	r0, r3
 8005d00:	f000 f8c8 	bl	8005e94 <RCCEx_PLLSAI1_Config>
 8005d04:	4603      	mov	r3, r0
 8005d06:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005d08:	7cfb      	ldrb	r3, [r7, #19]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d001      	beq.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005d0e:	7cfb      	ldrb	r3, [r7, #19]
 8005d10:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d028      	beq.n	8005d70 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005d1e:	4b23      	ldr	r3, [pc, #140]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d24:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d2c:	491f      	ldr	r1, [pc, #124]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d38:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005d3c:	d106      	bne.n	8005d4c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d3e:	4b1b      	ldr	r3, [pc, #108]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d40:	68db      	ldr	r3, [r3, #12]
 8005d42:	4a1a      	ldr	r2, [pc, #104]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d44:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005d48:	60d3      	str	r3, [r2, #12]
 8005d4a:	e011      	b.n	8005d70 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d50:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005d54:	d10c      	bne.n	8005d70 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	3304      	adds	r3, #4
 8005d5a:	2101      	movs	r1, #1
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	f000 f899 	bl	8005e94 <RCCEx_PLLSAI1_Config>
 8005d62:	4603      	mov	r3, r0
 8005d64:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005d66:	7cfb      	ldrb	r3, [r7, #19]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d001      	beq.n	8005d70 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005d6c:	7cfb      	ldrb	r3, [r7, #19]
 8005d6e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d02b      	beq.n	8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005d7c:	4b0b      	ldr	r3, [pc, #44]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d82:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d8a:	4908      	ldr	r1, [pc, #32]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d96:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005d9a:	d109      	bne.n	8005db0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d9c:	4b03      	ldr	r3, [pc, #12]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d9e:	68db      	ldr	r3, [r3, #12]
 8005da0:	4a02      	ldr	r2, [pc, #8]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005da2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005da6:	60d3      	str	r3, [r2, #12]
 8005da8:	e014      	b.n	8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005daa:	bf00      	nop
 8005dac:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005db4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005db8:	d10c      	bne.n	8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	3304      	adds	r3, #4
 8005dbe:	2101      	movs	r1, #1
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	f000 f867 	bl	8005e94 <RCCEx_PLLSAI1_Config>
 8005dc6:	4603      	mov	r3, r0
 8005dc8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005dca:	7cfb      	ldrb	r3, [r7, #19]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d001      	beq.n	8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005dd0:	7cfb      	ldrb	r3, [r7, #19]
 8005dd2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d02f      	beq.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005de0:	4b2b      	ldr	r3, [pc, #172]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005de2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005de6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005dee:	4928      	ldr	r1, [pc, #160]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005df0:	4313      	orrs	r3, r2
 8005df2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005dfa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005dfe:	d10d      	bne.n	8005e1c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	3304      	adds	r3, #4
 8005e04:	2102      	movs	r1, #2
 8005e06:	4618      	mov	r0, r3
 8005e08:	f000 f844 	bl	8005e94 <RCCEx_PLLSAI1_Config>
 8005e0c:	4603      	mov	r3, r0
 8005e0e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005e10:	7cfb      	ldrb	r3, [r7, #19]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d014      	beq.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005e16:	7cfb      	ldrb	r3, [r7, #19]
 8005e18:	74bb      	strb	r3, [r7, #18]
 8005e1a:	e011      	b.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005e20:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005e24:	d10c      	bne.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	3320      	adds	r3, #32
 8005e2a:	2102      	movs	r1, #2
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	f000 f925 	bl	800607c <RCCEx_PLLSAI2_Config>
 8005e32:	4603      	mov	r3, r0
 8005e34:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005e36:	7cfb      	ldrb	r3, [r7, #19]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d001      	beq.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005e3c:	7cfb      	ldrb	r3, [r7, #19]
 8005e3e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d00a      	beq.n	8005e62 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005e4c:	4b10      	ldr	r3, [pc, #64]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005e4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e52:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005e5a:	490d      	ldr	r1, [pc, #52]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d00b      	beq.n	8005e86 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005e6e:	4b08      	ldr	r3, [pc, #32]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005e70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e74:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005e7e:	4904      	ldr	r1, [pc, #16]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005e80:	4313      	orrs	r3, r2
 8005e82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005e86:	7cbb      	ldrb	r3, [r7, #18]
}
 8005e88:	4618      	mov	r0, r3
 8005e8a:	3718      	adds	r7, #24
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bd80      	pop	{r7, pc}
 8005e90:	40021000 	.word	0x40021000

08005e94 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b084      	sub	sp, #16
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
 8005e9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005ea2:	4b75      	ldr	r3, [pc, #468]	; (8006078 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ea4:	68db      	ldr	r3, [r3, #12]
 8005ea6:	f003 0303 	and.w	r3, r3, #3
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d018      	beq.n	8005ee0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005eae:	4b72      	ldr	r3, [pc, #456]	; (8006078 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005eb0:	68db      	ldr	r3, [r3, #12]
 8005eb2:	f003 0203 	and.w	r2, r3, #3
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	429a      	cmp	r2, r3
 8005ebc:	d10d      	bne.n	8005eda <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
       ||
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d009      	beq.n	8005eda <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005ec6:	4b6c      	ldr	r3, [pc, #432]	; (8006078 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ec8:	68db      	ldr	r3, [r3, #12]
 8005eca:	091b      	lsrs	r3, r3, #4
 8005ecc:	f003 0307 	and.w	r3, r3, #7
 8005ed0:	1c5a      	adds	r2, r3, #1
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	685b      	ldr	r3, [r3, #4]
       ||
 8005ed6:	429a      	cmp	r2, r3
 8005ed8:	d047      	beq.n	8005f6a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005eda:	2301      	movs	r3, #1
 8005edc:	73fb      	strb	r3, [r7, #15]
 8005ede:	e044      	b.n	8005f6a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	2b03      	cmp	r3, #3
 8005ee6:	d018      	beq.n	8005f1a <RCCEx_PLLSAI1_Config+0x86>
 8005ee8:	2b03      	cmp	r3, #3
 8005eea:	d825      	bhi.n	8005f38 <RCCEx_PLLSAI1_Config+0xa4>
 8005eec:	2b01      	cmp	r3, #1
 8005eee:	d002      	beq.n	8005ef6 <RCCEx_PLLSAI1_Config+0x62>
 8005ef0:	2b02      	cmp	r3, #2
 8005ef2:	d009      	beq.n	8005f08 <RCCEx_PLLSAI1_Config+0x74>
 8005ef4:	e020      	b.n	8005f38 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005ef6:	4b60      	ldr	r3, [pc, #384]	; (8006078 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f003 0302 	and.w	r3, r3, #2
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d11d      	bne.n	8005f3e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005f02:	2301      	movs	r3, #1
 8005f04:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f06:	e01a      	b.n	8005f3e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005f08:	4b5b      	ldr	r3, [pc, #364]	; (8006078 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d116      	bne.n	8005f42 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005f14:	2301      	movs	r3, #1
 8005f16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f18:	e013      	b.n	8005f42 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005f1a:	4b57      	ldr	r3, [pc, #348]	; (8006078 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d10f      	bne.n	8005f46 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005f26:	4b54      	ldr	r3, [pc, #336]	; (8006078 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d109      	bne.n	8005f46 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005f32:	2301      	movs	r3, #1
 8005f34:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005f36:	e006      	b.n	8005f46 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005f38:	2301      	movs	r3, #1
 8005f3a:	73fb      	strb	r3, [r7, #15]
      break;
 8005f3c:	e004      	b.n	8005f48 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005f3e:	bf00      	nop
 8005f40:	e002      	b.n	8005f48 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005f42:	bf00      	nop
 8005f44:	e000      	b.n	8005f48 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005f46:	bf00      	nop
    }

    if(status == HAL_OK)
 8005f48:	7bfb      	ldrb	r3, [r7, #15]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d10d      	bne.n	8005f6a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005f4e:	4b4a      	ldr	r3, [pc, #296]	; (8006078 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f50:	68db      	ldr	r3, [r3, #12]
 8005f52:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6819      	ldr	r1, [r3, #0]
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	3b01      	subs	r3, #1
 8005f60:	011b      	lsls	r3, r3, #4
 8005f62:	430b      	orrs	r3, r1
 8005f64:	4944      	ldr	r1, [pc, #272]	; (8006078 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f66:	4313      	orrs	r3, r2
 8005f68:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005f6a:	7bfb      	ldrb	r3, [r7, #15]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d17d      	bne.n	800606c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005f70:	4b41      	ldr	r3, [pc, #260]	; (8006078 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	4a40      	ldr	r2, [pc, #256]	; (8006078 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f76:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005f7a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f7c:	f7fd fc64 	bl	8003848 <HAL_GetTick>
 8005f80:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005f82:	e009      	b.n	8005f98 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005f84:	f7fd fc60 	bl	8003848 <HAL_GetTick>
 8005f88:	4602      	mov	r2, r0
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	1ad3      	subs	r3, r2, r3
 8005f8e:	2b02      	cmp	r3, #2
 8005f90:	d902      	bls.n	8005f98 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005f92:	2303      	movs	r3, #3
 8005f94:	73fb      	strb	r3, [r7, #15]
        break;
 8005f96:	e005      	b.n	8005fa4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005f98:	4b37      	ldr	r3, [pc, #220]	; (8006078 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d1ef      	bne.n	8005f84 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005fa4:	7bfb      	ldrb	r3, [r7, #15]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d160      	bne.n	800606c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d111      	bne.n	8005fd4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005fb0:	4b31      	ldr	r3, [pc, #196]	; (8006078 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005fb2:	691b      	ldr	r3, [r3, #16]
 8005fb4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005fb8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fbc:	687a      	ldr	r2, [r7, #4]
 8005fbe:	6892      	ldr	r2, [r2, #8]
 8005fc0:	0211      	lsls	r1, r2, #8
 8005fc2:	687a      	ldr	r2, [r7, #4]
 8005fc4:	68d2      	ldr	r2, [r2, #12]
 8005fc6:	0912      	lsrs	r2, r2, #4
 8005fc8:	0452      	lsls	r2, r2, #17
 8005fca:	430a      	orrs	r2, r1
 8005fcc:	492a      	ldr	r1, [pc, #168]	; (8006078 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	610b      	str	r3, [r1, #16]
 8005fd2:	e027      	b.n	8006024 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	2b01      	cmp	r3, #1
 8005fd8:	d112      	bne.n	8006000 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005fda:	4b27      	ldr	r3, [pc, #156]	; (8006078 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005fdc:	691b      	ldr	r3, [r3, #16]
 8005fde:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8005fe2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005fe6:	687a      	ldr	r2, [r7, #4]
 8005fe8:	6892      	ldr	r2, [r2, #8]
 8005fea:	0211      	lsls	r1, r2, #8
 8005fec:	687a      	ldr	r2, [r7, #4]
 8005fee:	6912      	ldr	r2, [r2, #16]
 8005ff0:	0852      	lsrs	r2, r2, #1
 8005ff2:	3a01      	subs	r2, #1
 8005ff4:	0552      	lsls	r2, r2, #21
 8005ff6:	430a      	orrs	r2, r1
 8005ff8:	491f      	ldr	r1, [pc, #124]	; (8006078 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	610b      	str	r3, [r1, #16]
 8005ffe:	e011      	b.n	8006024 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006000:	4b1d      	ldr	r3, [pc, #116]	; (8006078 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006002:	691b      	ldr	r3, [r3, #16]
 8006004:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006008:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800600c:	687a      	ldr	r2, [r7, #4]
 800600e:	6892      	ldr	r2, [r2, #8]
 8006010:	0211      	lsls	r1, r2, #8
 8006012:	687a      	ldr	r2, [r7, #4]
 8006014:	6952      	ldr	r2, [r2, #20]
 8006016:	0852      	lsrs	r2, r2, #1
 8006018:	3a01      	subs	r2, #1
 800601a:	0652      	lsls	r2, r2, #25
 800601c:	430a      	orrs	r2, r1
 800601e:	4916      	ldr	r1, [pc, #88]	; (8006078 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006020:	4313      	orrs	r3, r2
 8006022:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006024:	4b14      	ldr	r3, [pc, #80]	; (8006078 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a13      	ldr	r2, [pc, #76]	; (8006078 <RCCEx_PLLSAI1_Config+0x1e4>)
 800602a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800602e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006030:	f7fd fc0a 	bl	8003848 <HAL_GetTick>
 8006034:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006036:	e009      	b.n	800604c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006038:	f7fd fc06 	bl	8003848 <HAL_GetTick>
 800603c:	4602      	mov	r2, r0
 800603e:	68bb      	ldr	r3, [r7, #8]
 8006040:	1ad3      	subs	r3, r2, r3
 8006042:	2b02      	cmp	r3, #2
 8006044:	d902      	bls.n	800604c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8006046:	2303      	movs	r3, #3
 8006048:	73fb      	strb	r3, [r7, #15]
          break;
 800604a:	e005      	b.n	8006058 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800604c:	4b0a      	ldr	r3, [pc, #40]	; (8006078 <RCCEx_PLLSAI1_Config+0x1e4>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006054:	2b00      	cmp	r3, #0
 8006056:	d0ef      	beq.n	8006038 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8006058:	7bfb      	ldrb	r3, [r7, #15]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d106      	bne.n	800606c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800605e:	4b06      	ldr	r3, [pc, #24]	; (8006078 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006060:	691a      	ldr	r2, [r3, #16]
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	699b      	ldr	r3, [r3, #24]
 8006066:	4904      	ldr	r1, [pc, #16]	; (8006078 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006068:	4313      	orrs	r3, r2
 800606a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800606c:	7bfb      	ldrb	r3, [r7, #15]
}
 800606e:	4618      	mov	r0, r3
 8006070:	3710      	adds	r7, #16
 8006072:	46bd      	mov	sp, r7
 8006074:	bd80      	pop	{r7, pc}
 8006076:	bf00      	nop
 8006078:	40021000 	.word	0x40021000

0800607c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800607c:	b580      	push	{r7, lr}
 800607e:	b084      	sub	sp, #16
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
 8006084:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006086:	2300      	movs	r3, #0
 8006088:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800608a:	4b6a      	ldr	r3, [pc, #424]	; (8006234 <RCCEx_PLLSAI2_Config+0x1b8>)
 800608c:	68db      	ldr	r3, [r3, #12]
 800608e:	f003 0303 	and.w	r3, r3, #3
 8006092:	2b00      	cmp	r3, #0
 8006094:	d018      	beq.n	80060c8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006096:	4b67      	ldr	r3, [pc, #412]	; (8006234 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006098:	68db      	ldr	r3, [r3, #12]
 800609a:	f003 0203 	and.w	r2, r3, #3
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	429a      	cmp	r2, r3
 80060a4:	d10d      	bne.n	80060c2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
       ||
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d009      	beq.n	80060c2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80060ae:	4b61      	ldr	r3, [pc, #388]	; (8006234 <RCCEx_PLLSAI2_Config+0x1b8>)
 80060b0:	68db      	ldr	r3, [r3, #12]
 80060b2:	091b      	lsrs	r3, r3, #4
 80060b4:	f003 0307 	and.w	r3, r3, #7
 80060b8:	1c5a      	adds	r2, r3, #1
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	685b      	ldr	r3, [r3, #4]
       ||
 80060be:	429a      	cmp	r2, r3
 80060c0:	d047      	beq.n	8006152 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80060c2:	2301      	movs	r3, #1
 80060c4:	73fb      	strb	r3, [r7, #15]
 80060c6:	e044      	b.n	8006152 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	2b03      	cmp	r3, #3
 80060ce:	d018      	beq.n	8006102 <RCCEx_PLLSAI2_Config+0x86>
 80060d0:	2b03      	cmp	r3, #3
 80060d2:	d825      	bhi.n	8006120 <RCCEx_PLLSAI2_Config+0xa4>
 80060d4:	2b01      	cmp	r3, #1
 80060d6:	d002      	beq.n	80060de <RCCEx_PLLSAI2_Config+0x62>
 80060d8:	2b02      	cmp	r3, #2
 80060da:	d009      	beq.n	80060f0 <RCCEx_PLLSAI2_Config+0x74>
 80060dc:	e020      	b.n	8006120 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80060de:	4b55      	ldr	r3, [pc, #340]	; (8006234 <RCCEx_PLLSAI2_Config+0x1b8>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f003 0302 	and.w	r3, r3, #2
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d11d      	bne.n	8006126 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80060ea:	2301      	movs	r3, #1
 80060ec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80060ee:	e01a      	b.n	8006126 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80060f0:	4b50      	ldr	r3, [pc, #320]	; (8006234 <RCCEx_PLLSAI2_Config+0x1b8>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d116      	bne.n	800612a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80060fc:	2301      	movs	r3, #1
 80060fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006100:	e013      	b.n	800612a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006102:	4b4c      	ldr	r3, [pc, #304]	; (8006234 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800610a:	2b00      	cmp	r3, #0
 800610c:	d10f      	bne.n	800612e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800610e:	4b49      	ldr	r3, [pc, #292]	; (8006234 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006116:	2b00      	cmp	r3, #0
 8006118:	d109      	bne.n	800612e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800611a:	2301      	movs	r3, #1
 800611c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800611e:	e006      	b.n	800612e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006120:	2301      	movs	r3, #1
 8006122:	73fb      	strb	r3, [r7, #15]
      break;
 8006124:	e004      	b.n	8006130 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006126:	bf00      	nop
 8006128:	e002      	b.n	8006130 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800612a:	bf00      	nop
 800612c:	e000      	b.n	8006130 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800612e:	bf00      	nop
    }

    if(status == HAL_OK)
 8006130:	7bfb      	ldrb	r3, [r7, #15]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d10d      	bne.n	8006152 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006136:	4b3f      	ldr	r3, [pc, #252]	; (8006234 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006138:	68db      	ldr	r3, [r3, #12]
 800613a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6819      	ldr	r1, [r3, #0]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	685b      	ldr	r3, [r3, #4]
 8006146:	3b01      	subs	r3, #1
 8006148:	011b      	lsls	r3, r3, #4
 800614a:	430b      	orrs	r3, r1
 800614c:	4939      	ldr	r1, [pc, #228]	; (8006234 <RCCEx_PLLSAI2_Config+0x1b8>)
 800614e:	4313      	orrs	r3, r2
 8006150:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006152:	7bfb      	ldrb	r3, [r7, #15]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d167      	bne.n	8006228 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006158:	4b36      	ldr	r3, [pc, #216]	; (8006234 <RCCEx_PLLSAI2_Config+0x1b8>)
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4a35      	ldr	r2, [pc, #212]	; (8006234 <RCCEx_PLLSAI2_Config+0x1b8>)
 800615e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006162:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006164:	f7fd fb70 	bl	8003848 <HAL_GetTick>
 8006168:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800616a:	e009      	b.n	8006180 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800616c:	f7fd fb6c 	bl	8003848 <HAL_GetTick>
 8006170:	4602      	mov	r2, r0
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	1ad3      	subs	r3, r2, r3
 8006176:	2b02      	cmp	r3, #2
 8006178:	d902      	bls.n	8006180 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800617a:	2303      	movs	r3, #3
 800617c:	73fb      	strb	r3, [r7, #15]
        break;
 800617e:	e005      	b.n	800618c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006180:	4b2c      	ldr	r3, [pc, #176]	; (8006234 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006188:	2b00      	cmp	r3, #0
 800618a:	d1ef      	bne.n	800616c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800618c:	7bfb      	ldrb	r3, [r7, #15]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d14a      	bne.n	8006228 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d111      	bne.n	80061bc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006198:	4b26      	ldr	r3, [pc, #152]	; (8006234 <RCCEx_PLLSAI2_Config+0x1b8>)
 800619a:	695b      	ldr	r3, [r3, #20]
 800619c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80061a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80061a4:	687a      	ldr	r2, [r7, #4]
 80061a6:	6892      	ldr	r2, [r2, #8]
 80061a8:	0211      	lsls	r1, r2, #8
 80061aa:	687a      	ldr	r2, [r7, #4]
 80061ac:	68d2      	ldr	r2, [r2, #12]
 80061ae:	0912      	lsrs	r2, r2, #4
 80061b0:	0452      	lsls	r2, r2, #17
 80061b2:	430a      	orrs	r2, r1
 80061b4:	491f      	ldr	r1, [pc, #124]	; (8006234 <RCCEx_PLLSAI2_Config+0x1b8>)
 80061b6:	4313      	orrs	r3, r2
 80061b8:	614b      	str	r3, [r1, #20]
 80061ba:	e011      	b.n	80061e0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80061bc:	4b1d      	ldr	r3, [pc, #116]	; (8006234 <RCCEx_PLLSAI2_Config+0x1b8>)
 80061be:	695b      	ldr	r3, [r3, #20]
 80061c0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80061c4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80061c8:	687a      	ldr	r2, [r7, #4]
 80061ca:	6892      	ldr	r2, [r2, #8]
 80061cc:	0211      	lsls	r1, r2, #8
 80061ce:	687a      	ldr	r2, [r7, #4]
 80061d0:	6912      	ldr	r2, [r2, #16]
 80061d2:	0852      	lsrs	r2, r2, #1
 80061d4:	3a01      	subs	r2, #1
 80061d6:	0652      	lsls	r2, r2, #25
 80061d8:	430a      	orrs	r2, r1
 80061da:	4916      	ldr	r1, [pc, #88]	; (8006234 <RCCEx_PLLSAI2_Config+0x1b8>)
 80061dc:	4313      	orrs	r3, r2
 80061de:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80061e0:	4b14      	ldr	r3, [pc, #80]	; (8006234 <RCCEx_PLLSAI2_Config+0x1b8>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	4a13      	ldr	r2, [pc, #76]	; (8006234 <RCCEx_PLLSAI2_Config+0x1b8>)
 80061e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80061ea:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061ec:	f7fd fb2c 	bl	8003848 <HAL_GetTick>
 80061f0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80061f2:	e009      	b.n	8006208 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80061f4:	f7fd fb28 	bl	8003848 <HAL_GetTick>
 80061f8:	4602      	mov	r2, r0
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	1ad3      	subs	r3, r2, r3
 80061fe:	2b02      	cmp	r3, #2
 8006200:	d902      	bls.n	8006208 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8006202:	2303      	movs	r3, #3
 8006204:	73fb      	strb	r3, [r7, #15]
          break;
 8006206:	e005      	b.n	8006214 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006208:	4b0a      	ldr	r3, [pc, #40]	; (8006234 <RCCEx_PLLSAI2_Config+0x1b8>)
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006210:	2b00      	cmp	r3, #0
 8006212:	d0ef      	beq.n	80061f4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8006214:	7bfb      	ldrb	r3, [r7, #15]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d106      	bne.n	8006228 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800621a:	4b06      	ldr	r3, [pc, #24]	; (8006234 <RCCEx_PLLSAI2_Config+0x1b8>)
 800621c:	695a      	ldr	r2, [r3, #20]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	695b      	ldr	r3, [r3, #20]
 8006222:	4904      	ldr	r1, [pc, #16]	; (8006234 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006224:	4313      	orrs	r3, r2
 8006226:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006228:	7bfb      	ldrb	r3, [r7, #15]
}
 800622a:	4618      	mov	r0, r3
 800622c:	3710      	adds	r7, #16
 800622e:	46bd      	mov	sp, r7
 8006230:	bd80      	pop	{r7, pc}
 8006232:	bf00      	nop
 8006234:	40021000 	.word	0x40021000

08006238 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b084      	sub	sp, #16
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006240:	2301      	movs	r3, #1
 8006242:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d06c      	beq.n	8006324 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006250:	b2db      	uxtb	r3, r3
 8006252:	2b00      	cmp	r3, #0
 8006254:	d106      	bne.n	8006264 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	2200      	movs	r2, #0
 800625a:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800625e:	6878      	ldr	r0, [r7, #4]
 8006260:	f7fd f8ce 	bl	8003400 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2202      	movs	r2, #2
 8006268:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	22ca      	movs	r2, #202	; 0xca
 8006272:	625a      	str	r2, [r3, #36]	; 0x24
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	2253      	movs	r2, #83	; 0x53
 800627a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800627c:	6878      	ldr	r0, [r7, #4]
 800627e:	f000 f9a0 	bl	80065c2 <RTC_EnterInitMode>
 8006282:	4603      	mov	r3, r0
 8006284:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8006286:	7bfb      	ldrb	r3, [r7, #15]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d14b      	bne.n	8006324 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	689b      	ldr	r3, [r3, #8]
 8006292:	687a      	ldr	r2, [r7, #4]
 8006294:	6812      	ldr	r2, [r2, #0]
 8006296:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800629a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800629e:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	6899      	ldr	r1, [r3, #8]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	685a      	ldr	r2, [r3, #4]
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	691b      	ldr	r3, [r3, #16]
 80062ae:	431a      	orrs	r2, r3
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	699b      	ldr	r3, [r3, #24]
 80062b4:	431a      	orrs	r2, r3
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	430a      	orrs	r2, r1
 80062bc:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	687a      	ldr	r2, [r7, #4]
 80062c4:	68d2      	ldr	r2, [r2, #12]
 80062c6:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	6919      	ldr	r1, [r3, #16]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	689b      	ldr	r3, [r3, #8]
 80062d2:	041a      	lsls	r2, r3, #16
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	430a      	orrs	r2, r1
 80062da:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80062dc:	6878      	ldr	r0, [r7, #4]
 80062de:	f000 f9a3 	bl	8006628 <RTC_ExitInitMode>
 80062e2:	4603      	mov	r3, r0
 80062e4:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80062e6:	7bfb      	ldrb	r3, [r7, #15]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d11b      	bne.n	8006324 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f022 0203 	bic.w	r2, r2, #3
 80062fa:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	69da      	ldr	r2, [r3, #28]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	695b      	ldr	r3, [r3, #20]
 800630a:	431a      	orrs	r2, r3
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	430a      	orrs	r2, r1
 8006312:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	22ff      	movs	r2, #255	; 0xff
 800631a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_READY;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2201      	movs	r2, #1
 8006320:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 8006324:	7bfb      	ldrb	r3, [r7, #15]
}
 8006326:	4618      	mov	r0, r3
 8006328:	3710      	adds	r7, #16
 800632a:	46bd      	mov	sp, r7
 800632c:	bd80      	pop	{r7, pc}

0800632e <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800632e:	b590      	push	{r4, r7, lr}
 8006330:	b087      	sub	sp, #28
 8006332:	af00      	add	r7, sp, #0
 8006334:	60f8      	str	r0, [r7, #12]
 8006336:	60b9      	str	r1, [r7, #8]
 8006338:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006340:	2b01      	cmp	r3, #1
 8006342:	d101      	bne.n	8006348 <HAL_RTC_SetTime+0x1a>
 8006344:	2302      	movs	r3, #2
 8006346:	e08b      	b.n	8006460 <HAL_RTC_SetTime+0x132>
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	2201      	movs	r2, #1
 800634c:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	2202      	movs	r2, #2
 8006354:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	22ca      	movs	r2, #202	; 0xca
 800635e:	625a      	str	r2, [r3, #36]	; 0x24
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	2253      	movs	r2, #83	; 0x53
 8006366:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006368:	68f8      	ldr	r0, [r7, #12]
 800636a:	f000 f92a 	bl	80065c2 <RTC_EnterInitMode>
 800636e:	4603      	mov	r3, r0
 8006370:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8006372:	7cfb      	ldrb	r3, [r7, #19]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d163      	bne.n	8006440 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d126      	bne.n	80063cc <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	689b      	ldr	r3, [r3, #8]
 8006384:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006388:	2b00      	cmp	r3, #0
 800638a:	d102      	bne.n	8006392 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	2200      	movs	r2, #0
 8006390:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	781b      	ldrb	r3, [r3, #0]
 8006396:	4618      	mov	r0, r3
 8006398:	f000 f984 	bl	80066a4 <RTC_ByteToBcd2>
 800639c:	4603      	mov	r3, r0
 800639e:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	785b      	ldrb	r3, [r3, #1]
 80063a4:	4618      	mov	r0, r3
 80063a6:	f000 f97d 	bl	80066a4 <RTC_ByteToBcd2>
 80063aa:	4603      	mov	r3, r0
 80063ac:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80063ae:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80063b0:	68bb      	ldr	r3, [r7, #8]
 80063b2:	789b      	ldrb	r3, [r3, #2]
 80063b4:	4618      	mov	r0, r3
 80063b6:	f000 f975 	bl	80066a4 <RTC_ByteToBcd2>
 80063ba:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80063bc:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80063c0:	68bb      	ldr	r3, [r7, #8]
 80063c2:	78db      	ldrb	r3, [r3, #3]
 80063c4:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80063c6:	4313      	orrs	r3, r2
 80063c8:	617b      	str	r3, [r7, #20]
 80063ca:	e018      	b.n	80063fe <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	689b      	ldr	r3, [r3, #8]
 80063d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d102      	bne.n	80063e0 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	2200      	movs	r2, #0
 80063de:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	781b      	ldrb	r3, [r3, #0]
 80063e4:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80063e6:	68bb      	ldr	r3, [r7, #8]
 80063e8:	785b      	ldrb	r3, [r3, #1]
 80063ea:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80063ec:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80063ee:	68ba      	ldr	r2, [r7, #8]
 80063f0:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80063f2:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	78db      	ldrb	r3, [r3, #3]
 80063f8:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80063fa:	4313      	orrs	r3, r2
 80063fc:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681a      	ldr	r2, [r3, #0]
 8006402:	697b      	ldr	r3, [r7, #20]
 8006404:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006408:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800640c:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	689a      	ldr	r2, [r3, #8]
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800641c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	6899      	ldr	r1, [r3, #8]
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	68da      	ldr	r2, [r3, #12]
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	691b      	ldr	r3, [r3, #16]
 800642c:	431a      	orrs	r2, r3
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	430a      	orrs	r2, r1
 8006434:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006436:	68f8      	ldr	r0, [r7, #12]
 8006438:	f000 f8f6 	bl	8006628 <RTC_ExitInitMode>
 800643c:	4603      	mov	r3, r0
 800643e:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	22ff      	movs	r2, #255	; 0xff
 8006446:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8006448:	7cfb      	ldrb	r3, [r7, #19]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d103      	bne.n	8006456 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	2201      	movs	r2, #1
 8006452:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	2200      	movs	r2, #0
 800645a:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800645e:	7cfb      	ldrb	r3, [r7, #19]
}
 8006460:	4618      	mov	r0, r3
 8006462:	371c      	adds	r7, #28
 8006464:	46bd      	mov	sp, r7
 8006466:	bd90      	pop	{r4, r7, pc}

08006468 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006468:	b590      	push	{r4, r7, lr}
 800646a:	b087      	sub	sp, #28
 800646c:	af00      	add	r7, sp, #0
 800646e:	60f8      	str	r0, [r7, #12]
 8006470:	60b9      	str	r1, [r7, #8]
 8006472:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	f893 3020 	ldrb.w	r3, [r3, #32]
 800647a:	2b01      	cmp	r3, #1
 800647c:	d101      	bne.n	8006482 <HAL_RTC_SetDate+0x1a>
 800647e:	2302      	movs	r3, #2
 8006480:	e075      	b.n	800656e <HAL_RTC_SetDate+0x106>
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	2201      	movs	r2, #1
 8006486:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	2202      	movs	r2, #2
 800648e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d10e      	bne.n	80064b6 <HAL_RTC_SetDate+0x4e>
 8006498:	68bb      	ldr	r3, [r7, #8]
 800649a:	785b      	ldrb	r3, [r3, #1]
 800649c:	f003 0310 	and.w	r3, r3, #16
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d008      	beq.n	80064b6 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80064a4:	68bb      	ldr	r3, [r7, #8]
 80064a6:	785b      	ldrb	r3, [r3, #1]
 80064a8:	f023 0310 	bic.w	r3, r3, #16
 80064ac:	b2db      	uxtb	r3, r3
 80064ae:	330a      	adds	r3, #10
 80064b0:	b2da      	uxtb	r2, r3
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d11c      	bne.n	80064f6 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	78db      	ldrb	r3, [r3, #3]
 80064c0:	4618      	mov	r0, r3
 80064c2:	f000 f8ef 	bl	80066a4 <RTC_ByteToBcd2>
 80064c6:	4603      	mov	r3, r0
 80064c8:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80064ca:	68bb      	ldr	r3, [r7, #8]
 80064cc:	785b      	ldrb	r3, [r3, #1]
 80064ce:	4618      	mov	r0, r3
 80064d0:	f000 f8e8 	bl	80066a4 <RTC_ByteToBcd2>
 80064d4:	4603      	mov	r3, r0
 80064d6:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80064d8:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 80064da:	68bb      	ldr	r3, [r7, #8]
 80064dc:	789b      	ldrb	r3, [r3, #2]
 80064de:	4618      	mov	r0, r3
 80064e0:	f000 f8e0 	bl	80066a4 <RTC_ByteToBcd2>
 80064e4:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80064e6:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 80064ea:	68bb      	ldr	r3, [r7, #8]
 80064ec:	781b      	ldrb	r3, [r3, #0]
 80064ee:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80064f0:	4313      	orrs	r3, r2
 80064f2:	617b      	str	r3, [r7, #20]
 80064f4:	e00e      	b.n	8006514 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80064f6:	68bb      	ldr	r3, [r7, #8]
 80064f8:	78db      	ldrb	r3, [r3, #3]
 80064fa:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	785b      	ldrb	r3, [r3, #1]
 8006500:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8006502:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8006504:	68ba      	ldr	r2, [r7, #8]
 8006506:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8006508:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800650a:	68bb      	ldr	r3, [r7, #8]
 800650c:	781b      	ldrb	r3, [r3, #0]
 800650e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8006510:	4313      	orrs	r3, r2
 8006512:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	22ca      	movs	r2, #202	; 0xca
 800651a:	625a      	str	r2, [r3, #36]	; 0x24
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	2253      	movs	r2, #83	; 0x53
 8006522:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006524:	68f8      	ldr	r0, [r7, #12]
 8006526:	f000 f84c 	bl	80065c2 <RTC_EnterInitMode>
 800652a:	4603      	mov	r3, r0
 800652c:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800652e:	7cfb      	ldrb	r3, [r7, #19]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d10c      	bne.n	800654e <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681a      	ldr	r2, [r3, #0]
 8006538:	697b      	ldr	r3, [r7, #20]
 800653a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800653e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006542:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006544:	68f8      	ldr	r0, [r7, #12]
 8006546:	f000 f86f 	bl	8006628 <RTC_ExitInitMode>
 800654a:	4603      	mov	r3, r0
 800654c:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	22ff      	movs	r2, #255	; 0xff
 8006554:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8006556:	7cfb      	ldrb	r3, [r7, #19]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d103      	bne.n	8006564 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	2201      	movs	r2, #1
 8006560:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	2200      	movs	r2, #0
 8006568:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800656c:	7cfb      	ldrb	r3, [r7, #19]
}
 800656e:	4618      	mov	r0, r3
 8006570:	371c      	adds	r7, #28
 8006572:	46bd      	mov	sp, r7
 8006574:	bd90      	pop	{r4, r7, pc}

08006576 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006576:	b580      	push	{r7, lr}
 8006578:	b084      	sub	sp, #16
 800657a:	af00      	add	r7, sp, #0
 800657c:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	68da      	ldr	r2, [r3, #12]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800658c:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 800658e:	f7fd f95b 	bl	8003848 <HAL_GetTick>
 8006592:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006594:	e009      	b.n	80065aa <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006596:	f7fd f957 	bl	8003848 <HAL_GetTick>
 800659a:	4602      	mov	r2, r0
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	1ad3      	subs	r3, r2, r3
 80065a0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80065a4:	d901      	bls.n	80065aa <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80065a6:	2303      	movs	r3, #3
 80065a8:	e007      	b.n	80065ba <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	68db      	ldr	r3, [r3, #12]
 80065b0:	f003 0320 	and.w	r3, r3, #32
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d0ee      	beq.n	8006596 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 80065b8:	2300      	movs	r3, #0
}
 80065ba:	4618      	mov	r0, r3
 80065bc:	3710      	adds	r7, #16
 80065be:	46bd      	mov	sp, r7
 80065c0:	bd80      	pop	{r7, pc}

080065c2 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80065c2:	b580      	push	{r7, lr}
 80065c4:	b084      	sub	sp, #16
 80065c6:	af00      	add	r7, sp, #0
 80065c8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80065ca:	2300      	movs	r3, #0
 80065cc:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	68db      	ldr	r3, [r3, #12]
 80065d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d120      	bne.n	800661e <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f04f 32ff 	mov.w	r2, #4294967295
 80065e4:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80065e6:	f7fd f92f 	bl	8003848 <HAL_GetTick>
 80065ea:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80065ec:	e00d      	b.n	800660a <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80065ee:	f7fd f92b 	bl	8003848 <HAL_GetTick>
 80065f2:	4602      	mov	r2, r0
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	1ad3      	subs	r3, r2, r3
 80065f8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80065fc:	d905      	bls.n	800660a <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80065fe:	2303      	movs	r3, #3
 8006600:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2203      	movs	r2, #3
 8006606:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	68db      	ldr	r3, [r3, #12]
 8006610:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006614:	2b00      	cmp	r3, #0
 8006616:	d102      	bne.n	800661e <RTC_EnterInitMode+0x5c>
 8006618:	7bfb      	ldrb	r3, [r7, #15]
 800661a:	2b03      	cmp	r3, #3
 800661c:	d1e7      	bne.n	80065ee <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 800661e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006620:	4618      	mov	r0, r3
 8006622:	3710      	adds	r7, #16
 8006624:	46bd      	mov	sp, r7
 8006626:	bd80      	pop	{r7, pc}

08006628 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b084      	sub	sp, #16
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006630:	2300      	movs	r3, #0
 8006632:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8006634:	4b1a      	ldr	r3, [pc, #104]	; (80066a0 <RTC_ExitInitMode+0x78>)
 8006636:	68db      	ldr	r3, [r3, #12]
 8006638:	4a19      	ldr	r2, [pc, #100]	; (80066a0 <RTC_ExitInitMode+0x78>)
 800663a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800663e:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8006640:	4b17      	ldr	r3, [pc, #92]	; (80066a0 <RTC_ExitInitMode+0x78>)
 8006642:	689b      	ldr	r3, [r3, #8]
 8006644:	f003 0320 	and.w	r3, r3, #32
 8006648:	2b00      	cmp	r3, #0
 800664a:	d10c      	bne.n	8006666 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800664c:	6878      	ldr	r0, [r7, #4]
 800664e:	f7ff ff92 	bl	8006576 <HAL_RTC_WaitForSynchro>
 8006652:	4603      	mov	r3, r0
 8006654:	2b00      	cmp	r3, #0
 8006656:	d01e      	beq.n	8006696 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2203      	movs	r2, #3
 800665c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8006660:	2303      	movs	r3, #3
 8006662:	73fb      	strb	r3, [r7, #15]
 8006664:	e017      	b.n	8006696 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006666:	4b0e      	ldr	r3, [pc, #56]	; (80066a0 <RTC_ExitInitMode+0x78>)
 8006668:	689b      	ldr	r3, [r3, #8]
 800666a:	4a0d      	ldr	r2, [pc, #52]	; (80066a0 <RTC_ExitInitMode+0x78>)
 800666c:	f023 0320 	bic.w	r3, r3, #32
 8006670:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006672:	6878      	ldr	r0, [r7, #4]
 8006674:	f7ff ff7f 	bl	8006576 <HAL_RTC_WaitForSynchro>
 8006678:	4603      	mov	r3, r0
 800667a:	2b00      	cmp	r3, #0
 800667c:	d005      	beq.n	800668a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2203      	movs	r2, #3
 8006682:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8006686:	2303      	movs	r3, #3
 8006688:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800668a:	4b05      	ldr	r3, [pc, #20]	; (80066a0 <RTC_ExitInitMode+0x78>)
 800668c:	689b      	ldr	r3, [r3, #8]
 800668e:	4a04      	ldr	r2, [pc, #16]	; (80066a0 <RTC_ExitInitMode+0x78>)
 8006690:	f043 0320 	orr.w	r3, r3, #32
 8006694:	6093      	str	r3, [r2, #8]
  }

  return status;
 8006696:	7bfb      	ldrb	r3, [r7, #15]
}
 8006698:	4618      	mov	r0, r3
 800669a:	3710      	adds	r7, #16
 800669c:	46bd      	mov	sp, r7
 800669e:	bd80      	pop	{r7, pc}
 80066a0:	40002800 	.word	0x40002800

080066a4 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80066a4:	b480      	push	{r7}
 80066a6:	b085      	sub	sp, #20
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	4603      	mov	r3, r0
 80066ac:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80066ae:	2300      	movs	r3, #0
 80066b0:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 80066b2:	79fb      	ldrb	r3, [r7, #7]
 80066b4:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 80066b6:	e005      	b.n	80066c4 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	3301      	adds	r3, #1
 80066bc:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 80066be:	7afb      	ldrb	r3, [r7, #11]
 80066c0:	3b0a      	subs	r3, #10
 80066c2:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 80066c4:	7afb      	ldrb	r3, [r7, #11]
 80066c6:	2b09      	cmp	r3, #9
 80066c8:	d8f6      	bhi.n	80066b8 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	b2db      	uxtb	r3, r3
 80066ce:	011b      	lsls	r3, r3, #4
 80066d0:	b2da      	uxtb	r2, r3
 80066d2:	7afb      	ldrb	r3, [r7, #11]
 80066d4:	4313      	orrs	r3, r2
 80066d6:	b2db      	uxtb	r3, r3
}
 80066d8:	4618      	mov	r0, r3
 80066da:	3714      	adds	r7, #20
 80066dc:	46bd      	mov	sp, r7
 80066de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e2:	4770      	bx	lr

080066e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b084      	sub	sp, #16
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d101      	bne.n	80066f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80066f2:	2301      	movs	r3, #1
 80066f4:	e095      	b.n	8006822 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d108      	bne.n	8006710 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	685b      	ldr	r3, [r3, #4]
 8006702:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006706:	d009      	beq.n	800671c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2200      	movs	r2, #0
 800670c:	61da      	str	r2, [r3, #28]
 800670e:	e005      	b.n	800671c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2200      	movs	r2, #0
 8006714:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2200      	movs	r2, #0
 800671a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2200      	movs	r2, #0
 8006720:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006728:	b2db      	uxtb	r3, r3
 800672a:	2b00      	cmp	r3, #0
 800672c:	d106      	bne.n	800673c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2200      	movs	r2, #0
 8006732:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f7fc fe94 	bl	8003464 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2202      	movs	r2, #2
 8006740:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	681a      	ldr	r2, [r3, #0]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006752:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	68db      	ldr	r3, [r3, #12]
 8006758:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800675c:	d902      	bls.n	8006764 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800675e:	2300      	movs	r3, #0
 8006760:	60fb      	str	r3, [r7, #12]
 8006762:	e002      	b.n	800676a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006764:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006768:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	68db      	ldr	r3, [r3, #12]
 800676e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006772:	d007      	beq.n	8006784 <HAL_SPI_Init+0xa0>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	68db      	ldr	r3, [r3, #12]
 8006778:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800677c:	d002      	beq.n	8006784 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2200      	movs	r2, #0
 8006782:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	685b      	ldr	r3, [r3, #4]
 8006788:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	689b      	ldr	r3, [r3, #8]
 8006790:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006794:	431a      	orrs	r2, r3
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	691b      	ldr	r3, [r3, #16]
 800679a:	f003 0302 	and.w	r3, r3, #2
 800679e:	431a      	orrs	r2, r3
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	695b      	ldr	r3, [r3, #20]
 80067a4:	f003 0301 	and.w	r3, r3, #1
 80067a8:	431a      	orrs	r2, r3
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	699b      	ldr	r3, [r3, #24]
 80067ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80067b2:	431a      	orrs	r2, r3
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	69db      	ldr	r3, [r3, #28]
 80067b8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80067bc:	431a      	orrs	r2, r3
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6a1b      	ldr	r3, [r3, #32]
 80067c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067c6:	ea42 0103 	orr.w	r1, r2, r3
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067ce:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	430a      	orrs	r2, r1
 80067d8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	699b      	ldr	r3, [r3, #24]
 80067de:	0c1b      	lsrs	r3, r3, #16
 80067e0:	f003 0204 	and.w	r2, r3, #4
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067e8:	f003 0310 	and.w	r3, r3, #16
 80067ec:	431a      	orrs	r2, r3
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067f2:	f003 0308 	and.w	r3, r3, #8
 80067f6:	431a      	orrs	r2, r3
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	68db      	ldr	r3, [r3, #12]
 80067fc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006800:	ea42 0103 	orr.w	r1, r2, r3
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	430a      	orrs	r2, r1
 8006810:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2200      	movs	r2, #0
 8006816:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2201      	movs	r2, #1
 800681c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8006820:	2300      	movs	r3, #0
}
 8006822:	4618      	mov	r0, r3
 8006824:	3710      	adds	r7, #16
 8006826:	46bd      	mov	sp, r7
 8006828:	bd80      	pop	{r7, pc}

0800682a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800682a:	b580      	push	{r7, lr}
 800682c:	b08a      	sub	sp, #40	; 0x28
 800682e:	af00      	add	r7, sp, #0
 8006830:	60f8      	str	r0, [r7, #12]
 8006832:	60b9      	str	r1, [r7, #8]
 8006834:	607a      	str	r2, [r7, #4]
 8006836:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006838:	2301      	movs	r3, #1
 800683a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800683c:	2300      	movs	r3, #0
 800683e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006848:	2b01      	cmp	r3, #1
 800684a:	d101      	bne.n	8006850 <HAL_SPI_TransmitReceive+0x26>
 800684c:	2302      	movs	r3, #2
 800684e:	e1fb      	b.n	8006c48 <HAL_SPI_TransmitReceive+0x41e>
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	2201      	movs	r2, #1
 8006854:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006858:	f7fc fff6 	bl	8003848 <HAL_GetTick>
 800685c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006864:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	685b      	ldr	r3, [r3, #4]
 800686a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800686c:	887b      	ldrh	r3, [r7, #2]
 800686e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8006870:	887b      	ldrh	r3, [r7, #2]
 8006872:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006874:	7efb      	ldrb	r3, [r7, #27]
 8006876:	2b01      	cmp	r3, #1
 8006878:	d00e      	beq.n	8006898 <HAL_SPI_TransmitReceive+0x6e>
 800687a:	697b      	ldr	r3, [r7, #20]
 800687c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006880:	d106      	bne.n	8006890 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	689b      	ldr	r3, [r3, #8]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d102      	bne.n	8006890 <HAL_SPI_TransmitReceive+0x66>
 800688a:	7efb      	ldrb	r3, [r7, #27]
 800688c:	2b04      	cmp	r3, #4
 800688e:	d003      	beq.n	8006898 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8006890:	2302      	movs	r3, #2
 8006892:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006896:	e1cd      	b.n	8006c34 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006898:	68bb      	ldr	r3, [r7, #8]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d005      	beq.n	80068aa <HAL_SPI_TransmitReceive+0x80>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d002      	beq.n	80068aa <HAL_SPI_TransmitReceive+0x80>
 80068a4:	887b      	ldrh	r3, [r7, #2]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d103      	bne.n	80068b2 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80068aa:	2301      	movs	r3, #1
 80068ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80068b0:	e1c0      	b.n	8006c34 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80068b8:	b2db      	uxtb	r3, r3
 80068ba:	2b04      	cmp	r3, #4
 80068bc:	d003      	beq.n	80068c6 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	2205      	movs	r2, #5
 80068c2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	2200      	movs	r2, #0
 80068ca:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	687a      	ldr	r2, [r7, #4]
 80068d0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	887a      	ldrh	r2, [r7, #2]
 80068d6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	887a      	ldrh	r2, [r7, #2]
 80068de:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	68ba      	ldr	r2, [r7, #8]
 80068e6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	887a      	ldrh	r2, [r7, #2]
 80068ec:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	887a      	ldrh	r2, [r7, #2]
 80068f2:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	2200      	movs	r2, #0
 80068f8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	2200      	movs	r2, #0
 80068fe:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	68db      	ldr	r3, [r3, #12]
 8006904:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006908:	d802      	bhi.n	8006910 <HAL_SPI_TransmitReceive+0xe6>
 800690a:	8a3b      	ldrh	r3, [r7, #16]
 800690c:	2b01      	cmp	r3, #1
 800690e:	d908      	bls.n	8006922 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	685a      	ldr	r2, [r3, #4]
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800691e:	605a      	str	r2, [r3, #4]
 8006920:	e007      	b.n	8006932 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	685a      	ldr	r2, [r3, #4]
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006930:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800693c:	2b40      	cmp	r3, #64	; 0x40
 800693e:	d007      	beq.n	8006950 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	681a      	ldr	r2, [r3, #0]
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800694e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	68db      	ldr	r3, [r3, #12]
 8006954:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006958:	d97c      	bls.n	8006a54 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	685b      	ldr	r3, [r3, #4]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d002      	beq.n	8006968 <HAL_SPI_TransmitReceive+0x13e>
 8006962:	8a7b      	ldrh	r3, [r7, #18]
 8006964:	2b01      	cmp	r3, #1
 8006966:	d169      	bne.n	8006a3c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800696c:	881a      	ldrh	r2, [r3, #0]
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006978:	1c9a      	adds	r2, r3, #2
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006982:	b29b      	uxth	r3, r3
 8006984:	3b01      	subs	r3, #1
 8006986:	b29a      	uxth	r2, r3
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800698c:	e056      	b.n	8006a3c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	689b      	ldr	r3, [r3, #8]
 8006994:	f003 0302 	and.w	r3, r3, #2
 8006998:	2b02      	cmp	r3, #2
 800699a:	d11b      	bne.n	80069d4 <HAL_SPI_TransmitReceive+0x1aa>
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80069a0:	b29b      	uxth	r3, r3
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d016      	beq.n	80069d4 <HAL_SPI_TransmitReceive+0x1aa>
 80069a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069a8:	2b01      	cmp	r3, #1
 80069aa:	d113      	bne.n	80069d4 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069b0:	881a      	ldrh	r2, [r3, #0]
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069bc:	1c9a      	adds	r2, r3, #2
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80069c6:	b29b      	uxth	r3, r3
 80069c8:	3b01      	subs	r3, #1
 80069ca:	b29a      	uxth	r2, r3
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80069d0:	2300      	movs	r3, #0
 80069d2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	689b      	ldr	r3, [r3, #8]
 80069da:	f003 0301 	and.w	r3, r3, #1
 80069de:	2b01      	cmp	r3, #1
 80069e0:	d11c      	bne.n	8006a1c <HAL_SPI_TransmitReceive+0x1f2>
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80069e8:	b29b      	uxth	r3, r3
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d016      	beq.n	8006a1c <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	68da      	ldr	r2, [r3, #12]
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069f8:	b292      	uxth	r2, r2
 80069fa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a00:	1c9a      	adds	r2, r3, #2
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006a0c:	b29b      	uxth	r3, r3
 8006a0e:	3b01      	subs	r3, #1
 8006a10:	b29a      	uxth	r2, r3
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006a18:	2301      	movs	r3, #1
 8006a1a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006a1c:	f7fc ff14 	bl	8003848 <HAL_GetTick>
 8006a20:	4602      	mov	r2, r0
 8006a22:	69fb      	ldr	r3, [r7, #28]
 8006a24:	1ad3      	subs	r3, r2, r3
 8006a26:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a28:	429a      	cmp	r2, r3
 8006a2a:	d807      	bhi.n	8006a3c <HAL_SPI_TransmitReceive+0x212>
 8006a2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a32:	d003      	beq.n	8006a3c <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8006a34:	2303      	movs	r3, #3
 8006a36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8006a3a:	e0fb      	b.n	8006c34 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a40:	b29b      	uxth	r3, r3
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d1a3      	bne.n	800698e <HAL_SPI_TransmitReceive+0x164>
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006a4c:	b29b      	uxth	r3, r3
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d19d      	bne.n	800698e <HAL_SPI_TransmitReceive+0x164>
 8006a52:	e0df      	b.n	8006c14 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	685b      	ldr	r3, [r3, #4]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d003      	beq.n	8006a64 <HAL_SPI_TransmitReceive+0x23a>
 8006a5c:	8a7b      	ldrh	r3, [r7, #18]
 8006a5e:	2b01      	cmp	r3, #1
 8006a60:	f040 80cb 	bne.w	8006bfa <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a68:	b29b      	uxth	r3, r3
 8006a6a:	2b01      	cmp	r3, #1
 8006a6c:	d912      	bls.n	8006a94 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a72:	881a      	ldrh	r2, [r3, #0]
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a7e:	1c9a      	adds	r2, r3, #2
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a88:	b29b      	uxth	r3, r3
 8006a8a:	3b02      	subs	r3, #2
 8006a8c:	b29a      	uxth	r2, r3
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006a92:	e0b2      	b.n	8006bfa <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	330c      	adds	r3, #12
 8006a9e:	7812      	ldrb	r2, [r2, #0]
 8006aa0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006aa6:	1c5a      	adds	r2, r3, #1
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ab0:	b29b      	uxth	r3, r3
 8006ab2:	3b01      	subs	r3, #1
 8006ab4:	b29a      	uxth	r2, r3
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006aba:	e09e      	b.n	8006bfa <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	689b      	ldr	r3, [r3, #8]
 8006ac2:	f003 0302 	and.w	r3, r3, #2
 8006ac6:	2b02      	cmp	r3, #2
 8006ac8:	d134      	bne.n	8006b34 <HAL_SPI_TransmitReceive+0x30a>
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ace:	b29b      	uxth	r3, r3
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d02f      	beq.n	8006b34 <HAL_SPI_TransmitReceive+0x30a>
 8006ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ad6:	2b01      	cmp	r3, #1
 8006ad8:	d12c      	bne.n	8006b34 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ade:	b29b      	uxth	r3, r3
 8006ae0:	2b01      	cmp	r3, #1
 8006ae2:	d912      	bls.n	8006b0a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ae8:	881a      	ldrh	r2, [r3, #0]
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006af4:	1c9a      	adds	r2, r3, #2
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006afe:	b29b      	uxth	r3, r3
 8006b00:	3b02      	subs	r3, #2
 8006b02:	b29a      	uxth	r2, r3
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006b08:	e012      	b.n	8006b30 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	330c      	adds	r3, #12
 8006b14:	7812      	ldrb	r2, [r2, #0]
 8006b16:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b1c:	1c5a      	adds	r2, r3, #1
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b26:	b29b      	uxth	r3, r3
 8006b28:	3b01      	subs	r3, #1
 8006b2a:	b29a      	uxth	r2, r3
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006b30:	2300      	movs	r3, #0
 8006b32:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	689b      	ldr	r3, [r3, #8]
 8006b3a:	f003 0301 	and.w	r3, r3, #1
 8006b3e:	2b01      	cmp	r3, #1
 8006b40:	d148      	bne.n	8006bd4 <HAL_SPI_TransmitReceive+0x3aa>
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006b48:	b29b      	uxth	r3, r3
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d042      	beq.n	8006bd4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006b54:	b29b      	uxth	r3, r3
 8006b56:	2b01      	cmp	r3, #1
 8006b58:	d923      	bls.n	8006ba2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	68da      	ldr	r2, [r3, #12]
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b64:	b292      	uxth	r2, r2
 8006b66:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b6c:	1c9a      	adds	r2, r3, #2
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006b78:	b29b      	uxth	r3, r3
 8006b7a:	3b02      	subs	r3, #2
 8006b7c:	b29a      	uxth	r2, r3
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006b8a:	b29b      	uxth	r3, r3
 8006b8c:	2b01      	cmp	r3, #1
 8006b8e:	d81f      	bhi.n	8006bd0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	685a      	ldr	r2, [r3, #4]
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006b9e:	605a      	str	r2, [r3, #4]
 8006ba0:	e016      	b.n	8006bd0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	f103 020c 	add.w	r2, r3, #12
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bae:	7812      	ldrb	r2, [r2, #0]
 8006bb0:	b2d2      	uxtb	r2, r2
 8006bb2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bb8:	1c5a      	adds	r2, r3, #1
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006bc4:	b29b      	uxth	r3, r3
 8006bc6:	3b01      	subs	r3, #1
 8006bc8:	b29a      	uxth	r2, r3
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006bd0:	2301      	movs	r3, #1
 8006bd2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006bd4:	f7fc fe38 	bl	8003848 <HAL_GetTick>
 8006bd8:	4602      	mov	r2, r0
 8006bda:	69fb      	ldr	r3, [r7, #28]
 8006bdc:	1ad3      	subs	r3, r2, r3
 8006bde:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006be0:	429a      	cmp	r2, r3
 8006be2:	d803      	bhi.n	8006bec <HAL_SPI_TransmitReceive+0x3c2>
 8006be4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006be6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bea:	d102      	bne.n	8006bf2 <HAL_SPI_TransmitReceive+0x3c8>
 8006bec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d103      	bne.n	8006bfa <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8006bf2:	2303      	movs	r3, #3
 8006bf4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8006bf8:	e01c      	b.n	8006c34 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bfe:	b29b      	uxth	r3, r3
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	f47f af5b 	bne.w	8006abc <HAL_SPI_TransmitReceive+0x292>
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006c0c:	b29b      	uxth	r3, r3
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	f47f af54 	bne.w	8006abc <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006c14:	69fa      	ldr	r2, [r7, #28]
 8006c16:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006c18:	68f8      	ldr	r0, [r7, #12]
 8006c1a:	f000 f937 	bl	8006e8c <SPI_EndRxTxTransaction>
 8006c1e:	4603      	mov	r3, r0
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d006      	beq.n	8006c32 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8006c24:	2301      	movs	r3, #1
 8006c26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	2220      	movs	r2, #32
 8006c2e:	661a      	str	r2, [r3, #96]	; 0x60
 8006c30:	e000      	b.n	8006c34 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8006c32:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	2201      	movs	r2, #1
 8006c38:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	2200      	movs	r2, #0
 8006c40:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006c44:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8006c48:	4618      	mov	r0, r3
 8006c4a:	3728      	adds	r7, #40	; 0x28
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	bd80      	pop	{r7, pc}

08006c50 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b088      	sub	sp, #32
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	60f8      	str	r0, [r7, #12]
 8006c58:	60b9      	str	r1, [r7, #8]
 8006c5a:	603b      	str	r3, [r7, #0]
 8006c5c:	4613      	mov	r3, r2
 8006c5e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006c60:	f7fc fdf2 	bl	8003848 <HAL_GetTick>
 8006c64:	4602      	mov	r2, r0
 8006c66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c68:	1a9b      	subs	r3, r3, r2
 8006c6a:	683a      	ldr	r2, [r7, #0]
 8006c6c:	4413      	add	r3, r2
 8006c6e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006c70:	f7fc fdea 	bl	8003848 <HAL_GetTick>
 8006c74:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006c76:	4b39      	ldr	r3, [pc, #228]	; (8006d5c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	015b      	lsls	r3, r3, #5
 8006c7c:	0d1b      	lsrs	r3, r3, #20
 8006c7e:	69fa      	ldr	r2, [r7, #28]
 8006c80:	fb02 f303 	mul.w	r3, r2, r3
 8006c84:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006c86:	e054      	b.n	8006d32 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c8e:	d050      	beq.n	8006d32 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006c90:	f7fc fdda 	bl	8003848 <HAL_GetTick>
 8006c94:	4602      	mov	r2, r0
 8006c96:	69bb      	ldr	r3, [r7, #24]
 8006c98:	1ad3      	subs	r3, r2, r3
 8006c9a:	69fa      	ldr	r2, [r7, #28]
 8006c9c:	429a      	cmp	r2, r3
 8006c9e:	d902      	bls.n	8006ca6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006ca0:	69fb      	ldr	r3, [r7, #28]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d13d      	bne.n	8006d22 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	685a      	ldr	r2, [r3, #4]
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006cb4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	685b      	ldr	r3, [r3, #4]
 8006cba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006cbe:	d111      	bne.n	8006ce4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	689b      	ldr	r3, [r3, #8]
 8006cc4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006cc8:	d004      	beq.n	8006cd4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	689b      	ldr	r3, [r3, #8]
 8006cce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006cd2:	d107      	bne.n	8006ce4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	681a      	ldr	r2, [r3, #0]
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ce2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ce8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006cec:	d10f      	bne.n	8006d0e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	681a      	ldr	r2, [r3, #0]
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006cfc:	601a      	str	r2, [r3, #0]
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	681a      	ldr	r2, [r3, #0]
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006d0c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	2201      	movs	r2, #1
 8006d12:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	2200      	movs	r2, #0
 8006d1a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006d1e:	2303      	movs	r3, #3
 8006d20:	e017      	b.n	8006d52 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006d22:	697b      	ldr	r3, [r7, #20]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d101      	bne.n	8006d2c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006d28:	2300      	movs	r3, #0
 8006d2a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006d2c:	697b      	ldr	r3, [r7, #20]
 8006d2e:	3b01      	subs	r3, #1
 8006d30:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	689a      	ldr	r2, [r3, #8]
 8006d38:	68bb      	ldr	r3, [r7, #8]
 8006d3a:	4013      	ands	r3, r2
 8006d3c:	68ba      	ldr	r2, [r7, #8]
 8006d3e:	429a      	cmp	r2, r3
 8006d40:	bf0c      	ite	eq
 8006d42:	2301      	moveq	r3, #1
 8006d44:	2300      	movne	r3, #0
 8006d46:	b2db      	uxtb	r3, r3
 8006d48:	461a      	mov	r2, r3
 8006d4a:	79fb      	ldrb	r3, [r7, #7]
 8006d4c:	429a      	cmp	r2, r3
 8006d4e:	d19b      	bne.n	8006c88 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006d50:	2300      	movs	r3, #0
}
 8006d52:	4618      	mov	r0, r3
 8006d54:	3720      	adds	r7, #32
 8006d56:	46bd      	mov	sp, r7
 8006d58:	bd80      	pop	{r7, pc}
 8006d5a:	bf00      	nop
 8006d5c:	20001608 	.word	0x20001608

08006d60 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b08a      	sub	sp, #40	; 0x28
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	60f8      	str	r0, [r7, #12]
 8006d68:	60b9      	str	r1, [r7, #8]
 8006d6a:	607a      	str	r2, [r7, #4]
 8006d6c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006d6e:	2300      	movs	r3, #0
 8006d70:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006d72:	f7fc fd69 	bl	8003848 <HAL_GetTick>
 8006d76:	4602      	mov	r2, r0
 8006d78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d7a:	1a9b      	subs	r3, r3, r2
 8006d7c:	683a      	ldr	r2, [r7, #0]
 8006d7e:	4413      	add	r3, r2
 8006d80:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8006d82:	f7fc fd61 	bl	8003848 <HAL_GetTick>
 8006d86:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	330c      	adds	r3, #12
 8006d8e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006d90:	4b3d      	ldr	r3, [pc, #244]	; (8006e88 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006d92:	681a      	ldr	r2, [r3, #0]
 8006d94:	4613      	mov	r3, r2
 8006d96:	009b      	lsls	r3, r3, #2
 8006d98:	4413      	add	r3, r2
 8006d9a:	00da      	lsls	r2, r3, #3
 8006d9c:	1ad3      	subs	r3, r2, r3
 8006d9e:	0d1b      	lsrs	r3, r3, #20
 8006da0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006da2:	fb02 f303 	mul.w	r3, r2, r3
 8006da6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006da8:	e060      	b.n	8006e6c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006daa:	68bb      	ldr	r3, [r7, #8]
 8006dac:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006db0:	d107      	bne.n	8006dc2 <SPI_WaitFifoStateUntilTimeout+0x62>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d104      	bne.n	8006dc2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006db8:	69fb      	ldr	r3, [r7, #28]
 8006dba:	781b      	ldrb	r3, [r3, #0]
 8006dbc:	b2db      	uxtb	r3, r3
 8006dbe:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006dc0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dc8:	d050      	beq.n	8006e6c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006dca:	f7fc fd3d 	bl	8003848 <HAL_GetTick>
 8006dce:	4602      	mov	r2, r0
 8006dd0:	6a3b      	ldr	r3, [r7, #32]
 8006dd2:	1ad3      	subs	r3, r2, r3
 8006dd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006dd6:	429a      	cmp	r2, r3
 8006dd8:	d902      	bls.n	8006de0 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d13d      	bne.n	8006e5c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	685a      	ldr	r2, [r3, #4]
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006dee:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	685b      	ldr	r3, [r3, #4]
 8006df4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006df8:	d111      	bne.n	8006e1e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	689b      	ldr	r3, [r3, #8]
 8006dfe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e02:	d004      	beq.n	8006e0e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	689b      	ldr	r3, [r3, #8]
 8006e08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e0c:	d107      	bne.n	8006e1e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	681a      	ldr	r2, [r3, #0]
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e1c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e26:	d10f      	bne.n	8006e48 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	681a      	ldr	r2, [r3, #0]
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006e36:	601a      	str	r2, [r3, #0]
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	681a      	ldr	r2, [r3, #0]
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006e46:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	2201      	movs	r2, #1
 8006e4c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	2200      	movs	r2, #0
 8006e54:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006e58:	2303      	movs	r3, #3
 8006e5a:	e010      	b.n	8006e7e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006e5c:	69bb      	ldr	r3, [r7, #24]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d101      	bne.n	8006e66 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006e62:	2300      	movs	r3, #0
 8006e64:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8006e66:	69bb      	ldr	r3, [r7, #24]
 8006e68:	3b01      	subs	r3, #1
 8006e6a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	689a      	ldr	r2, [r3, #8]
 8006e72:	68bb      	ldr	r3, [r7, #8]
 8006e74:	4013      	ands	r3, r2
 8006e76:	687a      	ldr	r2, [r7, #4]
 8006e78:	429a      	cmp	r2, r3
 8006e7a:	d196      	bne.n	8006daa <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006e7c:	2300      	movs	r3, #0
}
 8006e7e:	4618      	mov	r0, r3
 8006e80:	3728      	adds	r7, #40	; 0x28
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bd80      	pop	{r7, pc}
 8006e86:	bf00      	nop
 8006e88:	20001608 	.word	0x20001608

08006e8c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b086      	sub	sp, #24
 8006e90:	af02      	add	r7, sp, #8
 8006e92:	60f8      	str	r0, [r7, #12]
 8006e94:	60b9      	str	r1, [r7, #8]
 8006e96:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	9300      	str	r3, [sp, #0]
 8006e9c:	68bb      	ldr	r3, [r7, #8]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006ea4:	68f8      	ldr	r0, [r7, #12]
 8006ea6:	f7ff ff5b 	bl	8006d60 <SPI_WaitFifoStateUntilTimeout>
 8006eaa:	4603      	mov	r3, r0
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d007      	beq.n	8006ec0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006eb4:	f043 0220 	orr.w	r2, r3, #32
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006ebc:	2303      	movs	r3, #3
 8006ebe:	e027      	b.n	8006f10 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	9300      	str	r3, [sp, #0]
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	2180      	movs	r1, #128	; 0x80
 8006eca:	68f8      	ldr	r0, [r7, #12]
 8006ecc:	f7ff fec0 	bl	8006c50 <SPI_WaitFlagStateUntilTimeout>
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d007      	beq.n	8006ee6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006eda:	f043 0220 	orr.w	r2, r3, #32
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006ee2:	2303      	movs	r3, #3
 8006ee4:	e014      	b.n	8006f10 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	9300      	str	r3, [sp, #0]
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	2200      	movs	r2, #0
 8006eee:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006ef2:	68f8      	ldr	r0, [r7, #12]
 8006ef4:	f7ff ff34 	bl	8006d60 <SPI_WaitFifoStateUntilTimeout>
 8006ef8:	4603      	mov	r3, r0
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d007      	beq.n	8006f0e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f02:	f043 0220 	orr.w	r2, r3, #32
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006f0a:	2303      	movs	r3, #3
 8006f0c:	e000      	b.n	8006f10 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006f0e:	2300      	movs	r3, #0
}
 8006f10:	4618      	mov	r0, r3
 8006f12:	3710      	adds	r7, #16
 8006f14:	46bd      	mov	sp, r7
 8006f16:	bd80      	pop	{r7, pc}

08006f18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b082      	sub	sp, #8
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d101      	bne.n	8006f2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006f26:	2301      	movs	r3, #1
 8006f28:	e049      	b.n	8006fbe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f30:	b2db      	uxtb	r3, r3
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d106      	bne.n	8006f44 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	f7fc faf2 	bl	8003528 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2202      	movs	r2, #2
 8006f48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681a      	ldr	r2, [r3, #0]
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	3304      	adds	r3, #4
 8006f54:	4619      	mov	r1, r3
 8006f56:	4610      	mov	r0, r2
 8006f58:	f000 fac0 	bl	80074dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2201      	movs	r2, #1
 8006f60:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2201      	movs	r2, #1
 8006f68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2201      	movs	r2, #1
 8006f70:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2201      	movs	r2, #1
 8006f78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2201      	movs	r2, #1
 8006f80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2201      	movs	r2, #1
 8006f88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2201      	movs	r2, #1
 8006f90:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2201      	movs	r2, #1
 8006f98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2201      	movs	r2, #1
 8006fa8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2201      	movs	r2, #1
 8006fb0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2201      	movs	r2, #1
 8006fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006fbc:	2300      	movs	r3, #0
}
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	3708      	adds	r7, #8
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	bd80      	pop	{r7, pc}
	...

08006fc8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006fc8:	b480      	push	{r7}
 8006fca:	b085      	sub	sp, #20
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fd6:	b2db      	uxtb	r3, r3
 8006fd8:	2b01      	cmp	r3, #1
 8006fda:	d001      	beq.n	8006fe0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006fdc:	2301      	movs	r3, #1
 8006fde:	e04f      	b.n	8007080 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2202      	movs	r2, #2
 8006fe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	68da      	ldr	r2, [r3, #12]
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f042 0201 	orr.w	r2, r2, #1
 8006ff6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	4a23      	ldr	r2, [pc, #140]	; (800708c <HAL_TIM_Base_Start_IT+0xc4>)
 8006ffe:	4293      	cmp	r3, r2
 8007000:	d01d      	beq.n	800703e <HAL_TIM_Base_Start_IT+0x76>
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800700a:	d018      	beq.n	800703e <HAL_TIM_Base_Start_IT+0x76>
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	4a1f      	ldr	r2, [pc, #124]	; (8007090 <HAL_TIM_Base_Start_IT+0xc8>)
 8007012:	4293      	cmp	r3, r2
 8007014:	d013      	beq.n	800703e <HAL_TIM_Base_Start_IT+0x76>
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	4a1e      	ldr	r2, [pc, #120]	; (8007094 <HAL_TIM_Base_Start_IT+0xcc>)
 800701c:	4293      	cmp	r3, r2
 800701e:	d00e      	beq.n	800703e <HAL_TIM_Base_Start_IT+0x76>
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	4a1c      	ldr	r2, [pc, #112]	; (8007098 <HAL_TIM_Base_Start_IT+0xd0>)
 8007026:	4293      	cmp	r3, r2
 8007028:	d009      	beq.n	800703e <HAL_TIM_Base_Start_IT+0x76>
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	4a1b      	ldr	r2, [pc, #108]	; (800709c <HAL_TIM_Base_Start_IT+0xd4>)
 8007030:	4293      	cmp	r3, r2
 8007032:	d004      	beq.n	800703e <HAL_TIM_Base_Start_IT+0x76>
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	4a19      	ldr	r2, [pc, #100]	; (80070a0 <HAL_TIM_Base_Start_IT+0xd8>)
 800703a:	4293      	cmp	r3, r2
 800703c:	d115      	bne.n	800706a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	689a      	ldr	r2, [r3, #8]
 8007044:	4b17      	ldr	r3, [pc, #92]	; (80070a4 <HAL_TIM_Base_Start_IT+0xdc>)
 8007046:	4013      	ands	r3, r2
 8007048:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	2b06      	cmp	r3, #6
 800704e:	d015      	beq.n	800707c <HAL_TIM_Base_Start_IT+0xb4>
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007056:	d011      	beq.n	800707c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	681a      	ldr	r2, [r3, #0]
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f042 0201 	orr.w	r2, r2, #1
 8007066:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007068:	e008      	b.n	800707c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	681a      	ldr	r2, [r3, #0]
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f042 0201 	orr.w	r2, r2, #1
 8007078:	601a      	str	r2, [r3, #0]
 800707a:	e000      	b.n	800707e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800707c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800707e:	2300      	movs	r3, #0
}
 8007080:	4618      	mov	r0, r3
 8007082:	3714      	adds	r7, #20
 8007084:	46bd      	mov	sp, r7
 8007086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708a:	4770      	bx	lr
 800708c:	40012c00 	.word	0x40012c00
 8007090:	40000400 	.word	0x40000400
 8007094:	40000800 	.word	0x40000800
 8007098:	40000c00 	.word	0x40000c00
 800709c:	40013400 	.word	0x40013400
 80070a0:	40014000 	.word	0x40014000
 80070a4:	00010007 	.word	0x00010007

080070a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b082      	sub	sp, #8
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	691b      	ldr	r3, [r3, #16]
 80070b6:	f003 0302 	and.w	r3, r3, #2
 80070ba:	2b02      	cmp	r3, #2
 80070bc:	d122      	bne.n	8007104 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	68db      	ldr	r3, [r3, #12]
 80070c4:	f003 0302 	and.w	r3, r3, #2
 80070c8:	2b02      	cmp	r3, #2
 80070ca:	d11b      	bne.n	8007104 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f06f 0202 	mvn.w	r2, #2
 80070d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2201      	movs	r2, #1
 80070da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	699b      	ldr	r3, [r3, #24]
 80070e2:	f003 0303 	and.w	r3, r3, #3
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d003      	beq.n	80070f2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80070ea:	6878      	ldr	r0, [r7, #4]
 80070ec:	f000 f9d8 	bl	80074a0 <HAL_TIM_IC_CaptureCallback>
 80070f0:	e005      	b.n	80070fe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80070f2:	6878      	ldr	r0, [r7, #4]
 80070f4:	f000 f9ca 	bl	800748c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070f8:	6878      	ldr	r0, [r7, #4]
 80070fa:	f000 f9db 	bl	80074b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2200      	movs	r2, #0
 8007102:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	691b      	ldr	r3, [r3, #16]
 800710a:	f003 0304 	and.w	r3, r3, #4
 800710e:	2b04      	cmp	r3, #4
 8007110:	d122      	bne.n	8007158 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	68db      	ldr	r3, [r3, #12]
 8007118:	f003 0304 	and.w	r3, r3, #4
 800711c:	2b04      	cmp	r3, #4
 800711e:	d11b      	bne.n	8007158 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f06f 0204 	mvn.w	r2, #4
 8007128:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2202      	movs	r2, #2
 800712e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	699b      	ldr	r3, [r3, #24]
 8007136:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800713a:	2b00      	cmp	r3, #0
 800713c:	d003      	beq.n	8007146 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800713e:	6878      	ldr	r0, [r7, #4]
 8007140:	f000 f9ae 	bl	80074a0 <HAL_TIM_IC_CaptureCallback>
 8007144:	e005      	b.n	8007152 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	f000 f9a0 	bl	800748c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800714c:	6878      	ldr	r0, [r7, #4]
 800714e:	f000 f9b1 	bl	80074b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2200      	movs	r2, #0
 8007156:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	691b      	ldr	r3, [r3, #16]
 800715e:	f003 0308 	and.w	r3, r3, #8
 8007162:	2b08      	cmp	r3, #8
 8007164:	d122      	bne.n	80071ac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	68db      	ldr	r3, [r3, #12]
 800716c:	f003 0308 	and.w	r3, r3, #8
 8007170:	2b08      	cmp	r3, #8
 8007172:	d11b      	bne.n	80071ac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f06f 0208 	mvn.w	r2, #8
 800717c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2204      	movs	r2, #4
 8007182:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	69db      	ldr	r3, [r3, #28]
 800718a:	f003 0303 	and.w	r3, r3, #3
 800718e:	2b00      	cmp	r3, #0
 8007190:	d003      	beq.n	800719a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007192:	6878      	ldr	r0, [r7, #4]
 8007194:	f000 f984 	bl	80074a0 <HAL_TIM_IC_CaptureCallback>
 8007198:	e005      	b.n	80071a6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800719a:	6878      	ldr	r0, [r7, #4]
 800719c:	f000 f976 	bl	800748c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071a0:	6878      	ldr	r0, [r7, #4]
 80071a2:	f000 f987 	bl	80074b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2200      	movs	r2, #0
 80071aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	691b      	ldr	r3, [r3, #16]
 80071b2:	f003 0310 	and.w	r3, r3, #16
 80071b6:	2b10      	cmp	r3, #16
 80071b8:	d122      	bne.n	8007200 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	68db      	ldr	r3, [r3, #12]
 80071c0:	f003 0310 	and.w	r3, r3, #16
 80071c4:	2b10      	cmp	r3, #16
 80071c6:	d11b      	bne.n	8007200 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f06f 0210 	mvn.w	r2, #16
 80071d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2208      	movs	r2, #8
 80071d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	69db      	ldr	r3, [r3, #28]
 80071de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d003      	beq.n	80071ee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071e6:	6878      	ldr	r0, [r7, #4]
 80071e8:	f000 f95a 	bl	80074a0 <HAL_TIM_IC_CaptureCallback>
 80071ec:	e005      	b.n	80071fa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	f000 f94c 	bl	800748c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071f4:	6878      	ldr	r0, [r7, #4]
 80071f6:	f000 f95d 	bl	80074b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2200      	movs	r2, #0
 80071fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	691b      	ldr	r3, [r3, #16]
 8007206:	f003 0301 	and.w	r3, r3, #1
 800720a:	2b01      	cmp	r3, #1
 800720c:	d10e      	bne.n	800722c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	68db      	ldr	r3, [r3, #12]
 8007214:	f003 0301 	and.w	r3, r3, #1
 8007218:	2b01      	cmp	r3, #1
 800721a:	d107      	bne.n	800722c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f06f 0201 	mvn.w	r2, #1
 8007224:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007226:	6878      	ldr	r0, [r7, #4]
 8007228:	f000 f926 	bl	8007478 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	691b      	ldr	r3, [r3, #16]
 8007232:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007236:	2b80      	cmp	r3, #128	; 0x80
 8007238:	d10e      	bne.n	8007258 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	68db      	ldr	r3, [r3, #12]
 8007240:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007244:	2b80      	cmp	r3, #128	; 0x80
 8007246:	d107      	bne.n	8007258 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007250:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007252:	6878      	ldr	r0, [r7, #4]
 8007254:	f000 fb08 	bl	8007868 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	691b      	ldr	r3, [r3, #16]
 800725e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007262:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007266:	d10e      	bne.n	8007286 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	68db      	ldr	r3, [r3, #12]
 800726e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007272:	2b80      	cmp	r3, #128	; 0x80
 8007274:	d107      	bne.n	8007286 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800727e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007280:	6878      	ldr	r0, [r7, #4]
 8007282:	f000 fafb 	bl	800787c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	691b      	ldr	r3, [r3, #16]
 800728c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007290:	2b40      	cmp	r3, #64	; 0x40
 8007292:	d10e      	bne.n	80072b2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	68db      	ldr	r3, [r3, #12]
 800729a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800729e:	2b40      	cmp	r3, #64	; 0x40
 80072a0:	d107      	bne.n	80072b2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80072aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80072ac:	6878      	ldr	r0, [r7, #4]
 80072ae:	f000 f90b 	bl	80074c8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	691b      	ldr	r3, [r3, #16]
 80072b8:	f003 0320 	and.w	r3, r3, #32
 80072bc:	2b20      	cmp	r3, #32
 80072be:	d10e      	bne.n	80072de <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	68db      	ldr	r3, [r3, #12]
 80072c6:	f003 0320 	and.w	r3, r3, #32
 80072ca:	2b20      	cmp	r3, #32
 80072cc:	d107      	bne.n	80072de <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f06f 0220 	mvn.w	r2, #32
 80072d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80072d8:	6878      	ldr	r0, [r7, #4]
 80072da:	f000 fabb 	bl	8007854 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80072de:	bf00      	nop
 80072e0:	3708      	adds	r7, #8
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}

080072e6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80072e6:	b580      	push	{r7, lr}
 80072e8:	b084      	sub	sp, #16
 80072ea:	af00      	add	r7, sp, #0
 80072ec:	6078      	str	r0, [r7, #4]
 80072ee:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80072f0:	2300      	movs	r3, #0
 80072f2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072fa:	2b01      	cmp	r3, #1
 80072fc:	d101      	bne.n	8007302 <HAL_TIM_ConfigClockSource+0x1c>
 80072fe:	2302      	movs	r3, #2
 8007300:	e0b6      	b.n	8007470 <HAL_TIM_ConfigClockSource+0x18a>
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2201      	movs	r2, #1
 8007306:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2202      	movs	r2, #2
 800730e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	689b      	ldr	r3, [r3, #8]
 8007318:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007320:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007324:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007326:	68bb      	ldr	r3, [r7, #8]
 8007328:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800732c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	68ba      	ldr	r2, [r7, #8]
 8007334:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800733e:	d03e      	beq.n	80073be <HAL_TIM_ConfigClockSource+0xd8>
 8007340:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007344:	f200 8087 	bhi.w	8007456 <HAL_TIM_ConfigClockSource+0x170>
 8007348:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800734c:	f000 8086 	beq.w	800745c <HAL_TIM_ConfigClockSource+0x176>
 8007350:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007354:	d87f      	bhi.n	8007456 <HAL_TIM_ConfigClockSource+0x170>
 8007356:	2b70      	cmp	r3, #112	; 0x70
 8007358:	d01a      	beq.n	8007390 <HAL_TIM_ConfigClockSource+0xaa>
 800735a:	2b70      	cmp	r3, #112	; 0x70
 800735c:	d87b      	bhi.n	8007456 <HAL_TIM_ConfigClockSource+0x170>
 800735e:	2b60      	cmp	r3, #96	; 0x60
 8007360:	d050      	beq.n	8007404 <HAL_TIM_ConfigClockSource+0x11e>
 8007362:	2b60      	cmp	r3, #96	; 0x60
 8007364:	d877      	bhi.n	8007456 <HAL_TIM_ConfigClockSource+0x170>
 8007366:	2b50      	cmp	r3, #80	; 0x50
 8007368:	d03c      	beq.n	80073e4 <HAL_TIM_ConfigClockSource+0xfe>
 800736a:	2b50      	cmp	r3, #80	; 0x50
 800736c:	d873      	bhi.n	8007456 <HAL_TIM_ConfigClockSource+0x170>
 800736e:	2b40      	cmp	r3, #64	; 0x40
 8007370:	d058      	beq.n	8007424 <HAL_TIM_ConfigClockSource+0x13e>
 8007372:	2b40      	cmp	r3, #64	; 0x40
 8007374:	d86f      	bhi.n	8007456 <HAL_TIM_ConfigClockSource+0x170>
 8007376:	2b30      	cmp	r3, #48	; 0x30
 8007378:	d064      	beq.n	8007444 <HAL_TIM_ConfigClockSource+0x15e>
 800737a:	2b30      	cmp	r3, #48	; 0x30
 800737c:	d86b      	bhi.n	8007456 <HAL_TIM_ConfigClockSource+0x170>
 800737e:	2b20      	cmp	r3, #32
 8007380:	d060      	beq.n	8007444 <HAL_TIM_ConfigClockSource+0x15e>
 8007382:	2b20      	cmp	r3, #32
 8007384:	d867      	bhi.n	8007456 <HAL_TIM_ConfigClockSource+0x170>
 8007386:	2b00      	cmp	r3, #0
 8007388:	d05c      	beq.n	8007444 <HAL_TIM_ConfigClockSource+0x15e>
 800738a:	2b10      	cmp	r3, #16
 800738c:	d05a      	beq.n	8007444 <HAL_TIM_ConfigClockSource+0x15e>
 800738e:	e062      	b.n	8007456 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	6818      	ldr	r0, [r3, #0]
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	6899      	ldr	r1, [r3, #8]
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	685a      	ldr	r2, [r3, #4]
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	68db      	ldr	r3, [r3, #12]
 80073a0:	f000 f9b0 	bl	8007704 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	689b      	ldr	r3, [r3, #8]
 80073aa:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80073ac:	68bb      	ldr	r3, [r7, #8]
 80073ae:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80073b2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	68ba      	ldr	r2, [r7, #8]
 80073ba:	609a      	str	r2, [r3, #8]
      break;
 80073bc:	e04f      	b.n	800745e <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	6818      	ldr	r0, [r3, #0]
 80073c2:	683b      	ldr	r3, [r7, #0]
 80073c4:	6899      	ldr	r1, [r3, #8]
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	685a      	ldr	r2, [r3, #4]
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	68db      	ldr	r3, [r3, #12]
 80073ce:	f000 f999 	bl	8007704 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	689a      	ldr	r2, [r3, #8]
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80073e0:	609a      	str	r2, [r3, #8]
      break;
 80073e2:	e03c      	b.n	800745e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6818      	ldr	r0, [r3, #0]
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	6859      	ldr	r1, [r3, #4]
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	68db      	ldr	r3, [r3, #12]
 80073f0:	461a      	mov	r2, r3
 80073f2:	f000 f90d 	bl	8007610 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	2150      	movs	r1, #80	; 0x50
 80073fc:	4618      	mov	r0, r3
 80073fe:	f000 f966 	bl	80076ce <TIM_ITRx_SetConfig>
      break;
 8007402:	e02c      	b.n	800745e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	6818      	ldr	r0, [r3, #0]
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	6859      	ldr	r1, [r3, #4]
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	68db      	ldr	r3, [r3, #12]
 8007410:	461a      	mov	r2, r3
 8007412:	f000 f92c 	bl	800766e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	2160      	movs	r1, #96	; 0x60
 800741c:	4618      	mov	r0, r3
 800741e:	f000 f956 	bl	80076ce <TIM_ITRx_SetConfig>
      break;
 8007422:	e01c      	b.n	800745e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	6818      	ldr	r0, [r3, #0]
 8007428:	683b      	ldr	r3, [r7, #0]
 800742a:	6859      	ldr	r1, [r3, #4]
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	68db      	ldr	r3, [r3, #12]
 8007430:	461a      	mov	r2, r3
 8007432:	f000 f8ed 	bl	8007610 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	2140      	movs	r1, #64	; 0x40
 800743c:	4618      	mov	r0, r3
 800743e:	f000 f946 	bl	80076ce <TIM_ITRx_SetConfig>
      break;
 8007442:	e00c      	b.n	800745e <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681a      	ldr	r2, [r3, #0]
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	4619      	mov	r1, r3
 800744e:	4610      	mov	r0, r2
 8007450:	f000 f93d 	bl	80076ce <TIM_ITRx_SetConfig>
      break;
 8007454:	e003      	b.n	800745e <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8007456:	2301      	movs	r3, #1
 8007458:	73fb      	strb	r3, [r7, #15]
      break;
 800745a:	e000      	b.n	800745e <HAL_TIM_ConfigClockSource+0x178>
      break;
 800745c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	2201      	movs	r2, #1
 8007462:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2200      	movs	r2, #0
 800746a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800746e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007470:	4618      	mov	r0, r3
 8007472:	3710      	adds	r7, #16
 8007474:	46bd      	mov	sp, r7
 8007476:	bd80      	pop	{r7, pc}

08007478 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007478:	b480      	push	{r7}
 800747a:	b083      	sub	sp, #12
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007480:	bf00      	nop
 8007482:	370c      	adds	r7, #12
 8007484:	46bd      	mov	sp, r7
 8007486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748a:	4770      	bx	lr

0800748c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800748c:	b480      	push	{r7}
 800748e:	b083      	sub	sp, #12
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007494:	bf00      	nop
 8007496:	370c      	adds	r7, #12
 8007498:	46bd      	mov	sp, r7
 800749a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749e:	4770      	bx	lr

080074a0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80074a0:	b480      	push	{r7}
 80074a2:	b083      	sub	sp, #12
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80074a8:	bf00      	nop
 80074aa:	370c      	adds	r7, #12
 80074ac:	46bd      	mov	sp, r7
 80074ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b2:	4770      	bx	lr

080074b4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80074b4:	b480      	push	{r7}
 80074b6:	b083      	sub	sp, #12
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80074bc:	bf00      	nop
 80074be:	370c      	adds	r7, #12
 80074c0:	46bd      	mov	sp, r7
 80074c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c6:	4770      	bx	lr

080074c8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80074c8:	b480      	push	{r7}
 80074ca:	b083      	sub	sp, #12
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80074d0:	bf00      	nop
 80074d2:	370c      	adds	r7, #12
 80074d4:	46bd      	mov	sp, r7
 80074d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074da:	4770      	bx	lr

080074dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80074dc:	b480      	push	{r7}
 80074de:	b085      	sub	sp, #20
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
 80074e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	4a40      	ldr	r2, [pc, #256]	; (80075f0 <TIM_Base_SetConfig+0x114>)
 80074f0:	4293      	cmp	r3, r2
 80074f2:	d013      	beq.n	800751c <TIM_Base_SetConfig+0x40>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074fa:	d00f      	beq.n	800751c <TIM_Base_SetConfig+0x40>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	4a3d      	ldr	r2, [pc, #244]	; (80075f4 <TIM_Base_SetConfig+0x118>)
 8007500:	4293      	cmp	r3, r2
 8007502:	d00b      	beq.n	800751c <TIM_Base_SetConfig+0x40>
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	4a3c      	ldr	r2, [pc, #240]	; (80075f8 <TIM_Base_SetConfig+0x11c>)
 8007508:	4293      	cmp	r3, r2
 800750a:	d007      	beq.n	800751c <TIM_Base_SetConfig+0x40>
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	4a3b      	ldr	r2, [pc, #236]	; (80075fc <TIM_Base_SetConfig+0x120>)
 8007510:	4293      	cmp	r3, r2
 8007512:	d003      	beq.n	800751c <TIM_Base_SetConfig+0x40>
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	4a3a      	ldr	r2, [pc, #232]	; (8007600 <TIM_Base_SetConfig+0x124>)
 8007518:	4293      	cmp	r3, r2
 800751a:	d108      	bne.n	800752e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007522:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007524:	683b      	ldr	r3, [r7, #0]
 8007526:	685b      	ldr	r3, [r3, #4]
 8007528:	68fa      	ldr	r2, [r7, #12]
 800752a:	4313      	orrs	r3, r2
 800752c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	4a2f      	ldr	r2, [pc, #188]	; (80075f0 <TIM_Base_SetConfig+0x114>)
 8007532:	4293      	cmp	r3, r2
 8007534:	d01f      	beq.n	8007576 <TIM_Base_SetConfig+0x9a>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800753c:	d01b      	beq.n	8007576 <TIM_Base_SetConfig+0x9a>
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	4a2c      	ldr	r2, [pc, #176]	; (80075f4 <TIM_Base_SetConfig+0x118>)
 8007542:	4293      	cmp	r3, r2
 8007544:	d017      	beq.n	8007576 <TIM_Base_SetConfig+0x9a>
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	4a2b      	ldr	r2, [pc, #172]	; (80075f8 <TIM_Base_SetConfig+0x11c>)
 800754a:	4293      	cmp	r3, r2
 800754c:	d013      	beq.n	8007576 <TIM_Base_SetConfig+0x9a>
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	4a2a      	ldr	r2, [pc, #168]	; (80075fc <TIM_Base_SetConfig+0x120>)
 8007552:	4293      	cmp	r3, r2
 8007554:	d00f      	beq.n	8007576 <TIM_Base_SetConfig+0x9a>
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	4a29      	ldr	r2, [pc, #164]	; (8007600 <TIM_Base_SetConfig+0x124>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d00b      	beq.n	8007576 <TIM_Base_SetConfig+0x9a>
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	4a28      	ldr	r2, [pc, #160]	; (8007604 <TIM_Base_SetConfig+0x128>)
 8007562:	4293      	cmp	r3, r2
 8007564:	d007      	beq.n	8007576 <TIM_Base_SetConfig+0x9a>
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	4a27      	ldr	r2, [pc, #156]	; (8007608 <TIM_Base_SetConfig+0x12c>)
 800756a:	4293      	cmp	r3, r2
 800756c:	d003      	beq.n	8007576 <TIM_Base_SetConfig+0x9a>
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	4a26      	ldr	r2, [pc, #152]	; (800760c <TIM_Base_SetConfig+0x130>)
 8007572:	4293      	cmp	r3, r2
 8007574:	d108      	bne.n	8007588 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800757c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	68db      	ldr	r3, [r3, #12]
 8007582:	68fa      	ldr	r2, [r7, #12]
 8007584:	4313      	orrs	r3, r2
 8007586:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	695b      	ldr	r3, [r3, #20]
 8007592:	4313      	orrs	r3, r2
 8007594:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	68fa      	ldr	r2, [r7, #12]
 800759a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	689a      	ldr	r2, [r3, #8]
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	681a      	ldr	r2, [r3, #0]
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	4a10      	ldr	r2, [pc, #64]	; (80075f0 <TIM_Base_SetConfig+0x114>)
 80075b0:	4293      	cmp	r3, r2
 80075b2:	d00f      	beq.n	80075d4 <TIM_Base_SetConfig+0xf8>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	4a12      	ldr	r2, [pc, #72]	; (8007600 <TIM_Base_SetConfig+0x124>)
 80075b8:	4293      	cmp	r3, r2
 80075ba:	d00b      	beq.n	80075d4 <TIM_Base_SetConfig+0xf8>
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	4a11      	ldr	r2, [pc, #68]	; (8007604 <TIM_Base_SetConfig+0x128>)
 80075c0:	4293      	cmp	r3, r2
 80075c2:	d007      	beq.n	80075d4 <TIM_Base_SetConfig+0xf8>
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	4a10      	ldr	r2, [pc, #64]	; (8007608 <TIM_Base_SetConfig+0x12c>)
 80075c8:	4293      	cmp	r3, r2
 80075ca:	d003      	beq.n	80075d4 <TIM_Base_SetConfig+0xf8>
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	4a0f      	ldr	r2, [pc, #60]	; (800760c <TIM_Base_SetConfig+0x130>)
 80075d0:	4293      	cmp	r3, r2
 80075d2:	d103      	bne.n	80075dc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80075d4:	683b      	ldr	r3, [r7, #0]
 80075d6:	691a      	ldr	r2, [r3, #16]
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2201      	movs	r2, #1
 80075e0:	615a      	str	r2, [r3, #20]
}
 80075e2:	bf00      	nop
 80075e4:	3714      	adds	r7, #20
 80075e6:	46bd      	mov	sp, r7
 80075e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ec:	4770      	bx	lr
 80075ee:	bf00      	nop
 80075f0:	40012c00 	.word	0x40012c00
 80075f4:	40000400 	.word	0x40000400
 80075f8:	40000800 	.word	0x40000800
 80075fc:	40000c00 	.word	0x40000c00
 8007600:	40013400 	.word	0x40013400
 8007604:	40014000 	.word	0x40014000
 8007608:	40014400 	.word	0x40014400
 800760c:	40014800 	.word	0x40014800

08007610 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007610:	b480      	push	{r7}
 8007612:	b087      	sub	sp, #28
 8007614:	af00      	add	r7, sp, #0
 8007616:	60f8      	str	r0, [r7, #12]
 8007618:	60b9      	str	r1, [r7, #8]
 800761a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	6a1b      	ldr	r3, [r3, #32]
 8007620:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	6a1b      	ldr	r3, [r3, #32]
 8007626:	f023 0201 	bic.w	r2, r3, #1
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	699b      	ldr	r3, [r3, #24]
 8007632:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007634:	693b      	ldr	r3, [r7, #16]
 8007636:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800763a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	011b      	lsls	r3, r3, #4
 8007640:	693a      	ldr	r2, [r7, #16]
 8007642:	4313      	orrs	r3, r2
 8007644:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007646:	697b      	ldr	r3, [r7, #20]
 8007648:	f023 030a 	bic.w	r3, r3, #10
 800764c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800764e:	697a      	ldr	r2, [r7, #20]
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	4313      	orrs	r3, r2
 8007654:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	693a      	ldr	r2, [r7, #16]
 800765a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	697a      	ldr	r2, [r7, #20]
 8007660:	621a      	str	r2, [r3, #32]
}
 8007662:	bf00      	nop
 8007664:	371c      	adds	r7, #28
 8007666:	46bd      	mov	sp, r7
 8007668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766c:	4770      	bx	lr

0800766e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800766e:	b480      	push	{r7}
 8007670:	b087      	sub	sp, #28
 8007672:	af00      	add	r7, sp, #0
 8007674:	60f8      	str	r0, [r7, #12]
 8007676:	60b9      	str	r1, [r7, #8]
 8007678:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	6a1b      	ldr	r3, [r3, #32]
 800767e:	f023 0210 	bic.w	r2, r3, #16
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	699b      	ldr	r3, [r3, #24]
 800768a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	6a1b      	ldr	r3, [r3, #32]
 8007690:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007692:	697b      	ldr	r3, [r7, #20]
 8007694:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007698:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	031b      	lsls	r3, r3, #12
 800769e:	697a      	ldr	r2, [r7, #20]
 80076a0:	4313      	orrs	r3, r2
 80076a2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80076a4:	693b      	ldr	r3, [r7, #16]
 80076a6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80076aa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80076ac:	68bb      	ldr	r3, [r7, #8]
 80076ae:	011b      	lsls	r3, r3, #4
 80076b0:	693a      	ldr	r2, [r7, #16]
 80076b2:	4313      	orrs	r3, r2
 80076b4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	697a      	ldr	r2, [r7, #20]
 80076ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	693a      	ldr	r2, [r7, #16]
 80076c0:	621a      	str	r2, [r3, #32]
}
 80076c2:	bf00      	nop
 80076c4:	371c      	adds	r7, #28
 80076c6:	46bd      	mov	sp, r7
 80076c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076cc:	4770      	bx	lr

080076ce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80076ce:	b480      	push	{r7}
 80076d0:	b085      	sub	sp, #20
 80076d2:	af00      	add	r7, sp, #0
 80076d4:	6078      	str	r0, [r7, #4]
 80076d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	689b      	ldr	r3, [r3, #8]
 80076dc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076e4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80076e6:	683a      	ldr	r2, [r7, #0]
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	4313      	orrs	r3, r2
 80076ec:	f043 0307 	orr.w	r3, r3, #7
 80076f0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	68fa      	ldr	r2, [r7, #12]
 80076f6:	609a      	str	r2, [r3, #8]
}
 80076f8:	bf00      	nop
 80076fa:	3714      	adds	r7, #20
 80076fc:	46bd      	mov	sp, r7
 80076fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007702:	4770      	bx	lr

08007704 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007704:	b480      	push	{r7}
 8007706:	b087      	sub	sp, #28
 8007708:	af00      	add	r7, sp, #0
 800770a:	60f8      	str	r0, [r7, #12]
 800770c:	60b9      	str	r1, [r7, #8]
 800770e:	607a      	str	r2, [r7, #4]
 8007710:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	689b      	ldr	r3, [r3, #8]
 8007716:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007718:	697b      	ldr	r3, [r7, #20]
 800771a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800771e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	021a      	lsls	r2, r3, #8
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	431a      	orrs	r2, r3
 8007728:	68bb      	ldr	r3, [r7, #8]
 800772a:	4313      	orrs	r3, r2
 800772c:	697a      	ldr	r2, [r7, #20]
 800772e:	4313      	orrs	r3, r2
 8007730:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	697a      	ldr	r2, [r7, #20]
 8007736:	609a      	str	r2, [r3, #8]
}
 8007738:	bf00      	nop
 800773a:	371c      	adds	r7, #28
 800773c:	46bd      	mov	sp, r7
 800773e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007742:	4770      	bx	lr

08007744 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007744:	b480      	push	{r7}
 8007746:	b085      	sub	sp, #20
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
 800774c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007754:	2b01      	cmp	r3, #1
 8007756:	d101      	bne.n	800775c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007758:	2302      	movs	r3, #2
 800775a:	e068      	b.n	800782e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2201      	movs	r2, #1
 8007760:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2202      	movs	r2, #2
 8007768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	685b      	ldr	r3, [r3, #4]
 8007772:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	689b      	ldr	r3, [r3, #8]
 800777a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	4a2e      	ldr	r2, [pc, #184]	; (800783c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007782:	4293      	cmp	r3, r2
 8007784:	d004      	beq.n	8007790 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	4a2d      	ldr	r2, [pc, #180]	; (8007840 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800778c:	4293      	cmp	r3, r2
 800778e:	d108      	bne.n	80077a2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007796:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	685b      	ldr	r3, [r3, #4]
 800779c:	68fa      	ldr	r2, [r7, #12]
 800779e:	4313      	orrs	r3, r2
 80077a0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077a8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80077aa:	683b      	ldr	r3, [r7, #0]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	68fa      	ldr	r2, [r7, #12]
 80077b0:	4313      	orrs	r3, r2
 80077b2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	68fa      	ldr	r2, [r7, #12]
 80077ba:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	4a1e      	ldr	r2, [pc, #120]	; (800783c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80077c2:	4293      	cmp	r3, r2
 80077c4:	d01d      	beq.n	8007802 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077ce:	d018      	beq.n	8007802 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	4a1b      	ldr	r2, [pc, #108]	; (8007844 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80077d6:	4293      	cmp	r3, r2
 80077d8:	d013      	beq.n	8007802 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	4a1a      	ldr	r2, [pc, #104]	; (8007848 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80077e0:	4293      	cmp	r3, r2
 80077e2:	d00e      	beq.n	8007802 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	4a18      	ldr	r2, [pc, #96]	; (800784c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d009      	beq.n	8007802 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	4a13      	ldr	r2, [pc, #76]	; (8007840 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80077f4:	4293      	cmp	r3, r2
 80077f6:	d004      	beq.n	8007802 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	4a14      	ldr	r2, [pc, #80]	; (8007850 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80077fe:	4293      	cmp	r3, r2
 8007800:	d10c      	bne.n	800781c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007802:	68bb      	ldr	r3, [r7, #8]
 8007804:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007808:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	689b      	ldr	r3, [r3, #8]
 800780e:	68ba      	ldr	r2, [r7, #8]
 8007810:	4313      	orrs	r3, r2
 8007812:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	68ba      	ldr	r2, [r7, #8]
 800781a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2201      	movs	r2, #1
 8007820:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2200      	movs	r2, #0
 8007828:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800782c:	2300      	movs	r3, #0
}
 800782e:	4618      	mov	r0, r3
 8007830:	3714      	adds	r7, #20
 8007832:	46bd      	mov	sp, r7
 8007834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007838:	4770      	bx	lr
 800783a:	bf00      	nop
 800783c:	40012c00 	.word	0x40012c00
 8007840:	40013400 	.word	0x40013400
 8007844:	40000400 	.word	0x40000400
 8007848:	40000800 	.word	0x40000800
 800784c:	40000c00 	.word	0x40000c00
 8007850:	40014000 	.word	0x40014000

08007854 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007854:	b480      	push	{r7}
 8007856:	b083      	sub	sp, #12
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800785c:	bf00      	nop
 800785e:	370c      	adds	r7, #12
 8007860:	46bd      	mov	sp, r7
 8007862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007866:	4770      	bx	lr

08007868 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007868:	b480      	push	{r7}
 800786a:	b083      	sub	sp, #12
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007870:	bf00      	nop
 8007872:	370c      	adds	r7, #12
 8007874:	46bd      	mov	sp, r7
 8007876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787a:	4770      	bx	lr

0800787c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800787c:	b480      	push	{r7}
 800787e:	b083      	sub	sp, #12
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007884:	bf00      	nop
 8007886:	370c      	adds	r7, #12
 8007888:	46bd      	mov	sp, r7
 800788a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788e:	4770      	bx	lr

08007890 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b082      	sub	sp, #8
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d101      	bne.n	80078a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800789e:	2301      	movs	r3, #1
 80078a0:	e040      	b.n	8007924 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d106      	bne.n	80078b8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2200      	movs	r2, #0
 80078ae:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80078b2:	6878      	ldr	r0, [r7, #4]
 80078b4:	f7fb fe78 	bl	80035a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	2224      	movs	r2, #36	; 0x24
 80078bc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	681a      	ldr	r2, [r3, #0]
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f022 0201 	bic.w	r2, r2, #1
 80078cc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80078ce:	6878      	ldr	r0, [r7, #4]
 80078d0:	f000 f82c 	bl	800792c <UART_SetConfig>
 80078d4:	4603      	mov	r3, r0
 80078d6:	2b01      	cmp	r3, #1
 80078d8:	d101      	bne.n	80078de <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80078da:	2301      	movs	r3, #1
 80078dc:	e022      	b.n	8007924 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d002      	beq.n	80078ec <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80078e6:	6878      	ldr	r0, [r7, #4]
 80078e8:	f000 fad8 	bl	8007e9c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	685a      	ldr	r2, [r3, #4]
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80078fa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	689a      	ldr	r2, [r3, #8]
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800790a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	681a      	ldr	r2, [r3, #0]
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	f042 0201 	orr.w	r2, r2, #1
 800791a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800791c:	6878      	ldr	r0, [r7, #4]
 800791e:	f000 fb5f 	bl	8007fe0 <UART_CheckIdleState>
 8007922:	4603      	mov	r3, r0
}
 8007924:	4618      	mov	r0, r3
 8007926:	3708      	adds	r7, #8
 8007928:	46bd      	mov	sp, r7
 800792a:	bd80      	pop	{r7, pc}

0800792c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800792c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007930:	b08a      	sub	sp, #40	; 0x28
 8007932:	af00      	add	r7, sp, #0
 8007934:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007936:	2300      	movs	r3, #0
 8007938:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	689a      	ldr	r2, [r3, #8]
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	691b      	ldr	r3, [r3, #16]
 8007944:	431a      	orrs	r2, r3
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	695b      	ldr	r3, [r3, #20]
 800794a:	431a      	orrs	r2, r3
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	69db      	ldr	r3, [r3, #28]
 8007950:	4313      	orrs	r3, r2
 8007952:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	681a      	ldr	r2, [r3, #0]
 800795a:	4ba4      	ldr	r3, [pc, #656]	; (8007bec <UART_SetConfig+0x2c0>)
 800795c:	4013      	ands	r3, r2
 800795e:	68fa      	ldr	r2, [r7, #12]
 8007960:	6812      	ldr	r2, [r2, #0]
 8007962:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007964:	430b      	orrs	r3, r1
 8007966:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	685b      	ldr	r3, [r3, #4]
 800796e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	68da      	ldr	r2, [r3, #12]
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	430a      	orrs	r2, r1
 800797c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	699b      	ldr	r3, [r3, #24]
 8007982:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	4a99      	ldr	r2, [pc, #612]	; (8007bf0 <UART_SetConfig+0x2c4>)
 800798a:	4293      	cmp	r3, r2
 800798c:	d004      	beq.n	8007998 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	6a1b      	ldr	r3, [r3, #32]
 8007992:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007994:	4313      	orrs	r3, r2
 8007996:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	689b      	ldr	r3, [r3, #8]
 800799e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80079a8:	430a      	orrs	r2, r1
 80079aa:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	4a90      	ldr	r2, [pc, #576]	; (8007bf4 <UART_SetConfig+0x2c8>)
 80079b2:	4293      	cmp	r3, r2
 80079b4:	d126      	bne.n	8007a04 <UART_SetConfig+0xd8>
 80079b6:	4b90      	ldr	r3, [pc, #576]	; (8007bf8 <UART_SetConfig+0x2cc>)
 80079b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80079bc:	f003 0303 	and.w	r3, r3, #3
 80079c0:	2b03      	cmp	r3, #3
 80079c2:	d81b      	bhi.n	80079fc <UART_SetConfig+0xd0>
 80079c4:	a201      	add	r2, pc, #4	; (adr r2, 80079cc <UART_SetConfig+0xa0>)
 80079c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079ca:	bf00      	nop
 80079cc:	080079dd 	.word	0x080079dd
 80079d0:	080079ed 	.word	0x080079ed
 80079d4:	080079e5 	.word	0x080079e5
 80079d8:	080079f5 	.word	0x080079f5
 80079dc:	2301      	movs	r3, #1
 80079de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80079e2:	e116      	b.n	8007c12 <UART_SetConfig+0x2e6>
 80079e4:	2302      	movs	r3, #2
 80079e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80079ea:	e112      	b.n	8007c12 <UART_SetConfig+0x2e6>
 80079ec:	2304      	movs	r3, #4
 80079ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80079f2:	e10e      	b.n	8007c12 <UART_SetConfig+0x2e6>
 80079f4:	2308      	movs	r3, #8
 80079f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80079fa:	e10a      	b.n	8007c12 <UART_SetConfig+0x2e6>
 80079fc:	2310      	movs	r3, #16
 80079fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007a02:	e106      	b.n	8007c12 <UART_SetConfig+0x2e6>
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	4a7c      	ldr	r2, [pc, #496]	; (8007bfc <UART_SetConfig+0x2d0>)
 8007a0a:	4293      	cmp	r3, r2
 8007a0c:	d138      	bne.n	8007a80 <UART_SetConfig+0x154>
 8007a0e:	4b7a      	ldr	r3, [pc, #488]	; (8007bf8 <UART_SetConfig+0x2cc>)
 8007a10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a14:	f003 030c 	and.w	r3, r3, #12
 8007a18:	2b0c      	cmp	r3, #12
 8007a1a:	d82d      	bhi.n	8007a78 <UART_SetConfig+0x14c>
 8007a1c:	a201      	add	r2, pc, #4	; (adr r2, 8007a24 <UART_SetConfig+0xf8>)
 8007a1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a22:	bf00      	nop
 8007a24:	08007a59 	.word	0x08007a59
 8007a28:	08007a79 	.word	0x08007a79
 8007a2c:	08007a79 	.word	0x08007a79
 8007a30:	08007a79 	.word	0x08007a79
 8007a34:	08007a69 	.word	0x08007a69
 8007a38:	08007a79 	.word	0x08007a79
 8007a3c:	08007a79 	.word	0x08007a79
 8007a40:	08007a79 	.word	0x08007a79
 8007a44:	08007a61 	.word	0x08007a61
 8007a48:	08007a79 	.word	0x08007a79
 8007a4c:	08007a79 	.word	0x08007a79
 8007a50:	08007a79 	.word	0x08007a79
 8007a54:	08007a71 	.word	0x08007a71
 8007a58:	2300      	movs	r3, #0
 8007a5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007a5e:	e0d8      	b.n	8007c12 <UART_SetConfig+0x2e6>
 8007a60:	2302      	movs	r3, #2
 8007a62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007a66:	e0d4      	b.n	8007c12 <UART_SetConfig+0x2e6>
 8007a68:	2304      	movs	r3, #4
 8007a6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007a6e:	e0d0      	b.n	8007c12 <UART_SetConfig+0x2e6>
 8007a70:	2308      	movs	r3, #8
 8007a72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007a76:	e0cc      	b.n	8007c12 <UART_SetConfig+0x2e6>
 8007a78:	2310      	movs	r3, #16
 8007a7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007a7e:	e0c8      	b.n	8007c12 <UART_SetConfig+0x2e6>
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	4a5e      	ldr	r2, [pc, #376]	; (8007c00 <UART_SetConfig+0x2d4>)
 8007a86:	4293      	cmp	r3, r2
 8007a88:	d125      	bne.n	8007ad6 <UART_SetConfig+0x1aa>
 8007a8a:	4b5b      	ldr	r3, [pc, #364]	; (8007bf8 <UART_SetConfig+0x2cc>)
 8007a8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a90:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007a94:	2b30      	cmp	r3, #48	; 0x30
 8007a96:	d016      	beq.n	8007ac6 <UART_SetConfig+0x19a>
 8007a98:	2b30      	cmp	r3, #48	; 0x30
 8007a9a:	d818      	bhi.n	8007ace <UART_SetConfig+0x1a2>
 8007a9c:	2b20      	cmp	r3, #32
 8007a9e:	d00a      	beq.n	8007ab6 <UART_SetConfig+0x18a>
 8007aa0:	2b20      	cmp	r3, #32
 8007aa2:	d814      	bhi.n	8007ace <UART_SetConfig+0x1a2>
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d002      	beq.n	8007aae <UART_SetConfig+0x182>
 8007aa8:	2b10      	cmp	r3, #16
 8007aaa:	d008      	beq.n	8007abe <UART_SetConfig+0x192>
 8007aac:	e00f      	b.n	8007ace <UART_SetConfig+0x1a2>
 8007aae:	2300      	movs	r3, #0
 8007ab0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007ab4:	e0ad      	b.n	8007c12 <UART_SetConfig+0x2e6>
 8007ab6:	2302      	movs	r3, #2
 8007ab8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007abc:	e0a9      	b.n	8007c12 <UART_SetConfig+0x2e6>
 8007abe:	2304      	movs	r3, #4
 8007ac0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007ac4:	e0a5      	b.n	8007c12 <UART_SetConfig+0x2e6>
 8007ac6:	2308      	movs	r3, #8
 8007ac8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007acc:	e0a1      	b.n	8007c12 <UART_SetConfig+0x2e6>
 8007ace:	2310      	movs	r3, #16
 8007ad0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007ad4:	e09d      	b.n	8007c12 <UART_SetConfig+0x2e6>
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	4a4a      	ldr	r2, [pc, #296]	; (8007c04 <UART_SetConfig+0x2d8>)
 8007adc:	4293      	cmp	r3, r2
 8007ade:	d125      	bne.n	8007b2c <UART_SetConfig+0x200>
 8007ae0:	4b45      	ldr	r3, [pc, #276]	; (8007bf8 <UART_SetConfig+0x2cc>)
 8007ae2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ae6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007aea:	2bc0      	cmp	r3, #192	; 0xc0
 8007aec:	d016      	beq.n	8007b1c <UART_SetConfig+0x1f0>
 8007aee:	2bc0      	cmp	r3, #192	; 0xc0
 8007af0:	d818      	bhi.n	8007b24 <UART_SetConfig+0x1f8>
 8007af2:	2b80      	cmp	r3, #128	; 0x80
 8007af4:	d00a      	beq.n	8007b0c <UART_SetConfig+0x1e0>
 8007af6:	2b80      	cmp	r3, #128	; 0x80
 8007af8:	d814      	bhi.n	8007b24 <UART_SetConfig+0x1f8>
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d002      	beq.n	8007b04 <UART_SetConfig+0x1d8>
 8007afe:	2b40      	cmp	r3, #64	; 0x40
 8007b00:	d008      	beq.n	8007b14 <UART_SetConfig+0x1e8>
 8007b02:	e00f      	b.n	8007b24 <UART_SetConfig+0x1f8>
 8007b04:	2300      	movs	r3, #0
 8007b06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007b0a:	e082      	b.n	8007c12 <UART_SetConfig+0x2e6>
 8007b0c:	2302      	movs	r3, #2
 8007b0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007b12:	e07e      	b.n	8007c12 <UART_SetConfig+0x2e6>
 8007b14:	2304      	movs	r3, #4
 8007b16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007b1a:	e07a      	b.n	8007c12 <UART_SetConfig+0x2e6>
 8007b1c:	2308      	movs	r3, #8
 8007b1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007b22:	e076      	b.n	8007c12 <UART_SetConfig+0x2e6>
 8007b24:	2310      	movs	r3, #16
 8007b26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007b2a:	e072      	b.n	8007c12 <UART_SetConfig+0x2e6>
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	4a35      	ldr	r2, [pc, #212]	; (8007c08 <UART_SetConfig+0x2dc>)
 8007b32:	4293      	cmp	r3, r2
 8007b34:	d12a      	bne.n	8007b8c <UART_SetConfig+0x260>
 8007b36:	4b30      	ldr	r3, [pc, #192]	; (8007bf8 <UART_SetConfig+0x2cc>)
 8007b38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b3c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b40:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007b44:	d01a      	beq.n	8007b7c <UART_SetConfig+0x250>
 8007b46:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007b4a:	d81b      	bhi.n	8007b84 <UART_SetConfig+0x258>
 8007b4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b50:	d00c      	beq.n	8007b6c <UART_SetConfig+0x240>
 8007b52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b56:	d815      	bhi.n	8007b84 <UART_SetConfig+0x258>
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d003      	beq.n	8007b64 <UART_SetConfig+0x238>
 8007b5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007b60:	d008      	beq.n	8007b74 <UART_SetConfig+0x248>
 8007b62:	e00f      	b.n	8007b84 <UART_SetConfig+0x258>
 8007b64:	2300      	movs	r3, #0
 8007b66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007b6a:	e052      	b.n	8007c12 <UART_SetConfig+0x2e6>
 8007b6c:	2302      	movs	r3, #2
 8007b6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007b72:	e04e      	b.n	8007c12 <UART_SetConfig+0x2e6>
 8007b74:	2304      	movs	r3, #4
 8007b76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007b7a:	e04a      	b.n	8007c12 <UART_SetConfig+0x2e6>
 8007b7c:	2308      	movs	r3, #8
 8007b7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007b82:	e046      	b.n	8007c12 <UART_SetConfig+0x2e6>
 8007b84:	2310      	movs	r3, #16
 8007b86:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007b8a:	e042      	b.n	8007c12 <UART_SetConfig+0x2e6>
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	4a17      	ldr	r2, [pc, #92]	; (8007bf0 <UART_SetConfig+0x2c4>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d13a      	bne.n	8007c0c <UART_SetConfig+0x2e0>
 8007b96:	4b18      	ldr	r3, [pc, #96]	; (8007bf8 <UART_SetConfig+0x2cc>)
 8007b98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b9c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007ba0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007ba4:	d01a      	beq.n	8007bdc <UART_SetConfig+0x2b0>
 8007ba6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007baa:	d81b      	bhi.n	8007be4 <UART_SetConfig+0x2b8>
 8007bac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007bb0:	d00c      	beq.n	8007bcc <UART_SetConfig+0x2a0>
 8007bb2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007bb6:	d815      	bhi.n	8007be4 <UART_SetConfig+0x2b8>
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d003      	beq.n	8007bc4 <UART_SetConfig+0x298>
 8007bbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007bc0:	d008      	beq.n	8007bd4 <UART_SetConfig+0x2a8>
 8007bc2:	e00f      	b.n	8007be4 <UART_SetConfig+0x2b8>
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007bca:	e022      	b.n	8007c12 <UART_SetConfig+0x2e6>
 8007bcc:	2302      	movs	r3, #2
 8007bce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007bd2:	e01e      	b.n	8007c12 <UART_SetConfig+0x2e6>
 8007bd4:	2304      	movs	r3, #4
 8007bd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007bda:	e01a      	b.n	8007c12 <UART_SetConfig+0x2e6>
 8007bdc:	2308      	movs	r3, #8
 8007bde:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007be2:	e016      	b.n	8007c12 <UART_SetConfig+0x2e6>
 8007be4:	2310      	movs	r3, #16
 8007be6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007bea:	e012      	b.n	8007c12 <UART_SetConfig+0x2e6>
 8007bec:	efff69f3 	.word	0xefff69f3
 8007bf0:	40008000 	.word	0x40008000
 8007bf4:	40013800 	.word	0x40013800
 8007bf8:	40021000 	.word	0x40021000
 8007bfc:	40004400 	.word	0x40004400
 8007c00:	40004800 	.word	0x40004800
 8007c04:	40004c00 	.word	0x40004c00
 8007c08:	40005000 	.word	0x40005000
 8007c0c:	2310      	movs	r3, #16
 8007c0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	4a9f      	ldr	r2, [pc, #636]	; (8007e94 <UART_SetConfig+0x568>)
 8007c18:	4293      	cmp	r3, r2
 8007c1a:	d17a      	bne.n	8007d12 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007c1c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007c20:	2b08      	cmp	r3, #8
 8007c22:	d824      	bhi.n	8007c6e <UART_SetConfig+0x342>
 8007c24:	a201      	add	r2, pc, #4	; (adr r2, 8007c2c <UART_SetConfig+0x300>)
 8007c26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c2a:	bf00      	nop
 8007c2c:	08007c51 	.word	0x08007c51
 8007c30:	08007c6f 	.word	0x08007c6f
 8007c34:	08007c59 	.word	0x08007c59
 8007c38:	08007c6f 	.word	0x08007c6f
 8007c3c:	08007c5f 	.word	0x08007c5f
 8007c40:	08007c6f 	.word	0x08007c6f
 8007c44:	08007c6f 	.word	0x08007c6f
 8007c48:	08007c6f 	.word	0x08007c6f
 8007c4c:	08007c67 	.word	0x08007c67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007c50:	f7fd fdaa 	bl	80057a8 <HAL_RCC_GetPCLK1Freq>
 8007c54:	61f8      	str	r0, [r7, #28]
        break;
 8007c56:	e010      	b.n	8007c7a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007c58:	4b8f      	ldr	r3, [pc, #572]	; (8007e98 <UART_SetConfig+0x56c>)
 8007c5a:	61fb      	str	r3, [r7, #28]
        break;
 8007c5c:	e00d      	b.n	8007c7a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007c5e:	f7fd fd0b 	bl	8005678 <HAL_RCC_GetSysClockFreq>
 8007c62:	61f8      	str	r0, [r7, #28]
        break;
 8007c64:	e009      	b.n	8007c7a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007c6a:	61fb      	str	r3, [r7, #28]
        break;
 8007c6c:	e005      	b.n	8007c7a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8007c6e:	2300      	movs	r3, #0
 8007c70:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007c72:	2301      	movs	r3, #1
 8007c74:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007c78:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007c7a:	69fb      	ldr	r3, [r7, #28]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	f000 80fb 	beq.w	8007e78 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	685a      	ldr	r2, [r3, #4]
 8007c86:	4613      	mov	r3, r2
 8007c88:	005b      	lsls	r3, r3, #1
 8007c8a:	4413      	add	r3, r2
 8007c8c:	69fa      	ldr	r2, [r7, #28]
 8007c8e:	429a      	cmp	r2, r3
 8007c90:	d305      	bcc.n	8007c9e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	685b      	ldr	r3, [r3, #4]
 8007c96:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007c98:	69fa      	ldr	r2, [r7, #28]
 8007c9a:	429a      	cmp	r2, r3
 8007c9c:	d903      	bls.n	8007ca6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007ca4:	e0e8      	b.n	8007e78 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007ca6:	69fb      	ldr	r3, [r7, #28]
 8007ca8:	2200      	movs	r2, #0
 8007caa:	461c      	mov	r4, r3
 8007cac:	4615      	mov	r5, r2
 8007cae:	f04f 0200 	mov.w	r2, #0
 8007cb2:	f04f 0300 	mov.w	r3, #0
 8007cb6:	022b      	lsls	r3, r5, #8
 8007cb8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007cbc:	0222      	lsls	r2, r4, #8
 8007cbe:	68f9      	ldr	r1, [r7, #12]
 8007cc0:	6849      	ldr	r1, [r1, #4]
 8007cc2:	0849      	lsrs	r1, r1, #1
 8007cc4:	2000      	movs	r0, #0
 8007cc6:	4688      	mov	r8, r1
 8007cc8:	4681      	mov	r9, r0
 8007cca:	eb12 0a08 	adds.w	sl, r2, r8
 8007cce:	eb43 0b09 	adc.w	fp, r3, r9
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	685b      	ldr	r3, [r3, #4]
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	603b      	str	r3, [r7, #0]
 8007cda:	607a      	str	r2, [r7, #4]
 8007cdc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ce0:	4650      	mov	r0, sl
 8007ce2:	4659      	mov	r1, fp
 8007ce4:	f7f9 f8d2 	bl	8000e8c <__aeabi_uldivmod>
 8007ce8:	4602      	mov	r2, r0
 8007cea:	460b      	mov	r3, r1
 8007cec:	4613      	mov	r3, r2
 8007cee:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007cf0:	69bb      	ldr	r3, [r7, #24]
 8007cf2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007cf6:	d308      	bcc.n	8007d0a <UART_SetConfig+0x3de>
 8007cf8:	69bb      	ldr	r3, [r7, #24]
 8007cfa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007cfe:	d204      	bcs.n	8007d0a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	69ba      	ldr	r2, [r7, #24]
 8007d06:	60da      	str	r2, [r3, #12]
 8007d08:	e0b6      	b.n	8007e78 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8007d0a:	2301      	movs	r3, #1
 8007d0c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007d10:	e0b2      	b.n	8007e78 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	69db      	ldr	r3, [r3, #28]
 8007d16:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d1a:	d15e      	bne.n	8007dda <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007d1c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007d20:	2b08      	cmp	r3, #8
 8007d22:	d828      	bhi.n	8007d76 <UART_SetConfig+0x44a>
 8007d24:	a201      	add	r2, pc, #4	; (adr r2, 8007d2c <UART_SetConfig+0x400>)
 8007d26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d2a:	bf00      	nop
 8007d2c:	08007d51 	.word	0x08007d51
 8007d30:	08007d59 	.word	0x08007d59
 8007d34:	08007d61 	.word	0x08007d61
 8007d38:	08007d77 	.word	0x08007d77
 8007d3c:	08007d67 	.word	0x08007d67
 8007d40:	08007d77 	.word	0x08007d77
 8007d44:	08007d77 	.word	0x08007d77
 8007d48:	08007d77 	.word	0x08007d77
 8007d4c:	08007d6f 	.word	0x08007d6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d50:	f7fd fd2a 	bl	80057a8 <HAL_RCC_GetPCLK1Freq>
 8007d54:	61f8      	str	r0, [r7, #28]
        break;
 8007d56:	e014      	b.n	8007d82 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007d58:	f7fd fd3c 	bl	80057d4 <HAL_RCC_GetPCLK2Freq>
 8007d5c:	61f8      	str	r0, [r7, #28]
        break;
 8007d5e:	e010      	b.n	8007d82 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007d60:	4b4d      	ldr	r3, [pc, #308]	; (8007e98 <UART_SetConfig+0x56c>)
 8007d62:	61fb      	str	r3, [r7, #28]
        break;
 8007d64:	e00d      	b.n	8007d82 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d66:	f7fd fc87 	bl	8005678 <HAL_RCC_GetSysClockFreq>
 8007d6a:	61f8      	str	r0, [r7, #28]
        break;
 8007d6c:	e009      	b.n	8007d82 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007d72:	61fb      	str	r3, [r7, #28]
        break;
 8007d74:	e005      	b.n	8007d82 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007d76:	2300      	movs	r3, #0
 8007d78:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007d7a:	2301      	movs	r3, #1
 8007d7c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007d80:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007d82:	69fb      	ldr	r3, [r7, #28]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d077      	beq.n	8007e78 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007d88:	69fb      	ldr	r3, [r7, #28]
 8007d8a:	005a      	lsls	r2, r3, #1
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	685b      	ldr	r3, [r3, #4]
 8007d90:	085b      	lsrs	r3, r3, #1
 8007d92:	441a      	add	r2, r3
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	685b      	ldr	r3, [r3, #4]
 8007d98:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d9c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007d9e:	69bb      	ldr	r3, [r7, #24]
 8007da0:	2b0f      	cmp	r3, #15
 8007da2:	d916      	bls.n	8007dd2 <UART_SetConfig+0x4a6>
 8007da4:	69bb      	ldr	r3, [r7, #24]
 8007da6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007daa:	d212      	bcs.n	8007dd2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007dac:	69bb      	ldr	r3, [r7, #24]
 8007dae:	b29b      	uxth	r3, r3
 8007db0:	f023 030f 	bic.w	r3, r3, #15
 8007db4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007db6:	69bb      	ldr	r3, [r7, #24]
 8007db8:	085b      	lsrs	r3, r3, #1
 8007dba:	b29b      	uxth	r3, r3
 8007dbc:	f003 0307 	and.w	r3, r3, #7
 8007dc0:	b29a      	uxth	r2, r3
 8007dc2:	8afb      	ldrh	r3, [r7, #22]
 8007dc4:	4313      	orrs	r3, r2
 8007dc6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	8afa      	ldrh	r2, [r7, #22]
 8007dce:	60da      	str	r2, [r3, #12]
 8007dd0:	e052      	b.n	8007e78 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007dd2:	2301      	movs	r3, #1
 8007dd4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007dd8:	e04e      	b.n	8007e78 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007dda:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007dde:	2b08      	cmp	r3, #8
 8007de0:	d827      	bhi.n	8007e32 <UART_SetConfig+0x506>
 8007de2:	a201      	add	r2, pc, #4	; (adr r2, 8007de8 <UART_SetConfig+0x4bc>)
 8007de4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007de8:	08007e0d 	.word	0x08007e0d
 8007dec:	08007e15 	.word	0x08007e15
 8007df0:	08007e1d 	.word	0x08007e1d
 8007df4:	08007e33 	.word	0x08007e33
 8007df8:	08007e23 	.word	0x08007e23
 8007dfc:	08007e33 	.word	0x08007e33
 8007e00:	08007e33 	.word	0x08007e33
 8007e04:	08007e33 	.word	0x08007e33
 8007e08:	08007e2b 	.word	0x08007e2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e0c:	f7fd fccc 	bl	80057a8 <HAL_RCC_GetPCLK1Freq>
 8007e10:	61f8      	str	r0, [r7, #28]
        break;
 8007e12:	e014      	b.n	8007e3e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007e14:	f7fd fcde 	bl	80057d4 <HAL_RCC_GetPCLK2Freq>
 8007e18:	61f8      	str	r0, [r7, #28]
        break;
 8007e1a:	e010      	b.n	8007e3e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e1c:	4b1e      	ldr	r3, [pc, #120]	; (8007e98 <UART_SetConfig+0x56c>)
 8007e1e:	61fb      	str	r3, [r7, #28]
        break;
 8007e20:	e00d      	b.n	8007e3e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e22:	f7fd fc29 	bl	8005678 <HAL_RCC_GetSysClockFreq>
 8007e26:	61f8      	str	r0, [r7, #28]
        break;
 8007e28:	e009      	b.n	8007e3e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007e2e:	61fb      	str	r3, [r7, #28]
        break;
 8007e30:	e005      	b.n	8007e3e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007e32:	2300      	movs	r3, #0
 8007e34:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007e36:	2301      	movs	r3, #1
 8007e38:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007e3c:	bf00      	nop
    }

    if (pclk != 0U)
 8007e3e:	69fb      	ldr	r3, [r7, #28]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d019      	beq.n	8007e78 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	685b      	ldr	r3, [r3, #4]
 8007e48:	085a      	lsrs	r2, r3, #1
 8007e4a:	69fb      	ldr	r3, [r7, #28]
 8007e4c:	441a      	add	r2, r3
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	685b      	ldr	r3, [r3, #4]
 8007e52:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e56:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007e58:	69bb      	ldr	r3, [r7, #24]
 8007e5a:	2b0f      	cmp	r3, #15
 8007e5c:	d909      	bls.n	8007e72 <UART_SetConfig+0x546>
 8007e5e:	69bb      	ldr	r3, [r7, #24]
 8007e60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007e64:	d205      	bcs.n	8007e72 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007e66:	69bb      	ldr	r3, [r7, #24]
 8007e68:	b29a      	uxth	r2, r3
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	60da      	str	r2, [r3, #12]
 8007e70:	e002      	b.n	8007e78 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007e72:	2301      	movs	r3, #1
 8007e74:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	2200      	movs	r2, #0
 8007e82:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007e84:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8007e88:	4618      	mov	r0, r3
 8007e8a:	3728      	adds	r7, #40	; 0x28
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007e92:	bf00      	nop
 8007e94:	40008000 	.word	0x40008000
 8007e98:	00f42400 	.word	0x00f42400

08007e9c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007e9c:	b480      	push	{r7}
 8007e9e:	b083      	sub	sp, #12
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ea8:	f003 0301 	and.w	r3, r3, #1
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d00a      	beq.n	8007ec6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	685b      	ldr	r3, [r3, #4]
 8007eb6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	430a      	orrs	r2, r1
 8007ec4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eca:	f003 0302 	and.w	r3, r3, #2
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d00a      	beq.n	8007ee8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	685b      	ldr	r3, [r3, #4]
 8007ed8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	430a      	orrs	r2, r1
 8007ee6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eec:	f003 0304 	and.w	r3, r3, #4
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d00a      	beq.n	8007f0a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	685b      	ldr	r3, [r3, #4]
 8007efa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	430a      	orrs	r2, r1
 8007f08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f0e:	f003 0308 	and.w	r3, r3, #8
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d00a      	beq.n	8007f2c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	685b      	ldr	r3, [r3, #4]
 8007f1c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	430a      	orrs	r2, r1
 8007f2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f30:	f003 0310 	and.w	r3, r3, #16
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d00a      	beq.n	8007f4e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	689b      	ldr	r3, [r3, #8]
 8007f3e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	430a      	orrs	r2, r1
 8007f4c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f52:	f003 0320 	and.w	r3, r3, #32
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d00a      	beq.n	8007f70 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	689b      	ldr	r3, [r3, #8]
 8007f60:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	430a      	orrs	r2, r1
 8007f6e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d01a      	beq.n	8007fb2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	685b      	ldr	r3, [r3, #4]
 8007f82:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	430a      	orrs	r2, r1
 8007f90:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f96:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007f9a:	d10a      	bne.n	8007fb2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	685b      	ldr	r3, [r3, #4]
 8007fa2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	430a      	orrs	r2, r1
 8007fb0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d00a      	beq.n	8007fd4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	685b      	ldr	r3, [r3, #4]
 8007fc4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	430a      	orrs	r2, r1
 8007fd2:	605a      	str	r2, [r3, #4]
  }
}
 8007fd4:	bf00      	nop
 8007fd6:	370c      	adds	r7, #12
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fde:	4770      	bx	lr

08007fe0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b086      	sub	sp, #24
 8007fe4:	af02      	add	r7, sp, #8
 8007fe6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2200      	movs	r2, #0
 8007fec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007ff0:	f7fb fc2a 	bl	8003848 <HAL_GetTick>
 8007ff4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	f003 0308 	and.w	r3, r3, #8
 8008000:	2b08      	cmp	r3, #8
 8008002:	d10e      	bne.n	8008022 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008004:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008008:	9300      	str	r3, [sp, #0]
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	2200      	movs	r2, #0
 800800e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008012:	6878      	ldr	r0, [r7, #4]
 8008014:	f000 f82d 	bl	8008072 <UART_WaitOnFlagUntilTimeout>
 8008018:	4603      	mov	r3, r0
 800801a:	2b00      	cmp	r3, #0
 800801c:	d001      	beq.n	8008022 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800801e:	2303      	movs	r3, #3
 8008020:	e023      	b.n	800806a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f003 0304 	and.w	r3, r3, #4
 800802c:	2b04      	cmp	r3, #4
 800802e:	d10e      	bne.n	800804e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008030:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008034:	9300      	str	r3, [sp, #0]
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	2200      	movs	r2, #0
 800803a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800803e:	6878      	ldr	r0, [r7, #4]
 8008040:	f000 f817 	bl	8008072 <UART_WaitOnFlagUntilTimeout>
 8008044:	4603      	mov	r3, r0
 8008046:	2b00      	cmp	r3, #0
 8008048:	d001      	beq.n	800804e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800804a:	2303      	movs	r3, #3
 800804c:	e00d      	b.n	800806a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	2220      	movs	r2, #32
 8008052:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2220      	movs	r2, #32
 8008058:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2200      	movs	r2, #0
 800805e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2200      	movs	r2, #0
 8008064:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8008068:	2300      	movs	r3, #0
}
 800806a:	4618      	mov	r0, r3
 800806c:	3710      	adds	r7, #16
 800806e:	46bd      	mov	sp, r7
 8008070:	bd80      	pop	{r7, pc}

08008072 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008072:	b580      	push	{r7, lr}
 8008074:	b09c      	sub	sp, #112	; 0x70
 8008076:	af00      	add	r7, sp, #0
 8008078:	60f8      	str	r0, [r7, #12]
 800807a:	60b9      	str	r1, [r7, #8]
 800807c:	603b      	str	r3, [r7, #0]
 800807e:	4613      	mov	r3, r2
 8008080:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008082:	e0a5      	b.n	80081d0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008084:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800808a:	f000 80a1 	beq.w	80081d0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800808e:	f7fb fbdb 	bl	8003848 <HAL_GetTick>
 8008092:	4602      	mov	r2, r0
 8008094:	683b      	ldr	r3, [r7, #0]
 8008096:	1ad3      	subs	r3, r2, r3
 8008098:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800809a:	429a      	cmp	r2, r3
 800809c:	d302      	bcc.n	80080a4 <UART_WaitOnFlagUntilTimeout+0x32>
 800809e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d13e      	bne.n	8008122 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80080ac:	e853 3f00 	ldrex	r3, [r3]
 80080b0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80080b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80080b4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80080b8:	667b      	str	r3, [r7, #100]	; 0x64
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	461a      	mov	r2, r3
 80080c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80080c2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80080c4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080c6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80080c8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80080ca:	e841 2300 	strex	r3, r2, [r1]
 80080ce:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80080d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d1e6      	bne.n	80080a4 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	3308      	adds	r3, #8
 80080dc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80080e0:	e853 3f00 	ldrex	r3, [r3]
 80080e4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80080e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080e8:	f023 0301 	bic.w	r3, r3, #1
 80080ec:	663b      	str	r3, [r7, #96]	; 0x60
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	3308      	adds	r3, #8
 80080f4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80080f6:	64ba      	str	r2, [r7, #72]	; 0x48
 80080f8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080fa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80080fc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80080fe:	e841 2300 	strex	r3, r2, [r1]
 8008102:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008104:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008106:	2b00      	cmp	r3, #0
 8008108:	d1e5      	bne.n	80080d6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	2220      	movs	r2, #32
 800810e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	2220      	movs	r2, #32
 8008114:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	2200      	movs	r2, #0
 800811a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800811e:	2303      	movs	r3, #3
 8008120:	e067      	b.n	80081f2 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f003 0304 	and.w	r3, r3, #4
 800812c:	2b00      	cmp	r3, #0
 800812e:	d04f      	beq.n	80081d0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	69db      	ldr	r3, [r3, #28]
 8008136:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800813a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800813e:	d147      	bne.n	80081d0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008148:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008150:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008152:	e853 3f00 	ldrex	r3, [r3]
 8008156:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800815a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800815e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	461a      	mov	r2, r3
 8008166:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008168:	637b      	str	r3, [r7, #52]	; 0x34
 800816a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800816c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800816e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008170:	e841 2300 	strex	r3, r2, [r1]
 8008174:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008176:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008178:	2b00      	cmp	r3, #0
 800817a:	d1e6      	bne.n	800814a <UART_WaitOnFlagUntilTimeout+0xd8>
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	3308      	adds	r3, #8
 8008182:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008184:	697b      	ldr	r3, [r7, #20]
 8008186:	e853 3f00 	ldrex	r3, [r3]
 800818a:	613b      	str	r3, [r7, #16]
   return(result);
 800818c:	693b      	ldr	r3, [r7, #16]
 800818e:	f023 0301 	bic.w	r3, r3, #1
 8008192:	66bb      	str	r3, [r7, #104]	; 0x68
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	3308      	adds	r3, #8
 800819a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800819c:	623a      	str	r2, [r7, #32]
 800819e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081a0:	69f9      	ldr	r1, [r7, #28]
 80081a2:	6a3a      	ldr	r2, [r7, #32]
 80081a4:	e841 2300 	strex	r3, r2, [r1]
 80081a8:	61bb      	str	r3, [r7, #24]
   return(result);
 80081aa:	69bb      	ldr	r3, [r7, #24]
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d1e5      	bne.n	800817c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	2220      	movs	r2, #32
 80081b4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	2220      	movs	r2, #32
 80081ba:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	2220      	movs	r2, #32
 80081c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	2200      	movs	r2, #0
 80081c8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80081cc:	2303      	movs	r3, #3
 80081ce:	e010      	b.n	80081f2 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	69da      	ldr	r2, [r3, #28]
 80081d6:	68bb      	ldr	r3, [r7, #8]
 80081d8:	4013      	ands	r3, r2
 80081da:	68ba      	ldr	r2, [r7, #8]
 80081dc:	429a      	cmp	r2, r3
 80081de:	bf0c      	ite	eq
 80081e0:	2301      	moveq	r3, #1
 80081e2:	2300      	movne	r3, #0
 80081e4:	b2db      	uxtb	r3, r3
 80081e6:	461a      	mov	r2, r3
 80081e8:	79fb      	ldrb	r3, [r7, #7]
 80081ea:	429a      	cmp	r2, r3
 80081ec:	f43f af4a 	beq.w	8008084 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80081f0:	2300      	movs	r3, #0
}
 80081f2:	4618      	mov	r0, r3
 80081f4:	3770      	adds	r7, #112	; 0x70
 80081f6:	46bd      	mov	sp, r7
 80081f8:	bd80      	pop	{r7, pc}
	...

080081fc <iNemoEngine_gbias_init>:
 80081fc:	b430      	push	{r4, r5}
 80081fe:	4b1f      	ldr	r3, [pc, #124]	; (800827c <iNemoEngine_gbias_init+0x80>)
 8008200:	4a1f      	ldr	r2, [pc, #124]	; (8008280 <iNemoEngine_gbias_init+0x84>)
 8008202:	4920      	ldr	r1, [pc, #128]	; (8008284 <iNemoEngine_gbias_init+0x88>)
 8008204:	4d20      	ldr	r5, [pc, #128]	; (8008288 <iNemoEngine_gbias_init+0x8c>)
 8008206:	4c21      	ldr	r4, [pc, #132]	; (800828c <iNemoEngine_gbias_init+0x90>)
 8008208:	601a      	str	r2, [r3, #0]
 800820a:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800820e:	2200      	movs	r2, #0
 8008210:	6059      	str	r1, [r3, #4]
 8008212:	481f      	ldr	r0, [pc, #124]	; (8008290 <iNemoEngine_gbias_init+0x94>)
 8008214:	609d      	str	r5, [r3, #8]
 8008216:	2100      	movs	r1, #0
 8008218:	60dc      	str	r4, [r3, #12]
 800821a:	ed83 0a04 	vstr	s0, [r3, #16]
 800821e:	6158      	str	r0, [r3, #20]
 8008220:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8008224:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8008228:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800822c:	655a      	str	r2, [r3, #84]	; 0x54
 800822e:	661a      	str	r2, [r3, #96]	; 0x60
 8008230:	659a      	str	r2, [r3, #88]	; 0x58
 8008232:	665a      	str	r2, [r3, #100]	; 0x64
 8008234:	65da      	str	r2, [r3, #92]	; 0x5c
 8008236:	669a      	str	r2, [r3, #104]	; 0x68
 8008238:	671a      	str	r2, [r3, #112]	; 0x70
 800823a:	67da      	str	r2, [r3, #124]	; 0x7c
 800823c:	675a      	str	r2, [r3, #116]	; 0x74
 800823e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8008242:	679a      	str	r2, [r3, #120]	; 0x78
 8008244:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 8008248:	61da      	str	r2, [r3, #28]
 800824a:	629a      	str	r2, [r3, #40]	; 0x28
 800824c:	621a      	str	r2, [r3, #32]
 800824e:	62da      	str	r2, [r3, #44]	; 0x2c
 8008250:	625a      	str	r2, [r3, #36]	; 0x24
 8008252:	631a      	str	r2, [r3, #48]	; 0x30
 8008254:	f8a3 1088 	strh.w	r1, [r3, #136]	; 0x88
 8008258:	f8a3 1050 	strh.w	r1, [r3, #80]	; 0x50
 800825c:	f8a3 106c 	strh.w	r1, [r3, #108]	; 0x6c
 8008260:	8319      	strh	r1, [r3, #24]
 8008262:	8699      	strh	r1, [r3, #52]	; 0x34
 8008264:	f883 108a 	strb.w	r1, [r3, #138]	; 0x8a
 8008268:	bc30      	pop	{r4, r5}
 800826a:	639a      	str	r2, [r3, #56]	; 0x38
 800826c:	645a      	str	r2, [r3, #68]	; 0x44
 800826e:	63da      	str	r2, [r3, #60]	; 0x3c
 8008270:	649a      	str	r2, [r3, #72]	; 0x48
 8008272:	641a      	str	r2, [r3, #64]	; 0x40
 8008274:	64da      	str	r2, [r3, #76]	; 0x4c
 8008276:	f8c3 1098 	str.w	r1, [r3, #152]	; 0x98
 800827a:	4770      	bx	lr
 800827c:	20001698 	.word	0x20001698
 8008280:	3ab20043 	.word	0x3ab20043
 8008284:	3e8a3d71 	.word	0x3e8a3d71
 8008288:	3ea8f5c3 	.word	0x3ea8f5c3
 800828c:	3d09c927 	.word	0x3d09c927
 8008290:	41700000 	.word	0x41700000

08008294 <rotVect>:
 8008294:	f991 3001 	ldrsb.w	r3, [r1, #1]
 8008298:	ed92 5a01 	vldr	s10, [r2, #4]
 800829c:	edd2 5a00 	vldr	s11, [r2]
 80082a0:	ed92 6a02 	vldr	s12, [r2, #8]
 80082a4:	ee07 3a90 	vmov	s15, r3
 80082a8:	f991 3000 	ldrsb.w	r3, [r1]
 80082ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80082b0:	ee06 3a90 	vmov	s13, r3
 80082b4:	ee67 7a85 	vmul.f32	s15, s15, s10
 80082b8:	f991 3002 	ldrsb.w	r3, [r1, #2]
 80082bc:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80082c0:	ee07 3a10 	vmov	s14, r3
 80082c4:	eee6 7aa5 	vfma.f32	s15, s13, s11
 80082c8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80082cc:	eee7 7a06 	vfma.f32	s15, s14, s12
 80082d0:	edc0 7a00 	vstr	s15, [r0]
 80082d4:	f991 3004 	ldrsb.w	r3, [r1, #4]
 80082d8:	ed92 5a01 	vldr	s10, [r2, #4]
 80082dc:	edd2 5a00 	vldr	s11, [r2]
 80082e0:	ed92 6a02 	vldr	s12, [r2, #8]
 80082e4:	ee07 3a90 	vmov	s15, r3
 80082e8:	f991 3003 	ldrsb.w	r3, [r1, #3]
 80082ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80082f0:	ee06 3a90 	vmov	s13, r3
 80082f4:	ee67 7a85 	vmul.f32	s15, s15, s10
 80082f8:	f991 3005 	ldrsb.w	r3, [r1, #5]
 80082fc:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8008300:	ee07 3a10 	vmov	s14, r3
 8008304:	eee6 7aa5 	vfma.f32	s15, s13, s11
 8008308:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800830c:	eee7 7a06 	vfma.f32	s15, s14, s12
 8008310:	edc0 7a01 	vstr	s15, [r0, #4]
 8008314:	f991 3007 	ldrsb.w	r3, [r1, #7]
 8008318:	ed92 5a01 	vldr	s10, [r2, #4]
 800831c:	edd2 5a00 	vldr	s11, [r2]
 8008320:	ed92 6a02 	vldr	s12, [r2, #8]
 8008324:	ee07 3a90 	vmov	s15, r3
 8008328:	f991 3006 	ldrsb.w	r3, [r1, #6]
 800832c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008330:	ee06 3a90 	vmov	s13, r3
 8008334:	ee67 7a85 	vmul.f32	s15, s15, s10
 8008338:	f991 3008 	ldrsb.w	r3, [r1, #8]
 800833c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8008340:	ee07 3a10 	vmov	s14, r3
 8008344:	eee6 7aa5 	vfma.f32	s15, s13, s11
 8008348:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800834c:	eee7 7a06 	vfma.f32	s15, s14, s12
 8008350:	edc0 7a02 	vstr	s15, [r0, #8]
 8008354:	4770      	bx	lr
 8008356:	bf00      	nop

08008358 <m_mldivide>:
 8008358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800835c:	b097      	sub	sp, #92	; 0x5c
 800835e:	4607      	mov	r7, r0
 8008360:	460d      	mov	r5, r1
 8008362:	4614      	mov	r4, r2
 8008364:	4606      	mov	r6, r0
 8008366:	f100 0820 	add.w	r8, r0, #32
 800836a:	f10d 0e34 	add.w	lr, sp, #52	; 0x34
 800836e:	6830      	ldr	r0, [r6, #0]
 8008370:	6871      	ldr	r1, [r6, #4]
 8008372:	68b2      	ldr	r2, [r6, #8]
 8008374:	68f3      	ldr	r3, [r6, #12]
 8008376:	46f4      	mov	ip, lr
 8008378:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800837c:	3610      	adds	r6, #16
 800837e:	4546      	cmp	r6, r8
 8008380:	46e6      	mov	lr, ip
 8008382:	d1f4      	bne.n	800836e <m_mldivide+0x16>
 8008384:	edd7 7a00 	vldr	s15, [r7]
 8008388:	ed97 7a01 	vldr	s14, [r7, #4]
 800838c:	6830      	ldr	r0, [r6, #0]
 800838e:	f8cc 0000 	str.w	r0, [ip]
 8008392:	eef0 7ae7 	vabs.f32	s15, s15
 8008396:	eeb0 7ac7 	vabs.f32	s14, s14
 800839a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800839e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083a2:	f140 8170 	bpl.w	8008686 <m_mldivide+0x32e>
 80083a6:	2206      	movs	r2, #6
 80083a8:	f04f 0804 	mov.w	r8, #4
 80083ac:	2300      	movs	r3, #0
 80083ae:	9203      	str	r2, [sp, #12]
 80083b0:	2201      	movs	r2, #1
 80083b2:	eef0 7a47 	vmov.f32	s15, s14
 80083b6:	4646      	mov	r6, r8
 80083b8:	4618      	mov	r0, r3
 80083ba:	f04f 0e07 	mov.w	lr, #7
 80083be:	f04f 0903 	mov.w	r9, #3
 80083c2:	9201      	str	r2, [sp, #4]
 80083c4:	ed97 7a02 	vldr	s14, [r7, #8]
 80083c8:	eeb0 7ac7 	vabs.f32	s14, s14
 80083cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80083d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083d4:	f340 8150 	ble.w	8008678 <m_mldivide+0x320>
 80083d8:	2307      	movs	r3, #7
 80083da:	f04f 0e08 	mov.w	lr, #8
 80083de:	f04f 0904 	mov.w	r9, #4
 80083e2:	9303      	str	r3, [sp, #12]
 80083e4:	2202      	movs	r2, #2
 80083e6:	2300      	movs	r3, #0
 80083e8:	e9cd 2301 	strd	r2, r3, [sp, #4]
 80083ec:	4676      	mov	r6, lr
 80083ee:	4648      	mov	r0, r9
 80083f0:	f04f 0b06 	mov.w	fp, #6
 80083f4:	f04f 0c03 	mov.w	ip, #3
 80083f8:	f04f 0805 	mov.w	r8, #5
 80083fc:	2301      	movs	r3, #1
 80083fe:	4438      	add	r0, r7
 8008400:	4437      	add	r7, r6
 8008402:	edd0 6a00 	vldr	s13, [r0]
 8008406:	ed97 7a00 	vldr	s14, [r7]
 800840a:	9902      	ldr	r1, [sp, #8]
 800840c:	9f03      	ldr	r7, [sp, #12]
 800840e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008412:	aa16      	add	r2, sp, #88	; 0x58
 8008414:	eb02 0a81 	add.w	sl, r2, r1, lsl #2
 8008418:	eb02 0088 	add.w	r0, r2, r8, lsl #2
 800841c:	eb02 0689 	add.w	r6, r2, r9, lsl #2
 8008420:	ea4f 0288 	mov.w	r2, r8, lsl #2
 8008424:	920a      	str	r2, [sp, #40]	; 0x28
 8008426:	aa16      	add	r2, sp, #88	; 0x58
 8008428:	eb02 088c 	add.w	r8, r2, ip, lsl #2
 800842c:	ea4f 018c 	mov.w	r1, ip, lsl #2
 8008430:	eb02 0c8e 	add.w	ip, r2, lr, lsl #2
 8008434:	ea4f 028e 	mov.w	r2, lr, lsl #2
 8008438:	920b      	str	r2, [sp, #44]	; 0x2c
 800843a:	aa16      	add	r2, sp, #88	; 0x58
 800843c:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8008440:	ed42 7a09 	vstr	s15, [r2, #-36]	; 0xffffffdc
 8008444:	9208      	str	r2, [sp, #32]
 8008446:	f10d 0e58 	add.w	lr, sp, #88	; 0x58
 800844a:	9a01      	ldr	r2, [sp, #4]
 800844c:	ed1a 7a09 	vldr	s14, [sl, #-36]	; 0xffffffdc
 8008450:	eb0e 0e87 	add.w	lr, lr, r7, lsl #2
 8008454:	af16      	add	r7, sp, #88	; 0x58
 8008456:	eb07 0782 	add.w	r7, r7, r2, lsl #2
 800845a:	ed57 7a09 	vldr	s15, [r7, #-36]	; 0xffffffdc
 800845e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8008462:	009a      	lsls	r2, r3, #2
 8008464:	9205      	str	r2, [sp, #20]
 8008466:	af16      	add	r7, sp, #88	; 0x58
 8008468:	9a02      	ldr	r2, [sp, #8]
 800846a:	eb07 078b 	add.w	r7, r7, fp, lsl #2
 800846e:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8008472:	f8cd b010 	str.w	fp, [sp, #16]
 8008476:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 800847a:	9a01      	ldr	r2, [sp, #4]
 800847c:	0092      	lsls	r2, r2, #2
 800847e:	9209      	str	r2, [sp, #36]	; 0x24
 8008480:	ea4f 0289 	mov.w	r2, r9, lsl #2
 8008484:	9206      	str	r2, [sp, #24]
 8008486:	9a03      	ldr	r2, [sp, #12]
 8008488:	ed4a 6a09 	vstr	s13, [sl, #-36]	; 0xffffffdc
 800848c:	0092      	lsls	r2, r2, #2
 800848e:	9207      	str	r2, [sp, #28]
 8008490:	9a08      	ldr	r2, [sp, #32]
 8008492:	ed10 7a09 	vldr	s14, [r0, #-36]	; 0xffffffdc
 8008496:	ed12 6a09 	vldr	s12, [r2, #-36]	; 0xffffffdc
 800849a:	ed56 7a09 	vldr	s15, [r6, #-36]	; 0xffffffdc
 800849e:	eee6 7a47 	vfms.f32	s15, s12, s14
 80084a2:	ed46 7a09 	vstr	s15, [r6, #-36]	; 0xffffffdc
 80084a6:	ed10 7a09 	vldr	s14, [r0, #-36]	; 0xffffffdc
 80084aa:	ed58 7a09 	vldr	s15, [r8, #-36]	; 0xffffffdc
 80084ae:	eee6 7ac7 	vfms.f32	s15, s13, s14
 80084b2:	ed48 7a09 	vstr	s15, [r8, #-36]	; 0xffffffdc
 80084b6:	ed5c 5a09 	vldr	s11, [ip, #-36]	; 0xffffffdc
 80084ba:	ed1e 7a09 	vldr	s14, [lr, #-36]	; 0xffffffdc
 80084be:	eea6 7a65 	vfms.f32	s14, s12, s11
 80084c2:	eef0 7ae7 	vabs.f32	s15, s15
 80084c6:	ed0e 7a09 	vstr	s14, [lr, #-36]	; 0xffffffdc
 80084ca:	ed1c 6a09 	vldr	s12, [ip, #-36]	; 0xffffffdc
 80084ce:	ed17 7a09 	vldr	s14, [r7, #-36]	; 0xffffffdc
 80084d2:	eea6 7ac6 	vfms.f32	s14, s13, s12
 80084d6:	ed07 7a09 	vstr	s14, [r7, #-36]	; 0xffffffdc
 80084da:	ed16 7a09 	vldr	s14, [r6, #-36]	; 0xffffffdc
 80084de:	eeb0 7ac7 	vabs.f32	s14, s14
 80084e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80084e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084ea:	dd0e      	ble.n	800850a <m_mldivide+0x1b2>
 80084ec:	9a03      	ldr	r2, [sp, #12]
 80084ee:	9106      	str	r1, [sp, #24]
 80084f0:	4618      	mov	r0, r3
 80084f2:	9b02      	ldr	r3, [sp, #8]
 80084f4:	9904      	ldr	r1, [sp, #16]
 80084f6:	9107      	str	r1, [sp, #28]
 80084f8:	0092      	lsls	r2, r2, #2
 80084fa:	9204      	str	r2, [sp, #16]
 80084fc:	009a      	lsls	r2, r3, #2
 80084fe:	9002      	str	r0, [sp, #8]
 8008500:	ea4f 0189 	mov.w	r1, r9, lsl #2
 8008504:	ea4f 0b80 	mov.w	fp, r0, lsl #2
 8008508:	9205      	str	r2, [sp, #20]
 800850a:	460a      	mov	r2, r1
 800850c:	a916      	add	r1, sp, #88	; 0x58
 800850e:	440a      	add	r2, r1
 8008510:	4616      	mov	r6, r2
 8008512:	9a06      	ldr	r2, [sp, #24]
 8008514:	ed16 7a09 	vldr	s14, [r6, #-36]	; 0xffffffdc
 8008518:	440a      	add	r2, r1
 800851a:	ed52 7a09 	vldr	s15, [r2, #-36]	; 0xffffffdc
 800851e:	eec7 2a27 	vdiv.f32	s5, s14, s15
 8008522:	4694      	mov	ip, r2
 8008524:	9a07      	ldr	r2, [sp, #28]
 8008526:	440a      	add	r2, r1
 8008528:	4617      	mov	r7, r2
 800852a:	9a04      	ldr	r2, [sp, #16]
 800852c:	440a      	add	r2, r1
 800852e:	4610      	mov	r0, r2
 8008530:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008532:	a916      	add	r1, sp, #88	; 0x58
 8008534:	eb05 0a02 	add.w	sl, r5, r2
 8008538:	eb01 0e02 	add.w	lr, r1, r2
 800853c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800853e:	ed46 2a09 	vstr	s5, [r6, #-36]	; 0xffffffdc
 8008542:	ed17 7a09 	vldr	s14, [r7, #-36]	; 0xffffffdc
 8008546:	ed50 7a09 	vldr	s15, [r0, #-36]	; 0xffffffdc
 800854a:	edda 6a00 	vldr	s13, [sl]
 800854e:	440a      	add	r2, r1
 8008550:	4691      	mov	r9, r2
 8008552:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008554:	edc4 6a00 	vstr	s13, [r4]
 8008558:	eee2 7ac7 	vfms.f32	s15, s5, s14
 800855c:	440a      	add	r2, r1
 800855e:	4690      	mov	r8, r2
 8008560:	9a05      	ldr	r2, [sp, #20]
 8008562:	ed40 7a09 	vstr	s15, [r0, #-36]	; 0xffffffdc
 8008566:	188e      	adds	r6, r1, r2
 8008568:	eb05 0a02 	add.w	sl, r5, r2
 800856c:	ed9a 6a00 	vldr	s12, [sl]
 8008570:	ed16 1a09 	vldr	s2, [r6, #-36]	; 0xffffffdc
 8008574:	ed1c 5a09 	vldr	s10, [ip, #-36]	; 0xffffffdc
 8008578:	ed5e 5a09 	vldr	s11, [lr, #-36]	; 0xffffffdc
 800857c:	ed17 3a09 	vldr	s6, [r7, #-36]	; 0xffffffdc
 8008580:	ed59 3a09 	vldr	s7, [r9, #-36]	; 0xffffffdc
 8008584:	ed58 4a09 	vldr	s9, [r8, #-36]	; 0xffffffdc
 8008588:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800858c:	ee87 2a27 	vdiv.f32	s4, s14, s15
 8008590:	eb05 0c0b 	add.w	ip, r5, fp
 8008594:	448b      	add	fp, r1
 8008596:	9901      	ldr	r1, [sp, #4]
 8008598:	eb05 0781 	add.w	r7, r5, r1, lsl #2
 800859c:	eb05 0683 	add.w	r6, r5, r3, lsl #2
 80085a0:	9902      	ldr	r1, [sp, #8]
 80085a2:	eb05 0081 	add.w	r0, r5, r1, lsl #2
 80085a6:	eea1 6a66 	vfms.f32	s12, s2, s13
 80085aa:	ed5b 1a09 	vldr	s3, [fp, #-36]	; 0xffffffdc
 80085ae:	ed84 6a01 	vstr	s12, [r4, #4]
 80085b2:	eddc 7a00 	vldr	s15, [ip]
 80085b6:	ee87 4a05 	vdiv.f32	s8, s14, s10
 80085ba:	eee1 7ae6 	vfms.f32	s15, s3, s13
 80085be:	ee87 5a25 	vdiv.f32	s10, s14, s11
 80085c2:	eee2 7ac6 	vfms.f32	s15, s5, s12
 80085c6:	ee62 7a27 	vmul.f32	s15, s4, s15
 80085ca:	eea3 6a67 	vfms.f32	s12, s6, s15
 80085ce:	eee3 6ae7 	vfms.f32	s13, s7, s15
 80085d2:	ee24 6a06 	vmul.f32	s12, s8, s12
 80085d6:	edc4 7a02 	vstr	s15, [r4, #8]
 80085da:	eee4 6ac6 	vfms.f32	s13, s9, s12
 80085de:	ed84 6a01 	vstr	s12, [r4, #4]
 80085e2:	ee65 6a26 	vmul.f32	s13, s10, s13
 80085e6:	edc4 6a00 	vstr	s13, [r4]
 80085ea:	edd7 6a03 	vldr	s13, [r7, #12]
 80085ee:	edc4 6a03 	vstr	s13, [r4, #12]
 80085f2:	ed96 6a03 	vldr	s12, [r6, #12]
 80085f6:	eea1 6a66 	vfms.f32	s12, s2, s13
 80085fa:	ed84 6a04 	vstr	s12, [r4, #16]
 80085fe:	edd0 5a03 	vldr	s11, [r0, #12]
 8008602:	eee1 5ae6 	vfms.f32	s11, s3, s13
 8008606:	eee2 5ac6 	vfms.f32	s11, s5, s12
 800860a:	ee62 5a25 	vmul.f32	s11, s4, s11
 800860e:	eea3 6a65 	vfms.f32	s12, s6, s11
 8008612:	eee3 6ae5 	vfms.f32	s13, s7, s11
 8008616:	ee24 6a06 	vmul.f32	s12, s8, s12
 800861a:	edc4 5a05 	vstr	s11, [r4, #20]
 800861e:	eee4 6ac6 	vfms.f32	s13, s9, s12
 8008622:	ed84 6a04 	vstr	s12, [r4, #16]
 8008626:	ee65 6a26 	vmul.f32	s13, s10, s13
 800862a:	edc4 6a03 	vstr	s13, [r4, #12]
 800862e:	edd7 7a06 	vldr	s15, [r7, #24]
 8008632:	edc4 7a06 	vstr	s15, [r4, #24]
 8008636:	ed96 7a06 	vldr	s14, [r6, #24]
 800863a:	eea7 7ac1 	vfms.f32	s14, s15, s2
 800863e:	ed84 7a07 	vstr	s14, [r4, #28]
 8008642:	edd0 6a06 	vldr	s13, [r0, #24]
 8008646:	eee7 6ae1 	vfms.f32	s13, s15, s3
 800864a:	eee2 6ac7 	vfms.f32	s13, s5, s14
 800864e:	ee66 6a82 	vmul.f32	s13, s13, s4
 8008652:	eea6 7ac3 	vfms.f32	s14, s13, s6
 8008656:	eee6 7ae3 	vfms.f32	s15, s13, s7
 800865a:	ee27 7a04 	vmul.f32	s14, s14, s8
 800865e:	edc4 6a08 	vstr	s13, [r4, #32]
 8008662:	eee7 7a64 	vfms.f32	s15, s14, s9
 8008666:	ed84 7a07 	vstr	s14, [r4, #28]
 800866a:	ee67 7a85 	vmul.f32	s15, s15, s10
 800866e:	edc4 7a06 	vstr	s15, [r4, #24]
 8008672:	b017      	add	sp, #92	; 0x5c
 8008674:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008678:	2202      	movs	r2, #2
 800867a:	f04f 0b08 	mov.w	fp, #8
 800867e:	f04f 0c05 	mov.w	ip, #5
 8008682:	9202      	str	r2, [sp, #8]
 8008684:	e6bb      	b.n	80083fe <m_mldivide+0xa6>
 8008686:	2300      	movs	r3, #0
 8008688:	f04f 0904 	mov.w	r9, #4
 800868c:	9301      	str	r3, [sp, #4]
 800868e:	461e      	mov	r6, r3
 8008690:	2307      	movs	r3, #7
 8008692:	9303      	str	r3, [sp, #12]
 8008694:	4648      	mov	r0, r9
 8008696:	f04f 0e06 	mov.w	lr, #6
 800869a:	f04f 0803 	mov.w	r8, #3
 800869e:	2301      	movs	r3, #1
 80086a0:	e690      	b.n	80083c4 <m_mldivide+0x6c>
 80086a2:	bf00      	nop

080086a4 <m_qmult_eml>:
 80086a4:	ed90 2a01 	vldr	s4, [r0, #4]
 80086a8:	edd1 4a02 	vldr	s9, [r1, #8]
 80086ac:	edd1 5a03 	vldr	s11, [r1, #12]
 80086b0:	edd0 2a02 	vldr	s5, [r0, #8]
 80086b4:	edd1 3a00 	vldr	s7, [r1]
 80086b8:	ed90 3a00 	vldr	s6, [r0]
 80086bc:	ed91 4a01 	vldr	s8, [r1, #4]
 80086c0:	ed90 5a03 	vldr	s10, [r0, #12]
 80086c4:	ee22 6a24 	vmul.f32	s12, s4, s9
 80086c8:	ee62 6aa3 	vmul.f32	s13, s5, s7
 80086cc:	ee22 7aa5 	vmul.f32	s14, s5, s11
 80086d0:	ee64 7ae2 	vnmul.f32	s15, s9, s5
 80086d4:	eea3 6a25 	vfma.f32	s12, s6, s11
 80086d8:	eee2 6a25 	vfma.f32	s13, s4, s11
 80086dc:	eea3 7ac2 	vfms.f32	s14, s7, s4
 80086e0:	eee4 7a42 	vfms.f32	s15, s8, s4
 80086e4:	eea4 6a62 	vfms.f32	s12, s8, s5
 80086e8:	eee4 6ac3 	vfms.f32	s13, s9, s6
 80086ec:	eea3 7a04 	vfma.f32	s14, s6, s8
 80086f0:	eee3 7ac3 	vfms.f32	s15, s7, s6
 80086f4:	eea5 6a23 	vfma.f32	s12, s10, s7
 80086f8:	eee5 6a04 	vfma.f32	s13, s10, s8
 80086fc:	eea5 7a24 	vfma.f32	s14, s10, s9
 8008700:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008704:	ed82 6a00 	vstr	s12, [r2]
 8008708:	edc2 6a01 	vstr	s13, [r2, #4]
 800870c:	ed82 7a02 	vstr	s14, [r2, #8]
 8008710:	edc2 7a03 	vstr	s15, [r2, #12]
 8008714:	4770      	bx	lr
 8008716:	bf00      	nop

08008718 <m_q2dcm_eml>:
 8008718:	b510      	push	{r4, lr}
 800871a:	ed2d 8b06 	vpush	{d8-d10}
 800871e:	ed90 aa03 	vldr	s20, [r0, #12]
 8008722:	ed90 9a02 	vldr	s18, [r0, #8]
 8008726:	ed90 8a00 	vldr	s16, [r0]
 800872a:	edd0 8a01 	vldr	s17, [r0, #4]
 800872e:	ee6a 9a0a 	vmul.f32	s19, s20, s20
 8008732:	460c      	mov	r4, r1
 8008734:	1d08      	adds	r0, r1, #4
 8008736:	2220      	movs	r2, #32
 8008738:	2100      	movs	r1, #0
 800873a:	f00a fac7 	bl	8012ccc <memset>
 800873e:	eef0 5a69 	vmov.f32	s11, s19
 8008742:	eeb0 6a69 	vmov.f32	s12, s19
 8008746:	eee9 9a09 	vfma.f32	s19, s18, s18
 800874a:	eee8 5a08 	vfma.f32	s11, s16, s16
 800874e:	eea8 6aa8 	vfma.f32	s12, s17, s17
 8008752:	eee8 9a48 	vfms.f32	s19, s16, s16
 8008756:	ee69 6a0a 	vmul.f32	s13, s18, s20
 800875a:	ee28 7a8a 	vmul.f32	s14, s17, s20
 800875e:	ee68 7a89 	vmul.f32	s15, s17, s18
 8008762:	eee8 5ae8 	vfms.f32	s11, s17, s17
 8008766:	eea8 6a48 	vfms.f32	s12, s16, s16
 800876a:	eee8 9ae8 	vfms.f32	s19, s17, s17
 800876e:	eeb0 4a66 	vmov.f32	s8, s13
 8008772:	eef0 4a47 	vmov.f32	s9, s14
 8008776:	eeb0 5a67 	vmov.f32	s10, s15
 800877a:	eea8 4a28 	vfma.f32	s8, s16, s17
 800877e:	eed8 6a28 	vfnms.f32	s13, s16, s17
 8008782:	eed8 4a09 	vfnms.f32	s9, s16, s18
 8008786:	eea8 7a09 	vfma.f32	s14, s16, s18
 800878a:	eea8 5a0a 	vfma.f32	s10, s16, s20
 800878e:	eee8 7a4a 	vfms.f32	s15, s16, s20
 8008792:	eee9 5a49 	vfms.f32	s11, s18, s18
 8008796:	eea9 6a49 	vfms.f32	s12, s18, s18
 800879a:	edc4 9a08 	vstr	s19, [r4, #32]
 800879e:	ecbd 8b06 	vpop	{d8-d10}
 80087a2:	ee34 4a04 	vadd.f32	s8, s8, s8
 80087a6:	ee76 6aa6 	vadd.f32	s13, s13, s13
 80087aa:	ee74 4aa4 	vadd.f32	s9, s9, s9
 80087ae:	ee37 7a07 	vadd.f32	s14, s14, s14
 80087b2:	ee35 5a05 	vadd.f32	s10, s10, s10
 80087b6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80087ba:	edc4 5a00 	vstr	s11, [r4]
 80087be:	ed84 4a03 	vstr	s8, [r4, #12]
 80087c2:	edc4 6a01 	vstr	s13, [r4, #4]
 80087c6:	edc4 4a06 	vstr	s9, [r4, #24]
 80087ca:	ed84 7a02 	vstr	s14, [r4, #8]
 80087ce:	ed84 6a04 	vstr	s12, [r4, #16]
 80087d2:	ed84 5a07 	vstr	s10, [r4, #28]
 80087d6:	edc4 7a05 	vstr	s15, [r4, #20]
 80087da:	bd10      	pop	{r4, pc}

080087dc <st_accCal_MEMS_EIG3>:
 80087dc:	ed90 5a02 	vldr	s10, [r0, #8]
 80087e0:	edd0 4a01 	vldr	s9, [r0, #4]
 80087e4:	ed90 7a05 	vldr	s14, [r0, #20]
 80087e8:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80089a8 <st_accCal_MEMS_EIG3+0x1cc>
 80087ec:	ee65 7a05 	vmul.f32	s15, s10, s10
 80087f0:	b510      	push	{r4, lr}
 80087f2:	eee4 7aa4 	vfma.f32	s15, s9, s9
 80087f6:	460c      	mov	r4, r1
 80087f8:	ed2d 8b04 	vpush	{d8-d9}
 80087fc:	eee7 7a07 	vfma.f32	s15, s14, s14
 8008800:	b08a      	sub	sp, #40	; 0x28
 8008802:	eef4 7ae6 	vcmpe.f32	s15, s13
 8008806:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800880a:	d509      	bpl.n	8008820 <st_accCal_MEMS_EIG3+0x44>
 800880c:	6803      	ldr	r3, [r0, #0]
 800880e:	600b      	str	r3, [r1, #0]
 8008810:	6903      	ldr	r3, [r0, #16]
 8008812:	604b      	str	r3, [r1, #4]
 8008814:	6a03      	ldr	r3, [r0, #32]
 8008816:	608b      	str	r3, [r1, #8]
 8008818:	b00a      	add	sp, #40	; 0x28
 800881a:	ecbd 8b04 	vpop	{d8-d9}
 800881e:	bd10      	pop	{r4, pc}
 8008820:	edd0 3a00 	vldr	s7, [r0]
 8008824:	edd0 5a04 	vldr	s11, [r0, #16]
 8008828:	ed90 3a08 	vldr	s6, [r0, #32]
 800882c:	edd0 1a06 	vldr	s3, [r0, #24]
 8008830:	eddf 9a5e 	vldr	s19, [pc, #376]	; 80089ac <st_accCal_MEMS_EIG3+0x1d0>
 8008834:	ed90 1a03 	vldr	s2, [r0, #12]
 8008838:	ed90 6a07 	vldr	s12, [r0, #28]
 800883c:	ed9f 4a5c 	vldr	s8, [pc, #368]	; 80089b0 <st_accCal_MEMS_EIG3+0x1d4>
 8008840:	ee33 8aa5 	vadd.f32	s16, s7, s11
 8008844:	ee65 6a21 	vmul.f32	s13, s10, s3
 8008848:	ee38 8a03 	vadd.f32	s16, s16, s6
 800884c:	eee4 6a81 	vfma.f32	s13, s9, s2
 8008850:	ee28 8a29 	vmul.f32	s16, s16, s19
 8008854:	eee7 6a06 	vfma.f32	s13, s14, s12
 8008858:	ee75 5ac8 	vsub.f32	s11, s11, s16
 800885c:	ee73 3ac8 	vsub.f32	s7, s7, s16
 8008860:	ee65 7aa5 	vmul.f32	s15, s11, s11
 8008864:	eef0 2a00 	vmov.f32	s5, #0	; 0x40000000  2.0
 8008868:	eee3 7aa3 	vfma.f32	s15, s7, s7
 800886c:	ee33 3a48 	vsub.f32	s6, s6, s16
 8008870:	eee6 7aa2 	vfma.f32	s15, s13, s5
 8008874:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8008878:	eee3 7a03 	vfma.f32	s15, s6, s6
 800887c:	eeb8 2a00 	vmov.f32	s4, #128	; 0xc0000000 -2.0
 8008880:	ee67 7a84 	vmul.f32	s15, s15, s8
 8008884:	eef1 8ae7 	vsqrt.f32	s17, s15
 8008888:	eec0 6a28 	vdiv.f32	s13, s0, s17
 800888c:	ee83 4a28 	vdiv.f32	s8, s6, s17
 8008890:	eec3 0aa8 	vdiv.f32	s1, s7, s17
 8008894:	ee65 5aa6 	vmul.f32	s11, s11, s13
 8008898:	ee61 3aa6 	vmul.f32	s7, s3, s13
 800889c:	ee21 3a26 	vmul.f32	s6, s2, s13
 80088a0:	ee26 6a26 	vmul.f32	s12, s12, s13
 80088a4:	ee27 7a26 	vmul.f32	s14, s14, s13
 80088a8:	ee63 7ae5 	vnmul.f32	s15, s7, s11
 80088ac:	ee26 5a85 	vmul.f32	s10, s13, s10
 80088b0:	eee6 7a03 	vfma.f32	s15, s12, s6
 80088b4:	ee26 6a47 	vnmul.f32	s12, s12, s14
 80088b8:	ee67 7a85 	vmul.f32	s15, s15, s10
 80088bc:	eea5 6a84 	vfma.f32	s12, s11, s8
 80088c0:	ee24 4a43 	vnmul.f32	s8, s8, s6
 80088c4:	eee6 7a20 	vfma.f32	s15, s12, s1
 80088c8:	eea7 4a23 	vfma.f32	s8, s14, s7
 80088cc:	ee66 6aa4 	vmul.f32	s13, s13, s9
 80088d0:	eee4 7a26 	vfma.f32	s15, s8, s13
 80088d4:	eef4 7ac2 	vcmpe.f32	s15, s4
 80088d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088dc:	d909      	bls.n	80088f2 <st_accCal_MEMS_EIG3+0x116>
 80088de:	eef4 7ae2 	vcmpe.f32	s15, s5
 80088e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088e6:	db49      	blt.n	800897c <st_accCal_MEMS_EIG3+0x1a0>
 80088e8:	eeb0 9a40 	vmov.f32	s18, s0
 80088ec:	ed9f 0a31 	vldr	s0, [pc, #196]	; 80089b4 <st_accCal_MEMS_EIG3+0x1d8>
 80088f0:	e003      	b.n	80088fa <st_accCal_MEMS_EIG3+0x11e>
 80088f2:	ed9f 9a31 	vldr	s18, [pc, #196]	; 80089b8 <st_accCal_MEMS_EIG3+0x1dc>
 80088f6:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 80088fa:	ee78 8aa8 	vadd.f32	s17, s17, s17
 80088fe:	eeb0 7a48 	vmov.f32	s14, s16
 8008902:	eef0 6a48 	vmov.f32	s13, s16
 8008906:	eea8 7a89 	vfma.f32	s14, s17, s18
 800890a:	eee8 6a80 	vfma.f32	s13, s17, s0
 800890e:	eeb0 6a08 	vmov.f32	s12, #8	; 0x40400000  3.0
 8008912:	ee77 7a26 	vadd.f32	s15, s14, s13
 8008916:	ed84 7a00 	vstr	s14, [r4]
 800891a:	eed8 7a06 	vfnms.f32	s15, s16, s12
 800891e:	edc4 6a02 	vstr	s13, [r4, #8]
 8008922:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008926:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800892a:	edc4 7a01 	vstr	s15, [r4, #4]
 800892e:	dd09      	ble.n	8008944 <st_accCal_MEMS_EIG3+0x168>
 8008930:	eeb0 6a47 	vmov.f32	s12, s14
 8008934:	ed84 7a01 	vstr	s14, [r4, #4]
 8008938:	edc4 7a00 	vstr	s15, [r4]
 800893c:	eeb0 7a67 	vmov.f32	s14, s15
 8008940:	eef0 7a46 	vmov.f32	s15, s12
 8008944:	eef4 6ac7 	vcmpe.f32	s13, s14
 8008948:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800894c:	d509      	bpl.n	8008962 <st_accCal_MEMS_EIG3+0x186>
 800894e:	edc4 7a02 	vstr	s15, [r4, #8]
 8008952:	ed84 7a01 	vstr	s14, [r4, #4]
 8008956:	edc4 6a00 	vstr	s13, [r4]
 800895a:	b00a      	add	sp, #40	; 0x28
 800895c:	ecbd 8b04 	vpop	{d8-d9}
 8008960:	bd10      	pop	{r4, pc}
 8008962:	eef4 6ae7 	vcmpe.f32	s13, s15
 8008966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800896a:	bf44      	itt	mi
 800896c:	edc4 7a02 	vstrmi	s15, [r4, #8]
 8008970:	edc4 6a01 	vstrmi	s13, [r4, #4]
 8008974:	b00a      	add	sp, #40	; 0x28
 8008976:	ecbd 8b04 	vpop	{d8-d9}
 800897a:	bd10      	pop	{r4, pc}
 800897c:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8008980:	ee27 0a80 	vmul.f32	s0, s15, s0
 8008984:	f00a fbb0 	bl	80130e8 <acosf>
 8008988:	ee60 9a29 	vmul.f32	s19, s0, s19
 800898c:	eeb0 0a69 	vmov.f32	s0, s19
 8008990:	f00a fa26 	bl	8012de0 <cosf>
 8008994:	eeb0 9a40 	vmov.f32	s18, s0
 8008998:	ed9f 0a08 	vldr	s0, [pc, #32]	; 80089bc <st_accCal_MEMS_EIG3+0x1e0>
 800899c:	ee39 0a80 	vadd.f32	s0, s19, s0
 80089a0:	f00a fa1e 	bl	8012de0 <cosf>
 80089a4:	e7a9      	b.n	80088fa <st_accCal_MEMS_EIG3+0x11e>
 80089a6:	bf00      	nop
 80089a8:	358637bd 	.word	0x358637bd
 80089ac:	3eaaaaab 	.word	0x3eaaaaab
 80089b0:	3e2aaaab 	.word	0x3e2aaaab
 80089b4:	bf000001 	.word	0xbf000001
 80089b8:	3effffff 	.word	0x3effffff
 80089bc:	40060a92 	.word	0x40060a92

080089c0 <st_accCal_MEMS_ellipsoidFit7>:
 80089c0:	b570      	push	{r4, r5, r6, lr}
 80089c2:	ed2d 8b10 	vpush	{d8-d15}
 80089c6:	4604      	mov	r4, r0
 80089c8:	b0c6      	sub	sp, #280	; 0x118
 80089ca:	edd0 7a13 	vldr	s15, [r0, #76]	; 0x4c
 80089ce:	6d00      	ldr	r0, [r0, #80]	; 0x50
 80089d0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80089d2:	9011      	str	r0, [sp, #68]	; 0x44
 80089d4:	2600      	movs	r6, #0
 80089d6:	eeb0 8a67 	vmov.f32	s16, s15
 80089da:	223c      	movs	r2, #60	; 0x3c
 80089dc:	9015      	str	r0, [sp, #84]	; 0x54
 80089de:	460d      	mov	r5, r1
 80089e0:	a837      	add	r0, sp, #220	; 0xdc
 80089e2:	4631      	mov	r1, r6
 80089e4:	9314      	str	r3, [sp, #80]	; 0x50
 80089e6:	9316      	str	r3, [sp, #88]	; 0x58
 80089e8:	edd4 9a12 	vldr	s19, [r4, #72]	; 0x48
 80089ec:	edd4 8a16 	vldr	s17, [r4, #88]	; 0x58
 80089f0:	ed94 9a19 	vldr	s18, [r4, #100]	; 0x64
 80089f4:	960c      	str	r6, [sp, #48]	; 0x30
 80089f6:	960e      	str	r6, [sp, #56]	; 0x38
 80089f8:	f00a f968 	bl	8012ccc <memset>
 80089fc:	ee38 7a48 	vsub.f32	s14, s16, s16
 8008a00:	eddf 6a41 	vldr	s13, [pc, #260]	; 8008b08 <st_accCal_MEMS_ellipsoidFit7+0x148>
 8008a04:	eddd 1a11 	vldr	s3, [sp, #68]	; 0x44
 8008a08:	ed9d 4a15 	vldr	s8, [sp, #84]	; 0x54
 8008a0c:	eeb0 7ac7 	vabs.f32	s14, s14
 8008a10:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8008a14:	a936      	add	r1, sp, #216	; 0xd8
 8008a16:	aa3a      	add	r2, sp, #232	; 0xe8
 8008a18:	ab3e      	add	r3, sp, #248	; 0xf8
 8008a1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a1e:	e9cd 1203 	strd	r1, r2, [sp, #12]
 8008a22:	eef0 7a48 	vmov.f32	s15, s16
 8008a26:	eef0 5a48 	vmov.f32	s11, s16
 8008a2a:	9305      	str	r3, [sp, #20]
 8008a2c:	f100 825b 	bmi.w	8008ee6 <st_accCal_MEMS_ellipsoidFit7+0x526>
 8008a30:	ed9d 2a14 	vldr	s4, [sp, #80]	; 0x50
 8008a34:	eddd 2a16 	vldr	s5, [sp, #88]	; 0x58
 8008a38:	ee29 5a65 	vnmul.f32	s10, s18, s11
 8008a3c:	ee62 6ac2 	vnmul.f32	s13, s5, s4
 8008a40:	eea4 5a02 	vfma.f32	s10, s8, s4
 8008a44:	eee9 6a28 	vfma.f32	s13, s18, s17
 8008a48:	ee27 6a85 	vmul.f32	s12, s15, s10
 8008a4c:	ee28 7ac4 	vnmul.f32	s14, s17, s8
 8008a50:	eea6 6aa9 	vfma.f32	s12, s13, s19
 8008a54:	eea5 7aa2 	vfma.f32	s14, s11, s5
 8008a58:	eeb0 3a45 	vmov.f32	s6, s10
 8008a5c:	eea7 6a21 	vfma.f32	s12, s14, s3
 8008a60:	ed8d 5a3a 	vstr	s10, [sp, #232]	; 0xe8
 8008a64:	ed9f 5a28 	vldr	s10, [pc, #160]	; 8008b08 <st_accCal_MEMS_ellipsoidFit7+0x148>
 8008a68:	edcd 6a36 	vstr	s13, [sp, #216]	; 0xd8
 8008a6c:	eef0 4ac6 	vabs.f32	s9, s12
 8008a70:	eef4 4ac5 	vcmpe.f32	s9, s10
 8008a74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a78:	ed8d 7a3e 	vstr	s14, [sp, #248]	; 0xf8
 8008a7c:	dd46      	ble.n	8008b0c <st_accCal_MEMS_ellipsoidFit7+0x14c>
 8008a7e:	ee69 3ae2 	vnmul.f32	s7, s19, s5
 8008a82:	ee65 4ae7 	vnmul.f32	s9, s11, s15
 8008a86:	eee7 3a84 	vfma.f32	s7, s15, s8
 8008a8a:	eee9 4aa8 	vfma.f32	s9, s19, s17
 8008a8e:	ee24 1a61 	vnmul.f32	s2, s8, s3
 8008a92:	eeb0 4a63 	vmov.f32	s8, s7
 8008a96:	eea9 1a29 	vfma.f32	s2, s18, s19
 8008a9a:	eef0 3a64 	vmov.f32	s7, s9
 8008a9e:	2e00      	cmp	r6, #0
 8008aa0:	f000 823b 	beq.w	8008f1a <st_accCal_MEMS_ellipsoidFit7+0x55a>
 8008aa4:	eef0 7a47 	vmov.f32	s15, s14
 8008aa8:	eeb0 5a43 	vmov.f32	s10, s6
 8008aac:	ed8d 4a3c 	vstr	s8, [sp, #240]	; 0xf0
 8008ab0:	eef0 2a44 	vmov.f32	s5, s8
 8008ab4:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 8008ab8:	eec4 5a86 	vdiv.f32	s11, s9, s12
 8008abc:	ee25 6a85 	vmul.f32	s12, s11, s10
 8008ac0:	ee65 6aa6 	vmul.f32	s13, s11, s13
 8008ac4:	ee25 5a83 	vmul.f32	s10, s11, s6
 8008ac8:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8008acc:	ee25 3a81 	vmul.f32	s6, s11, s2
 8008ad0:	ee25 7a87 	vmul.f32	s14, s11, s14
 8008ad4:	ee25 4a84 	vmul.f32	s8, s11, s8
 8008ad8:	ee65 4aa3 	vmul.f32	s9, s11, s7
 8008adc:	ee65 5aa2 	vmul.f32	s11, s11, s5
 8008ae0:	edcd 6a36 	vstr	s13, [sp, #216]	; 0xd8
 8008ae4:	ed8d 6a37 	vstr	s12, [sp, #220]	; 0xdc
 8008ae8:	edcd 7a38 	vstr	s15, [sp, #224]	; 0xe0
 8008aec:	ed8d 5a3a 	vstr	s10, [sp, #232]	; 0xe8
 8008af0:	ed8d 3a3b 	vstr	s6, [sp, #236]	; 0xec
 8008af4:	ed8d 7a3e 	vstr	s14, [sp, #248]	; 0xf8
 8008af8:	ed8d 4a3f 	vstr	s8, [sp, #252]	; 0xfc
 8008afc:	edcd 4a40 	vstr	s9, [sp, #256]	; 0x100
 8008b00:	edcd 5a3c 	vstr	s11, [sp, #240]	; 0xf0
 8008b04:	e002      	b.n	8008b0c <st_accCal_MEMS_ellipsoidFit7+0x14c>
 8008b06:	bf00      	nop
 8008b08:	3a83126f 	.word	0x3a83126f
 8008b0c:	ed94 4a04 	vldr	s8, [r4, #16]
 8008b10:	ed94 3a0a 	vldr	s6, [r4, #40]	; 0x28
 8008b14:	edd4 7a0f 	vldr	s15, [r4, #60]	; 0x3c
 8008b18:	ed9d 8a3b 	vldr	s16, [sp, #236]	; 0xec
 8008b1c:	ed94 1a03 	vldr	s2, [r4, #12]
 8008b20:	edd4 ba09 	vldr	s23, [r4, #36]	; 0x24
 8008b24:	ed94 da0e 	vldr	s26, [r4, #56]	; 0x38
 8008b28:	eddd 3a3a 	vldr	s7, [sp, #232]	; 0xe8
 8008b2c:	edd4 8a1b 	vldr	s17, [r4, #108]	; 0x6c
 8008b30:	ed9d 9a37 	vldr	s18, [sp, #220]	; 0xdc
 8008b34:	eddd 5a3f 	vldr	s11, [sp, #252]	; 0xfc
 8008b38:	edd4 1a05 	vldr	s3, [r4, #20]
 8008b3c:	ed94 0a0b 	vldr	s0, [r4, #44]	; 0x2c
 8008b40:	edd4 ca10 	vldr	s25, [r4, #64]	; 0x40
 8008b44:	ed9d 5a3c 	vldr	s10, [sp, #240]	; 0xf0
 8008b48:	eddd 2a36 	vldr	s5, [sp, #216]	; 0xd8
 8008b4c:	ed9d 7a3e 	vldr	s14, [sp, #248]	; 0xf8
 8008b50:	edd4 0a0c 	vldr	s1, [r4, #48]	; 0x30
 8008b54:	ed94 2a06 	vldr	s4, [r4, #24]
 8008b58:	ed94 ca11 	vldr	s24, [r4, #68]	; 0x44
 8008b5c:	eddd 6a3d 	vldr	s13, [sp, #244]	; 0xf4
 8008b60:	eddd 4a38 	vldr	s9, [sp, #224]	; 0xe0
 8008b64:	eddd fa40 	vldr	s31, [sp, #256]	; 0x100
 8008b68:	ed9d 6a39 	vldr	s12, [sp, #228]	; 0xe4
 8008b6c:	eddd ea41 	vldr	s29, [sp, #260]	; 0x104
 8008b70:	ee68 aa04 	vmul.f32	s21, s16, s8
 8008b74:	ee68 9a03 	vmul.f32	s19, s16, s6
 8008b78:	ee28 8a27 	vmul.f32	s16, s16, s15
 8008b7c:	eee3 aa81 	vfma.f32	s21, s7, s2
 8008b80:	a906      	add	r1, sp, #24
 8008b82:	a821      	add	r0, sp, #132	; 0x84
 8008b84:	eee3 9aab 	vfma.f32	s19, s7, s23
 8008b88:	eea3 8a8d 	vfma.f32	s16, s7, s26
 8008b8c:	eeb7 ea00 	vmov.f32	s28, #112	; 0x3f800000  1.0
 8008b90:	eece da28 	vdiv.f32	s27, s28, s17
 8008b94:	ee29 ba04 	vmul.f32	s22, s18, s8
 8008b98:	ee69 8a03 	vmul.f32	s17, s18, s6
 8008b9c:	ee25 aa84 	vmul.f32	s20, s11, s8
 8008ba0:	ee29 9a27 	vmul.f32	s18, s18, s15
 8008ba4:	eee5 aa21 	vfma.f32	s21, s10, s3
 8008ba8:	eee5 9a00 	vfma.f32	s19, s10, s0
 8008bac:	eea5 8a2c 	vfma.f32	s16, s10, s25
 8008bb0:	eea2 ba81 	vfma.f32	s22, s5, s2
 8008bb4:	eee2 8aab 	vfma.f32	s17, s5, s23
 8008bb8:	eea2 9a8d 	vfma.f32	s18, s5, s26
 8008bbc:	eea7 aa01 	vfma.f32	s20, s14, s2
 8008bc0:	eee6 9aa0 	vfma.f32	s19, s13, s1
 8008bc4:	eea6 8a8c 	vfma.f32	s16, s13, s24
 8008bc8:	eee6 aa82 	vfma.f32	s21, s13, s4
 8008bcc:	ee65 6aa7 	vmul.f32	s13, s11, s15
 8008bd0:	eea4 baa1 	vfma.f32	s22, s9, s3
 8008bd4:	eee4 8a80 	vfma.f32	s17, s9, s0
 8008bd8:	eea4 9aac 	vfma.f32	s18, s9, s25
 8008bdc:	eeaf aaa1 	vfma.f32	s20, s31, s3
 8008be0:	eee7 6a0d 	vfma.f32	s13, s14, s26
 8008be4:	eee6 8a20 	vfma.f32	s17, s12, s1
 8008be8:	eea6 9a0c 	vfma.f32	s18, s12, s24
 8008bec:	eea6 ba02 	vfma.f32	s22, s12, s4
 8008bf0:	eeae aa82 	vfma.f32	s20, s29, s4
 8008bf4:	eeef 6aac 	vfma.f32	s13, s31, s25
 8008bf8:	ee65 5a83 	vmul.f32	s11, s11, s6
 8008bfc:	edcd 8a2b 	vstr	s17, [sp, #172]	; 0xac
 8008c00:	edcd da45 	vstr	s27, [sp, #276]	; 0x114
 8008c04:	ed8d ba2a 	vstr	s22, [sp, #168]	; 0xa8
 8008c08:	ed8d 9a2c 	vstr	s18, [sp, #176]	; 0xb0
 8008c0c:	edcd aa2d 	vstr	s21, [sp, #180]	; 0xb4
 8008c10:	edcd 9a2e 	vstr	s19, [sp, #184]	; 0xb8
 8008c14:	ed8d 8a2f 	vstr	s16, [sp, #188]	; 0xbc
 8008c18:	ed8d aa30 	vstr	s20, [sp, #192]	; 0xc0
 8008c1c:	ed9d 6a43 	vldr	s12, [sp, #268]	; 0x10c
 8008c20:	ed9d 5a42 	vldr	s10, [sp, #264]	; 0x108
 8008c24:	ed9d fa44 	vldr	s30, [sp, #272]	; 0x110
 8008c28:	eeee 6a8c 	vfma.f32	s13, s29, s24
 8008c2c:	eee7 5a2b 	vfma.f32	s11, s14, s23
 8008c30:	ee26 7a27 	vmul.f32	s14, s12, s15
 8008c34:	ee6a 3a84 	vmul.f32	s7, s21, s8
 8008c38:	eea5 7a0d 	vfma.f32	s14, s10, s26
 8008c3c:	ee66 2a04 	vmul.f32	s5, s12, s8
 8008c40:	ee26 6a03 	vmul.f32	s12, s12, s6
 8008c44:	eeef 5a80 	vfma.f32	s11, s31, s0
 8008c48:	eee1 3a0b 	vfma.f32	s7, s2, s22
 8008c4c:	eef0 fa66 	vmov.f32	s31, s13
 8008c50:	ee64 4a08 	vmul.f32	s9, s8, s16
 8008c54:	edd4 6a02 	vldr	s13, [r4, #8]
 8008c58:	edcd fa32 	vstr	s31, [sp, #200]	; 0xc8
 8008c5c:	eee5 2a01 	vfma.f32	s5, s10, s2
 8008c60:	eea5 6a2b 	vfma.f32	s12, s10, s23
 8008c64:	ee68 7a27 	vmul.f32	s15, s16, s15
 8008c68:	ee28 5a03 	vmul.f32	s10, s16, s6
 8008c6c:	edcd 6a01 	vstr	s13, [sp, #4]
 8008c70:	eee1 4a09 	vfma.f32	s9, s2, s18
 8008c74:	edd4 6a00 	vldr	s13, [r4]
 8008c78:	eeaf 7a2c 	vfma.f32	s14, s30, s25
 8008c7c:	eee9 7a0d 	vfma.f32	s15, s18, s26
 8008c80:	eea9 5a2b 	vfma.f32	s10, s18, s23
 8008c84:	ee24 4a29 	vmul.f32	s8, s8, s19
 8008c88:	ee76 3ae3 	vsub.f32	s7, s13, s7
 8008c8c:	eddd 6a01 	vldr	s13, [sp, #4]
 8008c90:	ed9d da0c 	vldr	s26, [sp, #48]	; 0x30
 8008c94:	eeef 2a21 	vfma.f32	s5, s30, s3
 8008c98:	eea1 4a28 	vfma.f32	s8, s2, s17
 8008c9c:	eeaf 6a00 	vfma.f32	s12, s30, s0
 8008ca0:	ed94 1a0d 	vldr	s2, [r4, #52]	; 0x34
 8008ca4:	ed94 fa08 	vldr	s30, [r4, #32]
 8008ca8:	ee76 4ae4 	vsub.f32	s9, s13, s9
 8008cac:	eeee 5aa0 	vfma.f32	s11, s29, s1
 8008cb0:	eead 7a8c 	vfma.f32	s14, s27, s24
 8008cb4:	edd4 6a01 	vldr	s13, [r4, #4]
 8008cb8:	ed8d 7a35 	vstr	s14, [sp, #212]	; 0xd4
 8008cbc:	ee71 7a67 	vsub.f32	s15, s2, s15
 8008cc0:	ee3f 5a45 	vsub.f32	s10, s30, s10
 8008cc4:	ee29 3a83 	vmul.f32	s6, s19, s6
 8008cc8:	eee1 4aef 	vfms.f32	s9, s3, s31
 8008ccc:	eea8 3aab 	vfma.f32	s6, s17, s23
 8008cd0:	eeec 7aef 	vfms.f32	s15, s25, s31
 8008cd4:	eeaf 5ac0 	vfms.f32	s10, s31, s0
 8008cd8:	ee36 4ac4 	vsub.f32	s8, s13, s8
 8008cdc:	eead 6aa0 	vfma.f32	s12, s27, s1
 8008ce0:	eeb0 fa47 	vmov.f32	s30, s14
 8008ce4:	eea1 4ae5 	vfms.f32	s8, s3, s11
 8008ce8:	ed94 7a07 	vldr	s14, [r4, #28]
 8008cec:	edcd 5a31 	vstr	s11, [sp, #196]	; 0xc4
 8008cf0:	eee2 4a4f 	vfms.f32	s9, s4, s30
 8008cf4:	eeed 2a82 	vfma.f32	s5, s27, s4
 8008cf8:	eeaf 5a60 	vfms.f32	s10, s30, s1
 8008cfc:	eeec 7a4f 	vfms.f32	s15, s24, s30
 8008d00:	eeea 3a61 	vfms.f32	s7, s20, s3
 8008d04:	ee37 3a43 	vsub.f32	s6, s14, s6
 8008d08:	eea2 4a46 	vfms.f32	s8, s4, s12
 8008d0c:	eea5 3ac0 	vfms.f32	s6, s11, s0
 8008d10:	ed9d 7a0e 	vldr	s14, [sp, #56]	; 0x38
 8008d14:	ed8d 6a34 	vstr	s12, [sp, #208]	; 0xd0
 8008d18:	eef0 ea65 	vmov.f32	s29, s11
 8008d1c:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8008d20:	eef0 ba46 	vmov.f32	s23, s12
 8008d24:	ee24 6aa5 	vmul.f32	s12, s9, s11
 8008d28:	eee2 3a62 	vfms.f32	s7, s4, s5
 8008d2c:	ee27 2a27 	vmul.f32	s4, s14, s15
 8008d30:	ee27 7a05 	vmul.f32	s14, s14, s10
 8008d34:	eef0 ca46 	vmov.f32	s25, s12
 8008d38:	eea4 7a25 	vfma.f32	s14, s8, s11
 8008d3c:	eeed ca04 	vfma.f32	s25, s26, s8
 8008d40:	eef0 1a47 	vmov.f32	s3, s14
 8008d44:	eeb0 7a6c 	vmov.f32	s14, s25
 8008d48:	eea3 7aa5 	vfma.f32	s14, s7, s11
 8008d4c:	ee23 1aa5 	vmul.f32	s2, s7, s11
 8008d50:	ee27 0aa5 	vmul.f32	s0, s15, s11
 8008d54:	eea4 1a25 	vfma.f32	s2, s8, s11
 8008d58:	ed8d 7a24 	vstr	s14, [sp, #144]	; 0x90
 8008d5c:	ed9d 7a0e 	vldr	s14, [sp, #56]	; 0x38
 8008d60:	edcd 2a33 	vstr	s5, [sp, #204]	; 0xcc
 8008d64:	ee65 7a25 	vmul.f32	s15, s10, s11
 8008d68:	eea7 1a24 	vfma.f32	s2, s14, s9
 8008d6c:	eeb0 ca40 	vmov.f32	s24, s0
 8008d70:	eeb0 7a40 	vmov.f32	s14, s0
 8008d74:	eea4 caa5 	vfma.f32	s24, s9, s11
 8008d78:	eea4 6a25 	vfma.f32	s12, s8, s11
 8008d7c:	eea5 7a25 	vfma.f32	s14, s10, s11
 8008d80:	eef0 6a67 	vmov.f32	s13, s15
 8008d84:	eeab 3ae0 	vfms.f32	s6, s23, s1
 8008d88:	eea4 2aa5 	vfma.f32	s4, s9, s11
 8008d8c:	eee4 6a25 	vfma.f32	s13, s8, s11
 8008d90:	ed8d 6a21 	vstr	s12, [sp, #132]	; 0x84
 8008d94:	ed8d 7a23 	vstr	s14, [sp, #140]	; 0x8c
 8008d98:	eeb0 6a4c 	vmov.f32	s12, s24
 8008d9c:	eeb0 7a61 	vmov.f32	s14, s3
 8008da0:	eea5 2a25 	vfma.f32	s4, s10, s11
 8008da4:	eea3 7a25 	vfma.f32	s14, s6, s11
 8008da8:	eee3 7a25 	vfma.f32	s15, s6, s11
 8008dac:	eead 6a05 	vfma.f32	s12, s26, s10
 8008db0:	eeed 6a03 	vfma.f32	s13, s26, s6
 8008db4:	edcd 2a01 	vstr	s5, [sp, #4]
 8008db8:	ed8d 1a27 	vstr	s2, [sp, #156]	; 0x9c
 8008dbc:	ed8d 6a26 	vstr	s12, [sp, #152]	; 0x98
 8008dc0:	ed8d 2a29 	vstr	s4, [sp, #164]	; 0xa4
 8008dc4:	edcd 6a25 	vstr	s13, [sp, #148]	; 0x94
 8008dc8:	ed8d 7a28 	vstr	s14, [sp, #160]	; 0xa0
 8008dcc:	edcd 7a22 	vstr	s15, [sp, #136]	; 0x88
 8008dd0:	f7ff fd04 	bl	80087dc <st_accCal_MEMS_EIG3>
 8008dd4:	ed9d 6a21 	vldr	s12, [sp, #132]	; 0x84
 8008dd8:	ed9d 4a07 	vldr	s8, [sp, #28]
 8008ddc:	ed9d 3a06 	vldr	s6, [sp, #24]
 8008de0:	eddd 3a27 	vldr	s7, [sp, #156]	; 0x9c
 8008de4:	ed9d 7a23 	vldr	s14, [sp, #140]	; 0x8c
 8008de8:	ed9d 5a25 	vldr	s10, [sp, #148]	; 0x94
 8008dec:	eddd 7a26 	vldr	s15, [sp, #152]	; 0x98
 8008df0:	eddd 4a24 	vldr	s9, [sp, #144]	; 0x90
 8008df4:	eddd 1a22 	vldr	s3, [sp, #136]	; 0x88
 8008df8:	ed9d 2a29 	vldr	s4, [sp, #164]	; 0xa4
 8008dfc:	eddd 6a28 	vldr	s13, [sp, #160]	; 0xa0
 8008e00:	ee36 4a44 	vsub.f32	s8, s12, s8
 8008e04:	ee23 7a87 	vmul.f32	s14, s7, s14
 8008e08:	ee74 5a43 	vsub.f32	s11, s8, s6
 8008e0c:	ee63 7aa7 	vmul.f32	s15, s7, s15
 8008e10:	ee35 5a85 	vadd.f32	s10, s11, s10
 8008e14:	eea1 7aa4 	vfma.f32	s14, s3, s9
 8008e18:	ee75 5a82 	vadd.f32	s11, s11, s4
 8008e1c:	ee64 6aa6 	vmul.f32	s13, s9, s13
 8008e20:	eee4 7a85 	vfma.f32	s15, s9, s10
 8008e24:	eee3 6aa5 	vfma.f32	s13, s7, s11
 8008e28:	ee36 6a43 	vsub.f32	s12, s12, s6
 8008e2c:	eef0 7ae7 	vabs.f32	s15, s15
 8008e30:	eea6 7a04 	vfma.f32	s14, s12, s8
 8008e34:	eec6 caa7 	vdiv.f32	s25, s13, s15
 8008e38:	ee87 ca27 	vdiv.f32	s24, s14, s15
 8008e3c:	ee6c 7aac 	vmul.f32	s15, s25, s25
 8008e40:	eeec 7a0c 	vfma.f32	s15, s24, s24
 8008e44:	ee77 7a8e 	vadd.f32	s15, s15, s28
 8008e48:	ee17 0a90 	vmov	r0, s15
 8008e4c:	f7f7 fb20 	bl	8000490 <__aeabi_f2d>
 8008e50:	ec41 0b10 	vmov	d0, r0, r1
 8008e54:	f00a f91c 	bl	8013090 <sqrt>
 8008e58:	ec51 0b10 	vmov	r0, r1, d0
 8008e5c:	f7f7 fe68 	bl	8000b30 <__aeabi_d2f>
 8008e60:	ee07 0a90 	vmov	s15, r0
 8008e64:	eece 4a27 	vdiv.f32	s9, s28, s15
 8008e68:	eddd 2a01 	vldr	s5, [sp, #4]
 8008e6c:	edc5 4a01 	vstr	s9, [r5, #4]
 8008e70:	ee6c 5aa4 	vmul.f32	s11, s25, s9
 8008e74:	ee2c 5a24 	vmul.f32	s10, s24, s9
 8008e78:	ee68 8aa4 	vmul.f32	s17, s17, s9
 8008e7c:	ee68 6a25 	vmul.f32	s13, s16, s11
 8008e80:	ee2f 7aa5 	vmul.f32	s14, s31, s11
 8008e84:	ee6f 7a25 	vmul.f32	s15, s30, s11
 8008e88:	eee5 8a0b 	vfma.f32	s17, s10, s22
 8008e8c:	eee9 6aa4 	vfma.f32	s13, s19, s9
 8008e90:	eea4 7aae 	vfma.f32	s14, s9, s29
 8008e94:	eee4 7aab 	vfma.f32	s15, s9, s23
 8008e98:	eeb0 6a68 	vmov.f32	s12, s17
 8008e9c:	eeea 6a85 	vfma.f32	s13, s21, s10
 8008ea0:	eeaa 7a05 	vfma.f32	s14, s20, s10
 8008ea4:	eee5 7a22 	vfma.f32	s15, s10, s5
 8008ea8:	eea5 6a89 	vfma.f32	s12, s11, s18
 8008eac:	eef5 5ac0 	vcmpe.f32	s11, #0.0
 8008eb0:	eef1 6a66 	vneg.f32	s13, s13
 8008eb4:	eeb1 7a47 	vneg.f32	s14, s14
 8008eb8:	eef1 7a67 	vneg.f32	s15, s15
 8008ebc:	eeb1 6a46 	vneg.f32	s12, s12
 8008ec0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ec4:	edc5 6a04 	vstr	s13, [r5, #16]
 8008ec8:	ed85 7a05 	vstr	s14, [r5, #20]
 8008ecc:	edc5 7a06 	vstr	s15, [r5, #24]
 8008ed0:	ed85 6a03 	vstr	s12, [r5, #12]
 8008ed4:	ed85 5a00 	vstr	s10, [r5]
 8008ed8:	edc5 5a02 	vstr	s11, [r5, #8]
 8008edc:	d430      	bmi.n	8008f40 <st_accCal_MEMS_ellipsoidFit7+0x580>
 8008ede:	b046      	add	sp, #280	; 0x118
 8008ee0:	ecbd 8b10 	vpop	{d8-d15}
 8008ee4:	bd70      	pop	{r4, r5, r6, pc}
 8008ee6:	ee31 7ac4 	vsub.f32	s14, s3, s8
 8008eea:	ed9d 2a14 	vldr	s4, [sp, #80]	; 0x50
 8008eee:	eddd 2a16 	vldr	s5, [sp, #88]	; 0x58
 8008ef2:	eeb0 7ac7 	vabs.f32	s14, s14
 8008ef6:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8008efa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008efe:	f57f ad9b 	bpl.w	8008a38 <st_accCal_MEMS_ellipsoidFit7+0x78>
 8008f02:	ee32 7a62 	vsub.f32	s14, s4, s5
 8008f06:	eeb0 7ac7 	vabs.f32	s14, s14
 8008f0a:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8008f0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f12:	bf4c      	ite	mi
 8008f14:	2601      	movmi	r6, #1
 8008f16:	2600      	movpl	r6, #0
 8008f18:	e58e      	b.n	8008a38 <st_accCal_MEMS_ellipsoidFit7+0x78>
 8008f1a:	ee69 4ac2 	vnmul.f32	s9, s19, s4
 8008f1e:	ee29 5a67 	vnmul.f32	s10, s18, s15
 8008f22:	eee5 4aa1 	vfma.f32	s9, s11, s3
 8008f26:	ee68 5ae1 	vnmul.f32	s11, s17, s3
 8008f2a:	eea1 5aa2 	vfma.f32	s10, s3, s5
 8008f2e:	eee7 5a82 	vfma.f32	s11, s15, s4
 8008f32:	edcd 4a3c 	vstr	s9, [sp, #240]	; 0xf0
 8008f36:	eef0 7a65 	vmov.f32	s15, s11
 8008f3a:	eef0 2a64 	vmov.f32	s5, s9
 8008f3e:	e5b9      	b.n	8008ab4 <st_accCal_MEMS_ellipsoidFit7+0xf4>
 8008f40:	eeb1 5a45 	vneg.f32	s10, s10
 8008f44:	eef1 4a64 	vneg.f32	s9, s9
 8008f48:	eef1 5a65 	vneg.f32	s11, s11
 8008f4c:	eeb1 6a46 	vneg.f32	s12, s12
 8008f50:	eef1 6a66 	vneg.f32	s13, s13
 8008f54:	eeb1 7a47 	vneg.f32	s14, s14
 8008f58:	eef1 7a67 	vneg.f32	s15, s15
 8008f5c:	ed85 5a00 	vstr	s10, [r5]
 8008f60:	edc5 4a01 	vstr	s9, [r5, #4]
 8008f64:	edc5 5a02 	vstr	s11, [r5, #8]
 8008f68:	ed85 6a03 	vstr	s12, [r5, #12]
 8008f6c:	edc5 6a04 	vstr	s13, [r5, #16]
 8008f70:	ed85 7a05 	vstr	s14, [r5, #20]
 8008f74:	edc5 7a06 	vstr	s15, [r5, #24]
 8008f78:	b046      	add	sp, #280	; 0x118
 8008f7a:	ecbd 8b10 	vpop	{d8-d15}
 8008f7e:	bd70      	pop	{r4, r5, r6, pc}

08008f80 <m_dcm2q_eml>:
 8008f80:	ed90 7a04 	vldr	s14, [r0, #16]
 8008f84:	edd0 6a08 	vldr	s13, [r0, #32]
 8008f88:	edd0 7a00 	vldr	s15, [r0]
 8008f8c:	ee37 7a26 	vadd.f32	s14, s14, s13
 8008f90:	b538      	push	{r3, r4, r5, lr}
 8008f92:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008f96:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8008f9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008f9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fa2:	ed2d 8b02 	vpush	{d8}
 8008fa6:	4604      	mov	r4, r0
 8008fa8:	460d      	mov	r5, r1
 8008faa:	f340 80c1 	ble.w	8009130 <m_dcm2q_eml+0x1b0>
 8008fae:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008fb2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008fb6:	ee17 0a90 	vmov	r0, s15
 8008fba:	f7f7 fa69 	bl	8000490 <__aeabi_f2d>
 8008fbe:	ec41 0b10 	vmov	d0, r0, r1
 8008fc2:	f00a f865 	bl	8013090 <sqrt>
 8008fc6:	ec51 0b10 	vmov	r0, r1, d0
 8008fca:	f7f7 fdb1 	bl	8000b30 <__aeabi_d2f>
 8008fce:	ee07 0a90 	vmov	s15, r0
 8008fd2:	edd4 6a05 	vldr	s13, [r4, #20]
 8008fd6:	ed94 7a07 	vldr	s14, [r4, #28]
 8008fda:	edd4 5a06 	vldr	s11, [r4, #24]
 8008fde:	ed94 5a02 	vldr	s10, [r4, #8]
 8008fe2:	ed94 6a03 	vldr	s12, [r4, #12]
 8008fe6:	ed94 4a01 	vldr	s8, [r4, #4]
 8008fea:	ee37 7a66 	vsub.f32	s14, s14, s13
 8008fee:	eefe 6a00 	vmov.f32	s13, #224	; 0xbf000000 -0.5
 8008ff2:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8008ff6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ffa:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8008ffe:	bf54      	ite	pl
 8009000:	eef0 4a47 	vmovpl.f32	s9, s14
 8009004:	eef0 4a66 	vmovmi.f32	s9, s13
 8009008:	ee67 7aa4 	vmul.f32	s15, s15, s9
 800900c:	ee35 5a65 	vsub.f32	s10, s10, s11
 8009010:	edc5 7a00 	vstr	s15, [r5]
 8009014:	edd4 5a00 	vldr	s11, [r4]
 8009018:	edd4 4a08 	vldr	s9, [r4, #32]
 800901c:	edd4 7a04 	vldr	s15, [r4, #16]
 8009020:	ee75 5aa4 	vadd.f32	s11, s11, s9
 8009024:	ee36 6a44 	vsub.f32	s12, s12, s8
 8009028:	eeb5 5ac0 	vcmpe.f32	s10, #0.0
 800902c:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8009030:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009034:	eeb5 6ac0 	vcmpe.f32	s12, #0.0
 8009038:	eebf 6a00 	vmov.f32	s12, #240	; 0xbf800000 -1.0
 800903c:	bf54      	ite	pl
 800903e:	eef0 8a47 	vmovpl.f32	s17, s14
 8009042:	eef0 8a66 	vmovmi.f32	s17, s13
 8009046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800904a:	eef4 7ac6 	vcmpe.f32	s15, s12
 800904e:	bf54      	ite	pl
 8009050:	eeb0 8a47 	vmovpl.f32	s16, s14
 8009054:	eeb0 8a66 	vmovmi.f32	s16, s13
 8009058:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800905c:	dd75      	ble.n	800914a <m_dcm2q_eml+0x1ca>
 800905e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009062:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009066:	ee17 0a90 	vmov	r0, s15
 800906a:	f7f7 fa11 	bl	8000490 <__aeabi_f2d>
 800906e:	ec41 0b10 	vmov	d0, r0, r1
 8009072:	f00a f80d 	bl	8013090 <sqrt>
 8009076:	ec51 0b10 	vmov	r0, r1, d0
 800907a:	f7f7 fd59 	bl	8000b30 <__aeabi_d2f>
 800907e:	ee07 0a90 	vmov	s15, r0
 8009082:	ee67 7aa8 	vmul.f32	s15, s15, s17
 8009086:	edc5 7a01 	vstr	s15, [r5, #4]
 800908a:	edd4 6a04 	vldr	s13, [r4, #16]
 800908e:	ed94 7a00 	vldr	s14, [r4]
 8009092:	edd4 7a08 	vldr	s15, [r4, #32]
 8009096:	ee37 7a26 	vadd.f32	s14, s14, s13
 800909a:	eeff 6a00 	vmov.f32	s13, #240	; 0xbf800000 -1.0
 800909e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80090a2:	eef4 7ae6 	vcmpe.f32	s15, s13
 80090a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090aa:	dd4b      	ble.n	8009144 <m_dcm2q_eml+0x1c4>
 80090ac:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80090b0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80090b4:	ee17 0a90 	vmov	r0, s15
 80090b8:	f7f7 f9ea 	bl	8000490 <__aeabi_f2d>
 80090bc:	ec41 0b10 	vmov	d0, r0, r1
 80090c0:	f009 ffe6 	bl	8013090 <sqrt>
 80090c4:	ec51 0b10 	vmov	r0, r1, d0
 80090c8:	f7f7 fd32 	bl	8000b30 <__aeabi_d2f>
 80090cc:	ee07 0a90 	vmov	s15, r0
 80090d0:	ee27 7a88 	vmul.f32	s14, s15, s16
 80090d4:	ed85 7a02 	vstr	s14, [r5, #8]
 80090d8:	ed94 7a04 	vldr	s14, [r4, #16]
 80090dc:	edd4 7a00 	vldr	s15, [r4]
 80090e0:	edd4 6a08 	vldr	s13, [r4, #32]
 80090e4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80090e8:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80090ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80090f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80090f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090f8:	dd1d      	ble.n	8009136 <m_dcm2q_eml+0x1b6>
 80090fa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80090fe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009102:	ee17 0a90 	vmov	r0, s15
 8009106:	f7f7 f9c3 	bl	8000490 <__aeabi_f2d>
 800910a:	ec41 0b10 	vmov	d0, r0, r1
 800910e:	f009 ffbf 	bl	8013090 <sqrt>
 8009112:	ec51 0b10 	vmov	r0, r1, d0
 8009116:	f7f7 fd0b 	bl	8000b30 <__aeabi_d2f>
 800911a:	ecbd 8b02 	vpop	{d8}
 800911e:	ee07 0a10 	vmov	s14, r0
 8009122:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8009126:	ee67 7a27 	vmul.f32	s15, s14, s15
 800912a:	edc5 7a03 	vstr	s15, [r5, #12]
 800912e:	bd38      	pop	{r3, r4, r5, pc}
 8009130:	eddf 7a07 	vldr	s15, [pc, #28]	; 8009150 <m_dcm2q_eml+0x1d0>
 8009134:	e74d      	b.n	8008fd2 <m_dcm2q_eml+0x52>
 8009136:	ecbd 8b02 	vpop	{d8}
 800913a:	eddf 7a05 	vldr	s15, [pc, #20]	; 8009150 <m_dcm2q_eml+0x1d0>
 800913e:	edc5 7a03 	vstr	s15, [r5, #12]
 8009142:	bd38      	pop	{r3, r4, r5, pc}
 8009144:	ed9f 7a02 	vldr	s14, [pc, #8]	; 8009150 <m_dcm2q_eml+0x1d0>
 8009148:	e7c4      	b.n	80090d4 <m_dcm2q_eml+0x154>
 800914a:	eddf 7a01 	vldr	s15, [pc, #4]	; 8009150 <m_dcm2q_eml+0x1d0>
 800914e:	e79a      	b.n	8009086 <m_dcm2q_eml+0x106>
 8009150:	00000000 	.word	0x00000000

08009154 <SpacePointGyroProp>:
 8009154:	b570      	push	{r4, r5, r6, lr}
 8009156:	eddf 6a46 	vldr	s13, [pc, #280]	; 8009270 <SpacePointGyroProp+0x11c>
 800915a:	ed92 6a01 	vldr	s12, [r2, #4]
 800915e:	ed92 7a00 	vldr	s14, [r2]
 8009162:	edd1 7a02 	vldr	s15, [r1, #8]
 8009166:	ed2d 8b04 	vpush	{d8-d9}
 800916a:	edd1 8a01 	vldr	s17, [r1, #4]
 800916e:	ed91 9a00 	vldr	s18, [r1]
 8009172:	ed92 8a02 	vldr	s16, [r2, #8]
 8009176:	9d08      	ldr	r5, [sp, #32]
 8009178:	ee20 0a26 	vmul.f32	s0, s0, s13
 800917c:	ee78 8ac6 	vsub.f32	s17, s17, s12
 8009180:	ee39 9a47 	vsub.f32	s18, s18, s14
 8009184:	ee68 8a80 	vmul.f32	s17, s17, s0
 8009188:	ee29 9a00 	vmul.f32	s18, s18, s0
 800918c:	ee28 7aa8 	vmul.f32	s14, s17, s17
 8009190:	ee77 7ac8 	vsub.f32	s15, s15, s16
 8009194:	eea9 7a09 	vfma.f32	s14, s18, s18
 8009198:	4606      	mov	r6, r0
 800919a:	461c      	mov	r4, r3
 800919c:	ee27 8a80 	vmul.f32	s16, s15, s0
 80091a0:	eef0 7a47 	vmov.f32	s15, s14
 80091a4:	eee8 7a08 	vfma.f32	s15, s16, s16
 80091a8:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80091ac:	eef4 7ae6 	vcmpe.f32	s15, s13
 80091b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091b4:	d55a      	bpl.n	800926c <SpacePointGyroProp+0x118>
 80091b6:	eef5 6a00 	vmov.f32	s13, #80	; 0x3e800000  0.250
 80091ba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80091be:	eea7 7ae6 	vfms.f32	s14, s15, s13
 80091c2:	ee17 0a10 	vmov	r0, s14
 80091c6:	f7f7 f963 	bl	8000490 <__aeabi_f2d>
 80091ca:	ec41 0b10 	vmov	d0, r0, r1
 80091ce:	f009 ff5f 	bl	8013090 <sqrt>
 80091d2:	ec51 0b10 	vmov	r0, r1, d0
 80091d6:	f7f7 fcab 	bl	8000b30 <__aeabi_d2f>
 80091da:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80091de:	ee29 9a27 	vmul.f32	s18, s18, s15
 80091e2:	ee68 8aa7 	vmul.f32	s17, s17, s15
 80091e6:	ee28 8a27 	vmul.f32	s16, s16, s15
 80091ea:	4622      	mov	r2, r4
 80091ec:	60e8      	str	r0, [r5, #12]
 80091ee:	4631      	mov	r1, r6
 80091f0:	ed85 9a00 	vstr	s18, [r5]
 80091f4:	edc5 8a01 	vstr	s17, [r5, #4]
 80091f8:	ed85 8a02 	vstr	s16, [r5, #8]
 80091fc:	4628      	mov	r0, r5
 80091fe:	f7ff fa51 	bl	80086a4 <m_qmult_eml>
 8009202:	edd4 8a02 	vldr	s17, [r4, #8]
 8009206:	ed94 9a01 	vldr	s18, [r4, #4]
 800920a:	ed94 8a03 	vldr	s16, [r4, #12]
 800920e:	edd4 9a00 	vldr	s19, [r4]
 8009212:	ee68 7aa8 	vmul.f32	s15, s17, s17
 8009216:	eee9 7a09 	vfma.f32	s15, s18, s18
 800921a:	eee8 7a08 	vfma.f32	s15, s16, s16
 800921e:	eee9 7aa9 	vfma.f32	s15, s19, s19
 8009222:	ee17 0a90 	vmov	r0, s15
 8009226:	f7f7 f933 	bl	8000490 <__aeabi_f2d>
 800922a:	ec41 0b10 	vmov	d0, r0, r1
 800922e:	f009 ff2f 	bl	8013090 <sqrt>
 8009232:	ec51 0b10 	vmov	r0, r1, d0
 8009236:	f7f7 fc7b 	bl	8000b30 <__aeabi_d2f>
 800923a:	ee07 0a90 	vmov	s15, r0
 800923e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009242:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8009246:	ee67 9aa9 	vmul.f32	s19, s15, s19
 800924a:	ee29 9a27 	vmul.f32	s18, s18, s15
 800924e:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8009252:	ee28 8a27 	vmul.f32	s16, s16, s15
 8009256:	edc4 9a00 	vstr	s19, [r4]
 800925a:	ed84 9a01 	vstr	s18, [r4, #4]
 800925e:	edc4 8a02 	vstr	s17, [r4, #8]
 8009262:	ed84 8a03 	vstr	s16, [r4, #12]
 8009266:	ecbd 8b04 	vpop	{d8-d9}
 800926a:	bd70      	pop	{r4, r5, r6, pc}
 800926c:	2000      	movs	r0, #0
 800926e:	e7b4      	b.n	80091da <SpacePointGyroProp+0x86>
 8009270:	3c8efa35 	.word	0x3c8efa35

08009274 <SpacePointGyroPropRedist>:
 8009274:	b570      	push	{r4, r5, r6, lr}
 8009276:	460d      	mov	r5, r1
 8009278:	ed2d 8b04 	vpush	{d8-d9}
 800927c:	4619      	mov	r1, r3
 800927e:	4606      	mov	r6, r0
 8009280:	4610      	mov	r0, r2
 8009282:	461a      	mov	r2, r3
 8009284:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8009286:	f7ff fa0d 	bl	80086a4 <m_qmult_eml>
 800928a:	462a      	mov	r2, r5
 800928c:	4629      	mov	r1, r5
 800928e:	4630      	mov	r0, r6
 8009290:	f7ff fa08 	bl	80086a4 <m_qmult_eml>
 8009294:	4622      	mov	r2, r4
 8009296:	4618      	mov	r0, r3
 8009298:	9908      	ldr	r1, [sp, #32]
 800929a:	f7ff fa03 	bl	80086a4 <m_qmult_eml>
 800929e:	4621      	mov	r1, r4
 80092a0:	4628      	mov	r0, r5
 80092a2:	f7ff f9ff 	bl	80086a4 <m_qmult_eml>
 80092a6:	ed94 9a01 	vldr	s18, [r4, #4]
 80092aa:	edd4 9a00 	vldr	s19, [r4]
 80092ae:	edd4 8a02 	vldr	s17, [r4, #8]
 80092b2:	ed94 8a03 	vldr	s16, [r4, #12]
 80092b6:	ee69 7a09 	vmul.f32	s15, s18, s18
 80092ba:	eee9 7aa9 	vfma.f32	s15, s19, s19
 80092be:	eee8 7aa8 	vfma.f32	s15, s17, s17
 80092c2:	eee8 7a08 	vfma.f32	s15, s16, s16
 80092c6:	ee17 0a90 	vmov	r0, s15
 80092ca:	f7f7 f8e1 	bl	8000490 <__aeabi_f2d>
 80092ce:	ec41 0b10 	vmov	d0, r0, r1
 80092d2:	f009 fedd 	bl	8013090 <sqrt>
 80092d6:	ec51 0b10 	vmov	r0, r1, d0
 80092da:	f7f7 fc29 	bl	8000b30 <__aeabi_d2f>
 80092de:	ee07 0a90 	vmov	s15, r0
 80092e2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80092e6:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80092ea:	ee67 9aa9 	vmul.f32	s19, s15, s19
 80092ee:	ee29 9a27 	vmul.f32	s18, s18, s15
 80092f2:	ee68 8aa7 	vmul.f32	s17, s17, s15
 80092f6:	ee28 8a27 	vmul.f32	s16, s16, s15
 80092fa:	edc4 9a00 	vstr	s19, [r4]
 80092fe:	ed84 9a01 	vstr	s18, [r4, #4]
 8009302:	edc4 8a02 	vstr	s17, [r4, #8]
 8009306:	ed84 8a03 	vstr	s16, [r4, #12]
 800930a:	ecbd 8b04 	vpop	{d8-d9}
 800930e:	bd70      	pop	{r4, r5, r6, pc}

08009310 <quatErr2EulerErr>:
 8009310:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009314:	2300      	movs	r3, #0
 8009316:	ed2d 8b04 	vpush	{d8-d9}
 800931a:	6013      	str	r3, [r2, #0]
 800931c:	6053      	str	r3, [r2, #4]
 800931e:	6093      	str	r3, [r2, #8]
 8009320:	ed90 0a01 	vldr	s0, [r0, #4]
 8009324:	ed9f 8a6c 	vldr	s16, [pc, #432]	; 80094d8 <quatErr2EulerErr+0x1c8>
 8009328:	4606      	mov	r6, r0
 800932a:	ee20 0a08 	vmul.f32	s0, s0, s16
 800932e:	460c      	mov	r4, r1
 8009330:	4615      	mov	r5, r2
 8009332:	f009 fd55 	bl	8012de0 <cosf>
 8009336:	ed96 9a02 	vldr	s18, [r6, #8]
 800933a:	ee29 9a08 	vmul.f32	s18, s18, s16
 800933e:	eef0 8a40 	vmov.f32	s17, s0
 8009342:	eeb0 0a49 	vmov.f32	s0, s18
 8009346:	f009 fdb3 	bl	8012eb0 <sinf>
 800934a:	eeb0 8a40 	vmov.f32	s16, s0
 800934e:	eeb0 0a49 	vmov.f32	s0, s18
 8009352:	f009 fd45 	bl	8012de0 <cosf>
 8009356:	edd4 7a01 	vldr	s15, [r4, #4]
 800935a:	edd4 6a02 	vldr	s13, [r4, #8]
 800935e:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 80094dc <quatErr2EulerErr+0x1cc>
 8009362:	ee20 9a00 	vmul.f32	s18, s0, s0
 8009366:	ee28 8a08 	vmul.f32	s16, s16, s16
 800936a:	ee69 7a27 	vmul.f32	s15, s18, s15
 800936e:	eee8 7a26 	vfma.f32	s15, s16, s13
 8009372:	eef1 6ae7 	vsqrt.f32	s13, s15
 8009376:	ee66 7a87 	vmul.f32	s15, s13, s14
 800937a:	ee17 0a90 	vmov	r0, s15
 800937e:	f7f7 f887 	bl	8000490 <__aeabi_f2d>
 8009382:	4b57      	ldr	r3, [pc, #348]	; (80094e0 <quatErr2EulerErr+0x1d0>)
 8009384:	2200      	movs	r2, #0
 8009386:	4680      	mov	r8, r0
 8009388:	4689      	mov	r9, r1
 800938a:	f7f7 fb55 	bl	8000a38 <__aeabi_dcmple>
 800938e:	b918      	cbnz	r0, 8009398 <quatErr2EulerErr+0x88>
 8009390:	f8df 914c 	ldr.w	r9, [pc, #332]	; 80094e0 <quatErr2EulerErr+0x1d0>
 8009394:	f04f 0800 	mov.w	r8, #0
 8009398:	4649      	mov	r1, r9
 800939a:	4640      	mov	r0, r8
 800939c:	f7f7 fbc8 	bl	8000b30 <__aeabi_d2f>
 80093a0:	f7f7 f876 	bl	8000490 <__aeabi_f2d>
 80093a4:	4b4f      	ldr	r3, [pc, #316]	; (80094e4 <quatErr2EulerErr+0x1d4>)
 80093a6:	2200      	movs	r2, #0
 80093a8:	4680      	mov	r8, r0
 80093aa:	4689      	mov	r9, r1
 80093ac:	f7f7 fb4e 	bl	8000a4c <__aeabi_dcmpge>
 80093b0:	b918      	cbnz	r0, 80093ba <quatErr2EulerErr+0xaa>
 80093b2:	f8df 9130 	ldr.w	r9, [pc, #304]	; 80094e4 <quatErr2EulerErr+0x1d4>
 80093b6:	f04f 0800 	mov.w	r8, #0
 80093ba:	4649      	mov	r1, r9
 80093bc:	4640      	mov	r0, r8
 80093be:	f7f7 fbb7 	bl	8000b30 <__aeabi_d2f>
 80093c2:	6068      	str	r0, [r5, #4]
 80093c4:	edd4 7a02 	vldr	s15, [r4, #8]
 80093c8:	ed94 6a01 	vldr	s12, [r4, #4]
 80093cc:	ed9f 7a46 	vldr	s14, [pc, #280]	; 80094e8 <quatErr2EulerErr+0x1d8>
 80093d0:	eddf 6a42 	vldr	s13, [pc, #264]	; 80094dc <quatErr2EulerErr+0x1cc>
 80093d4:	ee69 7a27 	vmul.f32	s15, s18, s15
 80093d8:	eea8 7aa8 	vfma.f32	s14, s17, s17
 80093dc:	eee8 7a06 	vfma.f32	s15, s16, s12
 80093e0:	ee87 6a87 	vdiv.f32	s12, s15, s14
 80093e4:	eef1 7ac6 	vsqrt.f32	s15, s12
 80093e8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80093ec:	ee17 0a90 	vmov	r0, s15
 80093f0:	f7f7 f84e 	bl	8000490 <__aeabi_f2d>
 80093f4:	4b3d      	ldr	r3, [pc, #244]	; (80094ec <quatErr2EulerErr+0x1dc>)
 80093f6:	2200      	movs	r2, #0
 80093f8:	4680      	mov	r8, r0
 80093fa:	4689      	mov	r9, r1
 80093fc:	f7f7 fb1c 	bl	8000a38 <__aeabi_dcmple>
 8009400:	b918      	cbnz	r0, 800940a <quatErr2EulerErr+0xfa>
 8009402:	f8df 90e8 	ldr.w	r9, [pc, #232]	; 80094ec <quatErr2EulerErr+0x1dc>
 8009406:	f04f 0800 	mov.w	r8, #0
 800940a:	4649      	mov	r1, r9
 800940c:	4640      	mov	r0, r8
 800940e:	f7f7 fb8f 	bl	8000b30 <__aeabi_d2f>
 8009412:	f7f7 f83d 	bl	8000490 <__aeabi_f2d>
 8009416:	4b33      	ldr	r3, [pc, #204]	; (80094e4 <quatErr2EulerErr+0x1d4>)
 8009418:	2200      	movs	r2, #0
 800941a:	4680      	mov	r8, r0
 800941c:	4689      	mov	r9, r1
 800941e:	f7f7 fb15 	bl	8000a4c <__aeabi_dcmpge>
 8009422:	b918      	cbnz	r0, 800942c <quatErr2EulerErr+0x11c>
 8009424:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 80094e4 <quatErr2EulerErr+0x1d4>
 8009428:	f04f 0800 	mov.w	r8, #0
 800942c:	4640      	mov	r0, r8
 800942e:	4649      	mov	r1, r9
 8009430:	f7f7 fb7e 	bl	8000b30 <__aeabi_d2f>
 8009434:	6028      	str	r0, [r5, #0]
 8009436:	ed96 0a01 	vldr	s0, [r6, #4]
 800943a:	ed9f 6a27 	vldr	s12, [pc, #156]	; 80094d8 <quatErr2EulerErr+0x1c8>
 800943e:	ed94 7a02 	vldr	s14, [r4, #8]
 8009442:	eddf 7a2b 	vldr	s15, [pc, #172]	; 80094f0 <quatErr2EulerErr+0x1e0>
 8009446:	edd4 6a01 	vldr	s13, [r4, #4]
 800944a:	ee20 0a06 	vmul.f32	s0, s0, s12
 800944e:	ee28 8a07 	vmul.f32	s16, s16, s14
 8009452:	eeb0 7ac0 	vabs.f32	s14, s0
 8009456:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800945a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800945e:	eea9 8a26 	vfma.f32	s16, s18, s13
 8009462:	d532      	bpl.n	80094ca <quatErr2EulerErr+0x1ba>
 8009464:	f009 fd6a 	bl	8012f3c <tanf>
 8009468:	edd4 7a00 	vldr	s15, [r4]
 800946c:	ee20 0a00 	vmul.f32	s0, s0, s0
 8009470:	eee0 7a08 	vfma.f32	s15, s0, s16
 8009474:	eeb1 7ae7 	vsqrt.f32	s14, s15
 8009478:	eddf 7a18 	vldr	s15, [pc, #96]	; 80094dc <quatErr2EulerErr+0x1cc>
 800947c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009480:	ee17 0a90 	vmov	r0, s15
 8009484:	f7f7 f804 	bl	8000490 <__aeabi_f2d>
 8009488:	4b18      	ldr	r3, [pc, #96]	; (80094ec <quatErr2EulerErr+0x1dc>)
 800948a:	2200      	movs	r2, #0
 800948c:	4606      	mov	r6, r0
 800948e:	460f      	mov	r7, r1
 8009490:	f7f7 fad2 	bl	8000a38 <__aeabi_dcmple>
 8009494:	b908      	cbnz	r0, 800949a <quatErr2EulerErr+0x18a>
 8009496:	4f15      	ldr	r7, [pc, #84]	; (80094ec <quatErr2EulerErr+0x1dc>)
 8009498:	2600      	movs	r6, #0
 800949a:	4639      	mov	r1, r7
 800949c:	4630      	mov	r0, r6
 800949e:	f7f7 fb47 	bl	8000b30 <__aeabi_d2f>
 80094a2:	f7f6 fff5 	bl	8000490 <__aeabi_f2d>
 80094a6:	4b0f      	ldr	r3, [pc, #60]	; (80094e4 <quatErr2EulerErr+0x1d4>)
 80094a8:	2200      	movs	r2, #0
 80094aa:	4606      	mov	r6, r0
 80094ac:	460f      	mov	r7, r1
 80094ae:	f7f7 facd 	bl	8000a4c <__aeabi_dcmpge>
 80094b2:	b908      	cbnz	r0, 80094b8 <quatErr2EulerErr+0x1a8>
 80094b4:	4f0b      	ldr	r7, [pc, #44]	; (80094e4 <quatErr2EulerErr+0x1d4>)
 80094b6:	2600      	movs	r6, #0
 80094b8:	4630      	mov	r0, r6
 80094ba:	4639      	mov	r1, r7
 80094bc:	f7f7 fb38 	bl	8000b30 <__aeabi_d2f>
 80094c0:	ecbd 8b04 	vpop	{d8-d9}
 80094c4:	60a8      	str	r0, [r5, #8]
 80094c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80094ca:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80094f4 <quatErr2EulerErr+0x1e4>
 80094ce:	edd4 7a00 	vldr	s15, [r4]
 80094d2:	eee8 7a07 	vfma.f32	s15, s16, s14
 80094d6:	e7cd      	b.n	8009474 <quatErr2EulerErr+0x164>
 80094d8:	3c8efa35 	.word	0x3c8efa35
 80094dc:	42e52ee1 	.word	0x42e52ee1
 80094e0:	40568000 	.word	0x40568000
 80094e4:	3ff00000 	.word	0x3ff00000
 80094e8:	3a83126f 	.word	0x3a83126f
 80094ec:	40668000 	.word	0x40668000
 80094f0:	3fbc430e 	.word	0x3fbc430e
 80094f4:	42c6ab07 	.word	0x42c6ab07

080094f8 <m_b_interp1q_constrain>:
 80094f8:	ed90 7a00 	vldr	s14, [r0]
 80094fc:	eeb4 7ac0 	vcmpe.f32	s14, s0
 8009500:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009504:	d53d      	bpl.n	8009582 <m_b_interp1q_constrain+0x8a>
 8009506:	edd0 7a09 	vldr	s15, [r0, #36]	; 0x24
 800950a:	eef4 7ac0 	vcmpe.f32	s15, s0
 800950e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009512:	dd33      	ble.n	800957c <m_b_interp1q_constrain+0x84>
 8009514:	b4f0      	push	{r4, r5, r6, r7}
 8009516:	240a      	movs	r4, #10
 8009518:	2602      	movs	r6, #2
 800951a:	2501      	movs	r5, #1
 800951c:	f06f 4740 	mvn.w	r7, #3221225472	; 0xc0000000
 8009520:	e008      	b.n	8009534 <m_b_interp1q_constrain+0x3c>
 8009522:	edd2 7a00 	vldr	s15, [r2]
 8009526:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800952a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800952e:	bfb8      	it	lt
 8009530:	461c      	movlt	r4, r3
 8009532:	da29      	bge.n	8009588 <m_b_interp1q_constrain+0x90>
 8009534:	1963      	adds	r3, r4, r5
 8009536:	eb07 0253 	add.w	r2, r7, r3, lsr #1
 800953a:	42b4      	cmp	r4, r6
 800953c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8009540:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8009544:	d8ed      	bhi.n	8009522 <m_b_interp1q_constrain+0x2a>
 8009546:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
 800954a:	3d01      	subs	r5, #1
 800954c:	00ab      	lsls	r3, r5, #2
 800954e:	3304      	adds	r3, #4
 8009550:	4418      	add	r0, r3
 8009552:	edd0 7a00 	vldr	s15, [r0]
 8009556:	ee30 0a47 	vsub.f32	s0, s0, s14
 800955a:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800955e:	440b      	add	r3, r1
 8009560:	eec0 6a07 	vdiv.f32	s13, s0, s14
 8009564:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 8009568:	bcf0      	pop	{r4, r5, r6, r7}
 800956a:	ed91 0a00 	vldr	s0, [r1]
 800956e:	edd3 7a00 	vldr	s15, [r3]
 8009572:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8009576:	eea6 0aa7 	vfma.f32	s0, s13, s15
 800957a:	4770      	bx	lr
 800957c:	ed91 0a09 	vldr	s0, [r1, #36]	; 0x24
 8009580:	4770      	bx	lr
 8009582:	ed91 0a00 	vldr	s0, [r1]
 8009586:	4770      	bx	lr
 8009588:	eeb0 7a67 	vmov.f32	s14, s15
 800958c:	1c5e      	adds	r6, r3, #1
 800958e:	461d      	mov	r5, r3
 8009590:	e7d0      	b.n	8009534 <m_b_interp1q_constrain+0x3c>
 8009592:	bf00      	nop

08009594 <m_interp1q_constrain>:
 8009594:	ed90 7a00 	vldr	s14, [r0]
 8009598:	eeb4 7ac0 	vcmpe.f32	s14, s0
 800959c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095a0:	d53d      	bpl.n	800961e <m_interp1q_constrain+0x8a>
 80095a2:	edd0 7a0c 	vldr	s15, [r0, #48]	; 0x30
 80095a6:	eef4 7ac0 	vcmpe.f32	s15, s0
 80095aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095ae:	dd33      	ble.n	8009618 <m_interp1q_constrain+0x84>
 80095b0:	b4f0      	push	{r4, r5, r6, r7}
 80095b2:	240d      	movs	r4, #13
 80095b4:	2602      	movs	r6, #2
 80095b6:	2501      	movs	r5, #1
 80095b8:	f06f 4740 	mvn.w	r7, #3221225472	; 0xc0000000
 80095bc:	e008      	b.n	80095d0 <m_interp1q_constrain+0x3c>
 80095be:	edd2 7a00 	vldr	s15, [r2]
 80095c2:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80095c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095ca:	bfb8      	it	lt
 80095cc:	461c      	movlt	r4, r3
 80095ce:	da29      	bge.n	8009624 <m_interp1q_constrain+0x90>
 80095d0:	1963      	adds	r3, r4, r5
 80095d2:	eb07 0253 	add.w	r2, r7, r3, lsr #1
 80095d6:	42b4      	cmp	r4, r6
 80095d8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80095dc:	ea4f 0353 	mov.w	r3, r3, lsr #1
 80095e0:	d8ed      	bhi.n	80095be <m_interp1q_constrain+0x2a>
 80095e2:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
 80095e6:	3d01      	subs	r5, #1
 80095e8:	00ab      	lsls	r3, r5, #2
 80095ea:	3304      	adds	r3, #4
 80095ec:	4418      	add	r0, r3
 80095ee:	edd0 7a00 	vldr	s15, [r0]
 80095f2:	ee30 0a47 	vsub.f32	s0, s0, s14
 80095f6:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80095fa:	440b      	add	r3, r1
 80095fc:	eec0 6a07 	vdiv.f32	s13, s0, s14
 8009600:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 8009604:	bcf0      	pop	{r4, r5, r6, r7}
 8009606:	ed91 0a00 	vldr	s0, [r1]
 800960a:	edd3 7a00 	vldr	s15, [r3]
 800960e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8009612:	eea6 0aa7 	vfma.f32	s0, s13, s15
 8009616:	4770      	bx	lr
 8009618:	ed91 0a0c 	vldr	s0, [r1, #48]	; 0x30
 800961c:	4770      	bx	lr
 800961e:	ed91 0a00 	vldr	s0, [r1]
 8009622:	4770      	bx	lr
 8009624:	eeb0 7a67 	vmov.f32	s14, s15
 8009628:	1c5e      	adds	r6, r3, #1
 800962a:	461d      	mov	r5, r3
 800962c:	e7d0      	b.n	80095d0 <m_interp1q_constrain+0x3c>
 800962e:	bf00      	nop

08009630 <m_rt_atan2f_snf>:
 8009630:	b508      	push	{r3, lr}
 8009632:	4b39      	ldr	r3, [pc, #228]	; (8009718 <m_rt_atan2f_snf+0xe8>)
 8009634:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 8009638:	eeb4 0a67 	vcmp.f32	s0, s15
 800963c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009640:	ed2d 8b02 	vpush	{d8}
 8009644:	eeb0 8a40 	vmov.f32	s16, s0
 8009648:	d014      	beq.n	8009674 <m_rt_atan2f_snf+0x44>
 800964a:	ed93 7a28 	vldr	s14, [r3, #160]	; 0xa0
 800964e:	eeb4 0a47 	vcmp.f32	s0, s14
 8009652:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009656:	d00d      	beq.n	8009674 <m_rt_atan2f_snf+0x44>
 8009658:	eef5 0a40 	vcmp.f32	s1, #0.0
 800965c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009660:	d135      	bne.n	80096ce <m_rt_atan2f_snf+0x9e>
 8009662:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8009666:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800966a:	dc4d      	bgt.n	8009708 <m_rt_atan2f_snf+0xd8>
 800966c:	d451      	bmi.n	8009712 <m_rt_atan2f_snf+0xe2>
 800966e:	eeb0 0a60 	vmov.f32	s0, s1
 8009672:	e01d      	b.n	80096b0 <m_rt_atan2f_snf+0x80>
 8009674:	eef4 0a67 	vcmp.f32	s1, s15
 8009678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800967c:	d11b      	bne.n	80096b6 <m_rt_atan2f_snf+0x86>
 800967e:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8009682:	eddf 7a26 	vldr	s15, [pc, #152]	; 800971c <m_rt_atan2f_snf+0xec>
 8009686:	eddf 6a26 	vldr	s13, [pc, #152]	; 8009720 <m_rt_atan2f_snf+0xf0>
 800968a:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8009724 <m_rt_atan2f_snf+0xf4>
 800968e:	ed9f 0a26 	vldr	s0, [pc, #152]	; 8009728 <m_rt_atan2f_snf+0xf8>
 8009692:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009696:	eef5 0ac0 	vcmpe.f32	s1, #0.0
 800969a:	bfd8      	it	le
 800969c:	eef0 7a66 	vmovle.f32	s15, s13
 80096a0:	bfc8      	it	gt
 80096a2:	eeb0 0a47 	vmovgt.f32	s0, s14
 80096a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096aa:	bfd8      	it	le
 80096ac:	eeb0 0a67 	vmovle.f32	s0, s15
 80096b0:	ecbd 8b02 	vpop	{d8}
 80096b4:	bd08      	pop	{r3, pc}
 80096b6:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 80096ba:	eef4 0a67 	vcmp.f32	s1, s15
 80096be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096c2:	d0dc      	beq.n	800967e <m_rt_atan2f_snf+0x4e>
 80096c4:	eef5 0a40 	vcmp.f32	s1, #0.0
 80096c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096cc:	d0c9      	beq.n	8009662 <m_rt_atan2f_snf+0x32>
 80096ce:	ee10 0a90 	vmov	r0, s1
 80096d2:	f7f6 fedd 	bl	8000490 <__aeabi_f2d>
 80096d6:	4602      	mov	r2, r0
 80096d8:	460b      	mov	r3, r1
 80096da:	ee18 0a10 	vmov	r0, s16
 80096de:	ec43 2b18 	vmov	d8, r2, r3
 80096e2:	f7f6 fed5 	bl	8000490 <__aeabi_f2d>
 80096e6:	eeb0 1a48 	vmov.f32	s2, s16
 80096ea:	eef0 1a68 	vmov.f32	s3, s17
 80096ee:	ec41 0b10 	vmov	d0, r0, r1
 80096f2:	f009 fc83 	bl	8012ffc <atan2>
 80096f6:	ec51 0b10 	vmov	r0, r1, d0
 80096fa:	f7f7 fa19 	bl	8000b30 <__aeabi_d2f>
 80096fe:	ecbd 8b02 	vpop	{d8}
 8009702:	ee00 0a10 	vmov	s0, r0
 8009706:	bd08      	pop	{r3, pc}
 8009708:	ecbd 8b02 	vpop	{d8}
 800970c:	ed9f 0a07 	vldr	s0, [pc, #28]	; 800972c <m_rt_atan2f_snf+0xfc>
 8009710:	bd08      	pop	{r3, pc}
 8009712:	ed9f 0a07 	vldr	s0, [pc, #28]	; 8009730 <m_rt_atan2f_snf+0x100>
 8009716:	e7cb      	b.n	80096b0 <m_rt_atan2f_snf+0x80>
 8009718:	20001698 	.word	0x20001698
 800971c:	4016cbe4 	.word	0x4016cbe4
 8009720:	c016cbe4 	.word	0xc016cbe4
 8009724:	3f490fdb 	.word	0x3f490fdb
 8009728:	bf490fdb 	.word	0xbf490fdb
 800972c:	3fc90fdb 	.word	0x3fc90fdb
 8009730:	bfc90fdb 	.word	0xbfc90fdb

08009734 <output_update>:
 8009734:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009738:	ed2d 8b0a 	vpush	{d8-d12}
 800973c:	edd0 6a00 	vldr	s13, [r0]
 8009740:	ed90 7a01 	vldr	s14, [r0, #4]
 8009744:	edd0 7a02 	vldr	s15, [r0, #8]
 8009748:	b08b      	sub	sp, #44	; 0x2c
 800974a:	eef1 6a66 	vneg.f32	s13, s13
 800974e:	f89d 9074 	ldrb.w	r9, [sp, #116]	; 0x74
 8009752:	edc0 6a00 	vstr	s13, [r0]
 8009756:	eeb1 7a47 	vneg.f32	s14, s14
 800975a:	eef1 7a67 	vneg.f32	s15, s15
 800975e:	460f      	mov	r7, r1
 8009760:	ed80 7a01 	vstr	s14, [r0, #4]
 8009764:	edc0 7a02 	vstr	s15, [r0, #8]
 8009768:	a901      	add	r1, sp, #4
 800976a:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800976e:	4604      	mov	r4, r0
 8009770:	4615      	mov	r5, r2
 8009772:	461e      	mov	r6, r3
 8009774:	f7fe ffd0 	bl	8008718 <m_q2dcm_eml>
 8009778:	f1b9 0f00 	cmp.w	r9, #0
 800977c:	f040 8088 	bne.w	8009890 <output_update+0x15c>
 8009780:	9a08      	ldr	r2, [sp, #32]
 8009782:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009784:	9907      	ldr	r1, [sp, #28]
 8009786:	6072      	str	r2, [r6, #4]
 8009788:	60b3      	str	r3, [r6, #8]
 800978a:	6031      	str	r1, [r6, #0]
 800978c:	ed94 0a03 	vldr	s0, [r4, #12]
 8009790:	ed94 aa00 	vldr	s20, [r4]
 8009794:	edd4 aa02 	vldr	s21, [r4, #8]
 8009798:	edd4 9a01 	vldr	s19, [r4, #4]
 800979c:	ee20 9a00 	vmul.f32	s18, s0, s0
 80097a0:	ee2a 0a80 	vmul.f32	s0, s21, s0
 80097a4:	eef0 0a49 	vmov.f32	s1, s18
 80097a8:	eeea 0a0a 	vfma.f32	s1, s20, s20
 80097ac:	eeaa 0a29 	vfma.f32	s0, s20, s19
 80097b0:	eee9 0ae9 	vfms.f32	s1, s19, s19
 80097b4:	ee30 0a00 	vadd.f32	s0, s0, s0
 80097b8:	eeea 0aea 	vfms.f32	s1, s21, s21
 80097bc:	f7ff ff38 	bl	8009630 <m_rt_atan2f_snf>
 80097c0:	ed85 0a00 	vstr	s0, [r5]
 80097c4:	ed94 7a01 	vldr	s14, [r4, #4]
 80097c8:	edd4 7a03 	vldr	s15, [r4, #12]
 80097cc:	ed94 6a00 	vldr	s12, [r4]
 80097d0:	edd4 6a02 	vldr	s13, [r4, #8]
 80097d4:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 80097d8:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 80097dc:	eee6 7a26 	vfma.f32	s15, s12, s13
 80097e0:	eef0 8a40 	vmov.f32	s17, s0
 80097e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80097e8:	eeb1 ba69 	vneg.f32	s22, s19
 80097ec:	ee17 0a90 	vmov	r0, s15
 80097f0:	f7f6 fe4e 	bl	8000490 <__aeabi_f2d>
 80097f4:	ec41 0b10 	vmov	d0, r0, r1
 80097f8:	f009 fbcc 	bl	8012f94 <asin>
 80097fc:	ec51 0b10 	vmov	r0, r1, d0
 8009800:	f7f7 f996 	bl	8000b30 <__aeabi_d2f>
 8009804:	eef0 0a49 	vmov.f32	s1, s18
 8009808:	6068      	str	r0, [r5, #4]
 800980a:	edd4 6a03 	vldr	s13, [r4, #12]
 800980e:	ed94 0a00 	vldr	s0, [r4]
 8009812:	ed94 7a01 	vldr	s14, [r4, #4]
 8009816:	edd4 7a02 	vldr	s15, [r4, #8]
 800981a:	eeea 0aaa 	vfma.f32	s1, s21, s21
 800981e:	ee20 0a26 	vmul.f32	s0, s0, s13
 8009822:	eeea 0a4a 	vfms.f32	s1, s20, s20
 8009826:	eea7 0a27 	vfma.f32	s0, s14, s15
 800982a:	eeeb 0a29 	vfma.f32	s1, s22, s19
 800982e:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009832:	ee08 0a10 	vmov	s16, r0
 8009836:	f7ff fefb 	bl	8009630 <m_rt_atan2f_snf>
 800983a:	eddf 7a7d 	vldr	s15, [pc, #500]	; 8009a30 <output_update+0x2fc>
 800983e:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8009842:	ee28 8a27 	vmul.f32	s16, s16, s15
 8009846:	ee20 0a27 	vmul.f32	s0, s0, s15
 800984a:	edc5 8a00 	vstr	s17, [r5]
 800984e:	ed85 8a01 	vstr	s16, [r5, #4]
 8009852:	ed85 0a02 	vstr	s0, [r5, #8]
 8009856:	ed97 7a00 	vldr	s14, [r7]
 800985a:	edd6 7a00 	vldr	s15, [r6]
 800985e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009862:	edc8 7a00 	vstr	s15, [r8]
 8009866:	ed97 7a01 	vldr	s14, [r7, #4]
 800986a:	edd6 7a01 	vldr	s15, [r6, #4]
 800986e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009872:	edc8 7a01 	vstr	s15, [r8, #4]
 8009876:	edd6 7a02 	vldr	s15, [r6, #8]
 800987a:	ed97 7a02 	vldr	s14, [r7, #8]
 800987e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009882:	edc8 7a02 	vstr	s15, [r8, #8]
 8009886:	b00b      	add	sp, #44	; 0x2c
 8009888:	ecbd 8b0a 	vpop	{d8-d12}
 800988c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009890:	f1b9 0f01 	cmp.w	r9, #1
 8009894:	d018      	beq.n	80098c8 <output_update+0x194>
 8009896:	ed9f 6a66 	vldr	s12, [pc, #408]	; 8009a30 <output_update+0x2fc>
 800989a:	edd5 6a00 	vldr	s13, [r5]
 800989e:	ed95 7a01 	vldr	s14, [r5, #4]
 80098a2:	edd5 7a02 	vldr	s15, [r5, #8]
 80098a6:	ee66 6a86 	vmul.f32	s13, s13, s12
 80098aa:	ee27 7a06 	vmul.f32	s14, s14, s12
 80098ae:	ee67 7a86 	vmul.f32	s15, s15, s12
 80098b2:	edc5 6a00 	vstr	s13, [r5]
 80098b6:	ed85 7a01 	vstr	s14, [r5, #4]
 80098ba:	edc5 7a02 	vstr	s15, [r5, #8]
 80098be:	b00b      	add	sp, #44	; 0x2c
 80098c0:	ecbd 8b0a 	vpop	{d8-d12}
 80098c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80098c8:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 80098cc:	9a08      	ldr	r2, [sp, #32]
 80098ce:	9b07      	ldr	r3, [sp, #28]
 80098d0:	6032      	str	r2, [r6, #0]
 80098d2:	eef1 7a67 	vneg.f32	s15, s15
 80098d6:	6073      	str	r3, [r6, #4]
 80098d8:	edc6 7a02 	vstr	s15, [r6, #8]
 80098dc:	edd4 7a02 	vldr	s15, [r4, #8]
 80098e0:	edd4 8a00 	vldr	s17, [r4]
 80098e4:	ed94 9a01 	vldr	s18, [r4, #4]
 80098e8:	ed94 8a03 	vldr	s16, [r4, #12]
 80098ec:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80098f0:	eeb7 ca00 	vmov.f32	s24, #112	; 0x3f800000  1.0
 80098f4:	eea8 7aa8 	vfma.f32	s14, s17, s17
 80098f8:	eef0 ca00 	vmov.f32	s25, #0	; 0x40000000  2.0
 80098fc:	eef0 6a4c 	vmov.f32	s13, s24
 8009900:	eee7 6a6c 	vfms.f32	s13, s14, s25
 8009904:	ee68 9a89 	vmul.f32	s19, s17, s18
 8009908:	ee16 0a90 	vmov	r0, s13
 800990c:	eee7 9ac8 	vfms.f32	s19, s15, s16
 8009910:	eef1 aa67 	vneg.f32	s21, s15
 8009914:	f7f6 fdbc 	bl	8000490 <__aeabi_f2d>
 8009918:	ee79 7aa9 	vadd.f32	s15, s19, s19
 800991c:	4602      	mov	r2, r0
 800991e:	460b      	mov	r3, r1
 8009920:	ee17 0a90 	vmov	r0, s15
 8009924:	ec43 2b1b 	vmov	d11, r2, r3
 8009928:	f7f6 fdb2 	bl	8000490 <__aeabi_f2d>
 800992c:	eeb0 1a4b 	vmov.f32	s2, s22
 8009930:	eef0 1a6b 	vmov.f32	s3, s23
 8009934:	ee69 9a09 	vmul.f32	s19, s18, s18
 8009938:	ec41 0b10 	vmov	d0, r0, r1
 800993c:	eee8 9aa8 	vfma.f32	s19, s17, s17
 8009940:	f009 fb5c 	bl	8012ffc <atan2>
 8009944:	eea9 caec 	vfms.f32	s24, s19, s25
 8009948:	ec51 0b10 	vmov	r0, r1, d0
 800994c:	ee29 aa08 	vmul.f32	s20, s18, s16
 8009950:	f7f7 f8ee 	bl	8000b30 <__aeabi_d2f>
 8009954:	eea8 aaaa 	vfma.f32	s20, s17, s21
 8009958:	4603      	mov	r3, r0
 800995a:	ee1c 0a10 	vmov	r0, s24
 800995e:	ee09 3a90 	vmov	s19, r3
 8009962:	f7f6 fd95 	bl	8000490 <__aeabi_f2d>
 8009966:	ee7a 7a0a 	vadd.f32	s15, s20, s20
 800996a:	4602      	mov	r2, r0
 800996c:	460b      	mov	r3, r1
 800996e:	ee17 0a90 	vmov	r0, s15
 8009972:	ec43 2b1b 	vmov	d11, r2, r3
 8009976:	f7f6 fd8b 	bl	8000490 <__aeabi_f2d>
 800997a:	eeb0 1a4b 	vmov.f32	s2, s22
 800997e:	eef0 1a6b 	vmov.f32	s3, s23
 8009982:	ec41 0b10 	vmov	d0, r0, r1
 8009986:	f009 fb39 	bl	8012ffc <atan2>
 800998a:	ee28 8a68 	vnmul.f32	s16, s16, s17
 800998e:	ec51 0b10 	vmov	r0, r1, d0
 8009992:	f7f7 f8cd 	bl	8000b30 <__aeabi_d2f>
 8009996:	eeaa 8a89 	vfma.f32	s16, s21, s18
 800999a:	ee07 0a90 	vmov	s15, r0
 800999e:	eef1 8a67 	vneg.f32	s17, s15
 80099a2:	ee78 7a08 	vadd.f32	s15, s16, s16
 80099a6:	eeb1 9a69 	vneg.f32	s18, s19
 80099aa:	ee17 0a90 	vmov	r0, s15
 80099ae:	f7f6 fd6f 	bl	8000490 <__aeabi_f2d>
 80099b2:	ec41 0b10 	vmov	d0, r0, r1
 80099b6:	f009 faed 	bl	8012f94 <asin>
 80099ba:	ec51 0b10 	vmov	r0, r1, d0
 80099be:	f7f7 f8b7 	bl	8000b30 <__aeabi_d2f>
 80099c2:	eef5 9ac0 	vcmpe.f32	s19, #0.0
 80099c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80099ca:	bfc8      	it	gt
 80099cc:	ed9f 9a19 	vldrgt	s18, [pc, #100]	; 8009a34 <output_update+0x300>
 80099d0:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8009a30 <output_update+0x2fc>
 80099d4:	ee07 0a90 	vmov	s15, r0
 80099d8:	bfc8      	it	gt
 80099da:	ee39 9a69 	vsubgt.f32	s18, s18, s19
 80099de:	ee68 8a87 	vmul.f32	s17, s17, s14
 80099e2:	ee29 9a07 	vmul.f32	s18, s18, s14
 80099e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80099ea:	ed85 9a00 	vstr	s18, [r5]
 80099ee:	edc5 8a01 	vstr	s17, [r5, #4]
 80099f2:	edc5 7a02 	vstr	s15, [r5, #8]
 80099f6:	ed97 7a01 	vldr	s14, [r7, #4]
 80099fa:	edd6 7a00 	vldr	s15, [r6]
 80099fe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009a02:	edc8 7a00 	vstr	s15, [r8]
 8009a06:	ed97 7a00 	vldr	s14, [r7]
 8009a0a:	edd6 7a01 	vldr	s15, [r6, #4]
 8009a0e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009a12:	edc8 7a01 	vstr	s15, [r8, #4]
 8009a16:	edd6 7a02 	vldr	s15, [r6, #8]
 8009a1a:	ed97 7a02 	vldr	s14, [r7, #8]
 8009a1e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009a22:	edc8 7a02 	vstr	s15, [r8, #8]
 8009a26:	b00b      	add	sp, #44	; 0x2c
 8009a28:	ecbd 8b0a 	vpop	{d8-d12}
 8009a2c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009a30:	42652ee1 	.word	0x42652ee1
 8009a34:	40c90e56 	.word	0x40c90e56

08009a38 <iNemo_setOrientation.constprop.0>:
 8009a38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a3c:	4a70      	ldr	r2, [pc, #448]	; (8009c00 <iNemo_setOrientation.constprop.0+0x1c8>)
 8009a3e:	4b71      	ldr	r3, [pc, #452]	; (8009c04 <iNemo_setOrientation.constprop.0+0x1cc>)
 8009a40:	f892 e000 	ldrb.w	lr, [r2]
 8009a44:	7915      	ldrb	r5, [r2, #4]
 8009a46:	7857      	ldrb	r7, [r2, #1]
 8009a48:	7954      	ldrb	r4, [r2, #5]
 8009a4a:	f892 c009 	ldrb.w	ip, [r2, #9]
 8009a4e:	f1ae 0642 	sub.w	r6, lr, #66	; 0x42
 8009a52:	2100      	movs	r1, #0
 8009a54:	2e17      	cmp	r6, #23
 8009a56:	bf98      	it	ls
 8009a58:	f10e 0e20 	addls.w	lr, lr, #32
 8009a5c:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
 8009a60:	f883 10ac 	strb.w	r1, [r3, #172]	; 0xac
 8009a64:	f8c3 10a4 	str.w	r1, [r3, #164]	; 0xa4
 8009a68:	f8c3 10b0 	str.w	r1, [r3, #176]	; 0xb0
 8009a6c:	f8c3 10bc 	str.w	r1, [r3, #188]	; 0xbc
 8009a70:	f8c3 10b4 	str.w	r1, [r3, #180]	; 0xb4
 8009a74:	f883 10b8 	strb.w	r1, [r3, #184]	; 0xb8
 8009a78:	f8c3 10c0 	str.w	r1, [r3, #192]	; 0xc0
 8009a7c:	f883 10c4 	strb.w	r1, [r3, #196]	; 0xc4
 8009a80:	f1a5 0142 	sub.w	r1, r5, #66	; 0x42
 8009a84:	bf98      	it	ls
 8009a86:	fa5f fe8e 	uxtbls.w	lr, lr
 8009a8a:	2917      	cmp	r1, #23
 8009a8c:	7a11      	ldrb	r1, [r2, #8]
 8009a8e:	7896      	ldrb	r6, [r2, #2]
 8009a90:	f1a1 0042 	sub.w	r0, r1, #66	; 0x42
 8009a94:	bf9c      	itt	ls
 8009a96:	3520      	addls	r5, #32
 8009a98:	b2ed      	uxtbls	r5, r5
 8009a9a:	2817      	cmp	r0, #23
 8009a9c:	bf98      	it	ls
 8009a9e:	3120      	addls	r1, #32
 8009aa0:	f1a7 0042 	sub.w	r0, r7, #66	; 0x42
 8009aa4:	bf98      	it	ls
 8009aa6:	b2c9      	uxtbls	r1, r1
 8009aa8:	2817      	cmp	r0, #23
 8009aaa:	bf98      	it	ls
 8009aac:	3720      	addls	r7, #32
 8009aae:	f1a4 0042 	sub.w	r0, r4, #66	; 0x42
 8009ab2:	bf98      	it	ls
 8009ab4:	b2ff      	uxtbls	r7, r7
 8009ab6:	2817      	cmp	r0, #23
 8009ab8:	bf98      	it	ls
 8009aba:	3420      	addls	r4, #32
 8009abc:	f1ac 0042 	sub.w	r0, ip, #66	; 0x42
 8009ac0:	bf98      	it	ls
 8009ac2:	b2e4      	uxtbls	r4, r4
 8009ac4:	2817      	cmp	r0, #23
 8009ac6:	bf98      	it	ls
 8009ac8:	f10c 0c20 	addls.w	ip, ip, #32
 8009acc:	f1a6 0042 	sub.w	r0, r6, #66	; 0x42
 8009ad0:	bf98      	it	ls
 8009ad2:	fa5f fc8c 	uxtbls.w	ip, ip
 8009ad6:	2817      	cmp	r0, #23
 8009ad8:	7990      	ldrb	r0, [r2, #6]
 8009ada:	7a92      	ldrb	r2, [r2, #10]
 8009adc:	f1a0 0842 	sub.w	r8, r0, #66	; 0x42
 8009ae0:	bf9c      	itt	ls
 8009ae2:	3620      	addls	r6, #32
 8009ae4:	b2f6      	uxtbls	r6, r6
 8009ae6:	f1b8 0f17 	cmp.w	r8, #23
 8009aea:	bf98      	it	ls
 8009aec:	3020      	addls	r0, #32
 8009aee:	f1a2 0842 	sub.w	r8, r2, #66	; 0x42
 8009af2:	bf98      	it	ls
 8009af4:	b2c0      	uxtbls	r0, r0
 8009af6:	f1b8 0f17 	cmp.w	r8, #23
 8009afa:	bf98      	it	ls
 8009afc:	3220      	addls	r2, #32
 8009afe:	f1ae 0e64 	sub.w	lr, lr, #100	; 0x64
 8009b02:	bf98      	it	ls
 8009b04:	b2d2      	uxtbls	r2, r2
 8009b06:	f1be 0f13 	cmp.w	lr, #19
 8009b0a:	d80f      	bhi.n	8009b2c <iNemo_setOrientation.constprop.0+0xf4>
 8009b0c:	e8df f00e 	tbb	[pc, lr]
 8009b10:	0e0eac0a 	.word	0x0e0eac0a
 8009b14:	0e0e0e0e 	.word	0x0e0e0e0e
 8009b18:	0eb10e0e 	.word	0x0eb10e0e
 8009b1c:	b60e0e0e 	.word	0xb60e0e0e
 8009b20:	c00ebb0e 	.word	0xc00ebb0e
 8009b24:	f04f 0eff 	mov.w	lr, #255	; 0xff
 8009b28:	f883 e0aa 	strb.w	lr, [r3, #170]	; 0xaa
 8009b2c:	3f64      	subs	r7, #100	; 0x64
 8009b2e:	2f13      	cmp	r7, #19
 8009b30:	d80e      	bhi.n	8009b50 <iNemo_setOrientation.constprop.0+0x118>
 8009b32:	e8df f007 	tbb	[pc, r7]
 8009b36:	b20a      	.short	0xb20a
 8009b38:	0d0d0d0d 	.word	0x0d0d0d0d
 8009b3c:	0d0d0d0d 	.word	0x0d0d0d0d
 8009b40:	0d0d0db6 	.word	0x0d0d0db6
 8009b44:	be0dba0d 	.word	0xbe0dba0d
 8009b48:	c20d      	.short	0xc20d
 8009b4a:	27ff      	movs	r7, #255	; 0xff
 8009b4c:	f883 70ab 	strb.w	r7, [r3, #171]	; 0xab
 8009b50:	3e64      	subs	r6, #100	; 0x64
 8009b52:	2e13      	cmp	r6, #19
 8009b54:	d80e      	bhi.n	8009b74 <iNemo_setOrientation.constprop.0+0x13c>
 8009b56:	e8df f006 	tbb	[pc, r6]
 8009b5a:	b40a      	.short	0xb40a
 8009b5c:	0d0d0d0d 	.word	0x0d0d0d0d
 8009b60:	0d0d0d0d 	.word	0x0d0d0d0d
 8009b64:	0d0d0db8 	.word	0x0d0d0db8
 8009b68:	c00dbc0d 	.word	0xc00dbc0d
 8009b6c:	c40d      	.short	0xc40d
 8009b6e:	26ff      	movs	r6, #255	; 0xff
 8009b70:	f883 60ac 	strb.w	r6, [r3, #172]	; 0xac
 8009b74:	3d64      	subs	r5, #100	; 0x64
 8009b76:	2d13      	cmp	r5, #19
 8009b78:	d80e      	bhi.n	8009b98 <iNemo_setOrientation.constprop.0+0x160>
 8009b7a:	e8df f005 	tbb	[pc, r5]
 8009b7e:	b60a      	.short	0xb60a
 8009b80:	0d0d0d0d 	.word	0x0d0d0d0d
 8009b84:	0d0d0d0d 	.word	0x0d0d0d0d
 8009b88:	0d0d0dba 	.word	0x0d0d0dba
 8009b8c:	c20dbe0d 	.word	0xc20dbe0d
 8009b90:	c60d      	.short	0xc60d
 8009b92:	25ff      	movs	r5, #255	; 0xff
 8009b94:	f883 50c2 	strb.w	r5, [r3, #194]	; 0xc2
 8009b98:	3c64      	subs	r4, #100	; 0x64
 8009b9a:	2c13      	cmp	r4, #19
 8009b9c:	d80e      	bhi.n	8009bbc <iNemo_setOrientation.constprop.0+0x184>
 8009b9e:	e8df f004 	tbb	[pc, r4]
 8009ba2:	b80a      	.short	0xb80a
 8009ba4:	0d0d0d0d 	.word	0x0d0d0d0d
 8009ba8:	0d0d0d0d 	.word	0x0d0d0d0d
 8009bac:	0d0d0dbc 	.word	0x0d0d0dbc
 8009bb0:	c40dc00d 	.word	0xc40dc00d
 8009bb4:	c80d      	.short	0xc80d
 8009bb6:	24ff      	movs	r4, #255	; 0xff
 8009bb8:	f883 40c3 	strb.w	r4, [r3, #195]	; 0xc3
 8009bbc:	3864      	subs	r0, #100	; 0x64
 8009bbe:	2813      	cmp	r0, #19
 8009bc0:	d80e      	bhi.n	8009be0 <iNemo_setOrientation.constprop.0+0x1a8>
 8009bc2:	e8df f000 	tbb	[pc, r0]
 8009bc6:	ba0a      	.short	0xba0a
 8009bc8:	0d0d0d0d 	.word	0x0d0d0d0d
 8009bcc:	0d0d0d0d 	.word	0x0d0d0d0d
 8009bd0:	0d0d0dbe 	.word	0x0d0d0dbe
 8009bd4:	c60dc20d 	.word	0xc60dc20d
 8009bd8:	ca0d      	.short	0xca0d
 8009bda:	20ff      	movs	r0, #255	; 0xff
 8009bdc:	f883 00c4 	strb.w	r0, [r3, #196]	; 0xc4
 8009be0:	3964      	subs	r1, #100	; 0x64
 8009be2:	2913      	cmp	r1, #19
 8009be4:	d813      	bhi.n	8009c0e <iNemo_setOrientation.constprop.0+0x1d6>
 8009be6:	e8df f001 	tbb	[pc, r1]
 8009bea:	bc0f      	.short	0xbc0f
 8009bec:	12121212 	.word	0x12121212
 8009bf0:	12121212 	.word	0x12121212
 8009bf4:	121212c0 	.word	0x121212c0
 8009bf8:	c812c412 	.word	0xc812c412
 8009bfc:	cc12      	.short	0xcc12
 8009bfe:	bf00      	nop
 8009c00:	20000000 	.word	0x20000000
 8009c04:	20001698 	.word	0x20001698
 8009c08:	21ff      	movs	r1, #255	; 0xff
 8009c0a:	f883 10b6 	strb.w	r1, [r3, #182]	; 0xb6
 8009c0e:	f1ac 0c64 	sub.w	ip, ip, #100	; 0x64
 8009c12:	f1bc 0f13 	cmp.w	ip, #19
 8009c16:	d80e      	bhi.n	8009c36 <iNemo_setOrientation.constprop.0+0x1fe>
 8009c18:	e8df f00c 	tbb	[pc, ip]
 8009c1c:	0d0db70a 	.word	0x0d0db70a
 8009c20:	0d0d0d0d 	.word	0x0d0d0d0d
 8009c24:	0dbb0d0d 	.word	0x0dbb0d0d
 8009c28:	bf0d0d0d 	.word	0xbf0d0d0d
 8009c2c:	c70dc30d 	.word	0xc70dc30d
 8009c30:	21ff      	movs	r1, #255	; 0xff
 8009c32:	f883 10b7 	strb.w	r1, [r3, #183]	; 0xb7
 8009c36:	3a64      	subs	r2, #100	; 0x64
 8009c38:	2a13      	cmp	r2, #19
 8009c3a:	d80e      	bhi.n	8009c5a <iNemo_setOrientation.constprop.0+0x222>
 8009c3c:	e8df f002 	tbb	[pc, r2]
 8009c40:	0d0db90a 	.word	0x0d0db90a
 8009c44:	0d0d0d0d 	.word	0x0d0d0d0d
 8009c48:	0dbe0d0d 	.word	0x0dbe0d0d
 8009c4c:	c30d0d0d 	.word	0xc30d0d0d
 8009c50:	0f0dc80d 	.word	0x0f0dc80d
 8009c54:	22ff      	movs	r2, #255	; 0xff
 8009c56:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
 8009c5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c5e:	22ff      	movs	r2, #255	; 0xff
 8009c60:	f883 20b2 	strb.w	r2, [r3, #178]	; 0xb2
 8009c64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c68:	f04f 0e01 	mov.w	lr, #1
 8009c6c:	f883 e0a4 	strb.w	lr, [r3, #164]	; 0xa4
 8009c70:	e75c      	b.n	8009b2c <iNemo_setOrientation.constprop.0+0xf4>
 8009c72:	f04f 0e01 	mov.w	lr, #1
 8009c76:	f883 e0a7 	strb.w	lr, [r3, #167]	; 0xa7
 8009c7a:	e757      	b.n	8009b2c <iNemo_setOrientation.constprop.0+0xf4>
 8009c7c:	f04f 0eff 	mov.w	lr, #255	; 0xff
 8009c80:	f883 e0a7 	strb.w	lr, [r3, #167]	; 0xa7
 8009c84:	e752      	b.n	8009b2c <iNemo_setOrientation.constprop.0+0xf4>
 8009c86:	f04f 0e01 	mov.w	lr, #1
 8009c8a:	f883 e0aa 	strb.w	lr, [r3, #170]	; 0xaa
 8009c8e:	e74d      	b.n	8009b2c <iNemo_setOrientation.constprop.0+0xf4>
 8009c90:	f04f 0eff 	mov.w	lr, #255	; 0xff
 8009c94:	f883 e0a4 	strb.w	lr, [r3, #164]	; 0xa4
 8009c98:	e748      	b.n	8009b2c <iNemo_setOrientation.constprop.0+0xf4>
 8009c9a:	2701      	movs	r7, #1
 8009c9c:	f883 70a5 	strb.w	r7, [r3, #165]	; 0xa5
 8009ca0:	e756      	b.n	8009b50 <iNemo_setOrientation.constprop.0+0x118>
 8009ca2:	2701      	movs	r7, #1
 8009ca4:	f883 70a8 	strb.w	r7, [r3, #168]	; 0xa8
 8009ca8:	e752      	b.n	8009b50 <iNemo_setOrientation.constprop.0+0x118>
 8009caa:	27ff      	movs	r7, #255	; 0xff
 8009cac:	f883 70a8 	strb.w	r7, [r3, #168]	; 0xa8
 8009cb0:	e74e      	b.n	8009b50 <iNemo_setOrientation.constprop.0+0x118>
 8009cb2:	2701      	movs	r7, #1
 8009cb4:	f883 70ab 	strb.w	r7, [r3, #171]	; 0xab
 8009cb8:	e74a      	b.n	8009b50 <iNemo_setOrientation.constprop.0+0x118>
 8009cba:	27ff      	movs	r7, #255	; 0xff
 8009cbc:	f883 70a5 	strb.w	r7, [r3, #165]	; 0xa5
 8009cc0:	e746      	b.n	8009b50 <iNemo_setOrientation.constprop.0+0x118>
 8009cc2:	2601      	movs	r6, #1
 8009cc4:	f883 60a6 	strb.w	r6, [r3, #166]	; 0xa6
 8009cc8:	e754      	b.n	8009b74 <iNemo_setOrientation.constprop.0+0x13c>
 8009cca:	2601      	movs	r6, #1
 8009ccc:	f883 60a9 	strb.w	r6, [r3, #169]	; 0xa9
 8009cd0:	e750      	b.n	8009b74 <iNemo_setOrientation.constprop.0+0x13c>
 8009cd2:	26ff      	movs	r6, #255	; 0xff
 8009cd4:	f883 60a9 	strb.w	r6, [r3, #169]	; 0xa9
 8009cd8:	e74c      	b.n	8009b74 <iNemo_setOrientation.constprop.0+0x13c>
 8009cda:	2601      	movs	r6, #1
 8009cdc:	f883 60ac 	strb.w	r6, [r3, #172]	; 0xac
 8009ce0:	e748      	b.n	8009b74 <iNemo_setOrientation.constprop.0+0x13c>
 8009ce2:	26ff      	movs	r6, #255	; 0xff
 8009ce4:	f883 60a6 	strb.w	r6, [r3, #166]	; 0xa6
 8009ce8:	e744      	b.n	8009b74 <iNemo_setOrientation.constprop.0+0x13c>
 8009cea:	2501      	movs	r5, #1
 8009cec:	f883 50bc 	strb.w	r5, [r3, #188]	; 0xbc
 8009cf0:	e752      	b.n	8009b98 <iNemo_setOrientation.constprop.0+0x160>
 8009cf2:	2501      	movs	r5, #1
 8009cf4:	f883 50bf 	strb.w	r5, [r3, #191]	; 0xbf
 8009cf8:	e74e      	b.n	8009b98 <iNemo_setOrientation.constprop.0+0x160>
 8009cfa:	25ff      	movs	r5, #255	; 0xff
 8009cfc:	f883 50bf 	strb.w	r5, [r3, #191]	; 0xbf
 8009d00:	e74a      	b.n	8009b98 <iNemo_setOrientation.constprop.0+0x160>
 8009d02:	2501      	movs	r5, #1
 8009d04:	f883 50c2 	strb.w	r5, [r3, #194]	; 0xc2
 8009d08:	e746      	b.n	8009b98 <iNemo_setOrientation.constprop.0+0x160>
 8009d0a:	25ff      	movs	r5, #255	; 0xff
 8009d0c:	f883 50bc 	strb.w	r5, [r3, #188]	; 0xbc
 8009d10:	e742      	b.n	8009b98 <iNemo_setOrientation.constprop.0+0x160>
 8009d12:	2401      	movs	r4, #1
 8009d14:	f883 40bd 	strb.w	r4, [r3, #189]	; 0xbd
 8009d18:	e750      	b.n	8009bbc <iNemo_setOrientation.constprop.0+0x184>
 8009d1a:	2401      	movs	r4, #1
 8009d1c:	f883 40c0 	strb.w	r4, [r3, #192]	; 0xc0
 8009d20:	e74c      	b.n	8009bbc <iNemo_setOrientation.constprop.0+0x184>
 8009d22:	24ff      	movs	r4, #255	; 0xff
 8009d24:	f883 40c0 	strb.w	r4, [r3, #192]	; 0xc0
 8009d28:	e748      	b.n	8009bbc <iNemo_setOrientation.constprop.0+0x184>
 8009d2a:	2401      	movs	r4, #1
 8009d2c:	f883 40c3 	strb.w	r4, [r3, #195]	; 0xc3
 8009d30:	e744      	b.n	8009bbc <iNemo_setOrientation.constprop.0+0x184>
 8009d32:	24ff      	movs	r4, #255	; 0xff
 8009d34:	f883 40bd 	strb.w	r4, [r3, #189]	; 0xbd
 8009d38:	e740      	b.n	8009bbc <iNemo_setOrientation.constprop.0+0x184>
 8009d3a:	2001      	movs	r0, #1
 8009d3c:	f883 00be 	strb.w	r0, [r3, #190]	; 0xbe
 8009d40:	e74e      	b.n	8009be0 <iNemo_setOrientation.constprop.0+0x1a8>
 8009d42:	2001      	movs	r0, #1
 8009d44:	f883 00c1 	strb.w	r0, [r3, #193]	; 0xc1
 8009d48:	e74a      	b.n	8009be0 <iNemo_setOrientation.constprop.0+0x1a8>
 8009d4a:	20ff      	movs	r0, #255	; 0xff
 8009d4c:	f883 00c1 	strb.w	r0, [r3, #193]	; 0xc1
 8009d50:	e746      	b.n	8009be0 <iNemo_setOrientation.constprop.0+0x1a8>
 8009d52:	2001      	movs	r0, #1
 8009d54:	f883 00c4 	strb.w	r0, [r3, #196]	; 0xc4
 8009d58:	e742      	b.n	8009be0 <iNemo_setOrientation.constprop.0+0x1a8>
 8009d5a:	20ff      	movs	r0, #255	; 0xff
 8009d5c:	f883 00be 	strb.w	r0, [r3, #190]	; 0xbe
 8009d60:	e73e      	b.n	8009be0 <iNemo_setOrientation.constprop.0+0x1a8>
 8009d62:	2101      	movs	r1, #1
 8009d64:	f883 10b0 	strb.w	r1, [r3, #176]	; 0xb0
 8009d68:	e751      	b.n	8009c0e <iNemo_setOrientation.constprop.0+0x1d6>
 8009d6a:	2101      	movs	r1, #1
 8009d6c:	f883 10b3 	strb.w	r1, [r3, #179]	; 0xb3
 8009d70:	e74d      	b.n	8009c0e <iNemo_setOrientation.constprop.0+0x1d6>
 8009d72:	21ff      	movs	r1, #255	; 0xff
 8009d74:	f883 10b3 	strb.w	r1, [r3, #179]	; 0xb3
 8009d78:	e749      	b.n	8009c0e <iNemo_setOrientation.constprop.0+0x1d6>
 8009d7a:	2101      	movs	r1, #1
 8009d7c:	f883 10b6 	strb.w	r1, [r3, #182]	; 0xb6
 8009d80:	e745      	b.n	8009c0e <iNemo_setOrientation.constprop.0+0x1d6>
 8009d82:	21ff      	movs	r1, #255	; 0xff
 8009d84:	f883 10b0 	strb.w	r1, [r3, #176]	; 0xb0
 8009d88:	e741      	b.n	8009c0e <iNemo_setOrientation.constprop.0+0x1d6>
 8009d8a:	2101      	movs	r1, #1
 8009d8c:	f883 10b1 	strb.w	r1, [r3, #177]	; 0xb1
 8009d90:	e751      	b.n	8009c36 <iNemo_setOrientation.constprop.0+0x1fe>
 8009d92:	2101      	movs	r1, #1
 8009d94:	f883 10b4 	strb.w	r1, [r3, #180]	; 0xb4
 8009d98:	e74d      	b.n	8009c36 <iNemo_setOrientation.constprop.0+0x1fe>
 8009d9a:	21ff      	movs	r1, #255	; 0xff
 8009d9c:	f883 10b4 	strb.w	r1, [r3, #180]	; 0xb4
 8009da0:	e749      	b.n	8009c36 <iNemo_setOrientation.constprop.0+0x1fe>
 8009da2:	2101      	movs	r1, #1
 8009da4:	f883 10b7 	strb.w	r1, [r3, #183]	; 0xb7
 8009da8:	e745      	b.n	8009c36 <iNemo_setOrientation.constprop.0+0x1fe>
 8009daa:	21ff      	movs	r1, #255	; 0xff
 8009dac:	f883 10b1 	strb.w	r1, [r3, #177]	; 0xb1
 8009db0:	e741      	b.n	8009c36 <iNemo_setOrientation.constprop.0+0x1fe>
 8009db2:	2201      	movs	r2, #1
 8009db4:	f883 20b2 	strb.w	r2, [r3, #178]	; 0xb2
 8009db8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009dbc:	2201      	movs	r2, #1
 8009dbe:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
 8009dc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009dc6:	22ff      	movs	r2, #255	; 0xff
 8009dc8:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
 8009dcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009dd0:	2201      	movs	r2, #1
 8009dd2:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
 8009dd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009dda:	bf00      	nop

08009ddc <iNemo_setOrientation_6X.constprop.0>:
 8009ddc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009de0:	4a70      	ldr	r2, [pc, #448]	; (8009fa4 <iNemo_setOrientation_6X.constprop.0+0x1c8>)
 8009de2:	4b71      	ldr	r3, [pc, #452]	; (8009fa8 <iNemo_setOrientation_6X.constprop.0+0x1cc>)
 8009de4:	f892 e000 	ldrb.w	lr, [r2]
 8009de8:	7915      	ldrb	r5, [r2, #4]
 8009dea:	7857      	ldrb	r7, [r2, #1]
 8009dec:	7954      	ldrb	r4, [r2, #5]
 8009dee:	f892 c009 	ldrb.w	ip, [r2, #9]
 8009df2:	f1ae 0642 	sub.w	r6, lr, #66	; 0x42
 8009df6:	2100      	movs	r1, #0
 8009df8:	2e17      	cmp	r6, #23
 8009dfa:	bf98      	it	ls
 8009dfc:	f10e 0e20 	addls.w	lr, lr, #32
 8009e00:	f8c3 10cc 	str.w	r1, [r3, #204]	; 0xcc
 8009e04:	f883 10d0 	strb.w	r1, [r3, #208]	; 0xd0
 8009e08:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
 8009e0c:	f8c3 10d4 	str.w	r1, [r3, #212]	; 0xd4
 8009e10:	f8c3 10e0 	str.w	r1, [r3, #224]	; 0xe0
 8009e14:	f8c3 10d8 	str.w	r1, [r3, #216]	; 0xd8
 8009e18:	f883 10dc 	strb.w	r1, [r3, #220]	; 0xdc
 8009e1c:	f8c3 10e4 	str.w	r1, [r3, #228]	; 0xe4
 8009e20:	f883 10e8 	strb.w	r1, [r3, #232]	; 0xe8
 8009e24:	f1a5 0142 	sub.w	r1, r5, #66	; 0x42
 8009e28:	bf98      	it	ls
 8009e2a:	fa5f fe8e 	uxtbls.w	lr, lr
 8009e2e:	2917      	cmp	r1, #23
 8009e30:	7a11      	ldrb	r1, [r2, #8]
 8009e32:	7896      	ldrb	r6, [r2, #2]
 8009e34:	f1a1 0042 	sub.w	r0, r1, #66	; 0x42
 8009e38:	bf9c      	itt	ls
 8009e3a:	3520      	addls	r5, #32
 8009e3c:	b2ed      	uxtbls	r5, r5
 8009e3e:	2817      	cmp	r0, #23
 8009e40:	bf98      	it	ls
 8009e42:	3120      	addls	r1, #32
 8009e44:	f1a7 0042 	sub.w	r0, r7, #66	; 0x42
 8009e48:	bf98      	it	ls
 8009e4a:	b2c9      	uxtbls	r1, r1
 8009e4c:	2817      	cmp	r0, #23
 8009e4e:	bf98      	it	ls
 8009e50:	3720      	addls	r7, #32
 8009e52:	f1a4 0042 	sub.w	r0, r4, #66	; 0x42
 8009e56:	bf98      	it	ls
 8009e58:	b2ff      	uxtbls	r7, r7
 8009e5a:	2817      	cmp	r0, #23
 8009e5c:	bf98      	it	ls
 8009e5e:	3420      	addls	r4, #32
 8009e60:	f1ac 0042 	sub.w	r0, ip, #66	; 0x42
 8009e64:	bf98      	it	ls
 8009e66:	b2e4      	uxtbls	r4, r4
 8009e68:	2817      	cmp	r0, #23
 8009e6a:	bf98      	it	ls
 8009e6c:	f10c 0c20 	addls.w	ip, ip, #32
 8009e70:	f1a6 0042 	sub.w	r0, r6, #66	; 0x42
 8009e74:	bf98      	it	ls
 8009e76:	fa5f fc8c 	uxtbls.w	ip, ip
 8009e7a:	2817      	cmp	r0, #23
 8009e7c:	7990      	ldrb	r0, [r2, #6]
 8009e7e:	7a92      	ldrb	r2, [r2, #10]
 8009e80:	f1a0 0842 	sub.w	r8, r0, #66	; 0x42
 8009e84:	bf9c      	itt	ls
 8009e86:	3620      	addls	r6, #32
 8009e88:	b2f6      	uxtbls	r6, r6
 8009e8a:	f1b8 0f17 	cmp.w	r8, #23
 8009e8e:	bf98      	it	ls
 8009e90:	3020      	addls	r0, #32
 8009e92:	f1a2 0842 	sub.w	r8, r2, #66	; 0x42
 8009e96:	bf98      	it	ls
 8009e98:	b2c0      	uxtbls	r0, r0
 8009e9a:	f1b8 0f17 	cmp.w	r8, #23
 8009e9e:	bf98      	it	ls
 8009ea0:	3220      	addls	r2, #32
 8009ea2:	f1ae 0e64 	sub.w	lr, lr, #100	; 0x64
 8009ea6:	bf98      	it	ls
 8009ea8:	b2d2      	uxtbls	r2, r2
 8009eaa:	f1be 0f13 	cmp.w	lr, #19
 8009eae:	d80f      	bhi.n	8009ed0 <iNemo_setOrientation_6X.constprop.0+0xf4>
 8009eb0:	e8df f00e 	tbb	[pc, lr]
 8009eb4:	0e0eac0a 	.word	0x0e0eac0a
 8009eb8:	0e0e0e0e 	.word	0x0e0e0e0e
 8009ebc:	0eb10e0e 	.word	0x0eb10e0e
 8009ec0:	b60e0e0e 	.word	0xb60e0e0e
 8009ec4:	c00ebb0e 	.word	0xc00ebb0e
 8009ec8:	f04f 0eff 	mov.w	lr, #255	; 0xff
 8009ecc:	f883 e0ce 	strb.w	lr, [r3, #206]	; 0xce
 8009ed0:	3f64      	subs	r7, #100	; 0x64
 8009ed2:	2f13      	cmp	r7, #19
 8009ed4:	d80e      	bhi.n	8009ef4 <iNemo_setOrientation_6X.constprop.0+0x118>
 8009ed6:	e8df f007 	tbb	[pc, r7]
 8009eda:	b20a      	.short	0xb20a
 8009edc:	0d0d0d0d 	.word	0x0d0d0d0d
 8009ee0:	0d0d0d0d 	.word	0x0d0d0d0d
 8009ee4:	0d0d0db6 	.word	0x0d0d0db6
 8009ee8:	be0dba0d 	.word	0xbe0dba0d
 8009eec:	c20d      	.short	0xc20d
 8009eee:	27ff      	movs	r7, #255	; 0xff
 8009ef0:	f883 70cf 	strb.w	r7, [r3, #207]	; 0xcf
 8009ef4:	3e64      	subs	r6, #100	; 0x64
 8009ef6:	2e13      	cmp	r6, #19
 8009ef8:	d80e      	bhi.n	8009f18 <iNemo_setOrientation_6X.constprop.0+0x13c>
 8009efa:	e8df f006 	tbb	[pc, r6]
 8009efe:	b40a      	.short	0xb40a
 8009f00:	0d0d0d0d 	.word	0x0d0d0d0d
 8009f04:	0d0d0d0d 	.word	0x0d0d0d0d
 8009f08:	0d0d0db8 	.word	0x0d0d0db8
 8009f0c:	c00dbc0d 	.word	0xc00dbc0d
 8009f10:	c40d      	.short	0xc40d
 8009f12:	26ff      	movs	r6, #255	; 0xff
 8009f14:	f883 60d0 	strb.w	r6, [r3, #208]	; 0xd0
 8009f18:	3d64      	subs	r5, #100	; 0x64
 8009f1a:	2d13      	cmp	r5, #19
 8009f1c:	d80e      	bhi.n	8009f3c <iNemo_setOrientation_6X.constprop.0+0x160>
 8009f1e:	e8df f005 	tbb	[pc, r5]
 8009f22:	b60a      	.short	0xb60a
 8009f24:	0d0d0d0d 	.word	0x0d0d0d0d
 8009f28:	0d0d0d0d 	.word	0x0d0d0d0d
 8009f2c:	0d0d0dba 	.word	0x0d0d0dba
 8009f30:	c20dbe0d 	.word	0xc20dbe0d
 8009f34:	c60d      	.short	0xc60d
 8009f36:	25ff      	movs	r5, #255	; 0xff
 8009f38:	f883 50e6 	strb.w	r5, [r3, #230]	; 0xe6
 8009f3c:	3c64      	subs	r4, #100	; 0x64
 8009f3e:	2c13      	cmp	r4, #19
 8009f40:	d80e      	bhi.n	8009f60 <iNemo_setOrientation_6X.constprop.0+0x184>
 8009f42:	e8df f004 	tbb	[pc, r4]
 8009f46:	b80a      	.short	0xb80a
 8009f48:	0d0d0d0d 	.word	0x0d0d0d0d
 8009f4c:	0d0d0d0d 	.word	0x0d0d0d0d
 8009f50:	0d0d0dbc 	.word	0x0d0d0dbc
 8009f54:	c40dc00d 	.word	0xc40dc00d
 8009f58:	c80d      	.short	0xc80d
 8009f5a:	24ff      	movs	r4, #255	; 0xff
 8009f5c:	f883 40e7 	strb.w	r4, [r3, #231]	; 0xe7
 8009f60:	3864      	subs	r0, #100	; 0x64
 8009f62:	2813      	cmp	r0, #19
 8009f64:	d80e      	bhi.n	8009f84 <iNemo_setOrientation_6X.constprop.0+0x1a8>
 8009f66:	e8df f000 	tbb	[pc, r0]
 8009f6a:	ba0a      	.short	0xba0a
 8009f6c:	0d0d0d0d 	.word	0x0d0d0d0d
 8009f70:	0d0d0d0d 	.word	0x0d0d0d0d
 8009f74:	0d0d0dbe 	.word	0x0d0d0dbe
 8009f78:	c60dc20d 	.word	0xc60dc20d
 8009f7c:	ca0d      	.short	0xca0d
 8009f7e:	20ff      	movs	r0, #255	; 0xff
 8009f80:	f883 00e8 	strb.w	r0, [r3, #232]	; 0xe8
 8009f84:	3964      	subs	r1, #100	; 0x64
 8009f86:	2913      	cmp	r1, #19
 8009f88:	d813      	bhi.n	8009fb2 <iNemo_setOrientation_6X.constprop.0+0x1d6>
 8009f8a:	e8df f001 	tbb	[pc, r1]
 8009f8e:	bc0f      	.short	0xbc0f
 8009f90:	12121212 	.word	0x12121212
 8009f94:	12121212 	.word	0x12121212
 8009f98:	121212c0 	.word	0x121212c0
 8009f9c:	c812c412 	.word	0xc812c412
 8009fa0:	cc12      	.short	0xcc12
 8009fa2:	bf00      	nop
 8009fa4:	20000000 	.word	0x20000000
 8009fa8:	20001698 	.word	0x20001698
 8009fac:	21ff      	movs	r1, #255	; 0xff
 8009fae:	f883 10da 	strb.w	r1, [r3, #218]	; 0xda
 8009fb2:	f1ac 0c64 	sub.w	ip, ip, #100	; 0x64
 8009fb6:	f1bc 0f13 	cmp.w	ip, #19
 8009fba:	d80e      	bhi.n	8009fda <iNemo_setOrientation_6X.constprop.0+0x1fe>
 8009fbc:	e8df f00c 	tbb	[pc, ip]
 8009fc0:	0d0db70a 	.word	0x0d0db70a
 8009fc4:	0d0d0d0d 	.word	0x0d0d0d0d
 8009fc8:	0dbb0d0d 	.word	0x0dbb0d0d
 8009fcc:	bf0d0d0d 	.word	0xbf0d0d0d
 8009fd0:	c70dc30d 	.word	0xc70dc30d
 8009fd4:	21ff      	movs	r1, #255	; 0xff
 8009fd6:	f883 10db 	strb.w	r1, [r3, #219]	; 0xdb
 8009fda:	3a64      	subs	r2, #100	; 0x64
 8009fdc:	2a13      	cmp	r2, #19
 8009fde:	d80e      	bhi.n	8009ffe <iNemo_setOrientation_6X.constprop.0+0x222>
 8009fe0:	e8df f002 	tbb	[pc, r2]
 8009fe4:	0d0db90a 	.word	0x0d0db90a
 8009fe8:	0d0d0d0d 	.word	0x0d0d0d0d
 8009fec:	0dbe0d0d 	.word	0x0dbe0d0d
 8009ff0:	c30d0d0d 	.word	0xc30d0d0d
 8009ff4:	0f0dc80d 	.word	0x0f0dc80d
 8009ff8:	22ff      	movs	r2, #255	; 0xff
 8009ffa:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 8009ffe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a002:	22ff      	movs	r2, #255	; 0xff
 800a004:	f883 20d6 	strb.w	r2, [r3, #214]	; 0xd6
 800a008:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a00c:	f04f 0e01 	mov.w	lr, #1
 800a010:	f883 e0c8 	strb.w	lr, [r3, #200]	; 0xc8
 800a014:	e75c      	b.n	8009ed0 <iNemo_setOrientation_6X.constprop.0+0xf4>
 800a016:	f04f 0e01 	mov.w	lr, #1
 800a01a:	f883 e0cb 	strb.w	lr, [r3, #203]	; 0xcb
 800a01e:	e757      	b.n	8009ed0 <iNemo_setOrientation_6X.constprop.0+0xf4>
 800a020:	f04f 0eff 	mov.w	lr, #255	; 0xff
 800a024:	f883 e0cb 	strb.w	lr, [r3, #203]	; 0xcb
 800a028:	e752      	b.n	8009ed0 <iNemo_setOrientation_6X.constprop.0+0xf4>
 800a02a:	f04f 0e01 	mov.w	lr, #1
 800a02e:	f883 e0ce 	strb.w	lr, [r3, #206]	; 0xce
 800a032:	e74d      	b.n	8009ed0 <iNemo_setOrientation_6X.constprop.0+0xf4>
 800a034:	f04f 0eff 	mov.w	lr, #255	; 0xff
 800a038:	f883 e0c8 	strb.w	lr, [r3, #200]	; 0xc8
 800a03c:	e748      	b.n	8009ed0 <iNemo_setOrientation_6X.constprop.0+0xf4>
 800a03e:	2701      	movs	r7, #1
 800a040:	f883 70c9 	strb.w	r7, [r3, #201]	; 0xc9
 800a044:	e756      	b.n	8009ef4 <iNemo_setOrientation_6X.constprop.0+0x118>
 800a046:	2701      	movs	r7, #1
 800a048:	f883 70cc 	strb.w	r7, [r3, #204]	; 0xcc
 800a04c:	e752      	b.n	8009ef4 <iNemo_setOrientation_6X.constprop.0+0x118>
 800a04e:	27ff      	movs	r7, #255	; 0xff
 800a050:	f883 70cc 	strb.w	r7, [r3, #204]	; 0xcc
 800a054:	e74e      	b.n	8009ef4 <iNemo_setOrientation_6X.constprop.0+0x118>
 800a056:	2701      	movs	r7, #1
 800a058:	f883 70cf 	strb.w	r7, [r3, #207]	; 0xcf
 800a05c:	e74a      	b.n	8009ef4 <iNemo_setOrientation_6X.constprop.0+0x118>
 800a05e:	27ff      	movs	r7, #255	; 0xff
 800a060:	f883 70c9 	strb.w	r7, [r3, #201]	; 0xc9
 800a064:	e746      	b.n	8009ef4 <iNemo_setOrientation_6X.constprop.0+0x118>
 800a066:	2601      	movs	r6, #1
 800a068:	f883 60ca 	strb.w	r6, [r3, #202]	; 0xca
 800a06c:	e754      	b.n	8009f18 <iNemo_setOrientation_6X.constprop.0+0x13c>
 800a06e:	2601      	movs	r6, #1
 800a070:	f883 60cd 	strb.w	r6, [r3, #205]	; 0xcd
 800a074:	e750      	b.n	8009f18 <iNemo_setOrientation_6X.constprop.0+0x13c>
 800a076:	26ff      	movs	r6, #255	; 0xff
 800a078:	f883 60cd 	strb.w	r6, [r3, #205]	; 0xcd
 800a07c:	e74c      	b.n	8009f18 <iNemo_setOrientation_6X.constprop.0+0x13c>
 800a07e:	2601      	movs	r6, #1
 800a080:	f883 60d0 	strb.w	r6, [r3, #208]	; 0xd0
 800a084:	e748      	b.n	8009f18 <iNemo_setOrientation_6X.constprop.0+0x13c>
 800a086:	26ff      	movs	r6, #255	; 0xff
 800a088:	f883 60ca 	strb.w	r6, [r3, #202]	; 0xca
 800a08c:	e744      	b.n	8009f18 <iNemo_setOrientation_6X.constprop.0+0x13c>
 800a08e:	2501      	movs	r5, #1
 800a090:	f883 50e0 	strb.w	r5, [r3, #224]	; 0xe0
 800a094:	e752      	b.n	8009f3c <iNemo_setOrientation_6X.constprop.0+0x160>
 800a096:	2501      	movs	r5, #1
 800a098:	f883 50e3 	strb.w	r5, [r3, #227]	; 0xe3
 800a09c:	e74e      	b.n	8009f3c <iNemo_setOrientation_6X.constprop.0+0x160>
 800a09e:	25ff      	movs	r5, #255	; 0xff
 800a0a0:	f883 50e3 	strb.w	r5, [r3, #227]	; 0xe3
 800a0a4:	e74a      	b.n	8009f3c <iNemo_setOrientation_6X.constprop.0+0x160>
 800a0a6:	2501      	movs	r5, #1
 800a0a8:	f883 50e6 	strb.w	r5, [r3, #230]	; 0xe6
 800a0ac:	e746      	b.n	8009f3c <iNemo_setOrientation_6X.constprop.0+0x160>
 800a0ae:	25ff      	movs	r5, #255	; 0xff
 800a0b0:	f883 50e0 	strb.w	r5, [r3, #224]	; 0xe0
 800a0b4:	e742      	b.n	8009f3c <iNemo_setOrientation_6X.constprop.0+0x160>
 800a0b6:	2401      	movs	r4, #1
 800a0b8:	f883 40e1 	strb.w	r4, [r3, #225]	; 0xe1
 800a0bc:	e750      	b.n	8009f60 <iNemo_setOrientation_6X.constprop.0+0x184>
 800a0be:	2401      	movs	r4, #1
 800a0c0:	f883 40e4 	strb.w	r4, [r3, #228]	; 0xe4
 800a0c4:	e74c      	b.n	8009f60 <iNemo_setOrientation_6X.constprop.0+0x184>
 800a0c6:	24ff      	movs	r4, #255	; 0xff
 800a0c8:	f883 40e4 	strb.w	r4, [r3, #228]	; 0xe4
 800a0cc:	e748      	b.n	8009f60 <iNemo_setOrientation_6X.constprop.0+0x184>
 800a0ce:	2401      	movs	r4, #1
 800a0d0:	f883 40e7 	strb.w	r4, [r3, #231]	; 0xe7
 800a0d4:	e744      	b.n	8009f60 <iNemo_setOrientation_6X.constprop.0+0x184>
 800a0d6:	24ff      	movs	r4, #255	; 0xff
 800a0d8:	f883 40e1 	strb.w	r4, [r3, #225]	; 0xe1
 800a0dc:	e740      	b.n	8009f60 <iNemo_setOrientation_6X.constprop.0+0x184>
 800a0de:	2001      	movs	r0, #1
 800a0e0:	f883 00e2 	strb.w	r0, [r3, #226]	; 0xe2
 800a0e4:	e74e      	b.n	8009f84 <iNemo_setOrientation_6X.constprop.0+0x1a8>
 800a0e6:	2001      	movs	r0, #1
 800a0e8:	f883 00e5 	strb.w	r0, [r3, #229]	; 0xe5
 800a0ec:	e74a      	b.n	8009f84 <iNemo_setOrientation_6X.constprop.0+0x1a8>
 800a0ee:	20ff      	movs	r0, #255	; 0xff
 800a0f0:	f883 00e5 	strb.w	r0, [r3, #229]	; 0xe5
 800a0f4:	e746      	b.n	8009f84 <iNemo_setOrientation_6X.constprop.0+0x1a8>
 800a0f6:	2001      	movs	r0, #1
 800a0f8:	f883 00e8 	strb.w	r0, [r3, #232]	; 0xe8
 800a0fc:	e742      	b.n	8009f84 <iNemo_setOrientation_6X.constprop.0+0x1a8>
 800a0fe:	20ff      	movs	r0, #255	; 0xff
 800a100:	f883 00e2 	strb.w	r0, [r3, #226]	; 0xe2
 800a104:	e73e      	b.n	8009f84 <iNemo_setOrientation_6X.constprop.0+0x1a8>
 800a106:	2101      	movs	r1, #1
 800a108:	f883 10d4 	strb.w	r1, [r3, #212]	; 0xd4
 800a10c:	e751      	b.n	8009fb2 <iNemo_setOrientation_6X.constprop.0+0x1d6>
 800a10e:	2101      	movs	r1, #1
 800a110:	f883 10d7 	strb.w	r1, [r3, #215]	; 0xd7
 800a114:	e74d      	b.n	8009fb2 <iNemo_setOrientation_6X.constprop.0+0x1d6>
 800a116:	21ff      	movs	r1, #255	; 0xff
 800a118:	f883 10d7 	strb.w	r1, [r3, #215]	; 0xd7
 800a11c:	e749      	b.n	8009fb2 <iNemo_setOrientation_6X.constprop.0+0x1d6>
 800a11e:	2101      	movs	r1, #1
 800a120:	f883 10da 	strb.w	r1, [r3, #218]	; 0xda
 800a124:	e745      	b.n	8009fb2 <iNemo_setOrientation_6X.constprop.0+0x1d6>
 800a126:	21ff      	movs	r1, #255	; 0xff
 800a128:	f883 10d4 	strb.w	r1, [r3, #212]	; 0xd4
 800a12c:	e741      	b.n	8009fb2 <iNemo_setOrientation_6X.constprop.0+0x1d6>
 800a12e:	2101      	movs	r1, #1
 800a130:	f883 10d5 	strb.w	r1, [r3, #213]	; 0xd5
 800a134:	e751      	b.n	8009fda <iNemo_setOrientation_6X.constprop.0+0x1fe>
 800a136:	2101      	movs	r1, #1
 800a138:	f883 10d8 	strb.w	r1, [r3, #216]	; 0xd8
 800a13c:	e74d      	b.n	8009fda <iNemo_setOrientation_6X.constprop.0+0x1fe>
 800a13e:	21ff      	movs	r1, #255	; 0xff
 800a140:	f883 10d8 	strb.w	r1, [r3, #216]	; 0xd8
 800a144:	e749      	b.n	8009fda <iNemo_setOrientation_6X.constprop.0+0x1fe>
 800a146:	2101      	movs	r1, #1
 800a148:	f883 10db 	strb.w	r1, [r3, #219]	; 0xdb
 800a14c:	e745      	b.n	8009fda <iNemo_setOrientation_6X.constprop.0+0x1fe>
 800a14e:	21ff      	movs	r1, #255	; 0xff
 800a150:	f883 10d5 	strb.w	r1, [r3, #213]	; 0xd5
 800a154:	e741      	b.n	8009fda <iNemo_setOrientation_6X.constprop.0+0x1fe>
 800a156:	2201      	movs	r2, #1
 800a158:	f883 20d6 	strb.w	r2, [r3, #214]	; 0xd6
 800a15c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a160:	2201      	movs	r2, #1
 800a162:	f883 20d9 	strb.w	r2, [r3, #217]	; 0xd9
 800a166:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a16a:	22ff      	movs	r2, #255	; 0xff
 800a16c:	f883 20d9 	strb.w	r2, [r3, #217]	; 0xd9
 800a170:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a174:	2201      	movs	r2, #1
 800a176:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 800a17a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a17e:	bf00      	nop

0800a180 <MotionDI_setKnobs.part.0>:
 800a180:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a182:	e9d0 160b 	ldrd	r1, r6, [r0, #44]	; 0x2c
 800a186:	b091      	sub	sp, #68	; 0x44
 800a188:	4b3c      	ldr	r3, [pc, #240]	; (800a27c <MotionDI_setKnobs.part.0+0xfc>)
 800a18a:	f8cd 6031 	str.w	r6, [sp, #49]	; 0x31
 800a18e:	461a      	mov	r2, r3
 800a190:	4604      	mov	r4, r0
 800a192:	f8cd 102d 	str.w	r1, [sp, #45]	; 0x2d
 800a196:	f8bd 7031 	ldrh.w	r7, [sp, #49]	; 0x31
 800a19a:	4d39      	ldr	r5, [pc, #228]	; (800a280 <MotionDI_setKnobs.part.0+0x100>)
 800a19c:	f832 0f08 	ldrh.w	r0, [r2, #8]!
 800a1a0:	809f      	strh	r7, [r3, #4]
 800a1a2:	f8bd 702d 	ldrh.w	r7, [sp, #45]	; 0x2d
 800a1a6:	6a26      	ldr	r6, [r4, #32]
 800a1a8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a1aa:	801f      	strh	r7, [r3, #0]
 800a1ac:	f89d 702f 	ldrb.w	r7, [sp, #47]	; 0x2f
 800a1b0:	709f      	strb	r7, [r3, #2]
 800a1b2:	f8d5 e0f0 	ldr.w	lr, [r5, #240]	; 0xf0
 800a1b6:	f894 7028 	ldrb.w	r7, [r4, #40]	; 0x28
 800a1ba:	f8ad 0035 	strh.w	r0, [sp, #53]	; 0x35
 800a1be:	f8c5 6128 	str.w	r6, [r5, #296]	; 0x128
 800a1c2:	7890      	ldrb	r0, [r2, #2]
 800a1c4:	f8c5 60ec 	str.w	r6, [r5, #236]	; 0xec
 800a1c8:	f8c5 1134 	str.w	r1, [r5, #308]	; 0x134
 800a1cc:	f894 6029 	ldrb.w	r6, [r4, #41]	; 0x29
 800a1d0:	f8c5 10f8 	str.w	r1, [r5, #248]	; 0xf8
 800a1d4:	2100      	movs	r1, #0
 800a1d6:	f89d c033 	ldrb.w	ip, [sp, #51]	; 0x33
 800a1da:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
 800a1de:	f8c5 e12c 	str.w	lr, [r5, #300]	; 0x12c
 800a1e2:	f885 113d 	strb.w	r1, [r5, #317]	; 0x13d
 800a1e6:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
 800a1ea:	f885 7161 	strb.w	r7, [r5, #353]	; 0x161
 800a1ee:	f885 6162 	strb.w	r6, [r5, #354]	; 0x162
 800a1f2:	f885 7125 	strb.w	r7, [r5, #293]	; 0x125
 800a1f6:	f885 6126 	strb.w	r6, [r5, #294]	; 0x126
 800a1fa:	f885 1101 	strb.w	r1, [r5, #257]	; 0x101
 800a1fe:	f8bd 1035 	ldrh.w	r1, [sp, #53]	; 0x35
 800a202:	8119      	strh	r1, [r3, #8]
 800a204:	f883 c006 	strb.w	ip, [r3, #6]
 800a208:	7090      	strb	r0, [r2, #2]
 800a20a:	f7ff fc15 	bl	8009a38 <iNemo_setOrientation.constprop.0>
 800a20e:	f7ff fde5 	bl	8009ddc <iNemo_setOrientation_6X.constprop.0>
 800a212:	4a1c      	ldr	r2, [pc, #112]	; (800a284 <MotionDI_setKnobs.part.0+0x104>)
 800a214:	f8d2 3464 	ldr.w	r3, [r2, #1124]	; 0x464
 800a218:	1e59      	subs	r1, r3, #1
 800a21a:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
 800a21e:	d211      	bcs.n	800a244 <MotionDI_setKnobs.part.0+0xc4>
 800a220:	3b0a      	subs	r3, #10
 800a222:	b29b      	uxth	r3, r3
 800a224:	2b5a      	cmp	r3, #90	; 0x5a
 800a226:	bf8c      	ite	hi
 800a228:	2300      	movhi	r3, #0
 800a22a:	2301      	movls	r3, #1
 800a22c:	6821      	ldr	r1, [r4, #0]
 800a22e:	7013      	strb	r3, [r2, #0]
 800a230:	f502 638d 	add.w	r3, r2, #1128	; 0x468
 800a234:	4814      	ldr	r0, [pc, #80]	; (800a288 <MotionDI_setKnobs.part.0+0x108>)
 800a236:	6019      	str	r1, [r3, #0]
 800a238:	f502 618c 	add.w	r1, r2, #1120	; 0x460
 800a23c:	2301      	movs	r3, #1
 800a23e:	6008      	str	r0, [r1, #0]
 800a240:	f882 346c 	strb.w	r3, [r2, #1132]	; 0x46c
 800a244:	68e3      	ldr	r3, [r4, #12]
 800a246:	6920      	ldr	r0, [r4, #16]
 800a248:	6961      	ldr	r1, [r4, #20]
 800a24a:	69a2      	ldr	r2, [r4, #24]
 800a24c:	606b      	str	r3, [r5, #4]
 800a24e:	4e0f      	ldr	r6, [pc, #60]	; (800a28c <MotionDI_setKnobs.part.0+0x10c>)
 800a250:	68a3      	ldr	r3, [r4, #8]
 800a252:	6168      	str	r0, [r5, #20]
 800a254:	60a9      	str	r1, [r5, #8]
 800a256:	60ea      	str	r2, [r5, #12]
 800a258:	602b      	str	r3, [r5, #0]
 800a25a:	f104 0730 	add.w	r7, r4, #48	; 0x30
 800a25e:	6820      	ldr	r0, [r4, #0]
 800a260:	6861      	ldr	r1, [r4, #4]
 800a262:	68a2      	ldr	r2, [r4, #8]
 800a264:	68e3      	ldr	r3, [r4, #12]
 800a266:	4635      	mov	r5, r6
 800a268:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a26a:	3410      	adds	r4, #16
 800a26c:	42bc      	cmp	r4, r7
 800a26e:	462e      	mov	r6, r5
 800a270:	d1f5      	bne.n	800a25e <MotionDI_setKnobs.part.0+0xde>
 800a272:	6820      	ldr	r0, [r4, #0]
 800a274:	6028      	str	r0, [r5, #0]
 800a276:	b011      	add	sp, #68	; 0x44
 800a278:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a27a:	bf00      	nop
 800a27c:	20000000 	.word	0x20000000
 800a280:	20001698 	.word	0x20001698
 800a284:	20002140 	.word	0x20002140
 800a288:	3a83126f 	.word	0x3a83126f
 800a28c:	200017fc 	.word	0x200017fc

0800a290 <getAccStats.constprop.0>:
 800a290:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800a294:	eec7 3a80 	vdiv.f32	s7, s15, s0
 800a298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a29c:	2400      	movs	r4, #0
 800a29e:	6014      	str	r4, [r2, #0]
 800a2a0:	601c      	str	r4, [r3, #0]
 800a2a2:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800a2a4:	4f68      	ldr	r7, [pc, #416]	; (800a448 <getAccStats.constprop.0+0x1b8>)
 800a2a6:	2500      	movs	r5, #0
 800a2a8:	7025      	strb	r5, [r4, #0]
 800a2aa:	f8b7 c050 	ldrh.w	ip, [r7, #80]	; 0x50
 800a2ae:	f8b7 4052 	ldrh.w	r4, [r7, #82]	; 0x52
 800a2b2:	ed9f 4a66 	vldr	s8, [pc, #408]	; 800a44c <getAccStats.constprop.0+0x1bc>
 800a2b6:	f9b7 5058 	ldrsh.w	r5, [r7, #88]	; 0x58
 800a2ba:	45a4      	cmp	ip, r4
 800a2bc:	ee23 4a84 	vmul.f32	s8, s7, s8
 800a2c0:	f105 0501 	add.w	r5, r5, #1
 800a2c4:	f000 80b2 	beq.w	800a42c <getAccStats.constprop.0+0x19c>
 800a2c8:	eba5 050c 	sub.w	r5, r5, ip
 800a2cc:	fb95 faf4 	sdiv	sl, r5, r4
 800a2d0:	fb04 551a 	mls	r5, r4, sl, r5
 800a2d4:	fa0f fa85 	sxth.w	sl, r5
 800a2d8:	f1ba 0f00 	cmp.w	sl, #0
 800a2dc:	bfbc      	itt	lt
 800a2de:	192d      	addlt	r5, r5, r4
 800a2e0:	fa0f fa85 	sxthlt.w	sl, r5
 800a2e4:	f1bc 0f00 	cmp.w	ip, #0
 800a2e8:	f000 80aa 	beq.w	800a440 <getAccStats.constprop.0+0x1b0>
 800a2ec:	f9b0 9000 	ldrsh.w	r9, [r0]
 800a2f0:	f9b0 8002 	ldrsh.w	r8, [r0, #2]
 800a2f4:	f9b0 e004 	ldrsh.w	lr, [r0, #4]
 800a2f8:	2600      	movs	r6, #0
 800a2fa:	e018      	b.n	800a32e <getAccStats.constprop.0+0x9e>
 800a2fc:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800a2fe:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a300:	7824      	ldrb	r4, [r4, #0]
 800a302:	3401      	adds	r4, #1
 800a304:	702c      	strb	r4, [r5, #0]
 800a306:	edd3 7a00 	vldr	s15, [r3]
 800a30a:	f8b7 c050 	ldrh.w	ip, [r7, #80]	; 0x50
 800a30e:	eee7 7a07 	vfma.f32	s15, s14, s14
 800a312:	3601      	adds	r6, #1
 800a314:	b2b4      	uxth	r4, r6
 800a316:	45a4      	cmp	ip, r4
 800a318:	edc3 7a00 	vstr	s15, [r3]
 800a31c:	d967      	bls.n	800a3ee <getAccStats.constprop.0+0x15e>
 800a31e:	f9b0 9000 	ldrsh.w	r9, [r0]
 800a322:	f9b0 8002 	ldrsh.w	r8, [r0, #2]
 800a326:	f9b0 e004 	ldrsh.w	lr, [r0, #4]
 800a32a:	f8b7 4052 	ldrh.w	r4, [r7, #82]	; 0x52
 800a32e:	edd1 4a04 	vldr	s9, [r1, #16]
 800a332:	ed91 5a00 	vldr	s10, [r1]
 800a336:	edd1 5a08 	vldr	s11, [r1, #32]
 800a33a:	ed92 6a00 	vldr	s12, [r2]
 800a33e:	fa1a fb86 	uxtah	fp, sl, r6
 800a342:	fb9b f5f4 	sdiv	r5, fp, r4
 800a346:	fb04 b415 	mls	r4, r4, r5, fp
 800a34a:	b224      	sxth	r4, r4
 800a34c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 800a350:	eb07 0484 	add.w	r4, r7, r4, lsl #2
 800a354:	f9b4 b062 	ldrsh.w	fp, [r4, #98]	; 0x62
 800a358:	f9b4 5060 	ldrsh.w	r5, [r4, #96]	; 0x60
 800a35c:	f9b4 4064 	ldrsh.w	r4, [r4, #100]	; 0x64
 800a360:	ebab 0b08 	sub.w	fp, fp, r8
 800a364:	ee06 ba90 	vmov	s13, fp
 800a368:	eba5 0509 	sub.w	r5, r5, r9
 800a36c:	ee07 5a10 	vmov	s14, r5
 800a370:	eba4 040e 	sub.w	r4, r4, lr
 800a374:	ee07 4a90 	vmov	s15, r4
 800a378:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800a37c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800a380:	ee66 6aa4 	vmul.f32	s13, s13, s9
 800a384:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a388:	ee27 7a05 	vmul.f32	s14, s14, s10
 800a38c:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 800a390:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800a394:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 800a398:	ee16 5a90 	vmov	r5, s13
 800a39c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a3a0:	ee17 ba10 	vmov	fp, s14
 800a3a4:	ee17 4a90 	vmov	r4, s15
 800a3a8:	fb05 f505 	mul.w	r5, r5, r5
 800a3ac:	fb0b 5b0b 	mla	fp, fp, fp, r5
 800a3b0:	fb04 b404 	mla	r4, r4, r4, fp
 800a3b4:	ee07 4a90 	vmov	s15, r4
 800a3b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a3bc:	eef1 6ae7 	vsqrt.f32	s13, s15
 800a3c0:	ee36 7ae3 	vsub.f32	s14, s13, s7
 800a3c4:	ee76 7a26 	vadd.f32	s15, s12, s13
 800a3c8:	eef0 6ac7 	vabs.f32	s13, s14
 800a3cc:	eeb4 4ae6 	vcmpe.f32	s8, s13
 800a3d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3d4:	edc2 7a00 	vstr	s15, [r2]
 800a3d8:	d490      	bmi.n	800a2fc <getAccStats.constprop.0+0x6c>
 800a3da:	edd3 7a00 	vldr	s15, [r3]
 800a3de:	eee7 7a07 	vfma.f32	s15, s14, s14
 800a3e2:	3601      	adds	r6, #1
 800a3e4:	b2b4      	uxth	r4, r6
 800a3e6:	45a4      	cmp	ip, r4
 800a3e8:	edc3 7a00 	vstr	s15, [r3]
 800a3ec:	d89d      	bhi.n	800a32a <getAccStats.constprop.0+0x9a>
 800a3ee:	ee07 ca10 	vmov	s14, ip
 800a3f2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800a3f6:	eddf 6a16 	vldr	s13, [pc, #88]	; 800a450 <getAccStats.constprop.0+0x1c0>
 800a3fa:	ee87 6a87 	vdiv.f32	s12, s15, s14
 800a3fe:	eef1 7ac6 	vsqrt.f32	s15, s12
 800a402:	ee60 7a27 	vmul.f32	s15, s0, s15
 800a406:	eef4 7ae6 	vcmpe.f32	s15, s13
 800a40a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a40e:	bfb8      	it	lt
 800a410:	eef0 7a66 	vmovlt.f32	s15, s13
 800a414:	edc3 7a00 	vstr	s15, [r3]
 800a418:	edd2 7a00 	vldr	s15, [r2]
 800a41c:	ee20 0a27 	vmul.f32	s0, s0, s15
 800a420:	eec0 7a07 	vdiv.f32	s15, s0, s14
 800a424:	edc2 7a00 	vstr	s15, [r2]
 800a428:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a42c:	fb95 fafc 	sdiv	sl, r5, ip
 800a430:	fb0c 551a 	mls	r5, ip, sl, r5
 800a434:	fa0f fa85 	sxth.w	sl, r5
 800a438:	f1bc 0f00 	cmp.w	ip, #0
 800a43c:	f47f af56 	bne.w	800a2ec <getAccStats.constprop.0+0x5c>
 800a440:	edd3 7a00 	vldr	s15, [r3]
 800a444:	e7d3      	b.n	800a3ee <getAccStats.constprop.0+0x15e>
 800a446:	bf00      	nop
 800a448:	20002140 	.word	0x20002140
 800a44c:	3e4ccccd 	.word	0x3e4ccccd
 800a450:	3ca3d70a 	.word	0x3ca3d70a
 800a454:	00000000 	.word	0x00000000

0800a458 <iNemo_quat2heading>:
 800a458:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 800a45c:	460e      	mov	r6, r1
 800a45e:	ed2d 8b08 	vpush	{d8-d11}
 800a462:	2b00      	cmp	r3, #0
 800a464:	d15b      	bne.n	800a51e <iNemo_quat2heading+0xc6>
 800a466:	edd2 6a00 	vldr	s13, [r2]
 800a46a:	edd2 7a01 	vldr	s15, [r2, #4]
 800a46e:	4dba      	ldr	r5, [pc, #744]	; (800a758 <iNemo_quat2heading+0x300>)
 800a470:	ed92 7a02 	vldr	s14, [r2, #8]
 800a474:	edd0 9a00 	vldr	s19, [r0]
 800a478:	f8d5 4198 	ldr.w	r4, [r5, #408]	; 0x198
 800a47c:	ed90 aa01 	vldr	s20, [r0, #4]
 800a480:	edd0 8a02 	vldr	s17, [r0, #8]
 800a484:	ed90 8a03 	vldr	s16, [r0, #12]
 800a488:	eef0 aae6 	vabs.f32	s21, s13
 800a48c:	eeb0 9ae7 	vabs.f32	s18, s15
 800a490:	eef4 aac9 	vcmpe.f32	s21, s18
 800a494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a498:	eeb0 bac7 	vabs.f32	s22, s14
 800a49c:	f340 80b4 	ble.w	800a608 <iNemo_quat2heading+0x1b0>
 800a4a0:	eef4 aacb 	vcmpe.f32	s21, s22
 800a4a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4a8:	f340 80ae 	ble.w	800a608 <iNemo_quat2heading+0x1b0>
 800a4ac:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800a4b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4b4:	ee1a 0a90 	vmov	r0, s21
 800a4b8:	f340 81b3 	ble.w	800a822 <iNemo_quat2heading+0x3ca>
 800a4bc:	f7f5 ffe8 	bl	8000490 <__aeabi_f2d>
 800a4c0:	4680      	mov	r8, r0
 800a4c2:	ee19 0a10 	vmov	r0, s18
 800a4c6:	4689      	mov	r9, r1
 800a4c8:	f7f5 ffe2 	bl	8000490 <__aeabi_f2d>
 800a4cc:	a39e      	add	r3, pc, #632	; (adr r3, 800a748 <iNemo_quat2heading+0x2f0>)
 800a4ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4d2:	f7f6 f835 	bl	8000540 <__aeabi_dmul>
 800a4d6:	4602      	mov	r2, r0
 800a4d8:	460b      	mov	r3, r1
 800a4da:	4640      	mov	r0, r8
 800a4dc:	4649      	mov	r1, r9
 800a4de:	f7f6 fabf 	bl	8000a60 <__aeabi_dcmpgt>
 800a4e2:	b188      	cbz	r0, 800a508 <iNemo_quat2heading+0xb0>
 800a4e4:	ee1b 0a10 	vmov	r0, s22
 800a4e8:	f7f5 ffd2 	bl	8000490 <__aeabi_f2d>
 800a4ec:	a396      	add	r3, pc, #600	; (adr r3, 800a748 <iNemo_quat2heading+0x2f0>)
 800a4ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4f2:	f7f6 f825 	bl	8000540 <__aeabi_dmul>
 800a4f6:	4602      	mov	r2, r0
 800a4f8:	460b      	mov	r3, r1
 800a4fa:	4640      	mov	r0, r8
 800a4fc:	4649      	mov	r1, r9
 800a4fe:	f7f6 faaf 	bl	8000a60 <__aeabi_dcmpgt>
 800a502:	2800      	cmp	r0, #0
 800a504:	f040 81b9 	bne.w	800a87a <iNemo_quat2heading+0x422>
 800a508:	2c05      	cmp	r4, #5
 800a50a:	f200 81ba 	bhi.w	800a882 <iNemo_quat2heading+0x42a>
 800a50e:	e8df f014 	tbh	[pc, r4, lsl #1]
 800a512:	00b2      	.short	0x00b2
 800a514:	005f00e7 	.word	0x005f00e7
 800a518:	005f0156 	.word	0x005f0156
 800a51c:	00b2      	.short	0x00b2
 800a51e:	edd2 6a01 	vldr	s13, [r2, #4]
 800a522:	edd2 7a00 	vldr	s15, [r2]
 800a526:	edd0 8a02 	vldr	s17, [r0, #8]
 800a52a:	4d8b      	ldr	r5, [pc, #556]	; (800a758 <iNemo_quat2heading+0x300>)
 800a52c:	ed92 7a02 	vldr	s14, [r2, #8]
 800a530:	edd0 9a01 	vldr	s19, [r0, #4]
 800a534:	f8d5 4198 	ldr.w	r4, [r5, #408]	; 0x198
 800a538:	ed90 aa00 	vldr	s20, [r0]
 800a53c:	ed90 8a03 	vldr	s16, [r0, #12]
 800a540:	eef0 aae6 	vabs.f32	s21, s13
 800a544:	eeb0 9ae7 	vabs.f32	s18, s15
 800a548:	eef4 aac9 	vcmpe.f32	s21, s18
 800a54c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a550:	eef1 8a68 	vneg.f32	s17, s17
 800a554:	eeb0 bac7 	vabs.f32	s22, s14
 800a558:	dd04      	ble.n	800a564 <iNemo_quat2heading+0x10c>
 800a55a:	eef4 aacb 	vcmpe.f32	s21, s22
 800a55e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a562:	dca3      	bgt.n	800a4ac <iNemo_quat2heading+0x54>
 800a564:	eeb4 9acb 	vcmpe.f32	s18, s22
 800a568:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a56c:	f300 8086 	bgt.w	800a67c <iNemo_quat2heading+0x224>
 800a570:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800a574:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a578:	ee1b 0a10 	vmov	r0, s22
 800a57c:	d450      	bmi.n	800a620 <iNemo_quat2heading+0x1c8>
 800a57e:	f7f5 ff87 	bl	8000490 <__aeabi_f2d>
 800a582:	4680      	mov	r8, r0
 800a584:	ee19 0a10 	vmov	r0, s18
 800a588:	4689      	mov	r9, r1
 800a58a:	f7f5 ff81 	bl	8000490 <__aeabi_f2d>
 800a58e:	a36e      	add	r3, pc, #440	; (adr r3, 800a748 <iNemo_quat2heading+0x2f0>)
 800a590:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a594:	f7f5 ffd4 	bl	8000540 <__aeabi_dmul>
 800a598:	4602      	mov	r2, r0
 800a59a:	460b      	mov	r3, r1
 800a59c:	4640      	mov	r0, r8
 800a59e:	4649      	mov	r1, r9
 800a5a0:	f7f6 fa5e 	bl	8000a60 <__aeabi_dcmpgt>
 800a5a4:	2800      	cmp	r0, #0
 800a5a6:	d0af      	beq.n	800a508 <iNemo_quat2heading+0xb0>
 800a5a8:	ee1a 0a90 	vmov	r0, s21
 800a5ac:	f7f5 ff70 	bl	8000490 <__aeabi_f2d>
 800a5b0:	a365      	add	r3, pc, #404	; (adr r3, 800a748 <iNemo_quat2heading+0x2f0>)
 800a5b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5b6:	f7f5 ffc3 	bl	8000540 <__aeabi_dmul>
 800a5ba:	4602      	mov	r2, r0
 800a5bc:	460b      	mov	r3, r1
 800a5be:	4640      	mov	r0, r8
 800a5c0:	4649      	mov	r1, r9
 800a5c2:	f7f6 fa4d 	bl	8000a60 <__aeabi_dcmpgt>
 800a5c6:	2800      	cmp	r0, #0
 800a5c8:	d09e      	beq.n	800a508 <iNemo_quat2heading+0xb0>
 800a5ca:	2302      	movs	r3, #2
 800a5cc:	f8c5 3198 	str.w	r3, [r5, #408]	; 0x198
 800a5d0:	ed96 0a00 	vldr	s0, [r6]
 800a5d4:	eddf 7a61 	vldr	s15, [pc, #388]	; 800a75c <iNemo_quat2heading+0x304>
 800a5d8:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a5dc:	eddf 7a60 	vldr	s15, [pc, #384]	; 800a760 <iNemo_quat2heading+0x308>
 800a5e0:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800a5e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a5e8:	bfa8      	it	ge
 800a5ea:	ee30 0a67 	vsubge.f32	s0, s0, s15
 800a5ee:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800a5f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a5f6:	d503      	bpl.n	800a600 <iNemo_quat2heading+0x1a8>
 800a5f8:	eddf 7a59 	vldr	s15, [pc, #356]	; 800a760 <iNemo_quat2heading+0x308>
 800a5fc:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a600:	ecbd 8b08 	vpop	{d8-d11}
 800a604:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800a608:	eeb4 9acb 	vcmpe.f32	s18, s22
 800a60c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a610:	dc34      	bgt.n	800a67c <iNemo_quat2heading+0x224>
 800a612:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800a616:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a61a:	ee1b 0a10 	vmov	r0, s22
 800a61e:	ddae      	ble.n	800a57e <iNemo_quat2heading+0x126>
 800a620:	f7f5 ff36 	bl	8000490 <__aeabi_f2d>
 800a624:	4680      	mov	r8, r0
 800a626:	ee19 0a10 	vmov	r0, s18
 800a62a:	4689      	mov	r9, r1
 800a62c:	f7f5 ff30 	bl	8000490 <__aeabi_f2d>
 800a630:	a345      	add	r3, pc, #276	; (adr r3, 800a748 <iNemo_quat2heading+0x2f0>)
 800a632:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a636:	f7f5 ff83 	bl	8000540 <__aeabi_dmul>
 800a63a:	4602      	mov	r2, r0
 800a63c:	460b      	mov	r3, r1
 800a63e:	4640      	mov	r0, r8
 800a640:	4649      	mov	r1, r9
 800a642:	f7f6 fa0d 	bl	8000a60 <__aeabi_dcmpgt>
 800a646:	2800      	cmp	r0, #0
 800a648:	f43f af5e 	beq.w	800a508 <iNemo_quat2heading+0xb0>
 800a64c:	ee1a 0a90 	vmov	r0, s21
 800a650:	f7f5 ff1e 	bl	8000490 <__aeabi_f2d>
 800a654:	a33c      	add	r3, pc, #240	; (adr r3, 800a748 <iNemo_quat2heading+0x2f0>)
 800a656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a65a:	f7f5 ff71 	bl	8000540 <__aeabi_dmul>
 800a65e:	4602      	mov	r2, r0
 800a660:	460b      	mov	r3, r1
 800a662:	4640      	mov	r0, r8
 800a664:	4649      	mov	r1, r9
 800a666:	f7f6 f9fb 	bl	8000a60 <__aeabi_dcmpgt>
 800a66a:	2800      	cmp	r0, #0
 800a66c:	f43f af4c 	beq.w	800a508 <iNemo_quat2heading+0xb0>
 800a670:	2300      	movs	r3, #0
 800a672:	f8c5 3198 	str.w	r3, [r5, #408]	; 0x198
 800a676:	ed96 0a00 	vldr	s0, [r6]
 800a67a:	e7af      	b.n	800a5dc <iNemo_quat2heading+0x184>
 800a67c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800a680:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a684:	ee19 0a10 	vmov	r0, s18
 800a688:	dd6e      	ble.n	800a768 <iNemo_quat2heading+0x310>
 800a68a:	f7f5 ff01 	bl	8000490 <__aeabi_f2d>
 800a68e:	4680      	mov	r8, r0
 800a690:	ee1a 0a90 	vmov	r0, s21
 800a694:	4689      	mov	r9, r1
 800a696:	f7f5 fefb 	bl	8000490 <__aeabi_f2d>
 800a69a:	a32b      	add	r3, pc, #172	; (adr r3, 800a748 <iNemo_quat2heading+0x2f0>)
 800a69c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6a0:	f7f5 ff4e 	bl	8000540 <__aeabi_dmul>
 800a6a4:	4602      	mov	r2, r0
 800a6a6:	460b      	mov	r3, r1
 800a6a8:	4640      	mov	r0, r8
 800a6aa:	4649      	mov	r1, r9
 800a6ac:	f7f6 f9d8 	bl	8000a60 <__aeabi_dcmpgt>
 800a6b0:	2800      	cmp	r0, #0
 800a6b2:	f43f af29 	beq.w	800a508 <iNemo_quat2heading+0xb0>
 800a6b6:	ee1b 0a10 	vmov	r0, s22
 800a6ba:	f7f5 fee9 	bl	8000490 <__aeabi_f2d>
 800a6be:	a322      	add	r3, pc, #136	; (adr r3, 800a748 <iNemo_quat2heading+0x2f0>)
 800a6c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6c4:	f7f5 ff3c 	bl	8000540 <__aeabi_dmul>
 800a6c8:	4602      	mov	r2, r0
 800a6ca:	460b      	mov	r3, r1
 800a6cc:	4640      	mov	r0, r8
 800a6ce:	4649      	mov	r1, r9
 800a6d0:	f7f6 f9c6 	bl	8000a60 <__aeabi_dcmpgt>
 800a6d4:	2800      	cmp	r0, #0
 800a6d6:	f43f af17 	beq.w	800a508 <iNemo_quat2heading+0xb0>
 800a6da:	2301      	movs	r3, #1
 800a6dc:	f8c5 3198 	str.w	r3, [r5, #408]	; 0x198
 800a6e0:	ee68 7a08 	vmul.f32	s15, s16, s16
 800a6e4:	ee28 8a28 	vmul.f32	s16, s16, s17
 800a6e8:	eee9 7aa9 	vfma.f32	s15, s19, s19
 800a6ec:	eeaa 8a29 	vfma.f32	s16, s20, s19
 800a6f0:	eeea 7a4a 	vfms.f32	s15, s20, s20
 800a6f4:	eee8 7ae8 	vfms.f32	s15, s17, s17
 800a6f8:	ee17 0a90 	vmov	r0, s15
 800a6fc:	f7f5 fec8 	bl	8000490 <__aeabi_f2d>
 800a700:	ee78 7a08 	vadd.f32	s15, s16, s16
 800a704:	4602      	mov	r2, r0
 800a706:	460b      	mov	r3, r1
 800a708:	ee17 0a90 	vmov	r0, s15
 800a70c:	ec43 2b18 	vmov	d8, r2, r3
 800a710:	f7f5 febe 	bl	8000490 <__aeabi_f2d>
 800a714:	eeb0 1a48 	vmov.f32	s2, s16
 800a718:	eef0 1a68 	vmov.f32	s3, s17
 800a71c:	ec41 0b10 	vmov	d0, r0, r1
 800a720:	f008 fc6c 	bl	8012ffc <atan2>
 800a724:	a30a      	add	r3, pc, #40	; (adr r3, 800a750 <iNemo_quat2heading+0x2f8>)
 800a726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a72a:	ec51 0b10 	vmov	r0, r1, d0
 800a72e:	f7f5 ff07 	bl	8000540 <__aeabi_dmul>
 800a732:	4b0c      	ldr	r3, [pc, #48]	; (800a764 <iNemo_quat2heading+0x30c>)
 800a734:	2200      	movs	r2, #0
 800a736:	f7f5 fd4b 	bl	80001d0 <__aeabi_dsub>
 800a73a:	f7f6 f9f9 	bl	8000b30 <__aeabi_d2f>
 800a73e:	ee00 0a10 	vmov	s0, r0
 800a742:	e74b      	b.n	800a5dc <iNemo_quat2heading+0x184>
 800a744:	f3af 8000 	nop.w
 800a748:	e0000000 	.word	0xe0000000
 800a74c:	3ff6b851 	.word	0x3ff6b851
 800a750:	20000000 	.word	0x20000000
 800a754:	404ca5dc 	.word	0x404ca5dc
 800a758:	20001698 	.word	0x20001698
 800a75c:	43340000 	.word	0x43340000
 800a760:	43b40000 	.word	0x43b40000
 800a764:	40568000 	.word	0x40568000
 800a768:	f7f5 fe92 	bl	8000490 <__aeabi_f2d>
 800a76c:	4680      	mov	r8, r0
 800a76e:	ee1a 0a90 	vmov	r0, s21
 800a772:	4689      	mov	r9, r1
 800a774:	f7f5 fe8c 	bl	8000490 <__aeabi_f2d>
 800a778:	a343      	add	r3, pc, #268	; (adr r3, 800a888 <iNemo_quat2heading+0x430>)
 800a77a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a77e:	f7f5 fedf 	bl	8000540 <__aeabi_dmul>
 800a782:	4602      	mov	r2, r0
 800a784:	460b      	mov	r3, r1
 800a786:	4640      	mov	r0, r8
 800a788:	4649      	mov	r1, r9
 800a78a:	f7f6 f969 	bl	8000a60 <__aeabi_dcmpgt>
 800a78e:	2800      	cmp	r0, #0
 800a790:	f43f aeba 	beq.w	800a508 <iNemo_quat2heading+0xb0>
 800a794:	ee1b 0a10 	vmov	r0, s22
 800a798:	f7f5 fe7a 	bl	8000490 <__aeabi_f2d>
 800a79c:	a33a      	add	r3, pc, #232	; (adr r3, 800a888 <iNemo_quat2heading+0x430>)
 800a79e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7a2:	f7f5 fecd 	bl	8000540 <__aeabi_dmul>
 800a7a6:	4602      	mov	r2, r0
 800a7a8:	460b      	mov	r3, r1
 800a7aa:	4640      	mov	r0, r8
 800a7ac:	4649      	mov	r1, r9
 800a7ae:	f7f6 f957 	bl	8000a60 <__aeabi_dcmpgt>
 800a7b2:	2800      	cmp	r0, #0
 800a7b4:	f43f aea8 	beq.w	800a508 <iNemo_quat2heading+0xb0>
 800a7b8:	2303      	movs	r3, #3
 800a7ba:	f8c5 3198 	str.w	r3, [r5, #408]	; 0x198
 800a7be:	ee68 7a08 	vmul.f32	s15, s16, s16
 800a7c2:	ee28 8a28 	vmul.f32	s16, s16, s17
 800a7c6:	eee9 7aa9 	vfma.f32	s15, s19, s19
 800a7ca:	eeaa 8a29 	vfma.f32	s16, s20, s19
 800a7ce:	eeea 7a4a 	vfms.f32	s15, s20, s20
 800a7d2:	eee8 7ae8 	vfms.f32	s15, s17, s17
 800a7d6:	ee17 0a90 	vmov	r0, s15
 800a7da:	f7f5 fe59 	bl	8000490 <__aeabi_f2d>
 800a7de:	ee78 7a08 	vadd.f32	s15, s16, s16
 800a7e2:	4602      	mov	r2, r0
 800a7e4:	460b      	mov	r3, r1
 800a7e6:	ee17 0a90 	vmov	r0, s15
 800a7ea:	ec43 2b18 	vmov	d8, r2, r3
 800a7ee:	f7f5 fe4f 	bl	8000490 <__aeabi_f2d>
 800a7f2:	eeb0 1a48 	vmov.f32	s2, s16
 800a7f6:	eef0 1a68 	vmov.f32	s3, s17
 800a7fa:	ec41 0b10 	vmov	d0, r0, r1
 800a7fe:	f008 fbfd 	bl	8012ffc <atan2>
 800a802:	a325      	add	r3, pc, #148	; (adr r3, 800a898 <iNemo_quat2heading+0x440>)
 800a804:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a808:	ec51 0b10 	vmov	r0, r1, d0
 800a80c:	f7f5 fe98 	bl	8000540 <__aeabi_dmul>
 800a810:	4b1f      	ldr	r3, [pc, #124]	; (800a890 <iNemo_quat2heading+0x438>)
 800a812:	2200      	movs	r2, #0
 800a814:	f7f5 fcde 	bl	80001d4 <__adddf3>
 800a818:	f7f6 f98a 	bl	8000b30 <__aeabi_d2f>
 800a81c:	ee00 0a10 	vmov	s0, r0
 800a820:	e6dc      	b.n	800a5dc <iNemo_quat2heading+0x184>
 800a822:	f7f5 fe35 	bl	8000490 <__aeabi_f2d>
 800a826:	4680      	mov	r8, r0
 800a828:	ee19 0a10 	vmov	r0, s18
 800a82c:	4689      	mov	r9, r1
 800a82e:	f7f5 fe2f 	bl	8000490 <__aeabi_f2d>
 800a832:	a315      	add	r3, pc, #84	; (adr r3, 800a888 <iNemo_quat2heading+0x430>)
 800a834:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a838:	f7f5 fe82 	bl	8000540 <__aeabi_dmul>
 800a83c:	4602      	mov	r2, r0
 800a83e:	460b      	mov	r3, r1
 800a840:	4640      	mov	r0, r8
 800a842:	4649      	mov	r1, r9
 800a844:	f7f6 f90c 	bl	8000a60 <__aeabi_dcmpgt>
 800a848:	2800      	cmp	r0, #0
 800a84a:	f43f ae5d 	beq.w	800a508 <iNemo_quat2heading+0xb0>
 800a84e:	ee1b 0a10 	vmov	r0, s22
 800a852:	f7f5 fe1d 	bl	8000490 <__aeabi_f2d>
 800a856:	a30c      	add	r3, pc, #48	; (adr r3, 800a888 <iNemo_quat2heading+0x430>)
 800a858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a85c:	f7f5 fe70 	bl	8000540 <__aeabi_dmul>
 800a860:	4602      	mov	r2, r0
 800a862:	460b      	mov	r3, r1
 800a864:	4640      	mov	r0, r8
 800a866:	4649      	mov	r1, r9
 800a868:	f7f6 f8fa 	bl	8000a60 <__aeabi_dcmpgt>
 800a86c:	2800      	cmp	r0, #0
 800a86e:	f43f ae4b 	beq.w	800a508 <iNemo_quat2heading+0xb0>
 800a872:	2305      	movs	r3, #5
 800a874:	f8c5 3198 	str.w	r3, [r5, #408]	; 0x198
 800a878:	e6fd      	b.n	800a676 <iNemo_quat2heading+0x21e>
 800a87a:	2304      	movs	r3, #4
 800a87c:	f8c5 3198 	str.w	r3, [r5, #408]	; 0x198
 800a880:	e6a6      	b.n	800a5d0 <iNemo_quat2heading+0x178>
 800a882:	ed9f 0a04 	vldr	s0, [pc, #16]	; 800a894 <iNemo_quat2heading+0x43c>
 800a886:	e6bb      	b.n	800a600 <iNemo_quat2heading+0x1a8>
 800a888:	e0000000 	.word	0xe0000000
 800a88c:	3ff6b851 	.word	0x3ff6b851
 800a890:	40568000 	.word	0x40568000
 800a894:	00000000 	.word	0x00000000
 800a898:	20000000 	.word	0x20000000
 800a89c:	404ca5dc 	.word	0x404ca5dc

0800a8a0 <m_kalman_3gyro.isra.0.constprop.0>:
 800a8a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8a4:	4cd4      	ldr	r4, [pc, #848]	; (800abf8 <m_kalman_3gyro.isra.0.constprop.0+0x358>)
 800a8a6:	ed2d 8b10 	vpush	{d8-d15}
 800a8aa:	468e      	mov	lr, r1
 800a8ac:	4691      	mov	r9, r2
 800a8ae:	4680      	mov	r8, r0
 800a8b0:	469a      	mov	sl, r3
 800a8b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a8b4:	f2ad 6d24 	subw	sp, sp, #1572	; 0x624
 800a8b8:	aeb2      	add	r6, sp, #712	; 0x2c8
 800a8ba:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800a8bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a8be:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800a8c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a8c2:	f89d 5690 	ldrb.w	r5, [sp, #1680]	; 0x690
 800a8c6:	9518      	str	r5, [sp, #96]	; 0x60
 800a8c8:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800a8ca:	f89d 5694 	ldrb.w	r5, [sp, #1684]	; 0x694
 800a8ce:	9509      	str	r5, [sp, #36]	; 0x24
 800a8d0:	4625      	mov	r5, r4
 800a8d2:	afbf      	add	r7, sp, #764	; 0x2fc
 800a8d4:	f855 3b04 	ldr.w	r3, [r5], #4
 800a8d8:	6033      	str	r3, [r6, #0]
 800a8da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a8dc:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800a8de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a8e0:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800a8e2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a8e4:	f104 0c38 	add.w	ip, r4, #56	; 0x38
 800a8e8:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800a8ea:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a8ee:	aecc      	add	r6, sp, #816	; 0x330
 800a8f0:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800a8f2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a8f6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800a8f8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a8fc:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800a8fe:	682a      	ldr	r2, [r5, #0]
 800a900:	f8dc 3000 	ldr.w	r3, [ip]
 800a904:	603a      	str	r2, [r7, #0]
 800a906:	f104 076c 	add.w	r7, r4, #108	; 0x6c
 800a90a:	6033      	str	r3, [r6, #0]
 800a90c:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800a90e:	add9      	add	r5, sp, #868	; 0x364
 800a910:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a912:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800a914:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a916:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800a918:	f104 06a0 	add.w	r6, r4, #160	; 0xa0
 800a91c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a91e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800a920:	683f      	ldr	r7, [r7, #0]
 800a922:	602f      	str	r7, [r5, #0]
 800a924:	ad94      	add	r5, sp, #592	; 0x250
 800a926:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a928:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800a92a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a92c:	e896 0003 	ldmia.w	r6, {r0, r1}
 800a930:	f104 06c8 	add.w	r6, r4, #200	; 0xc8
 800a934:	e885 0003 	stmia.w	r5, {r0, r1}
 800a938:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800a93a:	ad9e      	add	r5, sp, #632	; 0x278
 800a93c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a93e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800a940:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a942:	e896 0003 	ldmia.w	r6, {r0, r1}
 800a946:	f104 06f0 	add.w	r6, r4, #240	; 0xf0
 800a94a:	e885 0003 	stmia.w	r5, {r0, r1}
 800a94e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800a950:	ada8      	add	r5, sp, #672	; 0x2a0
 800a952:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a954:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800a956:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a958:	e896 0003 	ldmia.w	r6, {r0, r1}
 800a95c:	f504 768c 	add.w	r6, r4, #280	; 0x118
 800a960:	e885 0003 	stmia.w	r5, {r0, r1}
 800a964:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800a966:	ad59      	add	r5, sp, #356	; 0x164
 800a968:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a96a:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800a96e:	f8dd 66c4 	ldr.w	r6, [sp, #1732]	; 0x6c4
 800a972:	f8cd e088 	str.w	lr, [sp, #136]	; 0x88
 800a976:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800a97a:	2500      	movs	r5, #0
 800a97c:	7035      	strb	r5, [r6, #0]
 800a97e:	f8dd 66c8 	ldr.w	r6, [sp, #1736]	; 0x6c8
 800a982:	7035      	strb	r5, [r6, #0]
 800a984:	f8dd 66cc 	ldr.w	r6, [sp, #1740]	; 0x6cc
 800a988:	f504 749a 	add.w	r4, r4, #308	; 0x134
 800a98c:	7035      	strb	r5, [r6, #0]
 800a98e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a990:	ed9e 8a01 	vldr	s16, [lr, #4]
 800a994:	edde ba00 	vldr	s23, [lr]
 800a998:	ed9e ca02 	vldr	s24, [lr, #8]
 800a99c:	ed8d 1a11 	vstr	s2, [sp, #68]	; 0x44
 800a9a0:	ee68 7a08 	vmul.f32	s15, s16, s16
 800a9a4:	ad60      	add	r5, sp, #384	; 0x180
 800a9a6:	eeeb 7aab 	vfma.f32	s15, s23, s23
 800a9aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a9ac:	eeec 7a0c 	vfma.f32	s15, s24, s24
 800a9b0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800a9b4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800a9b8:	ee17 0a90 	vmov	r0, s15
 800a9bc:	eeb0 aa61 	vmov.f32	s20, s3
 800a9c0:	ed8d 2a39 	vstr	s4, [sp, #228]	; 0xe4
 800a9c4:	ed8d 8a2d 	vstr	s16, [sp, #180]	; 0xb4
 800a9c8:	ed8d 0a0d 	vstr	s0, [sp, #52]	; 0x34
 800a9cc:	edcd 0a0e 	vstr	s1, [sp, #56]	; 0x38
 800a9d0:	edcd ba2c 	vstr	s23, [sp, #176]	; 0xb0
 800a9d4:	ed8d ca2e 	vstr	s24, [sp, #184]	; 0xb8
 800a9d8:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
 800a9dc:	f8cd a020 	str.w	sl, [sp, #32]
 800a9e0:	f7f5 fd56 	bl	8000490 <__aeabi_f2d>
 800a9e4:	ec41 0b10 	vmov	d0, r0, r1
 800a9e8:	f008 fb52 	bl	8013090 <sqrt>
 800a9ec:	ec51 0b10 	vmov	r0, r1, d0
 800a9f0:	f7f6 f89e 	bl	8000b30 <__aeabi_d2f>
 800a9f4:	ed99 9a01 	vldr	s18, [r9, #4]
 800a9f8:	edd9 9a00 	vldr	s19, [r9]
 800a9fc:	edd9 8a02 	vldr	s17, [r9, #8]
 800aa00:	4b7e      	ldr	r3, [pc, #504]	; (800abfc <m_kalman_3gyro.isra.0.constprop.0+0x35c>)
 800aa02:	ee69 7a09 	vmul.f32	s15, s18, s18
 800aa06:	f8c3 019c 	str.w	r0, [r3, #412]	; 0x19c
 800aa0a:	eee9 7aa9 	vfma.f32	s15, s19, s19
 800aa0e:	4644      	mov	r4, r8
 800aa10:	ee0c 0a90 	vmov	s25, r0
 800aa14:	eee8 7aa8 	vfma.f32	s15, s17, s17
 800aa18:	eeb7 ba00 	vmov.f32	s22, #112	; 0x3f800000  1.0
 800aa1c:	ee17 0a90 	vmov	r0, s15
 800aa20:	f7f5 fd36 	bl	8000490 <__aeabi_f2d>
 800aa24:	ec41 0b10 	vmov	d0, r0, r1
 800aa28:	f008 fb32 	bl	8013090 <sqrt>
 800aa2c:	ec51 0b10 	vmov	r0, r1, d0
 800aa30:	f7f6 f87e 	bl	8000b30 <__aeabi_d2f>
 800aa34:	ee0a 0a90 	vmov	s21, r0
 800aa38:	eecb da2c 	vdiv.f32	s27, s22, s25
 800aa3c:	e899 0007 	ldmia.w	r9, {r0, r1, r2}
 800aa40:	ab56      	add	r3, sp, #344	; 0x158
 800aa42:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800aa46:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800aa4a:	f893 58cd 	ldrb.w	r5, [r3, #2253]	; 0x8cd
 800aa4e:	eecb 7a2a 	vdiv.f32	s15, s22, s21
 800aa52:	ee2d ea88 	vmul.f32	s28, s27, s16
 800aa56:	ee27 9a89 	vmul.f32	s18, s15, s18
 800aa5a:	eeb0 7a48 	vmov.f32	s14, s16
 800aa5e:	ee67 9aa9 	vmul.f32	s19, s15, s19
 800aa62:	ee2b 8aad 	vmul.f32	s16, s23, s27
 800aa66:	ee2e da09 	vmul.f32	s26, s28, s18
 800aa6a:	ee6d da8c 	vmul.f32	s27, s27, s24
 800aa6e:	eea8 da29 	vfma.f32	s26, s16, s19
 800aa72:	ee67 8aa8 	vmul.f32	s17, s15, s17
 800aa76:	ed8d 8a3d 	vstr	s16, [sp, #244]	; 0xf4
 800aa7a:	eea8 daad 	vfma.f32	s26, s17, s27
 800aa7e:	ed8d ea3e 	vstr	s28, [sp, #248]	; 0xf8
 800aa82:	edcd da3f 	vstr	s27, [sp, #252]	; 0xfc
 800aa86:	edcd ba53 	vstr	s23, [sp, #332]	; 0x14c
 800aa8a:	ed8d 7a54 	vstr	s14, [sp, #336]	; 0x150
 800aa8e:	ed8d ca55 	vstr	s24, [sp, #340]	; 0x154
 800aa92:	2d00      	cmp	r5, #0
 800aa94:	f001 8116 	beq.w	800bcc4 <m_kalman_3gyro.isra.0.constprop.0+0x1424>
 800aa98:	f50d 63d5 	add.w	r3, sp, #1704	; 0x6a8
 800aa9c:	e9d3 0100 	ldrd	r0, r1, [r3]
 800aaa0:	f7f6 f846 	bl	8000b30 <__aeabi_d2f>
 800aaa4:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800aaa8:	ed9f 7a55 	vldr	s14, [pc, #340]	; 800ac00 <m_kalman_3gyro.isra.0.constprop.0+0x360>
 800aaac:	f503 7817 	add.w	r8, r3, #604	; 0x25c
 800aab0:	f503 638c 	add.w	r3, r3, #1120	; 0x460
 800aab4:	9310      	str	r3, [sp, #64]	; 0x40
 800aab6:	ab43      	add	r3, sp, #268	; 0x10c
 800aab8:	9307      	str	r3, [sp, #28]
 800aaba:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800aabe:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800aac2:	9321      	str	r3, [sp, #132]	; 0x84
 800aac4:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800aac8:	f503 6a81 	add.w	sl, r3, #1032	; 0x408
 800aacc:	f203 4b0c 	addw	fp, r3, #1036	; 0x40c
 800aad0:	f503 6382 	add.w	r3, r3, #1040	; 0x410
 800aad4:	933a      	str	r3, [sp, #232]	; 0xe8
 800aad6:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800aada:	f203 4314 	addw	r3, r3, #1044	; 0x414
 800aade:	9334      	str	r3, [sp, #208]	; 0xd0
 800aae0:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800aae4:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 800aae8:	932b      	str	r3, [sp, #172]	; 0xac
 800aaea:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800aaee:	f203 431c 	addw	r3, r3, #1052	; 0x41c
 800aaf2:	9335      	str	r3, [sp, #212]	; 0xd4
 800aaf4:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800aaf8:	f203 4324 	addw	r3, r3, #1060	; 0x424
 800aafc:	9336      	str	r3, [sp, #216]	; 0xd8
 800aafe:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800ab02:	f503 6385 	add.w	r3, r3, #1064	; 0x428
 800ab06:	9337      	str	r3, [sp, #220]	; 0xdc
 800ab08:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800ab0c:	f203 432c 	addw	r3, r3, #1068	; 0x42c
 800ab10:	9338      	str	r3, [sp, #224]	; 0xe0
 800ab12:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800ab16:	f503 6386 	add.w	r3, r3, #1072	; 0x430
 800ab1a:	931e      	str	r3, [sp, #120]	; 0x78
 800ab1c:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800ab20:	f203 4334 	addw	r3, r3, #1076	; 0x434
 800ab24:	931f      	str	r3, [sp, #124]	; 0x7c
 800ab26:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800ab2a:	f503 6387 	add.w	r3, r3, #1080	; 0x438
 800ab2e:	9330      	str	r3, [sp, #192]	; 0xc0
 800ab30:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800ab34:	f203 433c 	addw	r3, r3, #1084	; 0x43c
 800ab38:	930f      	str	r3, [sp, #60]	; 0x3c
 800ab3a:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800ab3e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800ab42:	9312      	str	r3, [sp, #72]	; 0x48
 800ab44:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800ab48:	f203 4344 	addw	r3, r3, #1092	; 0x444
 800ab4c:	9320      	str	r3, [sp, #128]	; 0x80
 800ab4e:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800ab52:	f503 6389 	add.w	r3, r3, #1096	; 0x448
 800ab56:	ee0b 0a10 	vmov	s22, r0
 800ab5a:	9319      	str	r3, [sp, #100]	; 0x64
 800ab5c:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800ab60:	ee2b 7a07 	vmul.f32	s14, s22, s14
 800ab64:	f203 434c 	addw	r3, r3, #1100	; 0x44c
 800ab68:	931a      	str	r3, [sp, #104]	; 0x68
 800ab6a:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800ab6e:	eddf 4a25 	vldr	s9, [pc, #148]	; 800ac04 <m_kalman_3gyro.isra.0.constprop.0+0x364>
 800ab72:	ed9f 5a25 	vldr	s10, [pc, #148]	; 800ac08 <m_kalman_3gyro.isra.0.constprop.0+0x368>
 800ab76:	eddf 5a25 	vldr	s11, [pc, #148]	; 800ac0c <m_kalman_3gyro.isra.0.constprop.0+0x36c>
 800ab7a:	ed9f 6a25 	vldr	s12, [pc, #148]	; 800ac10 <m_kalman_3gyro.isra.0.constprop.0+0x370>
 800ab7e:	f203 4384 	addw	r3, r3, #1156	; 0x484
 800ab82:	edd3 6a00 	vldr	s13, [r3]
 800ab86:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ab88:	ee66 6aa4 	vmul.f32	s13, s13, s9
 800ab8c:	edd3 7a00 	vldr	s15, [r3]
 800ab90:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800ab94:	eee7 6a85 	vfma.f32	s13, s15, s10
 800ab98:	f203 46cc 	addw	r6, r3, #1228	; 0x4cc
 800ab9c:	f503 659e 	add.w	r5, r3, #1264	; 0x4f0
 800aba0:	ed96 4a00 	vldr	s8, [r6]
 800aba4:	edd5 7a00 	vldr	s15, [r5]
 800aba8:	eee4 6a25 	vfma.f32	s13, s8, s11
 800abac:	f50d 65d5 	add.w	r5, sp, #1704	; 0x6a8
 800abb0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800abb4:	ed95 3b00 	vldr	d3, [r5]
 800abb8:	f8dd 46d0 	ldr.w	r4, [sp, #1744]	; 0x6d0
 800abbc:	eee7 6a86 	vfma.f32	s13, s15, s12
 800abc0:	f204 4764 	addw	r7, r4, #1124	; 0x464
 800abc4:	f504 6691 	add.w	r6, r4, #1160	; 0x488
 800abc8:	ed84 3b0e 	vstr	d3, [r4, #56]	; 0x38
 800abcc:	f504 659a 	add.w	r5, r4, #1232	; 0x4d0
 800abd0:	f204 4cf4 	addw	ip, r4, #1268	; 0x4f4
 800abd4:	9c12      	ldr	r4, [sp, #72]	; 0x48
 800abd6:	9731      	str	r7, [sp, #196]	; 0xc4
 800abd8:	ed84 7a00 	vstr	s14, [r4]
 800abdc:	f8dd 46d0 	ldr.w	r4, [sp, #1744]	; 0x6d0
 800abe0:	edc4 6af8 	vstr	s13, [r4, #992]	; 0x3e0
 800abe4:	edd6 7a00 	vldr	s15, [r6]
 800abe8:	edd7 3a00 	vldr	s7, [r7]
 800abec:	ed95 4a00 	vldr	s8, [r5]
 800abf0:	f8dd 46d0 	ldr.w	r4, [sp, #1744]	; 0x6d0
 800abf4:	e00e      	b.n	800ac14 <m_kalman_3gyro.isra.0.constprop.0+0x374>
 800abf6:	bf00      	nop
 800abf8:	08014d50 	.word	0x08014d50
 800abfc:	20001698 	.word	0x20001698
 800ac00:	3ca3d70a 	.word	0x3ca3d70a
 800ac04:	bdcccccd 	.word	0xbdcccccd
 800ac08:	be4ccccd 	.word	0xbe4ccccd
 800ac0c:	3dcccccd 	.word	0x3dcccccd
 800ac10:	3e4ccccd 	.word	0x3e4ccccd
 800ac14:	f8dd 56d0 	ldr.w	r5, [sp, #1744]	; 0x6d0
 800ac18:	ed9c 7a00 	vldr	s14, [ip]
 800ac1c:	ee67 7aa4 	vmul.f32	s15, s15, s9
 800ac20:	f204 478c 	addw	r7, r4, #1164	; 0x48c
 800ac24:	eee3 7a85 	vfma.f32	s15, s7, s10
 800ac28:	f504 648d 	add.w	r4, r4, #1128	; 0x468
 800ac2c:	941b      	str	r4, [sp, #108]	; 0x6c
 800ac2e:	f505 649f 	add.w	r4, r5, #1272	; 0x4f8
 800ac32:	eee4 7a25 	vfma.f32	s15, s8, s11
 800ac36:	f205 46d4 	addw	r6, r5, #1236	; 0x4d4
 800ac3a:	9400      	str	r4, [sp, #0]
 800ac3c:	f505 6492 	add.w	r4, r5, #1168	; 0x490
 800ac40:	f205 456c 	addw	r5, r5, #1132	; 0x46c
 800ac44:	951c      	str	r5, [sp, #112]	; 0x70
 800ac46:	f8dd 56d0 	ldr.w	r5, [sp, #1744]	; 0x6d0
 800ac4a:	eee7 7a06 	vfma.f32	s15, s14, s12
 800ac4e:	f205 4efc 	addw	lr, r5, #1276	; 0x4fc
 800ac52:	f505 6c9b 	add.w	ip, r5, #1240	; 0x4d8
 800ac56:	f205 4994 	addw	r9, r5, #1172	; 0x494
 800ac5a:	f505 658e 	add.w	r5, r5, #1136	; 0x470
 800ac5e:	951d      	str	r5, [sp, #116]	; 0x74
 800ac60:	f8dd 56d0 	ldr.w	r5, [sp, #1744]	; 0x6d0
 800ac64:	edc5 7af9 	vstr	s15, [r5, #996]	; 0x3e4
 800ac68:	ed97 7a00 	vldr	s14, [r7]
 800ac6c:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 800ac6e:	ed96 4a00 	vldr	s8, [r6]
 800ac72:	edd7 3a00 	vldr	s7, [r7]
 800ac76:	9f07      	ldr	r7, [sp, #28]
 800ac78:	ee27 7a24 	vmul.f32	s14, s14, s9
 800ac7c:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
 800ac80:	eea3 7a85 	vfma.f32	s14, s7, s10
 800ac84:	f505 6293 	add.w	r2, r5, #1176	; 0x498
 800ac88:	f205 46dc 	addw	r6, r5, #1244	; 0x4dc
 800ac8c:	f505 63a0 	add.w	r3, r5, #1280	; 0x500
 800ac90:	eea4 7a25 	vfma.f32	s14, s8, s11
 800ac94:	9d00      	ldr	r5, [sp, #0]
 800ac96:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800ac9a:	ed95 4a00 	vldr	s8, [r5]
 800ac9e:	f8dd 56d0 	ldr.w	r5, [sp, #1744]	; 0x6d0
 800aca2:	f8dd 06d0 	ldr.w	r0, [sp, #1744]	; 0x6d0
 800aca6:	eea4 7a06 	vfma.f32	s14, s8, s12
 800acaa:	f201 4774 	addw	r7, r1, #1140	; 0x474
 800acae:	9732      	str	r7, [sp, #200]	; 0xc8
 800acb0:	f501 619c 	add.w	r1, r1, #1248	; 0x4e0
 800acb4:	ed85 7afa 	vstr	s14, [r5, #1000]	; 0x3e8
 800acb8:	ed94 4a00 	vldr	s8, [r4]
 800acbc:	f8dd 46d0 	ldr.w	r4, [sp, #1744]	; 0x6d0
 800acc0:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 800acc2:	f204 449c 	addw	r4, r4, #1180	; 0x49c
 800acc6:	9423      	str	r4, [sp, #140]	; 0x8c
 800acc8:	f8dd 46d0 	ldr.w	r4, [sp, #1744]	; 0x6d0
 800accc:	edd5 3a00 	vldr	s7, [r5]
 800acd0:	f8dd 56d0 	ldr.w	r5, [sp, #1744]	; 0x6d0
 800acd4:	ee24 4a24 	vmul.f32	s8, s8, s9
 800acd8:	f504 648f 	add.w	r4, r4, #1144	; 0x478
 800acdc:	9413      	str	r4, [sp, #76]	; 0x4c
 800acde:	f8dd 46d0 	ldr.w	r4, [sp, #1744]	; 0x6d0
 800ace2:	eea3 4a85 	vfma.f32	s8, s7, s10
 800ace6:	f204 44e4 	addw	r4, r4, #1252	; 0x4e4
 800acea:	9426      	str	r4, [sp, #152]	; 0x98
 800acec:	eddc 3a00 	vldr	s7, [ip]
 800acf0:	f8dd 46d0 	ldr.w	r4, [sp, #1744]	; 0x6d0
 800acf4:	f505 6ca1 	add.w	ip, r5, #1288	; 0x508
 800acf8:	eea3 4aa5 	vfma.f32	s8, s7, s11
 800acfc:	f8cd c0a4 	str.w	ip, [sp, #164]	; 0xa4
 800ad00:	f504 6c94 	add.w	ip, r4, #1184	; 0x4a0
 800ad04:	f8dd 46d0 	ldr.w	r4, [sp, #1744]	; 0x6d0
 800ad08:	edde 3a00 	vldr	s7, [lr]
 800ad0c:	f8cd c090 	str.w	ip, [sp, #144]	; 0x90
 800ad10:	f204 4c7c 	addw	ip, r4, #1148	; 0x47c
 800ad14:	f8cd c050 	str.w	ip, [sp, #80]	; 0x50
 800ad18:	f8dd 56d0 	ldr.w	r5, [sp, #1744]	; 0x6d0
 800ad1c:	f8dd 46d0 	ldr.w	r4, [sp, #1744]	; 0x6d0
 800ad20:	eea3 4a86 	vfma.f32	s8, s7, s12
 800ad24:	f505 6c9d 	add.w	ip, r5, #1256	; 0x4e8
 800ad28:	f8cd c09c 	str.w	ip, [sp, #156]	; 0x9c
 800ad2c:	f204 5c0c 	addw	ip, r4, #1292	; 0x50c
 800ad30:	f8dd 46d0 	ldr.w	r4, [sp, #1744]	; 0x6d0
 800ad34:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800ad36:	ed84 4afb 	vstr	s8, [r4, #1004]	; 0x3ec
 800ad3a:	ed99 4a00 	vldr	s8, [r9]
 800ad3e:	edd5 3a00 	vldr	s7, [r5]
 800ad42:	f8cd c0a8 	str.w	ip, [sp, #168]	; 0xa8
 800ad46:	ee24 4a24 	vmul.f32	s8, s8, s9
 800ad4a:	f200 5004 	addw	r0, r0, #1284	; 0x504
 800ad4e:	eea3 4a85 	vfma.f32	s8, s7, s10
 800ad52:	f8dd 56d0 	ldr.w	r5, [sp, #1744]	; 0x6d0
 800ad56:	edd6 3a00 	vldr	s7, [r6]
 800ad5a:	f8dd 66d0 	ldr.w	r6, [sp, #1744]	; 0x6d0
 800ad5e:	eea3 4aa5 	vfma.f32	s8, s7, s11
 800ad62:	f204 4ca4 	addw	ip, r4, #1188	; 0x4a4
 800ad66:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
 800ad6a:	edd3 3a00 	vldr	s7, [r3]
 800ad6e:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800ad72:	eea3 4a86 	vfma.f32	s8, s7, s12
 800ad76:	f504 6c90 	add.w	ip, r4, #1152	; 0x480
 800ad7a:	f8dd 46d0 	ldr.w	r4, [sp, #1744]	; 0x6d0
 800ad7e:	f8cd c054 	str.w	ip, [sp, #84]	; 0x54
 800ad82:	ed83 4afc 	vstr	s8, [r3, #1008]	; 0x3f0
 800ad86:	ee67 3aa7 	vmul.f32	s7, s15, s15
 800ad8a:	edd2 7a00 	vldr	s15, [r2]
 800ad8e:	ed97 4a00 	vldr	s8, [r7]
 800ad92:	ee67 7aa4 	vmul.f32	s15, s15, s9
 800ad96:	eee6 3aa6 	vfma.f32	s7, s13, s13
 800ad9a:	f205 4cec 	addw	ip, r5, #1260	; 0x4ec
 800ad9e:	f8cd c0a0 	str.w	ip, [sp, #160]	; 0xa0
 800ada2:	eee4 7a05 	vfma.f32	s15, s8, s10
 800ada6:	46a4      	mov	ip, r4
 800ada8:	f50c 7c0e 	add.w	ip, ip, #568	; 0x238
 800adac:	eef0 6a63 	vmov.f32	s13, s7
 800adb0:	edd1 3a00 	vldr	s7, [r1]
 800adb4:	ed90 4a00 	vldr	s8, [r0]
 800adb8:	f8cd c058 	str.w	ip, [sp, #88]	; 0x58
 800adbc:	eee3 7aa5 	vfma.f32	s15, s7, s11
 800adc0:	469c      	mov	ip, r3
 800adc2:	f503 7705 	add.w	r7, r3, #532	; 0x214
 800adc6:	eee7 6a07 	vfma.f32	s13, s14, s14
 800adca:	f506 66a2 	add.w	r6, r6, #1296	; 0x510
 800adce:	963b      	str	r6, [sp, #236]	; 0xec
 800add0:	eee4 7a06 	vfma.f32	s15, s8, s12
 800add4:	9733      	str	r7, [sp, #204]	; 0xcc
 800add6:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800adda:	ee16 0a90 	vmov	r0, s13
 800adde:	edc3 7afd 	vstr	s15, [r3, #1012]	; 0x3f4
 800ade2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ade4:	edd3 7a00 	vldr	s15, [r3]
 800ade8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800adea:	ee67 7aa4 	vmul.f32	s15, s15, s9
 800adee:	ed93 4a00 	vldr	s8, [r3]
 800adf2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800adf4:	eee4 7a05 	vfma.f32	s15, s8, s10
 800adf8:	edd3 6a00 	vldr	s13, [r3]
 800adfc:	9d29      	ldr	r5, [sp, #164]	; 0xa4
 800adfe:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800ae00:	ed95 7a00 	vldr	s14, [r5]
 800ae04:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 800ae06:	eee6 7aa5 	vfma.f32	s15, s13, s11
 800ae0a:	ee2e ca68 	vnmul.f32	s24, s28, s17
 800ae0e:	eee7 7a06 	vfma.f32	s15, s14, s12
 800ae12:	eea9 ca2d 	vfma.f32	s24, s18, s27
 800ae16:	edcc 7afe 	vstr	s15, [ip, #1016]	; 0x3f8
 800ae1a:	edd3 7a00 	vldr	s15, [r3]
 800ae1e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ae20:	edd5 6a00 	vldr	s13, [r5]
 800ae24:	ed93 4a00 	vldr	s8, [r3]
 800ae28:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800ae2a:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800ae2c:	ed93 7a00 	vldr	s14, [r3]
 800ae30:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ae32:	ee67 7aa4 	vmul.f32	s15, s15, s9
 800ae36:	eee4 7a05 	vfma.f32	s15, s8, s10
 800ae3a:	eee6 7aa5 	vfma.f32	s15, s13, s11
 800ae3e:	eee7 7a06 	vfma.f32	s15, s14, s12
 800ae42:	edcc 7aff 	vstr	s15, [ip, #1020]	; 0x3fc
 800ae46:	edd5 ba00 	vldr	s23, [r5]
 800ae4a:	edd3 6a00 	vldr	s13, [r3]
 800ae4e:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 800ae50:	edd6 7a00 	vldr	s15, [r6]
 800ae54:	ed95 7a00 	vldr	s14, [r5]
 800ae58:	ee6b baa4 	vmul.f32	s23, s23, s9
 800ae5c:	eee6 ba85 	vfma.f32	s23, s13, s10
 800ae60:	eee7 ba25 	vfma.f32	s23, s14, s11
 800ae64:	eee7 ba86 	vfma.f32	s23, s15, s12
 800ae68:	edc4 ba00 	vstr	s23, [r4]
 800ae6c:	f7f5 fb10 	bl	8000490 <__aeabi_f2d>
 800ae70:	ec41 0b10 	vmov	d0, r0, r1
 800ae74:	f008 f90c 	bl	8013090 <sqrt>
 800ae78:	ec51 0b10 	vmov	r0, r1, d0
 800ae7c:	f7f5 fe58 	bl	8000b30 <__aeabi_d2f>
 800ae80:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800ae84:	4cb4      	ldr	r4, [pc, #720]	; (800b158 <m_kalman_3gyro.isra.0.constprop.0+0x8b8>)
 800ae86:	edd2 7afc 	vldr	s15, [r2, #1008]	; 0x3f0
 800ae8a:	edd2 6afb 	vldr	s13, [r2, #1004]	; 0x3ec
 800ae8e:	ed92 7afd 	vldr	s14, [r2, #1012]	; 0x3f4
 800ae92:	900c      	str	r0, [sp, #48]	; 0x30
 800ae94:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800ae98:	ee0e 0a90 	vmov	s29, r0
 800ae9c:	eee6 7aa6 	vfma.f32	s15, s13, s13
 800aea0:	f8c4 01a0 	str.w	r0, [r4, #416]	; 0x1a0
 800aea4:	eee7 7a07 	vfma.f32	s15, s14, s14
 800aea8:	ee17 0a90 	vmov	r0, s15
 800aeac:	f7f5 faf0 	bl	8000490 <__aeabi_f2d>
 800aeb0:	ec41 0b10 	vmov	d0, r0, r1
 800aeb4:	f008 f8ec 	bl	8013090 <sqrt>
 800aeb8:	ec51 0b10 	vmov	r0, r1, d0
 800aebc:	f7f5 fe38 	bl	8000b30 <__aeabi_d2f>
 800aec0:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800aec4:	f8c4 01a4 	str.w	r0, [r4, #420]	; 0x1a4
 800aec8:	edd2 7aff 	vldr	s15, [r2, #1020]	; 0x3fc
 800aecc:	ed92 7afe 	vldr	s14, [r2, #1016]	; 0x3f8
 800aed0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800aed4:	ee0f 0a90 	vmov	s31, r0
 800aed8:	eee7 7a07 	vfma.f32	s15, s14, s14
 800aedc:	eeeb 7aab 	vfma.f32	s15, s23, s23
 800aee0:	ee6d bae9 	vnmul.f32	s23, s27, s19
 800aee4:	ee17 0a90 	vmov	r0, s15
 800aee8:	f7f5 fad2 	bl	8000490 <__aeabi_f2d>
 800aeec:	ec41 0b10 	vmov	d0, r0, r1
 800aef0:	f008 f8ce 	bl	8013090 <sqrt>
 800aef4:	eee8 ba88 	vfma.f32	s23, s17, s16
 800aef8:	ec51 0b10 	vmov	r0, r1, d0
 800aefc:	f7f5 fe18 	bl	8000b30 <__aeabi_d2f>
 800af00:	ee29 8a48 	vnmul.f32	s16, s18, s16
 800af04:	ee6b 7aab 	vmul.f32	s15, s23, s23
 800af08:	eeae 8a29 	vfma.f32	s16, s28, s19
 800af0c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800af0e:	9017      	str	r0, [sp, #92]	; 0x5c
 800af10:	eeec 7a0c 	vfma.f32	s15, s24, s24
 800af14:	ee07 0a10 	vmov	s14, r0
 800af18:	eee8 7a08 	vfma.f32	s15, s16, s16
 800af1c:	edc2 ea00 	vstr	s29, [r2]
 800af20:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800af24:	edca fa00 	vstr	s31, [sl]
 800af28:	ee17 0a90 	vmov	r0, s15
 800af2c:	ed8b 7a00 	vstr	s14, [fp]
 800af30:	ed84 7a6a 	vstr	s14, [r4, #424]	; 0x1a8
 800af34:	edc2 9a90 	vstr	s19, [r2, #576]	; 0x240
 800af38:	ed82 9a93 	vstr	s18, [r2, #588]	; 0x24c
 800af3c:	edc2 8a96 	vstr	s17, [r2, #600]	; 0x258
 800af40:	f7f5 faa6 	bl	8000490 <__aeabi_f2d>
 800af44:	ec41 0b10 	vmov	d0, r0, r1
 800af48:	f008 f8a2 	bl	8013090 <sqrt>
 800af4c:	ec51 0b10 	vmov	r0, r1, d0
 800af50:	f7f5 fdee 	bl	8000b30 <__aeabi_d2f>
 800af54:	ee07 0a90 	vmov	s15, r0
 800af58:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800af5c:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800af60:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800af64:	9916      	ldr	r1, [sp, #88]	; 0x58
 800af66:	aa79      	add	r2, sp, #484	; 0x1e4
 800af68:	4638      	mov	r0, r7
 800af6a:	ee2c ca27 	vmul.f32	s24, s24, s15
 800af6e:	ee6b baa7 	vmul.f32	s23, s23, s15
 800af72:	ee28 8a27 	vmul.f32	s16, s16, s15
 800af76:	ee6c ea68 	vnmul.f32	s29, s24, s17
 800af7a:	ee28 fa49 	vnmul.f32	s30, s16, s18
 800af7e:	ee2b eae9 	vnmul.f32	s28, s23, s19
 800af82:	eea8 faab 	vfma.f32	s30, s17, s23
 800af86:	eee9 ea88 	vfma.f32	s29, s19, s16
 800af8a:	eea9 ea0c 	vfma.f32	s28, s18, s24
 800af8e:	ed83 ca8f 	vstr	s24, [r3, #572]	; 0x23c
 800af92:	edc3 ba92 	vstr	s23, [r3, #584]	; 0x248
 800af96:	ed83 8a95 	vstr	s16, [r3, #596]	; 0x254
 800af9a:	ed83 fa8e 	vstr	s30, [r3, #568]	; 0x238
 800af9e:	edc3 ea91 	vstr	s29, [r3, #580]	; 0x244
 800afa2:	ed83 ea94 	vstr	s28, [r3, #592]	; 0x250
 800afa6:	f7fd f9d7 	bl	8008358 <m_mldivide>
 800afaa:	a879      	add	r0, sp, #484	; 0x1e4
 800afac:	a947      	add	r1, sp, #284	; 0x11c
 800afae:	f7fd ffe7 	bl	8008f80 <m_dcm2q_eml>
 800afb2:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800afb6:	f5a3 70ae 	sub.w	r0, r3, #348	; 0x15c
 800afba:	f8d3 23ac 	ldr.w	r2, [r3, #940]	; 0x3ac
 800afbe:	f8d3 13b0 	ldr.w	r1, [r3, #944]	; 0x3b0
 800afc2:	f8c3 23b8 	str.w	r2, [r3, #952]	; 0x3b8
 800afc6:	f8d3 23b4 	ldr.w	r2, [r3, #948]	; 0x3b4
 800afca:	f8c3 13bc 	str.w	r1, [r3, #956]	; 0x3bc
 800afce:	f8c3 23c0 	str.w	r2, [r3, #960]	; 0x3c0
 800afd2:	3b0c      	subs	r3, #12
 800afd4:	4298      	cmp	r0, r3
 800afd6:	d1f0      	bne.n	800afba <m_kalman_3gyro.isra.0.constprop.0+0x71a>
 800afd8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800afdc:	ee87 6a8a 	vdiv.f32	s12, s15, s20
 800afe0:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800afe4:	f8cd 80bc 	str.w	r8, [sp, #188]	; 0xbc
 800afe8:	ac40      	add	r4, sp, #256	; 0x100
 800afea:	f508 72ae 	add.w	r2, r8, #348	; 0x15c
 800afee:	4641      	mov	r1, r8
 800aff0:	2000      	movs	r0, #0
 800aff2:	eddd 6a47 	vldr	s13, [sp, #284]	; 0x11c
 800aff6:	ed9d 7a48 	vldr	s14, [sp, #288]	; 0x120
 800affa:	eddd 7a49 	vldr	s15, [sp, #292]	; 0x124
 800affe:	eddf 5a57 	vldr	s11, [pc, #348]	; 800b15c <m_kalman_3gyro.isra.0.constprop.0+0x8bc>
 800b002:	ee76 6aa6 	vadd.f32	s13, s13, s13
 800b006:	ee37 7a07 	vadd.f32	s14, s14, s14
 800b00a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800b00e:	ee66 6a86 	vmul.f32	s13, s13, s12
 800b012:	ee27 7a06 	vmul.f32	s14, s14, s12
 800b016:	ee67 7a86 	vmul.f32	s15, s15, s12
 800b01a:	ed9f 6a51 	vldr	s12, [pc, #324]	; 800b160 <m_kalman_3gyro.isra.0.constprop.0+0x8c0>
 800b01e:	edc3 6a97 	vstr	s13, [r3, #604]	; 0x25c
 800b022:	ed83 7a98 	vstr	s14, [r3, #608]	; 0x260
 800b026:	edc3 7a99 	vstr	s15, [r3, #612]	; 0x264
 800b02a:	edd1 6a00 	vldr	s13, [r1]
 800b02e:	3001      	adds	r0, #1
 800b030:	eef0 7a66 	vmov.f32	s15, s13
 800b034:	460b      	mov	r3, r1
 800b036:	330c      	adds	r3, #12
 800b038:	ed93 7a00 	vldr	s14, [r3]
 800b03c:	429a      	cmp	r2, r3
 800b03e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b042:	d1f8      	bne.n	800b036 <m_kalman_3gyro.isra.0.constprop.0+0x796>
 800b044:	ee27 7aa5 	vmul.f32	s14, s15, s11
 800b048:	460b      	mov	r3, r1
 800b04a:	ee76 6ac7 	vsub.f32	s13, s13, s14
 800b04e:	ee66 6aa6 	vmul.f32	s13, s13, s13
 800b052:	edd3 7a03 	vldr	s15, [r3, #12]
 800b056:	330c      	adds	r3, #12
 800b058:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b05c:	4293      	cmp	r3, r2
 800b05e:	eee7 6aa7 	vfma.f32	s13, s15, s15
 800b062:	d1f6      	bne.n	800b052 <m_kalman_3gyro.isra.0.constprop.0+0x7b2>
 800b064:	ee66 6a86 	vmul.f32	s13, s13, s12
 800b068:	2803      	cmp	r0, #3
 800b06a:	f101 0104 	add.w	r1, r1, #4
 800b06e:	ece4 6a01 	vstmia	r4!, {s13}
 800b072:	f103 0204 	add.w	r2, r3, #4
 800b076:	d1d8      	bne.n	800b02a <m_kalman_3gyro.isra.0.constprop.0+0x78a>
 800b078:	9840      	ldr	r0, [sp, #256]	; 0x100
 800b07a:	f7f5 fa09 	bl	8000490 <__aeabi_f2d>
 800b07e:	ec41 0b10 	vmov	d0, r0, r1
 800b082:	f008 f805 	bl	8013090 <sqrt>
 800b086:	ec51 0b10 	vmov	r0, r1, d0
 800b08a:	f7f5 fd51 	bl	8000b30 <__aeabi_d2f>
 800b08e:	ee0d 0a90 	vmov	s27, r0
 800b092:	9841      	ldr	r0, [sp, #260]	; 0x104
 800b094:	edcd da40 	vstr	s27, [sp, #256]	; 0x100
 800b098:	f7f5 f9fa 	bl	8000490 <__aeabi_f2d>
 800b09c:	ec41 0b10 	vmov	d0, r0, r1
 800b0a0:	f007 fff6 	bl	8013090 <sqrt>
 800b0a4:	ec51 0b10 	vmov	r0, r1, d0
 800b0a8:	f7f5 fd42 	bl	8000b30 <__aeabi_d2f>
 800b0ac:	ee0a 0a10 	vmov	s20, r0
 800b0b0:	9842      	ldr	r0, [sp, #264]	; 0x108
 800b0b2:	ed8d aa41 	vstr	s20, [sp, #260]	; 0x104
 800b0b6:	f7f5 f9eb 	bl	8000490 <__aeabi_f2d>
 800b0ba:	ec41 0b10 	vmov	d0, r0, r1
 800b0be:	f007 ffe7 	bl	8013090 <sqrt>
 800b0c2:	ee2a aa0a 	vmul.f32	s20, s20, s20
 800b0c6:	ec51 0b10 	vmov	r0, r1, d0
 800b0ca:	f7f5 fd31 	bl	8000b30 <__aeabi_d2f>
 800b0ce:	eead aaad 	vfma.f32	s20, s27, s27
 800b0d2:	9042      	str	r0, [sp, #264]	; 0x108
 800b0d4:	f8cd 8010 	str.w	r8, [sp, #16]
 800b0d8:	ee07 0a90 	vmov	s15, r0
 800b0dc:	eea7 aaa7 	vfma.f32	s20, s15, s15
 800b0e0:	f20d 4adc 	addw	sl, sp, #1244	; 0x4dc
 800b0e4:	f50d 7b66 	add.w	fp, sp, #920	; 0x398
 800b0e8:	ee1a 0a10 	vmov	r0, s20
 800b0ec:	f7f5 f9d0 	bl	8000490 <__aeabi_f2d>
 800b0f0:	ec41 0b10 	vmov	d0, r0, r1
 800b0f4:	f007 ffcc 	bl	8013090 <sqrt>
 800b0f8:	ec51 0b10 	vmov	r0, r1, d0
 800b0fc:	f7f5 fd18 	bl	8000b30 <__aeabi_d2f>
 800b100:	4b15      	ldr	r3, [pc, #84]	; (800b158 <m_kalman_3gyro.isra.0.constprop.0+0x8b8>)
 800b102:	ed93 aa27 	vldr	s20, [r3, #156]	; 0x9c
 800b106:	edd3 da28 	vldr	s27, [r3, #160]	; 0xa0
 800b10a:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800b10e:	f8c3 03c4 	str.w	r0, [r3, #964]	; 0x3c4
 800b112:	f20d 3397 	addw	r3, sp, #919	; 0x397
 800b116:	f1c3 0301 	rsb	r3, r3, #1
 800b11a:	930b      	str	r3, [sp, #44]	; 0x2c
 800b11c:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800b120:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 800b124:	9306      	str	r3, [sp, #24]
 800b126:	2300      	movs	r3, #0
 800b128:	9305      	str	r3, [sp, #20]
 800b12a:	9b05      	ldr	r3, [sp, #20]
 800b12c:	9a04      	ldr	r2, [sp, #16]
 800b12e:	3301      	adds	r3, #1
 800b130:	9305      	str	r3, [sp, #20]
 800b132:	4653      	mov	r3, sl
 800b134:	f852 1b0c 	ldr.w	r1, [r2], #12
 800b138:	f843 1b04 	str.w	r1, [r3], #4
 800b13c:	f20d 5154 	addw	r1, sp, #1364	; 0x554
 800b140:	428b      	cmp	r3, r1
 800b142:	d1f7      	bne.n	800b134 <m_kalman_3gyro.isra.0.constprop.0+0x894>
 800b144:	2101      	movs	r1, #1
 800b146:	221e      	movs	r2, #30
 800b148:	a88b      	add	r0, sp, #556	; 0x22c
 800b14a:	f007 fdbf 	bl	8012ccc <memset>
 800b14e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b150:	f20d 3397 	addw	r3, sp, #919	; 0x397
 800b154:	e00a      	b.n	800b16c <m_kalman_3gyro.isra.0.constprop.0+0x8cc>
 800b156:	bf00      	nop
 800b158:	20001698 	.word	0x20001698
 800b15c:	3d088889 	.word	0x3d088889
 800b160:	3d0d3dcb 	.word	0x3d0d3dcb
 800b164:	3f333333 	.word	0x3f333333
 800b168:	3f4ccccd 	.word	0x3f4ccccd
 800b16c:	18ca      	adds	r2, r1, r3
 800b16e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b172:	f20d 32b5 	addw	r2, sp, #949	; 0x3b5
 800b176:	4293      	cmp	r3, r2
 800b178:	d1f8      	bne.n	800b16c <m_kalman_3gyro.isra.0.constprop.0+0x8cc>
 800b17a:	ed9a 7a00 	vldr	s14, [sl]
 800b17e:	edda 7a01 	vldr	s15, [sl, #4]
 800b182:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b186:	ed9a 7a02 	vldr	s14, [sl, #8]
 800b18a:	edda 7a03 	vldr	s15, [sl, #12]
 800b18e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b192:	bf88      	it	hi
 800b194:	f44f 7381 	movhi.w	r3, #258	; 0x102
 800b198:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b19c:	ed9a 7a04 	vldr	s14, [sl, #16]
 800b1a0:	edda 7a05 	vldr	s15, [sl, #20]
 800b1a4:	bf88      	it	hi
 800b1a6:	f8ab 3000 	strhhi.w	r3, [fp]
 800b1aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1ae:	bf88      	it	hi
 800b1b0:	f44f 7341 	movhi.w	r3, #772	; 0x304
 800b1b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b1b8:	ed9a 7a06 	vldr	s14, [sl, #24]
 800b1bc:	edda 7a07 	vldr	s15, [sl, #28]
 800b1c0:	bf88      	it	hi
 800b1c2:	f8ab 3002 	strhhi.w	r3, [fp, #2]
 800b1c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1ca:	bf88      	it	hi
 800b1cc:	f240 5306 	movwhi	r3, #1286	; 0x506
 800b1d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b1d4:	ed9a 7a08 	vldr	s14, [sl, #32]
 800b1d8:	edda 7a09 	vldr	s15, [sl, #36]	; 0x24
 800b1dc:	bf88      	it	hi
 800b1de:	f8ab 3004 	strhhi.w	r3, [fp, #4]
 800b1e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1e6:	bf88      	it	hi
 800b1e8:	f44f 63e1 	movhi.w	r3, #1800	; 0x708
 800b1ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b1f0:	ed9a 7a0a 	vldr	s14, [sl, #40]	; 0x28
 800b1f4:	edda 7a0b 	vldr	s15, [sl, #44]	; 0x2c
 800b1f8:	bf88      	it	hi
 800b1fa:	f8ab 3006 	strhhi.w	r3, [fp, #6]
 800b1fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b202:	bf88      	it	hi
 800b204:	f640 130a 	movwhi	r3, #2314	; 0x90a
 800b208:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b20c:	ed9a 7a0c 	vldr	s14, [sl, #48]	; 0x30
 800b210:	edda 7a0d 	vldr	s15, [sl, #52]	; 0x34
 800b214:	bf88      	it	hi
 800b216:	f8ab 3008 	strhhi.w	r3, [fp, #8]
 800b21a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b21e:	bf88      	it	hi
 800b220:	f640 330c 	movwhi	r3, #2828	; 0xb0c
 800b224:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b228:	ed9a 7a0e 	vldr	s14, [sl, #56]	; 0x38
 800b22c:	edda 7a0f 	vldr	s15, [sl, #60]	; 0x3c
 800b230:	bf88      	it	hi
 800b232:	f8ab 300a 	strhhi.w	r3, [fp, #10]
 800b236:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b23a:	bf88      	it	hi
 800b23c:	f640 530e 	movwhi	r3, #3342	; 0xd0e
 800b240:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b244:	ed9a 7a10 	vldr	s14, [sl, #64]	; 0x40
 800b248:	edda 7a11 	vldr	s15, [sl, #68]	; 0x44
 800b24c:	bf88      	it	hi
 800b24e:	f8ab 300c 	strhhi.w	r3, [fp, #12]
 800b252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b256:	bf88      	it	hi
 800b258:	f44f 6371 	movhi.w	r3, #3856	; 0xf10
 800b25c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b260:	ed9a 7a12 	vldr	s14, [sl, #72]	; 0x48
 800b264:	edda 7a13 	vldr	s15, [sl, #76]	; 0x4c
 800b268:	bf88      	it	hi
 800b26a:	f8ab 300e 	strhhi.w	r3, [fp, #14]
 800b26e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b272:	bf88      	it	hi
 800b274:	f241 1312 	movwhi	r3, #4370	; 0x1112
 800b278:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b27c:	ed9a 7a14 	vldr	s14, [sl, #80]	; 0x50
 800b280:	edda 7a15 	vldr	s15, [sl, #84]	; 0x54
 800b284:	bf88      	it	hi
 800b286:	f8ab 3010 	strhhi.w	r3, [fp, #16]
 800b28a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b28e:	bf88      	it	hi
 800b290:	f241 3314 	movwhi	r3, #4884	; 0x1314
 800b294:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b298:	bf88      	it	hi
 800b29a:	f8ab 3012 	strhhi.w	r3, [fp, #18]
 800b29e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2a2:	bf84      	itt	hi
 800b2a4:	f241 5316 	movwhi	r3, #5398	; 0x1516
 800b2a8:	f8ab 3014 	strhhi.w	r3, [fp, #20]
 800b2ac:	ed9a 7a16 	vldr	s14, [sl, #88]	; 0x58
 800b2b0:	edda 7a17 	vldr	s15, [sl, #92]	; 0x5c
 800b2b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b2b8:	ed9a 7a18 	vldr	s14, [sl, #96]	; 0x60
 800b2bc:	edda 7a19 	vldr	s15, [sl, #100]	; 0x64
 800b2c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2c4:	bf88      	it	hi
 800b2c6:	f241 7318 	movwhi	r3, #5912	; 0x1718
 800b2ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b2ce:	ed9a 7a1a 	vldr	s14, [sl, #104]	; 0x68
 800b2d2:	edda 7a1b 	vldr	s15, [sl, #108]	; 0x6c
 800b2d6:	bf88      	it	hi
 800b2d8:	f8ab 3016 	strhhi.w	r3, [fp, #22]
 800b2dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2e0:	bf88      	it	hi
 800b2e2:	f641 131a 	movwhi	r3, #6426	; 0x191a
 800b2e6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b2ea:	ed9a 7a1c 	vldr	s14, [sl, #112]	; 0x70
 800b2ee:	edda 7a1d 	vldr	s15, [sl, #116]	; 0x74
 800b2f2:	bf88      	it	hi
 800b2f4:	f8ab 3018 	strhhi.w	r3, [fp, #24]
 800b2f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2fc:	bf88      	it	hi
 800b2fe:	f641 331c 	movwhi	r3, #6940	; 0x1b1c
 800b302:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b306:	bf88      	it	hi
 800b308:	f8ab 301a 	strhhi.w	r3, [fp, #26]
 800b30c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b310:	bf84      	itt	hi
 800b312:	f641 531e 	movwhi	r3, #7454	; 0x1d1e
 800b316:	f8ab 301c 	strhhi.w	r3, [fp, #28]
 800b31a:	2304      	movs	r3, #4
 800b31c:	9303      	str	r3, [sp, #12]
 800b31e:	2302      	movs	r3, #2
 800b320:	9301      	str	r3, [sp, #4]
 800b322:	9a01      	ldr	r2, [sp, #4]
 800b324:	9202      	str	r2, [sp, #8]
 800b326:	4613      	mov	r3, r2
 800b328:	f102 0901 	add.w	r9, r2, #1
 800b32c:	2b1e      	cmp	r3, #30
 800b32e:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800b332:	9201      	str	r2, [sp, #4]
 800b334:	bf18      	it	ne
 800b336:	2701      	movne	r7, #1
 800b338:	d050      	beq.n	800b3dc <m_kalman_3gyro.isra.0.constprop.0+0xb3c>
 800b33a:	9b01      	ldr	r3, [sp, #4]
 800b33c:	9700      	str	r7, [sp, #0]
 800b33e:	443b      	add	r3, r7
 800b340:	2b1f      	cmp	r3, #31
 800b342:	bfa8      	it	ge
 800b344:	231f      	movge	r3, #31
 800b346:	463a      	mov	r2, r7
 800b348:	eba3 0802 	sub.w	r8, r3, r2
 800b34c:	f1b8 0f00 	cmp.w	r8, #0
 800b350:	461f      	mov	r7, r3
 800b352:	dd3d      	ble.n	800b3d0 <m_kalman_3gyro.isra.0.constprop.0+0xb30>
 800b354:	4616      	mov	r6, r2
 800b356:	464d      	mov	r5, r9
 800b358:	2401      	movs	r4, #1
 800b35a:	e008      	b.n	800b36e <m_kalman_3gyro.isra.0.constprop.0+0xace>
 800b35c:	3501      	adds	r5, #1
 800b35e:	42af      	cmp	r7, r5
 800b360:	f80c 2c01 	strb.w	r2, [ip, #-1]
 800b364:	f000 8402 	beq.w	800bb6c <m_kalman_3gyro.isra.0.constprop.0+0x12cc>
 800b368:	3401      	adds	r4, #1
 800b36a:	45a0      	cmp	r8, r4
 800b36c:	db29      	blt.n	800b3c2 <m_kalman_3gyro.isra.0.constprop.0+0xb22>
 800b36e:	f106 3eff 	add.w	lr, r6, #4294967295
 800b372:	1e69      	subs	r1, r5, #1
 800b374:	f91b 300e 	ldrsb.w	r3, [fp, lr]
 800b378:	f91b 2001 	ldrsb.w	r2, [fp, r1]
 800b37c:	eb0a 0c83 	add.w	ip, sl, r3, lsl #2
 800b380:	eb0a 0082 	add.w	r0, sl, r2, lsl #2
 800b384:	ed1c 7a01 	vldr	s14, [ip, #-4]
 800b388:	ed50 7a01 	vldr	s15, [r0, #-4]
 800b38c:	a88b      	add	r0, sp, #556	; 0x22c
 800b38e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b392:	eb00 0c04 	add.w	ip, r0, r4
 800b396:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b39a:	4660      	mov	r0, ip
 800b39c:	d8de      	bhi.n	800b35c <m_kalman_3gyro.isra.0.constprop.0+0xabc>
 800b39e:	3601      	adds	r6, #1
 800b3a0:	454e      	cmp	r6, r9
 800b3a2:	f80c 3c01 	strb.w	r3, [ip, #-1]
 800b3a6:	d1df      	bne.n	800b368 <m_kalman_3gyro.isra.0.constprop.0+0xac8>
 800b3a8:	42bd      	cmp	r5, r7
 800b3aa:	eba7 0205 	sub.w	r2, r7, r5
 800b3ae:	4459      	add	r1, fp
 800b3b0:	dada      	bge.n	800b368 <m_kalman_3gyro.isra.0.constprop.0+0xac8>
 800b3b2:	443c      	add	r4, r7
 800b3b4:	1b64      	subs	r4, r4, r5
 800b3b6:	3401      	adds	r4, #1
 800b3b8:	f007 fc7a 	bl	8012cb0 <memcpy>
 800b3bc:	45a0      	cmp	r8, r4
 800b3be:	463d      	mov	r5, r7
 800b3c0:	dad5      	bge.n	800b36e <m_kalman_3gyro.isra.0.constprop.0+0xace>
 800b3c2:	9b00      	ldr	r3, [sp, #0]
 800b3c4:	1e58      	subs	r0, r3, #1
 800b3c6:	4458      	add	r0, fp
 800b3c8:	4642      	mov	r2, r8
 800b3ca:	a98b      	add	r1, sp, #556	; 0x22c
 800b3cc:	f007 fc70 	bl	8012cb0 <memcpy>
 800b3d0:	9b02      	ldr	r3, [sp, #8]
 800b3d2:	eb07 0903 	add.w	r9, r7, r3
 800b3d6:	f1b9 0f1e 	cmp.w	r9, #30
 800b3da:	ddae      	ble.n	800b33a <m_kalman_3gyro.isra.0.constprop.0+0xa9a>
 800b3dc:	9b03      	ldr	r3, [sp, #12]
 800b3de:	3b01      	subs	r3, #1
 800b3e0:	9303      	str	r3, [sp, #12]
 800b3e2:	d19e      	bne.n	800b322 <m_kalman_3gyro.isra.0.constprop.0+0xa82>
 800b3e4:	f99b 200e 	ldrsb.w	r2, [fp, #14]
 800b3e8:	f99b 300f 	ldrsb.w	r3, [fp, #15]
 800b3ec:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 800b3f0:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
 800b3f4:	ed52 7a01 	vldr	s15, [r2, #-4]
 800b3f8:	ed13 7a01 	vldr	s14, [r3, #-4]
 800b3fc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b404:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800b408:	bf4c      	ite	mi
 800b40a:	2201      	movmi	r2, #1
 800b40c:	2200      	movpl	r2, #0
 800b40e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b412:	bf4c      	ite	mi
 800b414:	2301      	movmi	r3, #1
 800b416:	2300      	movpl	r3, #0
 800b418:	429a      	cmp	r2, r3
 800b41a:	f000 83b5 	beq.w	800bb88 <m_kalman_3gyro.isra.0.constprop.0+0x12e8>
 800b41e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b422:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800b426:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b42a:	9b06      	ldr	r3, [sp, #24]
 800b42c:	ece3 7a01 	vstmia	r3!, {s15}
 800b430:	9306      	str	r3, [sp, #24]
 800b432:	9b04      	ldr	r3, [sp, #16]
 800b434:	3304      	adds	r3, #4
 800b436:	9304      	str	r3, [sp, #16]
 800b438:	9b05      	ldr	r3, [sp, #20]
 800b43a:	2b03      	cmp	r3, #3
 800b43c:	f47f ae75 	bne.w	800b12a <m_kalman_3gyro.isra.0.constprop.0+0x88a>
 800b440:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800b444:	ed1f aab9 	vldr	s20, [pc, #-740]	; 800b164 <m_kalman_3gyro.isra.0.constprop.0+0x8c4>
 800b448:	edd3 7af3 	vldr	s15, [r3, #972]	; 0x3cc
 800b44c:	edd3 6af2 	vldr	s13, [r3, #968]	; 0x3c8
 800b450:	ed93 7af4 	vldr	s14, [r3, #976]	; 0x3d0
 800b454:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800b458:	eee6 7aa6 	vfma.f32	s15, s13, s13
 800b45c:	eee7 7a07 	vfma.f32	s15, s14, s14
 800b460:	ee17 0a90 	vmov	r0, s15
 800b464:	f7f5 f814 	bl	8000490 <__aeabi_f2d>
 800b468:	ec41 0b10 	vmov	d0, r0, r1
 800b46c:	f007 fe10 	bl	8013090 <sqrt>
 800b470:	ec51 0b10 	vmov	r0, r1, d0
 800b474:	f7f5 fb5c 	bl	8000b30 <__aeabi_d2f>
 800b478:	eddd 7a0c 	vldr	s15, [sp, #48]	; 0x30
 800b47c:	ed9d 7a0d 	vldr	s14, [sp, #52]	; 0x34
 800b480:	eddd 4a17 	vldr	s9, [sp, #92]	; 0x5c
 800b484:	9b36      	ldr	r3, [sp, #216]	; 0xd8
 800b486:	eef5 6a00 	vmov.f32	s13, #80	; 0x3e800000  0.250
 800b48a:	ee27 6aa6 	vmul.f32	s12, s15, s13
 800b48e:	ee6f 7aa6 	vmul.f32	s15, s31, s13
 800b492:	ee86 7a07 	vdiv.f32	s14, s12, s14
 800b496:	ed9d 6a0e 	vldr	s12, [sp, #56]	; 0x38
 800b49a:	ed83 7a00 	vstr	s14, [r3]
 800b49e:	eec7 5a86 	vdiv.f32	s11, s15, s12
 800b4a2:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800b4a4:	ee24 5aa6 	vmul.f32	s10, s9, s13
 800b4a8:	ed9d 6a11 	vldr	s12, [sp, #68]	; 0x44
 800b4ac:	edc3 5a00 	vstr	s11, [r3]
 800b4b0:	ee85 6a06 	vdiv.f32	s12, s10, s12
 800b4b4:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800b4b6:	ee77 7a25 	vadd.f32	s15, s14, s11
 800b4ba:	ee0d 0a90 	vmov	s27, r0
 800b4be:	ee24 aa8a 	vmul.f32	s20, s9, s20
 800b4c2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800b4c6:	eeaf aa87 	vfma.f32	s20, s31, s14
 800b4ca:	ee76 7a27 	vadd.f32	s15, s12, s15
 800b4ce:	ee2d 7a87 	vmul.f32	s14, s27, s14
 800b4d2:	ed83 6a00 	vstr	s12, [r3]
 800b4d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b4da:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b4dc:	ed5f 5ade 	vldr	s11, [pc, #-888]	; 800b168 <m_kalman_3gyro.isra.0.constprop.0+0x8c8>
 800b4e0:	ed83 7a00 	vstr	s14, [r3]
 800b4e4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b4e8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b4ea:	ee2a aa25 	vmul.f32	s20, s20, s11
 800b4ee:	edc3 7a00 	vstr	s15, [r3]
 800b4f2:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 800b4f4:	ed83 aa00 	vstr	s20, [r3]
 800b4f8:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800b4fc:	f893 38ce 	ldrb.w	r3, [r3, #2254]	; 0x8ce
 800b500:	2b00      	cmp	r3, #0
 800b502:	f000 8360 	beq.w	800bbc6 <m_kalman_3gyro.isra.0.constprop.0+0x1326>
 800b506:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800b50a:	f603 06c4 	addw	r6, r3, #2244	; 0x8c4
 800b50e:	f603 03c8 	addw	r3, r3, #2248	; 0x8c8
 800b512:	9300      	str	r3, [sp, #0]
 800b514:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800b518:	f503 690c 	add.w	r9, r3, #2240	; 0x8c0
 800b51c:	f603 08bc 	addw	r8, r3, #2236	; 0x8bc
 800b520:	f603 07b8 	addw	r7, r3, #2232	; 0x8b8
 800b524:	ed96 7a00 	vldr	s14, [r6]
 800b528:	9b00      	ldr	r3, [sp, #0]
 800b52a:	ed8d 7a05 	vstr	s14, [sp, #20]
 800b52e:	ed83 7a00 	vstr	s14, [r3]
 800b532:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800b536:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 800b53a:	f7f5 faf9 	bl	8000b30 <__aeabi_d2f>
 800b53e:	ed99 6a00 	vldr	s12, [r9]
 800b542:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800b546:	ed86 6a00 	vstr	s12, [r6]
 800b54a:	4603      	mov	r3, r0
 800b54c:	e9d2 0108 	ldrd	r0, r1, [r2, #32]
 800b550:	ed8d 6a04 	vstr	s12, [sp, #16]
 800b554:	9301      	str	r3, [sp, #4]
 800b556:	f7f5 faeb 	bl	8000b30 <__aeabi_d2f>
 800b55a:	edd8 7a00 	vldr	s15, [r8]
 800b55e:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800b562:	edc9 7a00 	vstr	s15, [r9]
 800b566:	4603      	mov	r3, r0
 800b568:	e9d2 0106 	ldrd	r0, r1, [r2, #24]
 800b56c:	edcd 7a02 	vstr	s15, [sp, #8]
 800b570:	9300      	str	r3, [sp, #0]
 800b572:	f7f5 fadd 	bl	8000b30 <__aeabi_d2f>
 800b576:	eddd 7a02 	vldr	s15, [sp, #8]
 800b57a:	ed9d 6a04 	vldr	s12, [sp, #16]
 800b57e:	edd7 6a00 	vldr	s13, [r7]
 800b582:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800b586:	edc8 6a00 	vstr	s13, [r8]
 800b58a:	ee07 0a10 	vmov	s14, r0
 800b58e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b592:	ed9d 7a00 	vldr	s14, [sp]
 800b596:	edcd 6a00 	vstr	s13, [sp]
 800b59a:	eee7 7a06 	vfma.f32	s15, s14, s12
 800b59e:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800b5a2:	edcd 7a02 	vstr	s15, [sp, #8]
 800b5a6:	f7f5 fac3 	bl	8000b30 <__aeabi_d2f>
 800b5aa:	eddd 6a00 	vldr	s13, [sp]
 800b5ae:	eddd 7a02 	vldr	s15, [sp, #8]
 800b5b2:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800b5b6:	ee07 0a10 	vmov	s14, r0
 800b5ba:	eee6 7a87 	vfma.f32	s15, s13, s14
 800b5be:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800b5c2:	ed9d 7a05 	vldr	s14, [sp, #20]
 800b5c6:	eddd 6a01 	vldr	s13, [sp, #4]
 800b5ca:	ed87 aa00 	vstr	s20, [r7]
 800b5ce:	eee6 7a87 	vfma.f32	s15, s13, s14
 800b5d2:	edcd 7a00 	vstr	s15, [sp]
 800b5d6:	f7f5 faab 	bl	8000b30 <__aeabi_d2f>
 800b5da:	eddd 7a00 	vldr	s15, [sp]
 800b5de:	9935      	ldr	r1, [sp, #212]	; 0xd4
 800b5e0:	ee07 0a10 	vmov	s14, r0
 800b5e4:	eeea 7a07 	vfma.f32	s15, s20, s14
 800b5e8:	2200      	movs	r2, #0
 800b5ea:	2300      	movs	r3, #0
 800b5ec:	edc1 7a00 	vstr	s15, [r1]
 800b5f0:	f50d 61d5 	add.w	r1, sp, #1704	; 0x6a8
 800b5f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b5f8:	eeb0 aa67 	vmov.f32	s20, s15
 800b5fc:	f7f5 fa1c 	bl	8000a38 <__aeabi_dcmple>
 800b600:	2800      	cmp	r0, #0
 800b602:	f040 84e8 	bne.w	800bfd6 <m_kalman_3gyro.isra.0.constprop.0+0x1736>
 800b606:	f50d 61d5 	add.w	r1, sp, #1704	; 0x6a8
 800b60a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b60e:	4bb4      	ldr	r3, [pc, #720]	; (800b8e0 <m_kalman_3gyro.isra.0.constprop.0+0x1040>)
 800b610:	2200      	movs	r2, #0
 800b612:	f7f5 f9fd 	bl	8000a10 <__aeabi_dcmpeq>
 800b616:	2800      	cmp	r0, #0
 800b618:	f042 8524 	bne.w	800e064 <m_kalman_3gyro.isra.0.constprop.0+0x37c4>
 800b61c:	eddd 6acc 	vldr	s13, [sp, #816]	; 0x330
 800b620:	ed9d 7ab3 	vldr	s14, [sp, #716]	; 0x2cc
 800b624:	eddd 7acd 	vldr	s15, [sp, #820]	; 0x334
 800b628:	ed9d 6ab4 	vldr	s12, [sp, #720]	; 0x2d0
 800b62c:	eddd 5ab2 	vldr	s11, [sp, #712]	; 0x2c8
 800b630:	ee66 6a8b 	vmul.f32	s13, s13, s22
 800b634:	ee27 7a0b 	vmul.f32	s14, s14, s22
 800b638:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800b63c:	edcd 6acc 	vstr	s13, [sp, #816]	; 0x330
 800b640:	ed8d 7ab3 	vstr	s14, [sp, #716]	; 0x2cc
 800b644:	eddd 6ace 	vldr	s13, [sp, #824]	; 0x338
 800b648:	ed9d 7ab5 	vldr	s14, [sp, #724]	; 0x2d4
 800b64c:	edcd 7acd 	vstr	s15, [sp, #820]	; 0x334
 800b650:	eddd 7acf 	vldr	s15, [sp, #828]	; 0x33c
 800b654:	ee26 6a0b 	vmul.f32	s12, s12, s22
 800b658:	ee66 6a8b 	vmul.f32	s13, s13, s22
 800b65c:	ee27 7a0b 	vmul.f32	s14, s14, s22
 800b660:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800b664:	ed8d 6ab4 	vstr	s12, [sp, #720]	; 0x2d0
 800b668:	edcd 6ace 	vstr	s13, [sp, #824]	; 0x338
 800b66c:	ed9d 6ab6 	vldr	s12, [sp, #728]	; 0x2d8
 800b670:	eddd 6ad0 	vldr	s13, [sp, #832]	; 0x340
 800b674:	ed8d 7ab5 	vstr	s14, [sp, #724]	; 0x2d4
 800b678:	edcd 7acf 	vstr	s15, [sp, #828]	; 0x33c
 800b67c:	ed9d 7ab7 	vldr	s14, [sp, #732]	; 0x2dc
 800b680:	eddd 7ad1 	vldr	s15, [sp, #836]	; 0x344
 800b684:	ee26 6a0b 	vmul.f32	s12, s12, s22
 800b688:	ee66 6a8b 	vmul.f32	s13, s13, s22
 800b68c:	ee27 7a0b 	vmul.f32	s14, s14, s22
 800b690:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800b694:	ed8d 6ab6 	vstr	s12, [sp, #728]	; 0x2d8
 800b698:	edcd 6ad0 	vstr	s13, [sp, #832]	; 0x340
 800b69c:	ed9d 6ab8 	vldr	s12, [sp, #736]	; 0x2e0
 800b6a0:	eddd 6ad2 	vldr	s13, [sp, #840]	; 0x348
 800b6a4:	ed8d 7ab7 	vstr	s14, [sp, #732]	; 0x2dc
 800b6a8:	edcd 7ad1 	vstr	s15, [sp, #836]	; 0x344
 800b6ac:	ed9d 7ab9 	vldr	s14, [sp, #740]	; 0x2e4
 800b6b0:	eddd 7ad3 	vldr	s15, [sp, #844]	; 0x34c
 800b6b4:	ee65 5a8b 	vmul.f32	s11, s11, s22
 800b6b8:	ee26 6a0b 	vmul.f32	s12, s12, s22
 800b6bc:	ee66 6a8b 	vmul.f32	s13, s13, s22
 800b6c0:	ee27 7a0b 	vmul.f32	s14, s14, s22
 800b6c4:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800b6c8:	ed8d 6ab8 	vstr	s12, [sp, #736]	; 0x2e0
 800b6cc:	edcd 6ad2 	vstr	s13, [sp, #840]	; 0x348
 800b6d0:	ed8d 7ab9 	vstr	s14, [sp, #740]	; 0x2e4
 800b6d4:	edcd 7ad3 	vstr	s15, [sp, #844]	; 0x34c
 800b6d8:	edcd 5ab2 	vstr	s11, [sp, #712]	; 0x2c8
 800b6dc:	eddd 5aba 	vldr	s11, [sp, #744]	; 0x2e8
 800b6e0:	eddd 7ad4 	vldr	s15, [sp, #848]	; 0x350
 800b6e4:	ed9d 6abb 	vldr	s12, [sp, #748]	; 0x2ec
 800b6e8:	eddd 6ad5 	vldr	s13, [sp, #852]	; 0x354
 800b6ec:	ed9d 7abc 	vldr	s14, [sp, #752]	; 0x2f0
 800b6f0:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800b6f4:	ee26 6a0b 	vmul.f32	s12, s12, s22
 800b6f8:	edcd 7ad4 	vstr	s15, [sp, #848]	; 0x350
 800b6fc:	eddd 7ad6 	vldr	s15, [sp, #856]	; 0x358
 800b700:	ed8d 6abb 	vstr	s12, [sp, #748]	; 0x2ec
 800b704:	ee66 6a8b 	vmul.f32	s13, s13, s22
 800b708:	ee27 7a0b 	vmul.f32	s14, s14, s22
 800b70c:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800b710:	ed9d 6abd 	vldr	s12, [sp, #756]	; 0x2f4
 800b714:	edcd 6ad5 	vstr	s13, [sp, #852]	; 0x354
 800b718:	ed8d 7abc 	vstr	s14, [sp, #752]	; 0x2f0
 800b71c:	eddd 6ad7 	vldr	s13, [sp, #860]	; 0x35c
 800b720:	ed9d 7abe 	vldr	s14, [sp, #760]	; 0x2f8
 800b724:	edcd 7ad6 	vstr	s15, [sp, #856]	; 0x358
 800b728:	eddd 7ad8 	vldr	s15, [sp, #864]	; 0x360
 800b72c:	ee65 5a8b 	vmul.f32	s11, s11, s22
 800b730:	ee26 6a0b 	vmul.f32	s12, s12, s22
 800b734:	ee66 6a8b 	vmul.f32	s13, s13, s22
 800b738:	ee27 7a0b 	vmul.f32	s14, s14, s22
 800b73c:	ee27 ba8b 	vmul.f32	s22, s15, s22
 800b740:	a9bf      	add	r1, sp, #764	; 0x2fc
 800b742:	edcd 5aba 	vstr	s11, [sp, #744]	; 0x2e8
 800b746:	ed8d 6abd 	vstr	s12, [sp, #756]	; 0x2f4
 800b74a:	edcd 6ad7 	vstr	s13, [sp, #860]	; 0x35c
 800b74e:	a8b2      	add	r0, sp, #712	; 0x2c8
 800b750:	ed8d 7abe 	vstr	s14, [sp, #760]	; 0x2f8
 800b754:	eeb0 0a4a 	vmov.f32	s0, s20
 800b758:	ed8d bad8 	vstr	s22, [sp, #864]	; 0x360
 800b75c:	f7fd ff1a 	bl	8009594 <m_interp1q_constrain>
 800b760:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b762:	eeb0 6a40 	vmov.f32	s12, s0
 800b766:	ed83 0a00 	vstr	s0, [r3]
 800b76a:	a9d9      	add	r1, sp, #868	; 0x364
 800b76c:	a8cc      	add	r0, sp, #816	; 0x330
 800b76e:	eeb0 0a4a 	vmov.f32	s0, s20
 800b772:	f7fd ff0f 	bl	8009594 <m_interp1q_constrain>
 800b776:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800b778:	ed83 0a00 	vstr	s0, [r3]
 800b77c:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800b780:	edd3 7a2d 	vldr	s15, [r3, #180]	; 0xb4
 800b784:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b786:	ee7c 7ae7 	vsub.f32	s15, s25, s15
 800b78a:	ed83 6a00 	vstr	s12, [r3]
 800b78e:	eef0 7ae7 	vabs.f32	s15, s15
 800b792:	ee17 0a90 	vmov	r0, s15
 800b796:	f7f4 fe7b 	bl	8000490 <__aeabi_f2d>
 800b79a:	ec41 0b10 	vmov	d0, r0, r1
 800b79e:	f007 fa9f 	bl	8012ce0 <floor>
 800b7a2:	ec51 0b10 	vmov	r0, r1, d0
 800b7a6:	f7f5 f97b 	bl	8000aa0 <__aeabi_d2iz>
 800b7aa:	f8dd 36c4 	ldr.w	r3, [sp, #1732]	; 0x6c4
 800b7ae:	7018      	strb	r0, [r3, #0]
 800b7b0:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800b7b4:	ed93 ba2d 	vldr	s22, [r3, #180]	; 0xb4
 800b7b8:	edd3 7a2b 	vldr	s15, [r3, #172]	; 0xac
 800b7bc:	4b49      	ldr	r3, [pc, #292]	; (800b8e4 <m_kalman_3gyro.isra.0.constprop.0+0x1044>)
 800b7be:	ee3c bacb 	vsub.f32	s22, s25, s22
 800b7c2:	ee7d 7a67 	vsub.f32	s15, s26, s15
 800b7c6:	eeb0 bacb 	vabs.f32	s22, s22
 800b7ca:	eef0 7ae7 	vabs.f32	s15, s15
 800b7ce:	ee77 7a8b 	vadd.f32	s15, s15, s22
 800b7d2:	ed83 ba6b 	vstr	s22, [r3, #428]	; 0x1ac
 800b7d6:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 800b7d8:	edcd 7a00 	vstr	s15, [sp]
 800b7dc:	edc3 7a00 	vstr	s15, [r3]
 800b7e0:	ee17 0a90 	vmov	r0, s15
 800b7e4:	f7f4 fe54 	bl	8000490 <__aeabi_f2d>
 800b7e8:	a33b      	add	r3, pc, #236	; (adr r3, 800b8d8 <m_kalman_3gyro.isra.0.constprop.0+0x1038>)
 800b7ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7ee:	f7f5 f937 	bl	8000a60 <__aeabi_dcmpgt>
 800b7f2:	2800      	cmp	r0, #0
 800b7f4:	f000 83ec 	beq.w	800bfd0 <m_kalman_3gyro.isra.0.constprop.0+0x1730>
 800b7f8:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 800b8e8 <m_kalman_3gyro.isra.0.constprop.0+0x1048>
 800b7fc:	eddd 7a00 	vldr	s15, [sp]
 800b800:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b804:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b808:	f302 8362 	bgt.w	800ded0 <m_kalman_3gyro.isra.0.constprop.0+0x3630>
 800b80c:	ed9f 7a37 	vldr	s14, [pc, #220]	; 800b8ec <m_kalman_3gyro.isra.0.constprop.0+0x104c>
 800b810:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b814:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800b818:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b81c:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800b820:	ee17 0a10 	vmov	r0, s14
 800b824:	f7f4 fe34 	bl	8000490 <__aeabi_f2d>
 800b828:	4606      	mov	r6, r0
 800b82a:	460f      	mov	r7, r1
 800b82c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800b830:	ee7c 7ae7 	vsub.f32	s15, s25, s15
 800b834:	eef0 7ae7 	vabs.f32	s15, s15
 800b838:	ee17 0a90 	vmov	r0, s15
 800b83c:	f7f4 fe28 	bl	8000490 <__aeabi_f2d>
 800b840:	4b2b      	ldr	r3, [pc, #172]	; (800b8f0 <m_kalman_3gyro.isra.0.constprop.0+0x1050>)
 800b842:	2200      	movs	r2, #0
 800b844:	f7f4 fcc4 	bl	80001d0 <__aeabi_dsub>
 800b848:	4632      	mov	r2, r6
 800b84a:	463b      	mov	r3, r7
 800b84c:	4604      	mov	r4, r0
 800b84e:	460d      	mov	r5, r1
 800b850:	f7f5 f8fc 	bl	8000a4c <__aeabi_dcmpge>
 800b854:	b908      	cbnz	r0, 800b85a <m_kalman_3gyro.isra.0.constprop.0+0xfba>
 800b856:	4634      	mov	r4, r6
 800b858:	463d      	mov	r5, r7
 800b85a:	4620      	mov	r0, r4
 800b85c:	4629      	mov	r1, r5
 800b85e:	f7f5 f967 	bl	8000b30 <__aeabi_d2f>
 800b862:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b864:	6018      	str	r0, [r3, #0]
 800b866:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800b86a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800b86e:	b19b      	cbz	r3, 800b898 <m_kalman_3gyro.isra.0.constprop.0+0xff8>
 800b870:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800b874:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800b878:	b973      	cbnz	r3, 800b898 <m_kalman_3gyro.isra.0.constprop.0+0xff8>
 800b87a:	ed9d 7a39 	vldr	s14, [sp, #228]	; 0xe4
 800b87e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b880:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800b884:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b888:	ed93 7a00 	vldr	s14, [r3]
 800b88c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b894:	f102 84b9 	bmi.w	800e20a <m_kalman_3gyro.isra.0.constprop.0+0x396a>
 800b898:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800b89c:	3340      	adds	r3, #64	; 0x40
 800b89e:	9304      	str	r3, [sp, #16]
 800b8a0:	9b07      	ldr	r3, [sp, #28]
 800b8a2:	edd3 7a00 	vldr	s15, [r3]
 800b8a6:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b8aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8ae:	f04f 0400 	mov.w	r4, #0
 800b8b2:	d123      	bne.n	800b8fc <m_kalman_3gyro.isra.0.constprop.0+0x105c>
 800b8b4:	edd3 7a01 	vldr	s15, [r3, #4]
 800b8b8:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b8bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8c0:	4619      	mov	r1, r3
 800b8c2:	d11b      	bne.n	800b8fc <m_kalman_3gyro.isra.0.constprop.0+0x105c>
 800b8c4:	edd3 7a02 	vldr	s15, [r3, #8]
 800b8c8:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b8cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8d0:	f002 8425 	beq.w	800e11e <m_kalman_3gyro.isra.0.constprop.0+0x387e>
 800b8d4:	e012      	b.n	800b8fc <m_kalman_3gyro.isra.0.constprop.0+0x105c>
 800b8d6:	bf00      	nop
 800b8d8:	9999999a 	.word	0x9999999a
 800b8dc:	3fb99999 	.word	0x3fb99999
 800b8e0:	3ff00000 	.word	0x3ff00000
 800b8e4:	20001698 	.word	0x20001698
 800b8e8:	3fb77778 	.word	0x3fb77778
 800b8ec:	3dcccccd 	.word	0x3dcccccd
 800b8f0:	3fe00000 	.word	0x3fe00000
 800b8f4:	3f99999a 	.word	0x3f99999a
 800b8f8:	3f4ccccd 	.word	0x3f4ccccd
 800b8fc:	f50d 61d4 	add.w	r1, sp, #1696	; 0x6a0
 800b900:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b904:	2200      	movs	r2, #0
 800b906:	2300      	movs	r3, #0
 800b908:	f7f5 f882 	bl	8000a10 <__aeabi_dcmpeq>
 800b90c:	2800      	cmp	r0, #0
 800b90e:	d144      	bne.n	800b99a <m_kalman_3gyro.isra.0.constprop.0+0x10fa>
 800b910:	eddd 7a39 	vldr	s15, [sp, #228]	; 0xe4
 800b914:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b916:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800b91a:	edd3 7a00 	vldr	s15, [r3]
 800b91e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b922:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b926:	d538      	bpl.n	800b99a <m_kalman_3gyro.isra.0.constprop.0+0x10fa>
 800b928:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800b92c:	9907      	ldr	r1, [sp, #28]
 800b92e:	edc3 9a12 	vstr	s19, [r3, #72]	; 0x48
 800b932:	ed83 9a15 	vstr	s18, [r3, #84]	; 0x54
 800b936:	edc3 8a18 	vstr	s17, [r3, #96]	; 0x60
 800b93a:	ed83 ca11 	vstr	s24, [r3, #68]	; 0x44
 800b93e:	edc3 ba14 	vstr	s23, [r3, #80]	; 0x50
 800b942:	ed83 8a17 	vstr	s16, [r3, #92]	; 0x5c
 800b946:	ed83 fa10 	vstr	s30, [r3, #64]	; 0x40
 800b94a:	edc3 ea13 	vstr	s29, [r3, #76]	; 0x4c
 800b94e:	ed83 ea16 	vstr	s28, [r3, #88]	; 0x58
 800b952:	9804      	ldr	r0, [sp, #16]
 800b954:	f7fd fb14 	bl	8008f80 <m_dcm2q_eml>
 800b958:	f8dd 16cc 	ldr.w	r1, [sp, #1740]	; 0x6cc
 800b95c:	2201      	movs	r2, #1
 800b95e:	700a      	strb	r2, [r1, #0]
 800b960:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800b964:	2300      	movs	r3, #0
 800b966:	ed82 da2b 	vstr	s26, [r2, #172]	; 0xac
 800b96a:	edc2 ca2d 	vstr	s25, [r2, #180]	; 0xb4
 800b96e:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8
 800b972:	f8c2 30bc 	str.w	r3, [r2, #188]	; 0xbc
 800b976:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 800b97a:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 800b97e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800b982:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 800b986:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
 800b98a:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 800b98e:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
 800b992:	f8c2 31a8 	str.w	r3, [r2, #424]	; 0x1a8
 800b996:	f8c2 31f8 	str.w	r3, [r2, #504]	; 0x1f8
 800b99a:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800b99e:	9904      	ldr	r1, [sp, #16]
 800b9a0:	9807      	ldr	r0, [sp, #28]
 800b9a2:	2300      	movs	r3, #0
 800b9a4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 800b9a8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
 800b9ac:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800b9b0:	f7fc feb2 	bl	8008718 <m_q2dcm_eml>
 800b9b4:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800b9b8:	ed93 8a2b 	vldr	s16, [r3, #172]	; 0xac
 800b9bc:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800b9c0:	eee8 7a48 	vfms.f32	s15, s16, s16
 800b9c4:	ee17 0a90 	vmov	r0, s15
 800b9c8:	f7f4 fd62 	bl	8000490 <__aeabi_f2d>
 800b9cc:	ec41 0b10 	vmov	d0, r0, r1
 800b9d0:	f007 fb5e 	bl	8013090 <sqrt>
 800b9d4:	ec51 0b10 	vmov	r0, r1, d0
 800b9d8:	f7f5 f8aa 	bl	8000b30 <__aeabi_d2f>
 800b9dc:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800b9e0:	ed9d 9a57 	vldr	s18, [sp, #348]	; 0x15c
 800b9e4:	edd3 6a12 	vldr	s13, [r3, #72]	; 0x48
 800b9e8:	ed93 6a18 	vldr	s12, [r3, #96]	; 0x60
 800b9ec:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 800b9f0:	edd3 5a15 	vldr	s11, [r3, #84]	; 0x54
 800b9f4:	ed93 4a16 	vldr	s8, [r3, #88]	; 0x58
 800b9f8:	edd3 3a13 	vldr	s7, [r3, #76]	; 0x4c
 800b9fc:	eddd 9a58 	vldr	s19, [sp, #352]	; 0x160
 800ba00:	eddd 8a56 	vldr	s17, [sp, #344]	; 0x158
 800ba04:	ed83 da22 	vstr	s26, [r3, #136]	; 0x88
 800ba08:	ee07 0a10 	vmov	s14, r0
 800ba0c:	ee68 4a26 	vmul.f32	s9, s16, s13
 800ba10:	ee28 5a25 	vmul.f32	s10, s16, s11
 800ba14:	eee7 4a27 	vfma.f32	s9, s14, s15
 800ba18:	ee68 7a06 	vmul.f32	s15, s16, s12
 800ba1c:	eea7 5a23 	vfma.f32	s10, s14, s7
 800ba20:	eee7 7a04 	vfma.f32	s15, s14, s8
 800ba24:	ed9d 7a55 	vldr	s14, [sp, #340]	; 0x154
 800ba28:	eddd 3a53 	vldr	s7, [sp, #332]	; 0x14c
 800ba2c:	ed9d 4a54 	vldr	s8, [sp, #336]	; 0x150
 800ba30:	edc3 7a84 	vstr	s15, [r3, #528]	; 0x210
 800ba34:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ba38:	edd3 7a2c 	vldr	s15, [r3, #176]	; 0xb0
 800ba3c:	ed83 7a1b 	vstr	s14, [r3, #108]	; 0x6c
 800ba40:	ed1f 7a54 	vldr	s14, [pc, #-336]	; 800b8f4 <m_kalman_3gyro.isra.0.constprop.0+0x1054>
 800ba44:	edc3 aa23 	vstr	s21, [r3, #140]	; 0x8c
 800ba48:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800ba4c:	ee34 4a45 	vsub.f32	s8, s8, s10
 800ba50:	ee79 5a65 	vsub.f32	s11, s18, s11
 800ba54:	ee39 6ac6 	vsub.f32	s12, s19, s12
 800ba58:	ee78 6ae6 	vsub.f32	s13, s17, s13
 800ba5c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ba60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba64:	edc3 ca24 	vstr	s25, [r3, #144]	; 0x90
 800ba68:	edc3 4a82 	vstr	s9, [r3, #520]	; 0x208
 800ba6c:	edc3 3a19 	vstr	s7, [r3, #100]	; 0x64
 800ba70:	ed83 5a83 	vstr	s10, [r3, #524]	; 0x20c
 800ba74:	ed83 4a1a 	vstr	s8, [r3, #104]	; 0x68
 800ba78:	edc3 5a1d 	vstr	s11, [r3, #116]	; 0x74
 800ba7c:	ed83 6a1e 	vstr	s12, [r3, #120]	; 0x78
 800ba80:	edc3 6a1c 	vstr	s13, [r3, #112]	; 0x70
 800ba84:	d506      	bpl.n	800ba94 <m_kalman_3gyro.isra.0.constprop.0+0x11f4>
 800ba86:	ed1f 7a64 	vldr	s14, [pc, #-400]	; 800b8f8 <m_kalman_3gyro.isra.0.constprop.0+0x1058>
 800ba8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ba8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba92:	dc01      	bgt.n	800ba98 <m_kalman_3gyro.isra.0.constprop.0+0x11f8>
 800ba94:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800ba98:	ee7a 7ae7 	vsub.f32	s15, s21, s15
 800ba9c:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 800ba9e:	eef0 7ae7 	vabs.f32	s15, s15
 800baa2:	ee3f 6aa7 	vadd.f32	s12, s31, s15
 800baa6:	edc3 7a00 	vstr	s15, [r3]
 800baaa:	9b34      	ldr	r3, [sp, #208]	; 0xd0
 800baac:	a99e      	add	r1, sp, #632	; 0x278
 800baae:	ed83 6a00 	vstr	s12, [r3]
 800bab2:	eeb0 0a46 	vmov.f32	s0, s12
 800bab6:	a894      	add	r0, sp, #592	; 0x250
 800bab8:	f7fd fd1e 	bl	80094f8 <m_b_interp1q_constrain>
 800babc:	a9a8      	add	r1, sp, #672	; 0x2a0
 800babe:	eeb0 8a40 	vmov.f32	s16, s0
 800bac2:	a894      	add	r0, sp, #592	; 0x250
 800bac4:	eeb0 0a46 	vmov.f32	s0, s12
 800bac8:	f7fd fd16 	bl	80094f8 <m_b_interp1q_constrain>
 800bacc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800bace:	edd3 7a00 	vldr	s15, [r3]
 800bad2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800bad6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bada:	eef0 aa40 	vmov.f32	s21, s0
 800bade:	f340 8297 	ble.w	800c010 <m_kalman_3gyro.isra.0.constprop.0+0x1770>
 800bae2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800bae6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800baea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800baee:	f142 81f3 	bpl.w	800ded8 <m_kalman_3gyro.isra.0.constprop.0+0x3638>
 800baf2:	2107      	movs	r1, #7
 800baf4:	2402      	movs	r4, #2
 800baf6:	2301      	movs	r3, #1
 800baf8:	f06f 4540 	mvn.w	r5, #3221225472	; 0xc0000000
 800bafc:	4618      	mov	r0, r3
 800bafe:	e008      	b.n	800bb12 <m_kalman_3gyro.isra.0.constprop.0+0x1272>
 800bb00:	ed92 7a00 	vldr	s14, [r2]
 800bb04:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bb08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb0c:	f282 84ea 	bge.w	800e4e4 <m_kalman_3gyro.isra.0.constprop.0+0x3c44>
 800bb10:	4619      	mov	r1, r3
 800bb12:	180b      	adds	r3, r1, r0
 800bb14:	eb05 0253 	add.w	r2, r5, r3, lsr #1
 800bb18:	f50d 66c4 	add.w	r6, sp, #1568	; 0x620
 800bb1c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800bb20:	42a1      	cmp	r1, r4
 800bb22:	f2a2 42bc 	subw	r2, r2, #1212	; 0x4bc
 800bb26:	ea4f 0353 	mov.w	r3, r3, lsr #1
 800bb2a:	d8e9      	bhi.n	800bb00 <m_kalman_3gyro.isra.0.constprop.0+0x1260>
 800bb2c:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800bb30:	3801      	subs	r0, #1
 800bb32:	0082      	lsls	r2, r0, #2
 800bb34:	3204      	adds	r2, #4
 800bb36:	ab59      	add	r3, sp, #356	; 0x164
 800bb38:	1899      	adds	r1, r3, r2
 800bb3a:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800bb3e:	edd3 6a00 	vldr	s13, [r3]
 800bb42:	ed91 7a00 	vldr	s14, [r1]
 800bb46:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800bb4a:	ee37 7a66 	vsub.f32	s14, s14, s13
 800bb4e:	ab60      	add	r3, sp, #384	; 0x180
 800bb50:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800bb54:	441a      	add	r2, r3
 800bb56:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800bb5a:	edd0 ba00 	vldr	s23, [r0]
 800bb5e:	edd2 7a00 	vldr	s15, [r2]
 800bb62:	ee77 7aeb 	vsub.f32	s15, s15, s23
 800bb66:	eee6 baa7 	vfma.f32	s23, s13, s15
 800bb6a:	e253      	b.n	800c014 <m_kalman_3gyro.isra.0.constprop.0+0x1774>
 800bb6c:	454e      	cmp	r6, r9
 800bb6e:	f6bf abfb 	bge.w	800b368 <m_kalman_3gyro.isra.0.constprop.0+0xac8>
 800bb72:	eba9 0206 	sub.w	r2, r9, r6
 800bb76:	eb0b 010e 	add.w	r1, fp, lr
 800bb7a:	444c      	add	r4, r9
 800bb7c:	1ba4      	subs	r4, r4, r6
 800bb7e:	f007 f897 	bl	8012cb0 <memcpy>
 800bb82:	464e      	mov	r6, r9
 800bb84:	f7ff bbf0 	b.w	800b368 <m_kalman_3gyro.isra.0.constprop.0+0xac8>
 800bb88:	eef4 7a4a 	vcmp.f32	s15, s20
 800bb8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb90:	f43f ac45 	beq.w	800b41e <m_kalman_3gyro.isra.0.constprop.0+0xb7e>
 800bb94:	eef4 7a6d 	vcmp.f32	s15, s27
 800bb98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb9c:	f43f ac3f 	beq.w	800b41e <m_kalman_3gyro.isra.0.constprop.0+0xb7e>
 800bba0:	eeb4 7a4a 	vcmp.f32	s14, s20
 800bba4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bba8:	f43f ac39 	beq.w	800b41e <m_kalman_3gyro.isra.0.constprop.0+0xb7e>
 800bbac:	eeb4 7a6d 	vcmp.f32	s14, s27
 800bbb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bbb4:	f43f ac33 	beq.w	800b41e <m_kalman_3gyro.isra.0.constprop.0+0xb7e>
 800bbb8:	ee37 7a67 	vsub.f32	s14, s14, s15
 800bbbc:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800bbc0:	eee7 7a26 	vfma.f32	s15, s14, s13
 800bbc4:	e431      	b.n	800b42a <m_kalman_3gyro.isra.0.constprop.0+0xb8a>
 800bbc6:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800bbca:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800bbce:	f8dd 66d0 	ldr.w	r6, [sp, #1744]	; 0x6d0
 800bbd2:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800bbd6:	f602 07b8 	addw	r7, r2, #2232	; 0x8b8
 800bbda:	2301      	movs	r3, #1
 800bbdc:	f602 08bc 	addw	r8, r2, #2236	; 0x8bc
 800bbe0:	f502 690c 	add.w	r9, r2, #2240	; 0x8c0
 800bbe4:	e9d2 4502 	ldrd	r4, r5, [r2, #8]
 800bbe8:	f882 38ce 	strb.w	r3, [r2, #2254]	; 0x8ce
 800bbec:	e9d2 2306 	ldrd	r2, r3, [r2, #24]
 800bbf0:	ed87 aa00 	vstr	s20, [r7]
 800bbf4:	ed88 aa00 	vstr	s20, [r8]
 800bbf8:	ed89 aa00 	vstr	s20, [r9]
 800bbfc:	f7f4 faea 	bl	80001d4 <__adddf3>
 800bc00:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800bc04:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800bc08:	f603 03c8 	addw	r3, r3, #2248	; 0x8c8
 800bc0c:	f606 06c4 	addw	r6, r6, #2244	; 0x8c4
 800bc10:	9300      	str	r3, [sp, #0]
 800bc12:	ed86 aa00 	vstr	s20, [r6]
 800bc16:	e9d2 2308 	ldrd	r2, r3, [r2, #32]
 800bc1a:	f7f4 fadb 	bl	80001d4 <__adddf3>
 800bc1e:	9b00      	ldr	r3, [sp, #0]
 800bc20:	ed83 aa00 	vstr	s20, [r3]
 800bc24:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800bc28:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 800bc2c:	f7f4 fad2 	bl	80001d4 <__adddf3>
 800bc30:	4622      	mov	r2, r4
 800bc32:	462b      	mov	r3, r5
 800bc34:	f7f4 face 	bl	80001d4 <__adddf3>
 800bc38:	4602      	mov	r2, r0
 800bc3a:	460b      	mov	r3, r1
 800bc3c:	2000      	movs	r0, #0
 800bc3e:	4920      	ldr	r1, [pc, #128]	; (800bcc0 <m_kalman_3gyro.isra.0.constprop.0+0x1420>)
 800bc40:	f7f4 fda8 	bl	8000794 <__aeabi_ddiv>
 800bc44:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800bc48:	4604      	mov	r4, r0
 800bc4a:	460d      	mov	r5, r1
 800bc4c:	4622      	mov	r2, r4
 800bc4e:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800bc52:	462b      	mov	r3, r5
 800bc54:	f7f4 fc74 	bl	8000540 <__aeabi_dmul>
 800bc58:	ec41 0b17 	vmov	d7, r0, r1
 800bc5c:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800bc60:	4622      	mov	r2, r4
 800bc62:	ed81 7b02 	vstr	d7, [r1, #8]
 800bc66:	462b      	mov	r3, r5
 800bc68:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 800bc6c:	f7f4 fc68 	bl	8000540 <__aeabi_dmul>
 800bc70:	ec41 0b17 	vmov	d7, r0, r1
 800bc74:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800bc78:	4622      	mov	r2, r4
 800bc7a:	ed81 7b04 	vstr	d7, [r1, #16]
 800bc7e:	462b      	mov	r3, r5
 800bc80:	e9d1 0106 	ldrd	r0, r1, [r1, #24]
 800bc84:	f7f4 fc5c 	bl	8000540 <__aeabi_dmul>
 800bc88:	ec41 0b17 	vmov	d7, r0, r1
 800bc8c:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800bc90:	4622      	mov	r2, r4
 800bc92:	ed81 7b06 	vstr	d7, [r1, #24]
 800bc96:	462b      	mov	r3, r5
 800bc98:	e9d1 0108 	ldrd	r0, r1, [r1, #32]
 800bc9c:	f7f4 fc50 	bl	8000540 <__aeabi_dmul>
 800bca0:	4622      	mov	r2, r4
 800bca2:	f8dd 46d0 	ldr.w	r4, [sp, #1744]	; 0x6d0
 800bca6:	462b      	mov	r3, r5
 800bca8:	e9c4 0108 	strd	r0, r1, [r4, #32]
 800bcac:	e9d4 010a 	ldrd	r0, r1, [r4, #40]	; 0x28
 800bcb0:	f7f4 fc46 	bl	8000540 <__aeabi_dmul>
 800bcb4:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800bcb8:	e9c3 010a 	strd	r0, r1, [r3, #40]	; 0x28
 800bcbc:	e432      	b.n	800b524 <m_kalman_3gyro.isra.0.constprop.0+0xc84>
 800bcbe:	bf00      	nop
 800bcc0:	3ff00000 	.word	0x3ff00000
 800bcc4:	f50d 67d5 	add.w	r7, sp, #1704	; 0x6a8
 800bcc8:	ed97 7b00 	vldr	d7, [r7]
 800bccc:	2101      	movs	r1, #1
 800bcce:	af43      	add	r7, sp, #268	; 0x10c
 800bcd0:	f44f 7280 	mov.w	r2, #256	; 0x100
 800bcd4:	ed83 7b0e 	vstr	d7, [r3, #56]	; 0x38
 800bcd8:	2600      	movs	r6, #0
 800bcda:	e9c3 5512 	strd	r5, r5, [r3, #72]	; 0x48
 800bcde:	e9c3 5515 	strd	r5, r5, [r3, #84]	; 0x54
 800bce2:	645d      	str	r5, [r3, #68]	; 0x44
 800bce4:	f883 18cd 	strb.w	r1, [r3, #2253]	; 0x8cd
 800bce8:	861a      	strh	r2, [r3, #48]	; 0x30
 800bcea:	65dd      	str	r5, [r3, #92]	; 0x5c
 800bcec:	ed83 ba18 	vstr	s22, [r3, #96]	; 0x60
 800bcf0:	ed83 ba14 	vstr	s22, [r3, #80]	; 0x50
 800bcf4:	ed83 ba10 	vstr	s22, [r3, #64]	; 0x40
 800bcf8:	4629      	mov	r1, r5
 800bcfa:	2230      	movs	r2, #48	; 0x30
 800bcfc:	f103 0064 	add.w	r0, r3, #100	; 0x64
 800bd00:	603e      	str	r6, [r7, #0]
 800bd02:	607e      	str	r6, [r7, #4]
 800bd04:	60fe      	str	r6, [r7, #12]
 800bd06:	9707      	str	r7, [sp, #28]
 800bd08:	9645      	str	r6, [sp, #276]	; 0x114
 800bd0a:	f006 ffdf 	bl	8012ccc <memset>
 800bd0e:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800bd12:	4bb7      	ldr	r3, [pc, #732]	; (800bff0 <m_kalman_3gyro.isra.0.constprop.0+0x1750>)
 800bd14:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
 800bd18:	4613      	mov	r3, r2
 800bd1a:	f8c2 6094 	str.w	r6, [r2, #148]	; 0x94
 800bd1e:	f8c2 6098 	str.w	r6, [r2, #152]	; 0x98
 800bd22:	f8c2 609c 	str.w	r6, [r2, #156]	; 0x9c
 800bd26:	ed82 ba2c 	vstr	s22, [r2, #176]	; 0xb0
 800bd2a:	ed82 ba2d 	vstr	s22, [r2, #180]	; 0xb4
 800bd2e:	4629      	mov	r1, r5
 800bd30:	f44f 72a2 	mov.w	r2, #324	; 0x144
 800bd34:	f103 00b8 	add.w	r0, r3, #184	; 0xb8
 800bd38:	f006 ffc8 	bl	8012ccc <memset>
 800bd3c:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800bd40:	4bac      	ldr	r3, [pc, #688]	; (800bff4 <m_kalman_3gyro.isra.0.constprop.0+0x1754>)
 800bd42:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130
 800bd46:	f8c2 3158 	str.w	r3, [r2, #344]	; 0x158
 800bd4a:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
 800bd4e:	f8c2 31a8 	str.w	r3, [r2, #424]	; 0x1a8
 800bd52:	f8c2 31d0 	str.w	r3, [r2, #464]	; 0x1d0
 800bd56:	f8c2 31f8 	str.w	r3, [r2, #504]	; 0x1f8
 800bd5a:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8
 800bd5e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800bd62:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
 800bd66:	4613      	mov	r3, r2
 800bd68:	f502 7206 	add.w	r2, r2, #536	; 0x218
 800bd6c:	2500      	movs	r5, #0
 800bd6e:	f04f 597e 	mov.w	r9, #1065353216	; 0x3f800000
 800bd72:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 800bd76:	f8c3 11fc 	str.w	r1, [r3, #508]	; 0x1fc
 800bd7a:	f8c3 1200 	str.w	r1, [r3, #512]	; 0x200
 800bd7e:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
 800bd82:	f8c3 5218 	str.w	r5, [r3, #536]	; 0x218
 800bd86:	f503 7817 	add.w	r8, r3, #604	; 0x25c
 800bd8a:	e9c2 5501 	strd	r5, r5, [r2, #4]
 800bd8e:	e9c2 5504 	strd	r5, r5, [r2, #16]
 800bd92:	6195      	str	r5, [r2, #24]
 800bd94:	e9c3 5590 	strd	r5, r5, [r3, #576]	; 0x240
 800bd98:	e9c3 5593 	strd	r5, r5, [r3, #588]	; 0x24c
 800bd9c:	f8c3 523c 	str.w	r5, [r3, #572]	; 0x23c
 800bda0:	f8c3 9234 	str.w	r9, [r3, #564]	; 0x234
 800bda4:	f8c3 9224 	str.w	r9, [r3, #548]	; 0x224
 800bda8:	f8c3 9214 	str.w	r9, [r3, #532]	; 0x214
 800bdac:	f8c3 5254 	str.w	r5, [r3, #596]	; 0x254
 800bdb0:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800bdb4:	4629      	mov	r1, r5
 800bdb6:	f8c3 9258 	str.w	r9, [r3, #600]	; 0x258
 800bdba:	f8c3 9248 	str.w	r9, [r3, #584]	; 0x248
 800bdbe:	f8c3 9238 	str.w	r9, [r3, #568]	; 0x238
 800bdc2:	f44f 72b4 	mov.w	r2, #360	; 0x168
 800bdc6:	4640      	mov	r0, r8
 800bdc8:	f006 ff80 	bl	8012ccc <memset>
 800bdcc:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800bdd0:	2700      	movs	r7, #0
 800bdd2:	4629      	mov	r1, r5
 800bdd4:	f8c3 73c4 	str.w	r7, [r3, #964]	; 0x3c4
 800bdd8:	f8c3 73c8 	str.w	r7, [r3, #968]	; 0x3c8
 800bddc:	f8c3 73cc 	str.w	r7, [r3, #972]	; 0x3cc
 800bde0:	f8c3 73d0 	str.w	r7, [r3, #976]	; 0x3d0
 800bde4:	2230      	movs	r2, #48	; 0x30
 800bde6:	f503 7075 	add.w	r0, r3, #980	; 0x3d4
 800bdea:	f006 ff6f 	bl	8012ccc <memset>
 800bdee:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800bdf2:	f8dd 06d0 	ldr.w	r0, [sp, #1744]	; 0x6d0
 800bdf6:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800bdfa:	f203 4104 	addw	r1, r3, #1028	; 0x404
 800bdfe:	f503 6582 	add.w	r5, r3, #1040	; 0x410
 800be02:	f203 4614 	addw	r6, r3, #1044	; 0x414
 800be06:	f503 6a81 	add.w	sl, r3, #1032	; 0x408
 800be0a:	f203 4b0c 	addw	fp, r3, #1036	; 0x40c
 800be0e:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 800be12:	932b      	str	r3, [sp, #172]	; 0xac
 800be14:	f500 6384 	add.w	r3, r0, #1056	; 0x420
 800be18:	f200 4024 	addw	r0, r0, #1060	; 0x424
 800be1c:	9036      	str	r0, [sp, #216]	; 0xd8
 800be1e:	f8dd 06d0 	ldr.w	r0, [sp, #1744]	; 0x6d0
 800be22:	600f      	str	r7, [r1, #0]
 800be24:	f500 6085 	add.w	r0, r0, #1064	; 0x428
 800be28:	9037      	str	r0, [sp, #220]	; 0xdc
 800be2a:	f8dd 06d0 	ldr.w	r0, [sp, #1744]	; 0x6d0
 800be2e:	f8ca 7000 	str.w	r7, [sl]
 800be32:	f200 4c2c 	addw	ip, r0, #1068	; 0x42c
 800be36:	f8dd 06d0 	ldr.w	r0, [sp, #1744]	; 0x6d0
 800be3a:	f8cd c0e0 	str.w	ip, [sp, #224]	; 0xe0
 800be3e:	f500 6c86 	add.w	ip, r0, #1072	; 0x430
 800be42:	f8dd 06d0 	ldr.w	r0, [sp, #1744]	; 0x6d0
 800be46:	f8cd c078 	str.w	ip, [sp, #120]	; 0x78
 800be4a:	f200 4c34 	addw	ip, r0, #1076	; 0x434
 800be4e:	f8dd 06d0 	ldr.w	r0, [sp, #1744]	; 0x6d0
 800be52:	f8cb 7000 	str.w	r7, [fp]
 800be56:	953a      	str	r5, [sp, #232]	; 0xe8
 800be58:	602f      	str	r7, [r5, #0]
 800be5a:	f202 421c 	addw	r2, r2, #1052	; 0x41c
 800be5e:	9d2b      	ldr	r5, [sp, #172]	; 0xac
 800be60:	9235      	str	r2, [sp, #212]	; 0xd4
 800be62:	f8cd c07c 	str.w	ip, [sp, #124]	; 0x7c
 800be66:	f500 6c87 	add.w	ip, r0, #1080	; 0x438
 800be6a:	f8dd 06d0 	ldr.w	r0, [sp, #1744]	; 0x6d0
 800be6e:	6037      	str	r7, [r6, #0]
 800be70:	602f      	str	r7, [r5, #0]
 800be72:	9d35      	ldr	r5, [sp, #212]	; 0xd4
 800be74:	9121      	str	r1, [sp, #132]	; 0x84
 800be76:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800be7a:	f8cd c0c0 	str.w	ip, [sp, #192]	; 0xc0
 800be7e:	f50d 61d5 	add.w	r1, sp, #1704	; 0x6a8
 800be82:	f200 4c3c 	addw	ip, r0, #1084	; 0x43c
 800be86:	602f      	str	r7, [r5, #0]
 800be88:	e9d1 0100 	ldrd	r0, r1, [r1]
 800be8c:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
 800be90:	601a      	str	r2, [r3, #0]
 800be92:	9634      	str	r6, [sp, #208]	; 0xd0
 800be94:	9b36      	ldr	r3, [sp, #216]	; 0xd8
 800be96:	601f      	str	r7, [r3, #0]
 800be98:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800be9a:	601f      	str	r7, [r3, #0]
 800be9c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800be9e:	601f      	str	r7, [r3, #0]
 800bea0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800bea2:	601f      	str	r7, [r3, #0]
 800bea4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800bea6:	601f      	str	r7, [r3, #0]
 800bea8:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 800beaa:	601f      	str	r7, [r3, #0]
 800beac:	f8cc 9000 	str.w	r9, [ip]
 800beb0:	f7f4 fe3e 	bl	8000b30 <__aeabi_d2f>
 800beb4:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800beb8:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 800bff8 <m_kalman_3gyro.isra.0.constprop.0+0x1758>
 800bebc:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800bec0:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800bec4:	f8dd 56d0 	ldr.w	r5, [sp, #1744]	; 0x6d0
 800bec8:	ee0b 0a10 	vmov	s22, r0
 800becc:	f501 6189 	add.w	r1, r1, #1096	; 0x448
 800bed0:	f8dd 06d0 	ldr.w	r0, [sp, #1744]	; 0x6d0
 800bed4:	9119      	str	r1, [sp, #100]	; 0x64
 800bed6:	ee2b 7a07 	vmul.f32	s14, s22, s14
 800beda:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800bede:	ed83 7a00 	vstr	s14, [r3]
 800bee2:	f202 4244 	addw	r2, r2, #1092	; 0x444
 800bee6:	9312      	str	r3, [sp, #72]	; 0x48
 800bee8:	f200 404c 	addw	r0, r0, #1100	; 0x44c
 800beec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800beee:	901a      	str	r0, [sp, #104]	; 0x68
 800bef0:	6017      	str	r7, [r2, #0]
 800bef2:	f8c3 9000 	str.w	r9, [r3]
 800bef6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800bef8:	9220      	str	r2, [sp, #128]	; 0x80
 800befa:	601f      	str	r7, [r3, #0]
 800befc:	f505 668a 	add.w	r6, r5, #1104	; 0x450
 800bf00:	2000      	movs	r0, #0
 800bf02:	2100      	movs	r1, #0
 800bf04:	f505 658b 	add.w	r5, r5, #1112	; 0x458
 800bf08:	2232      	movs	r2, #50	; 0x32
 800bf0a:	2300      	movs	r3, #0
 800bf0c:	e9c6 0100 	strd	r0, r1, [r6]
 800bf10:	e9c5 2300 	strd	r2, r3, [r5]
 800bf14:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bf16:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800bf1a:	ab70      	add	r3, sp, #448	; 0x1c0
 800bf1c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800bf20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bf22:	ca07      	ldmia	r2, {r0, r1, r2}
 800bf24:	ad73      	add	r5, sp, #460	; 0x1cc
 800bf26:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800bf2a:	9a08      	ldr	r2, [sp, #32]
 800bf2c:	edd3 7a00 	vldr	s15, [r3]
 800bf30:	f8d3 9004 	ldr.w	r9, [r3, #4]
 800bf34:	f8d3 e008 	ldr.w	lr, [r3, #8]
 800bf38:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 800bf3c:	691f      	ldr	r7, [r3, #16]
 800bf3e:	695e      	ldr	r6, [r3, #20]
 800bf40:	ca07      	ldmia	r2, {r0, r1, r2}
 800bf42:	ad76      	add	r5, sp, #472	; 0x1d8
 800bf44:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800bf48:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800bf4c:	699d      	ldr	r5, [r3, #24]
 800bf4e:	69d8      	ldr	r0, [r3, #28]
 800bf50:	6a19      	ldr	r1, [r3, #32]
 800bf52:	f502 628c 	add.w	r2, r2, #1120	; 0x460
 800bf56:	9210      	str	r2, [sp, #64]	; 0x40
 800bf58:	4613      	mov	r3, r2
 800bf5a:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800bf5e:	f602 0298 	addw	r2, r2, #2200	; 0x898
 800bf62:	edc3 7a00 	vstr	s15, [r3]
 800bf66:	f8c3 9004 	str.w	r9, [r3, #4]
 800bf6a:	f8c3 e008 	str.w	lr, [r3, #8]
 800bf6e:	f8c3 c00c 	str.w	ip, [r3, #12]
 800bf72:	611f      	str	r7, [r3, #16]
 800bf74:	615e      	str	r6, [r3, #20]
 800bf76:	619d      	str	r5, [r3, #24]
 800bf78:	61d8      	str	r0, [r3, #28]
 800bf7a:	6219      	str	r1, [r3, #32]
 800bf7c:	3324      	adds	r3, #36	; 0x24
 800bf7e:	4293      	cmp	r3, r2
 800bf80:	d1ef      	bne.n	800bf62 <m_kalman_3gyro.isra.0.constprop.0+0x16c2>
 800bf82:	f8dd 26b0 	ldr.w	r2, [sp, #1712]	; 0x6b0
 800bf86:	6812      	ldr	r2, [r2, #0]
 800bf88:	601a      	str	r2, [r3, #0]
 800bf8a:	f8dd 36b0 	ldr.w	r3, [sp, #1712]	; 0x6b0
 800bf8e:	685a      	ldr	r2, [r3, #4]
 800bf90:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800bf94:	f603 039c 	addw	r3, r3, #2204	; 0x89c
 800bf98:	601a      	str	r2, [r3, #0]
 800bf9a:	f8dd 36b0 	ldr.w	r3, [sp, #1712]	; 0x6b0
 800bf9e:	6899      	ldr	r1, [r3, #8]
 800bfa0:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800bfa4:	f503 620a 	add.w	r2, r3, #2208	; 0x8a0
 800bfa8:	2300      	movs	r3, #0
 800bfaa:	6011      	str	r1, [r2, #0]
 800bfac:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800bfb0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800bfb4:	f881 38a4 	strb.w	r3, [r1, #2212]	; 0x8a4
 800bfb8:	f8c1 38a6 	str.w	r3, [r1, #2214]	; 0x8a6
 800bfbc:	f881 38ad 	strb.w	r3, [r1, #2221]	; 0x8ad
 800bfc0:	f881 38ae 	strb.w	r3, [r1, #2222]	; 0x8ae
 800bfc4:	f8c1 38b0 	str.w	r3, [r1, #2224]	; 0x8b0
 800bfc8:	f8a1 28aa 	strh.w	r2, [r1, #2218]	; 0x8aa
 800bfcc:	f7fe bdcd 	b.w	800ab6a <m_kalman_3gyro.isra.0.constprop.0+0x2ca>
 800bfd0:	4f0a      	ldr	r7, [pc, #40]	; (800bffc <m_kalman_3gyro.isra.0.constprop.0+0x175c>)
 800bfd2:	2600      	movs	r6, #0
 800bfd4:	e42a      	b.n	800b82c <m_kalman_3gyro.isra.0.constprop.0+0xf8c>
 800bfd6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800bfd8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800bfdc:	edc3 7a00 	vstr	s15, [r3]
 800bfe0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800bfe2:	eeb0 6a67 	vmov.f32	s12, s15
 800bfe6:	edc3 7a00 	vstr	s15, [r3]
 800bfea:	f7ff bbc7 	b.w	800b77c <m_kalman_3gyro.isra.0.constprop.0+0xedc>
 800bfee:	bf00      	nop
 800bff0:	3f666666 	.word	0x3f666666
 800bff4:	40a00000 	.word	0x40a00000
 800bff8:	3ca3d70a 	.word	0x3ca3d70a
 800bffc:	3ff00000 	.word	0x3ff00000
 800c000:	00000000 	.word	0x00000000
 800c004:	3d088889 	.word	0x3d088889
 800c008:	42480000 	.word	0x42480000
 800c00c:	3c23d70a 	.word	0x3c23d70a
 800c010:	eef7 ba00 	vmov.f32	s23, #112	; 0x3f800000  1.0
 800c014:	ed5f 7a06 	vldr	s15, [pc, #-24]	; 800c000 <m_kalman_3gyro.isra.0.constprop.0+0x1760>
 800c018:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800c01c:	9a2f      	ldr	r2, [sp, #188]	; 0xbc
 800c01e:	edc3 7af5 	vstr	s15, [r3, #980]	; 0x3d4
 800c022:	edc3 7af6 	vstr	s15, [r3, #984]	; 0x3d8
 800c026:	edc3 7af7 	vstr	s15, [r3, #988]	; 0x3dc
 800c02a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c02c:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800c030:	eeb0 7a67 	vmov.f32	s14, s15
 800c034:	eef0 6a67 	vmov.f32	s13, s15
 800c038:	eeb0 6a67 	vmov.f32	s12, s15
 800c03c:	461c      	mov	r4, r3
 800c03e:	f503 6587 	add.w	r5, r3, #1080	; 0x438
 800c042:	edd3 7a06 	vldr	s15, [r3, #24]
 800c046:	edd2 5a00 	vldr	s11, [r2]
 800c04a:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800c04e:	3324      	adds	r3, #36	; 0x24
 800c050:	ee36 6a27 	vadd.f32	s12, s12, s15
 800c054:	320c      	adds	r2, #12
 800c056:	ed81 6af5 	vstr	s12, [r1, #980]	; 0x3d4
 800c05a:	ed53 7a02 	vldr	s15, [r3, #-8]
 800c05e:	ed52 5a02 	vldr	s11, [r2, #-8]
 800c062:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800c066:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800c06a:	edc1 6af6 	vstr	s13, [r1, #984]	; 0x3d8
 800c06e:	ed53 7a01 	vldr	s15, [r3, #-4]
 800c072:	ed52 5a01 	vldr	s11, [r2, #-4]
 800c076:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800c07a:	429d      	cmp	r5, r3
 800c07c:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c080:	ed81 7af7 	vstr	s14, [r1, #988]	; 0x3dc
 800c084:	d1dd      	bne.n	800c042 <m_kalman_3gyro.isra.0.constprop.0+0x17a2>
 800c086:	ed5f 7a21 	vldr	s15, [pc, #-132]	; 800c004 <m_kalman_3gyro.isra.0.constprop.0+0x1764>
 800c08a:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800c08e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800c090:	ee26 6a27 	vmul.f32	s12, s12, s15
 800c094:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800c098:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c09c:	ed83 6af5 	vstr	s12, [r3, #980]	; 0x3d4
 800c0a0:	edc3 6af6 	vstr	s13, [r3, #984]	; 0x3d8
 800c0a4:	ed83 7af7 	vstr	s14, [r3, #988]	; 0x3dc
 800c0a8:	f503 6305 	add.w	r3, r3, #2128	; 0x850
 800c0ac:	681a      	ldr	r2, [r3, #0]
 800c0ae:	6859      	ldr	r1, [r3, #4]
 800c0b0:	625a      	str	r2, [r3, #36]	; 0x24
 800c0b2:	689a      	ldr	r2, [r3, #8]
 800c0b4:	6299      	str	r1, [r3, #40]	; 0x28
 800c0b6:	62da      	str	r2, [r3, #44]	; 0x2c
 800c0b8:	68d9      	ldr	r1, [r3, #12]
 800c0ba:	691a      	ldr	r2, [r3, #16]
 800c0bc:	6319      	str	r1, [r3, #48]	; 0x30
 800c0be:	635a      	str	r2, [r3, #52]	; 0x34
 800c0c0:	6959      	ldr	r1, [r3, #20]
 800c0c2:	699a      	ldr	r2, [r3, #24]
 800c0c4:	6399      	str	r1, [r3, #56]	; 0x38
 800c0c6:	63da      	str	r2, [r3, #60]	; 0x3c
 800c0c8:	69d9      	ldr	r1, [r3, #28]
 800c0ca:	6a1a      	ldr	r2, [r3, #32]
 800c0cc:	6419      	str	r1, [r3, #64]	; 0x40
 800c0ce:	645a      	str	r2, [r3, #68]	; 0x44
 800c0d0:	3b24      	subs	r3, #36	; 0x24
 800c0d2:	4298      	cmp	r0, r3
 800c0d4:	d1ea      	bne.n	800c0ac <m_kalman_3gyro.isra.0.constprop.0+0x180c>
 800c0d6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800c0d8:	9910      	ldr	r1, [sp, #64]	; 0x40
 800c0da:	6813      	ldr	r3, [r2, #0]
 800c0dc:	600b      	str	r3, [r1, #0]
 800c0de:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c0e0:	981c      	ldr	r0, [sp, #112]	; 0x70
 800c0e2:	680b      	ldr	r3, [r1, #0]
 800c0e4:	6003      	str	r3, [r0, #0]
 800c0e6:	9808      	ldr	r0, [sp, #32]
 800c0e8:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800c0ea:	6803      	ldr	r3, [r0, #0]
 800c0ec:	6033      	str	r3, [r6, #0]
 800c0ee:	9e31      	ldr	r6, [sp, #196]	; 0xc4
 800c0f0:	6853      	ldr	r3, [r2, #4]
 800c0f2:	6033      	str	r3, [r6, #0]
 800c0f4:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800c0f6:	684b      	ldr	r3, [r1, #4]
 800c0f8:	6033      	str	r3, [r6, #0]
 800c0fa:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800c0fc:	6843      	ldr	r3, [r0, #4]
 800c0fe:	6033      	str	r3, [r6, #0]
 800c100:	6893      	ldr	r3, [r2, #8]
 800c102:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800c104:	6013      	str	r3, [r2, #0]
 800c106:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 800c108:	688b      	ldr	r3, [r1, #8]
 800c10a:	6013      	str	r3, [r2, #0]
 800c10c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800c10e:	6883      	ldr	r3, [r0, #8]
 800c110:	6013      	str	r3, [r2, #0]
 800c112:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c114:	2b02      	cmp	r3, #2
 800c116:	f001 81a7 	beq.w	800d468 <m_kalman_3gyro.isra.0.constprop.0+0x2bc8>
 800c11a:	eddd 7a0d 	vldr	s15, [sp, #52]	; 0x34
 800c11e:	ed9d 7a0c 	vldr	s14, [sp, #48]	; 0x30
 800c122:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c126:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c12a:	f301 8544 	bgt.w	800dbb6 <m_kalman_3gyro.isra.0.constprop.0+0x3316>
 800c12e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c130:	2b00      	cmp	r3, #0
 800c132:	f041 854c 	bne.w	800dbce <m_kalman_3gyro.isra.0.constprop.0+0x332e>
 800c136:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800c13a:	f8dd 06d0 	ldr.w	r0, [sp, #1744]	; 0x6d0
 800c13e:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800c142:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 800c146:	f8d1 10a0 	ldr.w	r1, [r1, #160]	; 0xa0
 800c14a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800c14e:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
 800c152:	f890 2030 	ldrb.w	r2, [r0, #48]	; 0x30
 800c156:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
 800c15a:	2300      	movs	r3, #0
 800c15c:	67c1      	str	r1, [r0, #124]	; 0x7c
 800c15e:	f8a0 3202 	strh.w	r3, [r0, #514]	; 0x202
 800c162:	f880 3204 	strb.w	r3, [r0, #516]	; 0x204
 800c166:	f8c0 345c 	str.w	r3, [r0, #1116]	; 0x45c
 800c16a:	2a00      	cmp	r2, #0
 800c16c:	f001 8171 	beq.w	800d452 <m_kalman_3gyro.isra.0.constprop.0+0x2bb2>
 800c170:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
 800c174:	f50d 7902 	add.w	r9, sp, #520	; 0x208
 800c178:	ed5f 7a5d 	vldr	s15, [pc, #-372]	; 800c008 <m_kalman_3gyro.isra.0.constprop.0+0x1768>
 800c17c:	eef4 aae7 	vcmpe.f32	s21, s15
 800c180:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c184:	f2c1 80e3 	blt.w	800d34e <m_kalman_3gyro.isra.0.constprop.0+0x2aae>
 800c188:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800c18c:	2300      	movs	r3, #0
 800c18e:	f8a2 3202 	strh.w	r3, [r2, #514]	; 0x202
 800c192:	f882 3204 	strb.w	r3, [r2, #516]	; 0x204
 800c196:	f8c2 3458 	str.w	r3, [r2, #1112]	; 0x458
 800c19a:	f8dd 3688 	ldr.w	r3, [sp, #1672]	; 0x688
 800c19e:	9920      	ldr	r1, [sp, #128]	; 0x80
 800c1a0:	edd3 7a08 	vldr	s15, [r3, #32]
 800c1a4:	edd3 6a06 	vldr	s13, [r3, #24]
 800c1a8:	ed93 7a07 	vldr	s14, [r3, #28]
 800c1ac:	f8dd 2688 	ldr.w	r2, [sp, #1672]	; 0x688
 800c1b0:	ee66 6aaa 	vmul.f32	s13, s13, s21
 800c1b4:	ee27 7a2a 	vmul.f32	s14, s14, s21
 800c1b8:	ee67 aaaa 	vmul.f32	s21, s15, s21
 800c1bc:	edc3 6a06 	vstr	s13, [r3, #24]
 800c1c0:	ed83 7a07 	vstr	s14, [r3, #28]
 800c1c4:	edc3 aa08 	vstr	s21, [r3, #32]
 800c1c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c1ca:	edd1 7a00 	vldr	s15, [r1]
 800c1ce:	ed93 6a00 	vldr	s12, [r3]
 800c1d2:	ed92 7a00 	vldr	s14, [r2]
 800c1d6:	edd2 6a01 	vldr	s13, [r2, #4]
 800c1da:	ee26 6a27 	vmul.f32	s12, s12, s15
 800c1de:	edd2 7a02 	vldr	s15, [r2, #8]
 800c1e2:	ee27 7a06 	vmul.f32	s14, s14, s12
 800c1e6:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 800c1ea:	ed82 7a00 	vstr	s14, [r2]
 800c1ee:	ed93 6a00 	vldr	s12, [r3]
 800c1f2:	ed91 7a00 	vldr	s14, [r1]
 800c1f6:	f8dd 2688 	ldr.w	r2, [sp, #1672]	; 0x688
 800c1fa:	ee26 6a07 	vmul.f32	s12, s12, s14
 800c1fe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c202:	ee66 6a86 	vmul.f32	s13, s13, s12
 800c206:	ee38 7a07 	vadd.f32	s14, s16, s14
 800c20a:	edc2 6a01 	vstr	s13, [r2, #4]
 800c20e:	ed93 6a00 	vldr	s12, [r3]
 800c212:	edd1 6a00 	vldr	s13, [r1]
 800c216:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800c218:	ee66 6a86 	vmul.f32	s13, s13, s12
 800c21c:	ee85 6a87 	vdiv.f32	s12, s11, s14
 800c220:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c224:	edc2 7a02 	vstr	s15, [r2, #8]
 800c228:	f8dd 2688 	ldr.w	r2, [sp, #1672]	; 0x688
 800c22c:	edd3 7a00 	vldr	s15, [r3]
 800c230:	edd2 6a03 	vldr	s13, [r2, #12]
 800c234:	ed92 7a04 	vldr	s14, [r2, #16]
 800c238:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800c23c:	edd2 7a09 	vldr	s15, [r2, #36]	; 0x24
 800c240:	edc2 6a03 	vstr	s13, [r2, #12]
 800c244:	edd3 6a00 	vldr	s13, [r3]
 800c248:	f8dd 2688 	ldr.w	r2, [sp, #1672]	; 0x688
 800c24c:	ee27 7a26 	vmul.f32	s14, s14, s13
 800c250:	edd2 6a05 	vldr	s13, [r2, #20]
 800c254:	ed82 7a04 	vstr	s14, [r2, #16]
 800c258:	ed93 7a00 	vldr	s14, [r3]
 800c25c:	f8dd 368c 	ldr.w	r3, [sp, #1676]	; 0x68c
 800c260:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800c264:	ee66 6a87 	vmul.f32	s13, s13, s14
 800c268:	ee27 7a88 	vmul.f32	s14, s15, s16
 800c26c:	ed5f 7a99 	vldr	s15, [pc, #-612]	; 800c00c <m_kalman_3gyro.isra.0.constprop.0+0x176c>
 800c270:	edc2 6a05 	vstr	s13, [r2, #20]
 800c274:	ed82 7a09 	vstr	s14, [r2, #36]	; 0x24
 800c278:	eeb4 6ae7 	vcmpe.f32	s12, s15
 800c27c:	ed93 7a06 	vldr	s14, [r3, #24]
 800c280:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c284:	bfa8      	it	ge
 800c286:	eef0 7a46 	vmovge.f32	s15, s12
 800c28a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c28e:	ed83 7a06 	vstr	s14, [r3, #24]
 800c292:	ed92 7a0a 	vldr	s14, [r2, #40]	; 0x28
 800c296:	f8dd 368c 	ldr.w	r3, [sp, #1676]	; 0x68c
 800c29a:	ee37 7a07 	vadd.f32	s14, s14, s14
 800c29e:	ee27 7a08 	vmul.f32	s14, s14, s16
 800c2a2:	ed82 7a0a 	vstr	s14, [r2, #40]	; 0x28
 800c2a6:	ed93 7a07 	vldr	s14, [r3, #28]
 800c2aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c2ae:	ed83 7a07 	vstr	s14, [r3, #28]
 800c2b2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c2b4:	ed92 7a0b 	vldr	s14, [r2, #44]	; 0x2c
 800c2b8:	edd3 6a00 	vldr	s13, [r3]
 800c2bc:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800c2be:	ee27 7a26 	vmul.f32	s14, s14, s13
 800c2c2:	ed82 7a0b 	vstr	s14, [r2, #44]	; 0x2c
 800c2c6:	b3cb      	cbz	r3, 800c33c <m_kalman_3gyro.isra.0.constprop.0+0x1a9c>
 800c2c8:	ed92 7a03 	vldr	s14, [r2, #12]
 800c2cc:	f8dd 368c 	ldr.w	r3, [sp, #1676]	; 0x68c
 800c2d0:	ee27 7a08 	vmul.f32	s14, s14, s16
 800c2d4:	ed82 7a03 	vstr	s14, [r2, #12]
 800c2d8:	ed93 7a00 	vldr	s14, [r3]
 800c2dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c2e0:	ed83 7a00 	vstr	s14, [r3]
 800c2e4:	ed92 7a04 	vldr	s14, [r2, #16]
 800c2e8:	f8dd 368c 	ldr.w	r3, [sp, #1676]	; 0x68c
 800c2ec:	ee27 7a08 	vmul.f32	s14, s14, s16
 800c2f0:	ed82 7a04 	vstr	s14, [r2, #16]
 800c2f4:	ed93 7a01 	vldr	s14, [r3, #4]
 800c2f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c2fc:	ed83 7a01 	vstr	s14, [r3, #4]
 800c300:	ed92 7a05 	vldr	s14, [r2, #20]
 800c304:	f8dd 368c 	ldr.w	r3, [sp, #1676]	; 0x68c
 800c308:	ee27 7a08 	vmul.f32	s14, s14, s16
 800c30c:	ed82 7a05 	vstr	s14, [r2, #20]
 800c310:	ed93 7a02 	vldr	s14, [r3, #8]
 800c314:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c318:	ed83 7a02 	vstr	s14, [r3, #8]
 800c31c:	ed92 7a0a 	vldr	s14, [r2, #40]	; 0x28
 800c320:	f8dd 368c 	ldr.w	r3, [sp, #1676]	; 0x68c
 800c324:	ee37 7a07 	vadd.f32	s14, s14, s14
 800c328:	ee27 8a08 	vmul.f32	s16, s14, s16
 800c32c:	ed82 8a0a 	vstr	s16, [r2, #40]	; 0x28
 800c330:	ed93 7a07 	vldr	s14, [r3, #28]
 800c334:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c338:	edc3 7a07 	vstr	s15, [r3, #28]
 800c33c:	f8dd 368c 	ldr.w	r3, [sp, #1676]	; 0x68c
 800c340:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800c344:	edd3 7a00 	vldr	s15, [r3]
 800c348:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800c34c:	ed9d 6a2e 	vldr	s12, [sp, #184]	; 0xb8
 800c350:	ed93 7a2e 	vldr	s14, [r3, #184]	; 0xb8
 800c354:	eddd 5a2d 	vldr	s11, [sp, #180]	; 0xb4
 800c358:	ed89 6a01 	vstr	s12, [r9, #4]
 800c35c:	eea7 7aa7 	vfma.f32	s14, s15, s15
 800c360:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 800c364:	ed83 7a2e 	vstr	s14, [r3, #184]	; 0xb8
 800c368:	f8dd 368c 	ldr.w	r3, [sp, #1676]	; 0x68c
 800c36c:	edc9 5a06 	vstr	s11, [r9, #24]
 800c370:	ed93 7a01 	vldr	s14, [r3, #4]
 800c374:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800c378:	eee7 7a07 	vfma.f32	s15, s14, s14
 800c37c:	ed93 7a42 	vldr	s14, [r3, #264]	; 0x108
 800c380:	edc3 7a38 	vstr	s15, [r3, #224]	; 0xe0
 800c384:	f8dd 368c 	ldr.w	r3, [sp, #1676]	; 0x68c
 800c388:	edd3 6a02 	vldr	s13, [r3, #8]
 800c38c:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800c390:	eea6 7aa6 	vfma.f32	s14, s13, s13
 800c394:	edd3 7a4c 	vldr	s15, [r3, #304]	; 0x130
 800c398:	ed82 7a42 	vstr	s14, [r2, #264]	; 0x108
 800c39c:	f8dd 268c 	ldr.w	r2, [sp, #1676]	; 0x68c
 800c3a0:	ed92 7a03 	vldr	s14, [r2, #12]
 800c3a4:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800c3a8:	eee7 7a07 	vfma.f32	s15, s14, s14
 800c3ac:	2300      	movs	r3, #0
 800c3ae:	f8c9 3000 	str.w	r3, [r9]
 800c3b2:	ed92 7a56 	vldr	s14, [r2, #344]	; 0x158
 800c3b6:	edc2 7a4c 	vstr	s15, [r2, #304]	; 0x130
 800c3ba:	f8dd 268c 	ldr.w	r2, [sp, #1676]	; 0x68c
 800c3be:	eef1 6a46 	vneg.f32	s13, s12
 800c3c2:	edc9 6a03 	vstr	s13, [r9, #12]
 800c3c6:	edd2 6a04 	vldr	s13, [r2, #16]
 800c3ca:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800c3ce:	eea6 7aa6 	vfma.f32	s14, s13, s13
 800c3d2:	edd2 7a60 	vldr	s15, [r2, #384]	; 0x180
 800c3d6:	edd2 6a6a 	vldr	s13, [r2, #424]	; 0x1a8
 800c3da:	ed82 7a56 	vstr	s14, [r2, #344]	; 0x158
 800c3de:	f8dd 268c 	ldr.w	r2, [sp, #1676]	; 0x68c
 800c3e2:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800c3e6:	ed92 7a05 	vldr	s14, [r2, #20]
 800c3ea:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800c3ee:	ed9d 5a2c 	vldr	s10, [sp, #176]	; 0xb0
 800c3f2:	f8c9 3010 	str.w	r3, [r9, #16]
 800c3f6:	eee7 7a07 	vfma.f32	s15, s14, s14
 800c3fa:	ed92 7a74 	vldr	s14, [r2, #464]	; 0x1d0
 800c3fe:	edc2 7a60 	vstr	s15, [r2, #384]	; 0x180
 800c402:	f8dd 268c 	ldr.w	r2, [sp, #1676]	; 0x68c
 800c406:	ed92 6a06 	vldr	s12, [r2, #24]
 800c40a:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800c40e:	eee6 6a06 	vfma.f32	s13, s12, s12
 800c412:	edd2 7a7e 	vldr	s15, [r2, #504]	; 0x1f8
 800c416:	edc2 6a6a 	vstr	s13, [r2, #424]	; 0x1a8
 800c41a:	f8dd 268c 	ldr.w	r2, [sp, #1676]	; 0x68c
 800c41e:	edd2 6a07 	vldr	s13, [r2, #28]
 800c422:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800c426:	eea6 7aa6 	vfma.f32	s14, s13, s13
 800c42a:	eeb1 6a65 	vneg.f32	s12, s11
 800c42e:	ed82 7a74 	vstr	s14, [r2, #464]	; 0x1d0
 800c432:	f8dd 268c 	ldr.w	r2, [sp, #1676]	; 0x68c
 800c436:	ed92 7a08 	vldr	s14, [r2, #32]
 800c43a:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800c43e:	eee7 7a07 	vfma.f32	s15, s14, s14
 800c442:	eef1 5a45 	vneg.f32	s11, s10
 800c446:	edc2 7a7e 	vstr	s15, [r2, #504]	; 0x1f8
 800c44a:	f8dd 2698 	ldr.w	r2, [sp, #1688]	; 0x698
 800c44e:	edc9 5a07 	vstr	s11, [r9, #28]
 800c452:	7812      	ldrb	r2, [r2, #0]
 800c454:	f881 21fc 	strb.w	r2, [r1, #508]	; 0x1fc
 800c458:	f8dd 2698 	ldr.w	r2, [sp, #1688]	; 0x698
 800c45c:	7812      	ldrb	r2, [r2, #0]
 800c45e:	f881 21fd 	strb.w	r2, [r1, #509]	; 0x1fd
 800c462:	f881 21fe 	strb.w	r2, [r1, #510]	; 0x1fe
 800c466:	f8dd 2698 	ldr.w	r2, [sp, #1688]	; 0x698
 800c46a:	7852      	ldrb	r2, [r2, #1]
 800c46c:	f881 21ff 	strb.w	r2, [r1, #511]	; 0x1ff
 800c470:	f881 2200 	strb.w	r2, [r1, #512]	; 0x200
 800c474:	f8dd 2698 	ldr.w	r2, [sp, #1688]	; 0x698
 800c478:	f8c9 3020 	str.w	r3, [r9, #32]
 800c47c:	938b      	str	r3, [sp, #556]	; 0x22c
 800c47e:	938f      	str	r3, [sp, #572]	; 0x23c
 800c480:	9393      	str	r3, [sp, #588]	; 0x24c
 800c482:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800c484:	7852      	ldrb	r2, [r2, #1]
 800c486:	ed89 6a02 	vstr	s12, [r9, #8]
 800c48a:	eef1 6a49 	vneg.f32	s13, s18
 800c48e:	eeb1 7a69 	vneg.f32	s14, s19
 800c492:	eef1 7a68 	vneg.f32	s15, s17
 800c496:	ed89 5a05 	vstr	s10, [r9, #20]
 800c49a:	ed8d 9a91 	vstr	s18, [sp, #580]	; 0x244
 800c49e:	edcd 6a8d 	vstr	s13, [sp, #564]	; 0x234
 800c4a2:	edcd 9a8c 	vstr	s19, [sp, #560]	; 0x230
 800c4a6:	ed8d 7a8e 	vstr	s14, [sp, #568]	; 0x238
 800c4aa:	edcd 8a90 	vstr	s17, [sp, #576]	; 0x240
 800c4ae:	edcd 7a92 	vstr	s15, [sp, #584]	; 0x248
 800c4b2:	f881 2201 	strb.w	r2, [r1, #513]	; 0x201
 800c4b6:	b183      	cbz	r3, 800c4da <m_kalman_3gyro.isra.0.constprop.0+0x1c3a>
 800c4b8:	b17a      	cbz	r2, 800c4da <m_kalman_3gyro.isra.0.constprop.0+0x1c3a>
 800c4ba:	9b34      	ldr	r3, [sp, #208]	; 0xd0
 800c4bc:	ed93 7a00 	vldr	s14, [r3]
 800c4c0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800c4c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c4c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4cc:	f341 86f5 	ble.w	800e2ba <m_kalman_3gyro.isra.0.constprop.0+0x3a1a>
 800c4d0:	2300      	movs	r3, #0
 800c4d2:	f881 31ff 	strb.w	r3, [r1, #511]	; 0x1ff
 800c4d6:	f8a1 3200 	strh.w	r3, [r1, #512]	; 0x200
 800c4da:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c4dc:	edd3 7a00 	vldr	s15, [r3]
 800c4e0:	eef4 7aca 	vcmpe.f32	s15, s20
 800c4e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4e8:	f2c0 86ae 	blt.w	800d248 <m_kalman_3gyro.isra.0.constprop.0+0x29a8>
 800c4ec:	f50d 63d5 	add.w	r3, sp, #1704	; 0x6a8
 800c4f0:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c4f4:	2200      	movs	r2, #0
 800c4f6:	2300      	movs	r3, #0
 800c4f8:	f7f4 fab2 	bl	8000a60 <__aeabi_dcmpgt>
 800c4fc:	2800      	cmp	r0, #0
 800c4fe:	f000 86a3 	beq.w	800d248 <m_kalman_3gyro.isra.0.constprop.0+0x29a8>
 800c502:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800c506:	2300      	movs	r3, #0
 800c508:	f8a2 31fc 	strh.w	r3, [r2, #508]	; 0x1fc
 800c50c:	f882 31fe 	strb.w	r3, [r2, #510]	; 0x1fe
 800c510:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800c514:	edd2 7a24 	vldr	s15, [r2, #144]	; 0x90
 800c518:	f882 3207 	strb.w	r3, [r2, #519]	; 0x207
 800c51c:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800c520:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c528:	f882 3205 	strb.w	r3, [r2, #517]	; 0x205
 800c52c:	dc06      	bgt.n	800c53c <m_kalman_3gyro.isra.0.constprop.0+0x1c9c>
 800c52e:	ed9f 7a65 	vldr	s14, [pc, #404]	; 800c6c4 <m_kalman_3gyro.isra.0.constprop.0+0x1e24>
 800c532:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c53a:	d50a      	bpl.n	800c552 <m_kalman_3gyro.isra.0.constprop.0+0x1cb2>
 800c53c:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800c540:	2300      	movs	r3, #0
 800c542:	f8a2 31fc 	strh.w	r3, [r2, #508]	; 0x1fc
 800c546:	f882 31fe 	strb.w	r3, [r2, #510]	; 0x1fe
 800c54a:	f882 3205 	strb.w	r3, [r2, #517]	; 0x205
 800c54e:	f882 3207 	strb.w	r3, [r2, #519]	; 0x207
 800c552:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c556:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c55a:	eef0 7ae7 	vabs.f32	s15, s15
 800c55e:	ee17 0a90 	vmov	r0, s15
 800c562:	f7f3 ff95 	bl	8000490 <__aeabi_f2d>
 800c566:	f8dd 3688 	ldr.w	r3, [sp, #1672]	; 0x688
 800c56a:	4604      	mov	r4, r0
 800c56c:	6818      	ldr	r0, [r3, #0]
 800c56e:	460d      	mov	r5, r1
 800c570:	f7f3 ff8e 	bl	8000490 <__aeabi_f2d>
 800c574:	4606      	mov	r6, r0
 800c576:	460f      	mov	r7, r1
 800c578:	4620      	mov	r0, r4
 800c57a:	4629      	mov	r1, r5
 800c57c:	4632      	mov	r2, r6
 800c57e:	463b      	mov	r3, r7
 800c580:	f7f4 fa64 	bl	8000a4c <__aeabi_dcmpge>
 800c584:	b908      	cbnz	r0, 800c58a <m_kalman_3gyro.isra.0.constprop.0+0x1cea>
 800c586:	4634      	mov	r4, r6
 800c588:	463d      	mov	r5, r7
 800c58a:	4620      	mov	r0, r4
 800c58c:	4629      	mov	r1, r5
 800c58e:	f7f4 facf 	bl	8000b30 <__aeabi_d2f>
 800c592:	f8dd 3688 	ldr.w	r3, [sp, #1672]	; 0x688
 800c596:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 800c6c8 <m_kalman_3gyro.isra.0.constprop.0+0x1e28>
 800c59a:	6018      	str	r0, [r3, #0]
 800c59c:	6058      	str	r0, [r3, #4]
 800c59e:	6098      	str	r0, [r3, #8]
 800c5a0:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800c5a4:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 800c5a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c5ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c5b0:	f300 8621 	bgt.w	800d1f6 <m_kalman_3gyro.isra.0.constprop.0+0x2956>
 800c5b4:	ed9f 7a45 	vldr	s14, [pc, #276]	; 800c6cc <m_kalman_3gyro.isra.0.constprop.0+0x1e2c>
 800c5b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c5bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c5c0:	f100 8619 	bmi.w	800d1f6 <m_kalman_3gyro.isra.0.constprop.0+0x2956>
 800c5c4:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800c5c8:	ee37 8ac8 	vsub.f32	s16, s15, s16
 800c5cc:	eef0 7ac8 	vabs.f32	s15, s16
 800c5d0:	ee17 0a90 	vmov	r0, s15
 800c5d4:	f7f3 ff5c 	bl	8000490 <__aeabi_f2d>
 800c5d8:	f8dd 3688 	ldr.w	r3, [sp, #1672]	; 0x688
 800c5dc:	4604      	mov	r4, r0
 800c5de:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800c5e0:	460d      	mov	r5, r1
 800c5e2:	f7f3 ff55 	bl	8000490 <__aeabi_f2d>
 800c5e6:	4606      	mov	r6, r0
 800c5e8:	460f      	mov	r7, r1
 800c5ea:	4620      	mov	r0, r4
 800c5ec:	4629      	mov	r1, r5
 800c5ee:	4632      	mov	r2, r6
 800c5f0:	463b      	mov	r3, r7
 800c5f2:	f7f4 fa2b 	bl	8000a4c <__aeabi_dcmpge>
 800c5f6:	2800      	cmp	r0, #0
 800c5f8:	f001 8603 	beq.w	800e202 <m_kalman_3gyro.isra.0.constprop.0+0x3962>
 800c5fc:	4620      	mov	r0, r4
 800c5fe:	4629      	mov	r1, r5
 800c600:	f7f4 fa96 	bl	8000b30 <__aeabi_d2f>
 800c604:	f8dd 3688 	ldr.w	r3, [sp, #1672]	; 0x688
 800c608:	ed93 7a03 	vldr	s14, [r3, #12]
 800c60c:	6298      	str	r0, [r3, #40]	; 0x28
 800c60e:	ee68 7a08 	vmul.f32	s15, s16, s16
 800c612:	ee67 6a07 	vmul.f32	s13, s14, s14
 800c616:	eef4 7ae6 	vcmpe.f32	s15, s13
 800c61a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c61e:	f301 85d6 	bgt.w	800e1ce <m_kalman_3gyro.isra.0.constprop.0+0x392e>
 800c622:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800c626:	eeb4 bae7 	vcmpe.f32	s22, s15
 800c62a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c62e:	f340 85f5 	ble.w	800d21c <m_kalman_3gyro.isra.0.constprop.0+0x297c>
 800c632:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800c636:	2300      	movs	r3, #0
 800c638:	f8a2 31fc 	strh.w	r3, [r2, #508]	; 0x1fc
 800c63c:	f882 31fe 	strb.w	r3, [r2, #510]	; 0x1fe
 800c640:	f8dd 2688 	ldr.w	r2, [sp, #1672]	; 0x688
 800c644:	ed92 7a09 	vldr	s14, [r2, #36]	; 0x24
 800c648:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 800c64c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c650:	ee7b 6a26 	vadd.f32	s13, s22, s13
 800c654:	ee37 7a07 	vadd.f32	s14, s14, s14
 800c658:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800c65c:	ee27 7a26 	vmul.f32	s14, s14, s13
 800c660:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c664:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800c668:	eeb4 bae6 	vcmpe.f32	s22, s13
 800c66c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c670:	ed82 7a09 	vstr	s14, [r2, #36]	; 0x24
 800c674:	edc2 7a0b 	vstr	s15, [r2, #44]	; 0x2c
 800c678:	dd05      	ble.n	800c686 <m_kalman_3gyro.isra.0.constprop.0+0x1de6>
 800c67a:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800c67e:	f882 3205 	strb.w	r3, [r2, #517]	; 0x205
 800c682:	f882 3207 	strb.w	r3, [r2, #519]	; 0x207
 800c686:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800c68a:	f893 38ae 	ldrb.w	r3, [r3, #2222]	; 0x8ae
 800c68e:	2b0e      	cmp	r3, #14
 800c690:	d804      	bhi.n	800c69c <m_kalman_3gyro.isra.0.constprop.0+0x1dfc>
 800c692:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800c696:	3305      	adds	r3, #5
 800c698:	f882 38ae 	strb.w	r3, [r2, #2222]	; 0x8ae
 800c69c:	ab79      	add	r3, sp, #484	; 0x1e4
 800c69e:	9300      	str	r3, [sp, #0]
 800c6a0:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800c6a4:	eddf 8a0a 	vldr	s17, [pc, #40]	; 800c6d0 <m_kalman_3gyro.isra.0.constprop.0+0x1e30>
 800c6a8:	9e03      	ldr	r6, [sp, #12]
 800c6aa:	f8dd 76d0 	ldr.w	r7, [sp, #1744]	; 0x6d0
 800c6ae:	3364      	adds	r3, #100	; 0x64
 800c6b0:	9301      	str	r3, [sp, #4]
 800c6b2:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800c6b6:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800c6ba:	f50d 780b 	add.w	r8, sp, #556	; 0x22c
 800c6be:	9302      	str	r3, [sp, #8]
 800c6c0:	e02a      	b.n	800c718 <m_kalman_3gyro.isra.0.constprop.0+0x1e78>
 800c6c2:	bf00      	nop
 800c6c4:	3e4ccccd 	.word	0x3e4ccccd
 800c6c8:	3f8f5c29 	.word	0x3f8f5c29
 800c6cc:	3f59999a 	.word	0x3f59999a
 800c6d0:	00000000 	.word	0x00000000
 800c6d4:	ed18 da03 	vldr	s26, [r8, #-12]
 800c6d8:	edd8 da00 	vldr	s27, [r8]
 800c6dc:	ed98 ea03 	vldr	s28, [r8, #12]
 800c6e0:	9b02      	ldr	r3, [sp, #8]
 800c6e2:	ee3d da0d 	vadd.f32	s26, s26, s26
 800c6e6:	ee7d daad 	vadd.f32	s27, s27, s27
 800c6ea:	ee3e ea0e 	vadd.f32	s28, s28, s28
 800c6ee:	5d9b      	ldrb	r3, [r3, r6]
 800c6f0:	ed8d da79 	vstr	s26, [sp, #484]	; 0x1e4
 800c6f4:	edcd da7a 	vstr	s27, [sp, #488]	; 0x1e8
 800c6f8:	ed8d ea7b 	vstr	s28, [sp, #492]	; 0x1ec
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	f040 80f1 	bne.w	800c8e4 <m_kalman_3gyro.isra.0.constprop.0+0x2044>
 800c702:	9b00      	ldr	r3, [sp, #0]
 800c704:	3304      	adds	r3, #4
 800c706:	9300      	str	r3, [sp, #0]
 800c708:	9b01      	ldr	r3, [sp, #4]
 800c70a:	3304      	adds	r3, #4
 800c70c:	3601      	adds	r6, #1
 800c70e:	9301      	str	r3, [sp, #4]
 800c710:	f108 0804 	add.w	r8, r8, #4
 800c714:	f109 0904 	add.w	r9, r9, #4
 800c718:	2e02      	cmp	r6, #2
 800c71a:	edcd 8a79 	vstr	s17, [sp, #484]	; 0x1e4
 800c71e:	edcd 8a7a 	vstr	s17, [sp, #488]	; 0x1e8
 800c722:	edcd 8a7b 	vstr	s17, [sp, #492]	; 0x1ec
 800c726:	edcd 8a7c 	vstr	s17, [sp, #496]	; 0x1f0
 800c72a:	edcd 8a7d 	vstr	s17, [sp, #500]	; 0x1f4
 800c72e:	edcd 8a7e 	vstr	s17, [sp, #504]	; 0x1f8
 800c732:	edcd 8a7f 	vstr	s17, [sp, #508]	; 0x1fc
 800c736:	edcd 8a80 	vstr	s17, [sp, #512]	; 0x200
 800c73a:	edcd 8a81 	vstr	s17, [sp, #516]	; 0x204
 800c73e:	f240 80ca 	bls.w	800c8d6 <m_kalman_3gyro.isra.0.constprop.0+0x2036>
 800c742:	2e05      	cmp	r6, #5
 800c744:	ddc6      	ble.n	800c6d4 <m_kalman_3gyro.isra.0.constprop.0+0x1e34>
 800c746:	9b02      	ldr	r3, [sp, #8]
 800c748:	9900      	ldr	r1, [sp, #0]
 800c74a:	5d9b      	ldrb	r3, [r3, r6]
 800c74c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800c750:	f841 2c0c 	str.w	r2, [r1, #-12]
 800c754:	2b00      	cmp	r3, #0
 800c756:	f040 857f 	bne.w	800d258 <m_kalman_3gyro.isra.0.constprop.0+0x29b8>
 800c75a:	2e0b      	cmp	r6, #11
 800c75c:	d1d1      	bne.n	800c702 <m_kalman_3gyro.isra.0.constprop.0+0x1e62>
 800c75e:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800c762:	edd3 8a26 	vldr	s17, [r3, #152]	; 0x98
 800c766:	ed93 9a25 	vldr	s18, [r3, #148]	; 0x94
 800c76a:	ed93 8a27 	vldr	s16, [r3, #156]	; 0x9c
 800c76e:	ee68 9aa8 	vmul.f32	s19, s17, s17
 800c772:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800c776:	eee9 9a09 	vfma.f32	s19, s18, s18
 800c77a:	eee8 9a08 	vfma.f32	s19, s16, s16
 800c77e:	eef4 9ae7 	vcmpe.f32	s19, s15
 800c782:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c786:	f100 860f 	bmi.w	800d3a8 <m_kalman_3gyro.isra.0.constprop.0+0x2b08>
 800c78a:	ed1f aa2f 	vldr	s20, [pc, #-188]	; 800c6d0 <m_kalman_3gyro.isra.0.constprop.0+0x1e30>
 800c78e:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800c792:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800c794:	2b00      	cmp	r3, #0
 800c796:	f000 8579 	beq.w	800d28c <m_kalman_3gyro.isra.0.constprop.0+0x29ec>
 800c79a:	f8dd 06b8 	ldr.w	r0, [sp, #1720]	; 0x6b8
 800c79e:	9907      	ldr	r1, [sp, #28]
 800c7a0:	2300      	movs	r3, #0
 800c7a2:	6003      	str	r3, [r0, #0]
 800c7a4:	f8dd 06b8 	ldr.w	r0, [sp, #1720]	; 0x6b8
 800c7a8:	600b      	str	r3, [r1, #0]
 800c7aa:	6043      	str	r3, [r0, #4]
 800c7ac:	f8dd 06b8 	ldr.w	r0, [sp, #1720]	; 0x6b8
 800c7b0:	604b      	str	r3, [r1, #4]
 800c7b2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800c7b6:	608b      	str	r3, [r1, #8]
 800c7b8:	6083      	str	r3, [r0, #8]
 800c7ba:	60ca      	str	r2, [r1, #12]
 800c7bc:	60c2      	str	r2, [r0, #12]
 800c7be:	9f07      	ldr	r7, [sp, #28]
 800c7c0:	9904      	ldr	r1, [sp, #16]
 800c7c2:	4638      	mov	r0, r7
 800c7c4:	f7fb ffa8 	bl	8008718 <m_q2dcm_eml>
 800c7c8:	ed97 9a01 	vldr	s18, [r7, #4]
 800c7cc:	edd7 9a00 	vldr	s19, [r7]
 800c7d0:	edd7 8a02 	vldr	s17, [r7, #8]
 800c7d4:	ed97 8a03 	vldr	s16, [r7, #12]
 800c7d8:	ee69 7a09 	vmul.f32	s15, s18, s18
 800c7dc:	eee9 7aa9 	vfma.f32	s15, s19, s19
 800c7e0:	eee8 7aa8 	vfma.f32	s15, s17, s17
 800c7e4:	eee8 7a08 	vfma.f32	s15, s16, s16
 800c7e8:	ee17 0a90 	vmov	r0, s15
 800c7ec:	f7f3 fe50 	bl	8000490 <__aeabi_f2d>
 800c7f0:	ec41 0b10 	vmov	d0, r0, r1
 800c7f4:	f006 fc4c 	bl	8013090 <sqrt>
 800c7f8:	ec51 0b10 	vmov	r0, r1, d0
 800c7fc:	f7f4 f998 	bl	8000b30 <__aeabi_d2f>
 800c800:	ee07 0a90 	vmov	s15, r0
 800c804:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c808:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800c80c:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800c810:	9c16      	ldr	r4, [sp, #88]	; 0x58
 800c812:	9d33      	ldr	r5, [sp, #204]	; 0xcc
 800c814:	f503 7616 	add.w	r6, r3, #600	; 0x258
 800c818:	ee69 9aa7 	vmul.f32	s19, s19, s15
 800c81c:	ee29 9a27 	vmul.f32	s18, s18, s15
 800c820:	ee68 8aa7 	vmul.f32	s17, s17, s15
 800c824:	ee28 8a27 	vmul.f32	s16, s16, s15
 800c828:	edc7 9a00 	vstr	s19, [r7]
 800c82c:	ed87 9a01 	vstr	s18, [r7, #4]
 800c830:	edc7 8a02 	vstr	s17, [r7, #8]
 800c834:	ed87 8a03 	vstr	s16, [r7, #12]
 800c838:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 800c83c:	f8dd 76b4 	ldr.w	r7, [sp, #1716]	; 0x6b4
 800c840:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
 800c844:	6821      	ldr	r1, [r4, #0]
 800c846:	6862      	ldr	r2, [r4, #4]
 800c848:	68a3      	ldr	r3, [r4, #8]
 800c84a:	68e0      	ldr	r0, [r4, #12]
 800c84c:	60e8      	str	r0, [r5, #12]
 800c84e:	3410      	adds	r4, #16
 800c850:	42b4      	cmp	r4, r6
 800c852:	6029      	str	r1, [r5, #0]
 800c854:	606a      	str	r2, [r5, #4]
 800c856:	60ab      	str	r3, [r5, #8]
 800c858:	f105 0510 	add.w	r5, r5, #16
 800c85c:	d1f2      	bne.n	800c844 <m_kalman_3gyro.isra.0.constprop.0+0x1fa4>
 800c85e:	6823      	ldr	r3, [r4, #0]
 800c860:	602b      	str	r3, [r5, #0]
 800c862:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800c866:	f8dd 26c0 	ldr.w	r2, [sp, #1728]	; 0x6c0
 800c86a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c86e:	6013      	str	r3, [r2, #0]
 800c870:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800c874:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c878:	6053      	str	r3, [r2, #4]
 800c87a:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800c87e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c882:	6093      	str	r3, [r2, #8]
 800c884:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800c888:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800c88c:	60d3      	str	r3, [r2, #12]
 800c88e:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800c892:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800c896:	6113      	str	r3, [r2, #16]
 800c898:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800c89c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800c8a0:	6153      	str	r3, [r2, #20]
 800c8a2:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800c8a6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800c8aa:	6193      	str	r3, [r2, #24]
 800c8ac:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800c8b0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800c8b4:	61d3      	str	r3, [r2, #28]
 800c8b6:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800c8ba:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800c8be:	6213      	str	r3, [r2, #32]
 800c8c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c8c2:	681b      	ldr	r3, [r3, #0]
 800c8c4:	f8dd 26bc 	ldr.w	r2, [sp, #1724]	; 0x6bc
 800c8c8:	6013      	str	r3, [r2, #0]
 800c8ca:	f20d 6d24 	addw	sp, sp, #1572	; 0x624
 800c8ce:	ecbd 8b10 	vpop	{d8-d15}
 800c8d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8d6:	ed99 da00 	vldr	s26, [r9]
 800c8da:	edd9 da03 	vldr	s27, [r9, #12]
 800c8de:	ed99 ea06 	vldr	s28, [r9, #24]
 800c8e2:	e6fd      	b.n	800c6e0 <m_kalman_3gyro.isra.0.constprop.0+0x1e40>
 800c8e4:	eef0 ea68 	vmov.f32	s29, s17
 800c8e8:	eef0 5a68 	vmov.f32	s11, s17
 800c8ec:	eeb0 6a68 	vmov.f32	s12, s17
 800c8f0:	eef0 6a68 	vmov.f32	s13, s17
 800c8f4:	eef0 fa68 	vmov.f32	s31, s17
 800c8f8:	eeb0 fa68 	vmov.f32	s30, s17
 800c8fc:	ad70      	add	r5, sp, #448	; 0x1c0
 800c8fe:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800c902:	9303      	str	r3, [sp, #12]
 800c904:	462a      	mov	r2, r5
 800c906:	f107 01dc 	add.w	r1, r7, #220	; 0xdc
 800c90a:	edc5 8a00 	vstr	s17, [r5]
 800c90e:	edc5 8a01 	vstr	s17, [r5, #4]
 800c912:	edc5 8a02 	vstr	s17, [r5, #8]
 800c916:	edc5 8a03 	vstr	s17, [r5, #12]
 800c91a:	edc5 8a04 	vstr	s17, [r5, #16]
 800c91e:	edc5 8a05 	vstr	s17, [r5, #20]
 800c922:	edc5 8a06 	vstr	s17, [r5, #24]
 800c926:	edc5 8a07 	vstr	s17, [r5, #28]
 800c92a:	edc5 8a08 	vstr	s17, [r5, #32]
 800c92e:	ecb3 7a01 	vldmia	r3!, {s14}
 800c932:	ecf2 7a01 	vldmia	r2!, {s15}
 800c936:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800c93a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c93e:	d006      	beq.n	800c94e <m_kalman_3gyro.isra.0.constprop.0+0x20ae>
 800c940:	eeb5 da40 	vcmp.f32	s26, #0.0
 800c944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c948:	bf18      	it	ne
 800c94a:	eeed 7a07 	vfmane.f32	s15, s26, s14
 800c94e:	ed93 7a08 	vldr	s14, [r3, #32]
 800c952:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800c956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c95a:	d006      	beq.n	800c96a <m_kalman_3gyro.isra.0.constprop.0+0x20ca>
 800c95c:	eef5 da40 	vcmp.f32	s27, #0.0
 800c960:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c964:	bf18      	it	ne
 800c966:	eeed 7a87 	vfmane.f32	s15, s27, s14
 800c96a:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 800c96e:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800c972:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c976:	d006      	beq.n	800c986 <m_kalman_3gyro.isra.0.constprop.0+0x20e6>
 800c978:	eeb5 ea40 	vcmp.f32	s28, #0.0
 800c97c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c980:	bf18      	it	ne
 800c982:	eeee 7a07 	vfmane.f32	s15, s28, s14
 800c986:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 800c98a:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800c98e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c992:	d006      	beq.n	800c9a2 <m_kalman_3gyro.isra.0.constprop.0+0x2102>
 800c994:	eeb5 fa40 	vcmp.f32	s30, #0.0
 800c998:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c99c:	bf18      	it	ne
 800c99e:	eeef 7a07 	vfmane.f32	s15, s30, s14
 800c9a2:	ed93 7a23 	vldr	s14, [r3, #140]	; 0x8c
 800c9a6:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800c9aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9ae:	d006      	beq.n	800c9be <m_kalman_3gyro.isra.0.constprop.0+0x211e>
 800c9b0:	eef5 fa40 	vcmp.f32	s31, #0.0
 800c9b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9b8:	bf18      	it	ne
 800c9ba:	eeef 7a87 	vfmane.f32	s15, s31, s14
 800c9be:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 800c9c2:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800c9c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9ca:	d006      	beq.n	800c9da <m_kalman_3gyro.isra.0.constprop.0+0x213a>
 800c9cc:	eef5 6a40 	vcmp.f32	s13, #0.0
 800c9d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9d4:	bf18      	it	ne
 800c9d6:	eee6 7a87 	vfmane.f32	s15, s13, s14
 800c9da:	ed93 7a35 	vldr	s14, [r3, #212]	; 0xd4
 800c9de:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800c9e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9e6:	d006      	beq.n	800c9f6 <m_kalman_3gyro.isra.0.constprop.0+0x2156>
 800c9e8:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800c9ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9f0:	bf18      	it	ne
 800c9f2:	eee6 7a07 	vfmane.f32	s15, s12, s14
 800c9f6:	ed93 7a3e 	vldr	s14, [r3, #248]	; 0xf8
 800c9fa:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800c9fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca02:	d006      	beq.n	800ca12 <m_kalman_3gyro.isra.0.constprop.0+0x2172>
 800ca04:	eef5 5a40 	vcmp.f32	s11, #0.0
 800ca08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca0c:	bf18      	it	ne
 800ca0e:	eee5 7a87 	vfmane.f32	s15, s11, s14
 800ca12:	ed93 7a47 	vldr	s14, [r3, #284]	; 0x11c
 800ca16:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800ca1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca1e:	d006      	beq.n	800ca2e <m_kalman_3gyro.isra.0.constprop.0+0x218e>
 800ca20:	eef5 ea40 	vcmp.f32	s29, #0.0
 800ca24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca28:	bf18      	it	ne
 800ca2a:	eeee 7a87 	vfmane.f32	s15, s29, s14
 800ca2e:	428b      	cmp	r3, r1
 800ca30:	ed42 7a01 	vstr	s15, [r2, #-4]
 800ca34:	f47f af7b 	bne.w	800c92e <m_kalman_3gyro.isra.0.constprop.0+0x208e>
 800ca38:	eeb5 da40 	vcmp.f32	s26, #0.0
 800ca3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca40:	f000 83d6 	beq.w	800d1f0 <m_kalman_3gyro.isra.0.constprop.0+0x2950>
 800ca44:	edd5 7a00 	vldr	s15, [r5]
 800ca48:	eef5 7a40 	vcmp.f32	s15, #0.0
 800ca4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca50:	d001      	beq.n	800ca56 <m_kalman_3gyro.isra.0.constprop.0+0x21b6>
 800ca52:	ee67 7a8d 	vmul.f32	s15, s15, s26
 800ca56:	eef5 da40 	vcmp.f32	s27, #0.0
 800ca5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca5e:	ed95 ba01 	vldr	s22, [r5, #4]
 800ca62:	d006      	beq.n	800ca72 <m_kalman_3gyro.isra.0.constprop.0+0x21d2>
 800ca64:	eeb5 ba40 	vcmp.f32	s22, #0.0
 800ca68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca6c:	bf18      	it	ne
 800ca6e:	eeeb 7a2d 	vfmane.f32	s15, s22, s27
 800ca72:	eeb5 ea40 	vcmp.f32	s28, #0.0
 800ca76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca7a:	edd5 9a02 	vldr	s19, [r5, #8]
 800ca7e:	d006      	beq.n	800ca8e <m_kalman_3gyro.isra.0.constprop.0+0x21ee>
 800ca80:	eef5 9a40 	vcmp.f32	s19, #0.0
 800ca84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca88:	bf18      	it	ne
 800ca8a:	eee9 7a8e 	vfmane.f32	s15, s19, s28
 800ca8e:	eeb5 fa40 	vcmp.f32	s30, #0.0
 800ca92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca96:	d008      	beq.n	800caaa <m_kalman_3gyro.isra.0.constprop.0+0x220a>
 800ca98:	ed95 7a03 	vldr	s14, [r5, #12]
 800ca9c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800caa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800caa4:	bf18      	it	ne
 800caa6:	eee7 7a0f 	vfmane.f32	s15, s14, s30
 800caaa:	eef5 fa40 	vcmp.f32	s31, #0.0
 800caae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cab2:	d008      	beq.n	800cac6 <m_kalman_3gyro.isra.0.constprop.0+0x2226>
 800cab4:	ed95 7a04 	vldr	s14, [r5, #16]
 800cab8:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800cabc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cac0:	bf18      	it	ne
 800cac2:	eee7 7a2f 	vfmane.f32	s15, s14, s31
 800cac6:	eef5 6a40 	vcmp.f32	s13, #0.0
 800caca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cace:	d008      	beq.n	800cae2 <m_kalman_3gyro.isra.0.constprop.0+0x2242>
 800cad0:	ed95 7a05 	vldr	s14, [r5, #20]
 800cad4:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800cad8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cadc:	bf18      	it	ne
 800cade:	eee7 7a26 	vfmane.f32	s15, s14, s13
 800cae2:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800cae6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800caea:	d008      	beq.n	800cafe <m_kalman_3gyro.isra.0.constprop.0+0x225e>
 800caec:	ed95 7a06 	vldr	s14, [r5, #24]
 800caf0:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800caf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800caf8:	bf18      	it	ne
 800cafa:	eee7 7a06 	vfmane.f32	s15, s14, s12
 800cafe:	eef5 5a40 	vcmp.f32	s11, #0.0
 800cb02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb06:	d008      	beq.n	800cb1a <m_kalman_3gyro.isra.0.constprop.0+0x227a>
 800cb08:	ed95 7a07 	vldr	s14, [r5, #28]
 800cb0c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800cb10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb14:	bf18      	it	ne
 800cb16:	eee7 7a25 	vfmane.f32	s15, s14, s11
 800cb1a:	eef5 ea40 	vcmp.f32	s29, #0.0
 800cb1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb22:	d008      	beq.n	800cb36 <m_kalman_3gyro.isra.0.constprop.0+0x2296>
 800cb24:	ed95 7a08 	vldr	s14, [r5, #32]
 800cb28:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800cb2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb30:	bf18      	it	ne
 800cb32:	eee7 7a2e 	vfmane.f32	s15, s14, s29
 800cb36:	f8dd 3688 	ldr.w	r3, [sp, #1672]	; 0x688
 800cb3a:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800cb3e:	ed93 7a00 	vldr	s14, [r3]
 800cb42:	ed95 8a00 	vldr	s16, [r5]
 800cb46:	edd5 ba03 	vldr	s23, [r5, #12]
 800cb4a:	ed95 ca04 	vldr	s24, [r5, #16]
 800cb4e:	edd5 ca05 	vldr	s25, [r5, #20]
 800cb52:	edd5 aa06 	vldr	s21, [r5, #24]
 800cb56:	ed95 aa07 	vldr	s20, [r5, #28]
 800cb5a:	ed95 5a08 	vldr	s10, [r5, #32]
 800cb5e:	eee7 7a07 	vfma.f32	s15, s14, s14
 800cb62:	2e05      	cmp	r6, #5
 800cb64:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cb68:	ee87 9a27 	vdiv.f32	s18, s14, s15
 800cb6c:	ee2b ba09 	vmul.f32	s22, s22, s18
 800cb70:	ee69 9a89 	vmul.f32	s19, s19, s18
 800cb74:	ee29 8a08 	vmul.f32	s16, s18, s16
 800cb78:	ee69 ba2b 	vmul.f32	s23, s18, s23
 800cb7c:	ee29 ca0c 	vmul.f32	s24, s18, s24
 800cb80:	ee69 ca2c 	vmul.f32	s25, s18, s25
 800cb84:	ee69 aa2a 	vmul.f32	s21, s18, s21
 800cb88:	ee29 aa0a 	vmul.f32	s20, s18, s20
 800cb8c:	ee29 9a05 	vmul.f32	s18, s18, s10
 800cb90:	ed8d ba68 	vstr	s22, [sp, #416]	; 0x1a0
 800cb94:	edcd 9a69 	vstr	s19, [sp, #420]	; 0x1a4
 800cb98:	ed8d 8a67 	vstr	s16, [sp, #412]	; 0x19c
 800cb9c:	edcd ba6a 	vstr	s23, [sp, #424]	; 0x1a8
 800cba0:	ed8d ca6b 	vstr	s24, [sp, #428]	; 0x1ac
 800cba4:	edcd ca6c 	vstr	s25, [sp, #432]	; 0x1b0
 800cba8:	edcd aa6d 	vstr	s21, [sp, #436]	; 0x1b4
 800cbac:	ed8d aa6e 	vstr	s20, [sp, #440]	; 0x1b8
 800cbb0:	ed8d 9a6f 	vstr	s18, [sp, #444]	; 0x1bc
 800cbb4:	f240 8087 	bls.w	800ccc6 <m_kalman_3gyro.isra.0.constprop.0+0x2426>
 800cbb8:	9b01      	ldr	r3, [sp, #4]
 800cbba:	eeb5 da40 	vcmp.f32	s26, #0.0
 800cbbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbc2:	ed93 7a00 	vldr	s14, [r3]
 800cbc6:	f000 835e 	beq.w	800d286 <m_kalman_3gyro.isra.0.constprop.0+0x29e6>
 800cbca:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 800cbce:	eef5 7a40 	vcmp.f32	s15, #0.0
 800cbd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbd6:	d001      	beq.n	800cbdc <m_kalman_3gyro.isra.0.constprop.0+0x233c>
 800cbd8:	ee67 7a8d 	vmul.f32	s15, s15, s26
 800cbdc:	eef5 da40 	vcmp.f32	s27, #0.0
 800cbe0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbe4:	d008      	beq.n	800cbf8 <m_kalman_3gyro.isra.0.constprop.0+0x2358>
 800cbe6:	ed97 5a26 	vldr	s10, [r7, #152]	; 0x98
 800cbea:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800cbee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbf2:	bf18      	it	ne
 800cbf4:	eee5 7a2d 	vfmane.f32	s15, s10, s27
 800cbf8:	eeb5 ea40 	vcmp.f32	s28, #0.0
 800cbfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc00:	d008      	beq.n	800cc14 <m_kalman_3gyro.isra.0.constprop.0+0x2374>
 800cc02:	ed97 5a27 	vldr	s10, [r7, #156]	; 0x9c
 800cc06:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800cc0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc0e:	bf18      	it	ne
 800cc10:	eee5 7a0e 	vfmane.f32	s15, s10, s28
 800cc14:	eeb5 fa40 	vcmp.f32	s30, #0.0
 800cc18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc1c:	d008      	beq.n	800cc30 <m_kalman_3gyro.isra.0.constprop.0+0x2390>
 800cc1e:	ed97 5a28 	vldr	s10, [r7, #160]	; 0xa0
 800cc22:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800cc26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc2a:	bf18      	it	ne
 800cc2c:	eee5 7a0f 	vfmane.f32	s15, s10, s30
 800cc30:	eef5 fa40 	vcmp.f32	s31, #0.0
 800cc34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc38:	d008      	beq.n	800cc4c <m_kalman_3gyro.isra.0.constprop.0+0x23ac>
 800cc3a:	ed97 5a29 	vldr	s10, [r7, #164]	; 0xa4
 800cc3e:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800cc42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc46:	bf18      	it	ne
 800cc48:	eee5 7a2f 	vfmane.f32	s15, s10, s31
 800cc4c:	eef5 6a40 	vcmp.f32	s13, #0.0
 800cc50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc54:	d008      	beq.n	800cc68 <m_kalman_3gyro.isra.0.constprop.0+0x23c8>
 800cc56:	ed97 5a2a 	vldr	s10, [r7, #168]	; 0xa8
 800cc5a:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800cc5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc62:	bf18      	it	ne
 800cc64:	eee5 7a26 	vfmane.f32	s15, s10, s13
 800cc68:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800cc6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc70:	d008      	beq.n	800cc84 <m_kalman_3gyro.isra.0.constprop.0+0x23e4>
 800cc72:	ed97 5a2b 	vldr	s10, [r7, #172]	; 0xac
 800cc76:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800cc7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc7e:	bf18      	it	ne
 800cc80:	eee5 7a06 	vfmane.f32	s15, s10, s12
 800cc84:	eef5 5a40 	vcmp.f32	s11, #0.0
 800cc88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc8c:	d008      	beq.n	800cca0 <m_kalman_3gyro.isra.0.constprop.0+0x2400>
 800cc8e:	ed97 5a2c 	vldr	s10, [r7, #176]	; 0xb0
 800cc92:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800cc96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc9a:	bf18      	it	ne
 800cc9c:	eee5 7a25 	vfmane.f32	s15, s10, s11
 800cca0:	eef5 ea40 	vcmp.f32	s29, #0.0
 800cca4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cca8:	d008      	beq.n	800ccbc <m_kalman_3gyro.isra.0.constprop.0+0x241c>
 800ccaa:	ed97 5a2d 	vldr	s10, [r7, #180]	; 0xb4
 800ccae:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800ccb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ccb6:	bf18      	it	ne
 800ccb8:	eee5 7a2e 	vfmane.f32	s15, s10, s29
 800ccbc:	9b01      	ldr	r3, [sp, #4]
 800ccbe:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ccc2:	edc3 7a00 	vstr	s15, [r3]
 800ccc6:	f44f 72a2 	mov.w	r2, #324	; 0x144
 800ccca:	2100      	movs	r1, #0
 800cccc:	4658      	mov	r0, fp
 800ccce:	edcd 5a08 	vstr	s11, [sp, #32]
 800ccd2:	ed8d 6a06 	vstr	s12, [sp, #24]
 800ccd6:	edcd 6a05 	vstr	s13, [sp, #20]
 800ccda:	f005 fff7 	bl	8012ccc <memset>
 800ccde:	eddd 5a08 	vldr	s11, [sp, #32]
 800cce2:	ed9d 6a06 	vldr	s12, [sp, #24]
 800cce6:	eddd 6a05 	vldr	s13, [sp, #20]
 800ccea:	465c      	mov	r4, fp
 800ccec:	aa67      	add	r2, sp, #412	; 0x19c
 800ccee:	465b      	mov	r3, fp
 800ccf0:	ecf2 7a01 	vldmia	r2!, {s15}
 800ccf4:	eef5 7a40 	vcmp.f32	s15, #0.0
 800ccf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ccfc:	d062      	beq.n	800cdc4 <m_kalman_3gyro.isra.0.constprop.0+0x2524>
 800ccfe:	eeb5 da40 	vcmp.f32	s26, #0.0
 800cd02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd06:	d005      	beq.n	800cd14 <m_kalman_3gyro.isra.0.constprop.0+0x2474>
 800cd08:	ed93 7a00 	vldr	s14, [r3]
 800cd0c:	eea7 7a8d 	vfma.f32	s14, s15, s26
 800cd10:	ed83 7a00 	vstr	s14, [r3]
 800cd14:	eef5 da40 	vcmp.f32	s27, #0.0
 800cd18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd1c:	d005      	beq.n	800cd2a <m_kalman_3gyro.isra.0.constprop.0+0x248a>
 800cd1e:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800cd22:	eea7 7aad 	vfma.f32	s14, s15, s27
 800cd26:	ed83 7a09 	vstr	s14, [r3, #36]	; 0x24
 800cd2a:	eeb5 ea40 	vcmp.f32	s28, #0.0
 800cd2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd32:	d005      	beq.n	800cd40 <m_kalman_3gyro.isra.0.constprop.0+0x24a0>
 800cd34:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 800cd38:	eea7 7a8e 	vfma.f32	s14, s15, s28
 800cd3c:	ed83 7a12 	vstr	s14, [r3, #72]	; 0x48
 800cd40:	eeb5 fa40 	vcmp.f32	s30, #0.0
 800cd44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd48:	d005      	beq.n	800cd56 <m_kalman_3gyro.isra.0.constprop.0+0x24b6>
 800cd4a:	ed93 7a1b 	vldr	s14, [r3, #108]	; 0x6c
 800cd4e:	eea7 7a8f 	vfma.f32	s14, s15, s30
 800cd52:	ed83 7a1b 	vstr	s14, [r3, #108]	; 0x6c
 800cd56:	eef5 fa40 	vcmp.f32	s31, #0.0
 800cd5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd5e:	d005      	beq.n	800cd6c <m_kalman_3gyro.isra.0.constprop.0+0x24cc>
 800cd60:	ed93 7a24 	vldr	s14, [r3, #144]	; 0x90
 800cd64:	eea7 7aaf 	vfma.f32	s14, s15, s31
 800cd68:	ed83 7a24 	vstr	s14, [r3, #144]	; 0x90
 800cd6c:	eef5 6a40 	vcmp.f32	s13, #0.0
 800cd70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd74:	d005      	beq.n	800cd82 <m_kalman_3gyro.isra.0.constprop.0+0x24e2>
 800cd76:	ed93 7a2d 	vldr	s14, [r3, #180]	; 0xb4
 800cd7a:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800cd7e:	ed83 7a2d 	vstr	s14, [r3, #180]	; 0xb4
 800cd82:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800cd86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd8a:	d005      	beq.n	800cd98 <m_kalman_3gyro.isra.0.constprop.0+0x24f8>
 800cd8c:	ed93 7a36 	vldr	s14, [r3, #216]	; 0xd8
 800cd90:	eea7 7a86 	vfma.f32	s14, s15, s12
 800cd94:	ed83 7a36 	vstr	s14, [r3, #216]	; 0xd8
 800cd98:	eef5 5a40 	vcmp.f32	s11, #0.0
 800cd9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cda0:	d005      	beq.n	800cdae <m_kalman_3gyro.isra.0.constprop.0+0x250e>
 800cda2:	ed93 7a3f 	vldr	s14, [r3, #252]	; 0xfc
 800cda6:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800cdaa:	ed83 7a3f 	vstr	s14, [r3, #252]	; 0xfc
 800cdae:	eef5 ea40 	vcmp.f32	s29, #0.0
 800cdb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cdb6:	d005      	beq.n	800cdc4 <m_kalman_3gyro.isra.0.constprop.0+0x2524>
 800cdb8:	ed93 7a48 	vldr	s14, [r3, #288]	; 0x120
 800cdbc:	eea7 7aae 	vfma.f32	s14, s15, s29
 800cdc0:	ed83 7a48 	vstr	s14, [r3, #288]	; 0x120
 800cdc4:	4295      	cmp	r5, r2
 800cdc6:	f103 0304 	add.w	r3, r3, #4
 800cdca:	d191      	bne.n	800ccf0 <m_kalman_3gyro.isra.0.constprop.0+0x2450>
 800cdcc:	f8df e690 	ldr.w	lr, [pc, #1680]	; 800d460 <m_kalman_3gyro.isra.0.constprop.0+0x2bc0>
 800cdd0:	f8df c690 	ldr.w	ip, [pc, #1680]	; 800d464 <m_kalman_3gyro.isra.0.constprop.0+0x2bc4>
 800cdd4:	f50b 70a2 	add.w	r0, fp, #324	; 0x144
 800cdd8:	465b      	mov	r3, fp
 800cdda:	2200      	movs	r2, #0
 800cddc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cde0:	fb0e f102 	mul.w	r1, lr, r2
 800cde4:	ebbc 0f71 	cmp.w	ip, r1, ror #1
 800cde8:	edd3 7a00 	vldr	s15, [r3]
 800cdec:	f0c0 81da 	bcc.w	800d1a4 <m_kalman_3gyro.isra.0.constprop.0+0x2904>
 800cdf0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cdf4:	3201      	adds	r2, #1
 800cdf6:	ece3 7a01 	vstmia	r3!, {s15}
 800cdfa:	4298      	cmp	r0, r3
 800cdfc:	d1f0      	bne.n	800cde0 <m_kalman_3gyro.isra.0.constprop.0+0x2540>
 800cdfe:	ed9d da03 	vldr	s26, [sp, #12]
 800ce02:	f44f 72a2 	mov.w	r2, #324	; 0x144
 800ce06:	ee1d 1a10 	vmov	r1, s26
 800ce0a:	4650      	mov	r0, sl
 800ce0c:	f005 ff50 	bl	8012cb0 <memcpy>
 800ce10:	2100      	movs	r1, #0
 800ce12:	ee1d 0a10 	vmov	r0, s26
 800ce16:	f44f 72a2 	mov.w	r2, #324	; 0x144
 800ce1a:	f005 ff57 	bl	8012ccc <memset>
 800ce1e:	46bc      	mov	ip, r7
 800ce20:	2000      	movs	r0, #0
 800ce22:	f50d 61c4 	add.w	r1, sp, #1568	; 0x620
 800ce26:	ecf4 3a01 	vldmia	r4!, {s7}
 800ce2a:	ed94 4a08 	vldr	s8, [r4, #32]
 800ce2e:	edd4 4a11 	vldr	s9, [r4, #68]	; 0x44
 800ce32:	ed94 5a1a 	vldr	s10, [r4, #104]	; 0x68
 800ce36:	edd4 5a23 	vldr	s11, [r4, #140]	; 0x8c
 800ce3a:	ed94 6a2c 	vldr	s12, [r4, #176]	; 0xb0
 800ce3e:	edd4 6a35 	vldr	s13, [r4, #212]	; 0xd4
 800ce42:	ed94 7a3e 	vldr	s14, [r4, #248]	; 0xf8
 800ce46:	edd4 7a47 	vldr	s15, [r4, #284]	; 0x11c
 800ce4a:	4653      	mov	r3, sl
 800ce4c:	4662      	mov	r2, ip
 800ce4e:	eef5 3a40 	vcmp.f32	s7, #0.0
 800ce52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce56:	d00c      	beq.n	800ce72 <m_kalman_3gyro.isra.0.constprop.0+0x25d2>
 800ce58:	ed93 3a00 	vldr	s6, [r3]
 800ce5c:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800ce60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce64:	d005      	beq.n	800ce72 <m_kalman_3gyro.isra.0.constprop.0+0x25d2>
 800ce66:	edd2 2a2e 	vldr	s5, [r2, #184]	; 0xb8
 800ce6a:	eee3 2a83 	vfma.f32	s5, s7, s6
 800ce6e:	edc2 2a2e 	vstr	s5, [r2, #184]	; 0xb8
 800ce72:	eeb5 4a40 	vcmp.f32	s8, #0.0
 800ce76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce7a:	d00c      	beq.n	800ce96 <m_kalman_3gyro.isra.0.constprop.0+0x25f6>
 800ce7c:	ed93 3a01 	vldr	s6, [r3, #4]
 800ce80:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800ce84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce88:	d005      	beq.n	800ce96 <m_kalman_3gyro.isra.0.constprop.0+0x25f6>
 800ce8a:	edd2 2a2e 	vldr	s5, [r2, #184]	; 0xb8
 800ce8e:	eee4 2a03 	vfma.f32	s5, s8, s6
 800ce92:	edc2 2a2e 	vstr	s5, [r2, #184]	; 0xb8
 800ce96:	eef5 4a40 	vcmp.f32	s9, #0.0
 800ce9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce9e:	d00c      	beq.n	800ceba <m_kalman_3gyro.isra.0.constprop.0+0x261a>
 800cea0:	ed93 3a02 	vldr	s6, [r3, #8]
 800cea4:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800cea8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ceac:	d005      	beq.n	800ceba <m_kalman_3gyro.isra.0.constprop.0+0x261a>
 800ceae:	edd2 2a2e 	vldr	s5, [r2, #184]	; 0xb8
 800ceb2:	eee4 2a83 	vfma.f32	s5, s9, s6
 800ceb6:	edc2 2a2e 	vstr	s5, [r2, #184]	; 0xb8
 800ceba:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800cebe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cec2:	d00c      	beq.n	800cede <m_kalman_3gyro.isra.0.constprop.0+0x263e>
 800cec4:	ed93 3a03 	vldr	s6, [r3, #12]
 800cec8:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800cecc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ced0:	d005      	beq.n	800cede <m_kalman_3gyro.isra.0.constprop.0+0x263e>
 800ced2:	edd2 2a2e 	vldr	s5, [r2, #184]	; 0xb8
 800ced6:	eee5 2a03 	vfma.f32	s5, s10, s6
 800ceda:	edc2 2a2e 	vstr	s5, [r2, #184]	; 0xb8
 800cede:	eef5 5a40 	vcmp.f32	s11, #0.0
 800cee2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cee6:	d00c      	beq.n	800cf02 <m_kalman_3gyro.isra.0.constprop.0+0x2662>
 800cee8:	ed93 3a04 	vldr	s6, [r3, #16]
 800ceec:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800cef0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cef4:	d005      	beq.n	800cf02 <m_kalman_3gyro.isra.0.constprop.0+0x2662>
 800cef6:	edd2 2a2e 	vldr	s5, [r2, #184]	; 0xb8
 800cefa:	eee5 2a83 	vfma.f32	s5, s11, s6
 800cefe:	edc2 2a2e 	vstr	s5, [r2, #184]	; 0xb8
 800cf02:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800cf06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf0a:	d00c      	beq.n	800cf26 <m_kalman_3gyro.isra.0.constprop.0+0x2686>
 800cf0c:	ed93 3a05 	vldr	s6, [r3, #20]
 800cf10:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800cf14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf18:	d005      	beq.n	800cf26 <m_kalman_3gyro.isra.0.constprop.0+0x2686>
 800cf1a:	edd2 2a2e 	vldr	s5, [r2, #184]	; 0xb8
 800cf1e:	eee6 2a03 	vfma.f32	s5, s12, s6
 800cf22:	edc2 2a2e 	vstr	s5, [r2, #184]	; 0xb8
 800cf26:	eef5 6a40 	vcmp.f32	s13, #0.0
 800cf2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf2e:	d00c      	beq.n	800cf4a <m_kalman_3gyro.isra.0.constprop.0+0x26aa>
 800cf30:	ed93 3a06 	vldr	s6, [r3, #24]
 800cf34:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800cf38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf3c:	d005      	beq.n	800cf4a <m_kalman_3gyro.isra.0.constprop.0+0x26aa>
 800cf3e:	edd2 2a2e 	vldr	s5, [r2, #184]	; 0xb8
 800cf42:	eee6 2a83 	vfma.f32	s5, s13, s6
 800cf46:	edc2 2a2e 	vstr	s5, [r2, #184]	; 0xb8
 800cf4a:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800cf4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf52:	d00c      	beq.n	800cf6e <m_kalman_3gyro.isra.0.constprop.0+0x26ce>
 800cf54:	ed93 3a07 	vldr	s6, [r3, #28]
 800cf58:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800cf5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf60:	d005      	beq.n	800cf6e <m_kalman_3gyro.isra.0.constprop.0+0x26ce>
 800cf62:	edd2 2a2e 	vldr	s5, [r2, #184]	; 0xb8
 800cf66:	eee7 2a03 	vfma.f32	s5, s14, s6
 800cf6a:	edc2 2a2e 	vstr	s5, [r2, #184]	; 0xb8
 800cf6e:	eef5 7a40 	vcmp.f32	s15, #0.0
 800cf72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf76:	d00c      	beq.n	800cf92 <m_kalman_3gyro.isra.0.constprop.0+0x26f2>
 800cf78:	ed93 3a08 	vldr	s6, [r3, #32]
 800cf7c:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800cf80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf84:	d005      	beq.n	800cf92 <m_kalman_3gyro.isra.0.constprop.0+0x26f2>
 800cf86:	edd2 2a2e 	vldr	s5, [r2, #184]	; 0xb8
 800cf8a:	eee7 2a83 	vfma.f32	s5, s15, s6
 800cf8e:	edc2 2a2e 	vstr	s5, [r2, #184]	; 0xb8
 800cf92:	3324      	adds	r3, #36	; 0x24
 800cf94:	4299      	cmp	r1, r3
 800cf96:	f102 0224 	add.w	r2, r2, #36	; 0x24
 800cf9a:	f47f af58 	bne.w	800ce4e <m_kalman_3gyro.isra.0.constprop.0+0x25ae>
 800cf9e:	3001      	adds	r0, #1
 800cfa0:	2809      	cmp	r0, #9
 800cfa2:	f10c 0c04 	add.w	ip, ip, #4
 800cfa6:	f47f af3e 	bne.w	800ce26 <m_kalman_3gyro.isra.0.constprop.0+0x2586>
 800cfaa:	9b01      	ldr	r3, [sp, #4]
 800cfac:	edc5 8a01 	vstr	s17, [r5, #4]
 800cfb0:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800cfb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cfb8:	edd3 7a00 	vldr	s15, [r3]
 800cfbc:	f000 80fc 	beq.w	800d1b8 <m_kalman_3gyro.isra.0.constprop.0+0x2918>
 800cfc0:	eef5 7a40 	vcmp.f32	s15, #0.0
 800cfc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cfc8:	f000 80f6 	beq.w	800d1b8 <m_kalman_3gyro.isra.0.constprop.0+0x2918>
 800cfcc:	ee27 8a88 	vmul.f32	s16, s15, s16
 800cfd0:	eeb5 ba40 	vcmp.f32	s22, #0.0
 800cfd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cfd8:	ed85 8a00 	vstr	s16, [r5]
 800cfdc:	f040 81cc 	bne.w	800d378 <m_kalman_3gyro.isra.0.constprop.0+0x2ad8>
 800cfe0:	eef5 9a40 	vcmp.f32	s19, #0.0
 800cfe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cfe8:	f040 808b 	bne.w	800d102 <m_kalman_3gyro.isra.0.constprop.0+0x2862>
 800cfec:	eef5 ba40 	vcmp.f32	s23, #0.0
 800cff0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cff4:	edc5 8a02 	vstr	s17, [r5, #8]
 800cff8:	d007      	beq.n	800d00a <m_kalman_3gyro.isra.0.constprop.0+0x276a>
 800cffa:	eef5 7a40 	vcmp.f32	s15, #0.0
 800cffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d002:	f041 8011 	bne.w	800e028 <m_kalman_3gyro.isra.0.constprop.0+0x3788>
 800d006:	eef0 ba67 	vmov.f32	s23, s15
 800d00a:	eeb5 ca40 	vcmp.f32	s24, #0.0
 800d00e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d012:	edc5 8a03 	vstr	s17, [r5, #12]
 800d016:	f000 808a 	beq.w	800d12e <m_kalman_3gyro.isra.0.constprop.0+0x288e>
 800d01a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d01e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d022:	f041 8018 	bne.w	800e056 <m_kalman_3gyro.isra.0.constprop.0+0x37b6>
 800d026:	edc5 8a04 	vstr	s17, [r5, #16]
 800d02a:	eef0 ca67 	vmov.f32	s25, s15
 800d02e:	eeb0 ca67 	vmov.f32	s24, s15
 800d032:	eef5 aa40 	vcmp.f32	s21, #0.0
 800d036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d03a:	edc5 8a05 	vstr	s17, [r5, #20]
 800d03e:	f000 8094 	beq.w	800d16a <m_kalman_3gyro.isra.0.constprop.0+0x28ca>
 800d042:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d04a:	f040 87ea 	bne.w	800e022 <m_kalman_3gyro.isra.0.constprop.0+0x3782>
 800d04e:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800d052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d056:	edc5 8a06 	vstr	s17, [r5, #24]
 800d05a:	f040 819a 	bne.w	800d392 <m_kalman_3gyro.isra.0.constprop.0+0x2af2>
 800d05e:	eef0 aa4a 	vmov.f32	s21, s20
 800d062:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800d066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d06a:	edc5 8a07 	vstr	s17, [r5, #28]
 800d06e:	f000 80f0 	beq.w	800d252 <m_kalman_3gyro.isra.0.constprop.0+0x29b2>
 800d072:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d076:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d07a:	f000 80e8 	beq.w	800d24e <m_kalman_3gyro.isra.0.constprop.0+0x29ae>
 800d07e:	eeb0 3a68 	vmov.f32	s6, s17
 800d082:	ee29 9a27 	vmul.f32	s18, s18, s15
 800d086:	edd7 3a25 	vldr	s7, [r7, #148]	; 0x94
 800d08a:	ed97 4a26 	vldr	s8, [r7, #152]	; 0x98
 800d08e:	edd7 4a27 	vldr	s9, [r7, #156]	; 0x9c
 800d092:	ed97 5a28 	vldr	s10, [r7, #160]	; 0xa0
 800d096:	edd7 5a29 	vldr	s11, [r7, #164]	; 0xa4
 800d09a:	ed97 6a2a 	vldr	s12, [r7, #168]	; 0xa8
 800d09e:	edd7 6a2b 	vldr	s13, [r7, #172]	; 0xac
 800d0a2:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 800d0a6:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 800d0aa:	ed85 9a08 	vstr	s18, [r5, #32]
 800d0ae:	ee33 8a88 	vadd.f32	s16, s7, s16
 800d0b2:	ee74 9a29 	vadd.f32	s19, s8, s19
 800d0b6:	ee74 baab 	vadd.f32	s23, s9, s23
 800d0ba:	ee35 ca0c 	vadd.f32	s24, s10, s24
 800d0be:	ee75 caac 	vadd.f32	s25, s11, s25
 800d0c2:	ee76 aa2a 	vadd.f32	s21, s12, s21
 800d0c6:	ee36 aa8a 	vadd.f32	s20, s13, s20
 800d0ca:	ee37 7a03 	vadd.f32	s14, s14, s6
 800d0ce:	ee37 9a89 	vadd.f32	s18, s15, s18
 800d0d2:	ed87 8a25 	vstr	s16, [r7, #148]	; 0x94
 800d0d6:	edc7 9a26 	vstr	s19, [r7, #152]	; 0x98
 800d0da:	edc7 ba27 	vstr	s23, [r7, #156]	; 0x9c
 800d0de:	ed87 ca28 	vstr	s24, [r7, #160]	; 0xa0
 800d0e2:	edc7 ca29 	vstr	s25, [r7, #164]	; 0xa4
 800d0e6:	edc7 aa2a 	vstr	s21, [r7, #168]	; 0xa8
 800d0ea:	ed87 aa2b 	vstr	s20, [r7, #172]	; 0xac
 800d0ee:	ed87 7a2c 	vstr	s14, [r7, #176]	; 0xb0
 800d0f2:	ed87 9a2d 	vstr	s18, [r7, #180]	; 0xb4
 800d0f6:	f7ff bb30 	b.w	800c75a <m_kalman_3gyro.isra.0.constprop.0+0x1eba>
 800d0fa:	ed9f bad8 	vldr	s22, [pc, #864]	; 800d45c <m_kalman_3gyro.isra.0.constprop.0+0x2bbc>
 800d0fe:	eeb0 8a4b 	vmov.f32	s16, s22
 800d102:	ee27 7aa9 	vmul.f32	s14, s15, s19
 800d106:	eef5 ba40 	vcmp.f32	s23, #0.0
 800d10a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d10e:	ed85 7a02 	vstr	s14, [r5, #8]
 800d112:	f040 86fe 	bne.w	800df12 <m_kalman_3gyro.isra.0.constprop.0+0x3672>
 800d116:	eeb5 ca40 	vcmp.f32	s24, #0.0
 800d11a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d11e:	eef0 ba47 	vmov.f32	s23, s14
 800d122:	eef0 9a4b 	vmov.f32	s19, s22
 800d126:	edc5 8a03 	vstr	s17, [r5, #12]
 800d12a:	f47f af76 	bne.w	800d01a <m_kalman_3gyro.isra.0.constprop.0+0x277a>
 800d12e:	eef5 ca40 	vcmp.f32	s25, #0.0
 800d132:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d136:	edc5 8a04 	vstr	s17, [r5, #16]
 800d13a:	f43f af7a 	beq.w	800d032 <m_kalman_3gyro.isra.0.constprop.0+0x2792>
 800d13e:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d146:	f000 86dc 	beq.w	800df02 <m_kalman_3gyro.isra.0.constprop.0+0x3662>
 800d14a:	eeb0 7a68 	vmov.f32	s14, s17
 800d14e:	ee67 6aac 	vmul.f32	s13, s15, s25
 800d152:	eef5 aa40 	vcmp.f32	s21, #0.0
 800d156:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d15a:	edc5 6a05 	vstr	s13, [r5, #20]
 800d15e:	f040 86bf 	bne.w	800dee0 <m_kalman_3gyro.isra.0.constprop.0+0x3640>
 800d162:	eef0 aa66 	vmov.f32	s21, s13
 800d166:	eef0 ca47 	vmov.f32	s25, s14
 800d16a:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800d16e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d172:	edc5 8a06 	vstr	s17, [r5, #24]
 800d176:	f43f af74 	beq.w	800d062 <m_kalman_3gyro.isra.0.constprop.0+0x27c2>
 800d17a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d17e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d182:	f000 8108 	beq.w	800d396 <m_kalman_3gyro.isra.0.constprop.0+0x2af6>
 800d186:	eeb0 7a68 	vmov.f32	s14, s17
 800d18a:	ee27 3a8a 	vmul.f32	s6, s15, s20
 800d18e:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800d192:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d196:	ed85 3a07 	vstr	s6, [r5, #28]
 800d19a:	eeb0 aa47 	vmov.f32	s20, s14
 800d19e:	f47f af70 	bne.w	800d082 <m_kalman_3gyro.isra.0.constprop.0+0x27e2>
 800d1a2:	e770      	b.n	800d086 <m_kalman_3gyro.isra.0.constprop.0+0x27e6>
 800d1a4:	eef1 7a67 	vneg.f32	s15, s15
 800d1a8:	ece3 7a01 	vstmia	r3!, {s15}
 800d1ac:	4298      	cmp	r0, r3
 800d1ae:	f102 0201 	add.w	r2, r2, #1
 800d1b2:	f47f ae15 	bne.w	800cde0 <m_kalman_3gyro.isra.0.constprop.0+0x2540>
 800d1b6:	e622      	b.n	800cdfe <m_kalman_3gyro.isra.0.constprop.0+0x255e>
 800d1b8:	eeb5 ba40 	vcmp.f32	s22, #0.0
 800d1bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1c0:	edc5 8a00 	vstr	s17, [r5]
 800d1c4:	d005      	beq.n	800d1d2 <m_kalman_3gyro.isra.0.constprop.0+0x2932>
 800d1c6:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d1ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1ce:	f040 80d1 	bne.w	800d374 <m_kalman_3gyro.isra.0.constprop.0+0x2ad4>
 800d1d2:	eef5 9a40 	vcmp.f32	s19, #0.0
 800d1d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1da:	d051      	beq.n	800d280 <m_kalman_3gyro.isra.0.constprop.0+0x29e0>
 800d1dc:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d1e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1e4:	d189      	bne.n	800d0fa <m_kalman_3gyro.isra.0.constprop.0+0x285a>
 800d1e6:	eef0 9a67 	vmov.f32	s19, s15
 800d1ea:	eeb0 8a67 	vmov.f32	s16, s15
 800d1ee:	e6fd      	b.n	800cfec <m_kalman_3gyro.isra.0.constprop.0+0x274c>
 800d1f0:	eef0 7a4d 	vmov.f32	s15, s26
 800d1f4:	e42f      	b.n	800ca56 <m_kalman_3gyro.isra.0.constprop.0+0x21b6>
 800d1f6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800d1fa:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800d1fe:	eeb4 bae7 	vcmpe.f32	s22, s15
 800d202:	2300      	movs	r3, #0
 800d204:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d208:	f882 31ff 	strb.w	r3, [r2, #511]	; 0x1ff
 800d20c:	f8a2 3200 	strh.w	r3, [r2, #512]	; 0x200
 800d210:	f882 3205 	strb.w	r3, [r2, #517]	; 0x205
 800d214:	f882 3206 	strb.w	r3, [r2, #518]	; 0x206
 800d218:	f73f aa0b 	bgt.w	800c632 <m_kalman_3gyro.isra.0.constprop.0+0x1d92>
 800d21c:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800d220:	f893 28ae 	ldrb.w	r2, [r3, #2222]	; 0x8ae
 800d224:	2a00      	cmp	r2, #0
 800d226:	f000 8702 	beq.w	800e02e <m_kalman_3gyro.isra.0.constprop.0+0x378e>
 800d22a:	4619      	mov	r1, r3
 800d22c:	3a01      	subs	r2, #1
 800d22e:	2300      	movs	r3, #0
 800d230:	f881 28ae 	strb.w	r2, [r1, #2222]	; 0x8ae
 800d234:	f8a1 31fc 	strh.w	r3, [r1, #508]	; 0x1fc
 800d238:	f881 31fe 	strb.w	r3, [r1, #510]	; 0x1fe
 800d23c:	f881 3205 	strb.w	r3, [r1, #517]	; 0x205
 800d240:	f881 3207 	strb.w	r3, [r1, #519]	; 0x207
 800d244:	f7ff ba2a 	b.w	800c69c <m_kalman_3gyro.isra.0.constprop.0+0x1dfc>
 800d248:	2301      	movs	r3, #1
 800d24a:	f7ff b961 	b.w	800c510 <m_kalman_3gyro.isra.0.constprop.0+0x1c70>
 800d24e:	eeb0 9a67 	vmov.f32	s18, s15
 800d252:	eeb0 3a49 	vmov.f32	s6, s18
 800d256:	e716      	b.n	800d086 <m_kalman_3gyro.isra.0.constprop.0+0x27e6>
 800d258:	ed9d fa7c 	vldr	s30, [sp, #496]	; 0x1f0
 800d25c:	eddd fa7d 	vldr	s31, [sp, #500]	; 0x1f4
 800d260:	eddd 6a7e 	vldr	s13, [sp, #504]	; 0x1f8
 800d264:	ed9d 6a7f 	vldr	s12, [sp, #508]	; 0x1fc
 800d268:	eddd 5a80 	vldr	s11, [sp, #512]	; 0x200
 800d26c:	eddd ea81 	vldr	s29, [sp, #516]	; 0x204
 800d270:	eeb0 ea68 	vmov.f32	s28, s17
 800d274:	eef0 da68 	vmov.f32	s27, s17
 800d278:	eeb0 da68 	vmov.f32	s26, s17
 800d27c:	f7ff bb3e 	b.w	800c8fc <m_kalman_3gyro.isra.0.constprop.0+0x205c>
 800d280:	eeb0 8a69 	vmov.f32	s16, s19
 800d284:	e6b2      	b.n	800cfec <m_kalman_3gyro.isra.0.constprop.0+0x274c>
 800d286:	eef0 7a4d 	vmov.f32	s15, s26
 800d28a:	e4a7      	b.n	800cbdc <m_kalman_3gyro.isra.0.constprop.0+0x233c>
 800d28c:	f8dd 3698 	ldr.w	r3, [sp, #1688]	; 0x698
 800d290:	789b      	ldrb	r3, [r3, #2]
 800d292:	2b00      	cmp	r3, #0
 800d294:	f000 8660 	beq.w	800df58 <m_kalman_3gyro.isra.0.constprop.0+0x36b8>
 800d298:	9b07      	ldr	r3, [sp, #28]
 800d29a:	ed8d aa52 	vstr	s20, [sp, #328]	; 0x148
 800d29e:	eeea 9a0a 	vfma.f32	s19, s20, s20
 800d2a2:	685a      	ldr	r2, [r3, #4]
 800d2a4:	6899      	ldr	r1, [r3, #8]
 800d2a6:	681c      	ldr	r4, [r3, #0]
 800d2a8:	9248      	str	r2, [sp, #288]	; 0x120
 800d2aa:	461d      	mov	r5, r3
 800d2ac:	eeb1 9a49 	vneg.f32	s18, s18
 800d2b0:	68db      	ldr	r3, [r3, #12]
 800d2b2:	9149      	str	r1, [sp, #292]	; 0x124
 800d2b4:	eef1 8a68 	vneg.f32	s17, s17
 800d2b8:	eeb1 8a48 	vneg.f32	s16, s16
 800d2bc:	462a      	mov	r2, r5
 800d2be:	a84f      	add	r0, sp, #316	; 0x13c
 800d2c0:	a947      	add	r1, sp, #284	; 0x11c
 800d2c2:	934a      	str	r3, [sp, #296]	; 0x128
 800d2c4:	ed8d 9a4f 	vstr	s18, [sp, #316]	; 0x13c
 800d2c8:	edcd 8a50 	vstr	s17, [sp, #320]	; 0x140
 800d2cc:	ed8d 8a51 	vstr	s16, [sp, #324]	; 0x144
 800d2d0:	9447      	str	r4, [sp, #284]	; 0x11c
 800d2d2:	f7fb f9e7 	bl	80086a4 <m_qmult_eml>
 800d2d6:	ee19 0a90 	vmov	r0, s19
 800d2da:	ed8d 9a47 	vstr	s18, [sp, #284]	; 0x11c
 800d2de:	edcd 8a48 	vstr	s17, [sp, #288]	; 0x120
 800d2e2:	ed8d 8a49 	vstr	s16, [sp, #292]	; 0x124
 800d2e6:	ed8d 9a4f 	vstr	s18, [sp, #316]	; 0x13c
 800d2ea:	edcd 8a50 	vstr	s17, [sp, #320]	; 0x140
 800d2ee:	ed8d 8a51 	vstr	s16, [sp, #324]	; 0x144
 800d2f2:	ed8d aa52 	vstr	s20, [sp, #328]	; 0x148
 800d2f6:	ed8d aa4a 	vstr	s20, [sp, #296]	; 0x128
 800d2fa:	f7f3 f8c9 	bl	8000490 <__aeabi_f2d>
 800d2fe:	ec41 0b10 	vmov	d0, r0, r1
 800d302:	f005 fec5 	bl	8013090 <sqrt>
 800d306:	ec51 0b10 	vmov	r0, r1, d0
 800d30a:	f7f3 fc11 	bl	8000b30 <__aeabi_d2f>
 800d30e:	ee07 0a90 	vmov	s15, r0
 800d312:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d316:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800d31a:	ac4b      	add	r4, sp, #300	; 0x12c
 800d31c:	ee29 9a27 	vmul.f32	s18, s18, s15
 800d320:	ee68 8aa7 	vmul.f32	s17, s17, s15
 800d324:	ee28 8a27 	vmul.f32	s16, s16, s15
 800d328:	ee6a 7a27 	vmul.f32	s15, s20, s15
 800d32c:	ed8d 9a4b 	vstr	s18, [sp, #300]	; 0x12c
 800d330:	edcd 8a4c 	vstr	s17, [sp, #304]	; 0x130
 800d334:	ed8d 8a4d 	vstr	s16, [sp, #308]	; 0x134
 800d338:	edcd 7a4e 	vstr	s15, [sp, #312]	; 0x138
 800d33c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d33e:	f8dd 46b8 	ldr.w	r4, [sp, #1720]	; 0x6b8
 800d342:	6020      	str	r0, [r4, #0]
 800d344:	6061      	str	r1, [r4, #4]
 800d346:	60a2      	str	r2, [r4, #8]
 800d348:	60e3      	str	r3, [r4, #12]
 800d34a:	f7ff ba38 	b.w	800c7be <m_kalman_3gyro.isra.0.constprop.0+0x1f1e>
 800d34e:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800d352:	f8d3 3458 	ldr.w	r3, [r3, #1112]	; 0x458
 800d356:	2b31      	cmp	r3, #49	; 0x31
 800d358:	f73e af1f 	bgt.w	800c19a <m_kalman_3gyro.isra.0.constprop.0+0x18fa>
 800d35c:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800d360:	2200      	movs	r2, #0
 800d362:	3301      	adds	r3, #1
 800d364:	f8c1 3458 	str.w	r3, [r1, #1112]	; 0x458
 800d368:	f8a1 2202 	strh.w	r2, [r1, #514]	; 0x202
 800d36c:	f881 2204 	strb.w	r2, [r1, #516]	; 0x204
 800d370:	f7fe bf13 	b.w	800c19a <m_kalman_3gyro.isra.0.constprop.0+0x18fa>
 800d374:	eeb0 8a68 	vmov.f32	s16, s17
 800d378:	ee2b ba27 	vmul.f32	s22, s22, s15
 800d37c:	eef5 9a40 	vcmp.f32	s19, #0.0
 800d380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d384:	ed85 ba01 	vstr	s22, [r5, #4]
 800d388:	f47f aebb 	bne.w	800d102 <m_kalman_3gyro.isra.0.constprop.0+0x2862>
 800d38c:	eef0 9a4b 	vmov.f32	s19, s22
 800d390:	e62c      	b.n	800cfec <m_kalman_3gyro.isra.0.constprop.0+0x274c>
 800d392:	eef0 aa67 	vmov.f32	s21, s15
 800d396:	ed9f 9a31 	vldr	s18, [pc, #196]	; 800d45c <m_kalman_3gyro.isra.0.constprop.0+0x2bbc>
 800d39a:	edc5 8a07 	vstr	s17, [r5, #28]
 800d39e:	eeb0 3a68 	vmov.f32	s6, s17
 800d3a2:	eeb0 aa68 	vmov.f32	s20, s17
 800d3a6:	e66e      	b.n	800d086 <m_kalman_3gyro.isra.0.constprop.0+0x27e6>
 800d3a8:	ee77 7ae9 	vsub.f32	s15, s15, s19
 800d3ac:	ee17 0a90 	vmov	r0, s15
 800d3b0:	f7f3 f86e 	bl	8000490 <__aeabi_f2d>
 800d3b4:	ec41 0b10 	vmov	d0, r0, r1
 800d3b8:	f005 fe6a 	bl	8013090 <sqrt>
 800d3bc:	ec51 0b10 	vmov	r0, r1, d0
 800d3c0:	f7f3 fbb6 	bl	8000b30 <__aeabi_d2f>
 800d3c4:	ee0a 0a10 	vmov	s20, r0
 800d3c8:	f7ff b9e1 	b.w	800c78e <m_kalman_3gyro.isra.0.constprop.0+0x1eee>
 800d3cc:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800d3d0:	f8dd 06d0 	ldr.w	r0, [sp, #1744]	; 0x6d0
 800d3d4:	f881 3204 	strb.w	r3, [r1, #516]	; 0x204
 800d3d8:	f240 1201 	movw	r2, #257	; 0x101
 800d3dc:	f8a1 2202 	strh.w	r2, [r1, #514]	; 0x202
 800d3e0:	9908      	ldr	r1, [sp, #32]
 800d3e2:	680a      	ldr	r2, [r1, #0]
 800d3e4:	67c2      	str	r2, [r0, #124]	; 0x7c
 800d3e6:	684a      	ldr	r2, [r1, #4]
 800d3e8:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
 800d3ec:	688a      	ldr	r2, [r1, #8]
 800d3ee:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
 800d3f2:	f8dd 26c8 	ldr.w	r2, [sp, #1736]	; 0x6c8
 800d3f6:	7013      	strb	r3, [r2, #0]
 800d3f8:	f8d0 345c 	ldr.w	r3, [r0, #1116]	; 0x45c
 800d3fc:	f890 2030 	ldrb.w	r2, [r0, #48]	; 0x30
 800d400:	3301      	adds	r3, #1
 800d402:	f8c0 345c 	str.w	r3, [r0, #1116]	; 0x45c
 800d406:	b16a      	cbz	r2, 800d424 <m_kalman_3gyro.isra.0.constprop.0+0x2b84>
 800d408:	6fc1      	ldr	r1, [r0, #124]	; 0x7c
 800d40a:	f8d0 2080 	ldr.w	r2, [r0, #128]	; 0x80
 800d40e:	f8c0 10a0 	str.w	r1, [r0, #160]	; 0xa0
 800d412:	f8c0 20a4 	str.w	r2, [r0, #164]	; 0xa4
 800d416:	f8d0 1084 	ldr.w	r1, [r0, #132]	; 0x84
 800d41a:	f8c0 10a8 	str.w	r1, [r0, #168]	; 0xa8
 800d41e:	2200      	movs	r2, #0
 800d420:	f880 2030 	strb.w	r2, [r0, #48]	; 0x30
 800d424:	2b1e      	cmp	r3, #30
 800d426:	d114      	bne.n	800d452 <m_kalman_3gyro.isra.0.constprop.0+0x2bb2>
 800d428:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800d42c:	f8d3 00a0 	ldr.w	r0, [r3, #160]	; 0xa0
 800d430:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
 800d434:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 800d438:	f603 0398 	addw	r3, r3, #2200	; 0x898
 800d43c:	6018      	str	r0, [r3, #0]
 800d43e:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800d442:	f603 039c 	addw	r3, r3, #2204	; 0x89c
 800d446:	6019      	str	r1, [r3, #0]
 800d448:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800d44c:	f503 630a 	add.w	r3, r3, #2208	; 0x8a0
 800d450:	601a      	str	r2, [r3, #0]
 800d452:	f50d 7902 	add.w	r9, sp, #520	; 0x208
 800d456:	f7fe be8f 	b.w	800c178 <m_kalman_3gyro.isra.0.constprop.0+0x18d8>
 800d45a:	bf00      	nop
 800d45c:	00000000 	.word	0x00000000
 800d460:	cccccccd 	.word	0xcccccccd
 800d464:	19999999 	.word	0x19999999
 800d468:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800d46c:	f603 0378 	addw	r3, r3, #2168	; 0x878
 800d470:	ed93 7a00 	vldr	s14, [r3]
 800d474:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800d478:	ed8d 7a01 	vstr	s14, [sp, #4]
 800d47c:	f603 0374 	addw	r3, r3, #2164	; 0x874
 800d480:	ee67 7a07 	vmul.f32	s15, s14, s14
 800d484:	ed93 ca00 	vldr	s24, [r3]
 800d488:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800d48c:	eeec 7a0c 	vfma.f32	s15, s24, s24
 800d490:	f603 037c 	addw	r3, r3, #2172	; 0x87c
 800d494:	f50d 7902 	add.w	r9, sp, #520	; 0x208
 800d498:	ed93 ea00 	vldr	s28, [r3]
 800d49c:	eeee 7a0e 	vfma.f32	s15, s28, s28
 800d4a0:	ee17 0a90 	vmov	r0, s15
 800d4a4:	f7f2 fff4 	bl	8000490 <__aeabi_f2d>
 800d4a8:	ec41 0b10 	vmov	d0, r0, r1
 800d4ac:	f005 fdf0 	bl	8013090 <sqrt>
 800d4b0:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800d4b4:	f603 0384 	addw	r3, r3, #2180	; 0x884
 800d4b8:	ed93 da00 	vldr	s26, [r3]
 800d4bc:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800d4c0:	f503 6308 	add.w	r3, r3, #2176	; 0x880
 800d4c4:	ed93 fa00 	vldr	s30, [r3]
 800d4c8:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800d4cc:	ee6d 7a0d 	vmul.f32	s15, s26, s26
 800d4d0:	f603 0388 	addw	r3, r3, #2184	; 0x888
 800d4d4:	eeef 7a0f 	vfma.f32	s15, s30, s30
 800d4d8:	edd3 ca00 	vldr	s25, [r3]
 800d4dc:	eeec 7aac 	vfma.f32	s15, s25, s25
 800d4e0:	ec57 6b10 	vmov	r6, r7, d0
 800d4e4:	ee17 0a90 	vmov	r0, s15
 800d4e8:	f7f2 ffd2 	bl	8000490 <__aeabi_f2d>
 800d4ec:	ec41 0b10 	vmov	d0, r0, r1
 800d4f0:	f005 fdce 	bl	8013090 <sqrt>
 800d4f4:	ec51 0b10 	vmov	r0, r1, d0
 800d4f8:	f7f3 fb1a 	bl	8000b30 <__aeabi_d2f>
 800d4fc:	4be0      	ldr	r3, [pc, #896]	; (800d880 <m_kalman_3gyro.isra.0.constprop.0+0x2fe0>)
 800d4fe:	ee07 0a90 	vmov	s15, r0
 800d502:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800d506:	edc3 7a67 	vstr	s15, [r3, #412]	; 0x19c
 800d50a:	4639      	mov	r1, r7
 800d50c:	4630      	mov	r0, r6
 800d50e:	eec6 ea27 	vdiv.f32	s29, s12, s15
 800d512:	ed8d 6a00 	vstr	s12, [sp]
 800d516:	f7f3 fb0b 	bl	8000b30 <__aeabi_d2f>
 800d51a:	ed9d 6a00 	vldr	s12, [sp]
 800d51e:	ed9d 7a01 	vldr	s14, [sp, #4]
 800d522:	ee07 0a90 	vmov	s15, r0
 800d526:	eec6 7a27 	vdiv.f32	s15, s12, s15
 800d52a:	ee2e fa8f 	vmul.f32	s30, s29, s30
 800d52e:	ee67 6a8e 	vmul.f32	s13, s15, s28
 800d532:	ee6e caac 	vmul.f32	s25, s29, s25
 800d536:	ee2f ea66 	vnmul.f32	s28, s30, s13
 800d53a:	ee27 ca8c 	vmul.f32	s24, s15, s24
 800d53e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d542:	eeac ea8c 	vfma.f32	s28, s25, s24
 800d546:	ee2e da8d 	vmul.f32	s26, s29, s26
 800d54a:	ee67 eaec 	vnmul.f32	s29, s15, s25
 800d54e:	ee2e 7a0e 	vmul.f32	s14, s28, s28
 800d552:	eee6 ea8d 	vfma.f32	s29, s13, s26
 800d556:	ee2c ca4d 	vnmul.f32	s24, s24, s26
 800d55a:	eea7 ca8f 	vfma.f32	s24, s15, s30
 800d55e:	eef0 7a47 	vmov.f32	s15, s14
 800d562:	eeee 7aae 	vfma.f32	s15, s29, s29
 800d566:	eeec 7a0c 	vfma.f32	s15, s24, s24
 800d56a:	ee17 0a90 	vmov	r0, s15
 800d56e:	f7f2 ff8f 	bl	8000490 <__aeabi_f2d>
 800d572:	ec41 0b10 	vmov	d0, r0, r1
 800d576:	f005 fd8b 	bl	8013090 <sqrt>
 800d57a:	ec51 0b10 	vmov	r0, r1, d0
 800d57e:	f7f3 fad7 	bl	8000b30 <__aeabi_d2f>
 800d582:	ed9d 6a00 	vldr	s12, [sp]
 800d586:	9916      	ldr	r1, [sp, #88]	; 0x58
 800d588:	ed89 fa02 	vstr	s30, [r9, #8]
 800d58c:	ee07 0a90 	vmov	s15, r0
 800d590:	eec6 7a27 	vdiv.f32	s15, s12, s15
 800d594:	aa79      	add	r2, sp, #484	; 0x1e4
 800d596:	4648      	mov	r0, r9
 800d598:	ee2e ea27 	vmul.f32	s28, s28, s15
 800d59c:	ee2c ca27 	vmul.f32	s24, s24, s15
 800d5a0:	ee6e eaa7 	vmul.f32	s29, s29, s15
 800d5a4:	ee2f 7a4e 	vnmul.f32	s14, s30, s28
 800d5a8:	ee6d 6a4c 	vnmul.f32	s13, s26, s24
 800d5ac:	ee6e 7aec 	vnmul.f32	s15, s29, s25
 800d5b0:	eeec 6a8e 	vfma.f32	s13, s25, s28
 800d5b4:	eeae 7a8d 	vfma.f32	s14, s29, s26
 800d5b8:	eeec 7a0f 	vfma.f32	s15, s24, s30
 800d5bc:	edc9 6a00 	vstr	s13, [r9]
 800d5c0:	ed89 7a06 	vstr	s14, [r9, #24]
 800d5c4:	edc9 7a03 	vstr	s15, [r9, #12]
 800d5c8:	edc9 ea01 	vstr	s29, [r9, #4]
 800d5cc:	ed89 ea04 	vstr	s28, [r9, #16]
 800d5d0:	ed89 ca07 	vstr	s24, [r9, #28]
 800d5d4:	ed89 da05 	vstr	s26, [r9, #20]
 800d5d8:	edc9 ca08 	vstr	s25, [r9, #32]
 800d5dc:	f7fa febc 	bl	8008358 <m_mldivide>
 800d5e0:	a947      	add	r1, sp, #284	; 0x11c
 800d5e2:	a879      	add	r0, sp, #484	; 0x1e4
 800d5e4:	f7fb fccc 	bl	8008f80 <m_dcm2q_eml>
 800d5e8:	eddf 7aa6 	vldr	s15, [pc, #664]	; 800d884 <m_kalman_3gyro.isra.0.constprop.0+0x2fe4>
 800d5ec:	9847      	ldr	r0, [sp, #284]	; 0x11c
 800d5ee:	9948      	ldr	r1, [sp, #288]	; 0x120
 800d5f0:	9a49      	ldr	r2, [sp, #292]	; 0x124
 800d5f2:	9b4a      	ldr	r3, [sp, #296]	; 0x128
 800d5f4:	904b      	str	r0, [sp, #300]	; 0x12c
 800d5f6:	eeb0 7a67 	vmov.f32	s14, s15
 800d5fa:	eef0 6a67 	vmov.f32	s13, s15
 800d5fe:	914c      	str	r1, [sp, #304]	; 0x130
 800d600:	924d      	str	r2, [sp, #308]	; 0x134
 800d602:	934e      	str	r3, [sp, #312]	; 0x138
 800d604:	ed94 5a06 	vldr	s10, [r4, #24]
 800d608:	edd4 5a07 	vldr	s11, [r4, #28]
 800d60c:	ed94 6a08 	vldr	s12, [r4, #32]
 800d610:	3424      	adds	r4, #36	; 0x24
 800d612:	42a5      	cmp	r5, r4
 800d614:	ee76 6a85 	vadd.f32	s13, s13, s10
 800d618:	ee37 7a25 	vadd.f32	s14, s14, s11
 800d61c:	ee77 7a86 	vadd.f32	s15, s15, s12
 800d620:	d1f0      	bne.n	800d604 <m_kalman_3gyro.isra.0.constprop.0+0x2d64>
 800d622:	ed9f 6a99 	vldr	s12, [pc, #612]	; 800d888 <m_kalman_3gyro.isra.0.constprop.0+0x2fe8>
 800d626:	ee27 7a06 	vmul.f32	s14, s14, s12
 800d62a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800d62e:	ed8d 7a3e 	vstr	s14, [sp, #248]	; 0xf8
 800d632:	edcd 7a3f 	vstr	s15, [sp, #252]	; 0xfc
 800d636:	ed9d 7a0c 	vldr	s14, [sp, #48]	; 0x30
 800d63a:	eddd 7a0d 	vldr	s15, [sp, #52]	; 0x34
 800d63e:	ee66 6a86 	vmul.f32	s13, s13, s12
 800d642:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d646:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d64a:	edcd 6a3d 	vstr	s13, [sp, #244]	; 0xf4
 800d64e:	f340 8665 	ble.w	800e31c <m_kalman_3gyro.isra.0.constprop.0+0x3a7c>
 800d652:	eddd 7a0e 	vldr	s15, [sp, #56]	; 0x38
 800d656:	eef4 7aef 	vcmpe.f32	s15, s31
 800d65a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d65e:	f340 87a5 	ble.w	800e5ac <m_kalman_3gyro.isra.0.constprop.0+0x3d0c>
 800d662:	eddd 7a11 	vldr	s15, [sp, #68]	; 0x44
 800d666:	ed9d 7a17 	vldr	s14, [sp, #92]	; 0x5c
 800d66a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d66e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d672:	f77e ad5c 	ble.w	800c12e <m_kalman_3gyro.isra.0.constprop.0+0x188e>
 800d676:	9b08      	ldr	r3, [sp, #32]
 800d678:	eddf 7a84 	vldr	s15, [pc, #528]	; 800d88c <m_kalman_3gyro.isra.0.constprop.0+0x2fec>
 800d67c:	ed93 7a00 	vldr	s14, [r3]
 800d680:	eeb0 7ac7 	vabs.f32	s14, s14
 800d684:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d688:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d68c:	f57e ad4f 	bpl.w	800c12e <m_kalman_3gyro.isra.0.constprop.0+0x188e>
 800d690:	ed93 7a01 	vldr	s14, [r3, #4]
 800d694:	eeb0 7ac7 	vabs.f32	s14, s14
 800d698:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d69c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6a0:	f57e ad45 	bpl.w	800c12e <m_kalman_3gyro.isra.0.constprop.0+0x188e>
 800d6a4:	ed93 7a02 	vldr	s14, [r3, #8]
 800d6a8:	eeb0 7ac7 	vabs.f32	s14, s14
 800d6ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d6b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6b4:	f57e ad3b 	bpl.w	800c12e <m_kalman_3gyro.isra.0.constprop.0+0x188e>
 800d6b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d6ba:	eddf 7a75 	vldr	s15, [pc, #468]	; 800d890 <m_kalman_3gyro.isra.0.constprop.0+0x2ff0>
 800d6be:	ed93 7a00 	vldr	s14, [r3]
 800d6c2:	eeb0 7ac7 	vabs.f32	s14, s14
 800d6c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d6ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6ce:	f57e ad2e 	bpl.w	800c12e <m_kalman_3gyro.isra.0.constprop.0+0x188e>
 800d6d2:	ed93 7a01 	vldr	s14, [r3, #4]
 800d6d6:	eeb0 7ac7 	vabs.f32	s14, s14
 800d6da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d6de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6e2:	f57e ad24 	bpl.w	800c12e <m_kalman_3gyro.isra.0.constprop.0+0x188e>
 800d6e6:	ed93 7a02 	vldr	s14, [r3, #8]
 800d6ea:	eeb0 7ac7 	vabs.f32	s14, s14
 800d6ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d6f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6f6:	f57e ad1a 	bpl.w	800c12e <m_kalman_3gyro.isra.0.constprop.0+0x188e>
 800d6fa:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800d6fe:	f8d3 2450 	ldr.w	r2, [r3, #1104]	; 0x450
 800d702:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d704:	ed93 7a00 	vldr	s14, [r3]
 800d708:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d70a:	ed93 6a00 	vldr	s12, [r3]
 800d70e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800d710:	edd3 6a00 	vldr	s13, [r3]
 800d714:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800d718:	eeb4 7ac6 	vcmpe.f32	s14, s12
 800d71c:	2a09      	cmp	r2, #9
 800d71e:	f503 6198 	add.w	r1, r3, #1216	; 0x4c0
 800d722:	bfcc      	ite	gt
 800d724:	230a      	movgt	r3, #10
 800d726:	2305      	movle	r3, #5
 800d728:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d72c:	bfb4      	ite	lt
 800d72e:	eef0 7a46 	vmovlt.f32	s15, s12
 800d732:	eef0 7a47 	vmovge.f32	s15, s14
 800d736:	bf98      	it	ls
 800d738:	eeb0 6a47 	vmovls.f32	s12, s14
 800d73c:	ed91 7a00 	vldr	s14, [r1]
 800d740:	9929      	ldr	r1, [sp, #164]	; 0xa4
 800d742:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d74a:	eeb4 7ac6 	vcmpe.f32	s14, s12
 800d74e:	bfa8      	it	ge
 800d750:	eef0 7a47 	vmovge.f32	s15, s14
 800d754:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d758:	bf98      	it	ls
 800d75a:	eeb0 6a47 	vmovls.f32	s12, s14
 800d75e:	eef4 6ae7 	vcmpe.f32	s13, s15
 800d762:	ed91 7a00 	vldr	s14, [r1]
 800d766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d76a:	eef4 6ac6 	vcmpe.f32	s13, s12
 800d76e:	bfa8      	it	ge
 800d770:	eef0 7a66 	vmovge.f32	s15, s13
 800d774:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d778:	bf88      	it	hi
 800d77a:	eef0 6a46 	vmovhi.f32	s13, s12
 800d77e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d782:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d786:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800d78a:	bfb8      	it	lt
 800d78c:	eef0 7a47 	vmovlt.f32	s15, s14
 800d790:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d794:	bf88      	it	hi
 800d796:	eeb0 7a66 	vmovhi.f32	s14, s13
 800d79a:	2b05      	cmp	r3, #5
 800d79c:	d065      	beq.n	800d86a <m_kalman_3gyro.isra.0.constprop.0+0x2fca>
 800d79e:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800d7a2:	f201 512c 	addw	r1, r1, #1324	; 0x52c
 800d7a6:	edd1 6a00 	vldr	s13, [r1]
 800d7aa:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800d7ae:	eef4 6ae7 	vcmpe.f32	s13, s15
 800d7b2:	f501 61aa 	add.w	r1, r1, #1360	; 0x550
 800d7b6:	ed91 6a00 	vldr	s12, [r1]
 800d7ba:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800d7be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7c2:	eef4 6ac7 	vcmpe.f32	s13, s14
 800d7c6:	bfa8      	it	ge
 800d7c8:	eef0 7a66 	vmovge.f32	s15, s13
 800d7cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7d0:	bf98      	it	ls
 800d7d2:	eeb0 7a66 	vmovls.f32	s14, s13
 800d7d6:	eeb4 6ae7 	vcmpe.f32	s12, s15
 800d7da:	f201 5174 	addw	r1, r1, #1396	; 0x574
 800d7de:	edd1 6a00 	vldr	s13, [r1]
 800d7e2:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800d7e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7ea:	eeb4 6ac7 	vcmpe.f32	s12, s14
 800d7ee:	bfa8      	it	ge
 800d7f0:	eef0 7a46 	vmovge.f32	s15, s12
 800d7f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7f8:	bf88      	it	hi
 800d7fa:	eeb0 6a47 	vmovhi.f32	s12, s14
 800d7fe:	eef4 6ae7 	vcmpe.f32	s13, s15
 800d802:	f501 61b3 	add.w	r1, r1, #1432	; 0x598
 800d806:	ed91 7a00 	vldr	s14, [r1]
 800d80a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d80e:	eef4 6ac6 	vcmpe.f32	s13, s12
 800d812:	bfa8      	it	ge
 800d814:	eef0 7a66 	vmovge.f32	s15, s13
 800d818:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d81c:	bf88      	it	hi
 800d81e:	eef0 6a46 	vmovhi.f32	s13, s12
 800d822:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d826:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d82a:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800d82e:	bfa8      	it	ge
 800d830:	eef0 7a47 	vmovge.f32	s15, s14
 800d834:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d838:	bf88      	it	hi
 800d83a:	eeb0 7a66 	vmovhi.f32	s14, s13
 800d83e:	2b0a      	cmp	r3, #10
 800d840:	d113      	bne.n	800d86a <m_kalman_3gyro.isra.0.constprop.0+0x2fca>
 800d842:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800d846:	f201 51bc 	addw	r1, r1, #1468	; 0x5bc
 800d84a:	edd1 6a00 	vldr	s13, [r1]
 800d84e:	eef4 7ae6 	vcmpe.f32	s15, s13
 800d852:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d856:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800d85a:	bfb8      	it	lt
 800d85c:	eef0 7a66 	vmovlt.f32	s15, s13
 800d860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d864:	bf88      	it	hi
 800d866:	eeb0 7a66 	vmovhi.f32	s14, s13
 800d86a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d86e:	ed9f 7a09 	vldr	s14, [pc, #36]	; 800d894 <m_kalman_3gyro.isra.0.constprop.0+0x2ff4>
 800d872:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d87a:	f73e ac58 	bgt.w	800c12e <m_kalman_3gyro.isra.0.constprop.0+0x188e>
 800d87e:	e00b      	b.n	800d898 <m_kalman_3gyro.isra.0.constprop.0+0x2ff8>
 800d880:	20001698 	.word	0x20001698
 800d884:	00000000 	.word	0x00000000
 800d888:	3d088889 	.word	0x3d088889
 800d88c:	3e4ccccd 	.word	0x3e4ccccd
 800d890:	3f99999a 	.word	0x3f99999a
 800d894:	3be56042 	.word	0x3be56042
 800d898:	9914      	ldr	r1, [sp, #80]	; 0x50
 800d89a:	ed91 6a00 	vldr	s12, [r1]
 800d89e:	9924      	ldr	r1, [sp, #144]	; 0x90
 800d8a0:	ed91 7a00 	vldr	s14, [r1]
 800d8a4:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800d8a6:	edd1 6a00 	vldr	s13, [r1]
 800d8aa:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800d8ae:	eeb4 7ac6 	vcmpe.f32	s14, s12
 800d8b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8b6:	f201 41c4 	addw	r1, r1, #1220	; 0x4c4
 800d8ba:	bfb4      	ite	lt
 800d8bc:	eef0 7a46 	vmovlt.f32	s15, s12
 800d8c0:	eef0 7a47 	vmovge.f32	s15, s14
 800d8c4:	bf98      	it	ls
 800d8c6:	eeb0 6a47 	vmovls.f32	s12, s14
 800d8ca:	ed91 7a00 	vldr	s14, [r1]
 800d8ce:	992a      	ldr	r1, [sp, #168]	; 0xa8
 800d8d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d8d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8d8:	eeb4 7ac6 	vcmpe.f32	s14, s12
 800d8dc:	bfa8      	it	ge
 800d8de:	eef0 7a47 	vmovge.f32	s15, s14
 800d8e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8e6:	bf98      	it	ls
 800d8e8:	eeb0 6a47 	vmovls.f32	s12, s14
 800d8ec:	eef4 6ae7 	vcmpe.f32	s13, s15
 800d8f0:	ed91 7a00 	vldr	s14, [r1]
 800d8f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8f8:	eef4 6ac6 	vcmpe.f32	s13, s12
 800d8fc:	bfa8      	it	ge
 800d8fe:	eef0 7a66 	vmovge.f32	s15, s13
 800d902:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d906:	bf88      	it	hi
 800d908:	eef0 6a46 	vmovhi.f32	s13, s12
 800d90c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d914:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800d918:	bfa8      	it	ge
 800d91a:	eef0 7a47 	vmovge.f32	s15, s14
 800d91e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d922:	bf88      	it	hi
 800d924:	eeb0 7a66 	vmovhi.f32	s14, s13
 800d928:	2b05      	cmp	r3, #5
 800d92a:	d065      	beq.n	800d9f8 <m_kalman_3gyro.isra.0.constprop.0+0x3158>
 800d92c:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800d930:	f501 61a6 	add.w	r1, r1, #1328	; 0x530
 800d934:	ed91 6a00 	vldr	s12, [r1]
 800d938:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800d93c:	eeb4 6ae7 	vcmpe.f32	s12, s15
 800d940:	f201 5154 	addw	r1, r1, #1364	; 0x554
 800d944:	edd1 6a00 	vldr	s13, [r1]
 800d948:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800d94c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d950:	eeb4 6ac7 	vcmpe.f32	s12, s14
 800d954:	bfa8      	it	ge
 800d956:	eef0 7a46 	vmovge.f32	s15, s12
 800d95a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d95e:	bf88      	it	hi
 800d960:	eeb0 6a47 	vmovhi.f32	s12, s14
 800d964:	eef4 6ae7 	vcmpe.f32	s13, s15
 800d968:	f501 61af 	add.w	r1, r1, #1400	; 0x578
 800d96c:	ed91 7a00 	vldr	s14, [r1]
 800d970:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800d974:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d978:	eef4 6ac6 	vcmpe.f32	s13, s12
 800d97c:	bfa8      	it	ge
 800d97e:	eef0 7a66 	vmovge.f32	s15, s13
 800d982:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d986:	bf88      	it	hi
 800d988:	eef0 6a46 	vmovhi.f32	s13, s12
 800d98c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d990:	f201 519c 	addw	r1, r1, #1436	; 0x59c
 800d994:	ed91 6a00 	vldr	s12, [r1]
 800d998:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d99c:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800d9a0:	bfa8      	it	ge
 800d9a2:	eef0 7a47 	vmovge.f32	s15, s14
 800d9a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9aa:	bf88      	it	hi
 800d9ac:	eeb0 7a66 	vmovhi.f32	s14, s13
 800d9b0:	eeb4 6ae7 	vcmpe.f32	s12, s15
 800d9b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9b8:	eeb4 7ac6 	vcmpe.f32	s14, s12
 800d9bc:	bfa8      	it	ge
 800d9be:	eef0 7a46 	vmovge.f32	s15, s12
 800d9c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9c6:	bf88      	it	hi
 800d9c8:	eeb0 7a46 	vmovhi.f32	s14, s12
 800d9cc:	2b0a      	cmp	r3, #10
 800d9ce:	d113      	bne.n	800d9f8 <m_kalman_3gyro.isra.0.constprop.0+0x3158>
 800d9d0:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800d9d4:	f501 61b8 	add.w	r1, r1, #1472	; 0x5c0
 800d9d8:	edd1 6a00 	vldr	s13, [r1]
 800d9dc:	eef4 7ae6 	vcmpe.f32	s15, s13
 800d9e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9e4:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800d9e8:	bfb8      	it	lt
 800d9ea:	eef0 7a66 	vmovlt.f32	s15, s13
 800d9ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9f2:	bf88      	it	hi
 800d9f4:	eeb0 7a66 	vmovhi.f32	s14, s13
 800d9f8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d9fc:	ed1f 7a5b 	vldr	s14, [pc, #-364]	; 800d894 <m_kalman_3gyro.isra.0.constprop.0+0x2ff4>
 800da00:	eef4 7ac7 	vcmpe.f32	s15, s14
 800da04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da08:	f73e ab91 	bgt.w	800c12e <m_kalman_3gyro.isra.0.constprop.0+0x188e>
 800da0c:	9915      	ldr	r1, [sp, #84]	; 0x54
 800da0e:	ed91 7a00 	vldr	s14, [r1]
 800da12:	9925      	ldr	r1, [sp, #148]	; 0x94
 800da14:	ed91 6a00 	vldr	s12, [r1]
 800da18:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800da1a:	edd1 6a00 	vldr	s13, [r1]
 800da1e:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800da22:	eeb4 7ac6 	vcmpe.f32	s14, s12
 800da26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da2a:	f501 6199 	add.w	r1, r1, #1224	; 0x4c8
 800da2e:	bfb4      	ite	lt
 800da30:	eef0 7a46 	vmovlt.f32	s15, s12
 800da34:	eef0 7a47 	vmovge.f32	s15, s14
 800da38:	bf98      	it	ls
 800da3a:	eeb0 6a47 	vmovls.f32	s12, s14
 800da3e:	ed91 7a00 	vldr	s14, [r1]
 800da42:	993b      	ldr	r1, [sp, #236]	; 0xec
 800da44:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800da48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da4c:	eeb4 7ac6 	vcmpe.f32	s14, s12
 800da50:	bfa8      	it	ge
 800da52:	eef0 7a47 	vmovge.f32	s15, s14
 800da56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da5a:	bf98      	it	ls
 800da5c:	eeb0 6a47 	vmovls.f32	s12, s14
 800da60:	eef4 6ae7 	vcmpe.f32	s13, s15
 800da64:	ed91 7a00 	vldr	s14, [r1]
 800da68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da6c:	eef4 6ac6 	vcmpe.f32	s13, s12
 800da70:	bfa8      	it	ge
 800da72:	eef0 7a66 	vmovge.f32	s15, s13
 800da76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da7a:	bf88      	it	hi
 800da7c:	eef0 6a46 	vmovhi.f32	s13, s12
 800da80:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800da84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da88:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800da8c:	bfa8      	it	ge
 800da8e:	eef0 7a47 	vmovge.f32	s15, s14
 800da92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da96:	bf88      	it	hi
 800da98:	eeb0 7a66 	vmovhi.f32	s14, s13
 800da9c:	2b05      	cmp	r3, #5
 800da9e:	d065      	beq.n	800db6c <m_kalman_3gyro.isra.0.constprop.0+0x32cc>
 800daa0:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800daa4:	f201 5134 	addw	r1, r1, #1332	; 0x534
 800daa8:	edd1 6a00 	vldr	s13, [r1]
 800daac:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800dab0:	eef4 6ae7 	vcmpe.f32	s13, s15
 800dab4:	f501 61ab 	add.w	r1, r1, #1368	; 0x558
 800dab8:	ed91 6a00 	vldr	s12, [r1]
 800dabc:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800dac0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dac4:	eef4 6ac7 	vcmpe.f32	s13, s14
 800dac8:	bfa8      	it	ge
 800daca:	eef0 7a66 	vmovge.f32	s15, s13
 800dace:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dad2:	bf98      	it	ls
 800dad4:	eeb0 7a66 	vmovls.f32	s14, s13
 800dad8:	eeb4 6ae7 	vcmpe.f32	s12, s15
 800dadc:	f201 517c 	addw	r1, r1, #1404	; 0x57c
 800dae0:	edd1 6a00 	vldr	s13, [r1]
 800dae4:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800dae8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800daec:	eeb4 6ac7 	vcmpe.f32	s12, s14
 800daf0:	bfa8      	it	ge
 800daf2:	eef0 7a46 	vmovge.f32	s15, s12
 800daf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dafa:	bf88      	it	hi
 800dafc:	eeb0 6a47 	vmovhi.f32	s12, s14
 800db00:	eef4 6ae7 	vcmpe.f32	s13, s15
 800db04:	f501 61b4 	add.w	r1, r1, #1440	; 0x5a0
 800db08:	ed91 7a00 	vldr	s14, [r1]
 800db0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db10:	eef4 6ac6 	vcmpe.f32	s13, s12
 800db14:	bfa8      	it	ge
 800db16:	eef0 7a66 	vmovge.f32	s15, s13
 800db1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db1e:	bf88      	it	hi
 800db20:	eef0 6a46 	vmovhi.f32	s13, s12
 800db24:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800db28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db2c:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800db30:	bfa8      	it	ge
 800db32:	eef0 7a47 	vmovge.f32	s15, s14
 800db36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db3a:	bf88      	it	hi
 800db3c:	eeb0 7a66 	vmovhi.f32	s14, s13
 800db40:	2b0a      	cmp	r3, #10
 800db42:	d113      	bne.n	800db6c <m_kalman_3gyro.isra.0.constprop.0+0x32cc>
 800db44:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800db48:	f203 53c4 	addw	r3, r3, #1476	; 0x5c4
 800db4c:	edd3 6a00 	vldr	s13, [r3]
 800db50:	eef4 7ae6 	vcmpe.f32	s15, s13
 800db54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db58:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800db5c:	bfb8      	it	lt
 800db5e:	eef0 7a66 	vmovlt.f32	s15, s13
 800db62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db66:	bf88      	it	hi
 800db68:	eeb0 7a66 	vmovhi.f32	s14, s13
 800db6c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800db70:	ed1f 7ab8 	vldr	s14, [pc, #-736]	; 800d894 <m_kalman_3gyro.isra.0.constprop.0+0x2ff4>
 800db74:	eef4 7ac7 	vcmpe.f32	s15, s14
 800db78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db7c:	f73e aad7 	bgt.w	800c12e <m_kalman_3gyro.isra.0.constprop.0+0x188e>
 800db80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db82:	2b00      	cmp	r3, #0
 800db84:	f43e aad7 	beq.w	800c136 <m_kalman_3gyro.isra.0.constprop.0+0x1896>
 800db88:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
 800db8c:	2b01      	cmp	r3, #1
 800db8e:	d123      	bne.n	800dbd8 <m_kalman_3gyro.isra.0.constprop.0+0x3338>
 800db90:	2a0a      	cmp	r2, #10
 800db92:	f43f ac1b 	beq.w	800d3cc <m_kalman_3gyro.isra.0.constprop.0+0x2b2c>
 800db96:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800db9a:	2300      	movs	r3, #0
 800db9c:	3201      	adds	r2, #1
 800db9e:	f8c1 2450 	str.w	r2, [r1, #1104]	; 0x450
 800dba2:	f8a1 3202 	strh.w	r3, [r1, #514]	; 0x202
 800dba6:	f881 3204 	strb.w	r3, [r1, #516]	; 0x204
 800dbaa:	f8c1 345c 	str.w	r3, [r1, #1116]	; 0x45c
 800dbae:	f50d 7902 	add.w	r9, sp, #520	; 0x208
 800dbb2:	f7fe bae1 	b.w	800c178 <m_kalman_3gyro.isra.0.constprop.0+0x18d8>
 800dbb6:	eddd 7a0e 	vldr	s15, [sp, #56]	; 0x38
 800dbba:	eef4 7aef 	vcmpe.f32	s15, s31
 800dbbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbc2:	f73f ad4e 	bgt.w	800d662 <m_kalman_3gyro.isra.0.constprop.0+0x2dc2>
 800dbc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dbc8:	2b00      	cmp	r3, #0
 800dbca:	f43e aab4 	beq.w	800c136 <m_kalman_3gyro.isra.0.constprop.0+0x1896>
 800dbce:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
 800dbd2:	2b01      	cmp	r3, #1
 800dbd4:	f000 837a 	beq.w	800e2cc <m_kalman_3gyro.isra.0.constprop.0+0x3a2c>
 800dbd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dbda:	2b02      	cmp	r3, #2
 800dbdc:	bf08      	it	eq
 800dbde:	f50d 7902 	addeq.w	r9, sp, #520	; 0x208
 800dbe2:	f000 84e3 	beq.w	800e5ac <m_kalman_3gyro.isra.0.constprop.0+0x3d0c>
 800dbe6:	2b04      	cmp	r3, #4
 800dbe8:	f040 8370 	bne.w	800e2cc <m_kalman_3gyro.isra.0.constprop.0+0x3a2c>
 800dbec:	4bd4      	ldr	r3, [pc, #848]	; (800df40 <m_kalman_3gyro.isra.0.constprop.0+0x36a0>)
 800dbee:	f893 21b0 	ldrb.w	r2, [r3, #432]	; 0x1b0
 800dbf2:	2a04      	cmp	r2, #4
 800dbf4:	f240 859a 	bls.w	800e72c <m_kalman_3gyro.isra.0.constprop.0+0x3e8c>
 800dbf8:	48d1      	ldr	r0, [pc, #836]	; (800df40 <m_kalman_3gyro.isra.0.constprop.0+0x36a0>)
 800dbfa:	eddf 7ad2 	vldr	s15, [pc, #840]	; 800df44 <m_kalman_3gyro.isra.0.constprop.0+0x36a4>
 800dbfe:	ed90 7a74 	vldr	s14, [r0, #464]	; 0x1d0
 800dc02:	ed9f 3ad1 	vldr	s6, [pc, #836]	; 800df48 <m_kalman_3gyro.isra.0.constprop.0+0x36a8>
 800dc06:	edd0 0a71 	vldr	s1, [r0, #452]	; 0x1c4
 800dc0a:	edd0 3a73 	vldr	s7, [r0, #460]	; 0x1cc
 800dc0e:	ed80 7a71 	vstr	s14, [r0, #452]	; 0x1c4
 800dc12:	ee27 7a27 	vmul.f32	s14, s14, s15
 800dc16:	ed90 4a70 	vldr	s8, [r0, #448]	; 0x1c0
 800dc1a:	edd0 4a72 	vldr	s9, [r0, #456]	; 0x1c8
 800dc1e:	ed90 1a7f 	vldr	s2, [r0, #508]	; 0x1fc
 800dc22:	edd0 1a80 	vldr	s3, [r0, #512]	; 0x200
 800dc26:	ed90 2a81 	vldr	s4, [r0, #516]	; 0x204
 800dc2a:	edd0 5a75 	vldr	s11, [r0, #468]	; 0x1d4
 800dc2e:	edd0 2a82 	vldr	s5, [r0, #520]	; 0x208
 800dc32:	ed90 6a83 	vldr	s12, [r0, #524]	; 0x20c
 800dc36:	edd0 6a84 	vldr	s13, [r0, #528]	; 0x210
 800dc3a:	f8d0 31d8 	ldr.w	r3, [r0, #472]	; 0x1d8
 800dc3e:	f8d0 11dc 	ldr.w	r1, [r0, #476]	; 0x1dc
 800dc42:	f8d0 21e0 	ldr.w	r2, [r0, #480]	; 0x1e0
 800dc46:	f8c0 31cc 	str.w	r3, [r0, #460]	; 0x1cc
 800dc4a:	eea0 7a83 	vfma.f32	s14, s1, s6
 800dc4e:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800dc52:	f8c0 11d0 	str.w	r1, [r0, #464]	; 0x1d0
 800dc56:	ee23 5aa7 	vmul.f32	s10, s7, s15
 800dc5a:	edc0 0a6e 	vstr	s1, [r0, #440]	; 0x1b8
 800dc5e:	eea4 5a03 	vfma.f32	s10, s8, s6
 800dc62:	f8c0 3208 	str.w	r3, [r0, #520]	; 0x208
 800dc66:	f8c0 21d4 	str.w	r2, [r0, #468]	; 0x1d4
 800dc6a:	edc0 3a70 	vstr	s7, [r0, #448]	; 0x1c0
 800dc6e:	ed80 4a6d 	vstr	s8, [r0, #436]	; 0x1b4
 800dc72:	edc0 4a6f 	vstr	s9, [r0, #444]	; 0x1bc
 800dc76:	ed9f 4ab5 	vldr	s8, [pc, #724]	; 800df4c <m_kalman_3gyro.isra.0.constprop.0+0x36ac>
 800dc7a:	edc0 5a72 	vstr	s11, [r0, #456]	; 0x1c8
 800dc7e:	ed80 1a7c 	vstr	s2, [r0, #496]	; 0x1f0
 800dc82:	edc0 2a7f 	vstr	s5, [r0, #508]	; 0x1fc
 800dc86:	edc0 1a7d 	vstr	s3, [r0, #500]	; 0x1f4
 800dc8a:	ed80 6a80 	vstr	s12, [r0, #512]	; 0x200
 800dc8e:	ed80 2a7e 	vstr	s4, [r0, #504]	; 0x1f8
 800dc92:	edc0 6a81 	vstr	s13, [r0, #516]	; 0x204
 800dc96:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
 800dc9a:	edd0 0a7a 	vldr	s1, [r0, #488]	; 0x1e8
 800dc9e:	ed90 0a79 	vldr	s0, [r0, #484]	; 0x1e4
 800dca2:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
 800dca6:	f8c0 220c 	str.w	r2, [r0, #524]	; 0x20c
 800dcaa:	eea0 7a84 	vfma.f32	s14, s1, s8
 800dcae:	4601      	mov	r1, r0
 800dcb0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dcb2:	edc1 0a77 	vstr	s1, [r1, #476]	; 0x1dc
 800dcb6:	ee65 5aa7 	vmul.f32	s11, s11, s15
 800dcba:	ee62 2aa7 	vmul.f32	s5, s5, s15
 800dcbe:	edd0 3a01 	vldr	s7, [r0, #4]
 800dcc2:	edd0 0a00 	vldr	s1, [r0]
 800dcc6:	eea0 5a04 	vfma.f32	s10, s0, s8
 800dcca:	460a      	mov	r2, r1
 800dccc:	eee4 5a83 	vfma.f32	s11, s9, s6
 800dcd0:	eddf 4a9f 	vldr	s9, [pc, #636]	; 800df50 <m_kalman_3gyro.isra.0.constprop.0+0x36b0>
 800dcd4:	edd2 ba88 	vldr	s23, [r2, #544]	; 0x220
 800dcd8:	ed92 da89 	vldr	s26, [r2, #548]	; 0x224
 800dcdc:	edc2 3a7a 	vstr	s7, [r2, #488]	; 0x1e8
 800dce0:	ee26 6a27 	vmul.f32	s12, s12, s15
 800dce4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800dce8:	eef0 7a62 	vmov.f32	s15, s5
 800dcec:	eea3 7aa4 	vfma.f32	s14, s7, s9
 800dcf0:	eee1 7a03 	vfma.f32	s15, s2, s6
 800dcf4:	ed91 1a7b 	vldr	s2, [r1, #492]	; 0x1ec
 800dcf8:	9908      	ldr	r1, [sp, #32]
 800dcfa:	edd2 3a8a 	vldr	s7, [r2, #552]	; 0x228
 800dcfe:	edd1 2a01 	vldr	s5, [r1, #4]
 800dd02:	ed82 0a76 	vstr	s0, [r2, #472]	; 0x1d8
 800dd06:	eea0 5aa4 	vfma.f32	s10, s1, s9
 800dd0a:	eee1 5a04 	vfma.f32	s11, s2, s8
 800dd0e:	eea1 6a83 	vfma.f32	s12, s3, s6
 800dd12:	eee2 6a03 	vfma.f32	s13, s4, s6
 800dd16:	edd0 1a02 	vldr	s3, [r0, #8]
 800dd1a:	ed91 2a00 	vldr	s4, [r1]
 800dd1e:	ed91 3a02 	vldr	s6, [r1, #8]
 800dd22:	ed82 7a8c 	vstr	s14, [r2, #560]	; 0x230
 800dd26:	ee27 7a07 	vmul.f32	s14, s14, s14
 800dd2a:	eee1 5aa4 	vfma.f32	s11, s3, s9
 800dd2e:	eeeb 7a84 	vfma.f32	s15, s23, s8
 800dd32:	eead 6a04 	vfma.f32	s12, s26, s8
 800dd36:	eee3 6a84 	vfma.f32	s13, s7, s8
 800dd3a:	eea5 7a05 	vfma.f32	s14, s10, s10
 800dd3e:	eee2 7a24 	vfma.f32	s15, s4, s9
 800dd42:	eea2 6aa4 	vfma.f32	s12, s5, s9
 800dd46:	eee3 6a24 	vfma.f32	s13, s6, s9
 800dd4a:	eea5 7aa5 	vfma.f32	s14, s11, s11
 800dd4e:	edc2 0a79 	vstr	s1, [r2, #484]	; 0x1e4
 800dd52:	edc2 7a8e 	vstr	s15, [r2, #568]	; 0x238
 800dd56:	ee17 0a10 	vmov	r0, s14
 800dd5a:	ed82 5a8b 	vstr	s10, [r2, #556]	; 0x22c
 800dd5e:	edc2 5a8d 	vstr	s11, [r2, #564]	; 0x234
 800dd62:	ed82 1a78 	vstr	s2, [r2, #480]	; 0x1e0
 800dd66:	edc2 1a7b 	vstr	s3, [r2, #492]	; 0x1ec
 800dd6a:	edc2 ba85 	vstr	s23, [r2, #532]	; 0x214
 800dd6e:	ed82 2a88 	vstr	s4, [r2, #544]	; 0x220
 800dd72:	ed82 da86 	vstr	s26, [r2, #536]	; 0x218
 800dd76:	edc2 2a89 	vstr	s5, [r2, #548]	; 0x224
 800dd7a:	ed82 3a8a 	vstr	s6, [r2, #552]	; 0x228
 800dd7e:	edc2 3a87 	vstr	s7, [r2, #540]	; 0x21c
 800dd82:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210
 800dd86:	ed82 6a8f 	vstr	s12, [r2, #572]	; 0x23c
 800dd8a:	edc2 6a90 	vstr	s13, [r2, #576]	; 0x240
 800dd8e:	eeb0 ca67 	vmov.f32	s24, s15
 800dd92:	eef0 ca46 	vmov.f32	s25, s12
 800dd96:	eef0 da66 	vmov.f32	s27, s13
 800dd9a:	f7f2 fb79 	bl	8000490 <__aeabi_f2d>
 800dd9e:	ec41 0b10 	vmov	d0, r0, r1
 800dda2:	f005 f975 	bl	8013090 <sqrt>
 800dda6:	ec51 0b10 	vmov	r0, r1, d0
 800ddaa:	f7f2 fec1 	bl	8000b30 <__aeabi_d2f>
 800ddae:	eddd 7a0e 	vldr	s15, [sp, #56]	; 0x38
 800ddb2:	ee07 0a10 	vmov	s14, r0
 800ddb6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ddba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddbe:	f77f ab48 	ble.w	800d452 <m_kalman_3gyro.isra.0.constprop.0+0x2bb2>
 800ddc2:	ee6c 7a0c 	vmul.f32	s15, s24, s24
 800ddc6:	eeec 7aac 	vfma.f32	s15, s25, s25
 800ddca:	eeed 7aad 	vfma.f32	s15, s27, s27
 800ddce:	ee17 0a90 	vmov	r0, s15
 800ddd2:	f7f2 fb5d 	bl	8000490 <__aeabi_f2d>
 800ddd6:	ec41 0b10 	vmov	d0, r0, r1
 800ddda:	f005 f959 	bl	8013090 <sqrt>
 800ddde:	ec51 0b10 	vmov	r0, r1, d0
 800dde2:	f7f2 fea5 	bl	8000b30 <__aeabi_d2f>
 800dde6:	eddd 7a11 	vldr	s15, [sp, #68]	; 0x44
 800ddea:	ee07 0a10 	vmov	s14, r0
 800ddee:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ddf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddf6:	f77f ab2c 	ble.w	800d452 <m_kalman_3gyro.isra.0.constprop.0+0x2bb2>
 800ddfa:	9b08      	ldr	r3, [sp, #32]
 800ddfc:	ed93 7a00 	vldr	s14, [r3]
 800de00:	eef3 7a09 	vmov.f32	s15, #57	; 0x41c80000  25.0
 800de04:	eeb0 7ac7 	vabs.f32	s14, s14
 800de08:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800de0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de10:	f57f ab1f 	bpl.w	800d452 <m_kalman_3gyro.isra.0.constprop.0+0x2bb2>
 800de14:	ed93 7a01 	vldr	s14, [r3, #4]
 800de18:	eeb0 7ac7 	vabs.f32	s14, s14
 800de1c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800de20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de24:	f57f ab15 	bpl.w	800d452 <m_kalman_3gyro.isra.0.constprop.0+0x2bb2>
 800de28:	ed93 7a02 	vldr	s14, [r3, #8]
 800de2c:	eeb0 7ac7 	vabs.f32	s14, s14
 800de30:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800de34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de38:	f57f ab0b 	bpl.w	800d452 <m_kalman_3gyro.isra.0.constprop.0+0x2bb2>
 800de3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800de3e:	edd3 7a00 	vldr	s15, [r3]
 800de42:	eef0 7ae7 	vabs.f32	s15, s15
 800de46:	ee17 0a90 	vmov	r0, s15
 800de4a:	f7f2 fb21 	bl	8000490 <__aeabi_f2d>
 800de4e:	a33a      	add	r3, pc, #232	; (adr r3, 800df38 <m_kalman_3gyro.isra.0.constprop.0+0x3698>)
 800de50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de54:	f7f2 fde6 	bl	8000a24 <__aeabi_dcmplt>
 800de58:	2800      	cmp	r0, #0
 800de5a:	f43f aafa 	beq.w	800d452 <m_kalman_3gyro.isra.0.constprop.0+0x2bb2>
 800de5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800de60:	edd3 7a01 	vldr	s15, [r3, #4]
 800de64:	eef0 7ae7 	vabs.f32	s15, s15
 800de68:	ee17 0a90 	vmov	r0, s15
 800de6c:	f7f2 fb10 	bl	8000490 <__aeabi_f2d>
 800de70:	a331      	add	r3, pc, #196	; (adr r3, 800df38 <m_kalman_3gyro.isra.0.constprop.0+0x3698>)
 800de72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de76:	f7f2 fdd5 	bl	8000a24 <__aeabi_dcmplt>
 800de7a:	2800      	cmp	r0, #0
 800de7c:	f43f aae9 	beq.w	800d452 <m_kalman_3gyro.isra.0.constprop.0+0x2bb2>
 800de80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800de82:	edd3 7a02 	vldr	s15, [r3, #8]
 800de86:	eef0 7ae7 	vabs.f32	s15, s15
 800de8a:	ee17 0a90 	vmov	r0, s15
 800de8e:	f7f2 faff 	bl	8000490 <__aeabi_f2d>
 800de92:	a329      	add	r3, pc, #164	; (adr r3, 800df38 <m_kalman_3gyro.isra.0.constprop.0+0x3698>)
 800de94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de98:	f7f2 fdc4 	bl	8000a24 <__aeabi_dcmplt>
 800de9c:	2800      	cmp	r0, #0
 800de9e:	f43f aad8 	beq.w	800d452 <m_kalman_3gyro.isra.0.constprop.0+0x2bb2>
 800dea2:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800dea6:	f8d3 3450 	ldr.w	r3, [r3, #1104]	; 0x450
 800deaa:	2b0a      	cmp	r3, #10
 800deac:	f000 84b0 	beq.w	800e810 <m_kalman_3gyro.isra.0.constprop.0+0x3f70>
 800deb0:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800deb4:	2200      	movs	r2, #0
 800deb6:	3301      	adds	r3, #1
 800deb8:	f8c1 3450 	str.w	r3, [r1, #1104]	; 0x450
 800debc:	f8a1 2202 	strh.w	r2, [r1, #514]	; 0x202
 800dec0:	f881 2204 	strb.w	r2, [r1, #516]	; 0x204
 800dec4:	f8c1 245c 	str.w	r2, [r1, #1116]	; 0x45c
 800dec8:	f50d 7902 	add.w	r9, sp, #520	; 0x208
 800decc:	f7fe b954 	b.w	800c178 <m_kalman_3gyro.isra.0.constprop.0+0x18d8>
 800ded0:	4f20      	ldr	r7, [pc, #128]	; (800df54 <m_kalman_3gyro.isra.0.constprop.0+0x36b4>)
 800ded2:	2600      	movs	r6, #0
 800ded4:	f7fd bcaa 	b.w	800b82c <m_kalman_3gyro.isra.0.constprop.0+0xf8c>
 800ded8:	eef1 ba04 	vmov.f32	s23, #20	; 0x40a00000  5.0
 800dedc:	f7fe b89a 	b.w	800c014 <m_kalman_3gyro.isra.0.constprop.0+0x1774>
 800dee0:	eef0 ca47 	vmov.f32	s25, s14
 800dee4:	ee27 7aaa 	vmul.f32	s14, s15, s21
 800dee8:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800deec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800def0:	ed85 7a06 	vstr	s14, [r5, #24]
 800def4:	d109      	bne.n	800df0a <m_kalman_3gyro.isra.0.constprop.0+0x366a>
 800def6:	eeb0 aa47 	vmov.f32	s20, s14
 800defa:	eef0 aa66 	vmov.f32	s21, s13
 800defe:	f7ff b8b0 	b.w	800d062 <m_kalman_3gyro.isra.0.constprop.0+0x27c2>
 800df02:	eef0 ca67 	vmov.f32	s25, s15
 800df06:	f7ff b894 	b.w	800d032 <m_kalman_3gyro.isra.0.constprop.0+0x2792>
 800df0a:	eef0 aa66 	vmov.f32	s21, s13
 800df0e:	f7ff b93c 	b.w	800d18a <m_kalman_3gyro.isra.0.constprop.0+0x28ea>
 800df12:	eef0 9a4b 	vmov.f32	s19, s22
 800df16:	ee67 6aab 	vmul.f32	s13, s15, s23
 800df1a:	eeb5 ca40 	vcmp.f32	s24, #0.0
 800df1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df22:	edc5 6a03 	vstr	s13, [r5, #12]
 800df26:	d16b      	bne.n	800e000 <m_kalman_3gyro.isra.0.constprop.0+0x3760>
 800df28:	eeb0 ca66 	vmov.f32	s24, s13
 800df2c:	eef0 ba47 	vmov.f32	s23, s14
 800df30:	f7ff b8fd 	b.w	800d12e <m_kalman_3gyro.isra.0.constprop.0+0x288e>
 800df34:	f3af 8000 	nop.w
 800df38:	66666666 	.word	0x66666666
 800df3c:	3ff66666 	.word	0x3ff66666
 800df40:	20001698 	.word	0x20001698
 800df44:	bdcccccd 	.word	0xbdcccccd
 800df48:	be4ccccd 	.word	0xbe4ccccd
 800df4c:	3dcccccd 	.word	0x3dcccccd
 800df50:	3e4ccccd 	.word	0x3e4ccccd
 800df54:	40140000 	.word	0x40140000
 800df58:	9b07      	ldr	r3, [sp, #28]
 800df5a:	ed8d aa52 	vstr	s20, [sp, #328]	; 0x148
 800df5e:	eeea 9a0a 	vfma.f32	s19, s20, s20
 800df62:	685a      	ldr	r2, [r3, #4]
 800df64:	6899      	ldr	r1, [r3, #8]
 800df66:	681c      	ldr	r4, [r3, #0]
 800df68:	9248      	str	r2, [sp, #288]	; 0x120
 800df6a:	461d      	mov	r5, r3
 800df6c:	eeb1 9a49 	vneg.f32	s18, s18
 800df70:	68db      	ldr	r3, [r3, #12]
 800df72:	9149      	str	r1, [sp, #292]	; 0x124
 800df74:	eef1 8a68 	vneg.f32	s17, s17
 800df78:	eeb1 8a48 	vneg.f32	s16, s16
 800df7c:	462a      	mov	r2, r5
 800df7e:	a84f      	add	r0, sp, #316	; 0x13c
 800df80:	a947      	add	r1, sp, #284	; 0x11c
 800df82:	934a      	str	r3, [sp, #296]	; 0x128
 800df84:	ed8d 9a4f 	vstr	s18, [sp, #316]	; 0x13c
 800df88:	edcd 8a50 	vstr	s17, [sp, #320]	; 0x140
 800df8c:	ed8d 8a51 	vstr	s16, [sp, #324]	; 0x144
 800df90:	9447      	str	r4, [sp, #284]	; 0x11c
 800df92:	f7fa fb87 	bl	80086a4 <m_qmult_eml>
 800df96:	ee19 0a90 	vmov	r0, s19
 800df9a:	ed8d 9a47 	vstr	s18, [sp, #284]	; 0x11c
 800df9e:	edcd 8a48 	vstr	s17, [sp, #288]	; 0x120
 800dfa2:	ed8d 8a49 	vstr	s16, [sp, #292]	; 0x124
 800dfa6:	ed8d 9a4f 	vstr	s18, [sp, #316]	; 0x13c
 800dfaa:	edcd 8a50 	vstr	s17, [sp, #320]	; 0x140
 800dfae:	ed8d 8a51 	vstr	s16, [sp, #324]	; 0x144
 800dfb2:	ed8d aa52 	vstr	s20, [sp, #328]	; 0x148
 800dfb6:	ed8d aa4a 	vstr	s20, [sp, #296]	; 0x128
 800dfba:	f7f2 fa69 	bl	8000490 <__aeabi_f2d>
 800dfbe:	ec41 0b10 	vmov	d0, r0, r1
 800dfc2:	f005 f865 	bl	8013090 <sqrt>
 800dfc6:	ec51 0b10 	vmov	r0, r1, d0
 800dfca:	f7f2 fdb1 	bl	8000b30 <__aeabi_d2f>
 800dfce:	ee07 0a90 	vmov	s15, r0
 800dfd2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800dfd6:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800dfda:	ac4b      	add	r4, sp, #300	; 0x12c
 800dfdc:	ee29 9a27 	vmul.f32	s18, s18, s15
 800dfe0:	ee68 8aa7 	vmul.f32	s17, s17, s15
 800dfe4:	ee28 8a27 	vmul.f32	s16, s16, s15
 800dfe8:	ee2a aa27 	vmul.f32	s20, s20, s15
 800dfec:	ed8d 9a4b 	vstr	s18, [sp, #300]	; 0x12c
 800dff0:	edcd 8a4c 	vstr	s17, [sp, #304]	; 0x130
 800dff4:	ed8d 8a4d 	vstr	s16, [sp, #308]	; 0x134
 800dff8:	ed8d aa4e 	vstr	s20, [sp, #312]	; 0x138
 800dffc:	f7ff b99e 	b.w	800d33c <m_kalman_3gyro.isra.0.constprop.0+0x2a9c>
 800e000:	eef0 ba47 	vmov.f32	s23, s14
 800e004:	ee27 7a8c 	vmul.f32	s14, s15, s24
 800e008:	eef5 ca40 	vcmp.f32	s25, #0.0
 800e00c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e010:	ed85 7a04 	vstr	s14, [r5, #16]
 800e014:	d122      	bne.n	800e05c <m_kalman_3gyro.isra.0.constprop.0+0x37bc>
 800e016:	eef0 ca47 	vmov.f32	s25, s14
 800e01a:	eeb0 ca66 	vmov.f32	s24, s13
 800e01e:	f7ff b808 	b.w	800d032 <m_kalman_3gyro.isra.0.constprop.0+0x2792>
 800e022:	eef0 6a68 	vmov.f32	s13, s17
 800e026:	e75d      	b.n	800dee4 <m_kalman_3gyro.isra.0.constprop.0+0x3644>
 800e028:	eeb0 7a68 	vmov.f32	s14, s17
 800e02c:	e773      	b.n	800df16 <m_kalman_3gyro.isra.0.constprop.0+0x3676>
 800e02e:	f8d3 68b0 	ldr.w	r6, [r3, #2224]	; 0x8b0
 800e032:	b1ee      	cbz	r6, 800e070 <m_kalman_3gyro.isra.0.constprop.0+0x37d0>
 800e034:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 800e036:	6818      	ldr	r0, [r3, #0]
 800e038:	f7f2 fa2a 	bl	8000490 <__aeabi_f2d>
 800e03c:	a3b5      	add	r3, pc, #724	; (adr r3, 800e314 <m_kalman_3gyro.isra.0.constprop.0+0x3a74>)
 800e03e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e042:	f7f2 fd0d 	bl	8000a60 <__aeabi_dcmpgt>
 800e046:	b198      	cbz	r0, 800e070 <m_kalman_3gyro.isra.0.constprop.0+0x37d0>
 800e048:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800e04c:	3e01      	subs	r6, #1
 800e04e:	f8c3 68b0 	str.w	r6, [r3, #2224]	; 0x8b0
 800e052:	f7fe bb23 	b.w	800c69c <m_kalman_3gyro.isra.0.constprop.0+0x1dfc>
 800e056:	eef0 6a68 	vmov.f32	s13, s17
 800e05a:	e7d3      	b.n	800e004 <m_kalman_3gyro.isra.0.constprop.0+0x3764>
 800e05c:	eeb0 ca66 	vmov.f32	s24, s13
 800e060:	f7ff b875 	b.w	800d14e <m_kalman_3gyro.isra.0.constprop.0+0x28ae>
 800e064:	a9bf      	add	r1, sp, #764	; 0x2fc
 800e066:	a8b2      	add	r0, sp, #712	; 0x2c8
 800e068:	eeb0 0a4a 	vmov.f32	s0, s20
 800e06c:	f7fd bb76 	b.w	800b75c <m_kalman_3gyro.isra.0.constprop.0+0xebc>
 800e070:	ee1f 0a90 	vmov	r0, s31
 800e074:	f7f2 fa0c 	bl	8000490 <__aeabi_f2d>
 800e078:	4604      	mov	r4, r0
 800e07a:	980e      	ldr	r0, [sp, #56]	; 0x38
 800e07c:	460d      	mov	r5, r1
 800e07e:	f7f2 fa07 	bl	8000490 <__aeabi_f2d>
 800e082:	4b9f      	ldr	r3, [pc, #636]	; (800e300 <m_kalman_3gyro.isra.0.constprop.0+0x3a60>)
 800e084:	2200      	movs	r2, #0
 800e086:	f7f2 fa5b 	bl	8000540 <__aeabi_dmul>
 800e08a:	4602      	mov	r2, r0
 800e08c:	460b      	mov	r3, r1
 800e08e:	4620      	mov	r0, r4
 800e090:	4629      	mov	r1, r5
 800e092:	f7f2 fcc7 	bl	8000a24 <__aeabi_dcmplt>
 800e096:	2800      	cmp	r0, #0
 800e098:	f43e ab00 	beq.w	800c69c <m_kalman_3gyro.isra.0.constprop.0+0x1dfc>
 800e09c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800e09e:	f7f2 f9f7 	bl	8000490 <__aeabi_f2d>
 800e0a2:	4604      	mov	r4, r0
 800e0a4:	9811      	ldr	r0, [sp, #68]	; 0x44
 800e0a6:	460d      	mov	r5, r1
 800e0a8:	f7f2 f9f2 	bl	8000490 <__aeabi_f2d>
 800e0ac:	4b94      	ldr	r3, [pc, #592]	; (800e300 <m_kalman_3gyro.isra.0.constprop.0+0x3a60>)
 800e0ae:	2200      	movs	r2, #0
 800e0b0:	f7f2 fa46 	bl	8000540 <__aeabi_dmul>
 800e0b4:	4602      	mov	r2, r0
 800e0b6:	460b      	mov	r3, r1
 800e0b8:	4620      	mov	r0, r4
 800e0ba:	4629      	mov	r1, r5
 800e0bc:	f7f2 fcb2 	bl	8000a24 <__aeabi_dcmplt>
 800e0c0:	2800      	cmp	r0, #0
 800e0c2:	f43e aaeb 	beq.w	800c69c <m_kalman_3gyro.isra.0.constprop.0+0x1dfc>
 800e0c6:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e0c8:	f7f2 f9e2 	bl	8000490 <__aeabi_f2d>
 800e0cc:	4604      	mov	r4, r0
 800e0ce:	980d      	ldr	r0, [sp, #52]	; 0x34
 800e0d0:	460d      	mov	r5, r1
 800e0d2:	f7f2 f9dd 	bl	8000490 <__aeabi_f2d>
 800e0d6:	4602      	mov	r2, r0
 800e0d8:	460b      	mov	r3, r1
 800e0da:	f7f2 f87b 	bl	80001d4 <__adddf3>
 800e0de:	460b      	mov	r3, r1
 800e0e0:	4602      	mov	r2, r0
 800e0e2:	4629      	mov	r1, r5
 800e0e4:	4620      	mov	r0, r4
 800e0e6:	f7f2 fcbb 	bl	8000a60 <__aeabi_dcmpgt>
 800e0ea:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800e0ee:	f893 38ad 	ldrb.w	r3, [r3, #2221]	; 0x8ad
 800e0f2:	2800      	cmp	r0, #0
 800e0f4:	f000 8309 	beq.w	800e70a <m_kalman_3gyro.isra.0.constprop.0+0x3e6a>
 800e0f8:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800e0fc:	2200      	movs	r2, #0
 800e0fe:	2b0e      	cmp	r3, #14
 800e100:	f8a1 21fc 	strh.w	r2, [r1, #508]	; 0x1fc
 800e104:	f881 21fe 	strb.w	r2, [r1, #510]	; 0x1fe
 800e108:	f881 2205 	strb.w	r2, [r1, #517]	; 0x205
 800e10c:	f881 2207 	strb.w	r2, [r1, #519]	; 0x207
 800e110:	f200 83af 	bhi.w	800e872 <m_kalman_3gyro.isra.0.constprop.0+0x3fd2>
 800e114:	3303      	adds	r3, #3
 800e116:	f881 38ad 	strb.w	r3, [r1, #2221]	; 0x8ad
 800e11a:	f7fe babf 	b.w	800c69c <m_kalman_3gyro.isra.0.constprop.0+0x1dfc>
 800e11e:	edd3 7a03 	vldr	s15, [r3, #12]
 800e122:	eef5 7a40 	vcmp.f32	s15, #0.0
 800e126:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e12a:	f47d abe7 	bne.w	800b8fc <m_kalman_3gyro.isra.0.constprop.0+0x105c>
 800e12e:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800e132:	9804      	ldr	r0, [sp, #16]
 800e134:	645c      	str	r4, [r3, #68]	; 0x44
 800e136:	f04f 557e 	mov.w	r5, #1065353216	; 0x3f800000
 800e13a:	649c      	str	r4, [r3, #72]	; 0x48
 800e13c:	64dc      	str	r4, [r3, #76]	; 0x4c
 800e13e:	655c      	str	r4, [r3, #84]	; 0x54
 800e140:	659c      	str	r4, [r3, #88]	; 0x58
 800e142:	65dc      	str	r4, [r3, #92]	; 0x5c
 800e144:	641d      	str	r5, [r3, #64]	; 0x40
 800e146:	651d      	str	r5, [r3, #80]	; 0x50
 800e148:	661d      	str	r5, [r3, #96]	; 0x60
 800e14a:	f7fa ff19 	bl	8008f80 <m_dcm2q_eml>
 800e14e:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800e152:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800e156:	f8c3 4094 	str.w	r4, [r3, #148]	; 0x94
 800e15a:	f8c3 4098 	str.w	r4, [r3, #152]	; 0x98
 800e15e:	f8c3 409c 	str.w	r4, [r3, #156]	; 0x9c
 800e162:	f8dd 36b0 	ldr.w	r3, [sp, #1712]	; 0x6b0
 800e166:	681a      	ldr	r2, [r3, #0]
 800e168:	f8c1 20a0 	str.w	r2, [r1, #160]	; 0xa0
 800e16c:	f8dd 26b0 	ldr.w	r2, [sp, #1712]	; 0x6b0
 800e170:	4b64      	ldr	r3, [pc, #400]	; (800e304 <m_kalman_3gyro.isra.0.constprop.0+0x3a64>)
 800e172:	6852      	ldr	r2, [r2, #4]
 800e174:	f8c1 20a4 	str.w	r2, [r1, #164]	; 0xa4
 800e178:	f8dd 26b0 	ldr.w	r2, [sp, #1712]	; 0x6b0
 800e17c:	6892      	ldr	r2, [r2, #8]
 800e17e:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
 800e182:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800e186:	f8c1 20a8 	str.w	r2, [r1, #168]	; 0xa8
 800e18a:	f8c1 50b0 	str.w	r5, [r1, #176]	; 0xb0
 800e18e:	f8c1 50b4 	str.w	r5, [r1, #180]	; 0xb4
 800e192:	f44f 72a2 	mov.w	r2, #324	; 0x144
 800e196:	f103 00b8 	add.w	r0, r3, #184	; 0xb8
 800e19a:	2100      	movs	r1, #0
 800e19c:	f004 fd96 	bl	8012ccc <memset>
 800e1a0:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800e1a4:	4b58      	ldr	r3, [pc, #352]	; (800e308 <m_kalman_3gyro.isra.0.constprop.0+0x3a68>)
 800e1a6:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8
 800e1aa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800e1ae:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
 800e1b2:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130
 800e1b6:	f8c2 3158 	str.w	r3, [r2, #344]	; 0x158
 800e1ba:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
 800e1be:	f8c2 31a8 	str.w	r3, [r2, #424]	; 0x1a8
 800e1c2:	f8c2 31d0 	str.w	r3, [r2, #464]	; 0x1d0
 800e1c6:	f8c2 31f8 	str.w	r3, [r2, #504]	; 0x1f8
 800e1ca:	f7fd bb97 	b.w	800b8fc <m_kalman_3gyro.isra.0.constprop.0+0x105c>
 800e1ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800e1d2:	eef4 7ae6 	vcmpe.f32	s15, s13
 800e1d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1da:	f77e aa22 	ble.w	800c622 <m_kalman_3gyro.isra.0.constprop.0+0x1d82>
 800e1de:	ed93 6a04 	vldr	s12, [r3, #16]
 800e1e2:	edd3 6a05 	vldr	s13, [r3, #20]
 800e1e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e1ea:	ee26 6a27 	vmul.f32	s12, s12, s15
 800e1ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e1f2:	ed83 7a03 	vstr	s14, [r3, #12]
 800e1f6:	ed83 6a04 	vstr	s12, [r3, #16]
 800e1fa:	edc3 7a05 	vstr	s15, [r3, #20]
 800e1fe:	f7fe ba10 	b.w	800c622 <m_kalman_3gyro.isra.0.constprop.0+0x1d82>
 800e202:	4634      	mov	r4, r6
 800e204:	463d      	mov	r5, r7
 800e206:	f7fe b9f9 	b.w	800c5fc <m_kalman_3gyro.isra.0.constprop.0+0x1d5c>
 800e20a:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800e20e:	9907      	ldr	r1, [sp, #28]
 800e210:	edc3 9a12 	vstr	s19, [r3, #72]	; 0x48
 800e214:	f103 0040 	add.w	r0, r3, #64	; 0x40
 800e218:	ed83 9a15 	vstr	s18, [r3, #84]	; 0x54
 800e21c:	edc3 8a18 	vstr	s17, [r3, #96]	; 0x60
 800e220:	ed83 ca11 	vstr	s24, [r3, #68]	; 0x44
 800e224:	edc3 ba14 	vstr	s23, [r3, #80]	; 0x50
 800e228:	ed83 8a17 	vstr	s16, [r3, #92]	; 0x5c
 800e22c:	ed83 fa10 	vstr	s30, [r3, #64]	; 0x40
 800e230:	edc3 ea13 	vstr	s29, [r3, #76]	; 0x4c
 800e234:	ed83 ea16 	vstr	s28, [r3, #88]	; 0x58
 800e238:	9004      	str	r0, [sp, #16]
 800e23a:	f7fa fea1 	bl	8008f80 <m_dcm2q_eml>
 800e23e:	eddf 7a33 	vldr	s15, [pc, #204]	; 800e30c <m_kalman_3gyro.isra.0.constprop.0+0x3a6c>
 800e242:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800e246:	eef4 aae7 	vcmpe.f32	s21, s15
 800e24a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e24e:	ed83 da2b 	vstr	s26, [r3, #172]	; 0xac
 800e252:	f140 814a 	bpl.w	800e4ea <m_kalman_3gyro.isra.0.constprop.0+0x3c4a>
 800e256:	eddf 7a2e 	vldr	s15, [pc, #184]	; 800e310 <m_kalman_3gyro.isra.0.constprop.0+0x3a70>
 800e25a:	eef4 aae7 	vcmpe.f32	s21, s15
 800e25e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e262:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800e266:	bfc8      	it	gt
 800e268:	eef0 7a6a 	vmovgt.f32	s15, s21
 800e26c:	edc3 7a2c 	vstr	s15, [r3, #176]	; 0xb0
 800e270:	f44f 72a2 	mov.w	r2, #324	; 0x144
 800e274:	2100      	movs	r1, #0
 800e276:	f103 00b8 	add.w	r0, r3, #184	; 0xb8
 800e27a:	f004 fd27 	bl	8012ccc <memset>
 800e27e:	f8dd 06d0 	ldr.w	r0, [sp, #1744]	; 0x6d0
 800e282:	4b21      	ldr	r3, [pc, #132]	; (800e308 <m_kalman_3gyro.isra.0.constprop.0+0x3a68>)
 800e284:	f8c0 30b8 	str.w	r3, [r0, #184]	; 0xb8
 800e288:	f8c0 30e0 	str.w	r3, [r0, #224]	; 0xe0
 800e28c:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
 800e290:	f8c0 3130 	str.w	r3, [r0, #304]	; 0x130
 800e294:	f8c0 3158 	str.w	r3, [r0, #344]	; 0x158
 800e298:	f8c0 3180 	str.w	r3, [r0, #384]	; 0x180
 800e29c:	f8c0 31a8 	str.w	r3, [r0, #424]	; 0x1a8
 800e2a0:	f8c0 31d0 	str.w	r3, [r0, #464]	; 0x1d0
 800e2a4:	f8c0 31f8 	str.w	r3, [r0, #504]	; 0x1f8
 800e2a8:	f8dd 36cc 	ldr.w	r3, [sp, #1740]	; 0x6cc
 800e2ac:	2100      	movs	r1, #0
 800e2ae:	2201      	movs	r2, #1
 800e2b0:	f880 1031 	strb.w	r1, [r0, #49]	; 0x31
 800e2b4:	701a      	strb	r2, [r3, #0]
 800e2b6:	f7fd baf3 	b.w	800b8a0 <m_kalman_3gyro.isra.0.constprop.0+0x1000>
 800e2ba:	2201      	movs	r2, #1
 800e2bc:	f240 1301 	movw	r3, #257	; 0x101
 800e2c0:	f881 21ff 	strb.w	r2, [r1, #511]	; 0x1ff
 800e2c4:	f8a1 3200 	strh.w	r3, [r1, #512]	; 0x200
 800e2c8:	f7fe b907 	b.w	800c4da <m_kalman_3gyro.isra.0.constprop.0+0x1c3a>
 800e2cc:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800e2d0:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800e2d4:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 800e2d8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800e2dc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
 800e2e0:	f8c1 2080 	str.w	r2, [r1, #128]	; 0x80
 800e2e4:	2300      	movs	r3, #0
 800e2e6:	f8d1 20a0 	ldr.w	r2, [r1, #160]	; 0xa0
 800e2ea:	67ca      	str	r2, [r1, #124]	; 0x7c
 800e2ec:	f50d 7902 	add.w	r9, sp, #520	; 0x208
 800e2f0:	f8c1 3450 	str.w	r3, [r1, #1104]	; 0x450
 800e2f4:	f8c1 345c 	str.w	r3, [r1, #1116]	; 0x45c
 800e2f8:	f7fd bf3e 	b.w	800c178 <m_kalman_3gyro.isra.0.constprop.0+0x18d8>
 800e2fc:	f3af 8000 	nop.w
 800e300:	3ff80000 	.word	0x3ff80000
 800e304:	3f666666 	.word	0x3f666666
 800e308:	40a00000 	.word	0x40a00000
 800e30c:	3f99999a 	.word	0x3f99999a
 800e310:	3f4ccccd 	.word	0x3f4ccccd
 800e314:	33333333 	.word	0x33333333
 800e318:	3fd33333 	.word	0x3fd33333
 800e31c:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800e320:	2301      	movs	r3, #1
 800e322:	f881 3204 	strb.w	r3, [r1, #516]	; 0x204
 800e326:	f240 1201 	movw	r2, #257	; 0x101
 800e32a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e32c:	f8a1 2202 	strh.w	r2, [r1, #514]	; 0x202
 800e330:	edd3 7a00 	vldr	s15, [r3]
 800e334:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
 800e338:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e33c:	eeb4 aae7 	vcmpe.f32	s20, s15
 800e340:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e344:	f200 80d4 	bhi.w	800e4f0 <m_kalman_3gyro.isra.0.constprop.0+0x3c50>
 800e348:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800e34c:	f893 38a4 	ldrb.w	r3, [r3, #2212]	; 0x8a4
 800e350:	2b00      	cmp	r3, #0
 800e352:	f000 81a2 	beq.w	800e69a <m_kalman_3gyro.isra.0.constprop.0+0x3dfa>
 800e356:	f8dd 3688 	ldr.w	r3, [sp, #1672]	; 0x688
 800e35a:	edd3 6a06 	vldr	s13, [r3, #24]
 800e35e:	ed93 7a07 	vldr	s14, [r3, #28]
 800e362:	edd3 7a08 	vldr	s15, [r3, #32]
 800e366:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800e36a:	ee66 6a86 	vmul.f32	s13, s13, s12
 800e36e:	ee27 7a06 	vmul.f32	s14, s14, s12
 800e372:	ee67 7a86 	vmul.f32	s15, s15, s12
 800e376:	edc3 6a06 	vstr	s13, [r3, #24]
 800e37a:	ed83 7a07 	vstr	s14, [r3, #28]
 800e37e:	edc3 7a08 	vstr	s15, [r3, #32]
 800e382:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800e386:	f8b3 38a6 	ldrh.w	r3, [r3, #2214]	; 0x8a6
 800e38a:	3301      	adds	r3, #1
 800e38c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e390:	f000 81fa 	beq.w	800e788 <m_kalman_3gyro.isra.0.constprop.0+0x3ee8>
 800e394:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800e398:	2b31      	cmp	r3, #49	; 0x31
 800e39a:	f8a2 38a6 	strh.w	r3, [r2, #2214]	; 0x8a6
 800e39e:	f200 81f3 	bhi.w	800e788 <m_kalman_3gyro.isra.0.constprop.0+0x3ee8>
 800e3a2:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800e3a6:	f8d3 38a4 	ldr.w	r3, [r3, #2212]	; 0x8a4
 800e3aa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800e3ae:	f5b3 0f8c 	cmp.w	r3, #4587520	; 0x460000
 800e3b2:	f000 81de 	beq.w	800e772 <m_kalman_3gyro.isra.0.constprop.0+0x3ed2>
 800e3b6:	f5b3 0fc8 	cmp.w	r3, #6553600	; 0x640000
 800e3ba:	f040 80b4 	bne.w	800e526 <m_kalman_3gyro.isra.0.constprop.0+0x3c86>
 800e3be:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800e3c2:	f8dd 46d0 	ldr.w	r4, [sp, #1744]	; 0x6d0
 800e3c6:	f8d3 00a0 	ldr.w	r0, [r3, #160]	; 0xa0
 800e3ca:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
 800e3ce:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 800e3d2:	2301      	movs	r3, #1
 800e3d4:	f884 38a4 	strb.w	r3, [r4, #2212]	; 0x8a4
 800e3d8:	f604 0398 	addw	r3, r4, #2200	; 0x898
 800e3dc:	6018      	str	r0, [r3, #0]
 800e3de:	f604 039c 	addw	r3, r4, #2204	; 0x89c
 800e3e2:	6019      	str	r1, [r3, #0]
 800e3e4:	f504 630a 	add.w	r3, r4, #2208	; 0x8a0
 800e3e8:	601a      	str	r2, [r3, #0]
 800e3ea:	eddd 7a4c 	vldr	s15, [sp, #304]	; 0x130
 800e3ee:	eddd 6a4b 	vldr	s13, [sp, #300]	; 0x12c
 800e3f2:	ed9d 7a4d 	vldr	s14, [sp, #308]	; 0x134
 800e3f6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800e3fa:	ee76 6aa6 	vadd.f32	s13, s13, s13
 800e3fe:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800e402:	ee37 7a07 	vadd.f32	s14, s14, s14
 800e406:	eee6 7aa6 	vfma.f32	s15, s13, s13
 800e40a:	eee7 7a07 	vfma.f32	s15, s14, s14
 800e40e:	ee17 0a90 	vmov	r0, s15
 800e412:	f7f2 f83d 	bl	8000490 <__aeabi_f2d>
 800e416:	ec41 0b10 	vmov	d0, r0, r1
 800e41a:	f004 fe39 	bl	8013090 <sqrt>
 800e41e:	ec51 0b10 	vmov	r0, r1, d0
 800e422:	f7f2 fb85 	bl	8000b30 <__aeabi_d2f>
 800e426:	f7f2 f833 	bl	8000490 <__aeabi_f2d>
 800e42a:	a3f7      	add	r3, pc, #988	; (adr r3, 800e808 <m_kalman_3gyro.isra.0.constprop.0+0x3f68>)
 800e42c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e430:	f7f2 faf8 	bl	8000a24 <__aeabi_dcmplt>
 800e434:	2800      	cmp	r0, #0
 800e436:	f000 8124 	beq.w	800e682 <m_kalman_3gyro.isra.0.constprop.0+0x3de2>
 800e43a:	f50d 63d4 	add.w	r3, sp, #1696	; 0x6a0
 800e43e:	e9d3 0100 	ldrd	r0, r1, [r3]
 800e442:	2200      	movs	r2, #0
 800e444:	2300      	movs	r3, #0
 800e446:	f7f2 fae3 	bl	8000a10 <__aeabi_dcmpeq>
 800e44a:	2800      	cmp	r0, #0
 800e44c:	f000 81b4 	beq.w	800e7b8 <m_kalman_3gyro.isra.0.constprop.0+0x3f18>
 800e450:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800e454:	f8d3 3450 	ldr.w	r3, [r3, #1104]	; 0x450
 800e458:	2b32      	cmp	r3, #50	; 0x32
 800e45a:	f040 81ae 	bne.w	800e7ba <m_kalman_3gyro.isra.0.constprop.0+0x3f1a>
 800e45e:	f8dd 3688 	ldr.w	r3, [sp, #1672]	; 0x688
 800e462:	ed9f 7ae5 	vldr	s14, [pc, #916]	; 800e7f8 <m_kalman_3gyro.isra.0.constprop.0+0x3f58>
 800e466:	edd3 7a06 	vldr	s15, [r3, #24]
 800e46a:	f8dd 1688 	ldr.w	r1, [sp, #1672]	; 0x688
 800e46e:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800e472:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e476:	f8d3 345c 	ldr.w	r3, [r3, #1116]	; 0x45c
 800e47a:	edc1 7a06 	vstr	s15, [r1, #24]
 800e47e:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800e482:	2201      	movs	r2, #1
 800e484:	f881 2202 	strb.w	r2, [r1, #514]	; 0x202
 800e488:	f8dd 1688 	ldr.w	r1, [sp, #1672]	; 0x688
 800e48c:	edd1 7a07 	vldr	s15, [r1, #28]
 800e490:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e494:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800e498:	edc1 7a07 	vstr	s15, [r1, #28]
 800e49c:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800e4a0:	f881 2203 	strb.w	r2, [r1, #515]	; 0x203
 800e4a4:	f8dd 1688 	ldr.w	r1, [sp, #1672]	; 0x688
 800e4a8:	edd1 7a08 	vldr	s15, [r1, #32]
 800e4ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e4b0:	edc1 7a08 	vstr	s15, [r1, #32]
 800e4b4:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800e4b8:	f881 2204 	strb.w	r2, [r1, #516]	; 0x204
 800e4bc:	f000 81de 	beq.w	800e87c <m_kalman_3gyro.isra.0.constprop.0+0x3fdc>
 800e4c0:	3301      	adds	r3, #1
 800e4c2:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800e4c6:	f8dd 06d0 	ldr.w	r0, [sp, #1744]	; 0x6d0
 800e4ca:	f8c2 345c 	str.w	r3, [r2, #1116]	; 0x45c
 800e4ce:	993d      	ldr	r1, [sp, #244]	; 0xf4
 800e4d0:	9a3e      	ldr	r2, [sp, #248]	; 0xf8
 800e4d2:	9b3f      	ldr	r3, [sp, #252]	; 0xfc
 800e4d4:	f8c0 10a0 	str.w	r1, [r0, #160]	; 0xa0
 800e4d8:	f8c0 20a4 	str.w	r2, [r0, #164]	; 0xa4
 800e4dc:	f8c0 30a8 	str.w	r3, [r0, #168]	; 0xa8
 800e4e0:	f7fd be4a 	b.w	800c178 <m_kalman_3gyro.isra.0.constprop.0+0x18d8>
 800e4e4:	1c5c      	adds	r4, r3, #1
 800e4e6:	f7fd bb09 	b.w	800bafc <m_kalman_3gyro.isra.0.constprop.0+0x125c>
 800e4ea:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800e4ee:	e6bd      	b.n	800e26c <m_kalman_3gyro.isra.0.constprop.0+0x39cc>
 800e4f0:	f8dd 3688 	ldr.w	r3, [sp, #1672]	; 0x688
 800e4f4:	f8dd 2688 	ldr.w	r2, [sp, #1672]	; 0x688
 800e4f8:	edd3 6a06 	vldr	s13, [r3, #24]
 800e4fc:	ed93 7a07 	vldr	s14, [r3, #28]
 800e500:	edd3 7a08 	vldr	s15, [r3, #32]
 800e504:	ee66 6aab 	vmul.f32	s13, s13, s23
 800e508:	ee27 7a2b 	vmul.f32	s14, s14, s23
 800e50c:	ee67 baab 	vmul.f32	s23, s15, s23
 800e510:	edc2 6a06 	vstr	s13, [r2, #24]
 800e514:	ed82 7a07 	vstr	s14, [r2, #28]
 800e518:	edc2 ba08 	vstr	s23, [r2, #32]
 800e51c:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800e520:	2300      	movs	r3, #0
 800e522:	f8a2 38a6 	strh.w	r3, [r2, #2214]	; 0x8a6
 800e526:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800e52a:	f893 38a4 	ldrb.w	r3, [r3, #2212]	; 0x8a4
 800e52e:	2b00      	cmp	r3, #0
 800e530:	f47f af5b 	bne.w	800e3ea <m_kalman_3gyro.isra.0.constprop.0+0x3b4a>
 800e534:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800e538:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 800e53c:	b32a      	cbz	r2, 800e58a <m_kalman_3gyro.isra.0.constprop.0+0x3cea>
 800e53e:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800e542:	eef4 dae7 	vcmpe.f32	s27, s15
 800e546:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e54a:	d51e      	bpl.n	800e58a <m_kalman_3gyro.isra.0.constprop.0+0x3cea>
 800e54c:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800e550:	ed92 7af1 	vldr	s14, [r2, #964]	; 0x3c4
 800e554:	eef1 7a00 	vmov.f32	s15, #16	; 0x40800000  4.0
 800e558:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e55c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e560:	d513      	bpl.n	800e58a <m_kalman_3gyro.isra.0.constprop.0+0x3cea>
 800e562:	4610      	mov	r0, r2
 800e564:	f8d2 13d8 	ldr.w	r1, [r2, #984]	; 0x3d8
 800e568:	f8d2 23dc 	ldr.w	r2, [r2, #988]	; 0x3dc
 800e56c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
 800e570:	f8d0 13d4 	ldr.w	r1, [r0, #980]	; 0x3d4
 800e574:	67c1      	str	r1, [r0, #124]	; 0x7c
 800e576:	f8dd 16c8 	ldr.w	r1, [sp, #1736]	; 0x6c8
 800e57a:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
 800e57e:	2201      	movs	r2, #1
 800e580:	700a      	strb	r2, [r1, #0]
 800e582:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
 800e586:	f7fd bdf7 	b.w	800c178 <m_kalman_3gyro.isra.0.constprop.0+0x18d8>
 800e58a:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800e58e:	f8d3 3454 	ldr.w	r3, [r3, #1108]	; 0x454
 800e592:	2b1e      	cmp	r3, #30
 800e594:	f000 808c 	beq.w	800e6b0 <m_kalman_3gyro.isra.0.constprop.0+0x3e10>
 800e598:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800e59c:	3301      	adds	r3, #1
 800e59e:	2200      	movs	r2, #0
 800e5a0:	f8c1 3454 	str.w	r3, [r1, #1108]	; 0x454
 800e5a4:	f8c1 245c 	str.w	r2, [r1, #1116]	; 0x45c
 800e5a8:	f7fd bde6 	b.w	800c178 <m_kalman_3gyro.isra.0.constprop.0+0x18d8>
 800e5ac:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800e5b0:	2301      	movs	r3, #1
 800e5b2:	f881 3204 	strb.w	r3, [r1, #516]	; 0x204
 800e5b6:	f240 1201 	movw	r2, #257	; 0x101
 800e5ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e5bc:	f8a1 2202 	strh.w	r2, [r1, #514]	; 0x202
 800e5c0:	edd3 7a00 	vldr	s15, [r3]
 800e5c4:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
 800e5c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e5cc:	eef4 7aca 	vcmpe.f32	s15, s20
 800e5d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e5d4:	f6bf aeb8 	bge.w	800e348 <m_kalman_3gyro.isra.0.constprop.0+0x3aa8>
 800e5d8:	eddd 7a0d 	vldr	s15, [sp, #52]	; 0x34
 800e5dc:	ed9d 7a0c 	vldr	s14, [sp, #48]	; 0x30
 800e5e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800e5e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e5e8:	dd82      	ble.n	800e4f0 <m_kalman_3gyro.isra.0.constprop.0+0x3c50>
 800e5ea:	eddd 7a0e 	vldr	s15, [sp, #56]	; 0x38
 800e5ee:	eef4 7aef 	vcmpe.f32	s15, s31
 800e5f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e5f6:	f77f af7b 	ble.w	800e4f0 <m_kalman_3gyro.isra.0.constprop.0+0x3c50>
 800e5fa:	eddd 7a11 	vldr	s15, [sp, #68]	; 0x44
 800e5fe:	eddd 5a17 	vldr	s11, [sp, #92]	; 0x5c
 800e602:	eef4 7ae5 	vcmpe.f32	s15, s11
 800e606:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e60a:	f77f af71 	ble.w	800e4f0 <m_kalman_3gyro.isra.0.constprop.0+0x3c50>
 800e60e:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800e612:	eef4 dae6 	vcmpe.f32	s27, s13
 800e616:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e61a:	f57f af69 	bpl.w	800e4f0 <m_kalman_3gyro.isra.0.constprop.0+0x3c50>
 800e61e:	ed9d 6a0d 	vldr	s12, [sp, #52]	; 0x34
 800e622:	ee87 7a06 	vdiv.f32	s14, s14, s12
 800e626:	ed9d 6a0e 	vldr	s12, [sp, #56]	; 0x38
 800e62a:	ee8f 6a86 	vdiv.f32	s12, s31, s12
 800e62e:	eec5 7aa7 	vdiv.f32	s15, s11, s15
 800e632:	ee37 7a06 	vadd.f32	s14, s14, s12
 800e636:	eeb7 6a08 	vmov.f32	s12, #120	; 0x3fc00000  1.5
 800e63a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e63e:	eef4 7ac6 	vcmpe.f32	s15, s12
 800e642:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e646:	f57f af53 	bpl.w	800e4f0 <m_kalman_3gyro.isra.0.constprop.0+0x3c50>
 800e64a:	f8dd 3688 	ldr.w	r3, [sp, #1672]	; 0x688
 800e64e:	f8dd 2688 	ldr.w	r2, [sp, #1672]	; 0x688
 800e652:	ed93 6a06 	vldr	s12, [r3, #24]
 800e656:	ed93 7a07 	vldr	s14, [r3, #28]
 800e65a:	edd3 7a08 	vldr	s15, [r3, #32]
 800e65e:	ee26 6a26 	vmul.f32	s12, s12, s13
 800e662:	ee27 7a26 	vmul.f32	s14, s14, s13
 800e666:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800e66a:	ed82 6a06 	vstr	s12, [r2, #24]
 800e66e:	ed82 7a07 	vstr	s14, [r2, #28]
 800e672:	edc2 6a08 	vstr	s13, [r2, #32]
 800e676:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800e67a:	2300      	movs	r3, #0
 800e67c:	f8a2 38a6 	strh.w	r3, [r2, #2214]	; 0x8a6
 800e680:	e751      	b.n	800e526 <m_kalman_3gyro.isra.0.constprop.0+0x3c86>
 800e682:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800e686:	f8c3 0450 	str.w	r0, [r3, #1104]	; 0x450
 800e68a:	f8a3 0202 	strh.w	r0, [r3, #514]	; 0x202
 800e68e:	f883 0204 	strb.w	r0, [r3, #516]	; 0x204
 800e692:	f8c3 045c 	str.w	r0, [r3, #1116]	; 0x45c
 800e696:	f7fd bd6f 	b.w	800c178 <m_kalman_3gyro.isra.0.constprop.0+0x18d8>
 800e69a:	f8dd 3688 	ldr.w	r3, [sp, #1672]	; 0x688
 800e69e:	ed9f 6a57 	vldr	s12, [pc, #348]	; 800e7fc <m_kalman_3gyro.isra.0.constprop.0+0x3f5c>
 800e6a2:	edd3 6a06 	vldr	s13, [r3, #24]
 800e6a6:	ed93 7a07 	vldr	s14, [r3, #28]
 800e6aa:	edd3 7a08 	vldr	s15, [r3, #32]
 800e6ae:	e65c      	b.n	800e36a <m_kalman_3gyro.isra.0.constprop.0+0x3aca>
 800e6b0:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800e6b4:	f8b3 38a6 	ldrh.w	r3, [r3, #2214]	; 0x8a6
 800e6b8:	2b27      	cmp	r3, #39	; 0x27
 800e6ba:	f200 80f6 	bhi.w	800e8aa <m_kalman_3gyro.isra.0.constprop.0+0x400a>
 800e6be:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800e6c2:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800e6c6:	f8d3 23d8 	ldr.w	r2, [r3, #984]	; 0x3d8
 800e6ca:	f8d3 33dc 	ldr.w	r3, [r3, #988]	; 0x3dc
 800e6ce:	f8c1 2080 	str.w	r2, [r1, #128]	; 0x80
 800e6d2:	f8d1 23d4 	ldr.w	r2, [r1, #980]	; 0x3d4
 800e6d6:	67ca      	str	r2, [r1, #124]	; 0x7c
 800e6d8:	f8dd 26c8 	ldr.w	r2, [sp, #1736]	; 0x6c8
 800e6dc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
 800e6e0:	2301      	movs	r3, #1
 800e6e2:	7013      	strb	r3, [r2, #0]
 800e6e4:	460b      	mov	r3, r1
 800e6e6:	f8b3 38a8 	ldrh.w	r3, [r3, #2216]	; 0x8a8
 800e6ea:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800e6ee:	2201      	movs	r2, #1
 800e6f0:	4413      	add	r3, r2
 800e6f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e6f6:	bf14      	ite	ne
 800e6f8:	b29b      	uxthne	r3, r3
 800e6fa:	f64f 73ff 	movweq	r3, #65535	; 0xffff
 800e6fe:	f8c1 245c 	str.w	r2, [r1, #1116]	; 0x45c
 800e702:	f8a1 38a8 	strh.w	r3, [r1, #2216]	; 0x8a8
 800e706:	f7fd bd37 	b.w	800c178 <m_kalman_3gyro.isra.0.constprop.0+0x18d8>
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	d063      	beq.n	800e7d6 <m_kalman_3gyro.isra.0.constprop.0+0x3f36>
 800e70e:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800e712:	3b01      	subs	r3, #1
 800e714:	f882 38ad 	strb.w	r3, [r2, #2221]	; 0x8ad
 800e718:	f8a2 01fc 	strh.w	r0, [r2, #508]	; 0x1fc
 800e71c:	f882 01fe 	strb.w	r0, [r2, #510]	; 0x1fe
 800e720:	f882 0205 	strb.w	r0, [r2, #517]	; 0x205
 800e724:	f882 0207 	strb.w	r0, [r2, #519]	; 0x207
 800e728:	f7fd bfb8 	b.w	800c69c <m_kalman_3gyro.isra.0.constprop.0+0x1dfc>
 800e72c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e72e:	4f34      	ldr	r7, [pc, #208]	; (800e800 <m_kalman_3gyro.isra.0.constprop.0+0x3f60>)
 800e730:	6801      	ldr	r1, [r0, #0]
 800e732:	6846      	ldr	r6, [r0, #4]
 800e734:	6885      	ldr	r5, [r0, #8]
 800e736:	9808      	ldr	r0, [sp, #32]
 800e738:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 800e73c:	3201      	adds	r2, #1
 800e73e:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800e742:	f887 21b0 	strb.w	r2, [r7, #432]	; 0x1b0
 800e746:	4602      	mov	r2, r0
 800e748:	6804      	ldr	r4, [r0, #0]
 800e74a:	f8c3 11b4 	str.w	r1, [r3, #436]	; 0x1b4
 800e74e:	6840      	ldr	r0, [r0, #4]
 800e750:	6891      	ldr	r1, [r2, #8]
 800e752:	f8c3 61b8 	str.w	r6, [r3, #440]	; 0x1b8
 800e756:	f8c3 51bc 	str.w	r5, [r3, #444]	; 0x1bc
 800e75a:	f8c3 41f0 	str.w	r4, [r3, #496]	; 0x1f0
 800e75e:	f8c3 01f4 	str.w	r0, [r3, #500]	; 0x1f4
 800e762:	f8c3 11f8 	str.w	r1, [r3, #504]	; 0x1f8
 800e766:	f8dd 36c8 	ldr.w	r3, [sp, #1736]	; 0x6c8
 800e76a:	2200      	movs	r2, #0
 800e76c:	701a      	strb	r2, [r3, #0]
 800e76e:	f7fe b8ac 	b.w	800c8ca <m_kalman_3gyro.isra.0.constprop.0+0x202a>
 800e772:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800e776:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800e77a:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130
 800e77e:	f8c2 3158 	str.w	r3, [r2, #344]	; 0x158
 800e782:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
 800e786:	e6ce      	b.n	800e526 <m_kalman_3gyro.isra.0.constprop.0+0x3c86>
 800e788:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800e78c:	f893 38a4 	ldrb.w	r3, [r3, #2212]	; 0x8a4
 800e790:	2b00      	cmp	r3, #0
 800e792:	f47f ae06 	bne.w	800e3a2 <m_kalman_3gyro.isra.0.constprop.0+0x3b02>
 800e796:	ed9f 6a1b 	vldr	s12, [pc, #108]	; 800e804 <m_kalman_3gyro.isra.0.constprop.0+0x3f64>
 800e79a:	f8dd 3688 	ldr.w	r3, [sp, #1672]	; 0x688
 800e79e:	ee66 6a86 	vmul.f32	s13, s13, s12
 800e7a2:	ee27 7a06 	vmul.f32	s14, s14, s12
 800e7a6:	ee67 7a86 	vmul.f32	s15, s15, s12
 800e7aa:	edc3 6a06 	vstr	s13, [r3, #24]
 800e7ae:	ed83 7a07 	vstr	s14, [r3, #28]
 800e7b2:	edc3 7a08 	vstr	s15, [r3, #32]
 800e7b6:	e5f4      	b.n	800e3a2 <m_kalman_3gyro.isra.0.constprop.0+0x3b02>
 800e7b8:	4603      	mov	r3, r0
 800e7ba:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800e7be:	2200      	movs	r2, #0
 800e7c0:	3301      	adds	r3, #1
 800e7c2:	f8c1 3450 	str.w	r3, [r1, #1104]	; 0x450
 800e7c6:	f8a1 2202 	strh.w	r2, [r1, #514]	; 0x202
 800e7ca:	f881 2204 	strb.w	r2, [r1, #516]	; 0x204
 800e7ce:	f8c1 245c 	str.w	r2, [r1, #1116]	; 0x45c
 800e7d2:	f7fd bcd1 	b.w	800c178 <m_kalman_3gyro.isra.0.constprop.0+0x18d8>
 800e7d6:	2e00      	cmp	r6, #0
 800e7d8:	d078      	beq.n	800e8cc <m_kalman_3gyro.isra.0.constprop.0+0x402c>
 800e7da:	f8dd 26d0 	ldr.w	r2, [sp, #1744]	; 0x6d0
 800e7de:	f8a2 31fc 	strh.w	r3, [r2, #508]	; 0x1fc
 800e7e2:	f882 31fe 	strb.w	r3, [r2, #510]	; 0x1fe
 800e7e6:	f882 3205 	strb.w	r3, [r2, #517]	; 0x205
 800e7ea:	f882 3207 	strb.w	r3, [r2, #519]	; 0x207
 800e7ee:	f7fd bf55 	b.w	800c69c <m_kalman_3gyro.isra.0.constprop.0+0x1dfc>
 800e7f2:	bf00      	nop
 800e7f4:	f3af 8000 	nop.w
 800e7f8:	3e4ccccd 	.word	0x3e4ccccd
 800e7fc:	3eaaaaab 	.word	0x3eaaaaab
 800e800:	20001698 	.word	0x20001698
 800e804:	3f19999a 	.word	0x3f19999a
 800e808:	47ae147b 	.word	0x47ae147b
 800e80c:	3f747ae1 	.word	0x3f747ae1
 800e810:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800e814:	f8dd 06d0 	ldr.w	r0, [sp, #1744]	; 0x6d0
 800e818:	2301      	movs	r3, #1
 800e81a:	f240 1201 	movw	r2, #257	; 0x101
 800e81e:	f8a1 2202 	strh.w	r2, [r1, #514]	; 0x202
 800e822:	f881 3204 	strb.w	r3, [r1, #516]	; 0x204
 800e826:	9908      	ldr	r1, [sp, #32]
 800e828:	680a      	ldr	r2, [r1, #0]
 800e82a:	67c2      	str	r2, [r0, #124]	; 0x7c
 800e82c:	684a      	ldr	r2, [r1, #4]
 800e82e:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
 800e832:	688a      	ldr	r2, [r1, #8]
 800e834:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
 800e838:	f8dd 26c8 	ldr.w	r2, [sp, #1736]	; 0x6c8
 800e83c:	7013      	strb	r3, [r2, #0]
 800e83e:	f8d0 345c 	ldr.w	r3, [r0, #1116]	; 0x45c
 800e842:	f890 2030 	ldrb.w	r2, [r0, #48]	; 0x30
 800e846:	3301      	adds	r3, #1
 800e848:	f8c0 345c 	str.w	r3, [r0, #1116]	; 0x45c
 800e84c:	2a00      	cmp	r2, #0
 800e84e:	f43e ade9 	beq.w	800d424 <m_kalman_3gyro.isra.0.constprop.0+0x2b84>
 800e852:	f8d0 1080 	ldr.w	r1, [r0, #128]	; 0x80
 800e856:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 800e85a:	f8c0 10a4 	str.w	r1, [r0, #164]	; 0xa4
 800e85e:	f8c0 20a8 	str.w	r2, [r0, #168]	; 0xa8
 800e862:	6fc1      	ldr	r1, [r0, #124]	; 0x7c
 800e864:	f8c0 10a0 	str.w	r1, [r0, #160]	; 0xa0
 800e868:	2200      	movs	r2, #0
 800e86a:	f880 2030 	strb.w	r2, [r0, #48]	; 0x30
 800e86e:	f7fe bdd9 	b.w	800d424 <m_kalman_3gyro.isra.0.constprop.0+0x2b84>
 800e872:	2364      	movs	r3, #100	; 0x64
 800e874:	f8c1 38b0 	str.w	r3, [r1, #2224]	; 0x8b0
 800e878:	f7fd bf10 	b.w	800c69c <m_kalman_3gyro.isra.0.constprop.0+0x1dfc>
 800e87c:	460b      	mov	r3, r1
 800e87e:	f8d1 00a0 	ldr.w	r0, [r1, #160]	; 0xa0
 800e882:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 800e886:	f8d1 10a4 	ldr.w	r1, [r1, #164]	; 0xa4
 800e88a:	f603 0398 	addw	r3, r3, #2200	; 0x898
 800e88e:	6018      	str	r0, [r3, #0]
 800e890:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800e894:	f603 039c 	addw	r3, r3, #2204	; 0x89c
 800e898:	6019      	str	r1, [r3, #0]
 800e89a:	f8dd 36d0 	ldr.w	r3, [sp, #1744]	; 0x6d0
 800e89e:	f503 630a 	add.w	r3, r3, #2208	; 0x8a0
 800e8a2:	601a      	str	r2, [r3, #0]
 800e8a4:	f240 33e9 	movw	r3, #1001	; 0x3e9
 800e8a8:	e60b      	b.n	800e4c2 <m_kalman_3gyro.isra.0.constprop.0+0x3c22>
 800e8aa:	9a08      	ldr	r2, [sp, #32]
 800e8ac:	f8dd 16d0 	ldr.w	r1, [sp, #1744]	; 0x6d0
 800e8b0:	6813      	ldr	r3, [r2, #0]
 800e8b2:	67cb      	str	r3, [r1, #124]	; 0x7c
 800e8b4:	6853      	ldr	r3, [r2, #4]
 800e8b6:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
 800e8ba:	6892      	ldr	r2, [r2, #8]
 800e8bc:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84
 800e8c0:	f8dd 26c8 	ldr.w	r2, [sp, #1736]	; 0x6c8
 800e8c4:	2301      	movs	r3, #1
 800e8c6:	7013      	strb	r3, [r2, #0]
 800e8c8:	460b      	mov	r3, r1
 800e8ca:	e70c      	b.n	800e6e6 <m_kalman_3gyro.isra.0.constprop.0+0x3e46>
 800e8cc:	f8dd 3688 	ldr.w	r3, [sp, #1672]	; 0x688
 800e8d0:	edd3 6a00 	vldr	s13, [r3]
 800e8d4:	ed93 7a01 	vldr	s14, [r3, #4]
 800e8d8:	edd3 7a02 	vldr	s15, [r3, #8]
 800e8dc:	eeb1 6a00 	vmov.f32	s12, #16	; 0x40800000  4.0
 800e8e0:	ee66 6a86 	vmul.f32	s13, s13, s12
 800e8e4:	ee27 7a06 	vmul.f32	s14, s14, s12
 800e8e8:	ee67 7a86 	vmul.f32	s15, s15, s12
 800e8ec:	edc3 6a00 	vstr	s13, [r3]
 800e8f0:	ed83 7a01 	vstr	s14, [r3, #4]
 800e8f4:	edc3 7a02 	vstr	s15, [r3, #8]
 800e8f8:	f7fd bed0 	b.w	800c69c <m_kalman_3gyro.isra.0.constprop.0+0x1dfc>

0800e8fc <SpacePointAlgorithm.isra.0>:
 800e8fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e900:	ed2d 8b10 	vpush	{d8-d15}
 800e904:	b0bb      	sub	sp, #236	; 0xec
 800e906:	f8df e3e8 	ldr.w	lr, [pc, #1000]	; 800ecf0 <SpacePointAlgorithm.isra.0+0x3f4>
 800e90a:	f89d 5160 	ldrb.w	r5, [sp, #352]	; 0x160
 800e90e:	9515      	str	r5, [sp, #84]	; 0x54
 800e910:	f89d 5168 	ldrb.w	r5, [sp, #360]	; 0x168
 800e914:	9516      	str	r5, [sp, #88]	; 0x58
 800e916:	f89d 516c 	ldrb.w	r5, [sp, #364]	; 0x16c
 800e91a:	9517      	str	r5, [sp, #92]	; 0x5c
 800e91c:	f89d 5170 	ldrb.w	r5, [sp, #368]	; 0x170
 800e920:	9518      	str	r5, [sp, #96]	; 0x60
 800e922:	4681      	mov	r9, r0
 800e924:	460e      	mov	r6, r1
 800e926:	4692      	mov	sl, r2
 800e928:	461d      	mov	r5, r3
 800e92a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800e92e:	f10d 0c7c 	add.w	ip, sp, #124	; 0x7c
 800e932:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e936:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800e93a:	9f69      	ldr	r7, [sp, #420]	; 0x1a4
 800e93c:	ed8d 1a19 	vstr	s2, [sp, #100]	; 0x64
 800e940:	e88c 0003 	stmia.w	ip, {r0, r1}
 800e944:	e9dd 0156 	ldrd	r0, r1, [sp, #344]	; 0x158
 800e948:	eef0 ba40 	vmov.f32	s23, s0
 800e94c:	eeb0 ea60 	vmov.f32	s28, s1
 800e950:	eef0 da61 	vmov.f32	s27, s3
 800e954:	eeb0 ba42 	vmov.f32	s22, s4
 800e958:	eef0 9a62 	vmov.f32	s19, s5
 800e95c:	eeb0 aa43 	vmov.f32	s20, s6
 800e960:	eef0 aa63 	vmov.f32	s21, s7
 800e964:	f7f2 f8e4 	bl	8000b30 <__aeabi_d2f>
 800e968:	f897 38cc 	ldrb.w	r3, [r7, #2252]	; 0x8cc
 800e96c:	9c54      	ldr	r4, [sp, #336]	; 0x150
 800e96e:	f89d b164 	ldrb.w	fp, [sp, #356]	; 0x164
 800e972:	f8dd 8190 	ldr.w	r8, [sp, #400]	; 0x190
 800e976:	ee0c 0a90 	vmov	s25, r0
 800e97a:	b923      	cbnz	r3, 800e986 <SpacePointAlgorithm.isra.0+0x8a>
 800e97c:	2200      	movs	r2, #0
 800e97e:	2301      	movs	r3, #1
 800e980:	603a      	str	r2, [r7, #0]
 800e982:	f887 38cc 	strb.w	r3, [r7, #2252]	; 0x8cc
 800e986:	eddf 7ace 	vldr	s15, [pc, #824]	; 800ecc0 <SpacePointAlgorithm.isra.0+0x3c4>
 800e98a:	eec7 7aab 	vdiv.f32	s15, s15, s23
 800e98e:	ee17 0a90 	vmov	r0, s15
 800e992:	f7f1 fd7d 	bl	8000490 <__aeabi_f2d>
 800e996:	ec41 0b10 	vmov	d0, r0, r1
 800e99a:	f004 fb79 	bl	8013090 <sqrt>
 800e99e:	ec51 0b10 	vmov	r0, r1, d0
 800e9a2:	f7f2 f8c5 	bl	8000b30 <__aeabi_d2f>
 800e9a6:	eddf 4ac7 	vldr	s9, [pc, #796]	; 800ecc4 <SpacePointAlgorithm.isra.0+0x3c8>
 800e9aa:	ed95 5a00 	vldr	s10, [r5]
 800e9ae:	edd5 5a01 	vldr	s11, [r5, #4]
 800e9b2:	ed95 6a02 	vldr	s12, [r5, #8]
 800e9b6:	eddf 6ac4 	vldr	s13, [pc, #784]	; 800ecc8 <SpacePointAlgorithm.isra.0+0x3cc>
 800e9ba:	ed9d 1a20 	vldr	s2, [sp, #128]	; 0x80
 800e9be:	ed9d 7a21 	vldr	s14, [sp, #132]	; 0x84
 800e9c2:	eddd ea22 	vldr	s29, [sp, #136]	; 0x88
 800e9c6:	ed9d da23 	vldr	s26, [sp, #140]	; 0x8c
 800e9ca:	ed9d 9a24 	vldr	s18, [sp, #144]	; 0x90
 800e9ce:	ee07 0a90 	vmov	s15, r0
 800e9d2:	ee25 5a24 	vmul.f32	s10, s10, s9
 800e9d6:	ee65 5aa4 	vmul.f32	s11, s11, s9
 800e9da:	ee26 6a24 	vmul.f32	s12, s12, s9
 800e9de:	ee86 8aa7 	vdiv.f32	s16, s13, s15
 800e9e2:	ee27 fa81 	vmul.f32	s30, s15, s2
 800e9e6:	ee67 fa87 	vmul.f32	s31, s15, s14
 800e9ea:	ee67 8aae 	vmul.f32	s17, s15, s29
 800e9ee:	ee27 da8d 	vmul.f32	s26, s15, s26
 800e9f2:	ee27 9a89 	vmul.f32	s18, s15, s18
 800e9f6:	ed85 5a00 	vstr	s10, [r5]
 800e9fa:	edc5 5a01 	vstr	s11, [r5, #4]
 800e9fe:	ed85 6a02 	vstr	s12, [r5, #8]
 800ea02:	f1bb 0f04 	cmp.w	fp, #4
 800ea06:	f200 812f 	bhi.w	800ec68 <SpacePointAlgorithm.isra.0+0x36c>
 800ea0a:	e8df f01b 	tbh	[pc, fp, lsl #1]
 800ea0e:	0140      	.short	0x0140
 800ea10:	0122014d 	.word	0x0122014d
 800ea14:	0005012d 	.word	0x0005012d
 800ea18:	ed9f caac 	vldr	s24, [pc, #688]	; 800eccc <SpacePointAlgorithm.isra.0+0x3d0>
 800ea1c:	eef7 ea00 	vmov.f32	s29, #112	; 0x3f800000  1.0
 800ea20:	e9dd 015e 	ldrd	r0, r1, [sp, #376]	; 0x178
 800ea24:	2200      	movs	r2, #0
 800ea26:	2300      	movs	r3, #0
 800ea28:	f7f1 fff2 	bl	8000a10 <__aeabi_dcmpeq>
 800ea2c:	ed97 7a00 	vldr	s14, [r7]
 800ea30:	b168      	cbz	r0, 800ea4e <SpacePointAlgorithm.isra.0+0x152>
 800ea32:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800ea36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea3a:	f340 80ee 	ble.w	800ec1a <SpacePointAlgorithm.isra.0+0x31e>
 800ea3e:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 800ea42:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ea46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea4a:	f140 80e6 	bpl.w	800ec1a <SpacePointAlgorithm.isra.0+0x31e>
 800ea4e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800ea52:	eeb0 6a08 	vmov.f32	s12, #8	; 0x40400000  3.0
 800ea56:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ea5a:	eeb4 7ac6 	vcmpe.f32	s14, s12
 800ea5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea62:	edc7 7a00 	vstr	s15, [r7]
 800ea66:	f100 80ef 	bmi.w	800ec48 <SpacePointAlgorithm.isra.0+0x34c>
 800ea6a:	eeb3 6a04 	vmov.f32	s12, #52	; 0x41a00000  20.0
 800ea6e:	eec6 4a27 	vdiv.f32	s9, s12, s15
 800ea72:	ed9f 7a97 	vldr	s14, [pc, #604]	; 800ecd0 <SpacePointAlgorithm.isra.0+0x3d4>
 800ea76:	ee27 7a87 	vmul.f32	s14, s15, s14
 800ea7a:	ee2b da0d 	vmul.f32	s26, s22, s26
 800ea7e:	eddf 7a95 	vldr	s15, [pc, #596]	; 800ecd4 <SpacePointAlgorithm.isra.0+0x3d8>
 800ea82:	ee2d da07 	vmul.f32	s26, s26, s14
 800ea86:	ee27 fa0f 	vmul.f32	s30, s14, s30
 800ea8a:	ee68 4a24 	vmul.f32	s9, s16, s9
 800ea8e:	ee27 7a2f 	vmul.f32	s14, s14, s31
 800ea92:	ee6e eaa8 	vmul.f32	s29, s29, s17
 800ea96:	ee29 9a27 	vmul.f32	s18, s18, s15
 800ea9a:	edd4 6a0a 	vldr	s13, [r4, #40]	; 0x28
 800ea9e:	edd6 7a01 	vldr	s15, [r6, #4]
 800eaa2:	ed94 4a09 	vldr	s8, [r4, #36]	; 0x24
 800eaa6:	ed94 6a03 	vldr	s12, [r4, #12]
 800eaaa:	ed96 5a00 	vldr	s10, [r6]
 800eaae:	edd4 5a05 	vldr	s11, [r4, #20]
 800eab2:	ed8d 7a31 	vstr	s14, [sp, #196]	; 0xc4
 800eab6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800eaba:	edd4 6a04 	vldr	s13, [r4, #16]
 800eabe:	ed8d 7a32 	vstr	s14, [sp, #200]	; 0xc8
 800eac2:	ee35 5a44 	vsub.f32	s10, s10, s8
 800eac6:	ee27 6a86 	vmul.f32	s12, s15, s12
 800eaca:	ed94 4a00 	vldr	s8, [r4]
 800eace:	ed8d 7a33 	vstr	s14, [sp, #204]	; 0xcc
 800ead2:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800ead6:	eea5 6a04 	vfma.f32	s12, s10, s8
 800eada:	462b      	mov	r3, r5
 800eadc:	ad1a      	add	r5, sp, #104	; 0x68
 800eade:	ed94 4a02 	vldr	s8, [r4, #8]
 800eae2:	edcd 4a25 	vstr	s9, [sp, #148]	; 0x94
 800eae6:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800eaea:	edd4 5a01 	vldr	s11, [r4, #4]
 800eaee:	edcd 4a26 	vstr	s9, [sp, #152]	; 0x98
 800eaf2:	eeb0 7a66 	vmov.f32	s14, s13
 800eaf6:	eea5 7a25 	vfma.f32	s14, s10, s11
 800eafa:	a92e      	add	r1, sp, #184	; 0xb8
 800eafc:	f8df c1f4 	ldr.w	ip, [pc, #500]	; 800ecf4 <SpacePointAlgorithm.isra.0+0x3f8>
 800eb00:	edd4 6a0b 	vldr	s13, [r4, #44]	; 0x2c
 800eb04:	edd6 5a02 	vldr	s11, [r6, #8]
 800eb08:	ed8d fa2e 	vstr	s30, [sp, #184]	; 0xb8
 800eb0c:	eee4 7a05 	vfma.f32	s15, s8, s10
 800eb10:	f8df e1e4 	ldr.w	lr, [pc, #484]	; 800ecf8 <SpacePointAlgorithm.isra.0+0x3fc>
 800eb14:	ee75 5ae6 	vsub.f32	s11, s11, s13
 800eb18:	ed94 4a07 	vldr	s8, [r4, #28]
 800eb1c:	edd4 6a06 	vldr	s13, [r4, #24]
 800eb20:	ed94 5a08 	vldr	s10, [r4, #32]
 800eb24:	ed8d fa2f 	vstr	s30, [sp, #188]	; 0xbc
 800eb28:	eea4 7a25 	vfma.f32	s14, s8, s11
 800eb2c:	ac25      	add	r4, sp, #148	; 0x94
 800eb2e:	4652      	mov	r2, sl
 800eb30:	eee5 7a25 	vfma.f32	s15, s10, s11
 800eb34:	4648      	mov	r0, r9
 800eb36:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 800ecfc <SpacePointAlgorithm.isra.0+0x400>
 800eb3a:	ed8d 7a1d 	vstr	s14, [sp, #116]	; 0x74
 800eb3e:	eea5 6aa6 	vfma.f32	s12, s11, s13
 800eb42:	eeb7 2a08 	vmov.f32	s4, #120	; 0x3fc00000  1.5
 800eb46:	ee2b ba02 	vmul.f32	s22, s22, s4
 800eb4a:	ed8d 6a1c 	vstr	s12, [sp, #112]	; 0x70
 800eb4e:	edcd 7a1e 	vstr	s15, [sp, #120]	; 0x78
 800eb52:	ed8d fa30 	vstr	s30, [sp, #192]	; 0xc0
 800eb56:	edcd ea34 	vstr	s29, [sp, #208]	; 0xd0
 800eb5a:	edcd ea35 	vstr	s29, [sp, #212]	; 0xd4
 800eb5e:	edcd ea36 	vstr	s29, [sp, #216]	; 0xd8
 800eb62:	ed8d da37 	vstr	s26, [sp, #220]	; 0xdc
 800eb66:	ed8d 9a38 	vstr	s18, [sp, #224]	; 0xe0
 800eb6a:	ed8d ba39 	vstr	s22, [sp, #228]	; 0xe4
 800eb6e:	edcd 4a27 	vstr	s9, [sp, #156]	; 0x9c
 800eb72:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800eb74:	9602      	str	r6, [sp, #8]
 800eb76:	9e16      	ldr	r6, [sp, #88]	; 0x58
 800eb78:	f88d 6068 	strb.w	r6, [sp, #104]	; 0x68
 800eb7c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800eb7e:	f88d 6069 	strb.w	r6, [sp, #105]	; 0x69
 800eb82:	9e18      	ldr	r6, [sp, #96]	; 0x60
 800eb84:	f88d 606a 	strb.w	r6, [sp, #106]	; 0x6a
 800eb88:	9e68      	ldr	r6, [sp, #416]	; 0x1a0
 800eb8a:	9611      	str	r6, [sp, #68]	; 0x44
 800eb8c:	ed9d 7b60 	vldr	d7, [sp, #384]	; 0x180
 800eb90:	9e67      	ldr	r6, [sp, #412]	; 0x19c
 800eb92:	9610      	str	r6, [sp, #64]	; 0x40
 800eb94:	9e66      	ldr	r6, [sp, #408]	; 0x198
 800eb96:	9504      	str	r5, [sp, #16]
 800eb98:	ed8d 7b08 	vstr	d7, [sp, #32]
 800eb9c:	e9cd 860e 	strd	r8, r6, [sp, #56]	; 0x38
 800eba0:	ed9d 7b5e 	vldr	d7, [sp, #376]	; 0x178
 800eba4:	9e63      	ldr	r6, [sp, #396]	; 0x18c
 800eba6:	960c      	str	r6, [sp, #48]	; 0x30
 800eba8:	9e62      	ldr	r6, [sp, #392]	; 0x188
 800ebaa:	960b      	str	r6, [sp, #44]	; 0x2c
 800ebac:	ad1b      	add	r5, sp, #108	; 0x6c
 800ebae:	9e55      	ldr	r6, [sp, #340]	; 0x154
 800ebb0:	f8cd b00c 	str.w	fp, [sp, #12]
 800ebb4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ebb8:	e9cd 1400 	strd	r1, r4, [sp]
 800ebbc:	eeb0 2a6c 	vmov.f32	s4, s25
 800ebc0:	eef0 1a6b 	vmov.f32	s3, s23
 800ebc4:	eeb0 1a6a 	vmov.f32	s2, s21
 800ebc8:	eef0 0a4a 	vmov.f32	s1, s20
 800ebcc:	eeb0 0a69 	vmov.f32	s0, s19
 800ebd0:	a91c      	add	r1, sp, #112	; 0x70
 800ebd2:	ed8d ca28 	vstr	s24, [sp, #160]	; 0xa0
 800ebd6:	ed8d ca29 	vstr	s24, [sp, #164]	; 0xa4
 800ebda:	ed8d ca2a 	vstr	s24, [sp, #168]	; 0xa8
 800ebde:	9712      	str	r7, [sp, #72]	; 0x48
 800ebe0:	960a      	str	r6, [sp, #40]	; 0x28
 800ebe2:	950d      	str	r5, [sp, #52]	; 0x34
 800ebe4:	f8cd c0ac 	str.w	ip, [sp, #172]	; 0xac
 800ebe8:	f8cd e0b0 	str.w	lr, [sp, #176]	; 0xb0
 800ebec:	f8cd 90b4 	str.w	r9, [sp, #180]	; 0xb4
 800ebf0:	f7fb fe56 	bl	800a8a0 <m_kalman_3gyro.isra.0.constprop.0>
 800ebf4:	9862      	ldr	r0, [sp, #392]	; 0x188
 800ebf6:	4621      	mov	r1, r4
 800ebf8:	f7f9 fd8e 	bl	8008718 <m_q2dcm_eml>
 800ebfc:	9a65      	ldr	r2, [sp, #404]	; 0x194
 800ebfe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ec02:	6013      	str	r3, [r2, #0]
 800ec04:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800ec08:	6053      	str	r3, [r2, #4]
 800ec0a:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800ec0e:	6093      	str	r3, [r2, #8]
 800ec10:	b03b      	add	sp, #236	; 0xec
 800ec12:	ecbd 8b10 	vpop	{d8-d15}
 800ec16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec1a:	eddf 7a2f 	vldr	s15, [pc, #188]	; 800ecd8 <SpacePointAlgorithm.isra.0+0x3dc>
 800ec1e:	ed9d 7a19 	vldr	s14, [sp, #100]	; 0x64
 800ec22:	ee7d daa7 	vadd.f32	s27, s27, s15
 800ec26:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800ecd4 <SpacePointAlgorithm.isra.0+0x3d8>
 800ec2a:	2300      	movs	r3, #0
 800ec2c:	ee27 fa0f 	vmul.f32	s30, s14, s30
 800ec30:	eec8 4a2d 	vdiv.f32	s9, s16, s27
 800ec34:	603b      	str	r3, [r7, #0]
 800ec36:	ee2e 7a2f 	vmul.f32	s14, s28, s31
 800ec3a:	ee6e eaa8 	vmul.f32	s29, s29, s17
 800ec3e:	ee2b da0d 	vmul.f32	s26, s22, s26
 800ec42:	ee29 9a27 	vmul.f32	s18, s18, s15
 800ec46:	e728      	b.n	800ea9a <SpacePointAlgorithm.isra.0+0x19e>
 800ec48:	ed9f 7a24 	vldr	s14, [pc, #144]	; 800ecdc <SpacePointAlgorithm.isra.0+0x3e0>
 800ec4c:	eef1 4a04 	vmov.f32	s9, #20	; 0x40a00000  5.0
 800ec50:	e713      	b.n	800ea7a <SpacePointAlgorithm.isra.0+0x17e>
 800ec52:	ee69 9aac 	vmul.f32	s19, s19, s25
 800ec56:	ee2a aa2c 	vmul.f32	s20, s20, s25
 800ec5a:	ee6a aaac 	vmul.f32	s21, s21, s25
 800ec5e:	ed9f ca20 	vldr	s24, [pc, #128]	; 800ece0 <SpacePointAlgorithm.isra.0+0x3e4>
 800ec62:	eef1 ea04 	vmov.f32	s29, #20	; 0x40a00000  5.0
 800ec66:	e6db      	b.n	800ea20 <SpacePointAlgorithm.isra.0+0x124>
 800ec68:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800ece4 <SpacePointAlgorithm.isra.0+0x3e8>
 800ec6c:	ed9f ca1e 	vldr	s24, [pc, #120]	; 800ece8 <SpacePointAlgorithm.isra.0+0x3ec>
 800ec70:	ee69 9aa7 	vmul.f32	s19, s19, s15
 800ec74:	ee2a aa27 	vmul.f32	s20, s20, s15
 800ec78:	ee6a aaa7 	vmul.f32	s21, s21, s15
 800ec7c:	ee69 9aac 	vmul.f32	s19, s19, s25
 800ec80:	ee2a aa2c 	vmul.f32	s20, s20, s25
 800ec84:	ee6a aaac 	vmul.f32	s21, s21, s25
 800ec88:	eef6 ea00 	vmov.f32	s29, #96	; 0x3f000000  0.5
 800ec8c:	e6c8      	b.n	800ea20 <SpacePointAlgorithm.isra.0+0x124>
 800ec8e:	eddf 7a17 	vldr	s15, [pc, #92]	; 800ecec <SpacePointAlgorithm.isra.0+0x3f0>
 800ec92:	ed9f ca15 	vldr	s24, [pc, #84]	; 800ece8 <SpacePointAlgorithm.isra.0+0x3ec>
 800ec96:	ee69 9aa7 	vmul.f32	s19, s19, s15
 800ec9a:	ee2a aa27 	vmul.f32	s20, s20, s15
 800ec9e:	ee6a aaa7 	vmul.f32	s21, s21, s15
 800eca2:	eef7 ea00 	vmov.f32	s29, #112	; 0x3f800000  1.0
 800eca6:	e6bb      	b.n	800ea20 <SpacePointAlgorithm.isra.0+0x124>
 800eca8:	ee69 9aac 	vmul.f32	s19, s19, s25
 800ecac:	ee2a aa2c 	vmul.f32	s20, s20, s25
 800ecb0:	ee6a aaac 	vmul.f32	s21, s21, s25
 800ecb4:	ed9f ca05 	vldr	s24, [pc, #20]	; 800eccc <SpacePointAlgorithm.isra.0+0x3d0>
 800ecb8:	eef7 ea00 	vmov.f32	s29, #112	; 0x3f800000  1.0
 800ecbc:	e6b0      	b.n	800ea20 <SpacePointAlgorithm.isra.0+0x124>
 800ecbe:	bf00      	nop
 800ecc0:	3c03126f 	.word	0x3c03126f
 800ecc4:	3c8efa35 	.word	0x3c8efa35
 800ecc8:	3b656042 	.word	0x3b656042
 800eccc:	3ac49ba6 	.word	0x3ac49ba6
 800ecd0:	3d4ccccd 	.word	0x3d4ccccd
 800ecd4:	3f333333 	.word	0x3f333333
 800ecd8:	358637bd 	.word	0x358637bd
 800ecdc:	3e4ccccd 	.word	0x3e4ccccd
 800ece0:	3727c5ac 	.word	0x3727c5ac
 800ece4:	42c80000 	.word	0x42c80000
 800ece8:	3a83126f 	.word	0x3a83126f
 800ecec:	3dcccccd 	.word	0x3dcccccd
 800ecf0:	08014ed0 	.word	0x08014ed0
 800ecf4:	3b449ba6 	.word	0x3b449ba6
 800ecf8:	3c23d70a 	.word	0x3c23d70a
 800ecfc:	3a9d4952 	.word	0x3a9d4952

0800ed00 <MotionDI_Initialize>:
 800ed00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed04:	4a12      	ldr	r2, [pc, #72]	; (800ed50 <MotionDI_Initialize+0x50>)
 800ed06:	4913      	ldr	r1, [pc, #76]	; (800ed54 <MotionDI_Initialize+0x54>)
 800ed08:	6813      	ldr	r3, [r2, #0]
 800ed0a:	f023 0301 	bic.w	r3, r3, #1
 800ed0e:	ed2d 8b02 	vpush	{d8}
 800ed12:	6013      	str	r3, [r2, #0]
 800ed14:	680b      	ldr	r3, [r1, #0]
 800ed16:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 800ed1a:	4013      	ands	r3, r2
 800ed1c:	f24c 2440 	movw	r4, #49728	; 0xc240
 800ed20:	42a3      	cmp	r3, r4
 800ed22:	b091      	sub	sp, #68	; 0x44
 800ed24:	4607      	mov	r7, r0
 800ed26:	d01f      	beq.n	800ed68 <MotionDI_Initialize+0x68>
 800ed28:	680b      	ldr	r3, [r1, #0]
 800ed2a:	f24c 2170 	movw	r1, #49776	; 0xc270
 800ed2e:	4013      	ands	r3, r2
 800ed30:	428b      	cmp	r3, r1
 800ed32:	d019      	beq.n	800ed68 <MotionDI_Initialize+0x68>
 800ed34:	4b08      	ldr	r3, [pc, #32]	; (800ed58 <MotionDI_Initialize+0x58>)
 800ed36:	2201      	movs	r2, #1
 800ed38:	601a      	str	r2, [r3, #0]
 800ed3a:	681a      	ldr	r2, [r3, #0]
 800ed3c:	2a00      	cmp	r2, #0
 800ed3e:	d1fc      	bne.n	800ed3a <MotionDI_Initialize+0x3a>
 800ed40:	4b06      	ldr	r3, [pc, #24]	; (800ed5c <MotionDI_Initialize+0x5c>)
 800ed42:	4a07      	ldr	r2, [pc, #28]	; (800ed60 <MotionDI_Initialize+0x60>)
 800ed44:	601a      	str	r2, [r3, #0]
 800ed46:	681a      	ldr	r2, [r3, #0]
 800ed48:	4b06      	ldr	r3, [pc, #24]	; (800ed64 <MotionDI_Initialize+0x64>)
 800ed4a:	429a      	cmp	r2, r3
 800ed4c:	d02b      	beq.n	800eda6 <MotionDI_Initialize+0xa6>
 800ed4e:	e7fe      	b.n	800ed4e <MotionDI_Initialize+0x4e>
 800ed50:	e0002000 	.word	0xe0002000
 800ed54:	e000ed00 	.word	0xe000ed00
 800ed58:	40023008 	.word	0x40023008
 800ed5c:	40023000 	.word	0x40023000
 800ed60:	f407a5c2 	.word	0xf407a5c2
 800ed64:	b5e8b5cd 	.word	0xb5e8b5cd
 800ed68:	4be3      	ldr	r3, [pc, #908]	; (800f0f8 <MotionDI_Initialize+0x3f8>)
 800ed6a:	681b      	ldr	r3, [r3, #0]
 800ed6c:	2b00      	cmp	r3, #0
 800ed6e:	d1e1      	bne.n	800ed34 <MotionDI_Initialize+0x34>
 800ed70:	4ae2      	ldr	r2, [pc, #904]	; (800f0fc <MotionDI_Initialize+0x3fc>)
 800ed72:	6813      	ldr	r3, [r2, #0]
 800ed74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ed78:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800ed7c:	d006      	beq.n	800ed8c <MotionDI_Initialize+0x8c>
 800ed7e:	6813      	ldr	r3, [r2, #0]
 800ed80:	f240 4283 	movw	r2, #1155	; 0x483
 800ed84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ed88:	4293      	cmp	r3, r2
 800ed8a:	d1d3      	bne.n	800ed34 <MotionDI_Initialize+0x34>
 800ed8c:	4bdc      	ldr	r3, [pc, #880]	; (800f100 <MotionDI_Initialize+0x400>)
 800ed8e:	2201      	movs	r2, #1
 800ed90:	601a      	str	r2, [r3, #0]
 800ed92:	681a      	ldr	r2, [r3, #0]
 800ed94:	2a00      	cmp	r2, #0
 800ed96:	d1fc      	bne.n	800ed92 <MotionDI_Initialize+0x92>
 800ed98:	4bda      	ldr	r3, [pc, #872]	; (800f104 <MotionDI_Initialize+0x404>)
 800ed9a:	4adb      	ldr	r2, [pc, #876]	; (800f108 <MotionDI_Initialize+0x408>)
 800ed9c:	601a      	str	r2, [r3, #0]
 800ed9e:	681a      	ldr	r2, [r3, #0]
 800eda0:	4bda      	ldr	r3, [pc, #872]	; (800f10c <MotionDI_Initialize+0x40c>)
 800eda2:	429a      	cmp	r2, r3
 800eda4:	d1d3      	bne.n	800ed4e <MotionDI_Initialize+0x4e>
 800eda6:	4cda      	ldr	r4, [pc, #872]	; (800f110 <MotionDI_Initialize+0x410>)
 800eda8:	4dda      	ldr	r5, [pc, #872]	; (800f114 <MotionDI_Initialize+0x414>)
 800edaa:	f8d7 c000 	ldr.w	ip, [r7]
 800edae:	4bda      	ldr	r3, [pc, #872]	; (800f118 <MotionDI_Initialize+0x418>)
 800edb0:	49da      	ldr	r1, [pc, #872]	; (800f11c <MotionDI_Initialize+0x41c>)
 800edb2:	f504 62c9 	add.w	r2, r4, #1608	; 0x648
 800edb6:	2001      	movs	r0, #1
 800edb8:	f8c2 c000 	str.w	ip, [r2]
 800edbc:	f44f 12f0 	mov.w	r2, #1966080	; 0x1e0000
 800edc0:	f884 0644 	strb.w	r0, [r4, #1604]	; 0x644
 800edc4:	652a      	str	r2, [r5, #80]	; 0x50
 800edc6:	2014      	movs	r0, #20
 800edc8:	f505 628c 	add.w	r2, r5, #1120	; 0x460
 800edcc:	f505 6b8d 	add.w	fp, r5, #1128	; 0x468
 800edd0:	2600      	movs	r6, #0
 800edd2:	f64f 7cff 	movw	ip, #65535	; 0xffff
 800edd6:	f8c5 0464 	str.w	r0, [r5, #1124]	; 0x464
 800edda:	f44f 00dc 	mov.w	r0, #7208960	; 0x6e0000
 800edde:	6011      	str	r1, [r2, #0]
 800ede0:	f8c5 01c8 	str.w	r0, [r5, #456]	; 0x1c8
 800ede4:	2230      	movs	r2, #48	; 0x30
 800ede6:	f8cb 3000 	str.w	r3, [fp]
 800edea:	f8a5 c058 	strh.w	ip, [r5, #88]	; 0x58
 800edee:	f105 0014 	add.w	r0, r5, #20
 800edf2:	4631      	mov	r1, r6
 800edf4:	702e      	strb	r6, [r5, #0]
 800edf6:	f885 646c 	strb.w	r6, [r5, #1132]	; 0x46c
 800edfa:	f885 604c 	strb.w	r6, [r5, #76]	; 0x4c
 800edfe:	656e      	str	r6, [r5, #84]	; 0x54
 800ee00:	64ae      	str	r6, [r5, #72]	; 0x48
 800ee02:	f003 ff63 	bl	8012ccc <memset>
 800ee06:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800ee0a:	f44f 7281 	mov.w	r2, #258	; 0x102
 800ee0e:	82aa      	strh	r2, [r5, #20]
 800ee10:	626b      	str	r3, [r5, #36]	; 0x24
 800ee12:	636b      	str	r3, [r5, #52]	; 0x34
 800ee14:	646b      	str	r3, [r5, #68]	; 0x44
 800ee16:	ed97 0a00 	vldr	s0, [r7]
 800ee1a:	ed9f 7ac1 	vldr	s14, [pc, #772]	; 800f120 <MotionDI_Initialize+0x420>
 800ee1e:	612e      	str	r6, [r5, #16]
 800ee20:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ee24:	f884 664c 	strb.w	r6, [r4, #1612]	; 0x64c
 800ee28:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ee2c:	ee17 2a90 	vmov	r2, s15
 800ee30:	1e53      	subs	r3, r2, #1
 800ee32:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ee36:	d20b      	bcs.n	800ee50 <MotionDI_Initialize+0x150>
 800ee38:	f1a2 030a 	sub.w	r3, r2, #10
 800ee3c:	b29b      	uxth	r3, r3
 800ee3e:	2b5a      	cmp	r3, #90	; 0x5a
 800ee40:	bf8c      	ite	hi
 800ee42:	2300      	movhi	r3, #0
 800ee44:	2301      	movls	r3, #1
 800ee46:	f8c5 2464 	str.w	r2, [r5, #1124]	; 0x464
 800ee4a:	702b      	strb	r3, [r5, #0]
 800ee4c:	ed97 0a00 	vldr	s0, [r7]
 800ee50:	4eb4      	ldr	r6, [pc, #720]	; (800f124 <MotionDI_Initialize+0x424>)
 800ee52:	eddf 6ab5 	vldr	s13, [pc, #724]	; 800f128 <MotionDI_Initialize+0x428>
 800ee56:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 800f12c <MotionDI_Initialize+0x42c>
 800ee5a:	4fb5      	ldr	r7, [pc, #724]	; (800f130 <MotionDI_Initialize+0x430>)
 800ee5c:	f7f9 f9ce 	bl	80081fc <iNemoEngine_gbias_init>
 800ee60:	f20f 296c 	addw	r9, pc, #620	; 0x26c
 800ee64:	e9d9 8900 	ldrd	r8, r9, [r9]
 800ee68:	ed9f 0b9b 	vldr	d0, [pc, #620]	; 800f0d8 <MotionDI_Initialize+0x3d8>
 800ee6c:	ed9f 1b9c 	vldr	d1, [pc, #624]	; 800f0e0 <MotionDI_Initialize+0x3e0>
 800ee70:	ed9f 2b9d 	vldr	d2, [pc, #628]	; 800f0e8 <MotionDI_Initialize+0x3e8>
 800ee74:	ed9f 5b9e 	vldr	d5, [pc, #632]	; 800f0f0 <MotionDI_Initialize+0x3f0>
 800ee78:	eddf 7aae 	vldr	s15, [pc, #696]	; 800f134 <MotionDI_Initialize+0x434>
 800ee7c:	eddf 4aae 	vldr	s9, [pc, #696]	; 800f138 <MotionDI_Initialize+0x438>
 800ee80:	ed9f 6aae 	vldr	s12, [pc, #696]	; 800f13c <MotionDI_Initialize+0x43c>
 800ee84:	ed9f 3aae 	vldr	s6, [pc, #696]	; 800f140 <MotionDI_Initialize+0x440>
 800ee88:	eddf 3aae 	vldr	s7, [pc, #696]	; 800f144 <MotionDI_Initialize+0x444>
 800ee8c:	ed9f 4aae 	vldr	s8, [pc, #696]	; 800f148 <MotionDI_Initialize+0x448>
 800ee90:	f8df e2c4 	ldr.w	lr, [pc, #708]	; 800f158 <MotionDI_Initialize+0x458>
 800ee94:	edc6 7a87 	vstr	s15, [r6, #540]	; 0x21c
 800ee98:	f241 1ab6 	movw	sl, #4534	; 0x11b6
 800ee9c:	f241 13b4 	movw	r3, #4532	; 0x11b4
 800eea0:	2500      	movs	r5, #0
 800eea2:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800eea6:	f606 00e8 	addw	r0, r6, #2280	; 0x8e8
 800eeaa:	210a      	movs	r1, #10
 800eeac:	f886 18e0 	strb.w	r1, [r6, #2272]	; 0x8e0
 800eeb0:	ed86 0b08 	vstr	d0, [r6, #32]
 800eeb4:	ed86 1b0c 	vstr	d1, [r6, #48]	; 0x30
 800eeb8:	ed86 2b0e 	vstr	d2, [r6, #56]	; 0x38
 800eebc:	ed86 5b06 	vstr	d5, [r6, #24]
 800eec0:	e9c6 890a 	strd	r8, r9, [r6, #40]	; 0x28
 800eec4:	613d      	str	r5, [r7, #16]
 800eec6:	753d      	strb	r5, [r7, #20]
 800eec8:	f8c4 50a4 	str.w	r5, [r4, #164]	; 0xa4
 800eecc:	f8c4 50bc 	str.w	r5, [r4, #188]	; 0xbc
 800eed0:	f8c4 50c8 	str.w	r5, [r4, #200]	; 0xc8
 800eed4:	f8c4 50d4 	str.w	r5, [r4, #212]	; 0xd4
 800eed8:	52f5      	strh	r5, [r6, r3]
 800eeda:	607d      	str	r5, [r7, #4]
 800eedc:	723d      	strb	r5, [r7, #8]
 800eede:	61fd      	str	r5, [r7, #28]
 800eee0:	f887 5020 	strb.w	r5, [r7, #32]
 800eee4:	62bd      	str	r5, [r7, #40]	; 0x28
 800eee6:	f887 502c 	strb.w	r5, [r7, #44]	; 0x2c
 800eeea:	637d      	str	r5, [r7, #52]	; 0x34
 800eeec:	f887 5038 	strb.w	r5, [r7, #56]	; 0x38
 800eef0:	edc6 7a88 	vstr	s15, [r6, #544]	; 0x220
 800eef4:	edc4 4a27 	vstr	s9, [r4, #156]	; 0x9c
 800eef8:	ed84 6a28 	vstr	s12, [r4, #160]	; 0xa0
 800eefc:	f806 500a 	strb.w	r5, [r6, sl]
 800ef00:	ed9f 6a92 	vldr	s12, [pc, #584]	; 800f14c <MotionDI_Initialize+0x44c>
 800ef04:	f8c4 5650 	str.w	r5, [r4, #1616]	; 0x650
 800ef08:	f8c4 50b0 	str.w	r5, [r4, #176]	; 0xb0
 800ef0c:	f8c4 50e0 	str.w	r5, [r4, #224]	; 0xe0
 800ef10:	f8a6 58dc 	strh.w	r5, [r6, #2268]	; 0x8dc
 800ef14:	f886 58de 	strb.w	r5, [r6, #2270]	; 0x8de
 800ef18:	ed86 8a86 	vstr	s16, [r6, #536]	; 0x218
 800ef1c:	643d      	str	r5, [r7, #64]	; 0x40
 800ef1e:	ed80 5b02 	vstr	d5, [r0, #8]
 800ef22:	ed9f 5a8b 	vldr	s10, [pc, #556]	; 800f150 <MotionDI_Initialize+0x450>
 800ef26:	eddf 5a8b 	vldr	s11, [pc, #556]	; 800f154 <MotionDI_Initialize+0x454>
 800ef2a:	ed80 8a82 	vstr	s16, [r0, #520]	; 0x208
 800ef2e:	f507 7168 	add.w	r1, r7, #928	; 0x3a0
 800ef32:	e9c0 8906 	strd	r8, r9, [r0, #24]
 800ef36:	eef2 4a04 	vmov.f32	s9, #36	; 0x41200000  10.0
 800ef3a:	f04f 0801 	mov.w	r8, #1
 800ef3e:	f04f 0902 	mov.w	r9, #2
 800ef42:	f44f 7c00 	mov.w	ip, #512	; 0x200
 800ef46:	f04f 3201 	mov.w	r2, #16843009	; 0x1010101
 800ef4a:	f04f 2301 	mov.w	r3, #16777472	; 0x1000100
 800ef4e:	ed80 0b04 	vstr	d0, [r0, #16]
 800ef52:	ed80 1b08 	vstr	d1, [r0, #32]
 800ef56:	ed80 2b0a 	vstr	d2, [r0, #40]	; 0x28
 800ef5a:	f88e 80c0 	strb.w	r8, [lr, #192]	; 0xc0
 800ef5e:	edc0 7a83 	vstr	s15, [r0, #524]	; 0x20c
 800ef62:	edc0 7a84 	vstr	s15, [r0, #528]	; 0x210
 800ef66:	f887 5044 	strb.w	r5, [r7, #68]	; 0x44
 800ef6a:	edc4 7aaf 	vstr	s15, [r4, #700]	; 0x2bc
 800ef6e:	edc4 7ab0 	vstr	s15, [r4, #704]	; 0x2c0
 800ef72:	edc4 7ab1 	vstr	s15, [r4, #708]	; 0x2c4
 800ef76:	edc4 7ab3 	vstr	s15, [r4, #716]	; 0x2cc
 800ef7a:	edc4 7ab4 	vstr	s15, [r4, #720]	; 0x2d0
 800ef7e:	edc4 7ab5 	vstr	s15, [r4, #724]	; 0x2d4
 800ef82:	edc4 7ab7 	vstr	s15, [r4, #732]	; 0x2dc
 800ef86:	edc4 7ab8 	vstr	s15, [r4, #736]	; 0x2e0
 800ef8a:	edc4 7ab9 	vstr	s15, [r4, #740]	; 0x2e4
 800ef8e:	edc4 7abb 	vstr	s15, [r4, #748]	; 0x2ec
 800ef92:	edc4 7abc 	vstr	s15, [r4, #752]	; 0x2f0
 800ef96:	edc4 7abd 	vstr	s15, [r4, #756]	; 0x2f4
 800ef9a:	edc4 7abf 	vstr	s15, [r4, #764]	; 0x2fc
 800ef9e:	edc4 7ac0 	vstr	s15, [r4, #768]	; 0x300
 800efa2:	edc4 7ac1 	vstr	s15, [r4, #772]	; 0x304
 800efa6:	edc4 7ac3 	vstr	s15, [r4, #780]	; 0x30c
 800efaa:	edc4 7ac4 	vstr	s15, [r4, #784]	; 0x310
 800efae:	ed84 8ab2 	vstr	s16, [r4, #712]	; 0x2c8
 800efb2:	ed84 8ab6 	vstr	s16, [r4, #728]	; 0x2d8
 800efb6:	ed84 8aba 	vstr	s16, [r4, #744]	; 0x2e8
 800efba:	ed84 8abe 	vstr	s16, [r4, #760]	; 0x2f8
 800efbe:	ed84 8ac2 	vstr	s16, [r4, #776]	; 0x308
 800efc2:	edc4 7ac5 	vstr	s15, [r4, #788]	; 0x314
 800efc6:	ed84 3a3b 	vstr	s6, [r4, #236]	; 0xec
 800efca:	edc4 3a3c 	vstr	s7, [r4, #240]	; 0xf0
 800efce:	ed84 4a3d 	vstr	s8, [r4, #244]	; 0xf4
 800efd2:	ed84 7a3e 	vstr	s14, [r4, #248]	; 0xf8
 800efd6:	edc4 4a3f 	vstr	s9, [r4, #252]	; 0xfc
 800efda:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800efde:	edc4 7ac7 	vstr	s15, [r4, #796]	; 0x31c
 800efe2:	edc4 7ac8 	vstr	s15, [r4, #800]	; 0x320
 800efe6:	edc4 7ac9 	vstr	s15, [r4, #804]	; 0x324
 800efea:	edc4 7acb 	vstr	s15, [r4, #812]	; 0x32c
 800efee:	edc4 7acc 	vstr	s15, [r4, #816]	; 0x330
 800eff2:	edc4 7acd 	vstr	s15, [r4, #820]	; 0x334
 800eff6:	edc4 7aa1 	vstr	s15, [r4, #644]	; 0x284
 800effa:	edc4 7aa2 	vstr	s15, [r4, #648]	; 0x288
 800effe:	edc4 7aa3 	vstr	s15, [r4, #652]	; 0x28c
 800f002:	edc4 7aa5 	vstr	s15, [r4, #660]	; 0x294
 800f006:	edc4 7aa6 	vstr	s15, [r4, #664]	; 0x298
 800f00a:	edc4 7aa7 	vstr	s15, [r4, #668]	; 0x29c
 800f00e:	edc4 7aa9 	vstr	s15, [r4, #676]	; 0x2a4
 800f012:	edc4 7aaa 	vstr	s15, [r4, #680]	; 0x2a8
 800f016:	edc4 7aab 	vstr	s15, [r4, #684]	; 0x2ac
 800f01a:	edc4 7aac 	vstr	s15, [r4, #688]	; 0x2b0
 800f01e:	edc4 7aad 	vstr	s15, [r4, #692]	; 0x2b4
 800f022:	edc4 7aae 	vstr	s15, [r4, #696]	; 0x2b8
 800f026:	ed84 8ac6 	vstr	s16, [r4, #792]	; 0x318
 800f02a:	ed84 8aca 	vstr	s16, [r4, #808]	; 0x328
 800f02e:	ed84 8ace 	vstr	s16, [r4, #824]	; 0x338
 800f032:	ed84 8aa0 	vstr	s16, [r4, #640]	; 0x280
 800f036:	ed84 8aa4 	vstr	s16, [r4, #656]	; 0x290
 800f03a:	ed84 8aa8 	vstr	s16, [r4, #672]	; 0x2a0
 800f03e:	f8c4 8104 	str.w	r8, [r4, #260]	; 0x104
 800f042:	ed84 8a43 	vstr	s16, [r4, #268]	; 0x10c
 800f046:	f884 8110 	strb.w	r8, [r4, #272]	; 0x110
 800f04a:	edc4 6a48 	vstr	s13, [r4, #288]	; 0x120
 800f04e:	ed84 5a45 	vstr	s10, [r4, #276]	; 0x114
 800f052:	edc4 5a46 	vstr	s11, [r4, #280]	; 0x118
 800f056:	ed84 6a47 	vstr	s12, [r4, #284]	; 0x11c
 800f05a:	f8a4 c124 	strh.w	ip, [r4, #292]	; 0x124
 800f05e:	ed81 8a21 	vstr	s16, [r1, #132]	; 0x84
 800f062:	ed81 8a25 	vstr	s16, [r1, #148]	; 0x94
 800f066:	ed81 8a29 	vstr	s16, [r1, #164]	; 0xa4
 800f06a:	ed81 8a2d 	vstr	s16, [r1, #180]	; 0xb4
 800f06e:	ed81 8a31 	vstr	s16, [r1, #196]	; 0xc4
 800f072:	edc6 7a2c 	vstr	s15, [r6, #176]	; 0xb0
 800f076:	edc6 7a2d 	vstr	s15, [r6, #180]	; 0xb4
 800f07a:	edc6 7a2e 	vstr	s15, [r6, #184]	; 0xb8
 800f07e:	f884 9108 	strb.w	r9, [r4, #264]	; 0x108
 800f082:	edc1 7a1e 	vstr	s15, [r1, #120]	; 0x78
 800f086:	edc1 7a1f 	vstr	s15, [r1, #124]	; 0x7c
 800f08a:	edc1 7a20 	vstr	s15, [r1, #128]	; 0x80
 800f08e:	edc1 7a22 	vstr	s15, [r1, #136]	; 0x88
 800f092:	edc1 7a23 	vstr	s15, [r1, #140]	; 0x8c
 800f096:	edc1 7a24 	vstr	s15, [r1, #144]	; 0x90
 800f09a:	edc1 7a26 	vstr	s15, [r1, #152]	; 0x98
 800f09e:	edc1 7a27 	vstr	s15, [r1, #156]	; 0x9c
 800f0a2:	edc1 7a28 	vstr	s15, [r1, #160]	; 0xa0
 800f0a6:	edc1 7a2a 	vstr	s15, [r1, #168]	; 0xa8
 800f0aa:	edc1 7a2b 	vstr	s15, [r1, #172]	; 0xac
 800f0ae:	edc1 7a2c 	vstr	s15, [r1, #176]	; 0xb0
 800f0b2:	edc1 7a2e 	vstr	s15, [r1, #184]	; 0xb8
 800f0b6:	edc1 7a2f 	vstr	s15, [r1, #188]	; 0xbc
 800f0ba:	edc1 7a30 	vstr	s15, [r1, #192]	; 0xc0
 800f0be:	edc1 7a32 	vstr	s15, [r1, #200]	; 0xc8
 800f0c2:	edc1 7a33 	vstr	s15, [r1, #204]	; 0xcc
 800f0c6:	f884 5126 	strb.w	r5, [r4, #294]	; 0x126
 800f0ca:	edc1 7a34 	vstr	s15, [r1, #208]	; 0xd0
 800f0ce:	e04d      	b.n	800f16c <MotionDI_Initialize+0x46c>
 800f0d0:	00000000 	.word	0x00000000
 800f0d4:	3fbfdfb7 	.word	0x3fbfdfb7
 800f0d8:	20000000 	.word	0x20000000
 800f0dc:	3fc55a40 	.word	0x3fc55a40
 800f0e0:	c0000000 	.word	0xc0000000
 800f0e4:	3fb2875e 	.word	0x3fb2875e
 800f0e8:	60000000 	.word	0x60000000
 800f0ec:	3f9f1fed 	.word	0x3f9f1fed
 800f0f0:	60000000 	.word	0x60000000
 800f0f4:	3fc76cab 	.word	0x3fc76cab
 800f0f8:	e0042000 	.word	0xe0042000
 800f0fc:	5c001000 	.word	0x5c001000
 800f100:	58024c08 	.word	0x58024c08
 800f104:	58024c00 	.word	0x58024c00
 800f108:	f407a5c2 	.word	0xf407a5c2
 800f10c:	b5e8b5cd 	.word	0xb5e8b5cd
 800f110:	20001698 	.word	0x20001698
 800f114:	20002140 	.word	0x20002140
 800f118:	3e4ccccd 	.word	0x3e4ccccd
 800f11c:	3a83126f 	.word	0x3a83126f
 800f120:	447a0000 	.word	0x447a0000
 800f124:	20000000 	.word	0x20000000
 800f128:	3dcccccd 	.word	0x3dcccccd
 800f12c:	3f2ac083 	.word	0x3f2ac083
 800f130:	2000173c 	.word	0x2000173c
 800f134:	00000000 	.word	0x00000000
 800f138:	7f800000 	.word	0x7f800000
 800f13c:	ff800000 	.word	0xff800000
 800f140:	3f639581 	.word	0x3f639581
 800f144:	402ab021 	.word	0x402ab021
 800f148:	3f13f7cf 	.word	0x3f13f7cf
 800f14c:	39b24207 	.word	0x39b24207
 800f150:	39712c28 	.word	0x39712c28
 800f154:	3a09a027 	.word	0x3a09a027
 800f158:	200010f8 	.word	0x200010f8
 800f15c:	3a51b717 	.word	0x3a51b717
 800f160:	3a378034 	.word	0x3a378034
 800f164:	3b378034 	.word	0x3b378034
 800f168:	3f666666 	.word	0x3f666666
 800f16c:	ed84 3a4a 	vstr	s6, [r4, #296]	; 0x128
 800f170:	edc4 3a4b 	vstr	s7, [r4, #300]	; 0x12c
 800f174:	ed84 4a4c 	vstr	s8, [r4, #304]	; 0x130
 800f178:	edc4 4a4e 	vstr	s9, [r4, #312]	; 0x138
 800f17c:	ed84 7a4d 	vstr	s14, [r4, #308]	; 0x134
 800f180:	f8c4 313c 	str.w	r3, [r4, #316]	; 0x13c
 800f184:	ed81 8a35 	vstr	s16, [r1, #212]	; 0xd4
 800f188:	ed81 8a39 	vstr	s16, [r1, #228]	; 0xe4
 800f18c:	ed81 8a3d 	vstr	s16, [r1, #244]	; 0xf4
 800f190:	ed81 8a0f 	vstr	s16, [r1, #60]	; 0x3c
 800f194:	ed81 8a13 	vstr	s16, [r1, #76]	; 0x4c
 800f198:	ed81 8a17 	vstr	s16, [r1, #92]	; 0x5c
 800f19c:	edc1 7a36 	vstr	s15, [r1, #216]	; 0xd8
 800f1a0:	edc1 7a37 	vstr	s15, [r1, #220]	; 0xdc
 800f1a4:	edc1 7a38 	vstr	s15, [r1, #224]	; 0xe0
 800f1a8:	edc1 7a3a 	vstr	s15, [r1, #232]	; 0xe8
 800f1ac:	edc1 7a3b 	vstr	s15, [r1, #236]	; 0xec
 800f1b0:	edc1 7a3c 	vstr	s15, [r1, #240]	; 0xf0
 800f1b4:	edc1 7a10 	vstr	s15, [r1, #64]	; 0x40
 800f1b8:	edc1 7a11 	vstr	s15, [r1, #68]	; 0x44
 800f1bc:	edc1 7a12 	vstr	s15, [r1, #72]	; 0x48
 800f1c0:	edc1 7a14 	vstr	s15, [r1, #80]	; 0x50
 800f1c4:	edc1 7a15 	vstr	s15, [r1, #84]	; 0x54
 800f1c8:	edc1 7a16 	vstr	s15, [r1, #88]	; 0x58
 800f1cc:	edc1 7a18 	vstr	s15, [r1, #96]	; 0x60
 800f1d0:	edc1 7a19 	vstr	s15, [r1, #100]	; 0x64
 800f1d4:	edc1 7a1a 	vstr	s15, [r1, #104]	; 0x68
 800f1d8:	edc1 7a1b 	vstr	s15, [r1, #108]	; 0x6c
 800f1dc:	edc1 7a1c 	vstr	s15, [r1, #112]	; 0x70
 800f1e0:	edc1 7a1d 	vstr	s15, [r1, #116]	; 0x74
 800f1e4:	f8c4 8140 	str.w	r8, [r4, #320]	; 0x140
 800f1e8:	ed84 8a52 	vstr	s16, [r4, #328]	; 0x148
 800f1ec:	f884 814c 	strb.w	r8, [r4, #332]	; 0x14c
 800f1f0:	f8a4 c160 	strh.w	ip, [r4, #352]	; 0x160
 800f1f4:	edc4 6a57 	vstr	s13, [r4, #348]	; 0x15c
 800f1f8:	ed84 5a54 	vstr	s10, [r4, #336]	; 0x150
 800f1fc:	edc4 5a55 	vstr	s11, [r4, #340]	; 0x154
 800f200:	ed84 6a56 	vstr	s12, [r4, #344]	; 0x158
 800f204:	edc0 7a28 	vstr	s15, [r0, #160]	; 0xa0
 800f208:	edc0 7a29 	vstr	s15, [r0, #164]	; 0xa4
 800f20c:	edc0 7a2a 	vstr	s15, [r0, #168]	; 0xa8
 800f210:	f884 9144 	strb.w	r9, [r4, #324]	; 0x144
 800f214:	f884 5162 	strb.w	r5, [r4, #354]	; 0x162
 800f218:	f7fa fc0e 	bl	8009a38 <iNemo_setOrientation.constprop.0>
 800f21c:	f7fa fdde 	bl	8009ddc <iNemo_setOrientation_6X.constprop.0>
 800f220:	4631      	mov	r1, r6
 800f222:	ed5f 4a32 	vldr	s9, [pc, #-200]	; 800f15c <MotionDI_Initialize+0x45c>
 800f226:	f831 3f04 	ldrh.w	r3, [r1, #4]!
 800f22a:	ed1f 5a33 	vldr	s10, [pc, #-204]	; 800f160 <MotionDI_Initialize+0x460>
 800f22e:	ed5f 5a33 	vldr	s11, [pc, #-204]	; 800f164 <MotionDI_Initialize+0x464>
 800f232:	ed5f 7a33 	vldr	s15, [pc, #-204]	; 800f168 <MotionDI_Initialize+0x468>
 800f236:	f891 e002 	ldrb.w	lr, [r1, #2]
 800f23a:	f8b6 c000 	ldrh.w	ip, [r6]
 800f23e:	78b0      	ldrb	r0, [r6, #2]
 800f240:	494f      	ldr	r1, [pc, #316]	; (800f380 <MotionDI_Initialize+0x680>)
 800f242:	f8ad 3031 	strh.w	r3, [sp, #49]	; 0x31
 800f246:	eeb7 6a08 	vmov.f32	s12, #120	; 0x3fc00000  1.5
 800f24a:	f04f 3201 	mov.w	r2, #16843009	; 0x1010101
 800f24e:	edc4 6a57 	vstr	s13, [r4, #348]	; 0x15c
 800f252:	edc4 6a48 	vstr	s13, [r4, #288]	; 0x120
 800f256:	edc4 4a54 	vstr	s9, [r4, #336]	; 0x150
 800f25a:	edc4 4a45 	vstr	s9, [r4, #276]	; 0x114
 800f25e:	ed84 5a55 	vstr	s10, [r4, #340]	; 0x154
 800f262:	ed84 5a46 	vstr	s10, [r4, #280]	; 0x118
 800f266:	edc4 5a56 	vstr	s11, [r4, #344]	; 0x158
 800f26a:	edc4 5a47 	vstr	s11, [r4, #284]	; 0x11c
 800f26e:	ed84 6a4b 	vstr	s12, [r4, #300]	; 0x12c
 800f272:	ed84 6a3c 	vstr	s12, [r4, #240]	; 0xf0
 800f276:	ed84 7a4d 	vstr	s14, [r4, #308]	; 0x134
 800f27a:	f884 9161 	strb.w	r9, [r4, #353]	; 0x161
 800f27e:	ed84 7a3e 	vstr	s14, [r4, #248]	; 0xf8
 800f282:	f884 9125 	strb.w	r9, [r4, #293]	; 0x125
 800f286:	f8c4 2101 	str.w	r2, [r4, #257]	; 0x101
 800f28a:	ed84 7a62 	vstr	s14, [r4, #392]	; 0x188
 800f28e:	f88d e033 	strb.w	lr, [sp, #51]	; 0x33
 800f292:	f8ad c02d 	strh.w	ip, [sp, #45]	; 0x2d
 800f296:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
 800f29a:	edc4 7a4a 	vstr	s15, [r4, #296]	; 0x128
 800f29e:	edc4 7a3b 	vstr	s15, [r4, #236]	; 0xec
 800f2a2:	edc4 7a61 	vstr	s15, [r4, #388]	; 0x184
 800f2a6:	f8c4 113d 	str.w	r1, [r4, #317]	; 0x13d
 800f2aa:	f884 5162 	strb.w	r5, [r4, #354]	; 0x162
 800f2ae:	f884 5126 	strb.w	r5, [r4, #294]	; 0x126
 800f2b2:	f88d 5030 	strb.w	r5, [sp, #48]	; 0x30
 800f2b6:	f88d 5034 	strb.w	r5, [sp, #52]	; 0x34
 800f2ba:	f8a4 918c 	strh.w	r9, [r4, #396]	; 0x18c
 800f2be:	f8dd 1031 	ldr.w	r1, [sp, #49]	; 0x31
 800f2c2:	f8dd 202d 	ldr.w	r2, [sp, #45]	; 0x2d
 800f2c6:	ed94 7a02 	vldr	s14, [r4, #8]
 800f2ca:	edd4 7a03 	vldr	s15, [r4, #12]
 800f2ce:	f8db 0000 	ldr.w	r0, [fp]
 800f2d2:	f8df e0b0 	ldr.w	lr, [pc, #176]	; 800f384 <MotionDI_Initialize+0x684>
 800f2d6:	f8df c0b0 	ldr.w	ip, [pc, #176]	; 800f388 <MotionDI_Initialize+0x688>
 800f2da:	f8d4 9014 	ldr.w	r9, [r4, #20]
 800f2de:	f8c4 0164 	str.w	r0, [r4, #356]	; 0x164
 800f2e2:	f507 6bb6 	add.w	fp, r7, #1456	; 0x5b0
 800f2e6:	e9c4 2164 	strd	r2, r1, [r4, #400]	; 0x190
 800f2ea:	f107 00c0 	add.w	r0, r7, #192	; 0xc0
 800f2ee:	ed84 7a5e 	vstr	s14, [r4, #376]	; 0x178
 800f2f2:	edc4 7a5f 	vstr	s15, [r4, #380]	; 0x17c
 800f2f6:	f8c4 e16c 	str.w	lr, [r4, #364]	; 0x16c
 800f2fa:	f8c4 c170 	str.w	ip, [r4, #368]	; 0x170
 800f2fe:	f8c4 9174 	str.w	r9, [r4, #372]	; 0x174
 800f302:	f7fa ff3d 	bl	800a180 <MotionDI_setKnobs.part.0>
 800f306:	f207 59e4 	addw	r9, r7, #1508	; 0x5e4
 800f30a:	4629      	mov	r1, r5
 800f30c:	4658      	mov	r0, fp
 800f30e:	2234      	movs	r2, #52	; 0x34
 800f310:	f003 fcdc 	bl	8012ccc <memset>
 800f314:	4629      	mov	r1, r5
 800f316:	4648      	mov	r0, r9
 800f318:	2234      	movs	r2, #52	; 0x34
 800f31a:	ed8b 8a03 	vstr	s16, [fp, #12]
 800f31e:	ed8b 8a07 	vstr	s16, [fp, #28]
 800f322:	ed8b 8a0b 	vstr	s16, [fp, #44]	; 0x2c
 800f326:	f884 5684 	strb.w	r5, [r4, #1668]	; 0x684
 800f32a:	f003 fccf 	bl	8012ccc <memset>
 800f32e:	ed9f 7b12 	vldr	d7, [pc, #72]	; 800f378 <MotionDI_Initialize+0x678>
 800f332:	f241 13b4 	movw	r3, #4532	; 0x11b4
 800f336:	f207 621c 	addw	r2, r7, #1564	; 0x61c
 800f33a:	2000      	movs	r0, #0
 800f33c:	f207 672c 	addw	r7, r7, #1580	; 0x62c
 800f340:	2100      	movs	r1, #0
 800f342:	e9c2 0100 	strd	r0, r1, [r2]
 800f346:	ed87 7b00 	vstr	d7, [r7]
 800f34a:	52f5      	strh	r5, [r6, r3]
 800f34c:	f806 500a 	strb.w	r5, [r6, sl]
 800f350:	ed89 8a03 	vstr	s16, [r9, #12]
 800f354:	ed89 8a07 	vstr	s16, [r9, #28]
 800f358:	ed89 8a0b 	vstr	s16, [r9, #44]	; 0x2c
 800f35c:	f8c4 86cc 	str.w	r8, [r4, #1740]	; 0x6cc
 800f360:	f884 56b8 	strb.w	r5, [r4, #1720]	; 0x6b8
 800f364:	f884 56c8 	strb.w	r5, [r4, #1736]	; 0x6c8
 800f368:	b011      	add	sp, #68	; 0x44
 800f36a:	ecbd 8b02 	vpop	{d8}
 800f36e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f372:	bf00      	nop
 800f374:	f3af 8000 	nop.w
 800f378:	00000000 	.word	0x00000000
 800f37c:	fff80000 	.word	0xfff80000
 800f380:	01010001 	.word	0x01010001
 800f384:	3a2c7da2 	.word	0x3a2c7da2
 800f388:	3e051eb8 	.word	0x3e051eb8

0800f38c <MotionDI_setKnobs>:
 800f38c:	4b03      	ldr	r3, [pc, #12]	; (800f39c <MotionDI_setKnobs+0x10>)
 800f38e:	f893 3644 	ldrb.w	r3, [r3, #1604]	; 0x644
 800f392:	b903      	cbnz	r3, 800f396 <MotionDI_setKnobs+0xa>
 800f394:	4770      	bx	lr
 800f396:	f7fa bef3 	b.w	800a180 <MotionDI_setKnobs.part.0>
 800f39a:	bf00      	nop
 800f39c:	20001698 	.word	0x20001698

0800f3a0 <MotionDI_getKnobs>:
 800f3a0:	4a22      	ldr	r2, [pc, #136]	; (800f42c <MotionDI_getKnobs+0x8c>)
 800f3a2:	f892 3644 	ldrb.w	r3, [r2, #1604]	; 0x644
 800f3a6:	b903      	cbnz	r3, 800f3aa <MotionDI_getKnobs+0xa>
 800f3a8:	4770      	bx	lr
 800f3aa:	b470      	push	{r4, r5, r6}
 800f3ac:	4920      	ldr	r1, [pc, #128]	; (800f430 <MotionDI_getKnobs+0x90>)
 800f3ae:	f892 5126 	ldrb.w	r5, [r2, #294]	; 0x126
 800f3b2:	880b      	ldrh	r3, [r1, #0]
 800f3b4:	f892 6125 	ldrb.w	r6, [r2, #293]	; 0x125
 800f3b8:	f880 5029 	strb.w	r5, [r0, #41]	; 0x29
 800f3bc:	b091      	sub	sp, #68	; 0x44
 800f3be:	f880 6028 	strb.w	r6, [r0, #40]	; 0x28
 800f3c2:	f8ad 302d 	strh.w	r3, [sp, #45]	; 0x2d
 800f3c6:	460b      	mov	r3, r1
 800f3c8:	7889      	ldrb	r1, [r1, #2]
 800f3ca:	f833 4f04 	ldrh.w	r4, [r3, #4]!
 800f3ce:	f8ad 4031 	strh.w	r4, [sp, #49]	; 0x31
 800f3d2:	789b      	ldrb	r3, [r3, #2]
 800f3d4:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800f3d8:	2300      	movs	r3, #0
 800f3da:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
 800f3de:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
 800f3e2:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
 800f3e6:	f8dd 3031 	ldr.w	r3, [sp, #49]	; 0x31
 800f3ea:	f8d2 10f8 	ldr.w	r1, [r2, #248]	; 0xf8
 800f3ee:	f8d2 40ec 	ldr.w	r4, [r2, #236]	; 0xec
 800f3f2:	f8dd 502d 	ldr.w	r5, [sp, #45]	; 0x2d
 800f3f6:	6303      	str	r3, [r0, #48]	; 0x30
 800f3f8:	4b0e      	ldr	r3, [pc, #56]	; (800f434 <MotionDI_getKnobs+0x94>)
 800f3fa:	62c5      	str	r5, [r0, #44]	; 0x2c
 800f3fc:	6204      	str	r4, [r0, #32]
 800f3fe:	6241      	str	r1, [r0, #36]	; 0x24
 800f400:	681b      	ldr	r3, [r3, #0]
 800f402:	6003      	str	r3, [r0, #0]
 800f404:	f892 4168 	ldrb.w	r4, [r2, #360]	; 0x168
 800f408:	68d3      	ldr	r3, [r2, #12]
 800f40a:	6855      	ldr	r5, [r2, #4]
 800f40c:	6891      	ldr	r1, [r2, #8]
 800f40e:	7104      	strb	r4, [r0, #4]
 800f410:	6816      	ldr	r6, [r2, #0]
 800f412:	6954      	ldr	r4, [r2, #20]
 800f414:	6086      	str	r6, [r0, #8]
 800f416:	60c5      	str	r5, [r0, #12]
 800f418:	6104      	str	r4, [r0, #16]
 800f41a:	6141      	str	r1, [r0, #20]
 800f41c:	6183      	str	r3, [r0, #24]
 800f41e:	f892 3180 	ldrb.w	r3, [r2, #384]	; 0x180
 800f422:	7703      	strb	r3, [r0, #28]
 800f424:	b011      	add	sp, #68	; 0x44
 800f426:	bc70      	pop	{r4, r5, r6}
 800f428:	4770      	bx	lr
 800f42a:	bf00      	nop
 800f42c:	20001698 	.word	0x20001698
 800f430:	20000000 	.word	0x20000000
 800f434:	200025a8 	.word	0x200025a8

0800f438 <MotionDI_update>:
 800f438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f43c:	ed2d 8b10 	vpush	{d8-d15}
 800f440:	4cd2      	ldr	r4, [pc, #840]	; (800f78c <MotionDI_update+0x354>)
 800f442:	f894 3644 	ldrb.w	r3, [r4, #1604]	; 0x644
 800f446:	f2ad 4da4 	subw	sp, sp, #1188	; 0x4a4
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	f000 8197 	beq.w	800f77e <MotionDI_update+0x346>
 800f450:	2300      	movs	r3, #0
 800f452:	4681      	mov	r9, r0
 800f454:	460d      	mov	r5, r1
 800f456:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800f45a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f45e:	f7f1 fcc5 	bl	8000dec <__aeabi_ldivmod>
 800f462:	f894 3168 	ldrb.w	r3, [r4, #360]	; 0x168
 800f466:	9017      	str	r0, [sp, #92]	; 0x5c
 800f468:	2b01      	cmp	r3, #1
 800f46a:	f000 81a7 	beq.w	800f7bc <MotionDI_update+0x384>
 800f46e:	2b02      	cmp	r3, #2
 800f470:	f000 81a9 	beq.w	800f7c6 <MotionDI_update+0x38e>
 800f474:	ab58      	add	r3, sp, #352	; 0x160
 800f476:	9318      	str	r3, [sp, #96]	; 0x60
 800f478:	ab65      	add	r3, sp, #404	; 0x194
 800f47a:	f50d 7b01 	add.w	fp, sp, #516	; 0x204
 800f47e:	931c      	str	r3, [sp, #112]	; 0x70
 800f480:	f204 6754 	addw	r7, r4, #1620	; 0x654
 800f484:	f894 8180 	ldrb.w	r8, [r4, #384]	; 0x180
 800f488:	f1b8 0f01 	cmp.w	r8, #1
 800f48c:	f000 85de 	beq.w	801004c <MotionDI_update+0xc14>
 800f490:	f1b8 0f02 	cmp.w	r8, #2
 800f494:	f000 85df 	beq.w	8010056 <MotionDI_update+0xc1e>
 800f498:	4ebd      	ldr	r6, [pc, #756]	; (800f790 <MotionDI_update+0x358>)
 800f49a:	f8df 8314 	ldr.w	r8, [pc, #788]	; 800f7b0 <MotionDI_update+0x378>
 800f49e:	edd7 0a00 	vldr	s1, [r7]
 800f4a2:	ed97 1a01 	vldr	s2, [r7, #4]
 800f4a6:	edd7 1a02 	vldr	s3, [r7, #8]
 800f4aa:	ed97 2a03 	vldr	s4, [r7, #12]
 800f4ae:	edd7 2a07 	vldr	s5, [r7, #28]
 800f4b2:	ed97 3a0b 	vldr	s6, [r7, #44]	; 0x2c
 800f4b6:	f8d8 3000 	ldr.w	r3, [r8]
 800f4ba:	682f      	ldr	r7, [r5, #0]
 800f4bc:	edd5 6a02 	vldr	s13, [r5, #8]
 800f4c0:	ed95 7a03 	vldr	s14, [r5, #12]
 800f4c4:	edd5 7a04 	vldr	s15, [r5, #16]
 800f4c8:	ed95 5a05 	vldr	s10, [r5, #20]
 800f4cc:	edd5 5a06 	vldr	s11, [r5, #24]
 800f4d0:	ed95 6a07 	vldr	s12, [r5, #28]
 800f4d4:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800f4d8:	686d      	ldr	r5, [r5, #4]
 800f4da:	edd6 3a00 	vldr	s7, [r6]
 800f4de:	ed96 4a01 	vldr	s8, [r6, #4]
 800f4e2:	edd6 4a02 	vldr	s9, [r6, #8]
 800f4e6:	1afb      	subs	r3, r7, r3
 800f4e8:	931a      	str	r3, [sp, #104]	; 0x68
 800f4ea:	eb65 0302 	sbc.w	r3, r5, r2
 800f4ee:	931b      	str	r3, [sp, #108]	; 0x6c
 800f4f0:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
 800f4f4:	ee76 6ae0 	vsub.f32	s13, s13, s1
 800f4f8:	ee37 7a41 	vsub.f32	s14, s14, s2
 800f4fc:	ee77 7ae1 	vsub.f32	s15, s15, s3
 800f500:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800f502:	ee66 6a82 	vmul.f32	s13, s13, s4
 800f506:	ee27 7a22 	vmul.f32	s14, s14, s5
 800f50a:	ee67 7a83 	vmul.f32	s15, s15, s6
 800f50e:	ee35 5a63 	vsub.f32	s10, s10, s7
 800f512:	ee75 5ac4 	vsub.f32	s11, s11, s8
 800f516:	ee36 6a64 	vsub.f32	s12, s12, s9
 800f51a:	2800      	cmp	r0, #0
 800f51c:	edc3 6a03 	vstr	s13, [r3, #12]
 800f520:	ed83 7a04 	vstr	s14, [r3, #16]
 800f524:	edc3 7a05 	vstr	s15, [r3, #20]
 800f528:	ed83 5a06 	vstr	s10, [r3, #24]
 800f52c:	edc3 5a07 	vstr	s11, [r3, #28]
 800f530:	ed83 6a08 	vstr	s12, [r3, #32]
 800f534:	f171 0300 	sbcs.w	r3, r1, #0
 800f538:	f2c0 86c1 	blt.w	80102be <MotionDI_update+0xe86>
 800f53c:	f7f1 fc18 	bl	8000d70 <__aeabi_l2f>
 800f540:	eddf 7a94 	vldr	s15, [pc, #592]	; 800f794 <MotionDI_update+0x35c>
 800f544:	ee07 0a10 	vmov	s14, r0
 800f548:	ee27 9a27 	vmul.f32	s18, s14, s15
 800f54c:	ab5b      	add	r3, sp, #364	; 0x16c
 800f54e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f552:	4e91      	ldr	r6, [pc, #580]	; (800f798 <MotionDI_update+0x360>)
 800f554:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800f556:	f8c8 7000 	str.w	r7, [r8]
 800f55a:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 800f55e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f562:	f1a6 070c 	sub.w	r7, r6, #12
 800f566:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 800f56a:	aa5e      	add	r2, sp, #376	; 0x178
 800f56c:	ca07      	ldmia	r2, {r0, r1, r2}
 800f56e:	3718      	adds	r7, #24
 800f570:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 800f574:	aa5b      	add	r2, sp, #364	; 0x16c
 800f576:	ca07      	ldmia	r2, {r0, r1, r2}
 800f578:	f507 77fa 	add.w	r7, r7, #500	; 0x1f4
 800f57c:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 800f580:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f584:	f506 73fa 	add.w	r3, r6, #500	; 0x1f4
 800f588:	f8c8 5004 	str.w	r5, [r8, #4]
 800f58c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f590:	ab5e      	add	r3, sp, #376	; 0x178
 800f592:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f596:	f8d4 36d8 	ldr.w	r3, [r4, #1752]	; 0x6d8
 800f59a:	f506 7503 	add.w	r5, r6, #524	; 0x20c
 800f59e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800f5a2:	b183      	cbz	r3, 800f5c6 <MotionDI_update+0x18e>
 800f5a4:	f894 3160 	ldrb.w	r3, [r4, #352]	; 0x160
 800f5a8:	f894 2124 	ldrb.w	r2, [r4, #292]	; 0x124
 800f5ac:	431a      	orrs	r2, r3
 800f5ae:	07d5      	lsls	r5, r2, #31
 800f5b0:	f141 80ea 	bpl.w	8010788 <MotionDI_update+0x1350>
 800f5b4:	4979      	ldr	r1, [pc, #484]	; (800f79c <MotionDI_update+0x364>)
 800f5b6:	f8d1 20c4 	ldr.w	r2, [r1, #196]	; 0xc4
 800f5ba:	2a00      	cmp	r2, #0
 800f5bc:	f341 8231 	ble.w	8010a22 <MotionDI_update+0x15ea>
 800f5c0:	3a01      	subs	r2, #1
 800f5c2:	f8c1 20c4 	str.w	r2, [r1, #196]	; 0xc4
 800f5c6:	f8d4 3650 	ldr.w	r3, [r4, #1616]	; 0x650
 800f5ca:	931d      	str	r3, [sp, #116]	; 0x74
 800f5cc:	f8d4 36cc 	ldr.w	r3, [r4, #1740]	; 0x6cc
 800f5d0:	931e      	str	r3, [sp, #120]	; 0x78
 800f5d2:	b133      	cbz	r3, 800f5e2 <MotionDI_update+0x1aa>
 800f5d4:	f894 3160 	ldrb.w	r3, [r4, #352]	; 0x160
 800f5d8:	f003 0301 	and.w	r3, r3, #1
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	f041 80f3 	bne.w	80107c8 <MotionDI_update+0x1390>
 800f5e2:	ab84      	add	r3, sp, #528	; 0x210
 800f5e4:	931a      	str	r3, [sp, #104]	; 0x68
 800f5e6:	ab90      	add	r3, sp, #576	; 0x240
 800f5e8:	9317      	str	r3, [sp, #92]	; 0x5c
 800f5ea:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f5ec:	b123      	cbz	r3, 800f5f8 <MotionDI_update+0x1c0>
 800f5ee:	f894 3124 	ldrb.w	r3, [r4, #292]	; 0x124
 800f5f2:	07d8      	lsls	r0, r3, #31
 800f5f4:	f101 836e 	bmi.w	8010cd4 <MotionDI_update+0x189c>
 800f5f8:	f8df c1b8 	ldr.w	ip, [pc, #440]	; 800f7b4 <MotionDI_update+0x37c>
 800f5fc:	4f68      	ldr	r7, [pc, #416]	; (800f7a0 <MotionDI_update+0x368>)
 800f5fe:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 800f602:	f5a7 7800 	sub.w	r8, r7, #512	; 0x200
 800f606:	ad93      	add	r5, sp, #588	; 0x24c
 800f608:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800f60c:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 800f610:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800f612:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
 800f616:	f508 73fa 	add.w	r3, r8, #500	; 0x1f4
 800f61a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f61e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f620:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f624:	f508 721f 	add.w	r2, r8, #636	; 0x27c
 800f628:	ca07      	ldmia	r2, {r0, r1, r2}
 800f62a:	ad97      	add	r5, sp, #604	; 0x25c
 800f62c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800f630:	f508 7222 	add.w	r2, r8, #648	; 0x288
 800f634:	ca07      	ldmia	r2, {r0, r1, r2}
 800f636:	f1a8 030c 	sub.w	r3, r8, #12
 800f63a:	ad9a      	add	r5, sp, #616	; 0x268
 800f63c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800f640:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f644:	f108 077c 	add.w	r7, r8, #124	; 0x7c
 800f648:	e88b 0007 	stmia.w	fp, {r0, r1, r2}
 800f64c:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 800f650:	af88      	add	r7, sp, #544	; 0x220
 800f652:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 800f656:	f103 0294 	add.w	r2, r3, #148	; 0x94
 800f65a:	ca07      	ldmia	r2, {r0, r1, r2}
 800f65c:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 800f65e:	f50d 7e0b 	add.w	lr, sp, #556	; 0x22c
 800f662:	e88e 0007 	stmia.w	lr, {r0, r1, r2}
 800f666:	4661      	mov	r1, ip
 800f668:	4618      	mov	r0, r3
 800f66a:	462a      	mov	r2, r5
 800f66c:	f7f9 fe50 	bl	8009310 <quatErr2EulerErr>
 800f670:	f508 70fa 	add.w	r0, r8, #500	; 0x1f4
 800f674:	682b      	ldr	r3, [r5, #0]
 800f676:	f8cb 3038 	str.w	r3, [fp, #56]	; 0x38
 800f67a:	f100 01f0 	add.w	r1, r0, #240	; 0xf0
 800f67e:	462a      	mov	r2, r5
 800f680:	f7f9 fe46 	bl	8009310 <quatErr2EulerErr>
 800f684:	682a      	ldr	r2, [r5, #0]
 800f686:	f894 3162 	ldrb.w	r3, [r4, #354]	; 0x162
 800f68a:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800f68c:	f8cb 2074 	str.w	r2, [fp, #116]	; 0x74
 800f690:	a893      	add	r0, sp, #588	; 0x24c
 800f692:	aa97      	add	r2, sp, #604	; 0x25c
 800f694:	f7fa fee0 	bl	800a458 <iNemo_quat2heading>
 800f698:	463a      	mov	r2, r7
 800f69a:	981a      	ldr	r0, [sp, #104]	; 0x68
 800f69c:	f894 3126 	ldrb.w	r3, [r4, #294]	; 0x126
 800f6a0:	ed8b 0a1c 	vstr	s0, [fp, #112]	; 0x70
 800f6a4:	4659      	mov	r1, fp
 800f6a6:	f7fa fed7 	bl	800a458 <iNemo_quat2heading>
 800f6aa:	ab5b      	add	r3, sp, #364	; 0x16c
 800f6ac:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f6b0:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800f6b2:	ed8b 0a0d 	vstr	s0, [fp, #52]	; 0x34
 800f6b6:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 800f6ba:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f6be:	f5a8 7782 	sub.w	r7, r8, #260	; 0x104
 800f6c2:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 800f6c6:	aa5e      	add	r2, sp, #376	; 0x178
 800f6c8:	ca07      	ldmia	r2, {r0, r1, r2}
 800f6ca:	3718      	adds	r7, #24
 800f6cc:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 800f6d0:	aa5b      	add	r2, sp, #364	; 0x16c
 800f6d2:	ca07      	ldmia	r2, {r0, r1, r2}
 800f6d4:	f507 77fa 	add.w	r7, r7, #500	; 0x1f4
 800f6d8:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 800f6dc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f6e0:	f1a7 030c 	sub.w	r3, r7, #12
 800f6e4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f6e8:	ab5e      	add	r3, sp, #376	; 0x178
 800f6ea:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f6ee:	f107 030c 	add.w	r3, r7, #12
 800f6f2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f6f6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f6f8:	2b00      	cmp	r3, #0
 800f6fa:	f040 872b 	bne.w	8010554 <MotionDI_update+0x111c>
 800f6fe:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800f700:	2b00      	cmp	r3, #0
 800f702:	f040 85e0 	bne.w	80102c6 <MotionDI_update+0xe8e>
 800f706:	4b26      	ldr	r3, [pc, #152]	; (800f7a0 <MotionDI_update+0x368>)
 800f708:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f70a:	ac93      	add	r4, sp, #588	; 0x24c
 800f70c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800f710:	4b24      	ldr	r3, [pc, #144]	; (800f7a4 <MotionDI_update+0x36c>)
 800f712:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f716:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f718:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f71c:	4a22      	ldr	r2, [pc, #136]	; (800f7a8 <MotionDI_update+0x370>)
 800f71e:	ca07      	ldmia	r2, {r0, r1, r2}
 800f720:	ac97      	add	r4, sp, #604	; 0x25c
 800f722:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800f726:	4a21      	ldr	r2, [pc, #132]	; (800f7ac <MotionDI_update+0x374>)
 800f728:	ca07      	ldmia	r2, {r0, r1, r2}
 800f72a:	ac9a      	add	r4, sp, #616	; 0x268
 800f72c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800f730:	cb07      	ldmia	r3!, {r0, r1, r2}
 800f732:	ab97      	add	r3, sp, #604	; 0x25c
 800f734:	f8c9 0000 	str.w	r0, [r9]
 800f738:	f8c9 1004 	str.w	r1, [r9, #4]
 800f73c:	f8c9 2008 	str.w	r2, [r9, #8]
 800f740:	cb07      	ldmia	r3!, {r0, r1, r2}
 800f742:	4623      	mov	r3, r4
 800f744:	f8c9 001c 	str.w	r0, [r9, #28]
 800f748:	f8c9 1020 	str.w	r1, [r9, #32]
 800f74c:	f8c9 2024 	str.w	r2, [r9, #36]	; 0x24
 800f750:	cb07      	ldmia	r3!, {r0, r1, r2}
 800f752:	f8db 6048 	ldr.w	r6, [fp, #72]	; 0x48
 800f756:	f8db 504c 	ldr.w	r5, [fp, #76]	; 0x4c
 800f75a:	f8db 4050 	ldr.w	r4, [fp, #80]	; 0x50
 800f75e:	f8db 3054 	ldr.w	r3, [fp, #84]	; 0x54
 800f762:	f8c9 600c 	str.w	r6, [r9, #12]
 800f766:	f8c9 0028 	str.w	r0, [r9, #40]	; 0x28
 800f76a:	f8c9 102c 	str.w	r1, [r9, #44]	; 0x2c
 800f76e:	f8c9 2030 	str.w	r2, [r9, #48]	; 0x30
 800f772:	f8c9 5010 	str.w	r5, [r9, #16]
 800f776:	f8c9 4014 	str.w	r4, [r9, #20]
 800f77a:	f8c9 3018 	str.w	r3, [r9, #24]
 800f77e:	f20d 4da4 	addw	sp, sp, #1188	; 0x4a4
 800f782:	ecbd 8b10 	vpop	{d8-d15}
 800f786:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f78a:	bf00      	nop
 800f78c:	20001698 	.word	0x20001698
 800f790:	20001d20 	.word	0x20001d20
 800f794:	358637bd 	.word	0x358637bd
 800f798:	200018f4 	.word	0x200018f4
 800f79c:	200010f8 	.word	0x200010f8
 800f7a0:	20001bec 	.word	0x20001bec
 800f7a4:	20001be0 	.word	0x20001be0
 800f7a8:	20001c68 	.word	0x20001c68
 800f7ac:	20001c74 	.word	0x20001c74
 800f7b0:	20001d58 	.word	0x20001d58
 800f7b4:	20001ad0 	.word	0x20001ad0
 800f7b8:	447a0000 	.word	0x447a0000
 800f7bc:	f894 3684 	ldrb.w	r3, [r4, #1668]	; 0x684
 800f7c0:	2b03      	cmp	r3, #3
 800f7c2:	f43f ae57 	beq.w	800f474 <MotionDI_update+0x3c>
 800f7c6:	ed95 7a02 	vldr	s14, [r5, #8]
 800f7ca:	ed5f 6a05 	vldr	s13, [pc, #-20]	; 800f7b8 <MotionDI_update+0x380>
 800f7ce:	f894 064c 	ldrb.w	r0, [r4, #1612]	; 0x64c
 800f7d2:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800f7d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f7da:	bfb4      	ite	lt
 800f7dc:	eefe 7a00 	vmovlt.f32	s15, #224	; 0xbf000000 -0.5
 800f7e0:	eef6 7a00 	vmovge.f32	s15, #96	; 0x3f000000  0.5
 800f7e4:	eee7 7a26 	vfma.f32	s15, s14, s13
 800f7e8:	af36      	add	r7, sp, #216	; 0xd8
 800f7ea:	ed5f 6a0d 	vldr	s13, [pc, #-52]	; 800f7b8 <MotionDI_update+0x380>
 800f7ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f7f2:	ee17 3a90 	vmov	r3, s15
 800f7f6:	edd5 7a03 	vldr	s15, [r5, #12]
 800f7fa:	603b      	str	r3, [r7, #0]
 800f7fc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800f800:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f804:	bfb4      	ite	lt
 800f806:	eebe 7a00 	vmovlt.f32	s14, #224	; 0xbf000000 -0.5
 800f80a:	eeb6 7a00 	vmovge.f32	s14, #96	; 0x3f000000  0.5
 800f80e:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800f812:	ed5f 6a17 	vldr	s13, [pc, #-92]	; 800f7b8 <MotionDI_update+0x380>
 800f816:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 800f81a:	ed95 7a04 	vldr	s14, [r5, #16]
 800f81e:	edc7 7a01 	vstr	s15, [r7, #4]
 800f822:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800f826:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f82a:	ee17 1a90 	vmov	r1, s15
 800f82e:	bfac      	ite	ge
 800f830:	eef6 7a00 	vmovge.f32	s15, #96	; 0x3f000000  0.5
 800f834:	eefe 7a00 	vmovlt.f32	s15, #224	; 0xbf000000 -0.5
 800f838:	eee7 7a26 	vfma.f32	s15, s14, s13
 800f83c:	2809      	cmp	r0, #9
 800f83e:	bf9c      	itt	ls
 800f840:	3001      	addls	r0, #1
 800f842:	f884 064c 	strbls.w	r0, [r4, #1612]	; 0x64c
 800f846:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f84a:	48de      	ldr	r0, [pc, #888]	; (800fbc4 <MotionDI_update+0x78c>)
 800f84c:	edc7 7a02 	vstr	s15, [r7, #8]
 800f850:	ee17 2a90 	vmov	r2, s15
 800f854:	f647 77fe 	movw	r7, #32766	; 0x7ffe
 800f858:	42bb      	cmp	r3, r7
 800f85a:	bfa8      	it	ge
 800f85c:	463b      	movge	r3, r7
 800f85e:	42ba      	cmp	r2, r7
 800f860:	bfa8      	it	ge
 800f862:	463a      	movge	r2, r7
 800f864:	4283      	cmp	r3, r0
 800f866:	bfb8      	it	lt
 800f868:	4603      	movlt	r3, r0
 800f86a:	4281      	cmp	r1, r0
 800f86c:	f2c0 8794 	blt.w	8010798 <MotionDI_update+0x1360>
 800f870:	428f      	cmp	r7, r1
 800f872:	bfa8      	it	ge
 800f874:	460f      	movge	r7, r1
 800f876:	fa0f fe87 	sxth.w	lr, r7
 800f87a:	4ed3      	ldr	r6, [pc, #844]	; (800fbc8 <MotionDI_update+0x790>)
 800f87c:	48d1      	ldr	r0, [pc, #836]	; (800fbc4 <MotionDI_update+0x78c>)
 800f87e:	f8b6 11c8 	ldrh.w	r1, [r6, #456]	; 0x1c8
 800f882:	9f17      	ldr	r7, [sp, #92]	; 0x5c
 800f884:	f8c6 71c4 	str.w	r7, [r6, #452]	; 0x1c4
 800f888:	4282      	cmp	r2, r0
 800f88a:	eb01 0c41 	add.w	ip, r1, r1, lsl #1
 800f88e:	eb06 0c4c 	add.w	ip, r6, ip, lsl #1
 800f892:	bfb8      	it	lt
 800f894:	4602      	movlt	r2, r0
 800f896:	3101      	adds	r1, #1
 800f898:	f8b6 01ca 	ldrh.w	r0, [r6, #458]	; 0x1ca
 800f89c:	f8ac e1ce 	strh.w	lr, [ip, #462]	; 0x1ce
 800f8a0:	b289      	uxth	r1, r1
 800f8a2:	b21b      	sxth	r3, r3
 800f8a4:	4281      	cmp	r1, r0
 800f8a6:	f8ac 31cc 	strh.w	r3, [ip, #460]	; 0x1cc
 800f8aa:	f8ad 30e8 	strh.w	r3, [sp, #232]	; 0xe8
 800f8ae:	7833      	ldrb	r3, [r6, #0]
 800f8b0:	f8a6 11c8 	strh.w	r1, [r6, #456]	; 0x1c8
 800f8b4:	b212      	sxth	r2, r2
 800f8b6:	bf88      	it	hi
 800f8b8:	2100      	movhi	r1, #0
 800f8ba:	f8ac 21d0 	strh.w	r2, [ip, #464]	; 0x1d0
 800f8be:	f8ad 20ec 	strh.w	r2, [sp, #236]	; 0xec
 800f8c2:	9739      	str	r7, [sp, #228]	; 0xe4
 800f8c4:	f8ad e0ea 	strh.w	lr, [sp, #234]	; 0xea
 800f8c8:	9720      	str	r7, [sp, #128]	; 0x80
 800f8ca:	bf88      	it	hi
 800f8cc:	f8a6 11c8 	strhhi.w	r1, [r6, #456]	; 0x1c8
 800f8d0:	2b00      	cmp	r3, #0
 800f8d2:	f001 81bb 	beq.w	8010c4c <MotionDI_update+0x1814>
 800f8d6:	e9d6 2302 	ldrd	r2, r3, [r6, #8]
 800f8da:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
 800f8de:	4313      	orrs	r3, r2
 800f8e0:	f001 8343 	beq.w	8010f6a <MotionDI_update+0x1b32>
 800f8e4:	e9dd 7317 	ldrd	r7, r3, [sp, #92]	; 0x5c
 800f8e8:	ebb7 0a03 	subs.w	sl, r7, r3
 800f8ec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f8ee:	f04f 0200 	mov.w	r2, #0
 800f8f2:	eb62 0b03 	sbc.w	fp, r2, r3
 800f8f6:	f1bb 0f00 	cmp.w	fp, #0
 800f8fa:	bf08      	it	eq
 800f8fc:	f5ba 7f7a 	cmpeq.w	sl, #1000	; 0x3e8
 800f900:	f0c1 81a1 	bcc.w	8010c46 <MotionDI_update+0x180e>
 800f904:	f8d6 3464 	ldr.w	r3, [r6, #1124]	; 0x464
 800f908:	fb03 f301 	mul.w	r3, r3, r1
 800f90c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800f910:	bf34      	ite	cc
 800f912:	2300      	movcc	r3, #0
 800f914:	2301      	movcs	r3, #1
 800f916:	2b00      	cmp	r3, #0
 800f918:	f001 8195 	beq.w	8010c46 <MotionDI_update+0x180e>
 800f91c:	f50d 7b01 	add.w	fp, sp, #516	; 0x204
 800f920:	49aa      	ldr	r1, [pc, #680]	; (800fbcc <MotionDI_update+0x794>)
 800f922:	4658      	mov	r0, fp
 800f924:	f44f 7227 	mov.w	r2, #668	; 0x29c
 800f928:	f003 f9c2 	bl	8012cb0 <memcpy>
 800f92c:	f8bb 3004 	ldrh.w	r3, [fp, #4]
 800f930:	9322      	str	r3, [sp, #136]	; 0x88
 800f932:	2b02      	cmp	r3, #2
 800f934:	f241 8613 	bls.w	801155e <MotionDI_update+0x2126>
 800f938:	f8b6 2050 	ldrh.w	r2, [r6, #80]	; 0x50
 800f93c:	9221      	str	r2, [sp, #132]	; 0x84
 800f93e:	2a00      	cmp	r2, #0
 800f940:	f001 845a 	beq.w	80111f8 <MotionDI_update+0x1dc0>
 800f944:	eddd 7a17 	vldr	s15, [sp, #92]	; 0x5c
 800f948:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 800f94c:	eddf 7aa0 	vldr	s15, [pc, #640]	; 800fbd0 <MotionDI_update+0x798>
 800f950:	ee28 8a27 	vmul.f32	s16, s16, s15
 800f954:	eeb0 0a48 	vmov.f32	s0, s16
 800f958:	f003 fa86 	bl	8012e68 <roundf>
 800f95c:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 800f95e:	9325      	str	r3, [sp, #148]	; 0x94
 800f960:	eefc 8ac0 	vcvt.u32.f32	s17, s0
 800f964:	2b00      	cmp	r3, #0
 800f966:	f002 8127 	beq.w	8011bb8 <MotionDI_update+0x2780>
 800f96a:	ee18 1a90 	vmov	r1, s17
 800f96e:	4a99      	ldr	r2, [pc, #612]	; (800fbd4 <MotionDI_update+0x79c>)
 800f970:	1acb      	subs	r3, r1, r3
 800f972:	4293      	cmp	r3, r2
 800f974:	f242 8247 	bls.w	8011e06 <MotionDI_update+0x29ce>
 800f978:	2300      	movs	r3, #0
 800f97a:	7533      	strb	r3, [r6, #20]
 800f97c:	4a96      	ldr	r2, [pc, #600]	; (800fbd8 <MotionDI_update+0x7a0>)
 800f97e:	f896 346c 	ldrb.w	r3, [r6, #1132]	; 0x46c
 800f982:	edd2 7a00 	vldr	s15, [r2]
 800f986:	9318      	str	r3, [sp, #96]	; 0x60
 800f988:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800f98c:	2b01      	cmp	r3, #1
 800f98e:	ee87 ca27 	vdiv.f32	s24, s14, s15
 800f992:	f002 81d0 	beq.w	8011d36 <MotionDI_update+0x28fe>
 800f996:	ee6c ba0c 	vmul.f32	s23, s24, s24
 800f99a:	ed9f 2a90 	vldr	s4, [pc, #576]	; 800fbdc <MotionDI_update+0x7a4>
 800f99e:	ee2b 2a82 	vmul.f32	s4, s23, s4
 800f9a2:	f9bb 700a 	ldrsh.w	r7, [fp, #10]
 800f9a6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800f9a8:	f9bb 3008 	ldrsh.w	r3, [fp, #8]
 800f9ac:	f9bb 800c 	ldrsh.w	r8, [fp, #12]
 800f9b0:	eddf ca8b 	vldr	s25, [pc, #556]	; 800fbe0 <MotionDI_update+0x7a8>
 800f9b4:	eddf 3a8b 	vldr	s7, [pc, #556]	; 800fbe4 <MotionDI_update+0x7ac>
 800f9b8:	eddf 1a8b 	vldr	s3, [pc, #556]	; 800fbe8 <MotionDI_update+0x7b0>
 800f9bc:	ed9f 3a8b 	vldr	s6, [pc, #556]	; 800fbec <MotionDI_update+0x7b4>
 800f9c0:	f8cd b0a4 	str.w	fp, [sp, #164]	; 0xa4
 800f9c4:	ee07 7a90 	vmov	s15, r7
 800f9c8:	ee0f 3a90 	vmov	s31, r3
 800f9cc:	eeb8 eae7 	vcvt.f32.s32	s28, s15
 800f9d0:	0853      	lsrs	r3, r2, #1
 800f9d2:	ee07 8a90 	vmov	s15, r8
 800f9d6:	4293      	cmp	r3, r2
 800f9d8:	eef8 daef 	vcvt.f32.s32	s27, s31
 800f9dc:	eeb8 fae7 	vcvt.f32.s32	s30, s15
 800f9e0:	931c      	str	r3, [sp, #112]	; 0x70
 800f9e2:	bf28      	it	cs
 800f9e4:	4613      	movcs	r3, r2
 800f9e6:	469a      	mov	sl, r3
 800f9e8:	ee6c ca2c 	vmul.f32	s25, s24, s25
 800f9ec:	ee13 3a90 	vmov	r3, s7
 800f9f0:	eeb0 5a6d 	vmov.f32	s10, s27
 800f9f4:	eef0 4a6d 	vmov.f32	s9, s27
 800f9f8:	eeb0 4a4e 	vmov.f32	s8, s28
 800f9fc:	eeb0 0a4e 	vmov.f32	s0, s28
 800fa00:	eeb0 1a4f 	vmov.f32	s2, s30
 800fa04:	eef0 0a4f 	vmov.f32	s1, s30
 800fa08:	eef0 2a61 	vmov.f32	s5, s3
 800fa0c:	46de      	mov	lr, fp
 800fa0e:	f9be 100a 	ldrsh.w	r1, [lr, #10]
 800fa12:	f9be 0008 	ldrsh.w	r0, [lr, #8]
 800fa16:	f9be 200c 	ldrsh.w	r2, [lr, #12]
 800fa1a:	fb01 fc01 	mul.w	ip, r1, r1
 800fa1e:	fb00 cc00 	mla	ip, r0, r0, ip
 800fa22:	fb02 cc02 	mla	ip, r2, r2, ip
 800fa26:	ee07 ca90 	vmov	s15, ip
 800fa2a:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 800fa2e:	eeb8 9a63 	vcvt.f32.u32	s18, s7
 800fa32:	eef1 5ac6 	vsqrt.f32	s11, s12
 800fa36:	3301      	adds	r3, #1
 800fa38:	b29b      	uxth	r3, r3
 800fa3a:	f10e 0e06 	add.w	lr, lr, #6
 800fa3e:	ee07 0a90 	vmov	s15, r0
 800fa42:	eef8 9a43 	vcvt.f32.u32	s19, s6
 800fa46:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800fa4a:	eeb4 9ae5 	vcmpe.f32	s18, s11
 800fa4e:	ee07 1a90 	vmov	s15, r1
 800fa52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa56:	eef4 9ae5 	vcmpe.f32	s19, s11
 800fa5a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800fa5e:	bf48      	it	mi
 800fa60:	eefc 3ae5 	vcvtmi.u32.f32	s7, s11
 800fa64:	ee07 2a90 	vmov	s15, r2
 800fa68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa6c:	eeb4 5ae6 	vcmpe.f32	s10, s13
 800fa70:	bfc8      	it	gt
 800fa72:	eebc 3ae5 	vcvtgt.u32.f32	s6, s11
 800fa76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa7a:	eef4 4ae6 	vcmpe.f32	s9, s13
 800fa7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fa82:	bfb8      	it	lt
 800fa84:	eeb0 5a66 	vmovlt.f32	s10, s13
 800fa88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa8c:	eeb4 4ac7 	vcmpe.f32	s8, s14
 800fa90:	bf88      	it	hi
 800fa92:	eef0 4a66 	vmovhi.f32	s9, s13
 800fa96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa9a:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800fa9e:	bfb8      	it	lt
 800faa0:	eeb0 4a47 	vmovlt.f32	s8, s14
 800faa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800faa8:	eeb4 1ae7 	vcmpe.f32	s2, s15
 800faac:	bf88      	it	hi
 800faae:	eeb0 0a47 	vmovhi.f32	s0, s14
 800fab2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fab6:	eef4 0ae7 	vcmpe.f32	s1, s15
 800faba:	bfb8      	it	lt
 800fabc:	eeb0 1a67 	vmovlt.f32	s2, s15
 800fac0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fac4:	bf88      	it	hi
 800fac6:	eef0 0a67 	vmovhi.f32	s1, s15
 800faca:	4553      	cmp	r3, sl
 800facc:	ee72 2aa5 	vadd.f32	s5, s5, s11
 800fad0:	ee71 1a86 	vadd.f32	s3, s3, s12
 800fad4:	d39b      	bcc.n	800fa0e <MotionDI_update+0x5d6>
 800fad6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800fad8:	4293      	cmp	r3, r2
 800fada:	f082 81c2 	bcs.w	8011e62 <MotionDI_update+0x2a2a>
 800fade:	3a01      	subs	r2, #1
 800fae0:	1ad2      	subs	r2, r2, r3
 800fae2:	fa13 fe82 	uxtah	lr, r3, r2
 800fae6:	eb0e 024e 	add.w	r2, lr, lr, lsl #1
 800faea:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800faee:	f10b 0e06 	add.w	lr, fp, #6
 800faf2:	eddf 9a3d 	vldr	s19, [pc, #244]	; 800fbe8 <MotionDI_update+0x7b0>
 800faf6:	eb0b 0c43 	add.w	ip, fp, r3, lsl #1
 800fafa:	eb0e 0e42 	add.w	lr, lr, r2, lsl #1
 800fafe:	f9bc 200a 	ldrsh.w	r2, [ip, #10]
 800fb02:	f9bc 1008 	ldrsh.w	r1, [ip, #8]
 800fb06:	f9bc 300c 	ldrsh.w	r3, [ip, #12]
 800fb0a:	fb02 f002 	mul.w	r0, r2, r2
 800fb0e:	fb01 0001 	mla	r0, r1, r1, r0
 800fb12:	fb03 0003 	mla	r0, r3, r3, r0
 800fb16:	ee07 0a90 	vmov	s15, r0
 800fb1a:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 800fb1e:	eeb8 9a63 	vcvt.f32.u32	s18, s7
 800fb22:	eef1 5ac6 	vsqrt.f32	s11, s12
 800fb26:	f10c 0c06 	add.w	ip, ip, #6
 800fb2a:	ee07 1a90 	vmov	s15, r1
 800fb2e:	eeb8 aa43 	vcvt.f32.u32	s20, s6
 800fb32:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800fb36:	eef4 5ac9 	vcmpe.f32	s11, s18
 800fb3a:	ee07 2a90 	vmov	s15, r2
 800fb3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb42:	eef4 5aca 	vcmpe.f32	s11, s20
 800fb46:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800fb4a:	bfc8      	it	gt
 800fb4c:	eefc 3ae5 	vcvtgt.u32.f32	s7, s11
 800fb50:	ee07 3a90 	vmov	s15, r3
 800fb54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb58:	eeb4 5ae6 	vcmpe.f32	s10, s13
 800fb5c:	bf48      	it	mi
 800fb5e:	eebc 3ae5 	vcvtmi.u32.f32	s6, s11
 800fb62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb66:	eef4 4ae6 	vcmpe.f32	s9, s13
 800fb6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fb6e:	bfb8      	it	lt
 800fb70:	eeb0 5a66 	vmovlt.f32	s10, s13
 800fb74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb78:	eeb4 4ac7 	vcmpe.f32	s8, s14
 800fb7c:	bf88      	it	hi
 800fb7e:	eef0 4a66 	vmovhi.f32	s9, s13
 800fb82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb86:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800fb8a:	bfb8      	it	lt
 800fb8c:	eeb0 4a47 	vmovlt.f32	s8, s14
 800fb90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb94:	eeb4 1ae7 	vcmpe.f32	s2, s15
 800fb98:	bf88      	it	hi
 800fb9a:	eeb0 0a47 	vmovhi.f32	s0, s14
 800fb9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fba2:	eef4 0ae7 	vcmpe.f32	s1, s15
 800fba6:	bfb8      	it	lt
 800fba8:	eeb0 1a67 	vmovlt.f32	s2, s15
 800fbac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fbb0:	bf88      	it	hi
 800fbb2:	eef0 0a67 	vmovhi.f32	s1, s15
 800fbb6:	45e6      	cmp	lr, ip
 800fbb8:	ee79 9aa5 	vadd.f32	s19, s19, s11
 800fbbc:	ee71 1a86 	vadd.f32	s3, s3, s12
 800fbc0:	d19d      	bne.n	800fafe <MotionDI_update+0x6c6>
 800fbc2:	e015      	b.n	800fbf0 <MotionDI_update+0x7b8>
 800fbc4:	ffff8002 	.word	0xffff8002
 800fbc8:	20002140 	.word	0x20002140
 800fbcc:	20002304 	.word	0x20002304
 800fbd0:	3a83126f 	.word	0x3a83126f
 800fbd4:	00278d00 	.word	0x00278d00
 800fbd8:	200025a0 	.word	0x200025a0
 800fbdc:	3ca3d70a 	.word	0x3ca3d70a
 800fbe0:	3dcccccd 	.word	0x3dcccccd
	...
 800fbec:	fffffffe 	.word	0xfffffffe
 800fbf0:	ee75 7a64 	vsub.f32	s15, s10, s9
 800fbf4:	eef4 cae7 	vcmpe.f32	s25, s15
 800fbf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fbfc:	f101 87fa 	bmi.w	8011bf4 <MotionDI_update+0x27bc>
 800fc00:	ee74 7a40 	vsub.f32	s15, s8, s0
 800fc04:	eef4 cae7 	vcmpe.f32	s25, s15
 800fc08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc0c:	f101 87f2 	bmi.w	8011bf4 <MotionDI_update+0x27bc>
 800fc10:	ee71 7a60 	vsub.f32	s15, s2, s1
 800fc14:	eef4 cae7 	vcmpe.f32	s25, s15
 800fc18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc1c:	f101 87ea 	bmi.w	8011bf4 <MotionDI_update+0x27bc>
 800fc20:	2301      	movs	r3, #1
 800fc22:	9328      	str	r3, [sp, #160]	; 0xa0
 800fc24:	9922      	ldr	r1, [sp, #136]	; 0x88
 800fc26:	ee07 1a90 	vmov	s15, r1
 800fc2a:	ee39 7aa2 	vadd.f32	s14, s19, s5
 800fc2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fc32:	1e4b      	subs	r3, r1, #1
 800fc34:	ee87 da27 	vdiv.f32	s26, s14, s15
 800fc38:	9323      	str	r3, [sp, #140]	; 0x8c
 800fc3a:	ee07 3a10 	vmov	s14, r3
 800fc3e:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 800fc42:	ee2d 7a0d 	vmul.f32	s14, s26, s26
 800fc46:	eee7 1ac7 	vfms.f32	s3, s15, s14
 800fc4a:	ee81 7aa6 	vdiv.f32	s14, s3, s13
 800fc4e:	eeb4 7ac2 	vcmpe.f32	s14, s4
 800fc52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc56:	f301 8482 	bgt.w	801155e <MotionDI_update+0x2126>
 800fc5a:	4b53      	ldr	r3, [pc, #332]	; (800fda8 <MotionDI_update+0x970>)
 800fc5c:	ee13 2a10 	vmov	r2, s6
 800fc60:	ed93 7a00 	vldr	s14, [r3]
 800fc64:	ee13 3a90 	vmov	r3, s7
 800fc68:	1a9b      	subs	r3, r3, r2
 800fc6a:	ee07 3a90 	vmov	s15, r3
 800fc6e:	ee2c 7a07 	vmul.f32	s14, s24, s14
 800fc72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fc76:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fc7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc7e:	f101 846e 	bmi.w	801155e <MotionDI_update+0x2126>
 800fc82:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800fc84:	1aca      	subs	r2, r1, r3
 800fc86:	ee07 2a10 	vmov	s14, r2
 800fc8a:	ee07 3a90 	vmov	s15, r3
 800fc8e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800fc92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fc96:	eec9 6a87 	vdiv.f32	s13, s19, s14
 800fc9a:	ee82 7aa7 	vdiv.f32	s14, s5, s15
 800fc9e:	ee77 7a66 	vsub.f32	s15, s14, s13
 800fca2:	eef0 7ae7 	vabs.f32	s15, s15
 800fca6:	eef4 cae7 	vcmpe.f32	s25, s15
 800fcaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fcae:	f101 8456 	bmi.w	801155e <MotionDI_update+0x2126>
 800fcb2:	ee7d 7a4c 	vsub.f32	s15, s26, s24
 800fcb6:	eef0 7ae7 	vabs.f32	s15, s15
 800fcba:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800fcbe:	eeb4 cae7 	vcmpe.f32	s24, s15
 800fcc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fcc6:	f101 844a 	bmi.w	801155e <MotionDI_update+0x2126>
 800fcca:	f8d6 3464 	ldr.w	r3, [r6, #1124]	; 0x464
 800fcce:	eddf 7a37 	vldr	s15, [pc, #220]	; 800fdac <MotionDI_update+0x974>
 800fcd2:	ee07 3a10 	vmov	s14, r3
 800fcd6:	eeb8 9a47 	vcvt.f32.u32	s18, s14
 800fcda:	eeb7 aa00 	vmov.f32	s20, #112	; 0x3f800000  1.0
 800fcde:	ee69 7a27 	vmul.f32	s15, s18, s15
 800fce2:	f50d 7a03 	add.w	sl, sp, #524	; 0x20c
 800fce6:	ee17 0a90 	vmov	r0, s15
 800fcea:	f7f0 fbd1 	bl	8000490 <__aeabi_f2d>
 800fcee:	ec41 0b10 	vmov	d0, r0, r1
 800fcf2:	f003 f985 	bl	8013000 <exp>
 800fcf6:	ec51 0b10 	vmov	r0, r1, d0
 800fcfa:	f7f0 ff19 	bl	8000b30 <__aeabi_d2f>
 800fcfe:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 800fdb0 <MotionDI_update+0x978>
 800fd02:	9922      	ldr	r1, [sp, #136]	; 0x88
 800fd04:	f8cd 9098 	str.w	r9, [sp, #152]	; 0x98
 800fd08:	eec7 7a09 	vdiv.f32	s15, s14, s18
 800fd0c:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800fd10:	0052      	lsls	r2, r2, #1
 800fd12:	1f93      	subs	r3, r2, #6
 800fd14:	4453      	add	r3, sl
 800fd16:	3a0c      	subs	r2, #12
 800fd18:	9318      	str	r3, [sp, #96]	; 0x60
 800fd1a:	eb0a 0302 	add.w	r3, sl, r2
 800fd1e:	931c      	str	r3, [sp, #112]	; 0x70
 800fd20:	b20b      	sxth	r3, r1
 800fd22:	9324      	str	r3, [sp, #144]	; 0x90
 800fd24:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800fd28:	971d      	str	r7, [sp, #116]	; 0x74
 800fd2a:	2303      	movs	r3, #3
 800fd2c:	ee09 0a90 	vmov	s19, r0
 800fd30:	ee0a 0a90 	vmov	s21, r0
 800fd34:	ee7a 6a69 	vsub.f32	s13, s20, s19
 800fd38:	ee39 7aca 	vsub.f32	s14, s19, s20
 800fd3c:	eed7 aaa6 	vfnms.f32	s21, s15, s13
 800fd40:	931f      	str	r3, [sp, #124]	; 0x7c
 800fd42:	46c4      	mov	ip, r8
 800fd44:	eea7 aa87 	vfma.f32	s20, s15, s14
 800fd48:	9527      	str	r5, [sp, #156]	; 0x9c
 800fd4a:	f8cd b078 	str.w	fp, [sp, #120]	; 0x78
 800fd4e:	eef0 ea6d 	vmov.f32	s29, s27
 800fd52:	eeb6 ba00 	vmov.f32	s22, #96	; 0x3f000000  0.5
 800fd56:	eef0 da4e 	vmov.f32	s27, s28
 800fd5a:	eeb0 9a4f 	vmov.f32	s18, s30
 800fd5e:	465a      	mov	r2, fp
 800fd60:	f9b2 3010 	ldrsh.w	r3, [r2, #16]
 800fd64:	f9b2 000e 	ldrsh.w	r0, [r2, #14]
 800fd68:	f9b2 1012 	ldrsh.w	r1, [r2, #18]
 800fd6c:	ee1f 2a90 	vmov	r2, s31
 800fd70:	4402      	add	r2, r0
 800fd72:	ee00 2a10 	vmov	s0, r2
 800fd76:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800fd78:	441a      	add	r2, r3
 800fd7a:	4663      	mov	r3, ip
 800fd7c:	440b      	add	r3, r1
 800fd7e:	ee0f 2a10 	vmov	s30, r2
 800fd82:	ee0e 3a10 	vmov	s28, r3
 800fd86:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 800fd8a:	eeb8 facf 	vcvt.f32.s32	s30, s30
 800fd8e:	eeb8 eace 	vcvt.f32.s32	s28, s28
 800fd92:	f04f 0800 	mov.w	r8, #0
 800fd96:	ee20 0a0b 	vmul.f32	s0, s0, s22
 800fd9a:	ee2f fa0b 	vmul.f32	s30, s30, s22
 800fd9e:	ee2e ea0b 	vmul.f32	s28, s28, s22
 800fda2:	4647      	mov	r7, r8
 800fda4:	e020      	b.n	800fde8 <MotionDI_update+0x9b0>
 800fda6:	bf00      	nop
 800fda8:	200025a8 	.word	0x200025a8
 800fdac:	bdd5e54c 	.word	0xbdd5e54c
 800fdb0:	41193238 	.word	0x41193238
 800fdb4:	f93a 0013 	ldrsh.w	r0, [sl, r3, lsl #1]
 800fdb8:	f9b2 1002 	ldrsh.w	r1, [r2, #2]
 800fdbc:	f9b2 3004 	ldrsh.w	r3, [r2, #4]
 800fdc0:	ee07 0a90 	vmov	s15, r0
 800fdc4:	eeb0 0a6e 	vmov.f32	s0, s29
 800fdc8:	eef8 eae7 	vcvt.f32.s32	s29, s15
 800fdcc:	ee07 1a90 	vmov	s15, r1
 800fdd0:	eeb0 fa6d 	vmov.f32	s30, s27
 800fdd4:	eef8 dae7 	vcvt.f32.s32	s27, s15
 800fdd8:	ee07 3a90 	vmov	s15, r3
 800fddc:	eeb0 ea49 	vmov.f32	s28, s18
 800fde0:	eeb8 9ae7 	vcvt.f32.s32	s18, s15
 800fde4:	ea4f 0748 	mov.w	r7, r8, lsl #1
 800fde8:	4447      	add	r7, r8
 800fdea:	007d      	lsls	r5, r7, #1
 800fdec:	3506      	adds	r5, #6
 800fdee:	ee6e eaaa 	vmul.f32	s29, s29, s21
 800fdf2:	f93a 3005 	ldrsh.w	r3, [sl, r5]
 800fdf6:	eee9 ea80 	vfma.f32	s29, s19, s0
 800fdfa:	4455      	add	r5, sl
 800fdfc:	f108 0801 	add.w	r8, r8, #1
 800fe00:	ee07 3a90 	vmov	s15, r3
 800fe04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fe08:	ee6d daaa 	vmul.f32	s27, s27, s21
 800fe0c:	eeea ea27 	vfma.f32	s29, s20, s15
 800fe10:	f003 f82a 	bl	8012e68 <roundf>
 800fe14:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
 800fe18:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 800fe1c:	ee07 3a90 	vmov	s15, r3
 800fe20:	eee9 da8f 	vfma.f32	s27, s19, s30
 800fe24:	fa0f f888 	sxth.w	r8, r8
 800fe28:	ee17 3a10 	vmov	r3, s14
 800fe2c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fe30:	f82a 3017 	strh.w	r3, [sl, r7, lsl #1]
 800fe34:	eeb0 0a4f 	vmov.f32	s0, s30
 800fe38:	eeea da27 	vfma.f32	s27, s20, s15
 800fe3c:	f003 f814 	bl	8012e68 <roundf>
 800fe40:	ee29 9a2a 	vmul.f32	s18, s18, s21
 800fe44:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800fe48:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 800fe4c:	ee07 3a90 	vmov	s15, r3
 800fe50:	eea9 9a8e 	vfma.f32	s18, s19, s28
 800fe54:	eb0a 0747 	add.w	r7, sl, r7, lsl #1
 800fe58:	ee17 3a10 	vmov	r3, s14
 800fe5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fe60:	807b      	strh	r3, [r7, #2]
 800fe62:	eeb0 0a4e 	vmov.f32	s0, s28
 800fe66:	eeaa 9a27 	vfma.f32	s18, s20, s15
 800fe6a:	f002 fffd 	bl	8012e68 <roundf>
 800fe6e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800fe72:	eb08 0348 	add.w	r3, r8, r8, lsl #1
 800fe76:	ee10 1a10 	vmov	r1, s0
 800fe7a:	45c1      	cmp	r9, r8
 800fe7c:	eb0a 0243 	add.w	r2, sl, r3, lsl #1
 800fe80:	80b9      	strh	r1, [r7, #4]
 800fe82:	dc97      	bgt.n	800fdb4 <MotionDI_update+0x97c>
 800fe84:	eeb0 0a6e 	vmov.f32	s0, s29
 800fe88:	f002 ffee 	bl	8012e68 <roundf>
 800fe8c:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800fe90:	eeb0 0a6d 	vmov.f32	s0, s27
 800fe94:	ee17 3a90 	vmov	r3, s15
 800fe98:	b21f      	sxth	r7, r3
 800fe9a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800fe9c:	801f      	strh	r7, [r3, #0]
 800fe9e:	f002 ffe3 	bl	8012e68 <roundf>
 800fea2:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800fea6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800fea8:	ee17 1a90 	vmov	r1, s15
 800feac:	b20d      	sxth	r5, r1
 800feae:	eeb0 0a49 	vmov.f32	s0, s18
 800feb2:	8055      	strh	r5, [r2, #2]
 800feb4:	f002 ffd8 	bl	8012e68 <roundf>
 800feb8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800febc:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800febe:	9818      	ldr	r0, [sp, #96]	; 0x60
 800fec0:	f9b3 1000 	ldrsh.w	r1, [r3]
 800fec4:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 800fec8:	f8dd 8090 	ldr.w	r8, [sp, #144]	; 0x90
 800fecc:	ee10 ca10 	vmov	ip, s0
 800fed0:	fa0f f38c 	sxth.w	r3, ip
 800fed4:	8083      	strh	r3, [r0, #4]
 800fed6:	19c8      	adds	r0, r1, r7
 800fed8:	991c      	ldr	r1, [sp, #112]	; 0x70
 800feda:	f9b1 1004 	ldrsh.w	r1, [r1, #4]
 800fede:	442a      	add	r2, r5
 800fee0:	18cb      	adds	r3, r1, r3
 800fee2:	ee0e 0a10 	vmov	s28, r0
 800fee6:	ee0d 2a90 	vmov	s27, r2
 800feea:	ee09 3a10 	vmov	s18, r3
 800feee:	eeb8 eace 	vcvt.f32.s32	s28, s28
 800fef2:	eeb8 9ac9 	vcvt.f32.s32	s18, s18
 800fef6:	eef8 daed 	vcvt.f32.s32	s27, s27
 800fefa:	ee29 9a0b 	vmul.f32	s18, s18, s22
 800fefe:	ee2e ea0b 	vmul.f32	s28, s28, s22
 800ff02:	ee6d da8b 	vmul.f32	s27, s27, s22
 800ff06:	eb08 0548 	add.w	r5, r8, r8, lsl #1
 800ff0a:	006d      	lsls	r5, r5, #1
 800ff0c:	f1a5 070c 	sub.w	r7, r5, #12
 800ff10:	3d06      	subs	r5, #6
 800ff12:	f93a 3007 	ldrsh.w	r3, [sl, r7]
 800ff16:	ee07 3a90 	vmov	s15, r3
 800ff1a:	f93a 3005 	ldrsh.w	r3, [sl, r5]
 800ff1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ff22:	ee07 3a10 	vmov	s14, r3
 800ff26:	ee67 7a8a 	vmul.f32	s15, s15, s20
 800ff2a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ff2e:	4457      	add	r7, sl
 800ff30:	eeea 7a87 	vfma.f32	s15, s21, s14
 800ff34:	eb0a 0b05 	add.w	fp, sl, r5
 800ff38:	f108 38ff 	add.w	r8, r8, #4294967295
 800ff3c:	eeb0 0a4e 	vmov.f32	s0, s28
 800ff40:	eee9 7a8e 	vfma.f32	s15, s19, s28
 800ff44:	fa0f f888 	sxth.w	r8, r8
 800ff48:	eeb0 ea67 	vmov.f32	s28, s15
 800ff4c:	f002 ff8c 	bl	8012e68 <roundf>
 800ff50:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800ff54:	ee07 3a90 	vmov	s15, r3
 800ff58:	f9bb 3002 	ldrsh.w	r3, [fp, #2]
 800ff5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ff60:	ee07 3a10 	vmov	s14, r3
 800ff64:	ee67 7a8a 	vmul.f32	s15, s15, s20
 800ff68:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ff6c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800ff70:	eeea 7a87 	vfma.f32	s15, s21, s14
 800ff74:	ee10 3a10 	vmov	r3, s0
 800ff78:	eee9 7aad 	vfma.f32	s15, s19, s27
 800ff7c:	f82a 3005 	strh.w	r3, [sl, r5]
 800ff80:	eeb0 0a6d 	vmov.f32	s0, s27
 800ff84:	eef0 da67 	vmov.f32	s27, s15
 800ff88:	f002 ff6e 	bl	8012e68 <roundf>
 800ff8c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800ff90:	ee07 3a90 	vmov	s15, r3
 800ff94:	f9bb 3004 	ldrsh.w	r3, [fp, #4]
 800ff98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ff9c:	ee06 3a90 	vmov	s13, r3
 800ffa0:	ee67 7a8a 	vmul.f32	s15, s15, s20
 800ffa4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800ffa8:	eeb0 7a40 	vmov.f32	s14, s0
 800ffac:	eeea 7aa6 	vfma.f32	s15, s21, s13
 800ffb0:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 800ffb4:	eee9 7a89 	vfma.f32	s15, s19, s18
 800ffb8:	ee17 3a10 	vmov	r3, s14
 800ffbc:	eeb0 0a49 	vmov.f32	s0, s18
 800ffc0:	f8ab 3002 	strh.w	r3, [fp, #2]
 800ffc4:	eeb0 9a67 	vmov.f32	s18, s15
 800ffc8:	f002 ff4e 	bl	8012e68 <roundf>
 800ffcc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800ffd0:	f1b8 0f01 	cmp.w	r8, #1
 800ffd4:	ee10 3a10 	vmov	r3, s0
 800ffd8:	f8ab 3004 	strh.w	r3, [fp, #4]
 800ffdc:	dc93      	bgt.n	800ff06 <MotionDI_update+0xace>
 800ffde:	eeb0 0a4e 	vmov.f32	s0, s28
 800ffe2:	f002 ff41 	bl	8012e68 <roundf>
 800ffe6:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800ffea:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 800ffec:	ee17 3a90 	vmov	r3, s15
 800fff0:	b21f      	sxth	r7, r3
 800fff2:	eeb0 0a6d 	vmov.f32	s0, s27
 800fff6:	812f      	strh	r7, [r5, #8]
 800fff8:	f002 ff36 	bl	8012e68 <roundf>
 800fffc:	eebd fac0 	vcvt.s32.f32	s30, s0
 8010000:	eeb0 0a49 	vmov.f32	s0, s18
 8010004:	ee1f 3a10 	vmov	r3, s30
 8010008:	b21a      	sxth	r2, r3
 801000a:	816a      	strh	r2, [r5, #10]
 801000c:	921d      	str	r2, [sp, #116]	; 0x74
 801000e:	f002 ff2b 	bl	8012e68 <roundf>
 8010012:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8010014:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8010018:	3b01      	subs	r3, #1
 801001a:	b29b      	uxth	r3, r3
 801001c:	461a      	mov	r2, r3
 801001e:	931f      	str	r3, [sp, #124]	; 0x7c
 8010020:	ee10 3a10 	vmov	r3, s0
 8010024:	b21b      	sxth	r3, r3
 8010026:	ee0f 7a90 	vmov	s31, r7
 801002a:	469c      	mov	ip, r3
 801002c:	81ab      	strh	r3, [r5, #12]
 801002e:	2a00      	cmp	r2, #0
 8010030:	f001 82b5 	beq.w	801159e <MotionDI_update+0x2166>
 8010034:	eddd 7a1d 	vldr	s15, [sp, #116]	; 0x74
 8010038:	eef8 dae7 	vcvt.f32.s32	s27, s15
 801003c:	ee07 3a90 	vmov	s15, r3
 8010040:	eef8 eaef 	vcvt.f32.s32	s29, s31
 8010044:	eeb8 9ae7 	vcvt.f32.s32	s18, s15
 8010048:	462a      	mov	r2, r5
 801004a:	e689      	b.n	800fd60 <MotionDI_update+0x928>
 801004c:	f894 36b8 	ldrb.w	r3, [r4, #1720]	; 0x6b8
 8010050:	2b03      	cmp	r3, #3
 8010052:	f43f aa21 	beq.w	800f498 <MotionDI_update+0x60>
 8010056:	462a      	mov	r2, r5
 8010058:	9917      	ldr	r1, [sp, #92]	; 0x5c
 801005a:	f852 0f08 	ldr.w	r0, [r2, #8]!
 801005e:	f8cb 1000 	str.w	r1, [fp]
 8010062:	6851      	ldr	r1, [r2, #4]
 8010064:	6892      	ldr	r2, [r2, #8]
 8010066:	9e1c      	ldr	r6, [sp, #112]	; 0x70
 8010068:	edd4 2a23 	vldr	s5, [r4, #140]	; 0x8c
 801006c:	ed94 2a24 	vldr	s4, [r4, #144]	; 0x90
 8010070:	edc6 2a00 	vstr	s5, [r6]
 8010074:	ab82      	add	r3, sp, #520	; 0x208
 8010076:	c307      	stmia	r3!, {r0, r1, r2}
 8010078:	462e      	mov	r6, r5
 801007a:	edd4 1a25 	vldr	s3, [r4, #148]	; 0x94
 801007e:	f856 0f14 	ldr.w	r0, [r6, #20]!
 8010082:	f9b4 3018 	ldrsh.w	r3, [r4, #24]
 8010086:	6871      	ldr	r1, [r6, #4]
 8010088:	68b2      	ldr	r2, [r6, #8]
 801008a:	9e1c      	ldr	r6, [sp, #112]	; 0x70
 801008c:	ed86 2a01 	vstr	s4, [r6, #4]
 8010090:	ae85      	add	r6, sp, #532	; 0x214
 8010092:	c607      	stmia	r6!, {r0, r1, r2}
 8010094:	9e1c      	ldr	r6, [sp, #112]	; 0x70
 8010096:	edc6 1a02 	vstr	s3, [r6, #8]
 801009a:	b913      	cbnz	r3, 80100a2 <MotionDI_update+0xc6a>
 801009c:	9917      	ldr	r1, [sp, #92]	; 0x5c
 801009e:	f8c4 1098 	str.w	r1, [r4, #152]	; 0x98
 80100a2:	eddb 6a01 	vldr	s13, [fp, #4]
 80100a6:	ed94 6a18 	vldr	s12, [r4, #96]	; 0x60
 80100aa:	ed94 8a16 	vldr	s16, [r4, #88]	; 0x58
 80100ae:	ed9b 7a02 	vldr	s14, [fp, #8]
 80100b2:	ed94 3a19 	vldr	s6, [r4, #100]	; 0x64
 80100b6:	eddb 7a03 	vldr	s15, [fp, #12]
 80100ba:	edd4 3a1a 	vldr	s7, [r4, #104]	; 0x68
 80100be:	eddb 4a04 	vldr	s9, [fp, #16]
 80100c2:	ed94 1a0a 	vldr	s2, [r4, #40]	; 0x28
 80100c6:	ed9b 5a05 	vldr	s10, [fp, #20]
 80100ca:	ed94 0a0b 	vldr	s0, [r4, #44]	; 0x2c
 80100ce:	eddb 5a06 	vldr	s11, [fp, #24]
 80100d2:	edd4 0a0c 	vldr	s1, [r4, #48]	; 0x30
 80100d6:	f8b4 2050 	ldrh.w	r2, [r4, #80]	; 0x50
 80100da:	ed94 9a15 	vldr	s18, [r4, #84]	; 0x54
 80100de:	edd4 8a17 	vldr	s17, [r4, #92]	; 0x5c
 80100e2:	eea6 6aa6 	vfma.f32	s12, s13, s13
 80100e6:	3301      	adds	r3, #1
 80100e8:	3201      	adds	r2, #1
 80100ea:	eea7 3a07 	vfma.f32	s6, s14, s14
 80100ee:	b21b      	sxth	r3, r3
 80100f0:	b212      	sxth	r2, r2
 80100f2:	eeb0 4a46 	vmov.f32	s8, s12
 80100f6:	ed94 6a07 	vldr	s12, [r4, #28]
 80100fa:	8323      	strh	r3, [r4, #24]
 80100fc:	eee7 3aa7 	vfma.f32	s7, s15, s15
 8010100:	f8a4 2050 	strh.w	r2, [r4, #80]	; 0x50
 8010104:	eea4 1aa4 	vfma.f32	s2, s9, s9
 8010108:	eea5 0a05 	vfma.f32	s0, s10, s10
 801010c:	eee5 0aa5 	vfma.f32	s1, s11, s11
 8010110:	ee37 7a08 	vadd.f32	s14, s14, s16
 8010114:	ee74 4a86 	vadd.f32	s9, s9, s12
 8010118:	ed94 8a08 	vldr	s16, [r4, #32]
 801011c:	ed94 6a09 	vldr	s12, [r4, #36]	; 0x24
 8010120:	ed84 4a18 	vstr	s8, [r4, #96]	; 0x60
 8010124:	ee76 6a89 	vadd.f32	s13, s13, s18
 8010128:	ee77 7aa8 	vadd.f32	s15, s15, s17
 801012c:	ee35 5a08 	vadd.f32	s10, s10, s16
 8010130:	ee75 5a86 	vadd.f32	s11, s11, s12
 8010134:	edc4 6a15 	vstr	s13, [r4, #84]	; 0x54
 8010138:	ed84 3a19 	vstr	s6, [r4, #100]	; 0x64
 801013c:	ed84 7a16 	vstr	s14, [r4, #88]	; 0x58
 8010140:	edc4 3a1a 	vstr	s7, [r4, #104]	; 0x68
 8010144:	edc4 7a17 	vstr	s15, [r4, #92]	; 0x5c
 8010148:	ed84 1a0a 	vstr	s2, [r4, #40]	; 0x28
 801014c:	edc4 4a07 	vstr	s9, [r4, #28]
 8010150:	ed84 0a0b 	vstr	s0, [r4, #44]	; 0x2c
 8010154:	ed84 5a08 	vstr	s10, [r4, #32]
 8010158:	edc4 5a09 	vstr	s11, [r4, #36]	; 0x24
 801015c:	edc4 0a0c 	vstr	s1, [r4, #48]	; 0x30
 8010160:	f8d4 1098 	ldr.w	r1, [r4, #152]	; 0x98
 8010164:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8010166:	f501 717a 	add.w	r1, r1, #1000	; 0x3e8
 801016a:	4288      	cmp	r0, r1
 801016c:	f4ff a994 	bcc.w	800f498 <MotionDI_update+0x60>
 8010170:	2a00      	cmp	r2, #0
 8010172:	f341 81d1 	ble.w	8011518 <MotionDI_update+0x20e0>
 8010176:	ee06 2a10 	vmov	s12, r2
 801017a:	eeb8 8ac6 	vcvt.f32.s32	s16, s12
 801017e:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8010182:	ee88 6a88 	vdiv.f32	s12, s17, s16
 8010186:	2b00      	cmp	r3, #0
 8010188:	edd4 9a1d 	vldr	s19, [r4, #116]	; 0x74
 801018c:	ee26 3a03 	vmul.f32	s6, s12, s6
 8010190:	ee63 3a86 	vmul.f32	s7, s7, s12
 8010194:	ee26 7a07 	vmul.f32	s14, s12, s14
 8010198:	ee67 7a86 	vmul.f32	s15, s15, s12
 801019c:	ee66 6a26 	vmul.f32	s13, s12, s13
 80101a0:	ee33 9a83 	vadd.f32	s18, s7, s6
 80101a4:	ee26 6a04 	vmul.f32	s12, s12, s8
 80101a8:	ed94 4a1e 	vldr	s8, [r4, #120]	; 0x78
 80101ac:	ed84 6a18 	vstr	s12, [r4, #96]	; 0x60
 80101b0:	eea7 9a47 	vfms.f32	s18, s14, s14
 80101b4:	ee77 9a69 	vsub.f32	s19, s14, s19
 80101b8:	ee37 4ac4 	vsub.f32	s8, s15, s8
 80101bc:	eef0 9ae9 	vabs.f32	s19, s19
 80101c0:	eeb0 4ac4 	vabs.f32	s8, s8
 80101c4:	ee34 4a29 	vadd.f32	s8, s8, s19
 80101c8:	edd4 9a1c 	vldr	s19, [r4, #112]	; 0x70
 80101cc:	edc4 6a15 	vstr	s13, [r4, #84]	; 0x54
 80101d0:	eea6 6ae6 	vfms.f32	s12, s13, s13
 80101d4:	eea7 9ae7 	vfms.f32	s18, s15, s15
 80101d8:	ee76 6ae9 	vsub.f32	s13, s13, s19
 80101dc:	ee36 6a09 	vadd.f32	s12, s12, s18
 80101e0:	eef0 6ae6 	vabs.f32	s13, s13
 80101e4:	ee74 6a26 	vadd.f32	s13, s8, s13
 80101e8:	ed84 7a16 	vstr	s14, [r4, #88]	; 0x58
 80101ec:	ed84 3a19 	vstr	s6, [r4, #100]	; 0x64
 80101f0:	edc4 7a17 	vstr	s15, [r4, #92]	; 0x5c
 80101f4:	edc4 3a1a 	vstr	s7, [r4, #104]	; 0x68
 80101f8:	f341 81c5 	ble.w	8011586 <MotionDI_update+0x214e>
 80101fc:	ee07 3a90 	vmov	s15, r3
 8010200:	eeb8 9ae7 	vcvt.f32.s32	s18, s15
 8010204:	ed94 4a0e 	vldr	s8, [r4, #56]	; 0x38
 8010208:	ed94 3a0f 	vldr	s6, [r4, #60]	; 0x3c
 801020c:	edd4 7a10 	vldr	s15, [r4, #64]	; 0x40
 8010210:	6921      	ldr	r1, [r4, #16]
 8010212:	ee88 7a89 	vdiv.f32	s14, s17, s18
 8010216:	ebb1 0f43 	cmp.w	r1, r3, lsl #1
 801021a:	ee27 0a00 	vmul.f32	s0, s14, s0
 801021e:	ee60 0a87 	vmul.f32	s1, s1, s14
 8010222:	ee27 5a05 	vmul.f32	s10, s14, s10
 8010226:	ee70 3a80 	vadd.f32	s7, s1, s0
 801022a:	ee65 5a87 	vmul.f32	s11, s11, s14
 801022e:	eee5 3a45 	vfms.f32	s7, s10, s10
 8010232:	ee64 4a87 	vmul.f32	s9, s9, s14
 8010236:	ee21 1a07 	vmul.f32	s2, s2, s14
 801023a:	ee35 3a43 	vsub.f32	s6, s10, s6
 801023e:	ee34 7ac4 	vsub.f32	s14, s9, s8
 8010242:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8010246:	eeb0 4a41 	vmov.f32	s8, s2
 801024a:	eee5 3ae5 	vfms.f32	s7, s11, s11
 801024e:	eea4 4ae4 	vfms.f32	s8, s9, s9
 8010252:	eeb0 3ac3 	vabs.f32	s6, s6
 8010256:	eef0 7ae7 	vabs.f32	s15, s15
 801025a:	ee77 7a83 	vadd.f32	s15, s15, s6
 801025e:	eeb0 7ac7 	vabs.f32	s14, s14
 8010262:	ee74 3a23 	vadd.f32	s7, s8, s7
 8010266:	ee37 7a87 	vadd.f32	s14, s15, s14
 801026a:	edc4 4a07 	vstr	s9, [r4, #28]
 801026e:	ed84 1a0a 	vstr	s2, [r4, #40]	; 0x28
 8010272:	ed84 5a08 	vstr	s10, [r4, #32]
 8010276:	ed84 0a0b 	vstr	s0, [r4, #44]	; 0x2c
 801027a:	edc4 5a09 	vstr	s11, [r4, #36]	; 0x24
 801027e:	edc4 0a0c 	vstr	s1, [r4, #48]	; 0x30
 8010282:	f280 845b 	bge.w	8010b3c <MotionDI_update+0x1704>
 8010286:	3b01      	subs	r3, #1
 8010288:	ee07 3a90 	vmov	s15, r3
 801028c:	ee69 3a23 	vmul.f32	s7, s18, s7
 8010290:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010294:	edd4 5a01 	vldr	s11, [r4, #4]
 8010298:	ee83 5aa7 	vdiv.f32	s10, s7, s15
 801029c:	eeb4 5ae5 	vcmpe.f32	s10, s11
 80102a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80102a4:	f140 844a 	bpl.w	8010b3c <MotionDI_update+0x1704>
 80102a8:	edd4 7a02 	vldr	s15, [r4, #8]
 80102ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80102b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80102b4:	bf4c      	ite	mi
 80102b6:	2301      	movmi	r3, #1
 80102b8:	2300      	movpl	r3, #0
 80102ba:	f000 bc40 	b.w	8010b3e <MotionDI_update+0x1706>
 80102be:	ed9f 9a9c 	vldr	s18, [pc, #624]	; 8010530 <MotionDI_update+0x10f8>
 80102c2:	f7ff b943 	b.w	800f54c <MotionDI_update+0x114>
 80102c6:	ad3f      	add	r5, sp, #252	; 0xfc
 80102c8:	a846      	add	r0, sp, #280	; 0x118
 80102ca:	2300      	movs	r3, #0
 80102cc:	4999      	ldr	r1, [pc, #612]	; (8010534 <MotionDI_update+0x10fc>)
 80102ce:	901d      	str	r0, [sp, #116]	; 0x74
 80102d0:	eef7 aa00 	vmov.f32	s21, #112	; 0x3f800000  1.0
 80102d4:	602b      	str	r3, [r5, #0]
 80102d6:	606b      	str	r3, [r5, #4]
 80102d8:	60ab      	str	r3, [r5, #8]
 80102da:	af36      	add	r7, sp, #216	; 0xd8
 80102dc:	f894 2161 	ldrb.w	r2, [r4, #353]	; 0x161
 80102e0:	edc5 aa03 	vstr	s21, [r5, #12]
 80102e4:	951f      	str	r5, [sp, #124]	; 0x7c
 80102e6:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 80102e8:	9218      	str	r2, [sp, #96]	; 0x60
 80102ea:	4638      	mov	r0, r7
 80102ec:	f501 7265 	add.w	r2, r1, #916	; 0x394
 80102f0:	602b      	str	r3, [r5, #0]
 80102f2:	606b      	str	r3, [r5, #4]
 80102f4:	60ab      	str	r3, [r5, #8]
 80102f6:	edc5 aa03 	vstr	s21, [r5, #12]
 80102fa:	f7f7 ffcb 	bl	8008294 <rotVect>
 80102fe:	4a8e      	ldr	r2, [pc, #568]	; (8010538 <MotionDI_update+0x1100>)
 8010300:	f10d 0ae4 	add.w	sl, sp, #228	; 0xe4
 8010304:	f5a2 7162 	sub.w	r1, r2, #904	; 0x388
 8010308:	4650      	mov	r0, sl
 801030a:	f7f7 ffc3 	bl	8008294 <rotVect>
 801030e:	4a8b      	ldr	r2, [pc, #556]	; (801053c <MotionDI_update+0x1104>)
 8010310:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8010314:	4640      	mov	r0, r8
 8010316:	f5a2 715f 	sub.w	r1, r2, #892	; 0x37c
 801031a:	f7f7 ffbb 	bl	8008294 <rotVect>
 801031e:	4b88      	ldr	r3, [pc, #544]	; (8010540 <MotionDI_update+0x1108>)
 8010320:	edd7 7a00 	vldr	s15, [r7]
 8010324:	ed97 7a01 	vldr	s14, [r7, #4]
 8010328:	ed9a 8a00 	vldr	s16, [sl]
 801032c:	edda 8a01 	vldr	s17, [sl, #4]
 8010330:	ed98 ba02 	vldr	s22, [r8, #8]
 8010334:	edd8 9a00 	vldr	s19, [r8]
 8010338:	ed98 aa01 	vldr	s20, [r8, #4]
 801033c:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8010340:	edc8 9a01 	vstr	s19, [r8, #4]
 8010344:	eeb1 ca67 	vneg.f32	s24, s15
 8010348:	eef1 ca47 	vneg.f32	s25, s14
 801034c:	eeb1 8a48 	vneg.f32	s16, s16
 8010350:	eef1 8a68 	vneg.f32	s17, s17
 8010354:	eef1 ba4b 	vneg.f32	s23, s22
 8010358:	ed87 ca01 	vstr	s24, [r7, #4]
 801035c:	edc7 ca00 	vstr	s25, [r7]
 8010360:	ed8a 8a01 	vstr	s16, [sl, #4]
 8010364:	edca 8a00 	vstr	s17, [sl]
 8010368:	edc8 ba02 	vstr	s23, [r8, #8]
 801036c:	ed88 aa00 	vstr	s20, [r8]
 8010370:	2b00      	cmp	r3, #0
 8010372:	d057      	beq.n	8010424 <MotionDI_update+0xfec>
 8010374:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8010378:	ed97 da02 	vldr	s26, [r7, #8]
 801037c:	eee7 7a07 	vfma.f32	s15, s14, s14
 8010380:	eeed 7a0d 	vfma.f32	s15, s26, s26
 8010384:	ee17 0a90 	vmov	r0, s15
 8010388:	f7f0 f882 	bl	8000490 <__aeabi_f2d>
 801038c:	ec41 0b10 	vmov	d0, r0, r1
 8010390:	f002 fe7e 	bl	8013090 <sqrt>
 8010394:	ec51 0b10 	vmov	r0, r1, d0
 8010398:	f7f0 fbca 	bl	8000b30 <__aeabi_d2f>
 801039c:	ee0d 0a90 	vmov	s27, r0
 80103a0:	f7f0 f876 	bl	8000490 <__aeabi_f2d>
 80103a4:	a360      	add	r3, pc, #384	; (adr r3, 8010528 <MotionDI_update+0x10f0>)
 80103a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103aa:	f7f0 fb3b 	bl	8000a24 <__aeabi_dcmplt>
 80103ae:	b938      	cbnz	r0, 80103c0 <MotionDI_update+0xf88>
 80103b0:	eeca 7aad 	vdiv.f32	s15, s21, s27
 80103b4:	ee6c caa7 	vmul.f32	s25, s25, s15
 80103b8:	ee2c ca27 	vmul.f32	s24, s24, s15
 80103bc:	ee2d da27 	vmul.f32	s26, s26, s15
 80103c0:	ee69 7aa9 	vmul.f32	s15, s19, s19
 80103c4:	edc7 ca00 	vstr	s25, [r7]
 80103c8:	eeea 7a0a 	vfma.f32	s15, s20, s20
 80103cc:	ed87 ca01 	vstr	s24, [r7, #4]
 80103d0:	eeeb 7a0b 	vfma.f32	s15, s22, s22
 80103d4:	ed87 da02 	vstr	s26, [r7, #8]
 80103d8:	ee17 0a90 	vmov	r0, s15
 80103dc:	f7f0 f858 	bl	8000490 <__aeabi_f2d>
 80103e0:	ec41 0b10 	vmov	d0, r0, r1
 80103e4:	f002 fe54 	bl	8013090 <sqrt>
 80103e8:	ec51 0b10 	vmov	r0, r1, d0
 80103ec:	f7f0 fba0 	bl	8000b30 <__aeabi_d2f>
 80103f0:	ee0a 0a90 	vmov	s21, r0
 80103f4:	f7f0 f84c 	bl	8000490 <__aeabi_f2d>
 80103f8:	a34b      	add	r3, pc, #300	; (adr r3, 8010528 <MotionDI_update+0x10f0>)
 80103fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103fe:	f7f0 fb11 	bl	8000a24 <__aeabi_dcmplt>
 8010402:	b948      	cbnz	r0, 8010418 <MotionDI_update+0xfe0>
 8010404:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8010408:	eec7 7a2a 	vdiv.f32	s15, s14, s21
 801040c:	ee2a aa27 	vmul.f32	s20, s20, s15
 8010410:	ee69 9aa7 	vmul.f32	s19, s19, s15
 8010414:	ee6b baa7 	vmul.f32	s23, s23, s15
 8010418:	ed88 aa00 	vstr	s20, [r8]
 801041c:	edc8 9a01 	vstr	s19, [r8, #4]
 8010420:	edc8 ba02 	vstr	s23, [r8, #8]
 8010424:	f894 2161 	ldrb.w	r2, [r4, #353]	; 0x161
 8010428:	2a00      	cmp	r2, #0
 801042a:	f000 81b8 	beq.w	801079e <MotionDI_update+0x1366>
 801042e:	ee07 2a90 	vmov	s15, r2
 8010432:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010436:	eec8 8aa7 	vdiv.f32	s17, s17, s15
 801043a:	ee88 8a27 	vdiv.f32	s16, s16, s15
 801043e:	f8df 8110 	ldr.w	r8, [pc, #272]	; 8010550 <MotionDI_update+0x1118>
 8010442:	f894 3144 	ldrb.w	r3, [r4, #324]	; 0x144
 8010446:	3301      	adds	r3, #1
 8010448:	b2db      	uxtb	r3, r3
 801044a:	fbb3 f1f2 	udiv	r1, r3, r2
 801044e:	fb02 3311 	mls	r3, r2, r1, r3
 8010452:	f894 2140 	ldrb.w	r2, [r4, #320]	; 0x140
 8010456:	f884 3144 	strb.w	r3, [r4, #324]	; 0x144
 801045a:	ed9a 7a02 	vldr	s14, [sl, #8]
 801045e:	ed98 6a0e 	vldr	s12, [r8, #56]	; 0x38
 8010462:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8010466:	ed98 7a0c 	vldr	s14, [r8, #48]	; 0x30
 801046a:	edd8 7a0d 	vldr	s15, [r8, #52]	; 0x34
 801046e:	ee76 6a86 	vadd.f32	s13, s13, s12
 8010472:	ee77 8a28 	vadd.f32	s17, s14, s17
 8010476:	ee37 8a88 	vadd.f32	s16, s15, s16
 801047a:	edc8 6a0e 	vstr	s13, [r8, #56]	; 0x38
 801047e:	edc8 8a0c 	vstr	s17, [r8, #48]	; 0x30
 8010482:	ed88 8a0d 	vstr	s16, [r8, #52]	; 0x34
 8010486:	2a00      	cmp	r2, #0
 8010488:	f040 8587 	bne.w	8010f9a <MotionDI_update+0x1b62>
 801048c:	4a2d      	ldr	r2, [pc, #180]	; (8010544 <MotionDI_update+0x110c>)
 801048e:	9220      	str	r2, [sp, #128]	; 0x80
 8010490:	f102 0318 	add.w	r3, r2, #24
 8010494:	9301      	str	r3, [sp, #4]
 8010496:	4611      	mov	r1, r2
 8010498:	f1a2 0360 	sub.w	r3, r2, #96	; 0x60
 801049c:	9300      	str	r3, [sp, #0]
 801049e:	981d      	ldr	r0, [sp, #116]	; 0x74
 80104a0:	f1a2 0310 	sub.w	r3, r2, #16
 80104a4:	3940      	subs	r1, #64	; 0x40
 80104a6:	3a20      	subs	r2, #32
 80104a8:	f7f8 fee4 	bl	8009274 <SpacePointGyroPropRedist>
 80104ac:	f894 314c 	ldrb.w	r3, [r4, #332]	; 0x14c
 80104b0:	2b01      	cmp	r3, #1
 80104b2:	f001 8027 	beq.w	8011504 <MotionDI_update+0x20cc>
 80104b6:	4b24      	ldr	r3, [pc, #144]	; (8010548 <MotionDI_update+0x1110>)
 80104b8:	f894 c162 	ldrb.w	ip, [r4, #354]	; 0x162
 80104bc:	f8cd c004 	str.w	ip, [sp, #4]
 80104c0:	f103 020c 	add.w	r2, r3, #12
 80104c4:	9200      	str	r2, [sp, #0]
 80104c6:	f1a3 007c 	sub.w	r0, r3, #124	; 0x7c
 80104ca:	f1a3 0288 	sub.w	r2, r3, #136	; 0x88
 80104ce:	4639      	mov	r1, r7
 80104d0:	f7f9 f930 	bl	8009734 <output_update>
 80104d4:	f894 2160 	ldrb.w	r2, [r4, #352]	; 0x160
 80104d8:	2300      	movs	r3, #0
 80104da:	f884 3142 	strb.w	r3, [r4, #322]	; 0x142
 80104de:	0793      	lsls	r3, r2, #30
 80104e0:	d40a      	bmi.n	80104f8 <MotionDI_update+0x10c0>
 80104e2:	f894 1144 	ldrb.w	r1, [r4, #324]	; 0x144
 80104e6:	9818      	ldr	r0, [sp, #96]	; 0x60
 80104e8:	fbb1 f3f0 	udiv	r3, r1, r0
 80104ec:	fb00 1613 	mls	r6, r0, r3, r1
 80104f0:	f016 0fff 	tst.w	r6, #255	; 0xff
 80104f4:	f000 8687 	beq.w	8011206 <MotionDI_update+0x1dce>
 80104f8:	4a14      	ldr	r2, [pc, #80]	; (801054c <MotionDI_update+0x1114>)
 80104fa:	981d      	ldr	r0, [sp, #116]	; 0x74
 80104fc:	4611      	mov	r1, r2
 80104fe:	f7f8 f8d1 	bl	80086a4 <m_qmult_eml>
 8010502:	f894 3162 	ldrb.w	r3, [r4, #354]	; 0x162
 8010506:	2b01      	cmp	r3, #1
 8010508:	f47f a8fd 	bne.w	800f706 <MotionDI_update+0x2ce>
 801050c:	9920      	ldr	r1, [sp, #128]	; 0x80
 801050e:	edd1 7a08 	vldr	s15, [r1, #32]
 8010512:	698a      	ldr	r2, [r1, #24]
 8010514:	69cb      	ldr	r3, [r1, #28]
 8010516:	618b      	str	r3, [r1, #24]
 8010518:	eef1 7a67 	vneg.f32	s15, s15
 801051c:	61ca      	str	r2, [r1, #28]
 801051e:	edc1 7a08 	vstr	s15, [r1, #32]
 8010522:	f7ff b8f0 	b.w	800f706 <MotionDI_update+0x2ce>
 8010526:	bf00      	nop
 8010528:	a0b5ed8d 	.word	0xa0b5ed8d
 801052c:	3eb0c6f7 	.word	0x3eb0c6f7
 8010530:	3c23d70a 	.word	0x3c23d70a
 8010534:	20001760 	.word	0x20001760
 8010538:	20001b00 	.word	0x20001b00
 801053c:	20001ae8 	.word	0x20001ae8
 8010540:	200010f8 	.word	0x200010f8
 8010544:	20001bd4 	.word	0x20001bd4
 8010548:	20001c68 	.word	0x20001c68
 801054c:	20001b84 	.word	0x20001b84
 8010550:	20001adc 	.word	0x20001adc
 8010554:	ad46      	add	r5, sp, #280	; 0x118
 8010556:	951d      	str	r5, [sp, #116]	; 0x74
 8010558:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 801055a:	f894 2125 	ldrb.w	r2, [r4, #293]	; 0x125
 801055e:	9218      	str	r2, [sp, #96]	; 0x60
 8010560:	af36      	add	r7, sp, #216	; 0xd8
 8010562:	2300      	movs	r3, #0
 8010564:	4632      	mov	r2, r6
 8010566:	eef7 9a00 	vmov.f32	s19, #112	; 0x3f800000  1.0
 801056a:	4638      	mov	r0, r7
 801056c:	f5a8 712c 	sub.w	r1, r8, #688	; 0x2b0
 8010570:	ae3f      	add	r6, sp, #252	; 0xfc
 8010572:	602b      	str	r3, [r5, #0]
 8010574:	606b      	str	r3, [r5, #4]
 8010576:	60ab      	str	r3, [r5, #8]
 8010578:	f10d 0ae4 	add.w	sl, sp, #228	; 0xe4
 801057c:	933f      	str	r3, [sp, #252]	; 0xfc
 801057e:	9340      	str	r3, [sp, #256]	; 0x100
 8010580:	9341      	str	r3, [sp, #260]	; 0x104
 8010582:	edc5 9a03 	vstr	s19, [r5, #12]
 8010586:	961f      	str	r6, [sp, #124]	; 0x7c
 8010588:	edcd 9a42 	vstr	s19, [sp, #264]	; 0x108
 801058c:	f7f7 fe82 	bl	8008294 <rotVect>
 8010590:	f1a8 02ec 	sub.w	r2, r8, #236	; 0xec
 8010594:	f5a2 71d6 	sub.w	r1, r2, #428	; 0x1ac
 8010598:	4650      	mov	r0, sl
 801059a:	f502 753b 	add.w	r5, r2, #748	; 0x2ec
 801059e:	f7f7 fe79 	bl	8008294 <rotVect>
 80105a2:	a83c      	add	r0, sp, #240	; 0xf0
 80105a4:	3a18      	subs	r2, #24
 80105a6:	f2a5 41a4 	subw	r1, r5, #1188	; 0x4a4
 80105aa:	f7f7 fe73 	bl	8008294 <rotVect>
 80105ae:	4b82      	ldr	r3, [pc, #520]	; (80107b8 <MotionDI_update+0x1380>)
 80105b0:	edd7 7a00 	vldr	s15, [r7]
 80105b4:	edd7 5a01 	vldr	s11, [r7, #4]
 80105b8:	edda ba00 	vldr	s23, [sl]
 80105bc:	ed9a 7a01 	vldr	s14, [sl, #4]
 80105c0:	ed9d ba3e 	vldr	s22, [sp, #248]	; 0xf8
 80105c4:	ed9d 8a3c 	vldr	s16, [sp, #240]	; 0xf0
 80105c8:	eddd 8a3d 	vldr	s17, [sp, #244]	; 0xf4
 80105cc:	f893 38e0 	ldrb.w	r3, [r3, #2272]	; 0x8e0
 80105d0:	ed8d 8a3d 	vstr	s16, [sp, #244]	; 0xf4
 80105d4:	eeb1 aa67 	vneg.f32	s20, s15
 80105d8:	eef1 aa65 	vneg.f32	s21, s11
 80105dc:	eef1 ba6b 	vneg.f32	s23, s23
 80105e0:	eeb1 ca47 	vneg.f32	s24, s14
 80105e4:	eeb1 da4b 	vneg.f32	s26, s22
 80105e8:	ed87 aa01 	vstr	s20, [r7, #4]
 80105ec:	edc7 aa00 	vstr	s21, [r7]
 80105f0:	edca ba01 	vstr	s23, [sl, #4]
 80105f4:	ed8a ca00 	vstr	s24, [sl]
 80105f8:	ed8d da3e 	vstr	s26, [sp, #248]	; 0xf8
 80105fc:	edcd 8a3c 	vstr	s17, [sp, #240]	; 0xf0
 8010600:	2b00      	cmp	r3, #0
 8010602:	d045      	beq.n	8010690 <MotionDI_update+0x1258>
 8010604:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8010608:	edd7 ca02 	vldr	s25, [r7, #8]
 801060c:	eee5 7aa5 	vfma.f32	s15, s11, s11
 8010610:	eeec 7aac 	vfma.f32	s15, s25, s25
 8010614:	ee17 0a90 	vmov	r0, s15
 8010618:	f7ef ff3a 	bl	8000490 <__aeabi_f2d>
 801061c:	ec41 0b10 	vmov	d0, r0, r1
 8010620:	f002 fd36 	bl	8013090 <sqrt>
 8010624:	ec51 0b10 	vmov	r0, r1, d0
 8010628:	f7f0 fa82 	bl	8000b30 <__aeabi_d2f>
 801062c:	ee07 0a90 	vmov	s15, r0
 8010630:	ee89 6aa7 	vdiv.f32	s12, s19, s15
 8010634:	ee68 7a08 	vmul.f32	s15, s16, s16
 8010638:	ee66 aa2a 	vmul.f32	s21, s12, s21
 801063c:	eee8 7aa8 	vfma.f32	s15, s17, s17
 8010640:	ee26 aa0a 	vmul.f32	s20, s12, s20
 8010644:	eeeb 7a0b 	vfma.f32	s15, s22, s22
 8010648:	ee26 6a2c 	vmul.f32	s12, s12, s25
 801064c:	ee17 0a90 	vmov	r0, s15
 8010650:	ed87 6a02 	vstr	s12, [r7, #8]
 8010654:	edc7 aa00 	vstr	s21, [r7]
 8010658:	ed87 aa01 	vstr	s20, [r7, #4]
 801065c:	f7ef ff18 	bl	8000490 <__aeabi_f2d>
 8010660:	ec41 0b10 	vmov	d0, r0, r1
 8010664:	f002 fd14 	bl	8013090 <sqrt>
 8010668:	ec51 0b10 	vmov	r0, r1, d0
 801066c:	f7f0 fa60 	bl	8000b30 <__aeabi_d2f>
 8010670:	ee07 0a90 	vmov	s15, r0
 8010674:	eec9 6aa7 	vdiv.f32	s13, s19, s15
 8010678:	ee66 8aa8 	vmul.f32	s17, s13, s17
 801067c:	ee26 8a88 	vmul.f32	s16, s13, s16
 8010680:	ee66 6a8d 	vmul.f32	s13, s13, s26
 8010684:	edcd 8a3c 	vstr	s17, [sp, #240]	; 0xf0
 8010688:	ed8d 8a3d 	vstr	s16, [sp, #244]	; 0xf4
 801068c:	edcd 6a3e 	vstr	s13, [sp, #248]	; 0xf8
 8010690:	f894 2125 	ldrb.w	r2, [r4, #293]	; 0x125
 8010694:	2a00      	cmp	r2, #0
 8010696:	f000 8088 	beq.w	80107aa <MotionDI_update+0x1372>
 801069a:	ee07 2a90 	vmov	s15, r2
 801069e:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80106a2:	ee8c ca06 	vdiv.f32	s24, s24, s12
 80106a6:	eecb ba86 	vdiv.f32	s23, s23, s12
 80106aa:	f894 3108 	ldrb.w	r3, [r4, #264]	; 0x108
 80106ae:	f894 1104 	ldrb.w	r1, [r4, #260]	; 0x104
 80106b2:	3301      	adds	r3, #1
 80106b4:	b2db      	uxtb	r3, r3
 80106b6:	fbb3 f0f2 	udiv	r0, r3, r2
 80106ba:	fb02 3310 	mls	r3, r2, r0, r3
 80106be:	f884 3108 	strb.w	r3, [r4, #264]	; 0x108
 80106c2:	ed9a 5a02 	vldr	s10, [sl, #8]
 80106c6:	edd4 5a9f 	vldr	s11, [r4, #636]	; 0x27c
 80106ca:	ed94 7a9d 	vldr	s14, [r4, #628]	; 0x274
 80106ce:	edd4 7a9e 	vldr	s15, [r4, #632]	; 0x278
 80106d2:	eec5 6a06 	vdiv.f32	s13, s10, s12
 80106d6:	ee37 7a0c 	vadd.f32	s14, s14, s24
 80106da:	ee76 6aa5 	vadd.f32	s13, s13, s11
 80106de:	ee77 7aab 	vadd.f32	s15, s15, s23
 80106e2:	edc4 6a9f 	vstr	s13, [r4, #636]	; 0x27c
 80106e6:	ed84 7a9d 	vstr	s14, [r4, #628]	; 0x274
 80106ea:	edc4 7a9e 	vstr	s15, [r4, #632]	; 0x278
 80106ee:	2900      	cmp	r1, #0
 80106f0:	f040 8446 	bne.w	8010f80 <MotionDI_update+0x1b48>
 80106f4:	4931      	ldr	r1, [pc, #196]	; (80107bc <MotionDI_update+0x1384>)
 80106f6:	981d      	ldr	r0, [sp, #116]	; 0x74
 80106f8:	f101 0350 	add.w	r3, r1, #80	; 0x50
 80106fc:	e9cd 1800 	strd	r1, r8, [sp]
 8010700:	f101 0240 	add.w	r2, r1, #64	; 0x40
 8010704:	3120      	adds	r1, #32
 8010706:	f7f8 fdb5 	bl	8009274 <SpacePointGyroPropRedist>
 801070a:	f894 3110 	ldrb.w	r3, [r4, #272]	; 0x110
 801070e:	2b01      	cmp	r3, #1
 8010710:	f000 86eb 	beq.w	80114ea <MotionDI_update+0x20b2>
 8010714:	4b2a      	ldr	r3, [pc, #168]	; (80107c0 <MotionDI_update+0x1388>)
 8010716:	f894 6126 	ldrb.w	r6, [r4, #294]	; 0x126
 801071a:	9601      	str	r6, [sp, #4]
 801071c:	f103 020c 	add.w	r2, r3, #12
 8010720:	9200      	str	r2, [sp, #0]
 8010722:	4639      	mov	r1, r7
 8010724:	f1a3 0288 	sub.w	r2, r3, #136	; 0x88
 8010728:	f1a3 007c 	sub.w	r0, r3, #124	; 0x7c
 801072c:	f7f9 f802 	bl	8009734 <output_update>
 8010730:	f894 2124 	ldrb.w	r2, [r4, #292]	; 0x124
 8010734:	2300      	movs	r3, #0
 8010736:	0791      	lsls	r1, r2, #30
 8010738:	f884 3106 	strb.w	r3, [r4, #262]	; 0x106
 801073c:	d40a      	bmi.n	8010754 <MotionDI_update+0x131c>
 801073e:	f894 1108 	ldrb.w	r1, [r4, #264]	; 0x108
 8010742:	9818      	ldr	r0, [sp, #96]	; 0x60
 8010744:	fbb1 f3f0 	udiv	r3, r1, r0
 8010748:	fb00 1313 	mls	r3, r0, r3, r1
 801074c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8010750:	f000 860e 	beq.w	8011370 <MotionDI_update+0x1f38>
 8010754:	4a1b      	ldr	r2, [pc, #108]	; (80107c4 <MotionDI_update+0x138c>)
 8010756:	981d      	ldr	r0, [sp, #116]	; 0x74
 8010758:	4611      	mov	r1, r2
 801075a:	f7f7 ffa3 	bl	80086a4 <m_qmult_eml>
 801075e:	f894 3126 	ldrb.w	r3, [r4, #294]	; 0x126
 8010762:	2b01      	cmp	r3, #1
 8010764:	f47e afcb 	bne.w	800f6fe <MotionDI_update+0x2c6>
 8010768:	edd4 7ad7 	vldr	s15, [r4, #860]	; 0x35c
 801076c:	f8d4 2354 	ldr.w	r2, [r4, #852]	; 0x354
 8010770:	f8d4 3358 	ldr.w	r3, [r4, #856]	; 0x358
 8010774:	f8c4 3354 	str.w	r3, [r4, #852]	; 0x354
 8010778:	eef1 7a67 	vneg.f32	s15, s15
 801077c:	f8c4 2358 	str.w	r2, [r4, #856]	; 0x358
 8010780:	edc4 7ad7 	vstr	s15, [r4, #860]	; 0x35c
 8010784:	f7fe bfbb 	b.w	800f6fe <MotionDI_update+0x2c6>
 8010788:	f8d4 36cc 	ldr.w	r3, [r4, #1740]	; 0x6cc
 801078c:	931e      	str	r3, [sp, #120]	; 0x78
 801078e:	f8d4 3650 	ldr.w	r3, [r4, #1616]	; 0x650
 8010792:	931d      	str	r3, [sp, #116]	; 0x74
 8010794:	f7fe bf25 	b.w	800f5e2 <MotionDI_update+0x1aa>
 8010798:	46be      	mov	lr, r7
 801079a:	f7ff b86e 	b.w	800f87a <MotionDI_update+0x442>
 801079e:	2201      	movs	r2, #1
 80107a0:	f884 2161 	strb.w	r2, [r4, #353]	; 0x161
 80107a4:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80107a8:	e649      	b.n	801043e <MotionDI_update+0x1006>
 80107aa:	2201      	movs	r2, #1
 80107ac:	f884 2125 	strb.w	r2, [r4, #293]	; 0x125
 80107b0:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80107b4:	e779      	b.n	80106aa <MotionDI_update+0x1272>
 80107b6:	bf00      	nop
 80107b8:	20000000 	.word	0x20000000
 80107bc:	20001974 	.word	0x20001974
 80107c0:	20001a68 	.word	0x20001a68
 80107c4:	20001984 	.word	0x20001984
 80107c8:	4ad2      	ldr	r2, [pc, #840]	; (8010b14 <MotionDI_update+0x16dc>)
 80107ca:	f10d 0ae4 	add.w	sl, sp, #228	; 0xe4
 80107ce:	2300      	movs	r3, #0
 80107d0:	f5a2 7165 	sub.w	r1, r2, #916	; 0x394
 80107d4:	a83c      	add	r0, sp, #240	; 0xf0
 80107d6:	e9ca 3300 	strd	r3, r3, [sl]
 80107da:	f8ca 3008 	str.w	r3, [sl, #8]
 80107de:	f7f7 fd59 	bl	8008294 <rotVect>
 80107e2:	4acd      	ldr	r2, [pc, #820]	; (8010b18 <MotionDI_update+0x16e0>)
 80107e4:	ab3f      	add	r3, sp, #252	; 0xfc
 80107e6:	4618      	mov	r0, r3
 80107e8:	f5a2 7162 	sub.w	r1, r2, #904	; 0x388
 80107ec:	931f      	str	r3, [sp, #124]	; 0x7c
 80107ee:	f7f7 fd51 	bl	8008294 <rotVect>
 80107f2:	4bca      	ldr	r3, [pc, #808]	; (8010b1c <MotionDI_update+0x16e4>)
 80107f4:	eddd 7a3c 	vldr	s15, [sp, #240]	; 0xf0
 80107f8:	ed9d 7a3d 	vldr	s14, [sp, #244]	; 0xf4
 80107fc:	ed90 8a00 	vldr	s16, [r0]
 8010800:	edd0 8a01 	vldr	s17, [r0, #4]
 8010804:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8010808:	eef1 9a67 	vneg.f32	s19, s15
 801080c:	eeb1 aa47 	vneg.f32	s20, s14
 8010810:	eeb1 8a48 	vneg.f32	s16, s16
 8010814:	eef1 8a68 	vneg.f32	s17, s17
 8010818:	edcd 9a3d 	vstr	s19, [sp, #244]	; 0xf4
 801081c:	ed8d aa3c 	vstr	s20, [sp, #240]	; 0xf0
 8010820:	ed80 8a01 	vstr	s16, [r0, #4]
 8010824:	edc0 8a00 	vstr	s17, [r0]
 8010828:	2b00      	cmp	r3, #0
 801082a:	f040 83d6 	bne.w	8010fda <MotionDI_update+0x1ba2>
 801082e:	eddd aa3e 	vldr	s21, [sp, #248]	; 0xf8
 8010832:	ed9f babb 	vldr	s22, [pc, #748]	; 8010b20 <MotionDI_update+0x16e8>
 8010836:	4dbb      	ldr	r5, [pc, #748]	; (8010b24 <MotionDI_update+0x16ec>)
 8010838:	f894 2161 	ldrb.w	r2, [r4, #353]	; 0x161
 801083c:	f8df 82f8 	ldr.w	r8, [pc, #760]	; 8010b38 <MotionDI_update+0x1700>
 8010840:	f894 3160 	ldrb.w	r3, [r4, #352]	; 0x160
 8010844:	f8d8 1078 	ldr.w	r1, [r8, #120]	; 0x78
 8010848:	f8d8 0080 	ldr.w	r0, [r8, #128]	; 0x80
 801084c:	f8d8 c084 	ldr.w	ip, [r8, #132]	; 0x84
 8010850:	f8c8 1088 	str.w	r1, [r8, #136]	; 0x88
 8010854:	ee00 2a10 	vmov	s0, r2
 8010858:	eeb8 0a40 	vcvt.f32.u32	s0, s0
 801085c:	f8d8 207c 	ldr.w	r2, [r8, #124]	; 0x7c
 8010860:	f8c8 208c 	str.w	r2, [r8, #140]	; 0x8c
 8010864:	ee20 0a09 	vmul.f32	s0, s0, s18
 8010868:	f043 0302 	orr.w	r3, r3, #2
 801086c:	f083 0301 	eor.w	r3, r3, #1
 8010870:	4641      	mov	r1, r8
 8010872:	22f8      	movs	r2, #248	; 0xf8
 8010874:	f8c8 0090 	str.w	r0, [r8, #144]	; 0x90
 8010878:	4658      	mov	r0, fp
 801087a:	ed8d 0a20 	vstr	s0, [sp, #128]	; 0x80
 801087e:	f884 3160 	strb.w	r3, [r4, #352]	; 0x160
 8010882:	f8c8 c094 	str.w	ip, [r8, #148]	; 0x94
 8010886:	f002 fa13 	bl	8012cb0 <memcpy>
 801088a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 801088c:	f8cb 500c 	str.w	r5, [fp, #12]
 8010890:	6892      	ldr	r2, [r2, #8]
 8010892:	f8cb 202c 	str.w	r2, [fp, #44]	; 0x2c
 8010896:	2300      	movs	r3, #0
 8010898:	f508 7ef9 	add.w	lr, r8, #498	; 0x1f2
 801089c:	f208 1cf1 	addw	ip, r8, #497	; 0x1f1
 80108a0:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 80108a2:	f8d4 0148 	ldr.w	r0, [r4, #328]	; 0x148
 80108a6:	f8c8 3030 	str.w	r3, [r8, #48]	; 0x30
 80108aa:	f108 02c8 	add.w	r2, r8, #200	; 0xc8
 80108ae:	f508 71f8 	add.w	r1, r8, #496	; 0x1f0
 80108b2:	f8c8 3034 	str.w	r3, [r8, #52]	; 0x34
 80108b6:	f8c8 3038 	str.w	r3, [r8, #56]	; 0x38
 80108ba:	ed8b aa06 	vstr	s20, [fp, #24]
 80108be:	edcb 9a07 	vstr	s19, [fp, #28]
 80108c2:	edcb aa08 	vstr	s21, [fp, #32]
 80108c6:	ed8b ba05 	vstr	s22, [fp, #20]
 80108ca:	edcb 8a09 	vstr	s17, [fp, #36]	; 0x24
 80108ce:	ed8b 8a0a 	vstr	s16, [fp, #40]	; 0x28
 80108d2:	4f95      	ldr	r7, [pc, #596]	; (8010b28 <MotionDI_update+0x16f0>)
 80108d4:	9510      	str	r5, [sp, #64]	; 0x40
 80108d6:	e9cd ce13 	strd	ip, lr, [sp, #76]	; 0x4c
 80108da:	920f      	str	r2, [sp, #60]	; 0x3c
 80108dc:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 80108e0:	9112      	str	r1, [sp, #72]	; 0x48
 80108e2:	f8cb 3010 	str.w	r3, [fp, #16]
 80108e6:	ab46      	add	r3, sp, #280	; 0x118
 80108e8:	9715      	str	r7, [sp, #84]	; 0x54
 80108ea:	930e      	str	r3, [sp, #56]	; 0x38
 80108ec:	f7ef fdd0 	bl	8000490 <__aeabi_f2d>
 80108f0:	edd4 3a56 	vldr	s7, [r4, #344]	; 0x158
 80108f4:	ed94 3a55 	vldr	s6, [r4, #340]	; 0x154
 80108f8:	edd4 2a54 	vldr	s5, [r4, #336]	; 0x150
 80108fc:	edcd 3a1f 	vstr	s7, [sp, #124]	; 0x7c
 8010900:	4602      	mov	r2, r0
 8010902:	460b      	mov	r3, r1
 8010904:	f894 0142 	ldrb.w	r0, [r4, #322]	; 0x142
 8010908:	ed8d 3a1a 	vstr	s6, [sp, #104]	; 0x68
 801090c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8010910:	edcd 2a17 	vstr	s5, [sp, #92]	; 0x5c
 8010914:	f7ef fd9a 	bl	800044c <__aeabi_ui2d>
 8010918:	460b      	mov	r3, r1
 801091a:	f894 1140 	ldrb.w	r1, [r4, #320]	; 0x140
 801091e:	9108      	str	r1, [sp, #32]
 8010920:	f894 113f 	ldrb.w	r1, [r4, #319]	; 0x13f
 8010924:	9107      	str	r1, [sp, #28]
 8010926:	f894 113e 	ldrb.w	r1, [r4, #318]	; 0x13e
 801092a:	9106      	str	r1, [sp, #24]
 801092c:	f894 113d 	ldrb.w	r1, [r4, #317]	; 0x13d
 8010930:	9105      	str	r1, [sp, #20]
 8010932:	f894 113c 	ldrb.w	r1, [r4, #316]	; 0x13c
 8010936:	9104      	str	r1, [sp, #16]
 8010938:	4602      	mov	r2, r0
 801093a:	f8d4 0138 	ldr.w	r0, [r4, #312]	; 0x138
 801093e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8010942:	f7ef fda5 	bl	8000490 <__aeabi_f2d>
 8010946:	ed94 2a4d 	vldr	s4, [r4, #308]	; 0x134
 801094a:	edd4 1a4c 	vldr	s3, [r4, #304]	; 0x130
 801094e:	ed9d 3a1a 	vldr	s6, [sp, #104]	; 0x68
 8010952:	eddd 2a17 	vldr	s5, [sp, #92]	; 0x5c
 8010956:	ed9d 0a20 	vldr	s0, [sp, #128]	; 0x80
 801095a:	eddd 3a1f 	vldr	s7, [sp, #124]	; 0x7c
 801095e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010962:	ad90      	add	r5, sp, #576	; 0x240
 8010964:	f50d 7c1c 	add.w	ip, sp, #624	; 0x270
 8010968:	a984      	add	r1, sp, #528	; 0x210
 801096a:	ed94 1a4b 	vldr	s2, [r4, #300]	; 0x12c
 801096e:	edd4 0a4a 	vldr	s1, [r4, #296]	; 0x128
 8010972:	9517      	str	r5, [sp, #92]	; 0x5c
 8010974:	e9cd 5c00 	strd	r5, ip, [sp]
 8010978:	ab8d      	add	r3, sp, #564	; 0x234
 801097a:	aa87      	add	r2, sp, #540	; 0x21c
 801097c:	a8a3      	add	r0, sp, #652	; 0x28c
 801097e:	911a      	str	r1, [sp, #104]	; 0x68
 8010980:	f7fd ffbc 	bl	800e8fc <SpacePointAlgorithm.isra.0>
 8010984:	f894 3636 	ldrb.w	r3, [r4, #1590]	; 0x636
 8010988:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 801098c:	f8d7 10e0 	ldr.w	r1, [r7, #224]	; 0xe0
 8010990:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8010994:	f8c8 01f4 	str.w	r0, [r8, #500]	; 0x1f4
 8010998:	f108 05f8 	add.w	r5, r8, #248	; 0xf8
 801099c:	2b01      	cmp	r3, #1
 801099e:	f8c8 11f8 	str.w	r1, [r8, #504]	; 0x1f8
 80109a2:	f8c5 2104 	str.w	r2, [r5, #260]	; 0x104
 80109a6:	9f46      	ldr	r7, [sp, #280]	; 0x118
 80109a8:	9847      	ldr	r0, [sp, #284]	; 0x11c
 80109aa:	9948      	ldr	r1, [sp, #288]	; 0x120
 80109ac:	9a49      	ldr	r2, [sp, #292]	; 0x124
 80109ae:	9520      	str	r5, [sp, #128]	; 0x80
 80109b0:	d115      	bne.n	80109de <MotionDI_update+0x15a6>
 80109b2:	f8c8 2084 	str.w	r2, [r8, #132]	; 0x84
 80109b6:	f8c8 2094 	str.w	r2, [r8, #148]	; 0x94
 80109ba:	4a58      	ldr	r2, [pc, #352]	; (8010b1c <MotionDI_update+0x16e4>)
 80109bc:	f8c8 7078 	str.w	r7, [r8, #120]	; 0x78
 80109c0:	2300      	movs	r3, #0
 80109c2:	f8c8 007c 	str.w	r0, [r8, #124]	; 0x7c
 80109c6:	f8c8 1080 	str.w	r1, [r8, #128]	; 0x80
 80109ca:	f8c8 7088 	str.w	r7, [r8, #136]	; 0x88
 80109ce:	f8c8 008c 	str.w	r0, [r8, #140]	; 0x8c
 80109d2:	f8c8 1090 	str.w	r1, [r8, #144]	; 0x90
 80109d6:	f884 314c 	strb.w	r3, [r4, #332]	; 0x14c
 80109da:	f882 30c0 	strb.w	r3, [r2, #192]	; 0xc0
 80109de:	eddf 7a53 	vldr	s15, [pc, #332]	; 8010b2c <MotionDI_update+0x16f4>
 80109e2:	ed9a 6a00 	vldr	s12, [sl]
 80109e6:	edda 6a01 	vldr	s13, [sl, #4]
 80109ea:	ed9a 7a02 	vldr	s14, [sl, #8]
 80109ee:	f894 3635 	ldrb.w	r3, [r4, #1589]	; 0x635
 80109f2:	ee26 5a27 	vmul.f32	s10, s12, s15
 80109f6:	ee66 5aa7 	vmul.f32	s11, s13, s15
 80109fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80109fe:	ed88 5a1b 	vstr	s10, [r8, #108]	; 0x6c
 8010a02:	edc8 5a1c 	vstr	s11, [r8, #112]	; 0x70
 8010a06:	edc8 7a1d 	vstr	s15, [r8, #116]	; 0x74
 8010a0a:	2b00      	cmp	r3, #0
 8010a0c:	f000 82db 	beq.w	8010fc6 <MotionDI_update+0x1b8e>
 8010a10:	f894 36ec 	ldrb.w	r3, [r4, #1772]	; 0x6ec
 8010a14:	2b09      	cmp	r3, #9
 8010a16:	f200 83e0 	bhi.w	80111da <MotionDI_update+0x1da2>
 8010a1a:	3301      	adds	r3, #1
 8010a1c:	f884 36ec 	strb.w	r3, [r4, #1772]	; 0x6ec
 8010a20:	e2d3      	b.n	8010fca <MotionDI_update+0x1b92>
 8010a22:	f8d4 2650 	ldr.w	r2, [r4, #1616]	; 0x650
 8010a26:	f8d4 e6dc 	ldr.w	lr, [r4, #1756]	; 0x6dc
 8010a2a:	921d      	str	r2, [sp, #116]	; 0x74
 8010a2c:	2a00      	cmp	r2, #0
 8010a2e:	f040 837d 	bne.w	801112c <MotionDI_update+0x1cf4>
 8010a32:	f10e 0c01 	add.w	ip, lr, #1
 8010a36:	f8d4 26cc 	ldr.w	r2, [r4, #1740]	; 0x6cc
 8010a3a:	921e      	str	r2, [sp, #120]	; 0x78
 8010a3c:	2a00      	cmp	r2, #0
 8010a3e:	f000 8544 	beq.w	80114ca <MotionDI_update+0x2092>
 8010a42:	ee07 ca90 	vmov	s15, ip
 8010a46:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010a4a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8010a4e:	eec7 5a27 	vdiv.f32	s11, s14, s15
 8010a52:	4f37      	ldr	r7, [pc, #220]	; (8010b30 <MotionDI_update+0x16f8>)
 8010a54:	4a37      	ldr	r2, [pc, #220]	; (8010b34 <MotionDI_update+0x16fc>)
 8010a56:	f8c4 c6dc 	str.w	ip, [r4, #1756]	; 0x6dc
 8010a5a:	463d      	mov	r5, r7
 8010a5c:	4611      	mov	r1, r2
 8010a5e:	4610      	mov	r0, r2
 8010a60:	f5bc 7ffa 	cmp.w	ip, #500	; 0x1f4
 8010a64:	f101 0104 	add.w	r1, r1, #4
 8010a68:	f100 0008 	add.w	r0, r0, #8
 8010a6c:	ecb5 7a01 	vldmia	r5!, {s14}
 8010a70:	ed92 4a00 	vldr	s8, [r2]
 8010a74:	edd1 4a00 	vldr	s9, [r1]
 8010a78:	ed90 5a00 	vldr	s10, [r0]
 8010a7c:	ed95 6a00 	vldr	s12, [r5]
 8010a80:	edd7 6a02 	vldr	s13, [r7, #8]
 8010a84:	ee07 ea90 	vmov	s15, lr
 8010a88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010a8c:	eea7 7a84 	vfma.f32	s14, s15, s8
 8010a90:	eea7 6aa4 	vfma.f32	s12, s15, s9
 8010a94:	eee7 6a85 	vfma.f32	s13, s15, s10
 8010a98:	ee26 6a25 	vmul.f32	s12, s12, s11
 8010a9c:	ee67 7a25 	vmul.f32	s15, s14, s11
 8010aa0:	ee26 7aa5 	vmul.f32	s14, s13, s11
 8010aa4:	ed81 6a00 	vstr	s12, [r1]
 8010aa8:	edc2 7a00 	vstr	s15, [r2]
 8010aac:	ed80 7a00 	vstr	s14, [r0]
 8010ab0:	f47e ad92 	bne.w	800f5d8 <MotionDI_update+0x1a0>
 8010ab4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8010ab6:	b16b      	cbz	r3, 8010ad4 <MotionDI_update+0x169c>
 8010ab8:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8010abc:	ee26 6a26 	vmul.f32	s12, s12, s13
 8010ac0:	ee27 7a26 	vmul.f32	s14, s14, s13
 8010ac4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010ac8:	ed84 6a46 	vstr	s12, [r4, #280]	; 0x118
 8010acc:	ed84 7a47 	vstr	s14, [r4, #284]	; 0x11c
 8010ad0:	edc4 7a45 	vstr	s15, [r4, #276]	; 0x114
 8010ad4:	edd1 6a00 	vldr	s13, [r1]
 8010ad8:	ed90 7a00 	vldr	s14, [r0]
 8010adc:	edd2 7a00 	vldr	s15, [r2]
 8010ae0:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8010ae4:	ee66 6a86 	vmul.f32	s13, s13, s12
 8010ae8:	ee27 7a06 	vmul.f32	s14, s14, s12
 8010aec:	ee67 7a86 	vmul.f32	s15, s15, s12
 8010af0:	edc4 6a55 	vstr	s13, [r4, #340]	; 0x154
 8010af4:	ed84 7a56 	vstr	s14, [r4, #344]	; 0x158
 8010af8:	edc4 7a54 	vstr	s15, [r4, #336]	; 0x150
 8010afc:	2300      	movs	r3, #0
 8010afe:	2500      	movs	r5, #0
 8010b00:	6013      	str	r3, [r2, #0]
 8010b02:	600b      	str	r3, [r1, #0]
 8010b04:	6003      	str	r3, [r0, #0]
 8010b06:	f8c4 56dc 	str.w	r5, [r4, #1756]	; 0x6dc
 8010b0a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8010b0c:	f8c4 56d8 	str.w	r5, [r4, #1752]	; 0x6d8
 8010b10:	f7fe bd5f 	b.w	800f5d2 <MotionDI_update+0x19a>
 8010b14:	20001af4 	.word	0x20001af4
 8010b18:	20001b00 	.word	0x20001b00
 8010b1c:	200010f8 	.word	0x200010f8
 8010b20:	bf333333 	.word	0xbf333333
 8010b24:	3f333333 	.word	0x3f333333
 8010b28:	200008e8 	.word	0x200008e8
 8010b2c:	42652ee1 	.word	0x42652ee1
 8010b30:	20000cec 	.word	0x20000cec
 8010b34:	20001d78 	.word	0x20001d78
 8010b38:	20001adc 	.word	0x20001adc
 8010b3c:	2300      	movs	r3, #0
 8010b3e:	ebb1 0f42 	cmp.w	r1, r2, lsl #1
 8010b42:	f2c0 8328 	blt.w	8011196 <MotionDI_update+0x1d5e>
 8010b46:	f04f 0a00 	mov.w	sl, #0
 8010b4a:	4e5f      	ldr	r6, [pc, #380]	; (8010cc8 <MotionDI_update+0x1890>)
 8010b4c:	f8a4 a088 	strh.w	sl, [r4, #136]	; 0x88
 8010b50:	f1a6 0c1c 	sub.w	ip, r6, #28
 8010b54:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010b58:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8010b5a:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8010b5e:	f1a6 0e64 	sub.w	lr, r6, #100	; 0x64
 8010b62:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8010b66:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8010b6a:	f1a6 0c48 	sub.w	ip, r6, #72	; 0x48
 8010b6e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8010b72:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 8010b76:	2300      	movs	r3, #0
 8010b78:	f04f 0e00 	mov.w	lr, #0
 8010b7c:	f1ba 0f01 	cmp.w	sl, #1
 8010b80:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
 8010b84:	bf98      	it	ls
 8010b86:	f206 660c 	addwls	r6, r6, #1548	; 0x60c
 8010b8a:	f8c4 e054 	str.w	lr, [r4, #84]	; 0x54
 8010b8e:	f8c4 e060 	str.w	lr, [r4, #96]	; 0x60
 8010b92:	f8a4 3050 	strh.w	r3, [r4, #80]	; 0x50
 8010b96:	f8c4 e058 	str.w	lr, [r4, #88]	; 0x58
 8010b9a:	f8c4 e064 	str.w	lr, [r4, #100]	; 0x64
 8010b9e:	f8c4 e05c 	str.w	lr, [r4, #92]	; 0x5c
 8010ba2:	f8c4 e068 	str.w	lr, [r4, #104]	; 0x68
 8010ba6:	8323      	strh	r3, [r4, #24]
 8010ba8:	f8c4 e01c 	str.w	lr, [r4, #28]
 8010bac:	f8c4 e028 	str.w	lr, [r4, #40]	; 0x28
 8010bb0:	f8c4 e020 	str.w	lr, [r4, #32]
 8010bb4:	f8c4 e02c 	str.w	lr, [r4, #44]	; 0x2c
 8010bb8:	f8c4 e024 	str.w	lr, [r4, #36]	; 0x24
 8010bbc:	f8c4 e030 	str.w	lr, [r4, #48]	; 0x30
 8010bc0:	f67e ac6b 	bls.w	800f49a <MotionDI_update+0x62>
 8010bc4:	f894 308a 	ldrb.w	r3, [r4, #138]	; 0x8a
 8010bc8:	ed94 9a0e 	vldr	s18, [r4, #56]	; 0x38
 8010bcc:	edd4 8a0f 	vldr	s17, [r4, #60]	; 0x3c
 8010bd0:	ed94 8a10 	vldr	s16, [r4, #64]	; 0x40
 8010bd4:	2b00      	cmp	r3, #0
 8010bd6:	f000 84cb 	beq.w	8011570 <MotionDI_update+0x2138>
 8010bda:	ee71 1a88 	vadd.f32	s3, s3, s16
 8010bde:	ee72 2a89 	vadd.f32	s5, s5, s18
 8010be2:	ee32 2a28 	vadd.f32	s4, s4, s17
 8010be6:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 8010bea:	ee22 9a88 	vmul.f32	s18, s5, s16
 8010bee:	ee62 8a08 	vmul.f32	s17, s4, s16
 8010bf2:	ee21 8a88 	vmul.f32	s16, s3, s16
 8010bf6:	ed84 9a23 	vstr	s18, [r4, #140]	; 0x8c
 8010bfa:	edc4 8a24 	vstr	s17, [r4, #144]	; 0x90
 8010bfe:	ed84 8a25 	vstr	s16, [r4, #148]	; 0x94
 8010c02:	4e32      	ldr	r6, [pc, #200]	; (8010ccc <MotionDI_update+0x1894>)
 8010c04:	2224      	movs	r2, #36	; 0x24
 8010c06:	f106 0010 	add.w	r0, r6, #16
 8010c0a:	2100      	movs	r1, #0
 8010c0c:	f002 f85e 	bl	8012ccc <memset>
 8010c10:	f894 26c8 	ldrb.w	r2, [r4, #1736]	; 0x6c8
 8010c14:	ed86 9a00 	vstr	s18, [r6]
 8010c18:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8010c1c:	2a01      	cmp	r2, #1
 8010c1e:	edc6 8a01 	vstr	s17, [r6, #4]
 8010c22:	ed86 8a02 	vstr	s16, [r6, #8]
 8010c26:	60f3      	str	r3, [r6, #12]
 8010c28:	61f3      	str	r3, [r6, #28]
 8010c2a:	62f3      	str	r3, [r6, #44]	; 0x2c
 8010c2c:	f240 81c3 	bls.w	8010fb6 <MotionDI_update+0x1b7e>
 8010c30:	2303      	movs	r3, #3
 8010c32:	f1b8 0f01 	cmp.w	r8, #1
 8010c36:	f884 36b8 	strb.w	r3, [r4, #1720]	; 0x6b8
 8010c3a:	bf04      	itt	eq
 8010c3c:	2300      	moveq	r3, #0
 8010c3e:	f884 3180 	strbeq.w	r3, [r4, #384]	; 0x180
 8010c42:	f7fe bc2a 	b.w	800f49a <MotionDI_update+0x62>
 8010c46:	4288      	cmp	r0, r1
 8010c48:	f43e ae68 	beq.w	800f91c <MotionDI_update+0x4e4>
 8010c4c:	7d33      	ldrb	r3, [r6, #20]
 8010c4e:	f50d 7b01 	add.w	fp, sp, #516	; 0x204
 8010c52:	aa58      	add	r2, sp, #352	; 0x160
 8010c54:	9218      	str	r2, [sp, #96]	; 0x60
 8010c56:	aa33      	add	r2, sp, #204	; 0xcc
 8010c58:	921e      	str	r2, [sp, #120]	; 0x78
 8010c5a:	aa65      	add	r2, sp, #404	; 0x194
 8010c5c:	921c      	str	r2, [sp, #112]	; 0x70
 8010c5e:	f50d 7a9e 	add.w	sl, sp, #316	; 0x13c
 8010c62:	edd6 6a07 	vldr	s13, [r6, #28]
 8010c66:	ed96 7a08 	vldr	s14, [r6, #32]
 8010c6a:	edd6 7a06 	vldr	s15, [r6, #24]
 8010c6e:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8010c70:	f8ca 2000 	str.w	r2, [sl]
 8010c74:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 8010c78:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8010c7a:	f884 3684 	strb.w	r3, [r4, #1668]	; 0x684
 8010c7e:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8010c82:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010c86:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 8010c88:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8010c8a:	edc2 6a01 	vstr	s13, [r2, #4]
 8010c8e:	ed82 7a02 	vstr	s14, [r2, #8]
 8010c92:	edc2 7a00 	vstr	s15, [r2]
 8010c96:	f8ca 3004 	str.w	r3, [sl, #4]
 8010c9a:	6b32      	ldr	r2, [r6, #48]	; 0x30
 8010c9c:	6b73      	ldr	r3, [r6, #52]	; 0x34
 8010c9e:	6bb0      	ldr	r0, [r6, #56]	; 0x38
 8010ca0:	f8ca 1008 	str.w	r1, [sl, #8]
 8010ca4:	f8ca 200c 	str.w	r2, [sl, #12]
 8010ca8:	6bf1      	ldr	r1, [r6, #60]	; 0x3c
 8010caa:	6c32      	ldr	r2, [r6, #64]	; 0x40
 8010cac:	f8ca 3010 	str.w	r3, [sl, #16]
 8010cb0:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8010cb2:	4f07      	ldr	r7, [pc, #28]	; (8010cd0 <MotionDI_update+0x1898>)
 8010cb4:	f8ca 0014 	str.w	r0, [sl, #20]
 8010cb8:	f8ca 1018 	str.w	r1, [sl, #24]
 8010cbc:	f8ca 201c 	str.w	r2, [sl, #28]
 8010cc0:	f8ca 3020 	str.w	r3, [sl, #32]
 8010cc4:	f7fe bbde 	b.w	800f484 <MotionDI_update+0x4c>
 8010cc8:	20001704 	.word	0x20001704
 8010ccc:	20001d20 	.word	0x20001d20
 8010cd0:	20001cec 	.word	0x20001cec
 8010cd4:	4ad6      	ldr	r2, [pc, #856]	; (8011030 <MotionDI_update+0x1bf8>)
 8010cd6:	4dd7      	ldr	r5, [pc, #860]	; (8011034 <MotionDI_update+0x1bfc>)
 8010cd8:	af36      	add	r7, sp, #216	; 0xd8
 8010cda:	2300      	movs	r3, #0
 8010cdc:	f5a2 71dc 	sub.w	r1, r2, #440	; 0x1b8
 8010ce0:	a839      	add	r0, sp, #228	; 0xe4
 8010ce2:	e9c7 3300 	strd	r3, r3, [r7]
 8010ce6:	60bb      	str	r3, [r7, #8]
 8010ce8:	f7f7 fad4 	bl	8008294 <rotVect>
 8010cec:	4ad2      	ldr	r2, [pc, #840]	; (8011038 <MotionDI_update+0x1c00>)
 8010cee:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8010cf2:	f5a2 71d6 	sub.w	r1, r2, #428	; 0x1ac
 8010cf6:	4640      	mov	r0, r8
 8010cf8:	f7f7 facc 	bl	8008294 <rotVect>
 8010cfc:	4acf      	ldr	r2, [pc, #828]	; (801103c <MotionDI_update+0x1c04>)
 8010cfe:	a83f      	add	r0, sp, #252	; 0xfc
 8010d00:	f5a2 71d0 	sub.w	r1, r2, #416	; 0x1a0
 8010d04:	f7f7 fac6 	bl	8008294 <rotVect>
 8010d08:	eddd 7a39 	vldr	s15, [sp, #228]	; 0xe4
 8010d0c:	ed9d 7a3a 	vldr	s14, [sp, #232]	; 0xe8
 8010d10:	edd8 9a00 	vldr	s19, [r8]
 8010d14:	ed98 aa01 	vldr	s20, [r8, #4]
 8010d18:	ed9d ba41 	vldr	s22, [sp, #260]	; 0x104
 8010d1c:	ed9d 8a3f 	vldr	s16, [sp, #252]	; 0xfc
 8010d20:	eddd 8a40 	vldr	s17, [sp, #256]	; 0x100
 8010d24:	f895 38e0 	ldrb.w	r3, [r5, #2272]	; 0x8e0
 8010d28:	9327      	str	r3, [sp, #156]	; 0x9c
 8010d2a:	eeb1 ca67 	vneg.f32	s24, s15
 8010d2e:	eef1 ca47 	vneg.f32	s25, s14
 8010d32:	eef1 9a69 	vneg.f32	s19, s19
 8010d36:	eeb1 aa4a 	vneg.f32	s20, s20
 8010d3a:	eef1 ba4b 	vneg.f32	s23, s22
 8010d3e:	ed8d 8a40 	vstr	s16, [sp, #256]	; 0x100
 8010d42:	ed8d ca3a 	vstr	s24, [sp, #232]	; 0xe8
 8010d46:	edcd ca39 	vstr	s25, [sp, #228]	; 0xe4
 8010d4a:	edc8 9a01 	vstr	s19, [r8, #4]
 8010d4e:	ed88 aa00 	vstr	s20, [r8]
 8010d52:	edcd ba41 	vstr	s23, [sp, #260]	; 0x104
 8010d56:	edcd 8a3f 	vstr	s17, [sp, #252]	; 0xfc
 8010d5a:	2b00      	cmp	r3, #0
 8010d5c:	f040 819d 	bne.w	801109a <MotionDI_update+0x1c62>
 8010d60:	eddd aa3b 	vldr	s21, [sp, #236]	; 0xec
 8010d64:	f894 2125 	ldrb.w	r2, [r4, #293]	; 0x125
 8010d68:	f894 3124 	ldrb.w	r3, [r4, #292]	; 0x124
 8010d6c:	49b4      	ldr	r1, [pc, #720]	; (8011040 <MotionDI_update+0x1c08>)
 8010d6e:	edd4 7ab0 	vldr	s15, [r4, #704]	; 0x2c0
 8010d72:	f8d4 e2c4 	ldr.w	lr, [r4, #708]	; 0x2c4
 8010d76:	f8d4 c2c8 	ldr.w	ip, [r4, #712]	; 0x2c8
 8010d7a:	edc4 7ab4 	vstr	s15, [r4, #720]	; 0x2d0
 8010d7e:	ee00 2a10 	vmov	s0, r2
 8010d82:	eeb8 0a40 	vcvt.f32.u32	s0, s0
 8010d86:	f8d4 22bc 	ldr.w	r2, [r4, #700]	; 0x2bc
 8010d8a:	f8c4 22cc 	str.w	r2, [r4, #716]	; 0x2cc
 8010d8e:	ee20 0a09 	vmul.f32	s0, s0, s18
 8010d92:	f043 0302 	orr.w	r3, r3, #2
 8010d96:	f501 7af9 	add.w	sl, r1, #498	; 0x1f2
 8010d9a:	f083 0301 	eor.w	r3, r3, #1
 8010d9e:	22f8      	movs	r2, #248	; 0xf8
 8010da0:	4658      	mov	r0, fp
 8010da2:	ed8d 0a26 	vstr	s0, [sp, #152]	; 0x98
 8010da6:	f884 3124 	strb.w	r3, [r4, #292]	; 0x124
 8010daa:	f8c4 e2d4 	str.w	lr, [r4, #724]	; 0x2d4
 8010dae:	f8c4 c2d8 	str.w	ip, [r4, #728]	; 0x2d8
 8010db2:	f001 ff7d 	bl	8012cb0 <memcpy>
 8010db6:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8010dba:	f8d5 c0c4 	ldr.w	ip, [r5, #196]	; 0xc4
 8010dbe:	f8d5 80c0 	ldr.w	r8, [r5, #192]	; 0xc0
 8010dc2:	edd5 7a2f 	vldr	s15, [r5, #188]	; 0xbc
 8010dc6:	f8cb 202c 	str.w	r2, [fp, #44]	; 0x2c
 8010dca:	f10a 3eff 	add.w	lr, sl, #4294967295
 8010dce:	edcb ca06 	vstr	s25, [fp, #24]
 8010dd2:	ed8b ca07 	vstr	s24, [fp, #28]
 8010dd6:	edcb aa08 	vstr	s21, [fp, #32]
 8010dda:	edcb 8a03 	vstr	s17, [fp, #12]
 8010dde:	ed8b 8a04 	vstr	s16, [fp, #16]
 8010de2:	edcb ba05 	vstr	s23, [fp, #20]
 8010de6:	ed8b aa09 	vstr	s20, [fp, #36]	; 0x24
 8010dea:	edcb 9a0a 	vstr	s19, [fp, #40]	; 0x28
 8010dee:	e9cd ea13 	strd	lr, sl, [sp, #76]	; 0x4c
 8010df2:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8010df4:	4993      	ldr	r1, [pc, #588]	; (8011044 <MotionDI_update+0x1c0c>)
 8010df6:	9210      	str	r2, [sp, #64]	; 0x40
 8010df8:	2300      	movs	r3, #0
 8010dfa:	f1aa 0002 	sub.w	r0, sl, #2
 8010dfe:	9012      	str	r0, [sp, #72]	; 0x48
 8010e00:	9711      	str	r7, [sp, #68]	; 0x44
 8010e02:	f8c4 838c 	str.w	r8, [r4, #908]	; 0x38c
 8010e06:	f8c4 c390 	str.w	ip, [r4, #912]	; 0x390
 8010e0a:	edc4 7ae2 	vstr	s15, [r4, #904]	; 0x388
 8010e0e:	f8c4 3274 	str.w	r3, [r4, #628]	; 0x274
 8010e12:	f8c4 3278 	str.w	r3, [r4, #632]	; 0x278
 8010e16:	f8c4 327c 	str.w	r3, [r4, #636]	; 0x27c
 8010e1a:	9115      	str	r1, [sp, #84]	; 0x54
 8010e1c:	edd4 3a47 	vldr	s7, [r4, #284]	; 0x11c
 8010e20:	ed94 3a46 	vldr	s6, [r4, #280]	; 0x118
 8010e24:	edd4 2a45 	vldr	s5, [r4, #276]	; 0x114
 8010e28:	edcd 3a25 	vstr	s7, [sp, #148]	; 0x94
 8010e2c:	f5aa 7395 	sub.w	r3, sl, #298	; 0x12a
 8010e30:	ed8d 3a24 	vstr	s6, [sp, #144]	; 0x90
 8010e34:	edcd 2a23 	vstr	s5, [sp, #140]	; 0x8c
 8010e38:	ed94 2a3e 	vldr	s4, [r4, #248]	; 0xf8
 8010e3c:	edd4 1a3d 	vldr	s3, [r4, #244]	; 0xf4
 8010e40:	ed94 1a3c 	vldr	s2, [r4, #240]	; 0xf0
 8010e44:	edd4 0a3b 	vldr	s1, [r4, #236]	; 0xec
 8010e48:	930f      	str	r3, [sp, #60]	; 0x3c
 8010e4a:	f8d4 010c 	ldr.w	r0, [r4, #268]	; 0x10c
 8010e4e:	ed8d 2a22 	vstr	s4, [sp, #136]	; 0x88
 8010e52:	f50d 788c 	add.w	r8, sp, #280	; 0x118
 8010e56:	edcd 1a21 	vstr	s3, [sp, #132]	; 0x84
 8010e5a:	ed8d 1a20 	vstr	s2, [sp, #128]	; 0x80
 8010e5e:	edcd 0a1f 	vstr	s1, [sp, #124]	; 0x7c
 8010e62:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8010e66:	f7ef fb13 	bl	8000490 <__aeabi_f2d>
 8010e6a:	4602      	mov	r2, r0
 8010e6c:	460b      	mov	r3, r1
 8010e6e:	f894 0106 	ldrb.w	r0, [r4, #262]	; 0x106
 8010e72:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8010e76:	f7ef fae9 	bl	800044c <__aeabi_ui2d>
 8010e7a:	460b      	mov	r3, r1
 8010e7c:	f894 1104 	ldrb.w	r1, [r4, #260]	; 0x104
 8010e80:	9108      	str	r1, [sp, #32]
 8010e82:	f894 1103 	ldrb.w	r1, [r4, #259]	; 0x103
 8010e86:	9107      	str	r1, [sp, #28]
 8010e88:	f894 1102 	ldrb.w	r1, [r4, #258]	; 0x102
 8010e8c:	9106      	str	r1, [sp, #24]
 8010e8e:	f894 1101 	ldrb.w	r1, [r4, #257]	; 0x101
 8010e92:	9105      	str	r1, [sp, #20]
 8010e94:	f894 1100 	ldrb.w	r1, [r4, #256]	; 0x100
 8010e98:	9104      	str	r1, [sp, #16]
 8010e9a:	4602      	mov	r2, r0
 8010e9c:	f8d4 00fc 	ldr.w	r0, [r4, #252]	; 0xfc
 8010ea0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8010ea4:	f7ef faf4 	bl	8000490 <__aeabi_f2d>
 8010ea8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010eaa:	9300      	str	r3, [sp, #0]
 8010eac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010eb0:	a99c      	add	r1, sp, #624	; 0x270
 8010eb2:	ab8d      	add	r3, sp, #564	; 0x234
 8010eb4:	aa87      	add	r2, sp, #540	; 0x21c
 8010eb6:	a8a3      	add	r0, sp, #652	; 0x28c
 8010eb8:	9101      	str	r1, [sp, #4]
 8010eba:	ed9d 0a26 	vldr	s0, [sp, #152]	; 0x98
 8010ebe:	991a      	ldr	r1, [sp, #104]	; 0x68
 8010ec0:	eddd 3a25 	vldr	s7, [sp, #148]	; 0x94
 8010ec4:	ed9d 3a24 	vldr	s6, [sp, #144]	; 0x90
 8010ec8:	eddd 2a23 	vldr	s5, [sp, #140]	; 0x8c
 8010ecc:	ed9d 2a22 	vldr	s4, [sp, #136]	; 0x88
 8010ed0:	eddd 1a21 	vldr	s3, [sp, #132]	; 0x84
 8010ed4:	ed9d 1a20 	vldr	s2, [sp, #128]	; 0x80
 8010ed8:	eddd 0a1f 	vldr	s1, [sp, #124]	; 0x7c
 8010edc:	f7fd fd0e 	bl	800e8fc <SpacePointAlgorithm.isra.0>
 8010ee0:	46d4      	mov	ip, sl
 8010ee2:	f8d5 10c8 	ldr.w	r1, [r5, #200]	; 0xc8
 8010ee6:	f894 3436 	ldrb.w	r3, [r4, #1078]	; 0x436
 8010eea:	f84c 1f02 	str.w	r1, [ip, #2]!
 8010eee:	f10a 0106 	add.w	r1, sl, #6
 8010ef2:	f10a 0a0a 	add.w	sl, sl, #10
 8010ef6:	f8d5 00f0 	ldr.w	r0, [r5, #240]	; 0xf0
 8010efa:	f8d5 2118 	ldr.w	r2, [r5, #280]	; 0x118
 8010efe:	6008      	str	r0, [r1, #0]
 8010f00:	2b01      	cmp	r3, #1
 8010f02:	f8ca 2000 	str.w	r2, [sl]
 8010f06:	f8d8 e000 	ldr.w	lr, [r8]
 8010f0a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8010f0e:	f8d8 1008 	ldr.w	r1, [r8, #8]
 8010f12:	f8d8 200c 	ldr.w	r2, [r8, #12]
 8010f16:	f000 830c 	beq.w	8011532 <MotionDI_update+0x20fa>
 8010f1a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8010f1c:	3b01      	subs	r3, #1
 8010f1e:	b2db      	uxtb	r3, r3
 8010f20:	2b08      	cmp	r3, #8
 8010f22:	bf98      	it	ls
 8010f24:	f885 38e0 	strbls.w	r3, [r5, #2272]	; 0x8e0
 8010f28:	eddf 7a47 	vldr	s15, [pc, #284]	; 8011048 <MotionDI_update+0x1c10>
 8010f2c:	ed97 6a00 	vldr	s12, [r7]
 8010f30:	edd7 6a01 	vldr	s13, [r7, #4]
 8010f34:	ed97 7a02 	vldr	s14, [r7, #8]
 8010f38:	f894 3435 	ldrb.w	r3, [r4, #1077]	; 0x435
 8010f3c:	ee26 5a27 	vmul.f32	s10, s12, s15
 8010f40:	ee66 5aa7 	vmul.f32	s11, s13, s15
 8010f44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010f48:	ed84 5aac 	vstr	s10, [r4, #688]	; 0x2b0
 8010f4c:	edc4 5aad 	vstr	s11, [r4, #692]	; 0x2b4
 8010f50:	edc4 7aae 	vstr	s15, [r4, #696]	; 0x2b8
 8010f54:	2b00      	cmp	r3, #0
 8010f56:	d07f      	beq.n	8011058 <MotionDI_update+0x1c20>
 8010f58:	f894 36ed 	ldrb.w	r3, [r4, #1773]	; 0x6ed
 8010f5c:	2b09      	cmp	r3, #9
 8010f5e:	f200 8144 	bhi.w	80111ea <MotionDI_update+0x1db2>
 8010f62:	3301      	adds	r3, #1
 8010f64:	f884 36ed 	strb.w	r3, [r4, #1773]	; 0x6ed
 8010f68:	e078      	b.n	801105c <MotionDI_update+0x1c24>
 8010f6a:	f8d6 3464 	ldr.w	r3, [r6, #1124]	; 0x464
 8010f6e:	fb03 f301 	mul.w	r3, r3, r1
 8010f72:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8010f76:	bf34      	ite	cc
 8010f78:	2300      	movcc	r3, #0
 8010f7a:	2301      	movcs	r3, #1
 8010f7c:	f7fe bccb 	b.w	800f916 <MotionDI_update+0x4de>
 8010f80:	4b32      	ldr	r3, [pc, #200]	; (801104c <MotionDI_update+0x1c14>)
 8010f82:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8010f84:	9200      	str	r2, [sp, #0]
 8010f86:	4651      	mov	r1, sl
 8010f88:	f1a3 020c 	sub.w	r2, r3, #12
 8010f8c:	4618      	mov	r0, r3
 8010f8e:	eeb0 0a49 	vmov.f32	s0, s18
 8010f92:	f7f8 f8df 	bl	8009154 <SpacePointGyroProp>
 8010f96:	f7ff bbad 	b.w	80106f4 <MotionDI_update+0x12bc>
 8010f9a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8010f9c:	9200      	str	r2, [sp, #0]
 8010f9e:	f108 0378 	add.w	r3, r8, #120	; 0x78
 8010fa2:	eeb0 0a49 	vmov.f32	s0, s18
 8010fa6:	4651      	mov	r1, sl
 8010fa8:	4618      	mov	r0, r3
 8010faa:	f108 026c 	add.w	r2, r8, #108	; 0x6c
 8010fae:	f7f8 f8d1 	bl	8009154 <SpacePointGyroProp>
 8010fb2:	f7ff ba6b 	b.w	801048c <MotionDI_update+0x1054>
 8010fb6:	3201      	adds	r2, #1
 8010fb8:	2302      	movs	r3, #2
 8010fba:	f884 26c8 	strb.w	r2, [r4, #1736]	; 0x6c8
 8010fbe:	f884 36b8 	strb.w	r3, [r4, #1720]	; 0x6b8
 8010fc2:	f7fe ba6a 	b.w	800f49a <MotionDI_update+0x62>
 8010fc6:	f884 36ec 	strb.w	r3, [r4, #1772]	; 0x6ec
 8010fca:	f894 3160 	ldrb.w	r3, [r4, #352]	; 0x160
 8010fce:	f083 0302 	eor.w	r3, r3, #2
 8010fd2:	f884 3160 	strb.w	r3, [r4, #352]	; 0x160
 8010fd6:	f7fe bb08 	b.w	800f5ea <MotionDI_update+0x1b2>
 8010fda:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8010fde:	eddd aa3e 	vldr	s21, [sp, #248]	; 0xf8
 8010fe2:	ed9f ba1b 	vldr	s22, [pc, #108]	; 8011050 <MotionDI_update+0x1c18>
 8010fe6:	4d1b      	ldr	r5, [pc, #108]	; (8011054 <MotionDI_update+0x1c1c>)
 8010fe8:	eee7 7a07 	vfma.f32	s15, s14, s14
 8010fec:	eeea 7aaa 	vfma.f32	s15, s21, s21
 8010ff0:	ee17 0a90 	vmov	r0, s15
 8010ff4:	f7ef fa4c 	bl	8000490 <__aeabi_f2d>
 8010ff8:	ec41 0b10 	vmov	d0, r0, r1
 8010ffc:	f002 f848 	bl	8013090 <sqrt>
 8011000:	ec51 0b10 	vmov	r0, r1, d0
 8011004:	f7ef fd94 	bl	8000b30 <__aeabi_d2f>
 8011008:	ee07 0a90 	vmov	s15, r0
 801100c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8011010:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8011014:	ee2a aa27 	vmul.f32	s20, s20, s15
 8011018:	ee69 9aa7 	vmul.f32	s19, s19, s15
 801101c:	ee6a aaa7 	vmul.f32	s21, s21, s15
 8011020:	ed8d aa3c 	vstr	s20, [sp, #240]	; 0xf0
 8011024:	edcd 9a3d 	vstr	s19, [sp, #244]	; 0xf4
 8011028:	edcd aa3e 	vstr	s21, [sp, #248]	; 0xf8
 801102c:	e404      	b.n	8010838 <MotionDI_update+0x1400>
 801102e:	bf00      	nop
 8011030:	200018f4 	.word	0x200018f4
 8011034:	20000000 	.word	0x20000000
 8011038:	20001900 	.word	0x20001900
 801103c:	200018e8 	.word	0x200018e8
 8011040:	200018dc 	.word	0x200018dc
 8011044:	20000010 	.word	0x20000010
 8011048:	42652ee1 	.word	0x42652ee1
 801104c:	20001954 	.word	0x20001954
 8011050:	bf3504f3 	.word	0xbf3504f3
 8011054:	3f3504f3 	.word	0x3f3504f3
 8011058:	f884 36ed 	strb.w	r3, [r4, #1773]	; 0x6ed
 801105c:	4bc0      	ldr	r3, [pc, #768]	; (8011360 <MotionDI_update+0x1f28>)
 801105e:	f8d5 10bc 	ldr.w	r1, [r5, #188]	; 0xbc
 8011062:	f8d5 00c4 	ldr.w	r0, [r5, #196]	; 0xc4
 8011066:	6098      	str	r0, [r3, #8]
 8011068:	f894 2124 	ldrb.w	r2, [r4, #292]	; 0x124
 801106c:	f843 1b04 	str.w	r1, [r3], #4
 8011070:	f8d5 10c0 	ldr.w	r1, [r5, #192]	; 0xc0
 8011074:	6019      	str	r1, [r3, #0]
 8011076:	f8d5 70a4 	ldr.w	r7, [r5, #164]	; 0xa4
 801107a:	f8d5 00a8 	ldr.w	r0, [r5, #168]	; 0xa8
 801107e:	f8d5 10ac 	ldr.w	r1, [r5, #172]	; 0xac
 8011082:	f8c4 73e8 	str.w	r7, [r4, #1000]	; 0x3e8
 8011086:	f082 0302 	eor.w	r3, r2, #2
 801108a:	f884 3124 	strb.w	r3, [r4, #292]	; 0x124
 801108e:	f8c4 03ec 	str.w	r0, [r4, #1004]	; 0x3ec
 8011092:	f8c4 13f0 	str.w	r1, [r4, #1008]	; 0x3f0
 8011096:	f7fe bab1 	b.w	800f5fc <MotionDI_update+0x1c4>
 801109a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 801109e:	eddd aa3b 	vldr	s21, [sp, #236]	; 0xec
 80110a2:	eee7 7a07 	vfma.f32	s15, s14, s14
 80110a6:	eeb7 da00 	vmov.f32	s26, #112	; 0x3f800000  1.0
 80110aa:	eeea 7aaa 	vfma.f32	s15, s21, s21
 80110ae:	ee17 0a90 	vmov	r0, s15
 80110b2:	f7ef f9ed 	bl	8000490 <__aeabi_f2d>
 80110b6:	ec41 0b10 	vmov	d0, r0, r1
 80110ba:	f001 ffe9 	bl	8013090 <sqrt>
 80110be:	ec51 0b10 	vmov	r0, r1, d0
 80110c2:	f7ef fd35 	bl	8000b30 <__aeabi_d2f>
 80110c6:	ee07 0a90 	vmov	s15, r0
 80110ca:	ee8d 7a27 	vdiv.f32	s14, s26, s15
 80110ce:	ee68 7a08 	vmul.f32	s15, s16, s16
 80110d2:	ee6c ca87 	vmul.f32	s25, s25, s14
 80110d6:	eee8 7aa8 	vfma.f32	s15, s17, s17
 80110da:	ee2c ca07 	vmul.f32	s24, s24, s14
 80110de:	eeeb 7a0b 	vfma.f32	s15, s22, s22
 80110e2:	ee6a aa87 	vmul.f32	s21, s21, s14
 80110e6:	ee17 0a90 	vmov	r0, s15
 80110ea:	edcd ca39 	vstr	s25, [sp, #228]	; 0xe4
 80110ee:	ed8d ca3a 	vstr	s24, [sp, #232]	; 0xe8
 80110f2:	edcd aa3b 	vstr	s21, [sp, #236]	; 0xec
 80110f6:	f7ef f9cb 	bl	8000490 <__aeabi_f2d>
 80110fa:	ec41 0b10 	vmov	d0, r0, r1
 80110fe:	f001 ffc7 	bl	8013090 <sqrt>
 8011102:	ec51 0b10 	vmov	r0, r1, d0
 8011106:	f7ef fd13 	bl	8000b30 <__aeabi_d2f>
 801110a:	ee07 0a90 	vmov	s15, r0
 801110e:	eecd 7a27 	vdiv.f32	s15, s26, s15
 8011112:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8011116:	ee28 8a27 	vmul.f32	s16, s16, s15
 801111a:	ee6b baa7 	vmul.f32	s23, s23, s15
 801111e:	edcd 8a3f 	vstr	s17, [sp, #252]	; 0xfc
 8011122:	ed8d 8a40 	vstr	s16, [sp, #256]	; 0x100
 8011126:	edcd ba41 	vstr	s23, [sp, #260]	; 0x104
 801112a:	e61b      	b.n	8010d64 <MotionDI_update+0x192c>
 801112c:	f10e 0c01 	add.w	ip, lr, #1
 8011130:	ee07 ca90 	vmov	s15, ip
 8011134:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011138:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 801113c:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8011140:	4d88      	ldr	r5, [pc, #544]	; (8011364 <MotionDI_update+0x1f2c>)
 8011142:	4628      	mov	r0, r5
 8011144:	f206 4284 	addw	r2, r6, #1156	; 0x484
 8011148:	f506 6191 	add.w	r1, r6, #1160	; 0x488
 801114c:	ecf0 6a01 	vldmia	r0!, {s13}
 8011150:	ed92 4a00 	vldr	s8, [r2]
 8011154:	ed90 7a00 	vldr	s14, [r0]
 8011158:	edd1 4a00 	vldr	s9, [r1]
 801115c:	edd5 7a02 	vldr	s15, [r5, #8]
 8011160:	ee05 ea90 	vmov	s11, lr
 8011164:	f206 408c 	addw	r0, r6, #1164	; 0x48c
 8011168:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 801116c:	ed90 5a00 	vldr	s10, [r0]
 8011170:	eee5 6a84 	vfma.f32	s13, s11, s8
 8011174:	eea5 7aa4 	vfma.f32	s14, s11, s9
 8011178:	eee5 7a85 	vfma.f32	s15, s11, s10
 801117c:	ee66 6a86 	vmul.f32	s13, s13, s12
 8011180:	ee27 7a06 	vmul.f32	s14, s14, s12
 8011184:	ee67 7a86 	vmul.f32	s15, s15, s12
 8011188:	edc2 6a00 	vstr	s13, [r2]
 801118c:	ed81 7a00 	vstr	s14, [r1]
 8011190:	edc0 7a00 	vstr	s15, [r0]
 8011194:	e44f      	b.n	8010a36 <MotionDI_update+0x15fe>
 8011196:	3a01      	subs	r2, #1
 8011198:	ee07 2a90 	vmov	s15, r2
 801119c:	ee28 6a06 	vmul.f32	s12, s16, s12
 80111a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80111a4:	ed94 7a00 	vldr	s14, [r4]
 80111a8:	eec6 5a27 	vdiv.f32	s11, s12, s15
 80111ac:	eef4 5ac7 	vcmpe.f32	s11, s14
 80111b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111b4:	f57f acc7 	bpl.w	8010b46 <MotionDI_update+0x170e>
 80111b8:	edd4 7a03 	vldr	s15, [r4, #12]
 80111bc:	eef4 6ae7 	vcmpe.f32	s13, s15
 80111c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111c4:	f57f acbf 	bpl.w	8010b46 <MotionDI_update+0x170e>
 80111c8:	2b00      	cmp	r3, #0
 80111ca:	f43f acbc 	beq.w	8010b46 <MotionDI_update+0x170e>
 80111ce:	f8b4 3088 	ldrh.w	r3, [r4, #136]	; 0x88
 80111d2:	3301      	adds	r3, #1
 80111d4:	fa1f fa83 	uxth.w	sl, r3
 80111d8:	e4b7      	b.n	8010b4a <MotionDI_update+0x1712>
 80111da:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80111dc:	ed83 6a22 	vstr	s12, [r3, #136]	; 0x88
 80111e0:	edc3 6a23 	vstr	s13, [r3, #140]	; 0x8c
 80111e4:	ed83 7a24 	vstr	s14, [r3, #144]	; 0x90
 80111e8:	e6ef      	b.n	8010fca <MotionDI_update+0x1b92>
 80111ea:	ed84 6af1 	vstr	s12, [r4, #964]	; 0x3c4
 80111ee:	edc4 6af2 	vstr	s13, [r4, #968]	; 0x3c8
 80111f2:	ed84 7af3 	vstr	s14, [r4, #972]	; 0x3cc
 80111f6:	e731      	b.n	801105c <MotionDI_update+0x1c24>
 80111f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80111fc:	6572      	str	r2, [r6, #84]	; 0x54
 80111fe:	f8a6 3058 	strh.w	r3, [r6, #88]	; 0x58
 8011202:	f7fe bb9f 	b.w	800f944 <MotionDI_update+0x50c>
 8011206:	e9dd 701c 	ldrd	r7, r0, [sp, #112]	; 0x70
 801120a:	f8d8 3088 	ldr.w	r3, [r8, #136]	; 0x88
 801120e:	f8d8 108c 	ldr.w	r1, [r8, #140]	; 0x8c
 8011212:	f8c8 3098 	str.w	r3, [r8, #152]	; 0x98
 8011216:	f8d8 3090 	ldr.w	r3, [r8, #144]	; 0x90
 801121a:	f8d8 6094 	ldr.w	r6, [r8, #148]	; 0x94
 801121e:	f8c8 109c 	str.w	r1, [r8, #156]	; 0x9c
 8011222:	f8c8 30a0 	str.w	r3, [r8, #160]	; 0xa0
 8011226:	4950      	ldr	r1, [pc, #320]	; (8011368 <MotionDI_update+0x1f30>)
 8011228:	f8c8 60a4 	str.w	r6, [r8, #164]	; 0xa4
 801122c:	f042 0301 	orr.w	r3, r2, #1
 8011230:	463a      	mov	r2, r7
 8011232:	f884 3160 	strb.w	r3, [r4, #352]	; 0x160
 8011236:	f7f7 fa35 	bl	80086a4 <m_qmult_eml>
 801123a:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
 801123c:	494b      	ldr	r1, [pc, #300]	; (801136c <MotionDI_update+0x1f34>)
 801123e:	462a      	mov	r2, r5
 8011240:	f101 0040 	add.w	r0, r1, #64	; 0x40
 8011244:	f7f7 fa2e 	bl	80086a4 <m_qmult_eml>
 8011248:	4629      	mov	r1, r5
 801124a:	4638      	mov	r0, r7
 801124c:	f7f7 fa2a 	bl	80086a4 <m_qmult_eml>
 8011250:	ed95 9a01 	vldr	s18, [r5, #4]
 8011254:	edd5 9a00 	vldr	s19, [r5]
 8011258:	edd5 8a02 	vldr	s17, [r5, #8]
 801125c:	ed95 8a03 	vldr	s16, [r5, #12]
 8011260:	ee69 7a09 	vmul.f32	s15, s18, s18
 8011264:	eee9 7aa9 	vfma.f32	s15, s19, s19
 8011268:	eee8 7aa8 	vfma.f32	s15, s17, s17
 801126c:	eee8 7a08 	vfma.f32	s15, s16, s16
 8011270:	ee17 0a90 	vmov	r0, s15
 8011274:	f7ef f90c 	bl	8000490 <__aeabi_f2d>
 8011278:	ec41 0b10 	vmov	d0, r0, r1
 801127c:	f001 ff08 	bl	8013090 <sqrt>
 8011280:	ec51 0b10 	vmov	r0, r1, d0
 8011284:	f7ef fc54 	bl	8000b30 <__aeabi_d2f>
 8011288:	f894 3161 	ldrb.w	r3, [r4, #353]	; 0x161
 801128c:	ed98 6a33 	vldr	s12, [r8, #204]	; 0xcc
 8011290:	edd8 6a32 	vldr	s13, [r8, #200]	; 0xc8
 8011294:	edd8 4a34 	vldr	s9, [r8, #208]	; 0xd0
 8011298:	f8d8 10ac 	ldr.w	r1, [r8, #172]	; 0xac
 801129c:	f8d8 20b0 	ldr.w	r2, [r8, #176]	; 0xb0
 80112a0:	f8c8 10bc 	str.w	r1, [r8, #188]	; 0xbc
 80112a4:	ee07 3a10 	vmov	s14, r3
 80112a8:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80112ac:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 80112b0:	eec5 7a07 	vdiv.f32	s15, s10, s14
 80112b4:	f8d8 30a8 	ldr.w	r3, [r8, #168]	; 0xa8
 80112b8:	f8c8 30b8 	str.w	r3, [r8, #184]	; 0xb8
 80112bc:	f8d8 30b4 	ldr.w	r3, [r8, #180]	; 0xb4
 80112c0:	f8c8 20c0 	str.w	r2, [r8, #192]	; 0xc0
 80112c4:	f8c8 30c4 	str.w	r3, [r8, #196]	; 0xc4
 80112c8:	ee07 0a10 	vmov	s14, r0
 80112cc:	eec5 5a07 	vdiv.f32	s11, s10, s14
 80112d0:	ee27 6a86 	vmul.f32	s12, s15, s12
 80112d4:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80112d8:	ee26 7a06 	vmul.f32	s14, s12, s12
 80112dc:	ee67 7aa4 	vmul.f32	s15, s15, s9
 80112e0:	eea6 7aa6 	vfma.f32	s14, s13, s13
 80112e4:	ee69 9aa5 	vmul.f32	s19, s19, s11
 80112e8:	eea7 7aa7 	vfma.f32	s14, s15, s15
 80112ec:	ee29 9a25 	vmul.f32	s18, s18, s11
 80112f0:	ee68 8aa5 	vmul.f32	s17, s17, s11
 80112f4:	ee28 8a25 	vmul.f32	s16, s16, s11
 80112f8:	eeb4 7ac5 	vcmpe.f32	s14, s10
 80112fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011300:	ed88 6a37 	vstr	s12, [r8, #220]	; 0xdc
 8011304:	edc8 6a36 	vstr	s13, [r8, #216]	; 0xd8
 8011308:	edc8 7a38 	vstr	s15, [r8, #224]	; 0xe0
 801130c:	edc5 9a00 	vstr	s19, [r5]
 8011310:	edc8 9a1e 	vstr	s19, [r8, #120]	; 0x78
 8011314:	ed85 9a01 	vstr	s18, [r5, #4]
 8011318:	ed88 9a1f 	vstr	s18, [r8, #124]	; 0x7c
 801131c:	edc5 8a02 	vstr	s17, [r5, #8]
 8011320:	edc8 8a20 	vstr	s17, [r8, #128]	; 0x80
 8011324:	ed85 8a03 	vstr	s16, [r5, #12]
 8011328:	ed88 8a21 	vstr	s16, [r8, #132]	; 0x84
 801132c:	f100 846a 	bmi.w	8011c04 <MotionDI_update+0x27cc>
 8011330:	2000      	movs	r0, #0
 8011332:	2300      	movs	r3, #0
 8011334:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8011338:	f8c8 00e4 	str.w	r0, [r8, #228]	; 0xe4
 801133c:	f8c8 30a8 	str.w	r3, [r8, #168]	; 0xa8
 8011340:	f8c8 30ac 	str.w	r3, [r8, #172]	; 0xac
 8011344:	f8c8 30b0 	str.w	r3, [r8, #176]	; 0xb0
 8011348:	f8c8 30e8 	str.w	r3, [r8, #232]	; 0xe8
 801134c:	f8c8 30ec 	str.w	r3, [r8, #236]	; 0xec
 8011350:	f8c8 30f0 	str.w	r3, [r8, #240]	; 0xf0
 8011354:	f8c8 20b4 	str.w	r2, [r8, #180]	; 0xb4
 8011358:	f8c8 20f4 	str.w	r2, [r8, #244]	; 0xf4
 801135c:	f7ff b8d1 	b.w	8010502 <MotionDI_update+0x10ca>
 8011360:	20001a98 	.word	0x20001a98
 8011364:	20000414 	.word	0x20000414
 8011368:	20001b84 	.word	0x20001b84
 801136c:	20001b64 	.word	0x20001b64
 8011370:	e9dd 701c 	ldrd	r7, r0, [sp, #112]	; 0x70
 8011374:	f8d4 32cc 	ldr.w	r3, [r4, #716]	; 0x2cc
 8011378:	f8d4 12d0 	ldr.w	r1, [r4, #720]	; 0x2d0
 801137c:	f8c4 32dc 	str.w	r3, [r4, #732]	; 0x2dc
 8011380:	f8d4 32d4 	ldr.w	r3, [r4, #724]	; 0x2d4
 8011384:	f8d4 62d8 	ldr.w	r6, [r4, #728]	; 0x2d8
 8011388:	f8c4 12e0 	str.w	r1, [r4, #736]	; 0x2e0
 801138c:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 8011390:	49a2      	ldr	r1, [pc, #648]	; (801161c <MotionDI_update+0x21e4>)
 8011392:	f8c4 62e8 	str.w	r6, [r4, #744]	; 0x2e8
 8011396:	f042 0301 	orr.w	r3, r2, #1
 801139a:	463a      	mov	r2, r7
 801139c:	f884 3124 	strb.w	r3, [r4, #292]	; 0x124
 80113a0:	f7f7 f980 	bl	80086a4 <m_qmult_eml>
 80113a4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
 80113a6:	499e      	ldr	r1, [pc, #632]	; (8011620 <MotionDI_update+0x21e8>)
 80113a8:	462a      	mov	r2, r5
 80113aa:	f101 0040 	add.w	r0, r1, #64	; 0x40
 80113ae:	f7f7 f979 	bl	80086a4 <m_qmult_eml>
 80113b2:	4629      	mov	r1, r5
 80113b4:	4638      	mov	r0, r7
 80113b6:	f7f7 f975 	bl	80086a4 <m_qmult_eml>
 80113ba:	edd5 9a01 	vldr	s19, [r5, #4]
 80113be:	ed95 aa00 	vldr	s20, [r5]
 80113c2:	edd5 8a02 	vldr	s17, [r5, #8]
 80113c6:	ed95 8a03 	vldr	s16, [r5, #12]
 80113ca:	ee69 7aa9 	vmul.f32	s15, s19, s19
 80113ce:	eeea 7a0a 	vfma.f32	s15, s20, s20
 80113d2:	eee8 7aa8 	vfma.f32	s15, s17, s17
 80113d6:	eee8 7a08 	vfma.f32	s15, s16, s16
 80113da:	ee17 0a90 	vmov	r0, s15
 80113de:	f7ef f857 	bl	8000490 <__aeabi_f2d>
 80113e2:	ec41 0b10 	vmov	d0, r0, r1
 80113e6:	f001 fe53 	bl	8013090 <sqrt>
 80113ea:	ec51 0b10 	vmov	r0, r1, d0
 80113ee:	f7ef fb9f 	bl	8000b30 <__aeabi_d2f>
 80113f2:	f894 3125 	ldrb.w	r3, [r4, #293]	; 0x125
 80113f6:	ed94 6ac4 	vldr	s12, [r4, #784]	; 0x310
 80113fa:	edd4 6ac3 	vldr	s13, [r4, #780]	; 0x30c
 80113fe:	edd4 4ac5 	vldr	s9, [r4, #788]	; 0x314
 8011402:	f8d4 12f0 	ldr.w	r1, [r4, #752]	; 0x2f0
 8011406:	f8d4 22f4 	ldr.w	r2, [r4, #756]	; 0x2f4
 801140a:	f8c4 1300 	str.w	r1, [r4, #768]	; 0x300
 801140e:	ee07 3a10 	vmov	s14, r3
 8011412:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8011416:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 801141a:	eec5 7a07 	vdiv.f32	s15, s10, s14
 801141e:	f8d4 32ec 	ldr.w	r3, [r4, #748]	; 0x2ec
 8011422:	f8c4 32fc 	str.w	r3, [r4, #764]	; 0x2fc
 8011426:	f8d4 32f8 	ldr.w	r3, [r4, #760]	; 0x2f8
 801142a:	f8c4 2304 	str.w	r2, [r4, #772]	; 0x304
 801142e:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
 8011432:	ee07 0a10 	vmov	s14, r0
 8011436:	eec5 5a07 	vdiv.f32	s11, s10, s14
 801143a:	ee27 6a86 	vmul.f32	s12, s15, s12
 801143e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8011442:	ee26 7a06 	vmul.f32	s14, s12, s12
 8011446:	ee67 7aa4 	vmul.f32	s15, s15, s9
 801144a:	eea6 7aa6 	vfma.f32	s14, s13, s13
 801144e:	ee25 aa8a 	vmul.f32	s20, s11, s20
 8011452:	eea7 7aa7 	vfma.f32	s14, s15, s15
 8011456:	ee65 9aa9 	vmul.f32	s19, s11, s19
 801145a:	ee65 8aa8 	vmul.f32	s17, s11, s17
 801145e:	ee28 8a25 	vmul.f32	s16, s16, s11
 8011462:	eeb4 7ac5 	vcmpe.f32	s14, s10
 8011466:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801146a:	ed84 6ac8 	vstr	s12, [r4, #800]	; 0x320
 801146e:	edc4 6ac7 	vstr	s13, [r4, #796]	; 0x31c
 8011472:	edc4 7ac9 	vstr	s15, [r4, #804]	; 0x324
 8011476:	ed85 aa00 	vstr	s20, [r5]
 801147a:	ed84 aaaf 	vstr	s20, [r4, #700]	; 0x2bc
 801147e:	edc5 9a01 	vstr	s19, [r5, #4]
 8011482:	edc4 9ab0 	vstr	s19, [r4, #704]	; 0x2c0
 8011486:	edc5 8a02 	vstr	s17, [r5, #8]
 801148a:	edc4 8ab1 	vstr	s17, [r4, #708]	; 0x2c4
 801148e:	ed85 8a03 	vstr	s16, [r5, #12]
 8011492:	ed84 8ab2 	vstr	s16, [r4, #712]	; 0x2c8
 8011496:	f100 83c5 	bmi.w	8011c24 <MotionDI_update+0x27ec>
 801149a:	2000      	movs	r0, #0
 801149c:	2300      	movs	r3, #0
 801149e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80114a2:	f8c4 0328 	str.w	r0, [r4, #808]	; 0x328
 80114a6:	f8c4 32ec 	str.w	r3, [r4, #748]	; 0x2ec
 80114aa:	f8c4 32f0 	str.w	r3, [r4, #752]	; 0x2f0
 80114ae:	f8c4 32f4 	str.w	r3, [r4, #756]	; 0x2f4
 80114b2:	f8c4 332c 	str.w	r3, [r4, #812]	; 0x32c
 80114b6:	f8c4 3330 	str.w	r3, [r4, #816]	; 0x330
 80114ba:	f8c4 3334 	str.w	r3, [r4, #820]	; 0x334
 80114be:	f8c4 22f8 	str.w	r2, [r4, #760]	; 0x2f8
 80114c2:	f8c4 2338 	str.w	r2, [r4, #824]	; 0x338
 80114c6:	f7ff b94a 	b.w	801075e <MotionDI_update+0x1326>
 80114ca:	f5bc 7ffa 	cmp.w	ip, #500	; 0x1f4
 80114ce:	f8c4 c6dc 	str.w	ip, [r4, #1756]	; 0x6dc
 80114d2:	f47e a886 	bne.w	800f5e2 <MotionDI_update+0x1aa>
 80114d6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80114d8:	2b00      	cmp	r3, #0
 80114da:	f040 84e4 	bne.w	8011ea6 <MotionDI_update+0x2a6e>
 80114de:	4a51      	ldr	r2, [pc, #324]	; (8011624 <MotionDI_update+0x21ec>)
 80114e0:	1d11      	adds	r1, r2, #4
 80114e2:	f102 0008 	add.w	r0, r2, #8
 80114e6:	f7ff bb09 	b.w	8010afc <MotionDI_update+0x16c4>
 80114ea:	2300      	movs	r3, #0
 80114ec:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80114f0:	f8c4 3354 	str.w	r3, [r4, #852]	; 0x354
 80114f4:	f8c4 3358 	str.w	r3, [r4, #856]	; 0x358
 80114f8:	f8c4 335c 	str.w	r3, [r4, #860]	; 0x35c
 80114fc:	f8c4 2360 	str.w	r2, [r4, #864]	; 0x360
 8011500:	f7ff b908 	b.w	8010714 <MotionDI_update+0x12dc>
 8011504:	9920      	ldr	r1, [sp, #128]	; 0x80
 8011506:	2300      	movs	r3, #0
 8011508:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 801150c:	618b      	str	r3, [r1, #24]
 801150e:	61cb      	str	r3, [r1, #28]
 8011510:	620b      	str	r3, [r1, #32]
 8011512:	624a      	str	r2, [r1, #36]	; 0x24
 8011514:	f7fe bfcf 	b.w	80104b6 <MotionDI_update+0x107e>
 8011518:	2300      	movs	r3, #0
 801151a:	6563      	str	r3, [r4, #84]	; 0x54
 801151c:	6623      	str	r3, [r4, #96]	; 0x60
 801151e:	65a3      	str	r3, [r4, #88]	; 0x58
 8011520:	6663      	str	r3, [r4, #100]	; 0x64
 8011522:	65e3      	str	r3, [r4, #92]	; 0x5c
 8011524:	66a3      	str	r3, [r4, #104]	; 0x68
 8011526:	2300      	movs	r3, #0
 8011528:	4e3f      	ldr	r6, [pc, #252]	; (8011628 <MotionDI_update+0x21f0>)
 801152a:	f8a4 3050 	strh.w	r3, [r4, #80]	; 0x50
 801152e:	f7fd bfb4 	b.w	800f49a <MotionDI_update+0x62>
 8011532:	2300      	movs	r3, #0
 8011534:	f8c4 e2bc 	str.w	lr, [r4, #700]	; 0x2bc
 8011538:	f8c4 02c0 	str.w	r0, [r4, #704]	; 0x2c0
 801153c:	f8c4 12c4 	str.w	r1, [r4, #708]	; 0x2c4
 8011540:	f8c4 22c8 	str.w	r2, [r4, #712]	; 0x2c8
 8011544:	f8c4 e2cc 	str.w	lr, [r4, #716]	; 0x2cc
 8011548:	f8c4 02d0 	str.w	r0, [r4, #720]	; 0x2d0
 801154c:	f8c4 12d4 	str.w	r1, [r4, #724]	; 0x2d4
 8011550:	f8c4 22d8 	str.w	r2, [r4, #728]	; 0x2d8
 8011554:	f884 3110 	strb.w	r3, [r4, #272]	; 0x110
 8011558:	f885 38e0 	strb.w	r3, [r5, #2272]	; 0x8e0
 801155c:	e4e4      	b.n	8010f28 <MotionDI_update+0x1af0>
 801155e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8011560:	60b2      	str	r2, [r6, #8]
 8011562:	2300      	movs	r3, #0
 8011564:	60f3      	str	r3, [r6, #12]
 8011566:	f8a6 31c8 	strh.w	r3, [r6, #456]	; 0x1c8
 801156a:	7d33      	ldrb	r3, [r6, #20]
 801156c:	f7ff bb71 	b.w	8010c52 <MotionDI_update+0x181a>
 8011570:	2301      	movs	r3, #1
 8011572:	ed84 9a23 	vstr	s18, [r4, #140]	; 0x8c
 8011576:	edc4 8a24 	vstr	s17, [r4, #144]	; 0x90
 801157a:	ed84 8a25 	vstr	s16, [r4, #148]	; 0x94
 801157e:	f884 308a 	strb.w	r3, [r4, #138]	; 0x8a
 8011582:	f7ff bb3e 	b.w	8010c02 <MotionDI_update+0x17ca>
 8011586:	2300      	movs	r3, #0
 8011588:	61e3      	str	r3, [r4, #28]
 801158a:	62a3      	str	r3, [r4, #40]	; 0x28
 801158c:	6223      	str	r3, [r4, #32]
 801158e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011590:	6263      	str	r3, [r4, #36]	; 0x24
 8011592:	6323      	str	r3, [r4, #48]	; 0x30
 8011594:	2300      	movs	r3, #0
 8011596:	4e24      	ldr	r6, [pc, #144]	; (8011628 <MotionDI_update+0x21f0>)
 8011598:	8323      	strh	r3, [r4, #24]
 801159a:	f7fd bf7e 	b.w	800f49a <MotionDI_update+0x62>
 801159e:	6d70      	ldr	r0, [r6, #84]	; 0x54
 80115a0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80115a2:	9f1d      	ldr	r7, [sp, #116]	; 0x74
 80115a4:	4698      	mov	r8, r3
 80115a6:	f500 4372 	add.w	r3, r0, #61952	; 0xf200
 80115aa:	3330      	adds	r3, #48	; 0x30
 80115ac:	429a      	cmp	r2, r3
 80115ae:	46ab      	mov	fp, r5
 80115b0:	e9dd 9526 	ldrd	r9, r5, [sp, #152]	; 0x98
 80115b4:	f200 83c7 	bhi.w	8011d46 <MotionDI_update+0x290e>
 80115b8:	f9b6 2058 	ldrsh.w	r2, [r6, #88]	; 0x58
 80115bc:	f8b6 3052 	ldrh.w	r3, [r6, #82]	; 0x52
 80115c0:	9324      	str	r3, [sp, #144]	; 0x90
 80115c2:	e9cd 021c 	strd	r0, r2, [sp, #112]	; 0x70
 80115c6:	931f      	str	r3, [sp, #124]	; 0x7c
 80115c8:	f9bb 1010 	ldrsh.w	r1, [fp, #16]
 80115cc:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
 80115d0:	f9bb 0012 	ldrsh.w	r0, [fp, #18]
 80115d4:	eddf 7a15 	vldr	s15, [pc, #84]	; 801162c <MotionDI_update+0x21f4>
 80115d8:	ed9f 5a15 	vldr	s10, [pc, #84]	; 8011630 <MotionDI_update+0x21f8>
 80115dc:	eddf 5a15 	vldr	s11, [pc, #84]	; 8011634 <MotionDI_update+0x21fc>
 80115e0:	f8dd e07c 	ldr.w	lr, [sp, #124]	; 0x7c
 80115e4:	ee1f 2a90 	vmov	r2, s31
 80115e8:	1bc9      	subs	r1, r1, r7
 80115ea:	1a9b      	subs	r3, r3, r2
 80115ec:	fb01 f101 	mul.w	r1, r1, r1
 80115f0:	fb03 1103 	mla	r1, r3, r3, r1
 80115f4:	eba0 0308 	sub.w	r3, r0, r8
 80115f8:	fb03 1303 	mla	r3, r3, r3, r1
 80115fc:	2201      	movs	r2, #1
 80115fe:	9318      	str	r3, [sp, #96]	; 0x60
 8011600:	2300      	movs	r3, #0
 8011602:	e9cd 9526 	strd	r9, r5, [sp, #152]	; 0x98
 8011606:	ee6b baa7 	vmul.f32	s23, s23, s15
 801160a:	ee2c 5a05 	vmul.f32	s10, s24, s10
 801160e:	4611      	mov	r1, r2
 8011610:	931e      	str	r3, [sp, #120]	; 0x78
 8011612:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 8011616:	4684      	mov	ip, r0
 8011618:	e016      	b.n	8011648 <MotionDI_update+0x2210>
 801161a:	bf00      	nop
 801161c:	20001984 	.word	0x20001984
 8011620:	20001964 	.word	0x20001964
 8011624:	20001d78 	.word	0x20001d78
 8011628:	20001d20 	.word	0x20001d20
 801162c:	3c23d70a 	.word	0x3c23d70a
 8011630:	3e99999a 	.word	0x3e99999a
 8011634:	3f6b851f 	.word	0x3f6b851f
 8011638:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 801163c:	eb0b 0343 	add.w	r3, fp, r3, lsl #1
 8011640:	ed8d 7a18 	vstr	s14, [sp, #96]	; 0x60
 8011644:	f9b3 c00c 	ldrsh.w	ip, [r3, #12]
 8011648:	1c4b      	adds	r3, r1, #1
 801164a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 801164e:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 8011652:	eb0b 0343 	add.w	r3, fp, r3, lsl #1
 8011656:	eb0b 0040 	add.w	r0, fp, r0, lsl #1
 801165a:	f9b3 800a 	ldrsh.w	r8, [r3, #10]
 801165e:	f9b0 500a 	ldrsh.w	r5, [r0, #10]
 8011662:	f9b0 7008 	ldrsh.w	r7, [r0, #8]
 8011666:	f9b3 0008 	ldrsh.w	r0, [r3, #8]
 801166a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 801166e:	eba8 0805 	sub.w	r8, r8, r5
 8011672:	fb08 f808 	mul.w	r8, r8, r8
 8011676:	1bc0      	subs	r0, r0, r7
 8011678:	fb00 8000 	mla	r0, r0, r0, r8
 801167c:	eba3 030c 	sub.w	r3, r3, ip
 8011680:	fb03 0303 	mla	r3, r3, r3, r0
 8011684:	ee07 3a10 	vmov	s14, r3
 8011688:	eef8 7a47 	vcvt.f32.u32	s15, s14
 801168c:	eef4 bae7 	vcmpe.f32	s23, s15
 8011690:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011694:	d445      	bmi.n	8011722 <MotionDI_update+0x22ea>
 8011696:	eddd 7a18 	vldr	s15, [sp, #96]	; 0x60
 801169a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801169e:	eef4 bae7 	vcmpe.f32	s23, s15
 80116a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116a6:	d43c      	bmi.n	8011722 <MotionDI_update+0x22ea>
 80116a8:	fb05 f905 	mul.w	r9, r5, r5
 80116ac:	fb07 9907 	mla	r9, r7, r7, r9
 80116b0:	fb0c 990c 	mla	r9, ip, ip, r9
 80116b4:	ee07 9a90 	vmov	s15, r9
 80116b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80116bc:	eef1 6ae7 	vsqrt.f32	s13, s15
 80116c0:	ee36 6acc 	vsub.f32	s12, s13, s24
 80116c4:	eeb0 6ac6 	vabs.f32	s12, s12
 80116c8:	eeb4 5ac6 	vcmpe.f32	s10, s12
 80116cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116d0:	d427      	bmi.n	8011722 <MotionDI_update+0x22ea>
 80116d2:	ee76 6acd 	vsub.f32	s13, s13, s26
 80116d6:	eef0 6ae6 	vabs.f32	s13, s13
 80116da:	eef4 cae6 	vcmpe.f32	s25, s13
 80116de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116e2:	d41e      	bmi.n	8011722 <MotionDI_update+0x22ea>
 80116e4:	9821      	ldr	r0, [sp, #132]	; 0x84
 80116e6:	2800      	cmp	r0, #0
 80116e8:	f040 82ab 	bne.w	8011c42 <MotionDI_update+0x280a>
 80116ec:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80116ee:	2b00      	cmp	r3, #0
 80116f0:	f040 837c 	bne.w	8011dec <MotionDI_update+0x29b4>
 80116f4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80116f6:	1a59      	subs	r1, r3, r1
 80116f8:	f101 39ff 	add.w	r9, r1, #4294967295
 80116fc:	f8d6 3464 	ldr.w	r3, [r6, #1124]	; 0x464
 8011700:	4601      	mov	r1, r0
 8011702:	9820      	ldr	r0, [sp, #128]	; 0x80
 8011704:	fb03 0319 	mls	r3, r3, r9, r0
 8011708:	931c      	str	r3, [sp, #112]	; 0x70
 801170a:	2301      	movs	r3, #1
 801170c:	9321      	str	r3, [sp, #132]	; 0x84
 801170e:	931e      	str	r3, [sp, #120]	; 0x78
 8011710:	2300      	movs	r3, #0
 8011712:	65f1      	str	r1, [r6, #92]	; 0x5c
 8011714:	f8a6 7060 	strh.w	r7, [r6, #96]	; 0x60
 8011718:	f8a6 5062 	strh.w	r5, [r6, #98]	; 0x62
 801171c:	f8a6 c064 	strh.w	ip, [r6, #100]	; 0x64
 8011720:	931d      	str	r3, [sp, #116]	; 0x74
 8011722:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011724:	3201      	adds	r2, #1
 8011726:	b212      	sxth	r2, r2
 8011728:	4293      	cmp	r3, r2
 801172a:	4611      	mov	r1, r2
 801172c:	dc84      	bgt.n	8011638 <MotionDI_update+0x2200>
 801172e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011730:	f896 804c 	ldrb.w	r8, [r6, #76]	; 0x4c
 8011734:	f8a6 3050 	strh.w	r3, [r6, #80]	; 0x50
 8011738:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801173a:	ea43 0808 	orr.w	r8, r3, r8
 801173e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8011740:	f8a6 3058 	strh.w	r3, [r6, #88]	; 0x58
 8011744:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8011746:	6573      	str	r3, [r6, #84]	; 0x54
 8011748:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 801174a:	f886 804c 	strb.w	r8, [r6, #76]	; 0x4c
 801174e:	e9dd 9526 	ldrd	r9, r5, [sp, #152]	; 0x98
 8011752:	2b00      	cmp	r3, #0
 8011754:	f040 81c4 	bne.w	8011ae0 <MotionDI_update+0x26a8>
 8011758:	f1b8 0f00 	cmp.w	r8, #0
 801175c:	f000 835d 	beq.w	8011e1a <MotionDI_update+0x29e2>
 8011760:	6937      	ldr	r7, [r6, #16]
 8011762:	b1df      	cbz	r7, 801179c <MotionDI_update+0x2364>
 8011764:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8011766:	f7ee fe71 	bl	800044c <__aeabi_ui2d>
 801176a:	a3d3      	add	r3, pc, #844	; (adr r3, 8011ab8 <MotionDI_update+0x2680>)
 801176c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011770:	f7ee fee6 	bl	8000540 <__aeabi_dmul>
 8011774:	4602      	mov	r2, r0
 8011776:	4638      	mov	r0, r7
 8011778:	4688      	mov	r8, r1
 801177a:	4617      	mov	r7, r2
 801177c:	f7ee fe66 	bl	800044c <__aeabi_ui2d>
 8011780:	4602      	mov	r2, r0
 8011782:	460b      	mov	r3, r1
 8011784:	4638      	mov	r0, r7
 8011786:	4641      	mov	r1, r8
 8011788:	f7ee fd22 	bl	80001d0 <__aeabi_dsub>
 801178c:	2200      	movs	r2, #0
 801178e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8011792:	f7ef f947 	bl	8000a24 <__aeabi_dcmplt>
 8011796:	2800      	cmp	r0, #0
 8011798:	f040 836a 	bne.w	8011e70 <MotionDI_update+0x2a38>
 801179c:	f896 346c 	ldrb.w	r3, [r6, #1132]	; 0x46c
 80117a0:	2b01      	cmp	r3, #1
 80117a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80117a4:	f000 8361 	beq.w	8011e6a <MotionDI_update+0x2a32>
 80117a8:	2b0a      	cmp	r3, #10
 80117aa:	f240 8361 	bls.w	8011e70 <MotionDI_update+0x2a38>
 80117ae:	4ac4      	ldr	r2, [pc, #784]	; (8011ac0 <MotionDI_update+0x2688>)
 80117b0:	edd2 9a00 	vldr	s19, [r2]
 80117b4:	aa58      	add	r2, sp, #352	; 0x160
 80117b6:	2100      	movs	r1, #0
 80117b8:	2300      	movs	r3, #0
 80117ba:	9218      	str	r2, [sp, #96]	; 0x60
 80117bc:	4610      	mov	r0, r2
 80117be:	2234      	movs	r2, #52	; 0x34
 80117c0:	932b      	str	r3, [sp, #172]	; 0xac
 80117c2:	932c      	str	r3, [sp, #176]	; 0xb0
 80117c4:	932d      	str	r3, [sp, #180]	; 0xb4
 80117c6:	932e      	str	r3, [sp, #184]	; 0xb8
 80117c8:	f88d 10aa 	strb.w	r1, [sp, #170]	; 0xaa
 80117cc:	f88d 10ab 	strb.w	r1, [sp, #171]	; 0xab
 80117d0:	912f      	str	r1, [sp, #188]	; 0xbc
 80117d2:	f8ad 10c0 	strh.w	r1, [sp, #192]	; 0xc0
 80117d6:	9131      	str	r1, [sp, #196]	; 0xc4
 80117d8:	f8ad 10c8 	strh.w	r1, [sp, #200]	; 0xc8
 80117dc:	f001 fa76 	bl	8012ccc <memset>
 80117e0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80117e2:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80117e4:	4293      	cmp	r3, r2
 80117e6:	f000 8382 	beq.w	8011eee <MotionDI_update+0x2ab6>
 80117ea:	461a      	mov	r2, r3
 80117ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80117ee:	991f      	ldr	r1, [sp, #124]	; 0x7c
 80117f0:	3301      	adds	r3, #1
 80117f2:	1a9b      	subs	r3, r3, r2
 80117f4:	fb93 f2f1 	sdiv	r2, r3, r1
 80117f8:	fb01 3312 	mls	r3, r1, r2, r3
 80117fc:	fa0f fa83 	sxth.w	sl, r3
 8011800:	f1ba 0f00 	cmp.w	sl, #0
 8011804:	da03      	bge.n	801180e <MotionDI_update+0x23d6>
 8011806:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8011808:	441a      	add	r2, r3
 801180a:	fa0f fa82 	sxth.w	sl, r2
 801180e:	eb0a 034a 	add.w	r3, sl, sl, lsl #1
 8011812:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8011816:	f9b3 0062 	ldrsh.w	r0, [r3, #98]	; 0x62
 801181a:	f9b3 c060 	ldrsh.w	ip, [r3, #96]	; 0x60
 801181e:	f9b3 7064 	ldrsh.w	r7, [r3, #100]	; 0x64
 8011822:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011824:	4602      	mov	r2, r0
 8011826:	2b00      	cmp	r3, #0
 8011828:	f000 8382 	beq.w	8011f30 <MotionDI_update+0x2af8>
 801182c:	2200      	movs	r2, #0
 801182e:	f8cd 9070 	str.w	r9, [sp, #112]	; 0x70
 8011832:	f8dd 907c 	ldr.w	r9, [sp, #124]	; 0x7c
 8011836:	951d      	str	r5, [sp, #116]	; 0x74
 8011838:	f8cd b078 	str.w	fp, [sp, #120]	; 0x78
 801183c:	4611      	mov	r1, r2
 801183e:	46d3      	mov	fp, sl
 8011840:	4686      	mov	lr, r0
 8011842:	46e0      	mov	r8, ip
 8011844:	463d      	mov	r5, r7
 8011846:	4682      	mov	sl, r0
 8011848:	4459      	add	r1, fp
 801184a:	fb91 f3f9 	sdiv	r3, r1, r9
 801184e:	fb09 1313 	mls	r3, r9, r3, r1
 8011852:	b21b      	sxth	r3, r3
 8011854:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8011858:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801185c:	3201      	adds	r2, #1
 801185e:	f9b3 0060 	ldrsh.w	r0, [r3, #96]	; 0x60
 8011862:	f9b3 1062 	ldrsh.w	r1, [r3, #98]	; 0x62
 8011866:	f9b3 3064 	ldrsh.w	r3, [r3, #100]	; 0x64
 801186a:	4584      	cmp	ip, r0
 801186c:	bfb8      	it	lt
 801186e:	4684      	movlt	ip, r0
 8011870:	4580      	cmp	r8, r0
 8011872:	bfa8      	it	ge
 8011874:	4680      	movge	r8, r0
 8011876:	458a      	cmp	sl, r1
 8011878:	bfb8      	it	lt
 801187a:	468a      	movlt	sl, r1
 801187c:	458e      	cmp	lr, r1
 801187e:	bfa8      	it	ge
 8011880:	468e      	movge	lr, r1
 8011882:	429f      	cmp	r7, r3
 8011884:	bfb8      	it	lt
 8011886:	461f      	movlt	r7, r3
 8011888:	429d      	cmp	r5, r3
 801188a:	bfa8      	it	ge
 801188c:	461d      	movge	r5, r3
 801188e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011890:	b212      	sxth	r2, r2
 8011892:	429a      	cmp	r2, r3
 8011894:	4611      	mov	r1, r2
 8011896:	dbd7      	blt.n	8011848 <MotionDI_update+0x2410>
 8011898:	ebac 0808 	sub.w	r8, ip, r8
 801189c:	ee07 8a90 	vmov	s15, r8
 80118a0:	4629      	mov	r1, r5
 80118a2:	e9dd 951c 	ldrd	r9, r5, [sp, #112]	; 0x70
 80118a6:	f8dd b078 	ldr.w	fp, [sp, #120]	; 0x78
 80118aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80118ae:	4652      	mov	r2, sl
 80118b0:	ed9f 7a84 	vldr	s14, [pc, #528]	; 8011ac4 <MotionDI_update+0x268c>
 80118b4:	ed9f 6a84 	vldr	s12, [pc, #528]	; 8011ac8 <MotionDI_update+0x2690>
 80118b8:	eec7 5a29 	vdiv.f32	s11, s14, s19
 80118bc:	ee25 6a86 	vmul.f32	s12, s11, s12
 80118c0:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80118c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118c8:	f300 82b8 	bgt.w	8011e3c <MotionDI_update+0x2a04>
 80118cc:	eba2 0e0e 	sub.w	lr, r2, lr
 80118d0:	ee07 ea10 	vmov	s14, lr
 80118d4:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 80118d8:	eeb4 6ae6 	vcmpe.f32	s12, s13
 80118dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118e0:	f300 82ac 	bgt.w	8011e3c <MotionDI_update+0x2a04>
 80118e4:	1a7f      	subs	r7, r7, r1
 80118e6:	ee07 7a10 	vmov	s14, r7
 80118ea:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80118ee:	eeb4 6ac7 	vcmpe.f32	s12, s14
 80118f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118f6:	f300 82a1 	bgt.w	8011e3c <MotionDI_update+0x2a04>
 80118fa:	eeb0 6a04 	vmov.f32	s12, #4	; 0x40200000  2.5
 80118fe:	ee65 5a86 	vmul.f32	s11, s11, s12
 8011902:	eef4 5ae7 	vcmpe.f32	s11, s15
 8011906:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801190a:	f100 8297 	bmi.w	8011e3c <MotionDI_update+0x2a04>
 801190e:	eef4 6ae5 	vcmpe.f32	s13, s11
 8011912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011916:	f300 8291 	bgt.w	8011e3c <MotionDI_update+0x2a04>
 801191a:	eeb4 7ae5 	vcmpe.f32	s14, s11
 801191e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011922:	f300 828b 	bgt.w	8011e3c <MotionDI_update+0x2a04>
 8011926:	edd6 6a06 	vldr	s13, [r6, #24]
 801192a:	ed96 7a07 	vldr	s14, [r6, #28]
 801192e:	edd6 7a08 	vldr	s15, [r6, #32]
 8011932:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 8011936:	f10d 03ab 	add.w	r3, sp, #171	; 0xab
 801193a:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 801193e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011942:	9300      	str	r3, [sp, #0]
 8011944:	ee16 3a90 	vmov	r3, s13
 8011948:	ee17 1a90 	vmov	r1, s15
 801194c:	f8ad 30c4 	strh.w	r3, [sp, #196]	; 0xc4
 8011950:	ee17 3a10 	vmov	r3, s14
 8011954:	f8ad 10c8 	strh.w	r1, [sp, #200]	; 0xc8
 8011958:	f8ad 30c6 	strh.w	r3, [sp, #198]	; 0xc6
 801195c:	495b      	ldr	r1, [pc, #364]	; (8011acc <MotionDI_update+0x2694>)
 801195e:	aa2d      	add	r2, sp, #180	; 0xb4
 8011960:	eeb0 0a69 	vmov.f32	s0, s19
 8011964:	a831      	add	r0, sp, #196	; 0xc4
 8011966:	ab2e      	add	r3, sp, #184	; 0xb8
 8011968:	f7f8 fc92 	bl	800a290 <getAccStats.constprop.0>
 801196c:	eddf 7a58 	vldr	s15, [pc, #352]	; 8011ad0 <MotionDI_update+0x2698>
 8011970:	ed9d 7a2e 	vldr	s14, [sp, #184]	; 0xb8
 8011974:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8011978:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801197c:	f140 82e4 	bpl.w	8011f48 <MotionDI_update+0x2b10>
 8011980:	f896 346c 	ldrb.w	r3, [r6, #1132]	; 0x46c
 8011984:	2b01      	cmp	r3, #1
 8011986:	f000 82df 	beq.w	8011f48 <MotionDI_update+0x2b10>
 801198a:	9b25      	ldr	r3, [sp, #148]	; 0x94
 801198c:	2b00      	cmp	r3, #0
 801198e:	f000 82db 	beq.w	8011f48 <MotionDI_update+0x2b10>
 8011992:	7d33      	ldrb	r3, [r6, #20]
 8011994:	2b03      	cmp	r3, #3
 8011996:	f001 8123 	beq.w	8012be0 <MotionDI_update+0x37a8>
 801199a:	f8df c138 	ldr.w	ip, [pc, #312]	; 8011ad4 <MotionDI_update+0x269c>
 801199e:	9f18      	ldr	r7, [sp, #96]	; 0x60
 80119a0:	edc6 8a04 	vstr	s17, [r6, #16]
 80119a4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80119a8:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80119aa:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80119ae:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80119b0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80119b4:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80119b6:	f8dc 2000 	ldr.w	r2, [ip]
 80119ba:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 80119bc:	603a      	str	r2, [r7, #0]
 80119be:	2103      	movs	r1, #3
 80119c0:	2200      	movs	r2, #0
 80119c2:	7531      	strb	r1, [r6, #20]
 80119c4:	f886 204c 	strb.w	r2, [r6, #76]	; 0x4c
 80119c8:	2b00      	cmp	r3, #0
 80119ca:	f041 8104 	bne.w	8012bd6 <MotionDI_update+0x379e>
 80119ce:	ab33      	add	r3, sp, #204	; 0xcc
 80119d0:	931e      	str	r3, [sp, #120]	; 0x78
 80119d2:	ab65      	add	r3, sp, #404	; 0x194
 80119d4:	931c      	str	r3, [sp, #112]	; 0x70
 80119d6:	f8dd c060 	ldr.w	ip, [sp, #96]	; 0x60
 80119da:	4f3e      	ldr	r7, [pc, #248]	; (8011ad4 <MotionDI_update+0x269c>)
 80119dc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80119e0:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80119e2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80119e6:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80119e8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80119ec:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80119ee:	f8dc 3000 	ldr.w	r3, [ip]
 80119f2:	603b      	str	r3, [r7, #0]
 80119f4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80119f6:	4f38      	ldr	r7, [pc, #224]	; (8011ad8 <MotionDI_update+0x26a0>)
 80119f8:	f7ee fd28 	bl	800044c <__aeabi_ui2d>
 80119fc:	a32e      	add	r3, pc, #184	; (adr r3, 8011ab8 <MotionDI_update+0x2680>)
 80119fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a02:	f7ee fd9d 	bl	8000540 <__aeabi_dmul>
 8011a06:	f7ef f873 	bl	8000af0 <__aeabi_d2uiz>
 8011a0a:	edd6 6a07 	vldr	s13, [r6, #28]
 8011a0e:	ed96 7a08 	vldr	s14, [r6, #32]
 8011a12:	edd6 7a06 	vldr	s15, [r6, #24]
 8011a16:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8011a18:	f8d6 c028 	ldr.w	ip, [r6, #40]	; 0x28
 8011a1c:	6b31      	ldr	r1, [r6, #48]	; 0x30
 8011a1e:	6bb2      	ldr	r2, [r6, #56]	; 0x38
 8011a20:	64b0      	str	r0, [r6, #72]	; 0x48
 8011a22:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 8011a26:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8011a2a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011a2e:	edc3 6a01 	vstr	s13, [r3, #4]
 8011a32:	ed83 7a02 	vstr	s14, [r3, #8]
 8011a36:	edc3 7a00 	vstr	s15, [r3]
 8011a3a:	6b73      	ldr	r3, [r6, #52]	; 0x34
 8011a3c:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8011a3e:	61fb      	str	r3, [r7, #28]
 8011a40:	f8d6 31c4 	ldr.w	r3, [r6, #452]	; 0x1c4
 8011a44:	eddf 4a25 	vldr	s9, [pc, #148]	; 8011adc <MotionDI_update+0x26a4>
 8011a48:	f8d6 e024 	ldr.w	lr, [r6, #36]	; 0x24
 8011a4c:	f8c7 c010 	str.w	ip, [r7, #16]
 8011a50:	6178      	str	r0, [r7, #20]
 8011a52:	f8d6 c03c 	ldr.w	ip, [r6, #60]	; 0x3c
 8011a56:	6c30      	ldr	r0, [r6, #64]	; 0x40
 8011a58:	61b9      	str	r1, [r7, #24]
 8011a5a:	623a      	str	r2, [r7, #32]
 8011a5c:	6c71      	ldr	r1, [r6, #68]	; 0x44
 8011a5e:	f8c7 e00c 	str.w	lr, [r7, #12]
 8011a62:	2200      	movs	r2, #0
 8011a64:	eeb8 5ae6 	vcvt.f32.s32	s10, s13
 8011a68:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 8011a6c:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8011a70:	e9c6 3202 	strd	r3, r2, [r6, #8]
 8011a74:	f8c7 c024 	str.w	ip, [r7, #36]	; 0x24
 8011a78:	62b8      	str	r0, [r7, #40]	; 0x28
 8011a7a:	f8a6 21c8 	strh.w	r2, [r6, #456]	; 0x1c8
 8011a7e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8011a80:	f894 1168 	ldrb.w	r1, [r4, #360]	; 0x168
 8011a84:	7d33      	ldrb	r3, [r6, #20]
 8011a86:	f884 3684 	strb.w	r3, [r4, #1668]	; 0x684
 8011a8a:	ee65 6a24 	vmul.f32	s13, s10, s9
 8011a8e:	ee26 7a24 	vmul.f32	s14, s12, s9
 8011a92:	ee65 7aa4 	vmul.f32	s15, s11, s9
 8011a96:	2901      	cmp	r1, #1
 8011a98:	edc7 6a01 	vstr	s13, [r7, #4]
 8011a9c:	edc7 7a00 	vstr	s15, [r7]
 8011aa0:	ed87 7a02 	vstr	s14, [r7, #8]
 8011aa4:	f47d acee 	bne.w	800f484 <MotionDI_update+0x4c>
 8011aa8:	2b03      	cmp	r3, #3
 8011aaa:	f47d aceb 	bne.w	800f484 <MotionDI_update+0x4c>
 8011aae:	f884 2168 	strb.w	r2, [r4, #360]	; 0x168
 8011ab2:	f7fd bce7 	b.w	800f484 <MotionDI_update+0x4c>
 8011ab6:	bf00      	nop
 8011ab8:	d2f1a9fc 	.word	0xd2f1a9fc
 8011abc:	3f50624d 	.word	0x3f50624d
 8011ac0:	200025a0 	.word	0x200025a0
 8011ac4:	3f8ccccd 	.word	0x3f8ccccd
 8011ac8:	3f99999a 	.word	0x3f99999a
 8011acc:	20002164 	.word	0x20002164
 8011ad0:	3d23d70a 	.word	0x3d23d70a
 8011ad4:	20002154 	.word	0x20002154
 8011ad8:	20001cec 	.word	0x20001cec
 8011adc:	3a83126f 	.word	0x3a83126f
 8011ae0:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8011ae2:	2b00      	cmp	r3, #0
 8011ae4:	f47f ae38 	bne.w	8011758 <MotionDI_update+0x2320>
 8011ae8:	461a      	mov	r2, r3
 8011aea:	4bd0      	ldr	r3, [pc, #832]	; (8011e2c <MotionDI_update+0x29f4>)
 8011aec:	f8dd a088 	ldr.w	sl, [sp, #136]	; 0x88
 8011af0:	edd3 7a00 	vldr	s15, [r3]
 8011af4:	9f29      	ldr	r7, [sp, #164]	; 0xa4
 8011af6:	f8cd 8060 	str.w	r8, [sp, #96]	; 0x60
 8011afa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8011afe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011b02:	4611      	mov	r1, r2
 8011b04:	4610      	mov	r0, r2
 8011b06:	4613      	mov	r3, r2
 8011b08:	f8cd 9070 	str.w	r9, [sp, #112]	; 0x70
 8011b0c:	3101      	adds	r1, #1
 8011b0e:	f9b7 9008 	ldrsh.w	r9, [r7, #8]
 8011b12:	f9b7 800a 	ldrsh.w	r8, [r7, #10]
 8011b16:	f9b7 e00c 	ldrsh.w	lr, [r7, #12]
 8011b1a:	fa1f fc81 	uxth.w	ip, r1
 8011b1e:	45e2      	cmp	sl, ip
 8011b20:	444a      	add	r2, r9
 8011b22:	4443      	add	r3, r8
 8011b24:	4470      	add	r0, lr
 8011b26:	f107 0706 	add.w	r7, r7, #6
 8011b2a:	d8ef      	bhi.n	8011b0c <MotionDI_update+0x26d4>
 8011b2c:	9922      	ldr	r1, [sp, #136]	; 0x88
 8011b2e:	fb92 f2f1 	sdiv	r2, r2, r1
 8011b32:	ee07 2a90 	vmov	s15, r2
 8011b36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011b3a:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8011b3e:	f8dd 9070 	ldr.w	r9, [sp, #112]	; 0x70
 8011b42:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8011b46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b4a:	f100 81ec 	bmi.w	8011f26 <MotionDI_update+0x2aee>
 8011b4e:	eef1 6a47 	vneg.f32	s13, s14
 8011b52:	eef4 6ae7 	vcmpe.f32	s13, s15
 8011b56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b5a:	dd03      	ble.n	8011b64 <MotionDI_update+0x272c>
 8011b5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8011b60:	edc6 7a06 	vstr	s15, [r6, #24]
 8011b64:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8011b66:	fb93 f3f2 	sdiv	r3, r3, r2
 8011b6a:	ee07 3a90 	vmov	s15, r3
 8011b6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011b72:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8011b76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b7a:	f100 81cf 	bmi.w	8011f1c <MotionDI_update+0x2ae4>
 8011b7e:	eef1 6a47 	vneg.f32	s13, s14
 8011b82:	eef4 6ae7 	vcmpe.f32	s13, s15
 8011b86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b8a:	dd03      	ble.n	8011b94 <MotionDI_update+0x275c>
 8011b8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8011b90:	edc6 7a07 	vstr	s15, [r6, #28]
 8011b94:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011b96:	fb90 f3f3 	sdiv	r3, r0, r3
 8011b9a:	ee07 3a90 	vmov	s15, r3
 8011b9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011ba2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8011ba6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011baa:	f140 81ab 	bpl.w	8011f04 <MotionDI_update+0x2acc>
 8011bae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011bb2:	edc6 7a08 	vstr	s15, [r6, #32]
 8011bb6:	e5cf      	b.n	8011758 <MotionDI_update+0x2320>
 8011bb8:	7d33      	ldrb	r3, [r6, #20]
 8011bba:	2b03      	cmp	r3, #3
 8011bbc:	f47d aede 	bne.w	800f97c <MotionDI_update+0x544>
 8011bc0:	6932      	ldr	r2, [r6, #16]
 8011bc2:	2a00      	cmp	r2, #0
 8011bc4:	f43d aeda 	beq.w	800f97c <MotionDI_update+0x544>
 8011bc8:	ee07 2a90 	vmov	s15, r2
 8011bcc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011bd0:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8011bd4:	ee78 7a67 	vsub.f32	s15, s16, s15
 8011bd8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8011bdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011be0:	f77d aecc 	ble.w	800f97c <MotionDI_update+0x544>
 8011be4:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8011be6:	2200      	movs	r2, #0
 8011be8:	e9c6 1202 	strd	r1, r2, [r6, #8]
 8011bec:	f8a6 21c8 	strh.w	r2, [r6, #456]	; 0x1c8
 8011bf0:	f7ff b82f 	b.w	8010c52 <MotionDI_update+0x181a>
 8011bf4:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8011bf6:	2b01      	cmp	r3, #1
 8011bf8:	f43f acb1 	beq.w	801155e <MotionDI_update+0x2126>
 8011bfc:	2300      	movs	r3, #0
 8011bfe:	9328      	str	r3, [sp, #160]	; 0xa0
 8011c00:	f7fe b810 	b.w	800fc24 <MotionDI_update+0x7ec>
 8011c04:	ee75 7a47 	vsub.f32	s15, s10, s14
 8011c08:	ee17 0a90 	vmov	r0, s15
 8011c0c:	f7ee fc40 	bl	8000490 <__aeabi_f2d>
 8011c10:	ec41 0b10 	vmov	d0, r0, r1
 8011c14:	f001 fa3c 	bl	8013090 <sqrt>
 8011c18:	ec51 0b10 	vmov	r0, r1, d0
 8011c1c:	f7ee ff88 	bl	8000b30 <__aeabi_d2f>
 8011c20:	f7ff bb87 	b.w	8011332 <MotionDI_update+0x1efa>
 8011c24:	ee75 7a47 	vsub.f32	s15, s10, s14
 8011c28:	ee17 0a90 	vmov	r0, s15
 8011c2c:	f7ee fc30 	bl	8000490 <__aeabi_f2d>
 8011c30:	ec41 0b10 	vmov	d0, r0, r1
 8011c34:	f001 fa2c 	bl	8013090 <sqrt>
 8011c38:	ec51 0b10 	vmov	r0, r1, d0
 8011c3c:	f7ee ff78 	bl	8000b30 <__aeabi_d2f>
 8011c40:	e42c      	b.n	801149c <MotionDI_update+0x2064>
 8011c42:	4603      	mov	r3, r0
 8011c44:	9824      	ldr	r0, [sp, #144]	; 0x90
 8011c46:	4283      	cmp	r3, r0
 8011c48:	f000 8118 	beq.w	8011e7c <MotionDI_update+0x2a44>
 8011c4c:	4618      	mov	r0, r3
 8011c4e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8011c50:	3301      	adds	r3, #1
 8011c52:	eba3 0a00 	sub.w	sl, r3, r0
 8011c56:	fb9a f9fe 	sdiv	r9, sl, lr
 8011c5a:	fb0e a919 	mls	r9, lr, r9, sl
 8011c5e:	9318      	str	r3, [sp, #96]	; 0x60
 8011c60:	fa0f f389 	sxth.w	r3, r9
 8011c64:	2b00      	cmp	r3, #0
 8011c66:	da03      	bge.n	8011c70 <MotionDI_update+0x2838>
 8011c68:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8011c6a:	4499      	add	r9, r3
 8011c6c:	fa0f f389 	sxth.w	r3, r9
 8011c70:	9821      	ldr	r0, [sp, #132]	; 0x84
 8011c72:	f100 3aff 	add.w	sl, r0, #4294967295
 8011c76:	fa0f f08a 	sxth.w	r0, sl
 8011c7a:	2800      	cmp	r0, #0
 8011c7c:	fa1f fa8a 	uxth.w	sl, sl
 8011c80:	db2a      	blt.n	8011cd8 <MotionDI_update+0x28a0>
 8011c82:	eec4 6aa7 	vdiv.f32	s13, s9, s15
 8011c86:	4418      	add	r0, r3
 8011c88:	ebaa 0a00 	sub.w	sl, sl, r0
 8011c8c:	fb90 f3fe 	sdiv	r3, r0, lr
 8011c90:	fb0e 0313 	mls	r3, lr, r3, r0
 8011c94:	b21b      	sxth	r3, r3
 8011c96:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8011c9a:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8011c9e:	3801      	subs	r0, #1
 8011ca0:	f8b3 9062 	ldrh.w	r9, [r3, #98]	; 0x62
 8011ca4:	f8b3 8060 	ldrh.w	r8, [r3, #96]	; 0x60
 8011ca8:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8011cac:	fb19 f905 	smulbb	r9, r9, r5
 8011cb0:	fb17 9808 	smlabb	r8, r7, r8, r9
 8011cb4:	fb1c 8303 	smlabb	r3, ip, r3, r8
 8011cb8:	ee07 3a90 	vmov	s15, r3
 8011cbc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011cc0:	eb0a 0300 	add.w	r3, sl, r0
 8011cc4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8011cc8:	eef4 7ae5 	vcmpe.f32	s15, s11
 8011ccc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011cd0:	f73f ad27 	bgt.w	8011722 <MotionDI_update+0x22ea>
 8011cd4:	041b      	lsls	r3, r3, #16
 8011cd6:	d5d9      	bpl.n	8011c8c <MotionDI_update+0x2854>
 8011cd8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8011cda:	fb93 f9fe 	sdiv	r9, r3, lr
 8011cde:	fb0e 3919 	mls	r9, lr, r9, r3
 8011ce2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011ce4:	fa0f f089 	sxth.w	r0, r9
 8011ce8:	eba3 0901 	sub.w	r9, r3, r1
 8011cec:	f8d6 3464 	ldr.w	r3, [r6, #1124]	; 0x464
 8011cf0:	9318      	str	r3, [sp, #96]	; 0x60
 8011cf2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011cf4:	901d      	str	r0, [sp, #116]	; 0x74
 8011cf6:	f103 0801 	add.w	r8, r3, #1
 8011cfa:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8011cfc:	eb00 0140 	add.w	r1, r0, r0, lsl #1
 8011d00:	f109 30ff 	add.w	r0, r9, #4294967295
 8011d04:	4699      	mov	r9, r3
 8011d06:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8011d08:	eba9 0903 	sub.w	r9, r9, r3
 8011d0c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8011d0e:	eb06 0181 	add.w	r1, r6, r1, lsl #2
 8011d12:	45f0      	cmp	r8, lr
 8011d14:	fb03 9310 	mls	r3, r3, r0, r9
 8011d18:	bfa8      	it	ge
 8011d1a:	46f0      	movge	r8, lr
 8011d1c:	fa1f f088 	uxth.w	r0, r8
 8011d20:	65cb      	str	r3, [r1, #92]	; 0x5c
 8011d22:	2301      	movs	r3, #1
 8011d24:	9021      	str	r0, [sp, #132]	; 0x84
 8011d26:	f8a1 7060 	strh.w	r7, [r1, #96]	; 0x60
 8011d2a:	f8a1 5062 	strh.w	r5, [r1, #98]	; 0x62
 8011d2e:	f8a1 c064 	strh.w	ip, [r1, #100]	; 0x64
 8011d32:	931e      	str	r3, [sp, #120]	; 0x78
 8011d34:	e4f5      	b.n	8011722 <MotionDI_update+0x22ea>
 8011d36:	ee6c ba0c 	vmul.f32	s23, s24, s24
 8011d3a:	ed9f 2a3d 	vldr	s4, [pc, #244]	; 8011e30 <MotionDI_update+0x29f8>
 8011d3e:	ee2b 2a82 	vmul.f32	s4, s23, s4
 8011d42:	f7fd be2e 	b.w	800f9a2 <MotionDI_update+0x56a>
 8011d46:	f64e 2360 	movw	r3, #60000	; 0xea60
 8011d4a:	429a      	cmp	r2, r3
 8011d4c:	bf14      	ite	ne
 8011d4e:	f5a2 436a 	subne.w	r3, r2, #59904	; 0xea00
 8011d52:	9b1f      	ldreq	r3, [sp, #124]	; 0x7c
 8011d54:	f9b6 2058 	ldrsh.w	r2, [r6, #88]	; 0x58
 8011d58:	921d      	str	r2, [sp, #116]	; 0x74
 8011d5a:	bf18      	it	ne
 8011d5c:	3b60      	subne	r3, #96	; 0x60
 8011d5e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8011d60:	931c      	str	r3, [sp, #112]	; 0x70
 8011d62:	f8b6 3052 	ldrh.w	r3, [r6, #82]	; 0x52
 8011d66:	9324      	str	r3, [sp, #144]	; 0x90
 8011d68:	429a      	cmp	r2, r3
 8011d6a:	f000 80b6 	beq.w	8011eda <MotionDI_update+0x2aa2>
 8011d6e:	4619      	mov	r1, r3
 8011d70:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8011d72:	911f      	str	r1, [sp, #124]	; 0x7c
 8011d74:	3301      	adds	r3, #1
 8011d76:	1a9a      	subs	r2, r3, r2
 8011d78:	fb92 fcf1 	sdiv	ip, r2, r1
 8011d7c:	fb01 231c 	mls	r3, r1, ip, r2
 8011d80:	b21a      	sxth	r2, r3
 8011d82:	2a00      	cmp	r2, #0
 8011d84:	bfbc      	itt	lt
 8011d86:	18ca      	addlt	r2, r1, r3
 8011d88:	b212      	sxthlt	r2, r2
 8011d8a:	9921      	ldr	r1, [sp, #132]	; 0x84
 8011d8c:	b20b      	sxth	r3, r1
 8011d8e:	2b00      	cmp	r3, #0
 8011d90:	dd28      	ble.n	8011de4 <MotionDI_update+0x29ac>
 8011d92:	f101 3cff 	add.w	ip, r1, #4294967295
 8011d96:	460b      	mov	r3, r1
 8011d98:	fa1f fc8c 	uxth.w	ip, ip
 8011d9c:	991c      	ldr	r1, [sp, #112]	; 0x70
 8011d9e:	f8dd e07c 	ldr.w	lr, [sp, #124]	; 0x7c
 8011da2:	f10c 0c01 	add.w	ip, ip, #1
 8011da6:	46aa      	mov	sl, r5
 8011da8:	1a40      	subs	r0, r0, r1
 8011daa:	4494      	add	ip, r2
 8011dac:	461d      	mov	r5, r3
 8011dae:	e002      	b.n	8011db6 <MotionDI_update+0x297e>
 8011db0:	3201      	adds	r2, #1
 8011db2:	4594      	cmp	ip, r2
 8011db4:	d011      	beq.n	8011dda <MotionDI_update+0x29a2>
 8011db6:	fb92 f3fe 	sdiv	r3, r2, lr
 8011dba:	fb0e 2313 	mls	r3, lr, r3, r2
 8011dbe:	b21b      	sxth	r3, r3
 8011dc0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8011dc4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8011dc8:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8011dca:	1841      	adds	r1, r0, r1
 8011dcc:	65d9      	str	r1, [r3, #92]	; 0x5c
 8011dce:	d5ef      	bpl.n	8011db0 <MotionDI_update+0x2978>
 8011dd0:	2d00      	cmp	r5, #0
 8011dd2:	d0ed      	beq.n	8011db0 <MotionDI_update+0x2978>
 8011dd4:	3d01      	subs	r5, #1
 8011dd6:	b2ad      	uxth	r5, r5
 8011dd8:	e7ea      	b.n	8011db0 <MotionDI_update+0x2978>
 8011dda:	462b      	mov	r3, r5
 8011ddc:	9521      	str	r5, [sp, #132]	; 0x84
 8011dde:	f8a6 3050 	strh.w	r3, [r6, #80]	; 0x50
 8011de2:	4655      	mov	r5, sl
 8011de4:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8011de6:	6573      	str	r3, [r6, #84]	; 0x54
 8011de8:	f7ff bbee 	b.w	80115c8 <MotionDI_update+0x2190>
 8011dec:	9820      	ldr	r0, [sp, #128]	; 0x80
 8011dee:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011df0:	4680      	mov	r8, r0
 8011df2:	981c      	ldr	r0, [sp, #112]	; 0x70
 8011df4:	1a59      	subs	r1, r3, r1
 8011df6:	f8d6 3464 	ldr.w	r3, [r6, #1124]	; 0x464
 8011dfa:	3901      	subs	r1, #1
 8011dfc:	eba8 0900 	sub.w	r9, r8, r0
 8011e00:	fb03 9111 	mls	r1, r3, r1, r9
 8011e04:	e481      	b.n	801170a <MotionDI_update+0x22d2>
 8011e06:	4a0b      	ldr	r2, [pc, #44]	; (8011e34 <MotionDI_update+0x29fc>)
 8011e08:	4293      	cmp	r3, r2
 8011e0a:	d941      	bls.n	8011e90 <MotionDI_update+0x2a58>
 8011e0c:	7d33      	ldrb	r3, [r6, #20]
 8011e0e:	3b00      	subs	r3, #0
 8011e10:	bf18      	it	ne
 8011e12:	2301      	movne	r3, #1
 8011e14:	7533      	strb	r3, [r6, #20]
 8011e16:	f7fd bdb1 	b.w	800f97c <MotionDI_update+0x544>
 8011e1a:	f8d6 31c4 	ldr.w	r3, [r6, #452]	; 0x1c4
 8011e1e:	f8c6 800c 	str.w	r8, [r6, #12]
 8011e22:	f8a6 81c8 	strh.w	r8, [r6, #456]	; 0x1c8
 8011e26:	60b3      	str	r3, [r6, #8]
 8011e28:	f7ff bb9f 	b.w	801156a <MotionDI_update+0x2132>
 8011e2c:	200025a0 	.word	0x200025a0
 8011e30:	3a03126f 	.word	0x3a03126f
 8011e34:	000d2f00 	.word	0x000d2f00
 8011e38:	00000000 	.word	0x00000000
 8011e3c:	ab33      	add	r3, sp, #204	; 0xcc
 8011e3e:	931e      	str	r3, [sp, #120]	; 0x78
 8011e40:	ab65      	add	r3, sp, #404	; 0x194
 8011e42:	931c      	str	r3, [sp, #112]	; 0x70
 8011e44:	f50d 7a9e 	add.w	sl, sp, #316	; 0x13c
 8011e48:	2300      	movs	r3, #0
 8011e4a:	f886 304c 	strb.w	r3, [r6, #76]	; 0x4c
 8011e4e:	f8d6 31c4 	ldr.w	r3, [r6, #452]	; 0x1c4
 8011e52:	60b3      	str	r3, [r6, #8]
 8011e54:	2300      	movs	r3, #0
 8011e56:	60f3      	str	r3, [r6, #12]
 8011e58:	f8a6 31c8 	strh.w	r3, [r6, #456]	; 0x1c8
 8011e5c:	7d33      	ldrb	r3, [r6, #20]
 8011e5e:	f7fe bf00 	b.w	8010c62 <MotionDI_update+0x182a>
 8011e62:	ed5f 9a0b 	vldr	s19, [pc, #-44]	; 8011e38 <MotionDI_update+0x2a00>
 8011e66:	f7fd bec3 	b.w	800fbf0 <MotionDI_update+0x7b8>
 8011e6a:	2b05      	cmp	r3, #5
 8011e6c:	f63f ac9f 	bhi.w	80117ae <MotionDI_update+0x2376>
 8011e70:	f8d6 31c4 	ldr.w	r3, [r6, #452]	; 0x1c4
 8011e74:	60b3      	str	r3, [r6, #8]
 8011e76:	2300      	movs	r3, #0
 8011e78:	f7ff bb74 	b.w	8011564 <MotionDI_update+0x212c>
 8011e7c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8011e7e:	3301      	adds	r3, #1
 8011e80:	fb93 f9fe 	sdiv	r9, r3, lr
 8011e84:	fb0e 3919 	mls	r9, lr, r9, r3
 8011e88:	9318      	str	r3, [sp, #96]	; 0x60
 8011e8a:	fa0f f389 	sxth.w	r3, r9
 8011e8e:	e6ef      	b.n	8011c70 <MotionDI_update+0x2838>
 8011e90:	4a2a      	ldr	r2, [pc, #168]	; (8011f3c <MotionDI_update+0x2b04>)
 8011e92:	4293      	cmp	r3, r2
 8011e94:	f67f ae90 	bls.w	8011bb8 <MotionDI_update+0x2780>
 8011e98:	7d33      	ldrb	r3, [r6, #20]
 8011e9a:	2b02      	cmp	r3, #2
 8011e9c:	bf28      	it	cs
 8011e9e:	2302      	movcs	r3, #2
 8011ea0:	7533      	strb	r3, [r6, #20]
 8011ea2:	f7fd bd6b 	b.w	800f97c <MotionDI_update+0x544>
 8011ea6:	4926      	ldr	r1, [pc, #152]	; (8011f40 <MotionDI_update+0x2b08>)
 8011ea8:	4608      	mov	r0, r1
 8011eaa:	460a      	mov	r2, r1
 8011eac:	ed32 7a01 	vldmdb	r2!, {s14}
 8011eb0:	edd1 7a00 	vldr	s15, [r1]
 8011eb4:	edd0 6a01 	vldr	s13, [r0, #4]
 8011eb8:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8011ebc:	ee66 6a86 	vmul.f32	s13, s13, s12
 8011ec0:	ee27 7a06 	vmul.f32	s14, s14, s12
 8011ec4:	ee67 7a86 	vmul.f32	s15, s15, s12
 8011ec8:	3004      	adds	r0, #4
 8011eca:	edc4 6a47 	vstr	s13, [r4, #284]	; 0x11c
 8011ece:	ed84 7a45 	vstr	s14, [r4, #276]	; 0x114
 8011ed2:	edc4 7a46 	vstr	s15, [r4, #280]	; 0x118
 8011ed6:	f7fe be11 	b.w	8010afc <MotionDI_update+0x16c4>
 8011eda:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8011edc:	3301      	adds	r3, #1
 8011ede:	4611      	mov	r1, r2
 8011ee0:	fb93 fcf2 	sdiv	ip, r3, r2
 8011ee4:	fb02 321c 	mls	r2, r2, ip, r3
 8011ee8:	b212      	sxth	r2, r2
 8011eea:	911f      	str	r1, [sp, #124]	; 0x7c
 8011eec:	e74d      	b.n	8011d8a <MotionDI_update+0x2952>
 8011eee:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8011ef0:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8011ef2:	f103 0801 	add.w	r8, r3, #1
 8011ef6:	fb98 f3f2 	sdiv	r3, r8, r2
 8011efa:	fb02 8313 	mls	r3, r2, r3, r8
 8011efe:	fa0f fa83 	sxth.w	sl, r3
 8011f02:	e484      	b.n	801180e <MotionDI_update+0x23d6>
 8011f04:	eef1 6a47 	vneg.f32	s13, s14
 8011f08:	eef4 7ae6 	vcmpe.f32	s15, s13
 8011f0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f10:	bf44      	itt	mi
 8011f12:	ee77 7a27 	vaddmi.f32	s15, s14, s15
 8011f16:	edc6 7a08 	vstrmi	s15, [r6, #32]
 8011f1a:	e41d      	b.n	8011758 <MotionDI_update+0x2320>
 8011f1c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011f20:	edc6 7a07 	vstr	s15, [r6, #28]
 8011f24:	e636      	b.n	8011b94 <MotionDI_update+0x275c>
 8011f26:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011f2a:	edc6 7a06 	vstr	s15, [r6, #24]
 8011f2e:	e619      	b.n	8011b64 <MotionDI_update+0x272c>
 8011f30:	eddf 7a04 	vldr	s15, [pc, #16]	; 8011f44 <MotionDI_update+0x2b0c>
 8011f34:	4639      	mov	r1, r7
 8011f36:	4686      	mov	lr, r0
 8011f38:	e4ba      	b.n	80118b0 <MotionDI_update+0x2478>
 8011f3a:	bf00      	nop
 8011f3c:	00069780 	.word	0x00069780
 8011f40:	20001d7c 	.word	0x20001d7c
 8011f44:	00000000 	.word	0x00000000
 8011f48:	4bb8      	ldr	r3, [pc, #736]	; (801222c <MotionDI_update+0x2df4>)
 8011f4a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8011f4e:	ab33      	add	r3, sp, #204	; 0xcc
 8011f50:	931e      	str	r3, [sp, #120]	; 0x78
 8011f52:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8011f56:	f8ad 10d0 	strh.w	r1, [sp, #208]	; 0xd0
 8011f5a:	af3f      	add	r7, sp, #252	; 0xfc
 8011f5c:	991e      	ldr	r1, [sp, #120]	; 0x78
 8011f5e:	971f      	str	r7, [sp, #124]	; 0x7c
 8011f60:	6008      	str	r0, [r1, #0]
 8011f62:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8011f66:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8011f68:	f88d c0d2 	strb.w	ip, [sp, #210]	; 0xd2
 8011f6c:	af65      	add	r7, sp, #404	; 0x194
 8011f6e:	f50d 7c8c 	add.w	ip, sp, #280	; 0x118
 8011f72:	2300      	movs	r3, #0
 8011f74:	f8cd c074 	str.w	ip, [sp, #116]	; 0x74
 8011f78:	971c      	str	r7, [sp, #112]	; 0x70
 8011f7a:	4619      	mov	r1, r3
 8011f7c:	e9c8 3300 	strd	r3, r3, [r8]
 8011f80:	e9c0 3300 	strd	r3, r3, [r0]
 8011f84:	e9c0 3302 	strd	r3, r3, [r0, #8]
 8011f88:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011f8c:	f8c8 3008 	str.w	r3, [r8, #8]
 8011f90:	6183      	str	r3, [r0, #24]
 8011f92:	e9dd 031c 	ldrd	r0, r3, [sp, #112]	; 0x70
 8011f96:	2200      	movs	r2, #0
 8011f98:	f04f 5c7e 	mov.w	ip, #1065353216	; 0x3f800000
 8011f9c:	605a      	str	r2, [r3, #4]
 8011f9e:	609a      	str	r2, [r3, #8]
 8011fa0:	60da      	str	r2, [r3, #12]
 8011fa2:	615a      	str	r2, [r3, #20]
 8011fa4:	619a      	str	r2, [r3, #24]
 8011fa6:	61da      	str	r2, [r3, #28]
 8011fa8:	601a      	str	r2, [r3, #0]
 8011faa:	f8c3 c010 	str.w	ip, [r3, #16]
 8011fae:	2270      	movs	r2, #112	; 0x70
 8011fb0:	f8c3 c020 	str.w	ip, [r3, #32]
 8011fb4:	f000 fe8a 	bl	8012ccc <memset>
 8011fb8:	f8b6 2050 	ldrh.w	r2, [r6, #80]	; 0x50
 8011fbc:	f8b6 1052 	ldrh.w	r1, [r6, #82]	; 0x52
 8011fc0:	f9b6 3058 	ldrsh.w	r3, [r6, #88]	; 0x58
 8011fc4:	428a      	cmp	r2, r1
 8011fc6:	f103 0301 	add.w	r3, r3, #1
 8011fca:	f000 8616 	beq.w	8012bfa <MotionDI_update+0x37c2>
 8011fce:	1a9b      	subs	r3, r3, r2
 8011fd0:	fb93 f0f1 	sdiv	r0, r3, r1
 8011fd4:	fb01 3310 	mls	r3, r1, r0, r3
 8011fd8:	b21f      	sxth	r7, r3
 8011fda:	2f00      	cmp	r7, #0
 8011fdc:	bfbc      	itt	lt
 8011fde:	185b      	addlt	r3, r3, r1
 8011fe0:	b21f      	sxthlt	r7, r3
 8011fe2:	2a00      	cmp	r2, #0
 8011fe4:	f000 85ef 	beq.w	8012bc6 <MotionDI_update+0x378e>
 8011fe8:	eddf 6a91 	vldr	s13, [pc, #580]	; 8012230 <MotionDI_update+0x2df8>
 8011fec:	2000      	movs	r0, #0
 8011fee:	eeb0 6a66 	vmov.f32	s12, s13
 8011ff2:	eef0 5a66 	vmov.f32	s11, s13
 8011ff6:	eb00 0c07 	add.w	ip, r0, r7
 8011ffa:	fb9c f3f1 	sdiv	r3, ip, r1
 8011ffe:	fb01 c313 	mls	r3, r1, r3, ip
 8012002:	b2db      	uxtb	r3, r3
 8012004:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8012008:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801200c:	3001      	adds	r0, #1
 801200e:	f9b3 c060 	ldrsh.w	ip, [r3, #96]	; 0x60
 8012012:	ee05 ca10 	vmov	s10, ip
 8012016:	f9b3 c062 	ldrsh.w	ip, [r3, #98]	; 0x62
 801201a:	f9b3 3064 	ldrsh.w	r3, [r3, #100]	; 0x64
 801201e:	ee07 ca10 	vmov	s14, ip
 8012022:	ee07 3a90 	vmov	s15, r3
 8012026:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
 801202a:	b2c3      	uxtb	r3, r0
 801202c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8012030:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012034:	429a      	cmp	r2, r3
 8012036:	ee75 5a85 	vadd.f32	s11, s11, s10
 801203a:	ee36 6a07 	vadd.f32	s12, s12, s14
 801203e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8012042:	4618      	mov	r0, r3
 8012044:	d8d7      	bhi.n	8011ff6 <MotionDI_update+0x2bbe>
 8012046:	ee07 2a10 	vmov	s14, r2
 801204a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801204e:	eddf 7a78 	vldr	s15, [pc, #480]	; 8012230 <MotionDI_update+0x2df8>
 8012052:	ee86 aa07 	vdiv.f32	s20, s12, s14
 8012056:	2000      	movs	r0, #0
 8012058:	ee86 9a87 	vdiv.f32	s18, s13, s14
 801205c:	eec5 aa87 	vdiv.f32	s21, s11, s14
 8012060:	eef0 3a67 	vmov.f32	s7, s15
 8012064:	eeb0 4a67 	vmov.f32	s8, s15
 8012068:	eef0 4a67 	vmov.f32	s9, s15
 801206c:	eeb0 5a67 	vmov.f32	s10, s15
 8012070:	eef0 5a67 	vmov.f32	s11, s15
 8012074:	eb00 0c07 	add.w	ip, r0, r7
 8012078:	fb9c f3f1 	sdiv	r3, ip, r1
 801207c:	fb01 c313 	mls	r3, r1, r3, ip
 8012080:	b2db      	uxtb	r3, r3
 8012082:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8012086:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801208a:	3001      	adds	r0, #1
 801208c:	f9b3 c060 	ldrsh.w	ip, [r3, #96]	; 0x60
 8012090:	ee06 ca10 	vmov	s12, ip
 8012094:	f9b3 c062 	ldrsh.w	ip, [r3, #98]	; 0x62
 8012098:	f9b3 3064 	ldrsh.w	r3, [r3, #100]	; 0x64
 801209c:	ee06 ca90 	vmov	s13, ip
 80120a0:	ee07 3a10 	vmov	s14, r3
 80120a4:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 80120a8:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80120ac:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80120b0:	ee36 6a6a 	vsub.f32	s12, s12, s21
 80120b4:	ee76 6aca 	vsub.f32	s13, s13, s20
 80120b8:	ee37 7a49 	vsub.f32	s14, s14, s18
 80120bc:	b2c3      	uxtb	r3, r0
 80120be:	429a      	cmp	r2, r3
 80120c0:	eee6 5a06 	vfma.f32	s11, s12, s12
 80120c4:	4618      	mov	r0, r3
 80120c6:	eea6 5a26 	vfma.f32	s10, s12, s13
 80120ca:	eea6 4aa6 	vfma.f32	s8, s13, s13
 80120ce:	eee6 4a07 	vfma.f32	s9, s12, s14
 80120d2:	eee6 3a87 	vfma.f32	s7, s13, s14
 80120d6:	eee7 7a07 	vfma.f32	s15, s14, s14
 80120da:	d8cb      	bhi.n	8012074 <MotionDI_update+0x2c3c>
 80120dc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80120de:	edc3 5a00 	vstr	s11, [r3]
 80120e2:	ed83 5a01 	vstr	s10, [r3, #4]
 80120e6:	edc3 4a02 	vstr	s9, [r3, #8]
 80120ea:	ed83 4a03 	vstr	s8, [r3, #12]
 80120ee:	edc3 3a04 	vstr	s7, [r3, #16]
 80120f2:	edc3 7a05 	vstr	s15, [r3, #20]
 80120f6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80120f8:	f50d 7a9e 	add.w	sl, sp, #316	; 0x13c
 80120fc:	6819      	ldr	r1, [r3, #0]
 80120fe:	68da      	ldr	r2, [r3, #12]
 8012100:	f8ca 1000 	str.w	r1, [sl]
 8012104:	4618      	mov	r0, r3
 8012106:	695b      	ldr	r3, [r3, #20]
 8012108:	f8ca 3020 	str.w	r3, [sl, #32]
 801210c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801210e:	6841      	ldr	r1, [r0, #4]
 8012110:	691b      	ldr	r3, [r3, #16]
 8012112:	f8ca 2010 	str.w	r2, [sl, #16]
 8012116:	f8ca 1004 	str.w	r1, [sl, #4]
 801211a:	6882      	ldr	r2, [r0, #8]
 801211c:	f8ca 100c 	str.w	r1, [sl, #12]
 8012120:	4650      	mov	r0, sl
 8012122:	4641      	mov	r1, r8
 8012124:	f8ca 2008 	str.w	r2, [sl, #8]
 8012128:	f8ca 2018 	str.w	r2, [sl, #24]
 801212c:	f8ca 3014 	str.w	r3, [sl, #20]
 8012130:	f8ca 301c 	str.w	r3, [sl, #28]
 8012134:	f7f6 fb52 	bl	80087dc <st_accCal_MEMS_EIG3>
 8012138:	edd8 7a01 	vldr	s15, [r8, #4]
 801213c:	edd8 6a00 	vldr	s13, [r8]
 8012140:	ed98 7a02 	vldr	s14, [r8, #8]
 8012144:	eef0 7ae7 	vabs.f32	s15, s15
 8012148:	eef0 6ae6 	vabs.f32	s13, s13
 801214c:	eef4 7ae6 	vcmpe.f32	s15, s13
 8012150:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012154:	eeb0 7ac7 	vabs.f32	s14, s14
 8012158:	bfb4      	ite	lt
 801215a:	eeb0 6a66 	vmovlt.f32	s12, s13
 801215e:	eeb0 6a67 	vmovge.f32	s12, s15
 8012162:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8012166:	bf88      	it	hi
 8012168:	eef0 7a66 	vmovhi.f32	s15, s13
 801216c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012170:	eef4 7ac7 	vcmpe.f32	s15, s14
 8012174:	bfa8      	it	ge
 8012176:	eeb0 6a47 	vmovge.f32	s12, s14
 801217a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801217e:	bf88      	it	hi
 8012180:	eef0 7a47 	vmovhi.f32	s15, s14
 8012184:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 8012188:	ee67 7a87 	vmul.f32	s15, s15, s14
 801218c:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8012190:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012194:	f73f ae58 	bgt.w	8011e48 <MotionDI_update+0x2a10>
 8012198:	eddf 7a25 	vldr	s15, [pc, #148]	; 8012230 <MotionDI_update+0x2df8>
 801219c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 801219e:	981f      	ldr	r0, [sp, #124]	; 0x7c
 80121a0:	f8b6 1050 	ldrh.w	r1, [r6, #80]	; 0x50
 80121a4:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
 80121a8:	2200      	movs	r2, #0
 80121aa:	e9c0 2200 	strd	r2, r2, [r0]
 80121ae:	e9c0 2202 	strd	r2, r2, [r0, #8]
 80121b2:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
 80121b6:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
 80121ba:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
 80121be:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
 80121c2:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
 80121c6:	6102      	str	r2, [r0, #16]
 80121c8:	6142      	str	r2, [r0, #20]
 80121ca:	6182      	str	r2, [r0, #24]
 80121cc:	2900      	cmp	r1, #0
 80121ce:	f000 80be 	beq.w	801234e <MotionDI_update+0x2f16>
 80121d2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80121d4:	f8b6 c052 	ldrh.w	ip, [r6, #82]	; 0x52
 80121d8:	edd3 fa00 	vldr	s31, [r3]
 80121dc:	ed93 fa07 	vldr	s30, [r3, #28]
 80121e0:	edd3 ea0d 	vldr	s29, [r3, #52]	; 0x34
 80121e4:	edd3 ca01 	vldr	s25, [r3, #4]
 80121e8:	ed93 ca02 	vldr	s24, [r3, #8]
 80121ec:	edd3 ba08 	vldr	s23, [r3, #32]
 80121f0:	ed93 ba03 	vldr	s22, [r3, #12]
 80121f4:	ed93 0a04 	vldr	s0, [r3, #16]
 80121f8:	edd3 0a05 	vldr	s1, [r3, #20]
 80121fc:	ed93 1a09 	vldr	s2, [r3, #36]	; 0x24
 8012200:	edd3 1a0a 	vldr	s3, [r3, #40]	; 0x28
 8012204:	ed93 2a0b 	vldr	s4, [r3, #44]	; 0x2c
 8012208:	edd3 2a0e 	vldr	s5, [r3, #56]	; 0x38
 801220c:	ed93 3a0f 	vldr	s6, [r3, #60]	; 0x3c
 8012210:	edd3 3a10 	vldr	s7, [r3, #64]	; 0x40
 8012214:	edcd 7a20 	vstr	s15, [sp, #128]	; 0x80
 8012218:	eeb0 4a67 	vmov.f32	s8, s15
 801221c:	eeb0 da67 	vmov.f32	s26, s15
 8012220:	eef0 da67 	vmov.f32	s27, s15
 8012224:	eeb0 ea67 	vmov.f32	s28, s15
 8012228:	4660      	mov	r0, ip
 801222a:	e003      	b.n	8012234 <MotionDI_update+0x2dfc>
 801222c:	08014f5c 	.word	0x08014f5c
 8012230:	00000000 	.word	0x00000000
 8012234:	eb02 0c07 	add.w	ip, r2, r7
 8012238:	fb9c f3f0 	sdiv	r3, ip, r0
 801223c:	fb00 c313 	mls	r3, r0, r3, ip
 8012240:	b2db      	uxtb	r3, r3
 8012242:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8012246:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801224a:	3201      	adds	r2, #1
 801224c:	f9b3 c060 	ldrsh.w	ip, [r3, #96]	; 0x60
 8012250:	ee06 ca10 	vmov	s12, ip
 8012254:	f9b3 c062 	ldrsh.w	ip, [r3, #98]	; 0x62
 8012258:	f9b3 3064 	ldrsh.w	r3, [r3, #100]	; 0x64
 801225c:	ee06 ca90 	vmov	s13, ip
 8012260:	ee07 3a10 	vmov	s14, r3
 8012264:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8012268:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 801226c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8012270:	ee36 6a6a 	vsub.f32	s12, s12, s21
 8012274:	ee37 7a49 	vsub.f32	s14, s14, s18
 8012278:	ee76 6aca 	vsub.f32	s13, s13, s20
 801227c:	ee66 4a06 	vmul.f32	s9, s12, s12
 8012280:	ee26 5aa6 	vmul.f32	s10, s13, s13
 8012284:	ee67 5a07 	vmul.f32	s11, s14, s14
 8012288:	eea6 ba24 	vfma.f32	s22, s12, s9
 801228c:	b2d3      	uxtb	r3, r2
 801228e:	4299      	cmp	r1, r3
 8012290:	eee7 0a24 	vfma.f32	s1, s14, s9
 8012294:	461a      	mov	r2, r3
 8012296:	eea6 1a05 	vfma.f32	s2, s12, s10
 801229a:	eea7 2a05 	vfma.f32	s4, s14, s10
 801229e:	eee4 faa4 	vfma.f32	s31, s9, s9
 80122a2:	eea6 0aa4 	vfma.f32	s0, s13, s9
 80122a6:	eea5 fa05 	vfma.f32	s30, s10, s10
 80122aa:	eee6 1a85 	vfma.f32	s3, s13, s10
 80122ae:	eee6 2a25 	vfma.f32	s5, s12, s11
 80122b2:	eee7 3a25 	vfma.f32	s7, s14, s11
 80122b6:	ee3e ea24 	vadd.f32	s28, s28, s9
 80122ba:	ee7d da85 	vadd.f32	s27, s27, s10
 80122be:	ee66 4a26 	vmul.f32	s9, s12, s13
 80122c2:	ee26 5a07 	vmul.f32	s10, s12, s14
 80122c6:	ee26 6a87 	vmul.f32	s12, s13, s14
 80122ca:	ed9d 7a20 	vldr	s14, [sp, #128]	; 0x80
 80122ce:	ee37 7a05 	vadd.f32	s14, s14, s10
 80122d2:	eee5 eaa5 	vfma.f32	s29, s11, s11
 80122d6:	eea6 3aa5 	vfma.f32	s6, s13, s11
 80122da:	eee4 caa4 	vfma.f32	s25, s9, s9
 80122de:	eea5 ca05 	vfma.f32	s24, s10, s10
 80122e2:	eee6 ba06 	vfma.f32	s23, s12, s12
 80122e6:	ee3d da25 	vadd.f32	s26, s26, s11
 80122ea:	ee77 7aa4 	vadd.f32	s15, s15, s9
 80122ee:	ee34 4a06 	vadd.f32	s8, s8, s12
 80122f2:	ed8d 7a20 	vstr	s14, [sp, #128]	; 0x80
 80122f6:	d89d      	bhi.n	8012234 <MotionDI_update+0x2dfc>
 80122f8:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80122fa:	edc3 fa00 	vstr	s31, [r3]
 80122fe:	ed83 fa07 	vstr	s30, [r3, #28]
 8012302:	edc3 ea0d 	vstr	s29, [r3, #52]	; 0x34
 8012306:	ed83 ea12 	vstr	s28, [r3, #72]	; 0x48
 801230a:	edc3 da16 	vstr	s27, [r3, #88]	; 0x58
 801230e:	ed83 da19 	vstr	s26, [r3, #100]	; 0x64
 8012312:	edc3 ca01 	vstr	s25, [r3, #4]
 8012316:	ed83 ca02 	vstr	s24, [r3, #8]
 801231a:	edc3 ba08 	vstr	s23, [r3, #32]
 801231e:	ed83 ba03 	vstr	s22, [r3, #12]
 8012322:	ed83 0a04 	vstr	s0, [r3, #16]
 8012326:	edc3 0a05 	vstr	s1, [r3, #20]
 801232a:	ed83 1a09 	vstr	s2, [r3, #36]	; 0x24
 801232e:	edc3 1a0a 	vstr	s3, [r3, #40]	; 0x28
 8012332:	ed83 2a0b 	vstr	s4, [r3, #44]	; 0x2c
 8012336:	edc3 2a0e 	vstr	s5, [r3, #56]	; 0x38
 801233a:	ed83 3a0f 	vstr	s6, [r3, #60]	; 0x3c
 801233e:	edc3 3a10 	vstr	s7, [r3, #64]	; 0x40
 8012342:	ed83 4a17 	vstr	s8, [r3, #92]	; 0x5c
 8012346:	ed83 7a14 	vstr	s14, [r3, #80]	; 0x50
 801234a:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
 801234e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8012350:	f8cd a098 	str.w	sl, [sp, #152]	; 0x98
 8012354:	4617      	mov	r7, r2
 8012356:	ee07 1a90 	vmov	s15, r1
 801235a:	2300      	movs	r3, #0
 801235c:	f8d2 c048 	ldr.w	ip, [r2, #72]	; 0x48
 8012360:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8012362:	657b      	str	r3, [r7, #84]	; 0x54
 8012364:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8012366:	663b      	str	r3, [r7, #96]	; 0x60
 8012368:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801236c:	66bb      	str	r3, [r7, #104]	; 0x68
 801236e:	e9cd 9523 	strd	r9, r5, [sp, #140]	; 0x8c
 8012372:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8012374:	647a      	str	r2, [r7, #68]	; 0x44
 8012376:	2201      	movs	r2, #1
 8012378:	f8cd b09c 	str.w	fp, [sp, #156]	; 0x9c
 801237c:	f8c7 c018 	str.w	ip, [r7, #24]
 8012380:	6338      	str	r0, [r7, #48]	; 0x30
 8012382:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
 8012386:	2100      	movs	r1, #0
 8012388:	4692      	mov	sl, r2
 801238a:	469b      	mov	fp, r3
 801238c:	f10a 33ff 	add.w	r3, sl, #4294967295
 8012390:	fb0a f303 	mul.w	r3, sl, r3
 8012394:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 8012398:	f81b 2b01 	ldrb.w	r2, [fp], #1
 801239c:	9220      	str	r2, [sp, #128]	; 0x80
 801239e:	105b      	asrs	r3, r3, #1
 80123a0:	425b      	negs	r3, r3
 80123a2:	1c8f      	adds	r7, r1, #2
 80123a4:	1ccd      	adds	r5, r1, #3
 80123a6:	1d0a      	adds	r2, r1, #4
 80123a8:	f101 0e05 	add.w	lr, r1, #5
 80123ac:	eb07 0803 	add.w	r8, r7, r3
 80123b0:	462f      	mov	r7, r5
 80123b2:	4615      	mov	r5, r2
 80123b4:	4672      	mov	r2, lr
 80123b6:	441a      	add	r2, r3
 80123b8:	9222      	str	r2, [sp, #136]	; 0x88
 80123ba:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80123bc:	f101 0c01 	add.w	ip, r1, #1
 80123c0:	18c8      	adds	r0, r1, r3
 80123c2:	eb0c 0903 	add.w	r9, ip, r3
 80123c6:	eb02 0c80 	add.w	ip, r2, r0, lsl #2
 80123ca:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80123cc:	981c      	ldr	r0, [sp, #112]	; 0x70
 80123ce:	ed9c 7a00 	vldr	s14, [ip]
 80123d2:	fb12 fe02 	smulbb	lr, r2, r2
 80123d6:	ee07 ea90 	vmov	s15, lr
 80123da:	441d      	add	r5, r3
 80123dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80123e0:	eb00 0285 	add.w	r2, r0, r5, lsl #2
 80123e4:	9d22      	ldr	r5, [sp, #136]	; 0x88
 80123e6:	9221      	str	r2, [sp, #132]	; 0x84
 80123e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80123ec:	441f      	add	r7, r3
 80123ee:	eb00 0285 	add.w	r2, r0, r5, lsl #2
 80123f2:	f1ba 0f07 	cmp.w	sl, #7
 80123f6:	eb00 0989 	add.w	r9, r0, r9, lsl #2
 80123fa:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 80123fe:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8012402:	9222      	str	r2, [sp, #136]	; 0x88
 8012404:	edcc 7a00 	vstr	s15, [ip]
 8012408:	fa5f fe8a 	uxtb.w	lr, sl
 801240c:	d06e      	beq.n	80124ec <MotionDI_update+0x30b4>
 801240e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8012410:	f89b c000 	ldrb.w	ip, [fp]
 8012414:	ed99 7a00 	vldr	s14, [r9]
 8012418:	fb1c fc05 	smulbb	ip, ip, r5
 801241c:	ee07 ca90 	vmov	s15, ip
 8012420:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012424:	f101 0c06 	add.w	ip, r1, #6
 8012428:	ee67 7a87 	vmul.f32	s15, s15, s14
 801242c:	4463      	add	r3, ip
 801242e:	f1be 0f06 	cmp.w	lr, #6
 8012432:	462a      	mov	r2, r5
 8012434:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8012438:	edc9 7a00 	vstr	s15, [r9]
 801243c:	d056      	beq.n	80124ec <MotionDI_update+0x30b4>
 801243e:	f89b c001 	ldrb.w	ip, [fp, #1]
 8012442:	ed98 7a00 	vldr	s14, [r8]
 8012446:	fb1c f005 	smulbb	r0, ip, r5
 801244a:	ee07 0a90 	vmov	s15, r0
 801244e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012452:	f1be 0f05 	cmp.w	lr, #5
 8012456:	ee67 7a87 	vmul.f32	s15, s15, s14
 801245a:	edc8 7a00 	vstr	s15, [r8]
 801245e:	d045      	beq.n	80124ec <MotionDI_update+0x30b4>
 8012460:	f89b c002 	ldrb.w	ip, [fp, #2]
 8012464:	ed97 7a00 	vldr	s14, [r7]
 8012468:	fb1c f005 	smulbb	r0, ip, r5
 801246c:	ee07 0a90 	vmov	s15, r0
 8012470:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012474:	f1be 0f04 	cmp.w	lr, #4
 8012478:	ee67 7a87 	vmul.f32	s15, s15, s14
 801247c:	edc7 7a00 	vstr	s15, [r7]
 8012480:	d034      	beq.n	80124ec <MotionDI_update+0x30b4>
 8012482:	9821      	ldr	r0, [sp, #132]	; 0x84
 8012484:	f89b 7003 	ldrb.w	r7, [fp, #3]
 8012488:	ed90 7a00 	vldr	s14, [r0]
 801248c:	fb17 f005 	smulbb	r0, r7, r5
 8012490:	ee07 0a90 	vmov	s15, r0
 8012494:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012498:	9821      	ldr	r0, [sp, #132]	; 0x84
 801249a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801249e:	f1be 0f03 	cmp.w	lr, #3
 80124a2:	edc0 7a00 	vstr	s15, [r0]
 80124a6:	d021      	beq.n	80124ec <MotionDI_update+0x30b4>
 80124a8:	9822      	ldr	r0, [sp, #136]	; 0x88
 80124aa:	f89b 5004 	ldrb.w	r5, [fp, #4]
 80124ae:	ed90 7a00 	vldr	s14, [r0]
 80124b2:	fb15 f002 	smulbb	r0, r5, r2
 80124b6:	ee07 0a90 	vmov	s15, r0
 80124ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80124be:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80124c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80124c4:	f1be 0f01 	cmp.w	lr, #1
 80124c8:	edc2 7a00 	vstr	s15, [r2]
 80124cc:	d10e      	bne.n	80124ec <MotionDI_update+0x30b4>
 80124ce:	f89b 2005 	ldrb.w	r2, [fp, #5]
 80124d2:	9820      	ldr	r0, [sp, #128]	; 0x80
 80124d4:	ed93 7a00 	vldr	s14, [r3]
 80124d8:	fb12 f200 	smulbb	r2, r2, r0
 80124dc:	ee07 2a90 	vmov	s15, r2
 80124e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80124e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80124e8:	edc3 7a00 	vstr	s15, [r3]
 80124ec:	f10a 0a01 	add.w	sl, sl, #1
 80124f0:	f1ba 0f08 	cmp.w	sl, #8
 80124f4:	f101 0108 	add.w	r1, r1, #8
 80124f8:	f47f af48 	bne.w	801238c <MotionDI_update+0x2f54>
 80124fc:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80124fe:	e9dd 9523 	ldrd	r9, r5, [sp, #140]	; 0x8c
 8012502:	e9dd ab26 	ldrd	sl, fp, [sp, #152]	; 0x98
 8012506:	4613      	mov	r3, r2
 8012508:	edd3 6a00 	vldr	s13, [r3]
 801250c:	ed92 7a1b 	vldr	s14, [r2, #108]	; 0x6c
 8012510:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8012514:	ece3 7a01 	vstmia	r3!, {s15}
 8012518:	455b      	cmp	r3, fp
 801251a:	d1f5      	bne.n	8012508 <MotionDI_update+0x30d0>
 801251c:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 801251e:	f8dd 807c 	ldr.w	r8, [sp, #124]	; 0x7c
 8012522:	4638      	mov	r0, r7
 8012524:	4641      	mov	r1, r8
 8012526:	f7f6 fa4b 	bl	80089c0 <st_accCal_MEMS_ellipsoidFit7>
 801252a:	ed98 5a04 	vldr	s10, [r8, #16]
 801252e:	ed98 3a01 	vldr	s6, [r8, #4]
 8012532:	edd8 4a03 	vldr	s9, [r8, #12]
 8012536:	ed97 6a07 	vldr	s12, [r7, #28]
 801253a:	edd8 3a00 	vldr	s7, [r8]
 801253e:	edd7 ca01 	vldr	s25, [r7, #4]
 8012542:	edd8 5a05 	vldr	s11, [r8, #20]
 8012546:	ed98 4a02 	vldr	s8, [r8, #8]
 801254a:	edd7 6a08 	vldr	s13, [r7, #32]
 801254e:	ed97 0a02 	vldr	s0, [r7, #8]
 8012552:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8012556:	ed97 1a03 	vldr	s2, [r7, #12]
 801255a:	ed97 da00 	vldr	s26, [r7]
 801255e:	edd8 2a06 	vldr	s5, [r8, #24]
 8012562:	edd7 1a04 	vldr	s3, [r7, #16]
 8012566:	edd7 0a0d 	vldr	s1, [r7, #52]	; 0x34
 801256a:	eef1 7a45 	vneg.f32	s15, s10
 801256e:	eec7 ba83 	vdiv.f32	s23, s15, s6
 8012572:	ee23 6a06 	vmul.f32	s12, s6, s12
 8012576:	eef1 7a64 	vneg.f32	s15, s9
 801257a:	ee87 caa3 	vdiv.f32	s24, s15, s7
 801257e:	eea3 6aac 	vfma.f32	s12, s7, s25
 8012582:	eef1 7a65 	vneg.f32	s15, s11
 8012586:	eea4 6a26 	vfma.f32	s12, s8, s13
 801258a:	ee63 6a26 	vmul.f32	s13, s6, s13
 801258e:	ee87 ba84 	vdiv.f32	s22, s15, s8
 8012592:	eee3 6a80 	vfma.f32	s13, s7, s0
 8012596:	ee64 7a00 	vmul.f32	s15, s8, s0
 801259a:	eeb0 0a66 	vmov.f32	s0, s13
 801259e:	eee3 7a2c 	vfma.f32	s15, s6, s25
 80125a2:	eef0 6a46 	vmov.f32	s13, s12
 80125a6:	eee4 6a87 	vfma.f32	s13, s9, s14
 80125aa:	ee23 7a07 	vmul.f32	s14, s6, s14
 80125ae:	ee25 2a2b 	vmul.f32	s4, s10, s23
 80125b2:	eee3 7a8d 	vfma.f32	s15, s7, s26
 80125b6:	eea3 7a81 	vfma.f32	s14, s7, s2
 80125ba:	eea4 2a8c 	vfma.f32	s4, s9, s24
 80125be:	eee4 7a81 	vfma.f32	s15, s9, s2
 80125c2:	eeb0 1a47 	vmov.f32	s2, s14
 80125c6:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80125ca:	ed97 6a0c 	vldr	s12, [r7, #48]	; 0x30
 80125ce:	edd7 ca0b 	vldr	s25, [r7, #44]	; 0x2c
 80125d2:	ee32 2a82 	vadd.f32	s4, s5, s4
 80125d6:	eee5 6a07 	vfma.f32	s13, s10, s14
 80125da:	ee23 7a07 	vmul.f32	s14, s6, s14
 80125de:	eea5 2a8b 	vfma.f32	s4, s11, s22
 80125e2:	eea3 7aa1 	vfma.f32	s14, s7, s3
 80125e6:	eee5 7a21 	vfma.f32	s15, s10, s3
 80125ea:	eeb0 2ac2 	vabs.f32	s4, s4
 80125ee:	eeb1 dac2 	vsqrt.f32	s26, s4
 80125f2:	eef0 1a47 	vmov.f32	s3, s14
 80125f6:	ed97 2a05 	vldr	s4, [r7, #20]
 80125fa:	ee22 7a86 	vmul.f32	s14, s5, s12
 80125fe:	eee5 7a82 	vfma.f32	s15, s11, s4
 8012602:	eea5 7aac 	vfma.f32	s14, s11, s25
 8012606:	eea4 0a20 	vfma.f32	s0, s8, s1
 801260a:	edd7 0a06 	vldr	s1, [r7, #24]
 801260e:	ee37 7a26 	vadd.f32	s14, s14, s13
 8012612:	eee2 7aa0 	vfma.f32	s15, s5, s1
 8012616:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 801261a:	ee27 7a03 	vmul.f32	s14, s14, s6
 801261e:	eea4 0aa6 	vfma.f32	s0, s9, s13
 8012622:	eea4 1a26 	vfma.f32	s2, s8, s13
 8012626:	ee63 6a2c 	vmul.f32	s13, s6, s25
 801262a:	eea3 7aa7 	vfma.f32	s14, s7, s15
 801262e:	eee3 6a82 	vfma.f32	s13, s7, s4
 8012632:	edd7 ca11 	vldr	s25, [r7, #68]	; 0x44
 8012636:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 801263a:	ed97 2a12 	vldr	s4, [r7, #72]	; 0x48
 801263e:	ee23 6a06 	vmul.f32	s12, s6, s12
 8012642:	eea5 0a27 	vfma.f32	s0, s10, s15
 8012646:	eea3 6aa0 	vfma.f32	s12, s7, s1
 801264a:	eee4 1a27 	vfma.f32	s3, s8, s15
 801264e:	eef0 0a66 	vmov.f32	s1, s13
 8012652:	ee62 7aac 	vmul.f32	s15, s5, s25
 8012656:	eef0 6a47 	vmov.f32	s13, s14
 801265a:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 801265e:	eee5 7a87 	vfma.f32	s15, s11, s14
 8012662:	eea4 1a82 	vfma.f32	s2, s9, s4
 8012666:	eee4 0a07 	vfma.f32	s1, s8, s14
 801266a:	ee77 7a80 	vadd.f32	s15, s15, s0
 801266e:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8012672:	ed97 0a15 	vldr	s0, [r7, #84]	; 0x54
 8012676:	eeb0 2a41 	vmov.f32	s4, s2
 801267a:	eea5 2a07 	vfma.f32	s4, s10, s14
 801267e:	eee4 1a87 	vfma.f32	s3, s9, s14
 8012682:	ed97 1a14 	vldr	s2, [r7, #80]	; 0x50
 8012686:	ee22 7a80 	vmul.f32	s14, s5, s0
 801268a:	eea4 6a2c 	vfma.f32	s12, s8, s25
 801268e:	eea5 7a81 	vfma.f32	s14, s11, s2
 8012692:	eee4 6a27 	vfma.f32	s13, s8, s15
 8012696:	eef1 dac3 	vsqrt.f32	s27, s6
 801269a:	eeb1 3ae3 	vsqrt.f32	s6, s7
 801269e:	eef1 3ac4 	vsqrt.f32	s7, s8
 80126a2:	ee37 4a02 	vadd.f32	s8, s14, s4
 80126a6:	eef0 7a46 	vmov.f32	s15, s12
 80126aa:	eee4 7a80 	vfma.f32	s15, s9, s0
 80126ae:	eee4 6a84 	vfma.f32	s13, s9, s8
 80126b2:	ed97 0a18 	vldr	s0, [r7, #96]	; 0x60
 80126b6:	ed97 4a16 	vldr	s8, [r7, #88]	; 0x58
 80126ba:	eeb0 2a60 	vmov.f32	s4, s1
 80126be:	eea4 2a81 	vfma.f32	s4, s9, s2
 80126c2:	eee5 1a04 	vfma.f32	s3, s10, s8
 80126c6:	edd7 4a17 	vldr	s9, [r7, #92]	; 0x5c
 80126ca:	ed97 1a1a 	vldr	s2, [r7, #104]	; 0x68
 80126ce:	ee22 4a80 	vmul.f32	s8, s5, s0
 80126d2:	ee69 ca8d 	vmul.f32	s25, s19, s26
 80126d6:	eea5 4aa4 	vfma.f32	s8, s11, s9
 80126da:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80126de:	ee34 4a21 	vadd.f32	s8, s8, s3
 80126e2:	ee87 6a2c 	vdiv.f32	s12, s14, s25
 80126e6:	eea5 2a24 	vfma.f32	s4, s10, s9
 80126ea:	eee5 7a00 	vfma.f32	s15, s10, s0
 80126ee:	eee5 6a04 	vfma.f32	s13, s10, s8
 80126f2:	ee62 4a81 	vmul.f32	s9, s5, s2
 80126f6:	ed97 5a19 	vldr	s10, [r7, #100]	; 0x64
 80126fa:	eee5 4a85 	vfma.f32	s9, s11, s10
 80126fe:	eee5 7a81 	vfma.f32	s15, s11, s2
 8012702:	ee74 4a82 	vadd.f32	s9, s9, s4
 8012706:	ed97 5a1b 	vldr	s10, [r7, #108]	; 0x6c
 801270a:	eee5 6aa4 	vfma.f32	s13, s11, s9
 801270e:	eee2 7a85 	vfma.f32	s15, s5, s10
 8012712:	ee66 da2d 	vmul.f32	s27, s12, s27
 8012716:	eee2 6aa7 	vfma.f32	s13, s5, s15
 801271a:	ee26 ea23 	vmul.f32	s28, s12, s7
 801271e:	ee26 6a03 	vmul.f32	s12, s12, s6
 8012722:	eef4 dac7 	vcmpe.f32	s27, s14
 8012726:	eef0 5a66 	vmov.f32	s11, s13
 801272a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 801272e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012732:	eeb4 6ae6 	vcmpe.f32	s12, s13
 8012736:	bf4c      	ite	mi
 8012738:	ee37 7a6d 	vsubmi.f32	s14, s14, s27
 801273c:	ee3d 7ac7 	vsubpl.f32	s14, s27, s14
 8012740:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012744:	bf4c      	ite	mi
 8012746:	ee76 6ac6 	vsubmi.f32	s13, s13, s12
 801274a:	ee76 6a66 	vsubpl.f32	s13, s12, s13
 801274e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8012752:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8012756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801275a:	eeb4 eae7 	vcmpe.f32	s28, s15
 801275e:	bfb8      	it	lt
 8012760:	eeb0 7a66 	vmovlt.f32	s14, s13
 8012764:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012768:	bf4c      	ite	mi
 801276a:	ee77 7ace 	vsubmi.f32	s15, s15, s28
 801276e:	ee7e 7a67 	vsubpl.f32	s15, s28, s15
 8012772:	eddf 6af2 	vldr	s13, [pc, #968]	; 8012b3c <MotionDI_update+0x3704>
 8012776:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801277a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801277e:	bfa8      	it	ge
 8012780:	eef0 7a47 	vmovge.f32	s15, s14
 8012784:	eef4 7ae6 	vcmpe.f32	s15, s13
 8012788:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801278c:	f57f ab5c 	bpl.w	8011e48 <MotionDI_update+0x2a10>
 8012790:	ee3e 7a2d 	vadd.f32	s14, s28, s27
 8012794:	eddf 4aea 	vldr	s9, [pc, #936]	; 8012b40 <MotionDI_update+0x3708>
 8012798:	eddf 6aea 	vldr	s13, [pc, #936]	; 8012b44 <MotionDI_update+0x370c>
 801279c:	ee37 7a06 	vadd.f32	s14, s14, s12
 80127a0:	eeb0 4a4e 	vmov.f32	s8, s28
 80127a4:	eea7 4a64 	vfms.f32	s8, s14, s9
 80127a8:	eeb0 7ac4 	vabs.f32	s14, s8
 80127ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80127b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80127b4:	bfa8      	it	ge
 80127b6:	eef0 7a47 	vmovge.f32	s15, s14
 80127ba:	eef4 7ae6 	vcmpe.f32	s15, s13
 80127be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80127c2:	f57f ab41 	bpl.w	8011e48 <MotionDI_update+0x2a10>
 80127c6:	eef0 7ae5 	vabs.f32	s15, s11
 80127ca:	ee87 7a85 	vdiv.f32	s14, s15, s10
 80127ce:	eef5 6a00 	vmov.f32	s13, #80	; 0x3e800000  0.250
 80127d2:	eef1 5ac7 	vsqrt.f32	s11, s14
 80127d6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80127da:	eef1 7ae5 	vsqrt.f32	s15, s11
 80127de:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80127e2:	eec7 ca8d 	vdiv.f32	s25, s15, s26
 80127e6:	eef4 cac7 	vcmpe.f32	s25, s14
 80127ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80127ee:	f73f ab2b 	bgt.w	8011e48 <MotionDI_update+0x2a10>
 80127f2:	eddf ead5 	vldr	s29, [pc, #852]	; 8012b48 <MotionDI_update+0x3710>
 80127f6:	ed9f dad5 	vldr	s26, [pc, #852]	; 8012b4c <MotionDI_update+0x3714>
 80127fa:	ee26 0a2e 	vmul.f32	s0, s12, s29
 80127fe:	f000 fb33 	bl	8012e68 <roundf>
 8012802:	9f1d      	ldr	r7, [sp, #116]	; 0x74
 8012804:	ee60 7a0d 	vmul.f32	s15, s0, s26
 8012808:	ee2d 0aae 	vmul.f32	s0, s27, s29
 801280c:	edc7 7a00 	vstr	s15, [r7]
 8012810:	f000 fb2a 	bl	8012e68 <roundf>
 8012814:	ee60 7a0d 	vmul.f32	s15, s0, s26
 8012818:	ee2e 0a2e 	vmul.f32	s0, s28, s29
 801281c:	edc7 7a04 	vstr	s15, [r7, #16]
 8012820:	f000 fb22 	bl	8012e68 <roundf>
 8012824:	ee60 7a0d 	vmul.f32	s15, s0, s26
 8012828:	ee3c 0a2a 	vadd.f32	s0, s24, s21
 801282c:	edc7 7a08 	vstr	s15, [r7, #32]
 8012830:	971d      	str	r7, [sp, #116]	; 0x74
 8012832:	f000 fb19 	bl	8012e68 <roundf>
 8012836:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801283a:	ee3b 0a8a 	vadd.f32	s0, s23, s20
 801283e:	ee17 3a90 	vmov	r3, s15
 8012842:	f8ad 30bc 	strh.w	r3, [sp, #188]	; 0xbc
 8012846:	f000 fb0f 	bl	8012e68 <roundf>
 801284a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801284e:	ee3b 0a09 	vadd.f32	s0, s22, s18
 8012852:	ee17 3a90 	vmov	r3, s15
 8012856:	f8ad 30be 	strh.w	r3, [sp, #190]	; 0xbe
 801285a:	f000 fb05 	bl	8012e68 <roundf>
 801285e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8012862:	f10d 03aa 	add.w	r3, sp, #170	; 0xaa
 8012866:	ee17 7a90 	vmov	r7, s15
 801286a:	9300      	str	r3, [sp, #0]
 801286c:	991d      	ldr	r1, [sp, #116]	; 0x74
 801286e:	edc6 8a04 	vstr	s17, [r6, #16]
 8012872:	aa2b      	add	r2, sp, #172	; 0xac
 8012874:	ab2c      	add	r3, sp, #176	; 0xb0
 8012876:	eeb0 0a69 	vmov.f32	s0, s19
 801287a:	a82f      	add	r0, sp, #188	; 0xbc
 801287c:	f8ad 70c0 	strh.w	r7, [sp, #192]	; 0xc0
 8012880:	f7f7 fd06 	bl	800a290 <getAccStats.constprop.0>
 8012884:	f8b6 1050 	ldrh.w	r1, [r6, #80]	; 0x50
 8012888:	f89d 20aa 	ldrb.w	r2, [sp, #170]	; 0xaa
 801288c:	eddf 6ab0 	vldr	s13, [pc, #704]	; 8012b50 <MotionDI_update+0x3718>
 8012890:	231e      	movs	r3, #30
 8012892:	fb03 f301 	mul.w	r3, r3, r1
 8012896:	ee07 3a90 	vmov	s15, r3
 801289a:	ee07 2a10 	vmov	s14, r2
 801289e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80128a2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80128a6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80128aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80128ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80128b2:	f73f aac9 	bgt.w	8011e48 <MotionDI_update+0x2a10>
 80128b6:	eddd 3a2c 	vldr	s7, [sp, #176]	; 0xb0
 80128ba:	eddf 7aa6 	vldr	s15, [pc, #664]	; 8012b54 <MotionDI_update+0x371c>
 80128be:	eef4 3ae7 	vcmpe.f32	s7, s15
 80128c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80128c6:	f73f aabf 	bgt.w	8011e48 <MotionDI_update+0x2a10>
 80128ca:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 80128ce:	eef4 3ae7 	vcmpe.f32	s7, s15
 80128d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80128d6:	dd04      	ble.n	80128e2 <MotionDI_update+0x34aa>
 80128d8:	f89d 30ab 	ldrb.w	r3, [sp, #171]	; 0xab
 80128dc:	4293      	cmp	r3, r2
 80128de:	f67f aab3 	bls.w	8011e48 <MotionDI_update+0x2a10>
 80128e2:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80128e4:	2b00      	cmp	r3, #0
 80128e6:	d170      	bne.n	80129ca <MotionDI_update+0x3592>
 80128e8:	f9bd 20bc 	ldrsh.w	r2, [sp, #188]	; 0xbc
 80128ec:	f896 346c 	ldrb.w	r3, [r6, #1132]	; 0x46c
 80128f0:	f9bd 10c0 	ldrsh.w	r1, [sp, #192]	; 0xc0
 80128f4:	ed96 1a06 	vldr	s2, [r6, #24]
 80128f8:	edd6 1a07 	vldr	s3, [r6, #28]
 80128fc:	eddf 2a91 	vldr	s5, [pc, #580]	; 8012b44 <MotionDI_update+0x370c>
 8012900:	ed96 2a08 	vldr	s4, [r6, #32]
 8012904:	ee06 2a90 	vmov	s13, r2
 8012908:	f9bd 20be 	ldrsh.w	r2, [sp, #190]	; 0xbe
 801290c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8012910:	ee07 2a10 	vmov	s14, r2
 8012914:	2b01      	cmp	r3, #1
 8012916:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 801291a:	eef0 5a08 	vmov.f32	s11, #8	; 0x40400000  3.0
 801291e:	bf18      	it	ne
 8012920:	eef0 5a46 	vmovne.f32	s11, s12
 8012924:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8012926:	eeb1 3a04 	vmov.f32	s6, #20	; 0x40a00000  5.0
 801292a:	ee33 3a65 	vsub.f32	s6, s6, s11
 801292e:	ee07 1a90 	vmov	s15, r1
 8012932:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8012936:	ee66 6aa5 	vmul.f32	s13, s13, s11
 801293a:	ed92 4a00 	vldr	s8, [r2]
 801293e:	edd2 4a04 	vldr	s9, [r2, #16]
 8012942:	ed92 5a08 	vldr	s10, [r2, #32]
 8012946:	eee1 6a03 	vfma.f32	s13, s2, s6
 801294a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801294e:	ee27 7a25 	vmul.f32	s14, s14, s11
 8012952:	ee34 4a46 	vsub.f32	s8, s8, s12
 8012956:	eea3 7a21 	vfma.f32	s14, s6, s3
 801295a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 801295e:	ee24 4a22 	vmul.f32	s8, s8, s5
 8012962:	eee3 7a02 	vfma.f32	s15, s6, s4
 8012966:	ee66 6aa2 	vmul.f32	s13, s13, s5
 801296a:	eeb0 3a46 	vmov.f32	s6, s12
 801296e:	eea5 3a84 	vfma.f32	s6, s11, s8
 8012972:	ee74 4ac6 	vsub.f32	s9, s9, s12
 8012976:	ee35 5a46 	vsub.f32	s10, s10, s12
 801297a:	ee27 7a22 	vmul.f32	s14, s14, s5
 801297e:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 8012982:	ee64 4aa2 	vmul.f32	s9, s9, s5
 8012986:	ee16 3a90 	vmov	r3, s13
 801298a:	ee25 5a22 	vmul.f32	s10, s10, s5
 801298e:	ee67 7aa2 	vmul.f32	s15, s15, s5
 8012992:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8012996:	eeb0 4a43 	vmov.f32	s8, s6
 801299a:	eeb0 3a46 	vmov.f32	s6, s12
 801299e:	eea4 3aa5 	vfma.f32	s6, s9, s11
 80129a2:	f8ad 30bc 	strh.w	r3, [sp, #188]	; 0xbc
 80129a6:	eea5 6a25 	vfma.f32	s12, s10, s11
 80129aa:	ee17 3a10 	vmov	r3, s14
 80129ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80129b2:	f8ad 30be 	strh.w	r3, [sp, #190]	; 0xbe
 80129b6:	ee17 3a90 	vmov	r3, s15
 80129ba:	ed82 4a00 	vstr	s8, [r2]
 80129be:	f8ad 30c0 	strh.w	r3, [sp, #192]	; 0xc0
 80129c2:	ed82 3a04 	vstr	s6, [r2, #16]
 80129c6:	ed82 6a08 	vstr	s12, [r2, #32]
 80129ca:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80129ce:	ee77 caec 	vsub.f32	s25, s15, s25
 80129d2:	f9bd 30bc 	ldrsh.w	r3, [sp, #188]	; 0xbc
 80129d6:	eddf 5a60 	vldr	s11, [pc, #384]	; 8012b58 <MotionDI_update+0x3720>
 80129da:	9f18      	ldr	r7, [sp, #96]	; 0x60
 80129dc:	ee83 6aac 	vdiv.f32	s12, s7, s25
 80129e0:	ee06 3a90 	vmov	s13, r3
 80129e4:	f9bd 30be 	ldrsh.w	r3, [sp, #190]	; 0xbe
 80129e8:	ee07 3a10 	vmov	s14, r3
 80129ec:	f9bd 30c0 	ldrsh.w	r3, [sp, #192]	; 0xc0
 80129f0:	ee07 3a90 	vmov	s15, r3
 80129f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80129f6:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80129fa:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80129fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012a02:	eeb4 6ae5 	vcmpe.f32	s12, s11
 8012a06:	6818      	ldr	r0, [r3, #0]
 8012a08:	6919      	ldr	r1, [r3, #16]
 8012a0a:	f8d3 c020 	ldr.w	ip, [r3, #32]
 8012a0e:	edc7 6a01 	vstr	s13, [r7, #4]
 8012a12:	f240 1303 	movw	r3, #259	; 0x103
 8012a16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a1a:	ed87 7a02 	vstr	s14, [r7, #8]
 8012a1e:	edc7 7a03 	vstr	s15, [r7, #12]
 8012a22:	6138      	str	r0, [r7, #16]
 8012a24:	6239      	str	r1, [r7, #32]
 8012a26:	f8c7 c030 	str.w	ip, [r7, #48]	; 0x30
 8012a2a:	803b      	strh	r3, [r7, #0]
 8012a2c:	f340 80ad 	ble.w	8012b8a <MotionDI_update+0x3752>
 8012a30:	2302      	movs	r3, #2
 8012a32:	703b      	strb	r3, [r7, #0]
 8012a34:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 8012a36:	2200      	movs	r2, #0
 8012a38:	f886 204c 	strb.w	r2, [r6, #76]	; 0x4c
 8012a3c:	2b00      	cmp	r3, #0
 8012a3e:	f43e afca 	beq.w	80119d6 <MotionDI_update+0x259e>
 8012a42:	7d32      	ldrb	r2, [r6, #20]
 8012a44:	2a03      	cmp	r2, #3
 8012a46:	f47e afc6 	bne.w	80119d6 <MotionDI_update+0x259e>
 8012a4a:	ee07 3a90 	vmov	s15, r3
 8012a4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012a52:	eddf 6a42 	vldr	s13, [pc, #264]	; 8012b5c <MotionDI_update+0x3724>
 8012a56:	ee38 6a67 	vsub.f32	s12, s16, s15
 8012a5a:	eeb4 6ae6 	vcmpe.f32	s12, s13
 8012a5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a62:	f100 808f 	bmi.w	8012b84 <MotionDI_update+0x374c>
 8012a66:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8012b60 <MotionDI_update+0x3728>
 8012a6a:	eeb4 6ac7 	vcmpe.f32	s12, s14
 8012a6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a72:	f140 8096 	bpl.w	8012ba2 <MotionDI_update+0x376a>
 8012a76:	ee36 7ac8 	vsub.f32	s14, s13, s16
 8012a7a:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8012b64 <MotionDI_update+0x372c>
 8012a7e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8012a82:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8012a86:	eee7 7a26 	vfma.f32	s15, s14, s13
 8012a8a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8012a8c:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8012a90:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8012a94:	ed9f 8a34 	vldr	s16, [pc, #208]	; 8012b68 <MotionDI_update+0x3730>
 8012a98:	ed93 7a04 	vldr	s14, [r3, #16]
 8012a9c:	ed96 6a09 	vldr	s12, [r6, #36]	; 0x24
 8012aa0:	ed93 0a01 	vldr	s0, [r3, #4]
 8012aa4:	edd6 6a06 	vldr	s13, [r6, #24]
 8012aa8:	eef4 7ac8 	vcmpe.f32	s15, s16
 8012aac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ab0:	bfa8      	it	ge
 8012ab2:	eeb0 8a67 	vmovge.f32	s16, s15
 8012ab6:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8012aba:	ee78 8ac8 	vsub.f32	s17, s17, s16
 8012abe:	461f      	mov	r7, r3
 8012ac0:	ee68 7a87 	vmul.f32	s15, s17, s14
 8012ac4:	ee28 0a80 	vmul.f32	s0, s17, s0
 8012ac8:	eee8 7a06 	vfma.f32	s15, s16, s12
 8012acc:	eea8 0a26 	vfma.f32	s0, s16, s13
 8012ad0:	edc6 7a09 	vstr	s15, [r6, #36]	; 0x24
 8012ad4:	f000 f9c8 	bl	8012e68 <roundf>
 8012ad8:	edd7 7a08 	vldr	s15, [r7, #32]
 8012adc:	ed97 7a02 	vldr	s14, [r7, #8]
 8012ae0:	ed96 6a0d 	vldr	s12, [r6, #52]	; 0x34
 8012ae4:	edd6 6a07 	vldr	s13, [r6, #28]
 8012ae8:	ed86 0a06 	vstr	s0, [r6, #24]
 8012aec:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8012af0:	ee28 7a87 	vmul.f32	s14, s17, s14
 8012af4:	eee8 7a06 	vfma.f32	s15, s16, s12
 8012af8:	eea8 7a26 	vfma.f32	s14, s16, s13
 8012afc:	edc6 7a0d 	vstr	s15, [r6, #52]	; 0x34
 8012b00:	eeb0 0a47 	vmov.f32	s0, s14
 8012b04:	f000 f9b0 	bl	8012e68 <roundf>
 8012b08:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8012b0c:	edd6 6a11 	vldr	s13, [r6, #68]	; 0x44
 8012b10:	ed97 6a03 	vldr	s12, [r7, #12]
 8012b14:	ed96 7a08 	vldr	s14, [r6, #32]
 8012b18:	ed86 0a07 	vstr	s0, [r6, #28]
 8012b1c:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8012b20:	ee28 0a86 	vmul.f32	s0, s17, s12
 8012b24:	eee8 7a26 	vfma.f32	s15, s16, s13
 8012b28:	eea8 0a07 	vfma.f32	s0, s16, s14
 8012b2c:	edc6 7a11 	vstr	s15, [r6, #68]	; 0x44
 8012b30:	f000 f99a 	bl	8012e68 <roundf>
 8012b34:	ed86 0a08 	vstr	s0, [r6, #32]
 8012b38:	e022      	b.n	8012b80 <MotionDI_update+0x3748>
 8012b3a:	bf00      	nop
 8012b3c:	3e99999a 	.word	0x3e99999a
 8012b40:	3eaaaaab 	.word	0x3eaaaaab
 8012b44:	3e4ccccd 	.word	0x3e4ccccd
 8012b48:	49742400 	.word	0x49742400
 8012b4c:	358637bd 	.word	0x358637bd
 8012b50:	3c23d70a 	.word	0x3c23d70a
 8012b54:	3e19999a 	.word	0x3e19999a
 8012b58:	3d75c28f 	.word	0x3d75c28f
 8012b5c:	42f00000 	.word	0x42f00000
 8012b60:	45e10000 	.word	0x45e10000
 8012b64:	38941a9d 	.word	0x38941a9d
 8012b68:	00000000 	.word	0x00000000
 8012b6c:	3df5c28f 	.word	0x3df5c28f
 8012b70:	47a8c000 	.word	0x47a8c000
 8012b74:	367e3344 	.word	0x367e3344
 8012b78:	7fc00000 	.word	0x7fc00000
 8012b7c:	3dcccccd 	.word	0x3dcccccd
 8012b80:	f7fe bf38 	b.w	80119f4 <MotionDI_update+0x25bc>
 8012b84:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8012b88:	e77f      	b.n	8012a8a <MotionDI_update+0x3652>
 8012b8a:	ed5f 7a08 	vldr	s15, [pc, #-32]	; 8012b6c <MotionDI_update+0x3734>
 8012b8e:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8012b92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b96:	f77f af4d 	ble.w	8012a34 <MotionDI_update+0x35fc>
 8012b9a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8012b9c:	2301      	movs	r3, #1
 8012b9e:	7013      	strb	r3, [r2, #0]
 8012ba0:	e748      	b.n	8012a34 <MotionDI_update+0x35fc>
 8012ba2:	ed5f 6a0d 	vldr	s13, [pc, #-52]	; 8012b70 <MotionDI_update+0x3738>
 8012ba6:	eeb4 6ae6 	vcmpe.f32	s12, s13
 8012baa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012bae:	d52b      	bpl.n	8012c08 <MotionDI_update+0x37d0>
 8012bb0:	ee37 7a48 	vsub.f32	s14, s14, s16
 8012bb4:	ed5f 6a11 	vldr	s13, [pc, #-68]	; 8012b74 <MotionDI_update+0x373c>
 8012bb8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8012bbc:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8012bc0:	eee7 7a26 	vfma.f32	s15, s14, s13
 8012bc4:	e761      	b.n	8012a8a <MotionDI_update+0x3652>
 8012bc6:	ed1f 9a14 	vldr	s18, [pc, #-80]	; 8012b78 <MotionDI_update+0x3740>
 8012bca:	eeb0 aa49 	vmov.f32	s20, s18
 8012bce:	eef0 aa49 	vmov.f32	s21, s18
 8012bd2:	f7ff ba90 	b.w	80120f6 <MotionDI_update+0x2cbe>
 8012bd6:	aa33      	add	r2, sp, #204	; 0xcc
 8012bd8:	921e      	str	r2, [sp, #120]	; 0x78
 8012bda:	aa65      	add	r2, sp, #404	; 0x194
 8012bdc:	921c      	str	r2, [sp, #112]	; 0x70
 8012bde:	e734      	b.n	8012a4a <MotionDI_update+0x3612>
 8012be0:	2300      	movs	r3, #0
 8012be2:	f886 304c 	strb.w	r3, [r6, #76]	; 0x4c
 8012be6:	ab33      	add	r3, sp, #204	; 0xcc
 8012be8:	931e      	str	r3, [sp, #120]	; 0x78
 8012bea:	ab65      	add	r3, sp, #404	; 0x194
 8012bec:	edc6 8a04 	vstr	s17, [r6, #16]
 8012bf0:	931c      	str	r3, [sp, #112]	; 0x70
 8012bf2:	f50d 7a9e 	add.w	sl, sp, #316	; 0x13c
 8012bf6:	f7ff b92a 	b.w	8011e4e <MotionDI_update+0x2a16>
 8012bfa:	fb93 f7f2 	sdiv	r7, r3, r2
 8012bfe:	fb02 3317 	mls	r3, r2, r7, r3
 8012c02:	b21f      	sxth	r7, r3
 8012c04:	f7ff b9ed 	b.w	8011fe2 <MotionDI_update+0x2baa>
 8012c08:	ed5f 7a24 	vldr	s15, [pc, #-144]	; 8012b7c <MotionDI_update+0x3744>
 8012c0c:	e73d      	b.n	8012a8a <MotionDI_update+0x3652>
 8012c0e:	bf00      	nop

08012c10 <MotionDI_GetLibVersion>:
 8012c10:	4b10      	ldr	r3, [pc, #64]	; (8012c54 <MotionDI_GetLibVersion+0x44>)
 8012c12:	f893 3644 	ldrb.w	r3, [r3, #1604]	; 0x644
 8012c16:	b90b      	cbnz	r3, 8012c1c <MotionDI_GetLibVersion+0xc>
 8012c18:	4618      	mov	r0, r3
 8012c1a:	4770      	bx	lr
 8012c1c:	b470      	push	{r4, r5, r6}
 8012c1e:	4e0e      	ldr	r6, [pc, #56]	; (8012c58 <MotionDI_GetLibVersion+0x48>)
 8012c20:	4604      	mov	r4, r0
 8012c22:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8012c24:	b08b      	sub	sp, #44	; 0x2c
 8012c26:	ad01      	add	r5, sp, #4
 8012c28:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8012c2a:	6833      	ldr	r3, [r6, #0]
 8012c2c:	f825 3b02 	strh.w	r3, [r5], #2
 8012c30:	0c1b      	lsrs	r3, r3, #16
 8012c32:	702b      	strb	r3, [r5, #0]
 8012c34:	ad01      	add	r5, sp, #4
 8012c36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8012c38:	882e      	ldrh	r6, [r5, #0]
 8012c3a:	60e3      	str	r3, [r4, #12]
 8012c3c:	78ad      	ldrb	r5, [r5, #2]
 8012c3e:	6020      	str	r0, [r4, #0]
 8012c40:	2312      	movs	r3, #18
 8012c42:	4618      	mov	r0, r3
 8012c44:	6061      	str	r1, [r4, #4]
 8012c46:	60a2      	str	r2, [r4, #8]
 8012c48:	8226      	strh	r6, [r4, #16]
 8012c4a:	74a5      	strb	r5, [r4, #18]
 8012c4c:	b00b      	add	sp, #44	; 0x2c
 8012c4e:	bc70      	pop	{r4, r5, r6}
 8012c50:	4770      	bx	lr
 8012c52:	bf00      	nop
 8012c54:	20001698 	.word	0x20001698
 8012c58:	08014ee8 	.word	0x08014ee8

08012c5c <__errno>:
 8012c5c:	4b01      	ldr	r3, [pc, #4]	; (8012c64 <__errno+0x8>)
 8012c5e:	6818      	ldr	r0, [r3, #0]
 8012c60:	4770      	bx	lr
 8012c62:	bf00      	nop
 8012c64:	20001614 	.word	0x20001614

08012c68 <__libc_init_array>:
 8012c68:	b570      	push	{r4, r5, r6, lr}
 8012c6a:	4d0d      	ldr	r5, [pc, #52]	; (8012ca0 <__libc_init_array+0x38>)
 8012c6c:	4c0d      	ldr	r4, [pc, #52]	; (8012ca4 <__libc_init_array+0x3c>)
 8012c6e:	1b64      	subs	r4, r4, r5
 8012c70:	10a4      	asrs	r4, r4, #2
 8012c72:	2600      	movs	r6, #0
 8012c74:	42a6      	cmp	r6, r4
 8012c76:	d109      	bne.n	8012c8c <__libc_init_array+0x24>
 8012c78:	4d0b      	ldr	r5, [pc, #44]	; (8012ca8 <__libc_init_array+0x40>)
 8012c7a:	4c0c      	ldr	r4, [pc, #48]	; (8012cac <__libc_init_array+0x44>)
 8012c7c:	f002 f85a 	bl	8014d34 <_init>
 8012c80:	1b64      	subs	r4, r4, r5
 8012c82:	10a4      	asrs	r4, r4, #2
 8012c84:	2600      	movs	r6, #0
 8012c86:	42a6      	cmp	r6, r4
 8012c88:	d105      	bne.n	8012c96 <__libc_init_array+0x2e>
 8012c8a:	bd70      	pop	{r4, r5, r6, pc}
 8012c8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8012c90:	4798      	blx	r3
 8012c92:	3601      	adds	r6, #1
 8012c94:	e7ee      	b.n	8012c74 <__libc_init_array+0xc>
 8012c96:	f855 3b04 	ldr.w	r3, [r5], #4
 8012c9a:	4798      	blx	r3
 8012c9c:	3601      	adds	r6, #1
 8012c9e:	e7f2      	b.n	8012c86 <__libc_init_array+0x1e>
 8012ca0:	080153e0 	.word	0x080153e0
 8012ca4:	080153e0 	.word	0x080153e0
 8012ca8:	080153e0 	.word	0x080153e0
 8012cac:	080153e4 	.word	0x080153e4

08012cb0 <memcpy>:
 8012cb0:	440a      	add	r2, r1
 8012cb2:	4291      	cmp	r1, r2
 8012cb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8012cb8:	d100      	bne.n	8012cbc <memcpy+0xc>
 8012cba:	4770      	bx	lr
 8012cbc:	b510      	push	{r4, lr}
 8012cbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012cc2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012cc6:	4291      	cmp	r1, r2
 8012cc8:	d1f9      	bne.n	8012cbe <memcpy+0xe>
 8012cca:	bd10      	pop	{r4, pc}

08012ccc <memset>:
 8012ccc:	4402      	add	r2, r0
 8012cce:	4603      	mov	r3, r0
 8012cd0:	4293      	cmp	r3, r2
 8012cd2:	d100      	bne.n	8012cd6 <memset+0xa>
 8012cd4:	4770      	bx	lr
 8012cd6:	f803 1b01 	strb.w	r1, [r3], #1
 8012cda:	e7f9      	b.n	8012cd0 <memset+0x4>
 8012cdc:	0000      	movs	r0, r0
	...

08012ce0 <floor>:
 8012ce0:	ec51 0b10 	vmov	r0, r1, d0
 8012ce4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012ce8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8012cec:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8012cf0:	2e13      	cmp	r6, #19
 8012cf2:	ee10 5a10 	vmov	r5, s0
 8012cf6:	ee10 8a10 	vmov	r8, s0
 8012cfa:	460c      	mov	r4, r1
 8012cfc:	dc32      	bgt.n	8012d64 <floor+0x84>
 8012cfe:	2e00      	cmp	r6, #0
 8012d00:	da14      	bge.n	8012d2c <floor+0x4c>
 8012d02:	a333      	add	r3, pc, #204	; (adr r3, 8012dd0 <floor+0xf0>)
 8012d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d08:	f7ed fa64 	bl	80001d4 <__adddf3>
 8012d0c:	2200      	movs	r2, #0
 8012d0e:	2300      	movs	r3, #0
 8012d10:	f7ed fea6 	bl	8000a60 <__aeabi_dcmpgt>
 8012d14:	b138      	cbz	r0, 8012d26 <floor+0x46>
 8012d16:	2c00      	cmp	r4, #0
 8012d18:	da57      	bge.n	8012dca <floor+0xea>
 8012d1a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8012d1e:	431d      	orrs	r5, r3
 8012d20:	d001      	beq.n	8012d26 <floor+0x46>
 8012d22:	4c2d      	ldr	r4, [pc, #180]	; (8012dd8 <floor+0xf8>)
 8012d24:	2500      	movs	r5, #0
 8012d26:	4621      	mov	r1, r4
 8012d28:	4628      	mov	r0, r5
 8012d2a:	e025      	b.n	8012d78 <floor+0x98>
 8012d2c:	4f2b      	ldr	r7, [pc, #172]	; (8012ddc <floor+0xfc>)
 8012d2e:	4137      	asrs	r7, r6
 8012d30:	ea01 0307 	and.w	r3, r1, r7
 8012d34:	4303      	orrs	r3, r0
 8012d36:	d01f      	beq.n	8012d78 <floor+0x98>
 8012d38:	a325      	add	r3, pc, #148	; (adr r3, 8012dd0 <floor+0xf0>)
 8012d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d3e:	f7ed fa49 	bl	80001d4 <__adddf3>
 8012d42:	2200      	movs	r2, #0
 8012d44:	2300      	movs	r3, #0
 8012d46:	f7ed fe8b 	bl	8000a60 <__aeabi_dcmpgt>
 8012d4a:	2800      	cmp	r0, #0
 8012d4c:	d0eb      	beq.n	8012d26 <floor+0x46>
 8012d4e:	2c00      	cmp	r4, #0
 8012d50:	bfbe      	ittt	lt
 8012d52:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8012d56:	fa43 f606 	asrlt.w	r6, r3, r6
 8012d5a:	19a4      	addlt	r4, r4, r6
 8012d5c:	ea24 0407 	bic.w	r4, r4, r7
 8012d60:	2500      	movs	r5, #0
 8012d62:	e7e0      	b.n	8012d26 <floor+0x46>
 8012d64:	2e33      	cmp	r6, #51	; 0x33
 8012d66:	dd0b      	ble.n	8012d80 <floor+0xa0>
 8012d68:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8012d6c:	d104      	bne.n	8012d78 <floor+0x98>
 8012d6e:	ee10 2a10 	vmov	r2, s0
 8012d72:	460b      	mov	r3, r1
 8012d74:	f7ed fa2e 	bl	80001d4 <__adddf3>
 8012d78:	ec41 0b10 	vmov	d0, r0, r1
 8012d7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012d80:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8012d84:	f04f 33ff 	mov.w	r3, #4294967295
 8012d88:	fa23 f707 	lsr.w	r7, r3, r7
 8012d8c:	4207      	tst	r7, r0
 8012d8e:	d0f3      	beq.n	8012d78 <floor+0x98>
 8012d90:	a30f      	add	r3, pc, #60	; (adr r3, 8012dd0 <floor+0xf0>)
 8012d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d96:	f7ed fa1d 	bl	80001d4 <__adddf3>
 8012d9a:	2200      	movs	r2, #0
 8012d9c:	2300      	movs	r3, #0
 8012d9e:	f7ed fe5f 	bl	8000a60 <__aeabi_dcmpgt>
 8012da2:	2800      	cmp	r0, #0
 8012da4:	d0bf      	beq.n	8012d26 <floor+0x46>
 8012da6:	2c00      	cmp	r4, #0
 8012da8:	da02      	bge.n	8012db0 <floor+0xd0>
 8012daa:	2e14      	cmp	r6, #20
 8012dac:	d103      	bne.n	8012db6 <floor+0xd6>
 8012dae:	3401      	adds	r4, #1
 8012db0:	ea25 0507 	bic.w	r5, r5, r7
 8012db4:	e7b7      	b.n	8012d26 <floor+0x46>
 8012db6:	2301      	movs	r3, #1
 8012db8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8012dbc:	fa03 f606 	lsl.w	r6, r3, r6
 8012dc0:	4435      	add	r5, r6
 8012dc2:	4545      	cmp	r5, r8
 8012dc4:	bf38      	it	cc
 8012dc6:	18e4      	addcc	r4, r4, r3
 8012dc8:	e7f2      	b.n	8012db0 <floor+0xd0>
 8012dca:	2500      	movs	r5, #0
 8012dcc:	462c      	mov	r4, r5
 8012dce:	e7aa      	b.n	8012d26 <floor+0x46>
 8012dd0:	8800759c 	.word	0x8800759c
 8012dd4:	7e37e43c 	.word	0x7e37e43c
 8012dd8:	bff00000 	.word	0xbff00000
 8012ddc:	000fffff 	.word	0x000fffff

08012de0 <cosf>:
 8012de0:	ee10 3a10 	vmov	r3, s0
 8012de4:	b507      	push	{r0, r1, r2, lr}
 8012de6:	4a1e      	ldr	r2, [pc, #120]	; (8012e60 <cosf+0x80>)
 8012de8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012dec:	4293      	cmp	r3, r2
 8012dee:	dc06      	bgt.n	8012dfe <cosf+0x1e>
 8012df0:	eddf 0a1c 	vldr	s1, [pc, #112]	; 8012e64 <cosf+0x84>
 8012df4:	b003      	add	sp, #12
 8012df6:	f85d eb04 	ldr.w	lr, [sp], #4
 8012dfa:	f001 b8ed 	b.w	8013fd8 <__kernel_cosf>
 8012dfe:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8012e02:	db04      	blt.n	8012e0e <cosf+0x2e>
 8012e04:	ee30 0a40 	vsub.f32	s0, s0, s0
 8012e08:	b003      	add	sp, #12
 8012e0a:	f85d fb04 	ldr.w	pc, [sp], #4
 8012e0e:	4668      	mov	r0, sp
 8012e10:	f000 ffa2 	bl	8013d58 <__ieee754_rem_pio2f>
 8012e14:	f000 0003 	and.w	r0, r0, #3
 8012e18:	2801      	cmp	r0, #1
 8012e1a:	d009      	beq.n	8012e30 <cosf+0x50>
 8012e1c:	2802      	cmp	r0, #2
 8012e1e:	d010      	beq.n	8012e42 <cosf+0x62>
 8012e20:	b9b0      	cbnz	r0, 8012e50 <cosf+0x70>
 8012e22:	eddd 0a01 	vldr	s1, [sp, #4]
 8012e26:	ed9d 0a00 	vldr	s0, [sp]
 8012e2a:	f001 f8d5 	bl	8013fd8 <__kernel_cosf>
 8012e2e:	e7eb      	b.n	8012e08 <cosf+0x28>
 8012e30:	eddd 0a01 	vldr	s1, [sp, #4]
 8012e34:	ed9d 0a00 	vldr	s0, [sp]
 8012e38:	f001 fba4 	bl	8014584 <__kernel_sinf>
 8012e3c:	eeb1 0a40 	vneg.f32	s0, s0
 8012e40:	e7e2      	b.n	8012e08 <cosf+0x28>
 8012e42:	eddd 0a01 	vldr	s1, [sp, #4]
 8012e46:	ed9d 0a00 	vldr	s0, [sp]
 8012e4a:	f001 f8c5 	bl	8013fd8 <__kernel_cosf>
 8012e4e:	e7f5      	b.n	8012e3c <cosf+0x5c>
 8012e50:	eddd 0a01 	vldr	s1, [sp, #4]
 8012e54:	ed9d 0a00 	vldr	s0, [sp]
 8012e58:	2001      	movs	r0, #1
 8012e5a:	f001 fb93 	bl	8014584 <__kernel_sinf>
 8012e5e:	e7d3      	b.n	8012e08 <cosf+0x28>
 8012e60:	3f490fd8 	.word	0x3f490fd8
 8012e64:	00000000 	.word	0x00000000

08012e68 <roundf>:
 8012e68:	ee10 0a10 	vmov	r0, s0
 8012e6c:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8012e70:	3a7f      	subs	r2, #127	; 0x7f
 8012e72:	2a16      	cmp	r2, #22
 8012e74:	dc15      	bgt.n	8012ea2 <roundf+0x3a>
 8012e76:	2a00      	cmp	r2, #0
 8012e78:	da08      	bge.n	8012e8c <roundf+0x24>
 8012e7a:	3201      	adds	r2, #1
 8012e7c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8012e80:	d101      	bne.n	8012e86 <roundf+0x1e>
 8012e82:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 8012e86:	ee00 3a10 	vmov	s0, r3
 8012e8a:	4770      	bx	lr
 8012e8c:	4907      	ldr	r1, [pc, #28]	; (8012eac <roundf+0x44>)
 8012e8e:	4111      	asrs	r1, r2
 8012e90:	4208      	tst	r0, r1
 8012e92:	d0fa      	beq.n	8012e8a <roundf+0x22>
 8012e94:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8012e98:	4113      	asrs	r3, r2
 8012e9a:	4403      	add	r3, r0
 8012e9c:	ea23 0301 	bic.w	r3, r3, r1
 8012ea0:	e7f1      	b.n	8012e86 <roundf+0x1e>
 8012ea2:	2a80      	cmp	r2, #128	; 0x80
 8012ea4:	d1f1      	bne.n	8012e8a <roundf+0x22>
 8012ea6:	ee30 0a00 	vadd.f32	s0, s0, s0
 8012eaa:	4770      	bx	lr
 8012eac:	007fffff 	.word	0x007fffff

08012eb0 <sinf>:
 8012eb0:	ee10 3a10 	vmov	r3, s0
 8012eb4:	b507      	push	{r0, r1, r2, lr}
 8012eb6:	4a1f      	ldr	r2, [pc, #124]	; (8012f34 <sinf+0x84>)
 8012eb8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012ebc:	4293      	cmp	r3, r2
 8012ebe:	dc07      	bgt.n	8012ed0 <sinf+0x20>
 8012ec0:	eddf 0a1d 	vldr	s1, [pc, #116]	; 8012f38 <sinf+0x88>
 8012ec4:	2000      	movs	r0, #0
 8012ec6:	b003      	add	sp, #12
 8012ec8:	f85d eb04 	ldr.w	lr, [sp], #4
 8012ecc:	f001 bb5a 	b.w	8014584 <__kernel_sinf>
 8012ed0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8012ed4:	db04      	blt.n	8012ee0 <sinf+0x30>
 8012ed6:	ee30 0a40 	vsub.f32	s0, s0, s0
 8012eda:	b003      	add	sp, #12
 8012edc:	f85d fb04 	ldr.w	pc, [sp], #4
 8012ee0:	4668      	mov	r0, sp
 8012ee2:	f000 ff39 	bl	8013d58 <__ieee754_rem_pio2f>
 8012ee6:	f000 0003 	and.w	r0, r0, #3
 8012eea:	2801      	cmp	r0, #1
 8012eec:	d00a      	beq.n	8012f04 <sinf+0x54>
 8012eee:	2802      	cmp	r0, #2
 8012ef0:	d00f      	beq.n	8012f12 <sinf+0x62>
 8012ef2:	b9c0      	cbnz	r0, 8012f26 <sinf+0x76>
 8012ef4:	eddd 0a01 	vldr	s1, [sp, #4]
 8012ef8:	ed9d 0a00 	vldr	s0, [sp]
 8012efc:	2001      	movs	r0, #1
 8012efe:	f001 fb41 	bl	8014584 <__kernel_sinf>
 8012f02:	e7ea      	b.n	8012eda <sinf+0x2a>
 8012f04:	eddd 0a01 	vldr	s1, [sp, #4]
 8012f08:	ed9d 0a00 	vldr	s0, [sp]
 8012f0c:	f001 f864 	bl	8013fd8 <__kernel_cosf>
 8012f10:	e7e3      	b.n	8012eda <sinf+0x2a>
 8012f12:	eddd 0a01 	vldr	s1, [sp, #4]
 8012f16:	ed9d 0a00 	vldr	s0, [sp]
 8012f1a:	2001      	movs	r0, #1
 8012f1c:	f001 fb32 	bl	8014584 <__kernel_sinf>
 8012f20:	eeb1 0a40 	vneg.f32	s0, s0
 8012f24:	e7d9      	b.n	8012eda <sinf+0x2a>
 8012f26:	eddd 0a01 	vldr	s1, [sp, #4]
 8012f2a:	ed9d 0a00 	vldr	s0, [sp]
 8012f2e:	f001 f853 	bl	8013fd8 <__kernel_cosf>
 8012f32:	e7f5      	b.n	8012f20 <sinf+0x70>
 8012f34:	3f490fd8 	.word	0x3f490fd8
 8012f38:	00000000 	.word	0x00000000

08012f3c <tanf>:
 8012f3c:	ee10 3a10 	vmov	r3, s0
 8012f40:	b507      	push	{r0, r1, r2, lr}
 8012f42:	4a12      	ldr	r2, [pc, #72]	; (8012f8c <tanf+0x50>)
 8012f44:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012f48:	4293      	cmp	r3, r2
 8012f4a:	dc07      	bgt.n	8012f5c <tanf+0x20>
 8012f4c:	eddf 0a10 	vldr	s1, [pc, #64]	; 8012f90 <tanf+0x54>
 8012f50:	2001      	movs	r0, #1
 8012f52:	b003      	add	sp, #12
 8012f54:	f85d eb04 	ldr.w	lr, [sp], #4
 8012f58:	f001 bb5c 	b.w	8014614 <__kernel_tanf>
 8012f5c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8012f60:	db04      	blt.n	8012f6c <tanf+0x30>
 8012f62:	ee30 0a40 	vsub.f32	s0, s0, s0
 8012f66:	b003      	add	sp, #12
 8012f68:	f85d fb04 	ldr.w	pc, [sp], #4
 8012f6c:	4668      	mov	r0, sp
 8012f6e:	f000 fef3 	bl	8013d58 <__ieee754_rem_pio2f>
 8012f72:	0040      	lsls	r0, r0, #1
 8012f74:	f000 0002 	and.w	r0, r0, #2
 8012f78:	eddd 0a01 	vldr	s1, [sp, #4]
 8012f7c:	ed9d 0a00 	vldr	s0, [sp]
 8012f80:	f1c0 0001 	rsb	r0, r0, #1
 8012f84:	f001 fb46 	bl	8014614 <__kernel_tanf>
 8012f88:	e7ed      	b.n	8012f66 <tanf+0x2a>
 8012f8a:	bf00      	nop
 8012f8c:	3f490fda 	.word	0x3f490fda
 8012f90:	00000000 	.word	0x00000000

08012f94 <asin>:
 8012f94:	b538      	push	{r3, r4, r5, lr}
 8012f96:	ed2d 8b02 	vpush	{d8}
 8012f9a:	ec55 4b10 	vmov	r4, r5, d0
 8012f9e:	f000 f8cf 	bl	8013140 <__ieee754_asin>
 8012fa2:	4622      	mov	r2, r4
 8012fa4:	462b      	mov	r3, r5
 8012fa6:	4620      	mov	r0, r4
 8012fa8:	4629      	mov	r1, r5
 8012faa:	eeb0 8a40 	vmov.f32	s16, s0
 8012fae:	eef0 8a60 	vmov.f32	s17, s1
 8012fb2:	f7ed fd5f 	bl	8000a74 <__aeabi_dcmpun>
 8012fb6:	b9a8      	cbnz	r0, 8012fe4 <asin+0x50>
 8012fb8:	ec45 4b10 	vmov	d0, r4, r5
 8012fbc:	f001 fddc 	bl	8014b78 <fabs>
 8012fc0:	4b0c      	ldr	r3, [pc, #48]	; (8012ff4 <asin+0x60>)
 8012fc2:	ec51 0b10 	vmov	r0, r1, d0
 8012fc6:	2200      	movs	r2, #0
 8012fc8:	f7ed fd4a 	bl	8000a60 <__aeabi_dcmpgt>
 8012fcc:	b150      	cbz	r0, 8012fe4 <asin+0x50>
 8012fce:	f7ff fe45 	bl	8012c5c <__errno>
 8012fd2:	ecbd 8b02 	vpop	{d8}
 8012fd6:	2321      	movs	r3, #33	; 0x21
 8012fd8:	6003      	str	r3, [r0, #0]
 8012fda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012fde:	4806      	ldr	r0, [pc, #24]	; (8012ff8 <asin+0x64>)
 8012fe0:	f001 bdde 	b.w	8014ba0 <nan>
 8012fe4:	eeb0 0a48 	vmov.f32	s0, s16
 8012fe8:	eef0 0a68 	vmov.f32	s1, s17
 8012fec:	ecbd 8b02 	vpop	{d8}
 8012ff0:	bd38      	pop	{r3, r4, r5, pc}
 8012ff2:	bf00      	nop
 8012ff4:	3ff00000 	.word	0x3ff00000
 8012ff8:	08014f64 	.word	0x08014f64

08012ffc <atan2>:
 8012ffc:	f000 bab4 	b.w	8013568 <__ieee754_atan2>

08013000 <exp>:
 8013000:	b538      	push	{r3, r4, r5, lr}
 8013002:	ed2d 8b02 	vpush	{d8}
 8013006:	ec55 4b10 	vmov	r4, r5, d0
 801300a:	f000 fb79 	bl	8013700 <__ieee754_exp>
 801300e:	eeb0 8a40 	vmov.f32	s16, s0
 8013012:	eef0 8a60 	vmov.f32	s17, s1
 8013016:	ec45 4b10 	vmov	d0, r4, r5
 801301a:	f001 fdb6 	bl	8014b8a <finite>
 801301e:	b168      	cbz	r0, 801303c <exp+0x3c>
 8013020:	a317      	add	r3, pc, #92	; (adr r3, 8013080 <exp+0x80>)
 8013022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013026:	4620      	mov	r0, r4
 8013028:	4629      	mov	r1, r5
 801302a:	f7ed fd19 	bl	8000a60 <__aeabi_dcmpgt>
 801302e:	b160      	cbz	r0, 801304a <exp+0x4a>
 8013030:	f7ff fe14 	bl	8012c5c <__errno>
 8013034:	ed9f 8b0e 	vldr	d8, [pc, #56]	; 8013070 <exp+0x70>
 8013038:	2322      	movs	r3, #34	; 0x22
 801303a:	6003      	str	r3, [r0, #0]
 801303c:	eeb0 0a48 	vmov.f32	s0, s16
 8013040:	eef0 0a68 	vmov.f32	s1, s17
 8013044:	ecbd 8b02 	vpop	{d8}
 8013048:	bd38      	pop	{r3, r4, r5, pc}
 801304a:	a30f      	add	r3, pc, #60	; (adr r3, 8013088 <exp+0x88>)
 801304c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013050:	4620      	mov	r0, r4
 8013052:	4629      	mov	r1, r5
 8013054:	f7ed fce6 	bl	8000a24 <__aeabi_dcmplt>
 8013058:	2800      	cmp	r0, #0
 801305a:	d0ef      	beq.n	801303c <exp+0x3c>
 801305c:	f7ff fdfe 	bl	8012c5c <__errno>
 8013060:	2322      	movs	r3, #34	; 0x22
 8013062:	ed9f 8b05 	vldr	d8, [pc, #20]	; 8013078 <exp+0x78>
 8013066:	6003      	str	r3, [r0, #0]
 8013068:	e7e8      	b.n	801303c <exp+0x3c>
 801306a:	bf00      	nop
 801306c:	f3af 8000 	nop.w
 8013070:	00000000 	.word	0x00000000
 8013074:	7ff00000 	.word	0x7ff00000
	...
 8013080:	fefa39ef 	.word	0xfefa39ef
 8013084:	40862e42 	.word	0x40862e42
 8013088:	d52d3051 	.word	0xd52d3051
 801308c:	c0874910 	.word	0xc0874910

08013090 <sqrt>:
 8013090:	b538      	push	{r3, r4, r5, lr}
 8013092:	ed2d 8b02 	vpush	{d8}
 8013096:	ec55 4b10 	vmov	r4, r5, d0
 801309a:	f000 fcb3 	bl	8013a04 <__ieee754_sqrt>
 801309e:	4622      	mov	r2, r4
 80130a0:	462b      	mov	r3, r5
 80130a2:	4620      	mov	r0, r4
 80130a4:	4629      	mov	r1, r5
 80130a6:	eeb0 8a40 	vmov.f32	s16, s0
 80130aa:	eef0 8a60 	vmov.f32	s17, s1
 80130ae:	f7ed fce1 	bl	8000a74 <__aeabi_dcmpun>
 80130b2:	b990      	cbnz	r0, 80130da <sqrt+0x4a>
 80130b4:	2200      	movs	r2, #0
 80130b6:	2300      	movs	r3, #0
 80130b8:	4620      	mov	r0, r4
 80130ba:	4629      	mov	r1, r5
 80130bc:	f7ed fcb2 	bl	8000a24 <__aeabi_dcmplt>
 80130c0:	b158      	cbz	r0, 80130da <sqrt+0x4a>
 80130c2:	f7ff fdcb 	bl	8012c5c <__errno>
 80130c6:	2321      	movs	r3, #33	; 0x21
 80130c8:	6003      	str	r3, [r0, #0]
 80130ca:	2200      	movs	r2, #0
 80130cc:	2300      	movs	r3, #0
 80130ce:	4610      	mov	r0, r2
 80130d0:	4619      	mov	r1, r3
 80130d2:	f7ed fb5f 	bl	8000794 <__aeabi_ddiv>
 80130d6:	ec41 0b18 	vmov	d8, r0, r1
 80130da:	eeb0 0a48 	vmov.f32	s0, s16
 80130de:	eef0 0a68 	vmov.f32	s1, s17
 80130e2:	ecbd 8b02 	vpop	{d8}
 80130e6:	bd38      	pop	{r3, r4, r5, pc}

080130e8 <acosf>:
 80130e8:	b508      	push	{r3, lr}
 80130ea:	ed2d 8b02 	vpush	{d8}
 80130ee:	eeb0 8a40 	vmov.f32	s16, s0
 80130f2:	f000 fd39 	bl	8013b68 <__ieee754_acosf>
 80130f6:	eeb4 8a48 	vcmp.f32	s16, s16
 80130fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130fe:	eef0 8a40 	vmov.f32	s17, s0
 8013102:	d615      	bvs.n	8013130 <acosf+0x48>
 8013104:	eeb0 0a48 	vmov.f32	s0, s16
 8013108:	f001 fd52 	bl	8014bb0 <fabsf>
 801310c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8013110:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8013114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013118:	dd0a      	ble.n	8013130 <acosf+0x48>
 801311a:	f7ff fd9f 	bl	8012c5c <__errno>
 801311e:	ecbd 8b02 	vpop	{d8}
 8013122:	2321      	movs	r3, #33	; 0x21
 8013124:	6003      	str	r3, [r0, #0]
 8013126:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801312a:	4804      	ldr	r0, [pc, #16]	; (801313c <acosf+0x54>)
 801312c:	f001 bd8a 	b.w	8014c44 <nanf>
 8013130:	eeb0 0a68 	vmov.f32	s0, s17
 8013134:	ecbd 8b02 	vpop	{d8}
 8013138:	bd08      	pop	{r3, pc}
 801313a:	bf00      	nop
 801313c:	08014f64 	.word	0x08014f64

08013140 <__ieee754_asin>:
 8013140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013144:	ed2d 8b04 	vpush	{d8-d9}
 8013148:	ec55 4b10 	vmov	r4, r5, d0
 801314c:	4bcc      	ldr	r3, [pc, #816]	; (8013480 <__ieee754_asin+0x340>)
 801314e:	b083      	sub	sp, #12
 8013150:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8013154:	4598      	cmp	r8, r3
 8013156:	9501      	str	r5, [sp, #4]
 8013158:	dd35      	ble.n	80131c6 <__ieee754_asin+0x86>
 801315a:	ee10 3a10 	vmov	r3, s0
 801315e:	f108 4840 	add.w	r8, r8, #3221225472	; 0xc0000000
 8013162:	f508 1880 	add.w	r8, r8, #1048576	; 0x100000
 8013166:	ea58 0303 	orrs.w	r3, r8, r3
 801316a:	d117      	bne.n	801319c <__ieee754_asin+0x5c>
 801316c:	a3aa      	add	r3, pc, #680	; (adr r3, 8013418 <__ieee754_asin+0x2d8>)
 801316e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013172:	ee10 0a10 	vmov	r0, s0
 8013176:	4629      	mov	r1, r5
 8013178:	f7ed f9e2 	bl	8000540 <__aeabi_dmul>
 801317c:	a3a8      	add	r3, pc, #672	; (adr r3, 8013420 <__ieee754_asin+0x2e0>)
 801317e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013182:	4606      	mov	r6, r0
 8013184:	460f      	mov	r7, r1
 8013186:	4620      	mov	r0, r4
 8013188:	4629      	mov	r1, r5
 801318a:	f7ed f9d9 	bl	8000540 <__aeabi_dmul>
 801318e:	4602      	mov	r2, r0
 8013190:	460b      	mov	r3, r1
 8013192:	4630      	mov	r0, r6
 8013194:	4639      	mov	r1, r7
 8013196:	f7ed f81d 	bl	80001d4 <__adddf3>
 801319a:	e00b      	b.n	80131b4 <__ieee754_asin+0x74>
 801319c:	ee10 2a10 	vmov	r2, s0
 80131a0:	462b      	mov	r3, r5
 80131a2:	ee10 0a10 	vmov	r0, s0
 80131a6:	4629      	mov	r1, r5
 80131a8:	f7ed f812 	bl	80001d0 <__aeabi_dsub>
 80131ac:	4602      	mov	r2, r0
 80131ae:	460b      	mov	r3, r1
 80131b0:	f7ed faf0 	bl	8000794 <__aeabi_ddiv>
 80131b4:	4604      	mov	r4, r0
 80131b6:	460d      	mov	r5, r1
 80131b8:	ec45 4b10 	vmov	d0, r4, r5
 80131bc:	b003      	add	sp, #12
 80131be:	ecbd 8b04 	vpop	{d8-d9}
 80131c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80131c6:	4baf      	ldr	r3, [pc, #700]	; (8013484 <__ieee754_asin+0x344>)
 80131c8:	4598      	cmp	r8, r3
 80131ca:	dc11      	bgt.n	80131f0 <__ieee754_asin+0xb0>
 80131cc:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 80131d0:	f280 80ae 	bge.w	8013330 <__ieee754_asin+0x1f0>
 80131d4:	a394      	add	r3, pc, #592	; (adr r3, 8013428 <__ieee754_asin+0x2e8>)
 80131d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131da:	ee10 0a10 	vmov	r0, s0
 80131de:	4629      	mov	r1, r5
 80131e0:	f7ec fff8 	bl	80001d4 <__adddf3>
 80131e4:	4ba8      	ldr	r3, [pc, #672]	; (8013488 <__ieee754_asin+0x348>)
 80131e6:	2200      	movs	r2, #0
 80131e8:	f7ed fc3a 	bl	8000a60 <__aeabi_dcmpgt>
 80131ec:	2800      	cmp	r0, #0
 80131ee:	d1e3      	bne.n	80131b8 <__ieee754_asin+0x78>
 80131f0:	ec45 4b10 	vmov	d0, r4, r5
 80131f4:	f001 fcc0 	bl	8014b78 <fabs>
 80131f8:	49a3      	ldr	r1, [pc, #652]	; (8013488 <__ieee754_asin+0x348>)
 80131fa:	ec53 2b10 	vmov	r2, r3, d0
 80131fe:	2000      	movs	r0, #0
 8013200:	f7ec ffe6 	bl	80001d0 <__aeabi_dsub>
 8013204:	4ba1      	ldr	r3, [pc, #644]	; (801348c <__ieee754_asin+0x34c>)
 8013206:	2200      	movs	r2, #0
 8013208:	f7ed f99a 	bl	8000540 <__aeabi_dmul>
 801320c:	a388      	add	r3, pc, #544	; (adr r3, 8013430 <__ieee754_asin+0x2f0>)
 801320e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013212:	4604      	mov	r4, r0
 8013214:	460d      	mov	r5, r1
 8013216:	f7ed f993 	bl	8000540 <__aeabi_dmul>
 801321a:	a387      	add	r3, pc, #540	; (adr r3, 8013438 <__ieee754_asin+0x2f8>)
 801321c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013220:	f7ec ffd8 	bl	80001d4 <__adddf3>
 8013224:	4622      	mov	r2, r4
 8013226:	462b      	mov	r3, r5
 8013228:	f7ed f98a 	bl	8000540 <__aeabi_dmul>
 801322c:	a384      	add	r3, pc, #528	; (adr r3, 8013440 <__ieee754_asin+0x300>)
 801322e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013232:	f7ec ffcd 	bl	80001d0 <__aeabi_dsub>
 8013236:	4622      	mov	r2, r4
 8013238:	462b      	mov	r3, r5
 801323a:	f7ed f981 	bl	8000540 <__aeabi_dmul>
 801323e:	a382      	add	r3, pc, #520	; (adr r3, 8013448 <__ieee754_asin+0x308>)
 8013240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013244:	f7ec ffc6 	bl	80001d4 <__adddf3>
 8013248:	4622      	mov	r2, r4
 801324a:	462b      	mov	r3, r5
 801324c:	f7ed f978 	bl	8000540 <__aeabi_dmul>
 8013250:	a37f      	add	r3, pc, #508	; (adr r3, 8013450 <__ieee754_asin+0x310>)
 8013252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013256:	f7ec ffbb 	bl	80001d0 <__aeabi_dsub>
 801325a:	4622      	mov	r2, r4
 801325c:	462b      	mov	r3, r5
 801325e:	f7ed f96f 	bl	8000540 <__aeabi_dmul>
 8013262:	a37d      	add	r3, pc, #500	; (adr r3, 8013458 <__ieee754_asin+0x318>)
 8013264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013268:	f7ec ffb4 	bl	80001d4 <__adddf3>
 801326c:	4622      	mov	r2, r4
 801326e:	462b      	mov	r3, r5
 8013270:	f7ed f966 	bl	8000540 <__aeabi_dmul>
 8013274:	a37a      	add	r3, pc, #488	; (adr r3, 8013460 <__ieee754_asin+0x320>)
 8013276:	e9d3 2300 	ldrd	r2, r3, [r3]
 801327a:	ec41 0b18 	vmov	d8, r0, r1
 801327e:	4620      	mov	r0, r4
 8013280:	4629      	mov	r1, r5
 8013282:	f7ed f95d 	bl	8000540 <__aeabi_dmul>
 8013286:	a378      	add	r3, pc, #480	; (adr r3, 8013468 <__ieee754_asin+0x328>)
 8013288:	e9d3 2300 	ldrd	r2, r3, [r3]
 801328c:	f7ec ffa0 	bl	80001d0 <__aeabi_dsub>
 8013290:	4622      	mov	r2, r4
 8013292:	462b      	mov	r3, r5
 8013294:	f7ed f954 	bl	8000540 <__aeabi_dmul>
 8013298:	a375      	add	r3, pc, #468	; (adr r3, 8013470 <__ieee754_asin+0x330>)
 801329a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801329e:	f7ec ff99 	bl	80001d4 <__adddf3>
 80132a2:	4622      	mov	r2, r4
 80132a4:	462b      	mov	r3, r5
 80132a6:	f7ed f94b 	bl	8000540 <__aeabi_dmul>
 80132aa:	a373      	add	r3, pc, #460	; (adr r3, 8013478 <__ieee754_asin+0x338>)
 80132ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132b0:	f7ec ff8e 	bl	80001d0 <__aeabi_dsub>
 80132b4:	4622      	mov	r2, r4
 80132b6:	462b      	mov	r3, r5
 80132b8:	f7ed f942 	bl	8000540 <__aeabi_dmul>
 80132bc:	4b72      	ldr	r3, [pc, #456]	; (8013488 <__ieee754_asin+0x348>)
 80132be:	2200      	movs	r2, #0
 80132c0:	f7ec ff88 	bl	80001d4 <__adddf3>
 80132c4:	ec45 4b10 	vmov	d0, r4, r5
 80132c8:	4606      	mov	r6, r0
 80132ca:	460f      	mov	r7, r1
 80132cc:	f000 fb9a 	bl	8013a04 <__ieee754_sqrt>
 80132d0:	4b6f      	ldr	r3, [pc, #444]	; (8013490 <__ieee754_asin+0x350>)
 80132d2:	4598      	cmp	r8, r3
 80132d4:	ec5b ab10 	vmov	sl, fp, d0
 80132d8:	f340 80dc 	ble.w	8013494 <__ieee754_asin+0x354>
 80132dc:	4632      	mov	r2, r6
 80132de:	463b      	mov	r3, r7
 80132e0:	ec51 0b18 	vmov	r0, r1, d8
 80132e4:	f7ed fa56 	bl	8000794 <__aeabi_ddiv>
 80132e8:	4652      	mov	r2, sl
 80132ea:	465b      	mov	r3, fp
 80132ec:	f7ed f928 	bl	8000540 <__aeabi_dmul>
 80132f0:	4652      	mov	r2, sl
 80132f2:	465b      	mov	r3, fp
 80132f4:	f7ec ff6e 	bl	80001d4 <__adddf3>
 80132f8:	4602      	mov	r2, r0
 80132fa:	460b      	mov	r3, r1
 80132fc:	f7ec ff6a 	bl	80001d4 <__adddf3>
 8013300:	a347      	add	r3, pc, #284	; (adr r3, 8013420 <__ieee754_asin+0x2e0>)
 8013302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013306:	f7ec ff63 	bl	80001d0 <__aeabi_dsub>
 801330a:	4602      	mov	r2, r0
 801330c:	460b      	mov	r3, r1
 801330e:	a142      	add	r1, pc, #264	; (adr r1, 8013418 <__ieee754_asin+0x2d8>)
 8013310:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013314:	f7ec ff5c 	bl	80001d0 <__aeabi_dsub>
 8013318:	9b01      	ldr	r3, [sp, #4]
 801331a:	2b00      	cmp	r3, #0
 801331c:	bfdc      	itt	le
 801331e:	4602      	movle	r2, r0
 8013320:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 8013324:	4604      	mov	r4, r0
 8013326:	460d      	mov	r5, r1
 8013328:	bfdc      	itt	le
 801332a:	4614      	movle	r4, r2
 801332c:	461d      	movle	r5, r3
 801332e:	e743      	b.n	80131b8 <__ieee754_asin+0x78>
 8013330:	ee10 2a10 	vmov	r2, s0
 8013334:	ee10 0a10 	vmov	r0, s0
 8013338:	462b      	mov	r3, r5
 801333a:	4629      	mov	r1, r5
 801333c:	f7ed f900 	bl	8000540 <__aeabi_dmul>
 8013340:	a33b      	add	r3, pc, #236	; (adr r3, 8013430 <__ieee754_asin+0x2f0>)
 8013342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013346:	4606      	mov	r6, r0
 8013348:	460f      	mov	r7, r1
 801334a:	f7ed f8f9 	bl	8000540 <__aeabi_dmul>
 801334e:	a33a      	add	r3, pc, #232	; (adr r3, 8013438 <__ieee754_asin+0x2f8>)
 8013350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013354:	f7ec ff3e 	bl	80001d4 <__adddf3>
 8013358:	4632      	mov	r2, r6
 801335a:	463b      	mov	r3, r7
 801335c:	f7ed f8f0 	bl	8000540 <__aeabi_dmul>
 8013360:	a337      	add	r3, pc, #220	; (adr r3, 8013440 <__ieee754_asin+0x300>)
 8013362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013366:	f7ec ff33 	bl	80001d0 <__aeabi_dsub>
 801336a:	4632      	mov	r2, r6
 801336c:	463b      	mov	r3, r7
 801336e:	f7ed f8e7 	bl	8000540 <__aeabi_dmul>
 8013372:	a335      	add	r3, pc, #212	; (adr r3, 8013448 <__ieee754_asin+0x308>)
 8013374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013378:	f7ec ff2c 	bl	80001d4 <__adddf3>
 801337c:	4632      	mov	r2, r6
 801337e:	463b      	mov	r3, r7
 8013380:	f7ed f8de 	bl	8000540 <__aeabi_dmul>
 8013384:	a332      	add	r3, pc, #200	; (adr r3, 8013450 <__ieee754_asin+0x310>)
 8013386:	e9d3 2300 	ldrd	r2, r3, [r3]
 801338a:	f7ec ff21 	bl	80001d0 <__aeabi_dsub>
 801338e:	4632      	mov	r2, r6
 8013390:	463b      	mov	r3, r7
 8013392:	f7ed f8d5 	bl	8000540 <__aeabi_dmul>
 8013396:	a330      	add	r3, pc, #192	; (adr r3, 8013458 <__ieee754_asin+0x318>)
 8013398:	e9d3 2300 	ldrd	r2, r3, [r3]
 801339c:	f7ec ff1a 	bl	80001d4 <__adddf3>
 80133a0:	4632      	mov	r2, r6
 80133a2:	463b      	mov	r3, r7
 80133a4:	f7ed f8cc 	bl	8000540 <__aeabi_dmul>
 80133a8:	a32d      	add	r3, pc, #180	; (adr r3, 8013460 <__ieee754_asin+0x320>)
 80133aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133ae:	4680      	mov	r8, r0
 80133b0:	4689      	mov	r9, r1
 80133b2:	4630      	mov	r0, r6
 80133b4:	4639      	mov	r1, r7
 80133b6:	f7ed f8c3 	bl	8000540 <__aeabi_dmul>
 80133ba:	a32b      	add	r3, pc, #172	; (adr r3, 8013468 <__ieee754_asin+0x328>)
 80133bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133c0:	f7ec ff06 	bl	80001d0 <__aeabi_dsub>
 80133c4:	4632      	mov	r2, r6
 80133c6:	463b      	mov	r3, r7
 80133c8:	f7ed f8ba 	bl	8000540 <__aeabi_dmul>
 80133cc:	a328      	add	r3, pc, #160	; (adr r3, 8013470 <__ieee754_asin+0x330>)
 80133ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133d2:	f7ec feff 	bl	80001d4 <__adddf3>
 80133d6:	4632      	mov	r2, r6
 80133d8:	463b      	mov	r3, r7
 80133da:	f7ed f8b1 	bl	8000540 <__aeabi_dmul>
 80133de:	a326      	add	r3, pc, #152	; (adr r3, 8013478 <__ieee754_asin+0x338>)
 80133e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133e4:	f7ec fef4 	bl	80001d0 <__aeabi_dsub>
 80133e8:	4632      	mov	r2, r6
 80133ea:	463b      	mov	r3, r7
 80133ec:	f7ed f8a8 	bl	8000540 <__aeabi_dmul>
 80133f0:	4b25      	ldr	r3, [pc, #148]	; (8013488 <__ieee754_asin+0x348>)
 80133f2:	2200      	movs	r2, #0
 80133f4:	f7ec feee 	bl	80001d4 <__adddf3>
 80133f8:	4602      	mov	r2, r0
 80133fa:	460b      	mov	r3, r1
 80133fc:	4640      	mov	r0, r8
 80133fe:	4649      	mov	r1, r9
 8013400:	f7ed f9c8 	bl	8000794 <__aeabi_ddiv>
 8013404:	4622      	mov	r2, r4
 8013406:	462b      	mov	r3, r5
 8013408:	f7ed f89a 	bl	8000540 <__aeabi_dmul>
 801340c:	4602      	mov	r2, r0
 801340e:	460b      	mov	r3, r1
 8013410:	4620      	mov	r0, r4
 8013412:	4629      	mov	r1, r5
 8013414:	e6bf      	b.n	8013196 <__ieee754_asin+0x56>
 8013416:	bf00      	nop
 8013418:	54442d18 	.word	0x54442d18
 801341c:	3ff921fb 	.word	0x3ff921fb
 8013420:	33145c07 	.word	0x33145c07
 8013424:	3c91a626 	.word	0x3c91a626
 8013428:	8800759c 	.word	0x8800759c
 801342c:	7e37e43c 	.word	0x7e37e43c
 8013430:	0dfdf709 	.word	0x0dfdf709
 8013434:	3f023de1 	.word	0x3f023de1
 8013438:	7501b288 	.word	0x7501b288
 801343c:	3f49efe0 	.word	0x3f49efe0
 8013440:	b5688f3b 	.word	0xb5688f3b
 8013444:	3fa48228 	.word	0x3fa48228
 8013448:	0e884455 	.word	0x0e884455
 801344c:	3fc9c155 	.word	0x3fc9c155
 8013450:	03eb6f7d 	.word	0x03eb6f7d
 8013454:	3fd4d612 	.word	0x3fd4d612
 8013458:	55555555 	.word	0x55555555
 801345c:	3fc55555 	.word	0x3fc55555
 8013460:	b12e9282 	.word	0xb12e9282
 8013464:	3fb3b8c5 	.word	0x3fb3b8c5
 8013468:	1b8d0159 	.word	0x1b8d0159
 801346c:	3fe6066c 	.word	0x3fe6066c
 8013470:	9c598ac8 	.word	0x9c598ac8
 8013474:	40002ae5 	.word	0x40002ae5
 8013478:	1c8a2d4b 	.word	0x1c8a2d4b
 801347c:	40033a27 	.word	0x40033a27
 8013480:	3fefffff 	.word	0x3fefffff
 8013484:	3fdfffff 	.word	0x3fdfffff
 8013488:	3ff00000 	.word	0x3ff00000
 801348c:	3fe00000 	.word	0x3fe00000
 8013490:	3fef3332 	.word	0x3fef3332
 8013494:	ee10 2a10 	vmov	r2, s0
 8013498:	ee10 0a10 	vmov	r0, s0
 801349c:	465b      	mov	r3, fp
 801349e:	4659      	mov	r1, fp
 80134a0:	f7ec fe98 	bl	80001d4 <__adddf3>
 80134a4:	4632      	mov	r2, r6
 80134a6:	463b      	mov	r3, r7
 80134a8:	ec41 0b19 	vmov	d9, r0, r1
 80134ac:	ec51 0b18 	vmov	r0, r1, d8
 80134b0:	f7ed f970 	bl	8000794 <__aeabi_ddiv>
 80134b4:	4602      	mov	r2, r0
 80134b6:	460b      	mov	r3, r1
 80134b8:	ec51 0b19 	vmov	r0, r1, d9
 80134bc:	f7ed f840 	bl	8000540 <__aeabi_dmul>
 80134c0:	f04f 0800 	mov.w	r8, #0
 80134c4:	4606      	mov	r6, r0
 80134c6:	460f      	mov	r7, r1
 80134c8:	4642      	mov	r2, r8
 80134ca:	465b      	mov	r3, fp
 80134cc:	4640      	mov	r0, r8
 80134ce:	4659      	mov	r1, fp
 80134d0:	f7ed f836 	bl	8000540 <__aeabi_dmul>
 80134d4:	4602      	mov	r2, r0
 80134d6:	460b      	mov	r3, r1
 80134d8:	4620      	mov	r0, r4
 80134da:	4629      	mov	r1, r5
 80134dc:	f7ec fe78 	bl	80001d0 <__aeabi_dsub>
 80134e0:	4642      	mov	r2, r8
 80134e2:	4604      	mov	r4, r0
 80134e4:	460d      	mov	r5, r1
 80134e6:	465b      	mov	r3, fp
 80134e8:	4650      	mov	r0, sl
 80134ea:	4659      	mov	r1, fp
 80134ec:	f7ec fe72 	bl	80001d4 <__adddf3>
 80134f0:	4602      	mov	r2, r0
 80134f2:	460b      	mov	r3, r1
 80134f4:	4620      	mov	r0, r4
 80134f6:	4629      	mov	r1, r5
 80134f8:	f7ed f94c 	bl	8000794 <__aeabi_ddiv>
 80134fc:	4602      	mov	r2, r0
 80134fe:	460b      	mov	r3, r1
 8013500:	f7ec fe68 	bl	80001d4 <__adddf3>
 8013504:	4602      	mov	r2, r0
 8013506:	460b      	mov	r3, r1
 8013508:	a113      	add	r1, pc, #76	; (adr r1, 8013558 <__ieee754_asin+0x418>)
 801350a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801350e:	f7ec fe5f 	bl	80001d0 <__aeabi_dsub>
 8013512:	4602      	mov	r2, r0
 8013514:	460b      	mov	r3, r1
 8013516:	4630      	mov	r0, r6
 8013518:	4639      	mov	r1, r7
 801351a:	f7ec fe59 	bl	80001d0 <__aeabi_dsub>
 801351e:	4642      	mov	r2, r8
 8013520:	4604      	mov	r4, r0
 8013522:	460d      	mov	r5, r1
 8013524:	465b      	mov	r3, fp
 8013526:	4640      	mov	r0, r8
 8013528:	4659      	mov	r1, fp
 801352a:	f7ec fe53 	bl	80001d4 <__adddf3>
 801352e:	4602      	mov	r2, r0
 8013530:	460b      	mov	r3, r1
 8013532:	a10b      	add	r1, pc, #44	; (adr r1, 8013560 <__ieee754_asin+0x420>)
 8013534:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013538:	f7ec fe4a 	bl	80001d0 <__aeabi_dsub>
 801353c:	4602      	mov	r2, r0
 801353e:	460b      	mov	r3, r1
 8013540:	4620      	mov	r0, r4
 8013542:	4629      	mov	r1, r5
 8013544:	f7ec fe44 	bl	80001d0 <__aeabi_dsub>
 8013548:	4602      	mov	r2, r0
 801354a:	460b      	mov	r3, r1
 801354c:	a104      	add	r1, pc, #16	; (adr r1, 8013560 <__ieee754_asin+0x420>)
 801354e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013552:	e6df      	b.n	8013314 <__ieee754_asin+0x1d4>
 8013554:	f3af 8000 	nop.w
 8013558:	33145c07 	.word	0x33145c07
 801355c:	3c91a626 	.word	0x3c91a626
 8013560:	54442d18 	.word	0x54442d18
 8013564:	3fe921fb 	.word	0x3fe921fb

08013568 <__ieee754_atan2>:
 8013568:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801356c:	ec57 6b11 	vmov	r6, r7, d1
 8013570:	4273      	negs	r3, r6
 8013572:	f8df e184 	ldr.w	lr, [pc, #388]	; 80136f8 <__ieee754_atan2+0x190>
 8013576:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 801357a:	4333      	orrs	r3, r6
 801357c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8013580:	4573      	cmp	r3, lr
 8013582:	ec51 0b10 	vmov	r0, r1, d0
 8013586:	ee11 8a10 	vmov	r8, s2
 801358a:	d80a      	bhi.n	80135a2 <__ieee754_atan2+0x3a>
 801358c:	4244      	negs	r4, r0
 801358e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013592:	4304      	orrs	r4, r0
 8013594:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8013598:	4574      	cmp	r4, lr
 801359a:	ee10 9a10 	vmov	r9, s0
 801359e:	468c      	mov	ip, r1
 80135a0:	d907      	bls.n	80135b2 <__ieee754_atan2+0x4a>
 80135a2:	4632      	mov	r2, r6
 80135a4:	463b      	mov	r3, r7
 80135a6:	f7ec fe15 	bl	80001d4 <__adddf3>
 80135aa:	ec41 0b10 	vmov	d0, r0, r1
 80135ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80135b2:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 80135b6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80135ba:	4334      	orrs	r4, r6
 80135bc:	d103      	bne.n	80135c6 <__ieee754_atan2+0x5e>
 80135be:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80135c2:	f001 b939 	b.w	8014838 <atan>
 80135c6:	17bc      	asrs	r4, r7, #30
 80135c8:	f004 0402 	and.w	r4, r4, #2
 80135cc:	ea53 0909 	orrs.w	r9, r3, r9
 80135d0:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 80135d4:	d107      	bne.n	80135e6 <__ieee754_atan2+0x7e>
 80135d6:	2c02      	cmp	r4, #2
 80135d8:	d060      	beq.n	801369c <__ieee754_atan2+0x134>
 80135da:	2c03      	cmp	r4, #3
 80135dc:	d1e5      	bne.n	80135aa <__ieee754_atan2+0x42>
 80135de:	a142      	add	r1, pc, #264	; (adr r1, 80136e8 <__ieee754_atan2+0x180>)
 80135e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80135e4:	e7e1      	b.n	80135aa <__ieee754_atan2+0x42>
 80135e6:	ea52 0808 	orrs.w	r8, r2, r8
 80135ea:	d106      	bne.n	80135fa <__ieee754_atan2+0x92>
 80135ec:	f1bc 0f00 	cmp.w	ip, #0
 80135f0:	da5f      	bge.n	80136b2 <__ieee754_atan2+0x14a>
 80135f2:	a13f      	add	r1, pc, #252	; (adr r1, 80136f0 <__ieee754_atan2+0x188>)
 80135f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80135f8:	e7d7      	b.n	80135aa <__ieee754_atan2+0x42>
 80135fa:	4572      	cmp	r2, lr
 80135fc:	d10f      	bne.n	801361e <__ieee754_atan2+0xb6>
 80135fe:	4293      	cmp	r3, r2
 8013600:	f104 34ff 	add.w	r4, r4, #4294967295
 8013604:	d107      	bne.n	8013616 <__ieee754_atan2+0xae>
 8013606:	2c02      	cmp	r4, #2
 8013608:	d84c      	bhi.n	80136a4 <__ieee754_atan2+0x13c>
 801360a:	4b35      	ldr	r3, [pc, #212]	; (80136e0 <__ieee754_atan2+0x178>)
 801360c:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8013610:	e9d4 0100 	ldrd	r0, r1, [r4]
 8013614:	e7c9      	b.n	80135aa <__ieee754_atan2+0x42>
 8013616:	2c02      	cmp	r4, #2
 8013618:	d848      	bhi.n	80136ac <__ieee754_atan2+0x144>
 801361a:	4b32      	ldr	r3, [pc, #200]	; (80136e4 <__ieee754_atan2+0x17c>)
 801361c:	e7f6      	b.n	801360c <__ieee754_atan2+0xa4>
 801361e:	4573      	cmp	r3, lr
 8013620:	d0e4      	beq.n	80135ec <__ieee754_atan2+0x84>
 8013622:	1a9b      	subs	r3, r3, r2
 8013624:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8013628:	ea4f 5223 	mov.w	r2, r3, asr #20
 801362c:	da1e      	bge.n	801366c <__ieee754_atan2+0x104>
 801362e:	2f00      	cmp	r7, #0
 8013630:	da01      	bge.n	8013636 <__ieee754_atan2+0xce>
 8013632:	323c      	adds	r2, #60	; 0x3c
 8013634:	db1e      	blt.n	8013674 <__ieee754_atan2+0x10c>
 8013636:	4632      	mov	r2, r6
 8013638:	463b      	mov	r3, r7
 801363a:	f7ed f8ab 	bl	8000794 <__aeabi_ddiv>
 801363e:	ec41 0b10 	vmov	d0, r0, r1
 8013642:	f001 fa99 	bl	8014b78 <fabs>
 8013646:	f001 f8f7 	bl	8014838 <atan>
 801364a:	ec51 0b10 	vmov	r0, r1, d0
 801364e:	2c01      	cmp	r4, #1
 8013650:	d013      	beq.n	801367a <__ieee754_atan2+0x112>
 8013652:	2c02      	cmp	r4, #2
 8013654:	d015      	beq.n	8013682 <__ieee754_atan2+0x11a>
 8013656:	2c00      	cmp	r4, #0
 8013658:	d0a7      	beq.n	80135aa <__ieee754_atan2+0x42>
 801365a:	a319      	add	r3, pc, #100	; (adr r3, 80136c0 <__ieee754_atan2+0x158>)
 801365c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013660:	f7ec fdb6 	bl	80001d0 <__aeabi_dsub>
 8013664:	a318      	add	r3, pc, #96	; (adr r3, 80136c8 <__ieee754_atan2+0x160>)
 8013666:	e9d3 2300 	ldrd	r2, r3, [r3]
 801366a:	e014      	b.n	8013696 <__ieee754_atan2+0x12e>
 801366c:	a118      	add	r1, pc, #96	; (adr r1, 80136d0 <__ieee754_atan2+0x168>)
 801366e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013672:	e7ec      	b.n	801364e <__ieee754_atan2+0xe6>
 8013674:	2000      	movs	r0, #0
 8013676:	2100      	movs	r1, #0
 8013678:	e7e9      	b.n	801364e <__ieee754_atan2+0xe6>
 801367a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801367e:	4619      	mov	r1, r3
 8013680:	e793      	b.n	80135aa <__ieee754_atan2+0x42>
 8013682:	a30f      	add	r3, pc, #60	; (adr r3, 80136c0 <__ieee754_atan2+0x158>)
 8013684:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013688:	f7ec fda2 	bl	80001d0 <__aeabi_dsub>
 801368c:	4602      	mov	r2, r0
 801368e:	460b      	mov	r3, r1
 8013690:	a10d      	add	r1, pc, #52	; (adr r1, 80136c8 <__ieee754_atan2+0x160>)
 8013692:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013696:	f7ec fd9b 	bl	80001d0 <__aeabi_dsub>
 801369a:	e786      	b.n	80135aa <__ieee754_atan2+0x42>
 801369c:	a10a      	add	r1, pc, #40	; (adr r1, 80136c8 <__ieee754_atan2+0x160>)
 801369e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80136a2:	e782      	b.n	80135aa <__ieee754_atan2+0x42>
 80136a4:	a10c      	add	r1, pc, #48	; (adr r1, 80136d8 <__ieee754_atan2+0x170>)
 80136a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80136aa:	e77e      	b.n	80135aa <__ieee754_atan2+0x42>
 80136ac:	2000      	movs	r0, #0
 80136ae:	2100      	movs	r1, #0
 80136b0:	e77b      	b.n	80135aa <__ieee754_atan2+0x42>
 80136b2:	a107      	add	r1, pc, #28	; (adr r1, 80136d0 <__ieee754_atan2+0x168>)
 80136b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80136b8:	e777      	b.n	80135aa <__ieee754_atan2+0x42>
 80136ba:	bf00      	nop
 80136bc:	f3af 8000 	nop.w
 80136c0:	33145c07 	.word	0x33145c07
 80136c4:	3ca1a626 	.word	0x3ca1a626
 80136c8:	54442d18 	.word	0x54442d18
 80136cc:	400921fb 	.word	0x400921fb
 80136d0:	54442d18 	.word	0x54442d18
 80136d4:	3ff921fb 	.word	0x3ff921fb
 80136d8:	54442d18 	.word	0x54442d18
 80136dc:	3fe921fb 	.word	0x3fe921fb
 80136e0:	08014f68 	.word	0x08014f68
 80136e4:	08014f80 	.word	0x08014f80
 80136e8:	54442d18 	.word	0x54442d18
 80136ec:	c00921fb 	.word	0xc00921fb
 80136f0:	54442d18 	.word	0x54442d18
 80136f4:	bff921fb 	.word	0xbff921fb
 80136f8:	7ff00000 	.word	0x7ff00000
 80136fc:	00000000 	.word	0x00000000

08013700 <__ieee754_exp>:
 8013700:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013704:	ec55 4b10 	vmov	r4, r5, d0
 8013708:	49b5      	ldr	r1, [pc, #724]	; (80139e0 <__ieee754_exp+0x2e0>)
 801370a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801370e:	428b      	cmp	r3, r1
 8013710:	ed2d 8b04 	vpush	{d8-d9}
 8013714:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 8013718:	d93d      	bls.n	8013796 <__ieee754_exp+0x96>
 801371a:	49b2      	ldr	r1, [pc, #712]	; (80139e4 <__ieee754_exp+0x2e4>)
 801371c:	428b      	cmp	r3, r1
 801371e:	d918      	bls.n	8013752 <__ieee754_exp+0x52>
 8013720:	ee10 3a10 	vmov	r3, s0
 8013724:	f3c5 0213 	ubfx	r2, r5, #0, #20
 8013728:	4313      	orrs	r3, r2
 801372a:	d009      	beq.n	8013740 <__ieee754_exp+0x40>
 801372c:	ee10 2a10 	vmov	r2, s0
 8013730:	462b      	mov	r3, r5
 8013732:	4620      	mov	r0, r4
 8013734:	4629      	mov	r1, r5
 8013736:	f7ec fd4d 	bl	80001d4 <__adddf3>
 801373a:	4604      	mov	r4, r0
 801373c:	460d      	mov	r5, r1
 801373e:	e002      	b.n	8013746 <__ieee754_exp+0x46>
 8013740:	b10e      	cbz	r6, 8013746 <__ieee754_exp+0x46>
 8013742:	2400      	movs	r4, #0
 8013744:	2500      	movs	r5, #0
 8013746:	ecbd 8b04 	vpop	{d8-d9}
 801374a:	ec45 4b10 	vmov	d0, r4, r5
 801374e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013752:	a38d      	add	r3, pc, #564	; (adr r3, 8013988 <__ieee754_exp+0x288>)
 8013754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013758:	ee10 0a10 	vmov	r0, s0
 801375c:	4629      	mov	r1, r5
 801375e:	f7ed f97f 	bl	8000a60 <__aeabi_dcmpgt>
 8013762:	4607      	mov	r7, r0
 8013764:	b130      	cbz	r0, 8013774 <__ieee754_exp+0x74>
 8013766:	ecbd 8b04 	vpop	{d8-d9}
 801376a:	2000      	movs	r0, #0
 801376c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013770:	f001 b857 	b.w	8014822 <__math_oflow>
 8013774:	a386      	add	r3, pc, #536	; (adr r3, 8013990 <__ieee754_exp+0x290>)
 8013776:	e9d3 2300 	ldrd	r2, r3, [r3]
 801377a:	4620      	mov	r0, r4
 801377c:	4629      	mov	r1, r5
 801377e:	f7ed f951 	bl	8000a24 <__aeabi_dcmplt>
 8013782:	2800      	cmp	r0, #0
 8013784:	f000 808b 	beq.w	801389e <__ieee754_exp+0x19e>
 8013788:	ecbd 8b04 	vpop	{d8-d9}
 801378c:	4638      	mov	r0, r7
 801378e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013792:	f001 b83d 	b.w	8014810 <__math_uflow>
 8013796:	4a94      	ldr	r2, [pc, #592]	; (80139e8 <__ieee754_exp+0x2e8>)
 8013798:	4293      	cmp	r3, r2
 801379a:	f240 80ac 	bls.w	80138f6 <__ieee754_exp+0x1f6>
 801379e:	4a93      	ldr	r2, [pc, #588]	; (80139ec <__ieee754_exp+0x2ec>)
 80137a0:	4293      	cmp	r3, r2
 80137a2:	d87c      	bhi.n	801389e <__ieee754_exp+0x19e>
 80137a4:	4b92      	ldr	r3, [pc, #584]	; (80139f0 <__ieee754_exp+0x2f0>)
 80137a6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80137aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137ae:	ee10 0a10 	vmov	r0, s0
 80137b2:	4629      	mov	r1, r5
 80137b4:	f7ec fd0c 	bl	80001d0 <__aeabi_dsub>
 80137b8:	4b8e      	ldr	r3, [pc, #568]	; (80139f4 <__ieee754_exp+0x2f4>)
 80137ba:	00f7      	lsls	r7, r6, #3
 80137bc:	443b      	add	r3, r7
 80137be:	ed93 7b00 	vldr	d7, [r3]
 80137c2:	f1c6 0a01 	rsb	sl, r6, #1
 80137c6:	4680      	mov	r8, r0
 80137c8:	4689      	mov	r9, r1
 80137ca:	ebaa 0a06 	sub.w	sl, sl, r6
 80137ce:	eeb0 8a47 	vmov.f32	s16, s14
 80137d2:	eef0 8a67 	vmov.f32	s17, s15
 80137d6:	ec53 2b18 	vmov	r2, r3, d8
 80137da:	4640      	mov	r0, r8
 80137dc:	4649      	mov	r1, r9
 80137de:	f7ec fcf7 	bl	80001d0 <__aeabi_dsub>
 80137e2:	4604      	mov	r4, r0
 80137e4:	460d      	mov	r5, r1
 80137e6:	4622      	mov	r2, r4
 80137e8:	462b      	mov	r3, r5
 80137ea:	4620      	mov	r0, r4
 80137ec:	4629      	mov	r1, r5
 80137ee:	f7ec fea7 	bl	8000540 <__aeabi_dmul>
 80137f2:	a369      	add	r3, pc, #420	; (adr r3, 8013998 <__ieee754_exp+0x298>)
 80137f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137f8:	4606      	mov	r6, r0
 80137fa:	460f      	mov	r7, r1
 80137fc:	f7ec fea0 	bl	8000540 <__aeabi_dmul>
 8013800:	a367      	add	r3, pc, #412	; (adr r3, 80139a0 <__ieee754_exp+0x2a0>)
 8013802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013806:	f7ec fce3 	bl	80001d0 <__aeabi_dsub>
 801380a:	4632      	mov	r2, r6
 801380c:	463b      	mov	r3, r7
 801380e:	f7ec fe97 	bl	8000540 <__aeabi_dmul>
 8013812:	a365      	add	r3, pc, #404	; (adr r3, 80139a8 <__ieee754_exp+0x2a8>)
 8013814:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013818:	f7ec fcdc 	bl	80001d4 <__adddf3>
 801381c:	4632      	mov	r2, r6
 801381e:	463b      	mov	r3, r7
 8013820:	f7ec fe8e 	bl	8000540 <__aeabi_dmul>
 8013824:	a362      	add	r3, pc, #392	; (adr r3, 80139b0 <__ieee754_exp+0x2b0>)
 8013826:	e9d3 2300 	ldrd	r2, r3, [r3]
 801382a:	f7ec fcd1 	bl	80001d0 <__aeabi_dsub>
 801382e:	4632      	mov	r2, r6
 8013830:	463b      	mov	r3, r7
 8013832:	f7ec fe85 	bl	8000540 <__aeabi_dmul>
 8013836:	a360      	add	r3, pc, #384	; (adr r3, 80139b8 <__ieee754_exp+0x2b8>)
 8013838:	e9d3 2300 	ldrd	r2, r3, [r3]
 801383c:	f7ec fcca 	bl	80001d4 <__adddf3>
 8013840:	4632      	mov	r2, r6
 8013842:	463b      	mov	r3, r7
 8013844:	f7ec fe7c 	bl	8000540 <__aeabi_dmul>
 8013848:	4602      	mov	r2, r0
 801384a:	460b      	mov	r3, r1
 801384c:	4620      	mov	r0, r4
 801384e:	4629      	mov	r1, r5
 8013850:	f7ec fcbe 	bl	80001d0 <__aeabi_dsub>
 8013854:	4602      	mov	r2, r0
 8013856:	460b      	mov	r3, r1
 8013858:	4606      	mov	r6, r0
 801385a:	460f      	mov	r7, r1
 801385c:	4620      	mov	r0, r4
 801385e:	4629      	mov	r1, r5
 8013860:	f7ec fe6e 	bl	8000540 <__aeabi_dmul>
 8013864:	ec41 0b19 	vmov	d9, r0, r1
 8013868:	f1ba 0f00 	cmp.w	sl, #0
 801386c:	d15d      	bne.n	801392a <__ieee754_exp+0x22a>
 801386e:	2200      	movs	r2, #0
 8013870:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8013874:	4630      	mov	r0, r6
 8013876:	4639      	mov	r1, r7
 8013878:	f7ec fcaa 	bl	80001d0 <__aeabi_dsub>
 801387c:	4602      	mov	r2, r0
 801387e:	460b      	mov	r3, r1
 8013880:	ec51 0b19 	vmov	r0, r1, d9
 8013884:	f7ec ff86 	bl	8000794 <__aeabi_ddiv>
 8013888:	4622      	mov	r2, r4
 801388a:	462b      	mov	r3, r5
 801388c:	f7ec fca0 	bl	80001d0 <__aeabi_dsub>
 8013890:	4602      	mov	r2, r0
 8013892:	460b      	mov	r3, r1
 8013894:	2000      	movs	r0, #0
 8013896:	4958      	ldr	r1, [pc, #352]	; (80139f8 <__ieee754_exp+0x2f8>)
 8013898:	f7ec fc9a 	bl	80001d0 <__aeabi_dsub>
 801389c:	e74d      	b.n	801373a <__ieee754_exp+0x3a>
 801389e:	4857      	ldr	r0, [pc, #348]	; (80139fc <__ieee754_exp+0x2fc>)
 80138a0:	a347      	add	r3, pc, #284	; (adr r3, 80139c0 <__ieee754_exp+0x2c0>)
 80138a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138a6:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 80138aa:	4629      	mov	r1, r5
 80138ac:	4620      	mov	r0, r4
 80138ae:	f7ec fe47 	bl	8000540 <__aeabi_dmul>
 80138b2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80138b6:	f7ec fc8d 	bl	80001d4 <__adddf3>
 80138ba:	f7ed f8f1 	bl	8000aa0 <__aeabi_d2iz>
 80138be:	4682      	mov	sl, r0
 80138c0:	f7ec fdd4 	bl	800046c <__aeabi_i2d>
 80138c4:	a340      	add	r3, pc, #256	; (adr r3, 80139c8 <__ieee754_exp+0x2c8>)
 80138c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138ca:	4606      	mov	r6, r0
 80138cc:	460f      	mov	r7, r1
 80138ce:	f7ec fe37 	bl	8000540 <__aeabi_dmul>
 80138d2:	4602      	mov	r2, r0
 80138d4:	460b      	mov	r3, r1
 80138d6:	4620      	mov	r0, r4
 80138d8:	4629      	mov	r1, r5
 80138da:	f7ec fc79 	bl	80001d0 <__aeabi_dsub>
 80138de:	a33c      	add	r3, pc, #240	; (adr r3, 80139d0 <__ieee754_exp+0x2d0>)
 80138e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138e4:	4680      	mov	r8, r0
 80138e6:	4689      	mov	r9, r1
 80138e8:	4630      	mov	r0, r6
 80138ea:	4639      	mov	r1, r7
 80138ec:	f7ec fe28 	bl	8000540 <__aeabi_dmul>
 80138f0:	ec41 0b18 	vmov	d8, r0, r1
 80138f4:	e76f      	b.n	80137d6 <__ieee754_exp+0xd6>
 80138f6:	4a42      	ldr	r2, [pc, #264]	; (8013a00 <__ieee754_exp+0x300>)
 80138f8:	4293      	cmp	r3, r2
 80138fa:	d811      	bhi.n	8013920 <__ieee754_exp+0x220>
 80138fc:	a336      	add	r3, pc, #216	; (adr r3, 80139d8 <__ieee754_exp+0x2d8>)
 80138fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013902:	ee10 0a10 	vmov	r0, s0
 8013906:	4629      	mov	r1, r5
 8013908:	f7ec fc64 	bl	80001d4 <__adddf3>
 801390c:	4b3a      	ldr	r3, [pc, #232]	; (80139f8 <__ieee754_exp+0x2f8>)
 801390e:	2200      	movs	r2, #0
 8013910:	f7ed f8a6 	bl	8000a60 <__aeabi_dcmpgt>
 8013914:	b138      	cbz	r0, 8013926 <__ieee754_exp+0x226>
 8013916:	4b38      	ldr	r3, [pc, #224]	; (80139f8 <__ieee754_exp+0x2f8>)
 8013918:	2200      	movs	r2, #0
 801391a:	4620      	mov	r0, r4
 801391c:	4629      	mov	r1, r5
 801391e:	e70a      	b.n	8013736 <__ieee754_exp+0x36>
 8013920:	f04f 0a00 	mov.w	sl, #0
 8013924:	e75f      	b.n	80137e6 <__ieee754_exp+0xe6>
 8013926:	4682      	mov	sl, r0
 8013928:	e75d      	b.n	80137e6 <__ieee754_exp+0xe6>
 801392a:	4632      	mov	r2, r6
 801392c:	463b      	mov	r3, r7
 801392e:	2000      	movs	r0, #0
 8013930:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8013934:	f7ec fc4c 	bl	80001d0 <__aeabi_dsub>
 8013938:	4602      	mov	r2, r0
 801393a:	460b      	mov	r3, r1
 801393c:	ec51 0b19 	vmov	r0, r1, d9
 8013940:	f7ec ff28 	bl	8000794 <__aeabi_ddiv>
 8013944:	4602      	mov	r2, r0
 8013946:	460b      	mov	r3, r1
 8013948:	ec51 0b18 	vmov	r0, r1, d8
 801394c:	f7ec fc40 	bl	80001d0 <__aeabi_dsub>
 8013950:	4642      	mov	r2, r8
 8013952:	464b      	mov	r3, r9
 8013954:	f7ec fc3c 	bl	80001d0 <__aeabi_dsub>
 8013958:	4602      	mov	r2, r0
 801395a:	460b      	mov	r3, r1
 801395c:	2000      	movs	r0, #0
 801395e:	4926      	ldr	r1, [pc, #152]	; (80139f8 <__ieee754_exp+0x2f8>)
 8013960:	f7ec fc36 	bl	80001d0 <__aeabi_dsub>
 8013964:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 8013968:	4592      	cmp	sl, r2
 801396a:	db02      	blt.n	8013972 <__ieee754_exp+0x272>
 801396c:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8013970:	e6e3      	b.n	801373a <__ieee754_exp+0x3a>
 8013972:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 8013976:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 801397a:	2200      	movs	r2, #0
 801397c:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 8013980:	f7ec fdde 	bl	8000540 <__aeabi_dmul>
 8013984:	e6d9      	b.n	801373a <__ieee754_exp+0x3a>
 8013986:	bf00      	nop
 8013988:	fefa39ef 	.word	0xfefa39ef
 801398c:	40862e42 	.word	0x40862e42
 8013990:	d52d3051 	.word	0xd52d3051
 8013994:	c0874910 	.word	0xc0874910
 8013998:	72bea4d0 	.word	0x72bea4d0
 801399c:	3e663769 	.word	0x3e663769
 80139a0:	c5d26bf1 	.word	0xc5d26bf1
 80139a4:	3ebbbd41 	.word	0x3ebbbd41
 80139a8:	af25de2c 	.word	0xaf25de2c
 80139ac:	3f11566a 	.word	0x3f11566a
 80139b0:	16bebd93 	.word	0x16bebd93
 80139b4:	3f66c16c 	.word	0x3f66c16c
 80139b8:	5555553e 	.word	0x5555553e
 80139bc:	3fc55555 	.word	0x3fc55555
 80139c0:	652b82fe 	.word	0x652b82fe
 80139c4:	3ff71547 	.word	0x3ff71547
 80139c8:	fee00000 	.word	0xfee00000
 80139cc:	3fe62e42 	.word	0x3fe62e42
 80139d0:	35793c76 	.word	0x35793c76
 80139d4:	3dea39ef 	.word	0x3dea39ef
 80139d8:	8800759c 	.word	0x8800759c
 80139dc:	7e37e43c 	.word	0x7e37e43c
 80139e0:	40862e41 	.word	0x40862e41
 80139e4:	7fefffff 	.word	0x7fefffff
 80139e8:	3fd62e42 	.word	0x3fd62e42
 80139ec:	3ff0a2b1 	.word	0x3ff0a2b1
 80139f0:	08014fa8 	.word	0x08014fa8
 80139f4:	08014fb8 	.word	0x08014fb8
 80139f8:	3ff00000 	.word	0x3ff00000
 80139fc:	08014f98 	.word	0x08014f98
 8013a00:	3defffff 	.word	0x3defffff

08013a04 <__ieee754_sqrt>:
 8013a04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013a08:	ec55 4b10 	vmov	r4, r5, d0
 8013a0c:	4e55      	ldr	r6, [pc, #340]	; (8013b64 <__ieee754_sqrt+0x160>)
 8013a0e:	43ae      	bics	r6, r5
 8013a10:	ee10 0a10 	vmov	r0, s0
 8013a14:	ee10 3a10 	vmov	r3, s0
 8013a18:	462a      	mov	r2, r5
 8013a1a:	4629      	mov	r1, r5
 8013a1c:	d110      	bne.n	8013a40 <__ieee754_sqrt+0x3c>
 8013a1e:	ee10 2a10 	vmov	r2, s0
 8013a22:	462b      	mov	r3, r5
 8013a24:	f7ec fd8c 	bl	8000540 <__aeabi_dmul>
 8013a28:	4602      	mov	r2, r0
 8013a2a:	460b      	mov	r3, r1
 8013a2c:	4620      	mov	r0, r4
 8013a2e:	4629      	mov	r1, r5
 8013a30:	f7ec fbd0 	bl	80001d4 <__adddf3>
 8013a34:	4604      	mov	r4, r0
 8013a36:	460d      	mov	r5, r1
 8013a38:	ec45 4b10 	vmov	d0, r4, r5
 8013a3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013a40:	2d00      	cmp	r5, #0
 8013a42:	dc10      	bgt.n	8013a66 <__ieee754_sqrt+0x62>
 8013a44:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8013a48:	4330      	orrs	r0, r6
 8013a4a:	d0f5      	beq.n	8013a38 <__ieee754_sqrt+0x34>
 8013a4c:	b15d      	cbz	r5, 8013a66 <__ieee754_sqrt+0x62>
 8013a4e:	ee10 2a10 	vmov	r2, s0
 8013a52:	462b      	mov	r3, r5
 8013a54:	ee10 0a10 	vmov	r0, s0
 8013a58:	f7ec fbba 	bl	80001d0 <__aeabi_dsub>
 8013a5c:	4602      	mov	r2, r0
 8013a5e:	460b      	mov	r3, r1
 8013a60:	f7ec fe98 	bl	8000794 <__aeabi_ddiv>
 8013a64:	e7e6      	b.n	8013a34 <__ieee754_sqrt+0x30>
 8013a66:	1512      	asrs	r2, r2, #20
 8013a68:	d074      	beq.n	8013b54 <__ieee754_sqrt+0x150>
 8013a6a:	07d4      	lsls	r4, r2, #31
 8013a6c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8013a70:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8013a74:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8013a78:	bf5e      	ittt	pl
 8013a7a:	0fda      	lsrpl	r2, r3, #31
 8013a7c:	005b      	lslpl	r3, r3, #1
 8013a7e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8013a82:	2400      	movs	r4, #0
 8013a84:	0fda      	lsrs	r2, r3, #31
 8013a86:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8013a8a:	107f      	asrs	r7, r7, #1
 8013a8c:	005b      	lsls	r3, r3, #1
 8013a8e:	2516      	movs	r5, #22
 8013a90:	4620      	mov	r0, r4
 8013a92:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8013a96:	1886      	adds	r6, r0, r2
 8013a98:	428e      	cmp	r6, r1
 8013a9a:	bfde      	ittt	le
 8013a9c:	1b89      	suble	r1, r1, r6
 8013a9e:	18b0      	addle	r0, r6, r2
 8013aa0:	18a4      	addle	r4, r4, r2
 8013aa2:	0049      	lsls	r1, r1, #1
 8013aa4:	3d01      	subs	r5, #1
 8013aa6:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8013aaa:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8013aae:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8013ab2:	d1f0      	bne.n	8013a96 <__ieee754_sqrt+0x92>
 8013ab4:	462a      	mov	r2, r5
 8013ab6:	f04f 0e20 	mov.w	lr, #32
 8013aba:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8013abe:	4281      	cmp	r1, r0
 8013ac0:	eb06 0c05 	add.w	ip, r6, r5
 8013ac4:	dc02      	bgt.n	8013acc <__ieee754_sqrt+0xc8>
 8013ac6:	d113      	bne.n	8013af0 <__ieee754_sqrt+0xec>
 8013ac8:	459c      	cmp	ip, r3
 8013aca:	d811      	bhi.n	8013af0 <__ieee754_sqrt+0xec>
 8013acc:	f1bc 0f00 	cmp.w	ip, #0
 8013ad0:	eb0c 0506 	add.w	r5, ip, r6
 8013ad4:	da43      	bge.n	8013b5e <__ieee754_sqrt+0x15a>
 8013ad6:	2d00      	cmp	r5, #0
 8013ad8:	db41      	blt.n	8013b5e <__ieee754_sqrt+0x15a>
 8013ada:	f100 0801 	add.w	r8, r0, #1
 8013ade:	1a09      	subs	r1, r1, r0
 8013ae0:	459c      	cmp	ip, r3
 8013ae2:	bf88      	it	hi
 8013ae4:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8013ae8:	eba3 030c 	sub.w	r3, r3, ip
 8013aec:	4432      	add	r2, r6
 8013aee:	4640      	mov	r0, r8
 8013af0:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8013af4:	f1be 0e01 	subs.w	lr, lr, #1
 8013af8:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8013afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8013b00:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8013b04:	d1db      	bne.n	8013abe <__ieee754_sqrt+0xba>
 8013b06:	430b      	orrs	r3, r1
 8013b08:	d006      	beq.n	8013b18 <__ieee754_sqrt+0x114>
 8013b0a:	1c50      	adds	r0, r2, #1
 8013b0c:	bf13      	iteet	ne
 8013b0e:	3201      	addne	r2, #1
 8013b10:	3401      	addeq	r4, #1
 8013b12:	4672      	moveq	r2, lr
 8013b14:	f022 0201 	bicne.w	r2, r2, #1
 8013b18:	1063      	asrs	r3, r4, #1
 8013b1a:	0852      	lsrs	r2, r2, #1
 8013b1c:	07e1      	lsls	r1, r4, #31
 8013b1e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8013b22:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8013b26:	bf48      	it	mi
 8013b28:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8013b2c:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8013b30:	4614      	mov	r4, r2
 8013b32:	e781      	b.n	8013a38 <__ieee754_sqrt+0x34>
 8013b34:	0ad9      	lsrs	r1, r3, #11
 8013b36:	3815      	subs	r0, #21
 8013b38:	055b      	lsls	r3, r3, #21
 8013b3a:	2900      	cmp	r1, #0
 8013b3c:	d0fa      	beq.n	8013b34 <__ieee754_sqrt+0x130>
 8013b3e:	02cd      	lsls	r5, r1, #11
 8013b40:	d50a      	bpl.n	8013b58 <__ieee754_sqrt+0x154>
 8013b42:	f1c2 0420 	rsb	r4, r2, #32
 8013b46:	fa23 f404 	lsr.w	r4, r3, r4
 8013b4a:	1e55      	subs	r5, r2, #1
 8013b4c:	4093      	lsls	r3, r2
 8013b4e:	4321      	orrs	r1, r4
 8013b50:	1b42      	subs	r2, r0, r5
 8013b52:	e78a      	b.n	8013a6a <__ieee754_sqrt+0x66>
 8013b54:	4610      	mov	r0, r2
 8013b56:	e7f0      	b.n	8013b3a <__ieee754_sqrt+0x136>
 8013b58:	0049      	lsls	r1, r1, #1
 8013b5a:	3201      	adds	r2, #1
 8013b5c:	e7ef      	b.n	8013b3e <__ieee754_sqrt+0x13a>
 8013b5e:	4680      	mov	r8, r0
 8013b60:	e7bd      	b.n	8013ade <__ieee754_sqrt+0xda>
 8013b62:	bf00      	nop
 8013b64:	7ff00000 	.word	0x7ff00000

08013b68 <__ieee754_acosf>:
 8013b68:	b508      	push	{r3, lr}
 8013b6a:	ee10 3a10 	vmov	r3, s0
 8013b6e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8013b72:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 8013b76:	ed2d 8b0c 	vpush	{d8-d13}
 8013b7a:	d10a      	bne.n	8013b92 <__ieee754_acosf+0x2a>
 8013b7c:	ed9f 0a65 	vldr	s0, [pc, #404]	; 8013d14 <__ieee754_acosf+0x1ac>
 8013b80:	ed9f 8a65 	vldr	s16, [pc, #404]	; 8013d18 <__ieee754_acosf+0x1b0>
 8013b84:	2b00      	cmp	r3, #0
 8013b86:	bfd8      	it	le
 8013b88:	eeb0 0a48 	vmovle.f32	s0, s16
 8013b8c:	ecbd 8b0c 	vpop	{d8-d13}
 8013b90:	bd08      	pop	{r3, pc}
 8013b92:	dd04      	ble.n	8013b9e <__ieee754_acosf+0x36>
 8013b94:	ee30 8a40 	vsub.f32	s16, s0, s0
 8013b98:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8013b9c:	e7f6      	b.n	8013b8c <__ieee754_acosf+0x24>
 8013b9e:	f1b2 5f7c 	cmp.w	r2, #1056964608	; 0x3f000000
 8013ba2:	da3c      	bge.n	8013c1e <__ieee754_acosf+0xb6>
 8013ba4:	f1b2 5f0c 	cmp.w	r2, #587202560	; 0x23000000
 8013ba8:	f340 80b1 	ble.w	8013d0e <__ieee754_acosf+0x1a6>
 8013bac:	ee60 7a00 	vmul.f32	s15, s0, s0
 8013bb0:	eddf 6a5a 	vldr	s13, [pc, #360]	; 8013d1c <__ieee754_acosf+0x1b4>
 8013bb4:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 8013d20 <__ieee754_acosf+0x1b8>
 8013bb8:	ed9f 6a5a 	vldr	s12, [pc, #360]	; 8013d24 <__ieee754_acosf+0x1bc>
 8013bbc:	ed9f 8a5a 	vldr	s16, [pc, #360]	; 8013d28 <__ieee754_acosf+0x1c0>
 8013bc0:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8013bc4:	eddf 6a59 	vldr	s13, [pc, #356]	; 8013d2c <__ieee754_acosf+0x1c4>
 8013bc8:	eee7 6a27 	vfma.f32	s13, s14, s15
 8013bcc:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8013d30 <__ieee754_acosf+0x1c8>
 8013bd0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013bd4:	eddf 6a57 	vldr	s13, [pc, #348]	; 8013d34 <__ieee754_acosf+0x1cc>
 8013bd8:	eee7 6a27 	vfma.f32	s13, s14, s15
 8013bdc:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8013d38 <__ieee754_acosf+0x1d0>
 8013be0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013be4:	eddf 6a55 	vldr	s13, [pc, #340]	; 8013d3c <__ieee754_acosf+0x1d4>
 8013be8:	eea7 6aa6 	vfma.f32	s12, s15, s13
 8013bec:	eddf 6a54 	vldr	s13, [pc, #336]	; 8013d40 <__ieee754_acosf+0x1d8>
 8013bf0:	eee6 6a27 	vfma.f32	s13, s12, s15
 8013bf4:	ed9f 6a53 	vldr	s12, [pc, #332]	; 8013d44 <__ieee754_acosf+0x1dc>
 8013bf8:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8013bfc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8013c00:	eee6 6a27 	vfma.f32	s13, s12, s15
 8013c04:	ee27 7a27 	vmul.f32	s14, s14, s15
 8013c08:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8013c0c:	eea0 8a67 	vfms.f32	s16, s0, s15
 8013c10:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8013d48 <__ieee754_acosf+0x1e0>
 8013c14:	ee30 0a48 	vsub.f32	s0, s0, s16
 8013c18:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8013c1c:	e7b6      	b.n	8013b8c <__ieee754_acosf+0x24>
 8013c1e:	2b00      	cmp	r3, #0
 8013c20:	eddf da3e 	vldr	s27, [pc, #248]	; 8013d1c <__ieee754_acosf+0x1b4>
 8013c24:	eddf ca3e 	vldr	s25, [pc, #248]	; 8013d20 <__ieee754_acosf+0x1b8>
 8013c28:	ed9f ca40 	vldr	s24, [pc, #256]	; 8013d2c <__ieee754_acosf+0x1c4>
 8013c2c:	eddf ba40 	vldr	s23, [pc, #256]	; 8013d30 <__ieee754_acosf+0x1c8>
 8013c30:	ed9f ba40 	vldr	s22, [pc, #256]	; 8013d34 <__ieee754_acosf+0x1cc>
 8013c34:	eddf 8a40 	vldr	s17, [pc, #256]	; 8013d38 <__ieee754_acosf+0x1d0>
 8013c38:	ed9f da40 	vldr	s26, [pc, #256]	; 8013d3c <__ieee754_acosf+0x1d4>
 8013c3c:	eddf aa39 	vldr	s21, [pc, #228]	; 8013d24 <__ieee754_acosf+0x1bc>
 8013c40:	ed9f aa3f 	vldr	s20, [pc, #252]	; 8013d40 <__ieee754_acosf+0x1d8>
 8013c44:	eddf 9a3f 	vldr	s19, [pc, #252]	; 8013d44 <__ieee754_acosf+0x1dc>
 8013c48:	eeb7 9a00 	vmov.f32	s18, #112	; 0x3f800000  1.0
 8013c4c:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8013c50:	da28      	bge.n	8013ca4 <__ieee754_acosf+0x13c>
 8013c52:	ee30 0a09 	vadd.f32	s0, s0, s18
 8013c56:	ee20 0a27 	vmul.f32	s0, s0, s15
 8013c5a:	eee0 ca2d 	vfma.f32	s25, s0, s27
 8013c5e:	eee0 aa0d 	vfma.f32	s21, s0, s26
 8013c62:	eeac ca80 	vfma.f32	s24, s25, s0
 8013c66:	eeaa aa80 	vfma.f32	s20, s21, s0
 8013c6a:	eeec ba00 	vfma.f32	s23, s24, s0
 8013c6e:	eeea 9a00 	vfma.f32	s19, s20, s0
 8013c72:	eeab ba80 	vfma.f32	s22, s23, s0
 8013c76:	eea9 9a80 	vfma.f32	s18, s19, s0
 8013c7a:	eeeb 8a00 	vfma.f32	s17, s22, s0
 8013c7e:	ee68 8a80 	vmul.f32	s17, s17, s0
 8013c82:	f000 f9a5 	bl	8013fd0 <__ieee754_sqrtf>
 8013c86:	ee88 7a89 	vdiv.f32	s14, s17, s18
 8013c8a:	eddf 7a30 	vldr	s15, [pc, #192]	; 8013d4c <__ieee754_acosf+0x1e4>
 8013c8e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8013c92:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8013c96:	ee77 7a80 	vadd.f32	s15, s15, s0
 8013c9a:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 8013d50 <__ieee754_acosf+0x1e8>
 8013c9e:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8013ca2:	e773      	b.n	8013b8c <__ieee754_acosf+0x24>
 8013ca4:	ee39 8a40 	vsub.f32	s16, s18, s0
 8013ca8:	ee28 8a27 	vmul.f32	s16, s16, s15
 8013cac:	eeb0 0a48 	vmov.f32	s0, s16
 8013cb0:	f000 f98e 	bl	8013fd0 <__ieee754_sqrtf>
 8013cb4:	eee8 ca2d 	vfma.f32	s25, s16, s27
 8013cb8:	eee8 aa0d 	vfma.f32	s21, s16, s26
 8013cbc:	eeac ca88 	vfma.f32	s24, s25, s16
 8013cc0:	eeaa aa88 	vfma.f32	s20, s21, s16
 8013cc4:	eeec ba08 	vfma.f32	s23, s24, s16
 8013cc8:	ee10 3a10 	vmov	r3, s0
 8013ccc:	eeab ba88 	vfma.f32	s22, s23, s16
 8013cd0:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8013cd4:	f023 030f 	bic.w	r3, r3, #15
 8013cd8:	eeea 9a08 	vfma.f32	s19, s20, s16
 8013cdc:	ee07 3a90 	vmov	s15, r3
 8013ce0:	eeeb 8a08 	vfma.f32	s17, s22, s16
 8013ce4:	eeb0 6a48 	vmov.f32	s12, s16
 8013ce8:	eea7 6ae7 	vfms.f32	s12, s15, s15
 8013cec:	eea9 9a88 	vfma.f32	s18, s19, s16
 8013cf0:	ee70 6a27 	vadd.f32	s13, s0, s15
 8013cf4:	ee68 8a88 	vmul.f32	s17, s17, s16
 8013cf8:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8013cfc:	eec8 6a89 	vdiv.f32	s13, s17, s18
 8013d00:	eea0 7a26 	vfma.f32	s14, s0, s13
 8013d04:	ee37 0a87 	vadd.f32	s0, s15, s14
 8013d08:	ee30 0a00 	vadd.f32	s0, s0, s0
 8013d0c:	e73e      	b.n	8013b8c <__ieee754_acosf+0x24>
 8013d0e:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8013d54 <__ieee754_acosf+0x1ec>
 8013d12:	e73b      	b.n	8013b8c <__ieee754_acosf+0x24>
 8013d14:	00000000 	.word	0x00000000
 8013d18:	40490fdb 	.word	0x40490fdb
 8013d1c:	3811ef08 	.word	0x3811ef08
 8013d20:	3a4f7f04 	.word	0x3a4f7f04
 8013d24:	bf303361 	.word	0xbf303361
 8013d28:	33a22168 	.word	0x33a22168
 8013d2c:	bd241146 	.word	0xbd241146
 8013d30:	3e4e0aa8 	.word	0x3e4e0aa8
 8013d34:	bea6b090 	.word	0xbea6b090
 8013d38:	3e2aaaab 	.word	0x3e2aaaab
 8013d3c:	3d9dc62e 	.word	0x3d9dc62e
 8013d40:	4001572d 	.word	0x4001572d
 8013d44:	c019d139 	.word	0xc019d139
 8013d48:	3fc90fda 	.word	0x3fc90fda
 8013d4c:	b3a22168 	.word	0xb3a22168
 8013d50:	40490fda 	.word	0x40490fda
 8013d54:	3fc90fdb 	.word	0x3fc90fdb

08013d58 <__ieee754_rem_pio2f>:
 8013d58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013d5a:	ee10 6a10 	vmov	r6, s0
 8013d5e:	4b8e      	ldr	r3, [pc, #568]	; (8013f98 <__ieee754_rem_pio2f+0x240>)
 8013d60:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8013d64:	429d      	cmp	r5, r3
 8013d66:	b087      	sub	sp, #28
 8013d68:	eef0 7a40 	vmov.f32	s15, s0
 8013d6c:	4604      	mov	r4, r0
 8013d6e:	dc05      	bgt.n	8013d7c <__ieee754_rem_pio2f+0x24>
 8013d70:	2300      	movs	r3, #0
 8013d72:	ed80 0a00 	vstr	s0, [r0]
 8013d76:	6043      	str	r3, [r0, #4]
 8013d78:	2000      	movs	r0, #0
 8013d7a:	e01a      	b.n	8013db2 <__ieee754_rem_pio2f+0x5a>
 8013d7c:	4b87      	ldr	r3, [pc, #540]	; (8013f9c <__ieee754_rem_pio2f+0x244>)
 8013d7e:	429d      	cmp	r5, r3
 8013d80:	dc46      	bgt.n	8013e10 <__ieee754_rem_pio2f+0xb8>
 8013d82:	2e00      	cmp	r6, #0
 8013d84:	ed9f 0a86 	vldr	s0, [pc, #536]	; 8013fa0 <__ieee754_rem_pio2f+0x248>
 8013d88:	4b86      	ldr	r3, [pc, #536]	; (8013fa4 <__ieee754_rem_pio2f+0x24c>)
 8013d8a:	f025 050f 	bic.w	r5, r5, #15
 8013d8e:	dd1f      	ble.n	8013dd0 <__ieee754_rem_pio2f+0x78>
 8013d90:	429d      	cmp	r5, r3
 8013d92:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8013d96:	d00e      	beq.n	8013db6 <__ieee754_rem_pio2f+0x5e>
 8013d98:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8013fa8 <__ieee754_rem_pio2f+0x250>
 8013d9c:	ee37 0ac7 	vsub.f32	s0, s15, s14
 8013da0:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8013da4:	ed80 0a00 	vstr	s0, [r0]
 8013da8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013dac:	2001      	movs	r0, #1
 8013dae:	edc4 7a01 	vstr	s15, [r4, #4]
 8013db2:	b007      	add	sp, #28
 8013db4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013db6:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 8013fac <__ieee754_rem_pio2f+0x254>
 8013dba:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8013fb0 <__ieee754_rem_pio2f+0x258>
 8013dbe:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8013dc2:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8013dc6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8013dca:	edc0 6a00 	vstr	s13, [r0]
 8013dce:	e7eb      	b.n	8013da8 <__ieee754_rem_pio2f+0x50>
 8013dd0:	429d      	cmp	r5, r3
 8013dd2:	ee77 7a80 	vadd.f32	s15, s15, s0
 8013dd6:	d00e      	beq.n	8013df6 <__ieee754_rem_pio2f+0x9e>
 8013dd8:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8013fa8 <__ieee754_rem_pio2f+0x250>
 8013ddc:	ee37 0a87 	vadd.f32	s0, s15, s14
 8013de0:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8013de4:	ed80 0a00 	vstr	s0, [r0]
 8013de8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013dec:	f04f 30ff 	mov.w	r0, #4294967295
 8013df0:	edc4 7a01 	vstr	s15, [r4, #4]
 8013df4:	e7dd      	b.n	8013db2 <__ieee754_rem_pio2f+0x5a>
 8013df6:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 8013fac <__ieee754_rem_pio2f+0x254>
 8013dfa:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8013fb0 <__ieee754_rem_pio2f+0x258>
 8013dfe:	ee77 7a80 	vadd.f32	s15, s15, s0
 8013e02:	ee77 6a87 	vadd.f32	s13, s15, s14
 8013e06:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8013e0a:	edc0 6a00 	vstr	s13, [r0]
 8013e0e:	e7eb      	b.n	8013de8 <__ieee754_rem_pio2f+0x90>
 8013e10:	4b68      	ldr	r3, [pc, #416]	; (8013fb4 <__ieee754_rem_pio2f+0x25c>)
 8013e12:	429d      	cmp	r5, r3
 8013e14:	dc72      	bgt.n	8013efc <__ieee754_rem_pio2f+0x1a4>
 8013e16:	f000 fecb 	bl	8014bb0 <fabsf>
 8013e1a:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8013fb8 <__ieee754_rem_pio2f+0x260>
 8013e1e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8013e22:	eee0 7a07 	vfma.f32	s15, s0, s14
 8013e26:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013e2a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8013e2e:	ee17 0a90 	vmov	r0, s15
 8013e32:	eddf 7a5b 	vldr	s15, [pc, #364]	; 8013fa0 <__ieee754_rem_pio2f+0x248>
 8013e36:	eea7 0a67 	vfms.f32	s0, s14, s15
 8013e3a:	281f      	cmp	r0, #31
 8013e3c:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8013fa8 <__ieee754_rem_pio2f+0x250>
 8013e40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013e44:	eeb1 6a47 	vneg.f32	s12, s14
 8013e48:	ee70 6a67 	vsub.f32	s13, s0, s15
 8013e4c:	ee16 2a90 	vmov	r2, s13
 8013e50:	dc1c      	bgt.n	8013e8c <__ieee754_rem_pio2f+0x134>
 8013e52:	495a      	ldr	r1, [pc, #360]	; (8013fbc <__ieee754_rem_pio2f+0x264>)
 8013e54:	1e47      	subs	r7, r0, #1
 8013e56:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 8013e5a:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 8013e5e:	428b      	cmp	r3, r1
 8013e60:	d014      	beq.n	8013e8c <__ieee754_rem_pio2f+0x134>
 8013e62:	6022      	str	r2, [r4, #0]
 8013e64:	ed94 7a00 	vldr	s14, [r4]
 8013e68:	ee30 0a47 	vsub.f32	s0, s0, s14
 8013e6c:	2e00      	cmp	r6, #0
 8013e6e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8013e72:	ed84 0a01 	vstr	s0, [r4, #4]
 8013e76:	da9c      	bge.n	8013db2 <__ieee754_rem_pio2f+0x5a>
 8013e78:	eeb1 7a47 	vneg.f32	s14, s14
 8013e7c:	eeb1 0a40 	vneg.f32	s0, s0
 8013e80:	ed84 7a00 	vstr	s14, [r4]
 8013e84:	ed84 0a01 	vstr	s0, [r4, #4]
 8013e88:	4240      	negs	r0, r0
 8013e8a:	e792      	b.n	8013db2 <__ieee754_rem_pio2f+0x5a>
 8013e8c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8013e90:	15eb      	asrs	r3, r5, #23
 8013e92:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 8013e96:	2d08      	cmp	r5, #8
 8013e98:	dde3      	ble.n	8013e62 <__ieee754_rem_pio2f+0x10a>
 8013e9a:	eddf 7a44 	vldr	s15, [pc, #272]	; 8013fac <__ieee754_rem_pio2f+0x254>
 8013e9e:	eddf 5a44 	vldr	s11, [pc, #272]	; 8013fb0 <__ieee754_rem_pio2f+0x258>
 8013ea2:	eef0 6a40 	vmov.f32	s13, s0
 8013ea6:	eee6 6a27 	vfma.f32	s13, s12, s15
 8013eaa:	ee30 0a66 	vsub.f32	s0, s0, s13
 8013eae:	eea6 0a27 	vfma.f32	s0, s12, s15
 8013eb2:	eef0 7a40 	vmov.f32	s15, s0
 8013eb6:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8013eba:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8013ebe:	ee15 2a90 	vmov	r2, s11
 8013ec2:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8013ec6:	1a5b      	subs	r3, r3, r1
 8013ec8:	2b19      	cmp	r3, #25
 8013eca:	dc04      	bgt.n	8013ed6 <__ieee754_rem_pio2f+0x17e>
 8013ecc:	edc4 5a00 	vstr	s11, [r4]
 8013ed0:	eeb0 0a66 	vmov.f32	s0, s13
 8013ed4:	e7c6      	b.n	8013e64 <__ieee754_rem_pio2f+0x10c>
 8013ed6:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8013fc0 <__ieee754_rem_pio2f+0x268>
 8013eda:	eeb0 0a66 	vmov.f32	s0, s13
 8013ede:	eea6 0a25 	vfma.f32	s0, s12, s11
 8013ee2:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8013ee6:	eddf 6a37 	vldr	s13, [pc, #220]	; 8013fc4 <__ieee754_rem_pio2f+0x26c>
 8013eea:	eee6 7a25 	vfma.f32	s15, s12, s11
 8013eee:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8013ef2:	ee30 7a67 	vsub.f32	s14, s0, s15
 8013ef6:	ed84 7a00 	vstr	s14, [r4]
 8013efa:	e7b3      	b.n	8013e64 <__ieee754_rem_pio2f+0x10c>
 8013efc:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8013f00:	db06      	blt.n	8013f10 <__ieee754_rem_pio2f+0x1b8>
 8013f02:	ee70 7a40 	vsub.f32	s15, s0, s0
 8013f06:	edc0 7a01 	vstr	s15, [r0, #4]
 8013f0a:	edc0 7a00 	vstr	s15, [r0]
 8013f0e:	e733      	b.n	8013d78 <__ieee754_rem_pio2f+0x20>
 8013f10:	15ea      	asrs	r2, r5, #23
 8013f12:	3a86      	subs	r2, #134	; 0x86
 8013f14:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8013f18:	ee07 3a90 	vmov	s15, r3
 8013f1c:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8013f20:	eddf 6a29 	vldr	s13, [pc, #164]	; 8013fc8 <__ieee754_rem_pio2f+0x270>
 8013f24:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8013f28:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013f2c:	ed8d 7a03 	vstr	s14, [sp, #12]
 8013f30:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8013f34:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8013f38:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8013f3c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013f40:	ed8d 7a04 	vstr	s14, [sp, #16]
 8013f44:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8013f48:	eef5 7a40 	vcmp.f32	s15, #0.0
 8013f4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013f50:	edcd 7a05 	vstr	s15, [sp, #20]
 8013f54:	d11e      	bne.n	8013f94 <__ieee754_rem_pio2f+0x23c>
 8013f56:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8013f5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013f5e:	bf14      	ite	ne
 8013f60:	2302      	movne	r3, #2
 8013f62:	2301      	moveq	r3, #1
 8013f64:	4919      	ldr	r1, [pc, #100]	; (8013fcc <__ieee754_rem_pio2f+0x274>)
 8013f66:	9101      	str	r1, [sp, #4]
 8013f68:	2102      	movs	r1, #2
 8013f6a:	9100      	str	r1, [sp, #0]
 8013f6c:	a803      	add	r0, sp, #12
 8013f6e:	4621      	mov	r1, r4
 8013f70:	f000 f892 	bl	8014098 <__kernel_rem_pio2f>
 8013f74:	2e00      	cmp	r6, #0
 8013f76:	f6bf af1c 	bge.w	8013db2 <__ieee754_rem_pio2f+0x5a>
 8013f7a:	edd4 7a00 	vldr	s15, [r4]
 8013f7e:	eef1 7a67 	vneg.f32	s15, s15
 8013f82:	edc4 7a00 	vstr	s15, [r4]
 8013f86:	edd4 7a01 	vldr	s15, [r4, #4]
 8013f8a:	eef1 7a67 	vneg.f32	s15, s15
 8013f8e:	edc4 7a01 	vstr	s15, [r4, #4]
 8013f92:	e779      	b.n	8013e88 <__ieee754_rem_pio2f+0x130>
 8013f94:	2303      	movs	r3, #3
 8013f96:	e7e5      	b.n	8013f64 <__ieee754_rem_pio2f+0x20c>
 8013f98:	3f490fd8 	.word	0x3f490fd8
 8013f9c:	4016cbe3 	.word	0x4016cbe3
 8013fa0:	3fc90f80 	.word	0x3fc90f80
 8013fa4:	3fc90fd0 	.word	0x3fc90fd0
 8013fa8:	37354443 	.word	0x37354443
 8013fac:	37354400 	.word	0x37354400
 8013fb0:	2e85a308 	.word	0x2e85a308
 8013fb4:	43490f80 	.word	0x43490f80
 8013fb8:	3f22f984 	.word	0x3f22f984
 8013fbc:	08014fc8 	.word	0x08014fc8
 8013fc0:	2e85a300 	.word	0x2e85a300
 8013fc4:	248d3132 	.word	0x248d3132
 8013fc8:	43800000 	.word	0x43800000
 8013fcc:	08015048 	.word	0x08015048

08013fd0 <__ieee754_sqrtf>:
 8013fd0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8013fd4:	4770      	bx	lr
	...

08013fd8 <__kernel_cosf>:
 8013fd8:	ee10 3a10 	vmov	r3, s0
 8013fdc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013fe0:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8013fe4:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8013fe8:	da05      	bge.n	8013ff6 <__kernel_cosf+0x1e>
 8013fea:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8013fee:	ee17 2a90 	vmov	r2, s15
 8013ff2:	2a00      	cmp	r2, #0
 8013ff4:	d03d      	beq.n	8014072 <__kernel_cosf+0x9a>
 8013ff6:	ee60 5a00 	vmul.f32	s11, s0, s0
 8013ffa:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8014078 <__kernel_cosf+0xa0>
 8013ffe:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 801407c <__kernel_cosf+0xa4>
 8014002:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8014080 <__kernel_cosf+0xa8>
 8014006:	4a1f      	ldr	r2, [pc, #124]	; (8014084 <__kernel_cosf+0xac>)
 8014008:	eea5 7aa7 	vfma.f32	s14, s11, s15
 801400c:	4293      	cmp	r3, r2
 801400e:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8014088 <__kernel_cosf+0xb0>
 8014012:	eee7 7a25 	vfma.f32	s15, s14, s11
 8014016:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 801408c <__kernel_cosf+0xb4>
 801401a:	eea7 7aa5 	vfma.f32	s14, s15, s11
 801401e:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8014090 <__kernel_cosf+0xb8>
 8014022:	eee7 7a25 	vfma.f32	s15, s14, s11
 8014026:	eeb0 7a66 	vmov.f32	s14, s13
 801402a:	eea7 7aa5 	vfma.f32	s14, s15, s11
 801402e:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8014032:	ee65 7aa6 	vmul.f32	s15, s11, s13
 8014036:	ee67 6a25 	vmul.f32	s13, s14, s11
 801403a:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 801403e:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8014042:	dc04      	bgt.n	801404e <__kernel_cosf+0x76>
 8014044:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8014048:	ee36 0a47 	vsub.f32	s0, s12, s14
 801404c:	4770      	bx	lr
 801404e:	4a11      	ldr	r2, [pc, #68]	; (8014094 <__kernel_cosf+0xbc>)
 8014050:	4293      	cmp	r3, r2
 8014052:	bfda      	itte	le
 8014054:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 8014058:	ee06 3a90 	vmovle	s13, r3
 801405c:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 8014060:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8014064:	ee36 0a66 	vsub.f32	s0, s12, s13
 8014068:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801406c:	ee30 0a67 	vsub.f32	s0, s0, s15
 8014070:	4770      	bx	lr
 8014072:	eeb0 0a46 	vmov.f32	s0, s12
 8014076:	4770      	bx	lr
 8014078:	ad47d74e 	.word	0xad47d74e
 801407c:	310f74f6 	.word	0x310f74f6
 8014080:	3d2aaaab 	.word	0x3d2aaaab
 8014084:	3e999999 	.word	0x3e999999
 8014088:	b493f27c 	.word	0xb493f27c
 801408c:	37d00d01 	.word	0x37d00d01
 8014090:	bab60b61 	.word	0xbab60b61
 8014094:	3f480000 	.word	0x3f480000

08014098 <__kernel_rem_pio2f>:
 8014098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801409c:	ed2d 8b04 	vpush	{d8-d9}
 80140a0:	b0d9      	sub	sp, #356	; 0x164
 80140a2:	4688      	mov	r8, r1
 80140a4:	9002      	str	r0, [sp, #8]
 80140a6:	49bb      	ldr	r1, [pc, #748]	; (8014394 <__kernel_rem_pio2f+0x2fc>)
 80140a8:	9866      	ldr	r0, [sp, #408]	; 0x198
 80140aa:	9301      	str	r3, [sp, #4]
 80140ac:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 80140b0:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 80140b4:	1e59      	subs	r1, r3, #1
 80140b6:	1d13      	adds	r3, r2, #4
 80140b8:	db27      	blt.n	801410a <__kernel_rem_pio2f+0x72>
 80140ba:	f1b2 0b03 	subs.w	fp, r2, #3
 80140be:	bf48      	it	mi
 80140c0:	f102 0b04 	addmi.w	fp, r2, #4
 80140c4:	ea4f 00eb 	mov.w	r0, fp, asr #3
 80140c8:	1c45      	adds	r5, r0, #1
 80140ca:	00ec      	lsls	r4, r5, #3
 80140cc:	1a47      	subs	r7, r0, r1
 80140ce:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 80143a4 <__kernel_rem_pio2f+0x30c>
 80140d2:	9403      	str	r4, [sp, #12]
 80140d4:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 80140d8:	eb0a 0c01 	add.w	ip, sl, r1
 80140dc:	ae1c      	add	r6, sp, #112	; 0x70
 80140de:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 80140e2:	2400      	movs	r4, #0
 80140e4:	4564      	cmp	r4, ip
 80140e6:	dd12      	ble.n	801410e <__kernel_rem_pio2f+0x76>
 80140e8:	9b01      	ldr	r3, [sp, #4]
 80140ea:	ac1c      	add	r4, sp, #112	; 0x70
 80140ec:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 80140f0:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 80140f4:	f04f 0c00 	mov.w	ip, #0
 80140f8:	45d4      	cmp	ip, sl
 80140fa:	dc27      	bgt.n	801414c <__kernel_rem_pio2f+0xb4>
 80140fc:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8014100:	eddf 7aa8 	vldr	s15, [pc, #672]	; 80143a4 <__kernel_rem_pio2f+0x30c>
 8014104:	4627      	mov	r7, r4
 8014106:	2600      	movs	r6, #0
 8014108:	e016      	b.n	8014138 <__kernel_rem_pio2f+0xa0>
 801410a:	2000      	movs	r0, #0
 801410c:	e7dc      	b.n	80140c8 <__kernel_rem_pio2f+0x30>
 801410e:	42e7      	cmn	r7, r4
 8014110:	bf5d      	ittte	pl
 8014112:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 8014116:	ee07 3a90 	vmovpl	s15, r3
 801411a:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 801411e:	eef0 7a47 	vmovmi.f32	s15, s14
 8014122:	ece6 7a01 	vstmia	r6!, {s15}
 8014126:	3401      	adds	r4, #1
 8014128:	e7dc      	b.n	80140e4 <__kernel_rem_pio2f+0x4c>
 801412a:	ecf9 6a01 	vldmia	r9!, {s13}
 801412e:	ed97 7a00 	vldr	s14, [r7]
 8014132:	eee6 7a87 	vfma.f32	s15, s13, s14
 8014136:	3601      	adds	r6, #1
 8014138:	428e      	cmp	r6, r1
 801413a:	f1a7 0704 	sub.w	r7, r7, #4
 801413e:	ddf4      	ble.n	801412a <__kernel_rem_pio2f+0x92>
 8014140:	eceb 7a01 	vstmia	fp!, {s15}
 8014144:	f10c 0c01 	add.w	ip, ip, #1
 8014148:	3404      	adds	r4, #4
 801414a:	e7d5      	b.n	80140f8 <__kernel_rem_pio2f+0x60>
 801414c:	ab08      	add	r3, sp, #32
 801414e:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8014152:	eddf 8a93 	vldr	s17, [pc, #588]	; 80143a0 <__kernel_rem_pio2f+0x308>
 8014156:	ed9f 9a91 	vldr	s18, [pc, #580]	; 801439c <__kernel_rem_pio2f+0x304>
 801415a:	9304      	str	r3, [sp, #16]
 801415c:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 8014160:	4656      	mov	r6, sl
 8014162:	00b3      	lsls	r3, r6, #2
 8014164:	9305      	str	r3, [sp, #20]
 8014166:	ab58      	add	r3, sp, #352	; 0x160
 8014168:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 801416c:	ac08      	add	r4, sp, #32
 801416e:	ab44      	add	r3, sp, #272	; 0x110
 8014170:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 8014174:	46a4      	mov	ip, r4
 8014176:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 801417a:	4637      	mov	r7, r6
 801417c:	2f00      	cmp	r7, #0
 801417e:	f1a0 0004 	sub.w	r0, r0, #4
 8014182:	dc4f      	bgt.n	8014224 <__kernel_rem_pio2f+0x18c>
 8014184:	4628      	mov	r0, r5
 8014186:	e9cd 1206 	strd	r1, r2, [sp, #24]
 801418a:	f000 fd61 	bl	8014c50 <scalbnf>
 801418e:	eeb0 8a40 	vmov.f32	s16, s0
 8014192:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8014196:	ee28 0a00 	vmul.f32	s0, s16, s0
 801419a:	f000 fd11 	bl	8014bc0 <floorf>
 801419e:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 80141a2:	eea0 8a67 	vfms.f32	s16, s0, s15
 80141a6:	2d00      	cmp	r5, #0
 80141a8:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 80141ac:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 80141b0:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 80141b4:	ee17 9a90 	vmov	r9, s15
 80141b8:	ee38 8a40 	vsub.f32	s16, s16, s0
 80141bc:	dd44      	ble.n	8014248 <__kernel_rem_pio2f+0x1b0>
 80141be:	f106 3cff 	add.w	ip, r6, #4294967295
 80141c2:	ab08      	add	r3, sp, #32
 80141c4:	f1c5 0e08 	rsb	lr, r5, #8
 80141c8:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 80141cc:	fa47 f00e 	asr.w	r0, r7, lr
 80141d0:	4481      	add	r9, r0
 80141d2:	fa00 f00e 	lsl.w	r0, r0, lr
 80141d6:	1a3f      	subs	r7, r7, r0
 80141d8:	f1c5 0007 	rsb	r0, r5, #7
 80141dc:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 80141e0:	4107      	asrs	r7, r0
 80141e2:	2f00      	cmp	r7, #0
 80141e4:	dd3f      	ble.n	8014266 <__kernel_rem_pio2f+0x1ce>
 80141e6:	f04f 0e00 	mov.w	lr, #0
 80141ea:	f109 0901 	add.w	r9, r9, #1
 80141ee:	4673      	mov	r3, lr
 80141f0:	4576      	cmp	r6, lr
 80141f2:	dc6b      	bgt.n	80142cc <__kernel_rem_pio2f+0x234>
 80141f4:	2d00      	cmp	r5, #0
 80141f6:	dd04      	ble.n	8014202 <__kernel_rem_pio2f+0x16a>
 80141f8:	2d01      	cmp	r5, #1
 80141fa:	d078      	beq.n	80142ee <__kernel_rem_pio2f+0x256>
 80141fc:	2d02      	cmp	r5, #2
 80141fe:	f000 8081 	beq.w	8014304 <__kernel_rem_pio2f+0x26c>
 8014202:	2f02      	cmp	r7, #2
 8014204:	d12f      	bne.n	8014266 <__kernel_rem_pio2f+0x1ce>
 8014206:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 801420a:	ee30 8a48 	vsub.f32	s16, s0, s16
 801420e:	b353      	cbz	r3, 8014266 <__kernel_rem_pio2f+0x1ce>
 8014210:	4628      	mov	r0, r5
 8014212:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8014216:	f000 fd1b 	bl	8014c50 <scalbnf>
 801421a:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 801421e:	ee38 8a40 	vsub.f32	s16, s16, s0
 8014222:	e020      	b.n	8014266 <__kernel_rem_pio2f+0x1ce>
 8014224:	ee60 7a28 	vmul.f32	s15, s0, s17
 8014228:	3f01      	subs	r7, #1
 801422a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801422e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014232:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8014236:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801423a:	ecac 0a01 	vstmia	ip!, {s0}
 801423e:	ed90 0a00 	vldr	s0, [r0]
 8014242:	ee37 0a80 	vadd.f32	s0, s15, s0
 8014246:	e799      	b.n	801417c <__kernel_rem_pio2f+0xe4>
 8014248:	d105      	bne.n	8014256 <__kernel_rem_pio2f+0x1be>
 801424a:	1e70      	subs	r0, r6, #1
 801424c:	ab08      	add	r3, sp, #32
 801424e:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 8014252:	11ff      	asrs	r7, r7, #7
 8014254:	e7c5      	b.n	80141e2 <__kernel_rem_pio2f+0x14a>
 8014256:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801425a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801425e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014262:	da31      	bge.n	80142c8 <__kernel_rem_pio2f+0x230>
 8014264:	2700      	movs	r7, #0
 8014266:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801426a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801426e:	f040 809b 	bne.w	80143a8 <__kernel_rem_pio2f+0x310>
 8014272:	1e74      	subs	r4, r6, #1
 8014274:	46a4      	mov	ip, r4
 8014276:	2000      	movs	r0, #0
 8014278:	45d4      	cmp	ip, sl
 801427a:	da4a      	bge.n	8014312 <__kernel_rem_pio2f+0x27a>
 801427c:	2800      	cmp	r0, #0
 801427e:	d07a      	beq.n	8014376 <__kernel_rem_pio2f+0x2de>
 8014280:	ab08      	add	r3, sp, #32
 8014282:	3d08      	subs	r5, #8
 8014284:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8014288:	2b00      	cmp	r3, #0
 801428a:	f000 8081 	beq.w	8014390 <__kernel_rem_pio2f+0x2f8>
 801428e:	4628      	mov	r0, r5
 8014290:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8014294:	00a5      	lsls	r5, r4, #2
 8014296:	f000 fcdb 	bl	8014c50 <scalbnf>
 801429a:	aa44      	add	r2, sp, #272	; 0x110
 801429c:	1d2b      	adds	r3, r5, #4
 801429e:	ed9f 7a40 	vldr	s14, [pc, #256]	; 80143a0 <__kernel_rem_pio2f+0x308>
 80142a2:	18d1      	adds	r1, r2, r3
 80142a4:	4622      	mov	r2, r4
 80142a6:	2a00      	cmp	r2, #0
 80142a8:	f280 80ae 	bge.w	8014408 <__kernel_rem_pio2f+0x370>
 80142ac:	4622      	mov	r2, r4
 80142ae:	2a00      	cmp	r2, #0
 80142b0:	f2c0 80cc 	blt.w	801444c <__kernel_rem_pio2f+0x3b4>
 80142b4:	a944      	add	r1, sp, #272	; 0x110
 80142b6:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 80142ba:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 8014398 <__kernel_rem_pio2f+0x300>
 80142be:	eddf 7a39 	vldr	s15, [pc, #228]	; 80143a4 <__kernel_rem_pio2f+0x30c>
 80142c2:	2000      	movs	r0, #0
 80142c4:	1aa1      	subs	r1, r4, r2
 80142c6:	e0b6      	b.n	8014436 <__kernel_rem_pio2f+0x39e>
 80142c8:	2702      	movs	r7, #2
 80142ca:	e78c      	b.n	80141e6 <__kernel_rem_pio2f+0x14e>
 80142cc:	6820      	ldr	r0, [r4, #0]
 80142ce:	b94b      	cbnz	r3, 80142e4 <__kernel_rem_pio2f+0x24c>
 80142d0:	b118      	cbz	r0, 80142da <__kernel_rem_pio2f+0x242>
 80142d2:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 80142d6:	6020      	str	r0, [r4, #0]
 80142d8:	2001      	movs	r0, #1
 80142da:	f10e 0e01 	add.w	lr, lr, #1
 80142de:	3404      	adds	r4, #4
 80142e0:	4603      	mov	r3, r0
 80142e2:	e785      	b.n	80141f0 <__kernel_rem_pio2f+0x158>
 80142e4:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 80142e8:	6020      	str	r0, [r4, #0]
 80142ea:	4618      	mov	r0, r3
 80142ec:	e7f5      	b.n	80142da <__kernel_rem_pio2f+0x242>
 80142ee:	1e74      	subs	r4, r6, #1
 80142f0:	a808      	add	r0, sp, #32
 80142f2:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 80142f6:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 80142fa:	f10d 0c20 	add.w	ip, sp, #32
 80142fe:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 8014302:	e77e      	b.n	8014202 <__kernel_rem_pio2f+0x16a>
 8014304:	1e74      	subs	r4, r6, #1
 8014306:	a808      	add	r0, sp, #32
 8014308:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 801430c:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8014310:	e7f3      	b.n	80142fa <__kernel_rem_pio2f+0x262>
 8014312:	ab08      	add	r3, sp, #32
 8014314:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8014318:	f10c 3cff 	add.w	ip, ip, #4294967295
 801431c:	4318      	orrs	r0, r3
 801431e:	e7ab      	b.n	8014278 <__kernel_rem_pio2f+0x1e0>
 8014320:	f10c 0c01 	add.w	ip, ip, #1
 8014324:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 8014328:	2c00      	cmp	r4, #0
 801432a:	d0f9      	beq.n	8014320 <__kernel_rem_pio2f+0x288>
 801432c:	9b05      	ldr	r3, [sp, #20]
 801432e:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8014332:	eb0d 0003 	add.w	r0, sp, r3
 8014336:	9b01      	ldr	r3, [sp, #4]
 8014338:	18f4      	adds	r4, r6, r3
 801433a:	ab1c      	add	r3, sp, #112	; 0x70
 801433c:	1c77      	adds	r7, r6, #1
 801433e:	384c      	subs	r0, #76	; 0x4c
 8014340:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8014344:	4466      	add	r6, ip
 8014346:	42be      	cmp	r6, r7
 8014348:	f6ff af0b 	blt.w	8014162 <__kernel_rem_pio2f+0xca>
 801434c:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 8014350:	f8dd e008 	ldr.w	lr, [sp, #8]
 8014354:	ee07 3a90 	vmov	s15, r3
 8014358:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801435c:	f04f 0c00 	mov.w	ip, #0
 8014360:	ece4 7a01 	vstmia	r4!, {s15}
 8014364:	eddf 7a0f 	vldr	s15, [pc, #60]	; 80143a4 <__kernel_rem_pio2f+0x30c>
 8014368:	46a1      	mov	r9, r4
 801436a:	458c      	cmp	ip, r1
 801436c:	dd07      	ble.n	801437e <__kernel_rem_pio2f+0x2e6>
 801436e:	ece0 7a01 	vstmia	r0!, {s15}
 8014372:	3701      	adds	r7, #1
 8014374:	e7e7      	b.n	8014346 <__kernel_rem_pio2f+0x2ae>
 8014376:	9804      	ldr	r0, [sp, #16]
 8014378:	f04f 0c01 	mov.w	ip, #1
 801437c:	e7d2      	b.n	8014324 <__kernel_rem_pio2f+0x28c>
 801437e:	ecfe 6a01 	vldmia	lr!, {s13}
 8014382:	ed39 7a01 	vldmdb	r9!, {s14}
 8014386:	f10c 0c01 	add.w	ip, ip, #1
 801438a:	eee6 7a87 	vfma.f32	s15, s13, s14
 801438e:	e7ec      	b.n	801436a <__kernel_rem_pio2f+0x2d2>
 8014390:	3c01      	subs	r4, #1
 8014392:	e775      	b.n	8014280 <__kernel_rem_pio2f+0x1e8>
 8014394:	0801538c 	.word	0x0801538c
 8014398:	08015360 	.word	0x08015360
 801439c:	43800000 	.word	0x43800000
 80143a0:	3b800000 	.word	0x3b800000
 80143a4:	00000000 	.word	0x00000000
 80143a8:	9b03      	ldr	r3, [sp, #12]
 80143aa:	eeb0 0a48 	vmov.f32	s0, s16
 80143ae:	1a98      	subs	r0, r3, r2
 80143b0:	f000 fc4e 	bl	8014c50 <scalbnf>
 80143b4:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 801439c <__kernel_rem_pio2f+0x304>
 80143b8:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80143bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80143c0:	db19      	blt.n	80143f6 <__kernel_rem_pio2f+0x35e>
 80143c2:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 80143a0 <__kernel_rem_pio2f+0x308>
 80143c6:	ee60 7a27 	vmul.f32	s15, s0, s15
 80143ca:	aa08      	add	r2, sp, #32
 80143cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80143d0:	1c74      	adds	r4, r6, #1
 80143d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80143d6:	3508      	adds	r5, #8
 80143d8:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80143dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80143e0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80143e4:	ee10 3a10 	vmov	r3, s0
 80143e8:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 80143ec:	ee17 3a90 	vmov	r3, s15
 80143f0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80143f4:	e74b      	b.n	801428e <__kernel_rem_pio2f+0x1f6>
 80143f6:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80143fa:	aa08      	add	r2, sp, #32
 80143fc:	ee10 3a10 	vmov	r3, s0
 8014400:	4634      	mov	r4, r6
 8014402:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8014406:	e742      	b.n	801428e <__kernel_rem_pio2f+0x1f6>
 8014408:	a808      	add	r0, sp, #32
 801440a:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 801440e:	9001      	str	r0, [sp, #4]
 8014410:	ee07 0a90 	vmov	s15, r0
 8014414:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014418:	3a01      	subs	r2, #1
 801441a:	ee67 7a80 	vmul.f32	s15, s15, s0
 801441e:	ee20 0a07 	vmul.f32	s0, s0, s14
 8014422:	ed61 7a01 	vstmdb	r1!, {s15}
 8014426:	e73e      	b.n	80142a6 <__kernel_rem_pio2f+0x20e>
 8014428:	ecfc 6a01 	vldmia	ip!, {s13}
 801442c:	ecb6 7a01 	vldmia	r6!, {s14}
 8014430:	eee6 7a87 	vfma.f32	s15, s13, s14
 8014434:	3001      	adds	r0, #1
 8014436:	4550      	cmp	r0, sl
 8014438:	dc01      	bgt.n	801443e <__kernel_rem_pio2f+0x3a6>
 801443a:	4288      	cmp	r0, r1
 801443c:	ddf4      	ble.n	8014428 <__kernel_rem_pio2f+0x390>
 801443e:	a858      	add	r0, sp, #352	; 0x160
 8014440:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8014444:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 8014448:	3a01      	subs	r2, #1
 801444a:	e730      	b.n	80142ae <__kernel_rem_pio2f+0x216>
 801444c:	9a66      	ldr	r2, [sp, #408]	; 0x198
 801444e:	2a02      	cmp	r2, #2
 8014450:	dc09      	bgt.n	8014466 <__kernel_rem_pio2f+0x3ce>
 8014452:	2a00      	cmp	r2, #0
 8014454:	dc2a      	bgt.n	80144ac <__kernel_rem_pio2f+0x414>
 8014456:	d043      	beq.n	80144e0 <__kernel_rem_pio2f+0x448>
 8014458:	f009 0007 	and.w	r0, r9, #7
 801445c:	b059      	add	sp, #356	; 0x164
 801445e:	ecbd 8b04 	vpop	{d8-d9}
 8014462:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014466:	9b66      	ldr	r3, [sp, #408]	; 0x198
 8014468:	2b03      	cmp	r3, #3
 801446a:	d1f5      	bne.n	8014458 <__kernel_rem_pio2f+0x3c0>
 801446c:	ab30      	add	r3, sp, #192	; 0xc0
 801446e:	442b      	add	r3, r5
 8014470:	461a      	mov	r2, r3
 8014472:	4619      	mov	r1, r3
 8014474:	4620      	mov	r0, r4
 8014476:	2800      	cmp	r0, #0
 8014478:	f1a1 0104 	sub.w	r1, r1, #4
 801447c:	dc51      	bgt.n	8014522 <__kernel_rem_pio2f+0x48a>
 801447e:	4621      	mov	r1, r4
 8014480:	2901      	cmp	r1, #1
 8014482:	f1a2 0204 	sub.w	r2, r2, #4
 8014486:	dc5c      	bgt.n	8014542 <__kernel_rem_pio2f+0x4aa>
 8014488:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 80143a4 <__kernel_rem_pio2f+0x30c>
 801448c:	3304      	adds	r3, #4
 801448e:	2c01      	cmp	r4, #1
 8014490:	dc67      	bgt.n	8014562 <__kernel_rem_pio2f+0x4ca>
 8014492:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 8014496:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 801449a:	2f00      	cmp	r7, #0
 801449c:	d167      	bne.n	801456e <__kernel_rem_pio2f+0x4d6>
 801449e:	edc8 6a00 	vstr	s13, [r8]
 80144a2:	ed88 7a01 	vstr	s14, [r8, #4]
 80144a6:	edc8 7a02 	vstr	s15, [r8, #8]
 80144aa:	e7d5      	b.n	8014458 <__kernel_rem_pio2f+0x3c0>
 80144ac:	aa30      	add	r2, sp, #192	; 0xc0
 80144ae:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 80143a4 <__kernel_rem_pio2f+0x30c>
 80144b2:	4413      	add	r3, r2
 80144b4:	4622      	mov	r2, r4
 80144b6:	2a00      	cmp	r2, #0
 80144b8:	da24      	bge.n	8014504 <__kernel_rem_pio2f+0x46c>
 80144ba:	b34f      	cbz	r7, 8014510 <__kernel_rem_pio2f+0x478>
 80144bc:	eef1 7a47 	vneg.f32	s15, s14
 80144c0:	edc8 7a00 	vstr	s15, [r8]
 80144c4:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 80144c8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80144cc:	aa31      	add	r2, sp, #196	; 0xc4
 80144ce:	2301      	movs	r3, #1
 80144d0:	429c      	cmp	r4, r3
 80144d2:	da20      	bge.n	8014516 <__kernel_rem_pio2f+0x47e>
 80144d4:	b10f      	cbz	r7, 80144da <__kernel_rem_pio2f+0x442>
 80144d6:	eef1 7a67 	vneg.f32	s15, s15
 80144da:	edc8 7a01 	vstr	s15, [r8, #4]
 80144de:	e7bb      	b.n	8014458 <__kernel_rem_pio2f+0x3c0>
 80144e0:	aa30      	add	r2, sp, #192	; 0xc0
 80144e2:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 80143a4 <__kernel_rem_pio2f+0x30c>
 80144e6:	4413      	add	r3, r2
 80144e8:	2c00      	cmp	r4, #0
 80144ea:	da05      	bge.n	80144f8 <__kernel_rem_pio2f+0x460>
 80144ec:	b10f      	cbz	r7, 80144f2 <__kernel_rem_pio2f+0x45a>
 80144ee:	eef1 7a67 	vneg.f32	s15, s15
 80144f2:	edc8 7a00 	vstr	s15, [r8]
 80144f6:	e7af      	b.n	8014458 <__kernel_rem_pio2f+0x3c0>
 80144f8:	ed33 7a01 	vldmdb	r3!, {s14}
 80144fc:	3c01      	subs	r4, #1
 80144fe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014502:	e7f1      	b.n	80144e8 <__kernel_rem_pio2f+0x450>
 8014504:	ed73 7a01 	vldmdb	r3!, {s15}
 8014508:	3a01      	subs	r2, #1
 801450a:	ee37 7a27 	vadd.f32	s14, s14, s15
 801450e:	e7d2      	b.n	80144b6 <__kernel_rem_pio2f+0x41e>
 8014510:	eef0 7a47 	vmov.f32	s15, s14
 8014514:	e7d4      	b.n	80144c0 <__kernel_rem_pio2f+0x428>
 8014516:	ecb2 7a01 	vldmia	r2!, {s14}
 801451a:	3301      	adds	r3, #1
 801451c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014520:	e7d6      	b.n	80144d0 <__kernel_rem_pio2f+0x438>
 8014522:	edd1 7a00 	vldr	s15, [r1]
 8014526:	edd1 6a01 	vldr	s13, [r1, #4]
 801452a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 801452e:	3801      	subs	r0, #1
 8014530:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014534:	ed81 7a00 	vstr	s14, [r1]
 8014538:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801453c:	edc1 7a01 	vstr	s15, [r1, #4]
 8014540:	e799      	b.n	8014476 <__kernel_rem_pio2f+0x3de>
 8014542:	edd2 7a00 	vldr	s15, [r2]
 8014546:	edd2 6a01 	vldr	s13, [r2, #4]
 801454a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 801454e:	3901      	subs	r1, #1
 8014550:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014554:	ed82 7a00 	vstr	s14, [r2]
 8014558:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801455c:	edc2 7a01 	vstr	s15, [r2, #4]
 8014560:	e78e      	b.n	8014480 <__kernel_rem_pio2f+0x3e8>
 8014562:	ed33 7a01 	vldmdb	r3!, {s14}
 8014566:	3c01      	subs	r4, #1
 8014568:	ee77 7a87 	vadd.f32	s15, s15, s14
 801456c:	e78f      	b.n	801448e <__kernel_rem_pio2f+0x3f6>
 801456e:	eef1 6a66 	vneg.f32	s13, s13
 8014572:	eeb1 7a47 	vneg.f32	s14, s14
 8014576:	edc8 6a00 	vstr	s13, [r8]
 801457a:	ed88 7a01 	vstr	s14, [r8, #4]
 801457e:	eef1 7a67 	vneg.f32	s15, s15
 8014582:	e790      	b.n	80144a6 <__kernel_rem_pio2f+0x40e>

08014584 <__kernel_sinf>:
 8014584:	ee10 3a10 	vmov	r3, s0
 8014588:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801458c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8014590:	da04      	bge.n	801459c <__kernel_sinf+0x18>
 8014592:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8014596:	ee17 3a90 	vmov	r3, s15
 801459a:	b35b      	cbz	r3, 80145f4 <__kernel_sinf+0x70>
 801459c:	ee20 7a00 	vmul.f32	s14, s0, s0
 80145a0:	eddf 7a15 	vldr	s15, [pc, #84]	; 80145f8 <__kernel_sinf+0x74>
 80145a4:	ed9f 6a15 	vldr	s12, [pc, #84]	; 80145fc <__kernel_sinf+0x78>
 80145a8:	eea7 6a27 	vfma.f32	s12, s14, s15
 80145ac:	eddf 7a14 	vldr	s15, [pc, #80]	; 8014600 <__kernel_sinf+0x7c>
 80145b0:	eee6 7a07 	vfma.f32	s15, s12, s14
 80145b4:	ed9f 6a13 	vldr	s12, [pc, #76]	; 8014604 <__kernel_sinf+0x80>
 80145b8:	eea7 6a87 	vfma.f32	s12, s15, s14
 80145bc:	eddf 7a12 	vldr	s15, [pc, #72]	; 8014608 <__kernel_sinf+0x84>
 80145c0:	ee60 6a07 	vmul.f32	s13, s0, s14
 80145c4:	eee6 7a07 	vfma.f32	s15, s12, s14
 80145c8:	b930      	cbnz	r0, 80145d8 <__kernel_sinf+0x54>
 80145ca:	ed9f 6a10 	vldr	s12, [pc, #64]	; 801460c <__kernel_sinf+0x88>
 80145ce:	eea7 6a27 	vfma.f32	s12, s14, s15
 80145d2:	eea6 0a26 	vfma.f32	s0, s12, s13
 80145d6:	4770      	bx	lr
 80145d8:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80145dc:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80145e0:	eee0 7a86 	vfma.f32	s15, s1, s12
 80145e4:	eed7 0a87 	vfnms.f32	s1, s15, s14
 80145e8:	eddf 7a09 	vldr	s15, [pc, #36]	; 8014610 <__kernel_sinf+0x8c>
 80145ec:	eee6 0aa7 	vfma.f32	s1, s13, s15
 80145f0:	ee30 0a60 	vsub.f32	s0, s0, s1
 80145f4:	4770      	bx	lr
 80145f6:	bf00      	nop
 80145f8:	2f2ec9d3 	.word	0x2f2ec9d3
 80145fc:	b2d72f34 	.word	0xb2d72f34
 8014600:	3638ef1b 	.word	0x3638ef1b
 8014604:	b9500d01 	.word	0xb9500d01
 8014608:	3c088889 	.word	0x3c088889
 801460c:	be2aaaab 	.word	0xbe2aaaab
 8014610:	3e2aaaab 	.word	0x3e2aaaab

08014614 <__kernel_tanf>:
 8014614:	b508      	push	{r3, lr}
 8014616:	ee10 3a10 	vmov	r3, s0
 801461a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 801461e:	f1b2 5f46 	cmp.w	r2, #830472192	; 0x31800000
 8014622:	eef0 7a40 	vmov.f32	s15, s0
 8014626:	da17      	bge.n	8014658 <__kernel_tanf+0x44>
 8014628:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 801462c:	ee17 1a10 	vmov	r1, s14
 8014630:	bb41      	cbnz	r1, 8014684 <__kernel_tanf+0x70>
 8014632:	1c43      	adds	r3, r0, #1
 8014634:	4313      	orrs	r3, r2
 8014636:	d108      	bne.n	801464a <__kernel_tanf+0x36>
 8014638:	f000 faba 	bl	8014bb0 <fabsf>
 801463c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8014640:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014644:	eeb0 0a67 	vmov.f32	s0, s15
 8014648:	bd08      	pop	{r3, pc}
 801464a:	2801      	cmp	r0, #1
 801464c:	d0fa      	beq.n	8014644 <__kernel_tanf+0x30>
 801464e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8014652:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014656:	e7f5      	b.n	8014644 <__kernel_tanf+0x30>
 8014658:	494c      	ldr	r1, [pc, #304]	; (801478c <__kernel_tanf+0x178>)
 801465a:	428a      	cmp	r2, r1
 801465c:	db12      	blt.n	8014684 <__kernel_tanf+0x70>
 801465e:	2b00      	cmp	r3, #0
 8014660:	bfb8      	it	lt
 8014662:	eef1 7a40 	vneglt.f32	s15, s0
 8014666:	ed9f 0a4a 	vldr	s0, [pc, #296]	; 8014790 <__kernel_tanf+0x17c>
 801466a:	ee70 7a67 	vsub.f32	s15, s0, s15
 801466e:	ed9f 0a49 	vldr	s0, [pc, #292]	; 8014794 <__kernel_tanf+0x180>
 8014672:	bfb8      	it	lt
 8014674:	eef1 0a60 	vneglt.f32	s1, s1
 8014678:	ee70 0a60 	vsub.f32	s1, s0, s1
 801467c:	ee70 7aa7 	vadd.f32	s15, s1, s15
 8014680:	eddf 0a45 	vldr	s1, [pc, #276]	; 8014798 <__kernel_tanf+0x184>
 8014684:	eddf 5a45 	vldr	s11, [pc, #276]	; 801479c <__kernel_tanf+0x188>
 8014688:	ed9f 6a45 	vldr	s12, [pc, #276]	; 80147a0 <__kernel_tanf+0x18c>
 801468c:	ed9f 5a45 	vldr	s10, [pc, #276]	; 80147a4 <__kernel_tanf+0x190>
 8014690:	493e      	ldr	r1, [pc, #248]	; (801478c <__kernel_tanf+0x178>)
 8014692:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8014696:	428a      	cmp	r2, r1
 8014698:	ee26 7aa6 	vmul.f32	s14, s13, s13
 801469c:	eea7 6a25 	vfma.f32	s12, s14, s11
 80146a0:	eddf 5a41 	vldr	s11, [pc, #260]	; 80147a8 <__kernel_tanf+0x194>
 80146a4:	eee6 5a07 	vfma.f32	s11, s12, s14
 80146a8:	ed9f 6a40 	vldr	s12, [pc, #256]	; 80147ac <__kernel_tanf+0x198>
 80146ac:	eea5 6a87 	vfma.f32	s12, s11, s14
 80146b0:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80147b0 <__kernel_tanf+0x19c>
 80146b4:	eee6 5a07 	vfma.f32	s11, s12, s14
 80146b8:	ed9f 6a3e 	vldr	s12, [pc, #248]	; 80147b4 <__kernel_tanf+0x1a0>
 80146bc:	eea5 6a87 	vfma.f32	s12, s11, s14
 80146c0:	eddf 5a3d 	vldr	s11, [pc, #244]	; 80147b8 <__kernel_tanf+0x1a4>
 80146c4:	eee7 5a05 	vfma.f32	s11, s14, s10
 80146c8:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 80147bc <__kernel_tanf+0x1a8>
 80146cc:	eea5 5a87 	vfma.f32	s10, s11, s14
 80146d0:	eddf 5a3b 	vldr	s11, [pc, #236]	; 80147c0 <__kernel_tanf+0x1ac>
 80146d4:	eee5 5a07 	vfma.f32	s11, s10, s14
 80146d8:	ed9f 5a3a 	vldr	s10, [pc, #232]	; 80147c4 <__kernel_tanf+0x1b0>
 80146dc:	eea5 5a87 	vfma.f32	s10, s11, s14
 80146e0:	eddf 5a39 	vldr	s11, [pc, #228]	; 80147c8 <__kernel_tanf+0x1b4>
 80146e4:	eee5 5a07 	vfma.f32	s11, s10, s14
 80146e8:	eeb0 7a46 	vmov.f32	s14, s12
 80146ec:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80146f0:	ee27 5aa6 	vmul.f32	s10, s15, s13
 80146f4:	eeb0 6a60 	vmov.f32	s12, s1
 80146f8:	eea7 6a05 	vfma.f32	s12, s14, s10
 80146fc:	ed9f 7a33 	vldr	s14, [pc, #204]	; 80147cc <__kernel_tanf+0x1b8>
 8014700:	eee6 0a26 	vfma.f32	s1, s12, s13
 8014704:	eee5 0a07 	vfma.f32	s1, s10, s14
 8014708:	ee37 7aa0 	vadd.f32	s14, s15, s1
 801470c:	db1d      	blt.n	801474a <__kernel_tanf+0x136>
 801470e:	ee06 0a90 	vmov	s13, r0
 8014712:	eeb8 0ae6 	vcvt.f32.s32	s0, s13
 8014716:	ee27 6a07 	vmul.f32	s12, s14, s14
 801471a:	ee37 7a00 	vadd.f32	s14, s14, s0
 801471e:	179b      	asrs	r3, r3, #30
 8014720:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8014724:	f003 0302 	and.w	r3, r3, #2
 8014728:	f1c3 0301 	rsb	r3, r3, #1
 801472c:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8014730:	ee76 0ae0 	vsub.f32	s1, s13, s1
 8014734:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8014738:	eea7 0ac7 	vfms.f32	s0, s15, s14
 801473c:	ee07 3a90 	vmov	s15, r3
 8014740:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014744:	ee67 7a80 	vmul.f32	s15, s15, s0
 8014748:	e77c      	b.n	8014644 <__kernel_tanf+0x30>
 801474a:	2801      	cmp	r0, #1
 801474c:	d01b      	beq.n	8014786 <__kernel_tanf+0x172>
 801474e:	4b20      	ldr	r3, [pc, #128]	; (80147d0 <__kernel_tanf+0x1bc>)
 8014750:	ee17 2a10 	vmov	r2, s14
 8014754:	401a      	ands	r2, r3
 8014756:	ee06 2a10 	vmov	s12, r2
 801475a:	ee76 7a67 	vsub.f32	s15, s12, s15
 801475e:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8014762:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8014766:	eec7 6a87 	vdiv.f32	s13, s15, s14
 801476a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 801476e:	ee16 2a90 	vmov	r2, s13
 8014772:	4013      	ands	r3, r2
 8014774:	ee07 3a90 	vmov	s15, r3
 8014778:	eea6 7a27 	vfma.f32	s14, s12, s15
 801477c:	eea0 7aa7 	vfma.f32	s14, s1, s15
 8014780:	eee7 7a26 	vfma.f32	s15, s14, s13
 8014784:	e75e      	b.n	8014644 <__kernel_tanf+0x30>
 8014786:	eef0 7a47 	vmov.f32	s15, s14
 801478a:	e75b      	b.n	8014644 <__kernel_tanf+0x30>
 801478c:	3f2ca140 	.word	0x3f2ca140
 8014790:	3f490fda 	.word	0x3f490fda
 8014794:	33222168 	.word	0x33222168
 8014798:	00000000 	.word	0x00000000
 801479c:	b79bae5f 	.word	0xb79bae5f
 80147a0:	38a3f445 	.word	0x38a3f445
 80147a4:	37d95384 	.word	0x37d95384
 80147a8:	3a1a26c8 	.word	0x3a1a26c8
 80147ac:	3b6b6916 	.word	0x3b6b6916
 80147b0:	3cb327a4 	.word	0x3cb327a4
 80147b4:	3e088889 	.word	0x3e088889
 80147b8:	3895c07a 	.word	0x3895c07a
 80147bc:	398137b9 	.word	0x398137b9
 80147c0:	3abede48 	.word	0x3abede48
 80147c4:	3c11371f 	.word	0x3c11371f
 80147c8:	3d5d0dd1 	.word	0x3d5d0dd1
 80147cc:	3eaaaaab 	.word	0x3eaaaaab
 80147d0:	fffff000 	.word	0xfffff000

080147d4 <with_errno>:
 80147d4:	b570      	push	{r4, r5, r6, lr}
 80147d6:	4604      	mov	r4, r0
 80147d8:	460d      	mov	r5, r1
 80147da:	4616      	mov	r6, r2
 80147dc:	f7fe fa3e 	bl	8012c5c <__errno>
 80147e0:	4629      	mov	r1, r5
 80147e2:	6006      	str	r6, [r0, #0]
 80147e4:	4620      	mov	r0, r4
 80147e6:	bd70      	pop	{r4, r5, r6, pc}

080147e8 <xflow>:
 80147e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80147ea:	4614      	mov	r4, r2
 80147ec:	461d      	mov	r5, r3
 80147ee:	b108      	cbz	r0, 80147f4 <xflow+0xc>
 80147f0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80147f4:	e9cd 2300 	strd	r2, r3, [sp]
 80147f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80147fc:	4620      	mov	r0, r4
 80147fe:	4629      	mov	r1, r5
 8014800:	f7eb fe9e 	bl	8000540 <__aeabi_dmul>
 8014804:	2222      	movs	r2, #34	; 0x22
 8014806:	b003      	add	sp, #12
 8014808:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801480c:	f7ff bfe2 	b.w	80147d4 <with_errno>

08014810 <__math_uflow>:
 8014810:	b508      	push	{r3, lr}
 8014812:	2200      	movs	r2, #0
 8014814:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8014818:	f7ff ffe6 	bl	80147e8 <xflow>
 801481c:	ec41 0b10 	vmov	d0, r0, r1
 8014820:	bd08      	pop	{r3, pc}

08014822 <__math_oflow>:
 8014822:	b508      	push	{r3, lr}
 8014824:	2200      	movs	r2, #0
 8014826:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 801482a:	f7ff ffdd 	bl	80147e8 <xflow>
 801482e:	ec41 0b10 	vmov	d0, r0, r1
 8014832:	bd08      	pop	{r3, pc}
 8014834:	0000      	movs	r0, r0
	...

08014838 <atan>:
 8014838:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801483c:	ec55 4b10 	vmov	r4, r5, d0
 8014840:	4bc3      	ldr	r3, [pc, #780]	; (8014b50 <atan+0x318>)
 8014842:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8014846:	429e      	cmp	r6, r3
 8014848:	46ab      	mov	fp, r5
 801484a:	dd18      	ble.n	801487e <atan+0x46>
 801484c:	4bc1      	ldr	r3, [pc, #772]	; (8014b54 <atan+0x31c>)
 801484e:	429e      	cmp	r6, r3
 8014850:	dc01      	bgt.n	8014856 <atan+0x1e>
 8014852:	d109      	bne.n	8014868 <atan+0x30>
 8014854:	b144      	cbz	r4, 8014868 <atan+0x30>
 8014856:	4622      	mov	r2, r4
 8014858:	462b      	mov	r3, r5
 801485a:	4620      	mov	r0, r4
 801485c:	4629      	mov	r1, r5
 801485e:	f7eb fcb9 	bl	80001d4 <__adddf3>
 8014862:	4604      	mov	r4, r0
 8014864:	460d      	mov	r5, r1
 8014866:	e006      	b.n	8014876 <atan+0x3e>
 8014868:	f1bb 0f00 	cmp.w	fp, #0
 801486c:	f300 8131 	bgt.w	8014ad2 <atan+0x29a>
 8014870:	a59b      	add	r5, pc, #620	; (adr r5, 8014ae0 <atan+0x2a8>)
 8014872:	e9d5 4500 	ldrd	r4, r5, [r5]
 8014876:	ec45 4b10 	vmov	d0, r4, r5
 801487a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801487e:	4bb6      	ldr	r3, [pc, #728]	; (8014b58 <atan+0x320>)
 8014880:	429e      	cmp	r6, r3
 8014882:	dc14      	bgt.n	80148ae <atan+0x76>
 8014884:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8014888:	429e      	cmp	r6, r3
 801488a:	dc0d      	bgt.n	80148a8 <atan+0x70>
 801488c:	a396      	add	r3, pc, #600	; (adr r3, 8014ae8 <atan+0x2b0>)
 801488e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014892:	ee10 0a10 	vmov	r0, s0
 8014896:	4629      	mov	r1, r5
 8014898:	f7eb fc9c 	bl	80001d4 <__adddf3>
 801489c:	4baf      	ldr	r3, [pc, #700]	; (8014b5c <atan+0x324>)
 801489e:	2200      	movs	r2, #0
 80148a0:	f7ec f8de 	bl	8000a60 <__aeabi_dcmpgt>
 80148a4:	2800      	cmp	r0, #0
 80148a6:	d1e6      	bne.n	8014876 <atan+0x3e>
 80148a8:	f04f 3aff 	mov.w	sl, #4294967295
 80148ac:	e02b      	b.n	8014906 <atan+0xce>
 80148ae:	f000 f963 	bl	8014b78 <fabs>
 80148b2:	4bab      	ldr	r3, [pc, #684]	; (8014b60 <atan+0x328>)
 80148b4:	429e      	cmp	r6, r3
 80148b6:	ec55 4b10 	vmov	r4, r5, d0
 80148ba:	f300 80bf 	bgt.w	8014a3c <atan+0x204>
 80148be:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 80148c2:	429e      	cmp	r6, r3
 80148c4:	f300 80a0 	bgt.w	8014a08 <atan+0x1d0>
 80148c8:	ee10 2a10 	vmov	r2, s0
 80148cc:	ee10 0a10 	vmov	r0, s0
 80148d0:	462b      	mov	r3, r5
 80148d2:	4629      	mov	r1, r5
 80148d4:	f7eb fc7e 	bl	80001d4 <__adddf3>
 80148d8:	4ba0      	ldr	r3, [pc, #640]	; (8014b5c <atan+0x324>)
 80148da:	2200      	movs	r2, #0
 80148dc:	f7eb fc78 	bl	80001d0 <__aeabi_dsub>
 80148e0:	2200      	movs	r2, #0
 80148e2:	4606      	mov	r6, r0
 80148e4:	460f      	mov	r7, r1
 80148e6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80148ea:	4620      	mov	r0, r4
 80148ec:	4629      	mov	r1, r5
 80148ee:	f7eb fc71 	bl	80001d4 <__adddf3>
 80148f2:	4602      	mov	r2, r0
 80148f4:	460b      	mov	r3, r1
 80148f6:	4630      	mov	r0, r6
 80148f8:	4639      	mov	r1, r7
 80148fa:	f7eb ff4b 	bl	8000794 <__aeabi_ddiv>
 80148fe:	f04f 0a00 	mov.w	sl, #0
 8014902:	4604      	mov	r4, r0
 8014904:	460d      	mov	r5, r1
 8014906:	4622      	mov	r2, r4
 8014908:	462b      	mov	r3, r5
 801490a:	4620      	mov	r0, r4
 801490c:	4629      	mov	r1, r5
 801490e:	f7eb fe17 	bl	8000540 <__aeabi_dmul>
 8014912:	4602      	mov	r2, r0
 8014914:	460b      	mov	r3, r1
 8014916:	4680      	mov	r8, r0
 8014918:	4689      	mov	r9, r1
 801491a:	f7eb fe11 	bl	8000540 <__aeabi_dmul>
 801491e:	a374      	add	r3, pc, #464	; (adr r3, 8014af0 <atan+0x2b8>)
 8014920:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014924:	4606      	mov	r6, r0
 8014926:	460f      	mov	r7, r1
 8014928:	f7eb fe0a 	bl	8000540 <__aeabi_dmul>
 801492c:	a372      	add	r3, pc, #456	; (adr r3, 8014af8 <atan+0x2c0>)
 801492e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014932:	f7eb fc4f 	bl	80001d4 <__adddf3>
 8014936:	4632      	mov	r2, r6
 8014938:	463b      	mov	r3, r7
 801493a:	f7eb fe01 	bl	8000540 <__aeabi_dmul>
 801493e:	a370      	add	r3, pc, #448	; (adr r3, 8014b00 <atan+0x2c8>)
 8014940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014944:	f7eb fc46 	bl	80001d4 <__adddf3>
 8014948:	4632      	mov	r2, r6
 801494a:	463b      	mov	r3, r7
 801494c:	f7eb fdf8 	bl	8000540 <__aeabi_dmul>
 8014950:	a36d      	add	r3, pc, #436	; (adr r3, 8014b08 <atan+0x2d0>)
 8014952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014956:	f7eb fc3d 	bl	80001d4 <__adddf3>
 801495a:	4632      	mov	r2, r6
 801495c:	463b      	mov	r3, r7
 801495e:	f7eb fdef 	bl	8000540 <__aeabi_dmul>
 8014962:	a36b      	add	r3, pc, #428	; (adr r3, 8014b10 <atan+0x2d8>)
 8014964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014968:	f7eb fc34 	bl	80001d4 <__adddf3>
 801496c:	4632      	mov	r2, r6
 801496e:	463b      	mov	r3, r7
 8014970:	f7eb fde6 	bl	8000540 <__aeabi_dmul>
 8014974:	a368      	add	r3, pc, #416	; (adr r3, 8014b18 <atan+0x2e0>)
 8014976:	e9d3 2300 	ldrd	r2, r3, [r3]
 801497a:	f7eb fc2b 	bl	80001d4 <__adddf3>
 801497e:	4642      	mov	r2, r8
 8014980:	464b      	mov	r3, r9
 8014982:	f7eb fddd 	bl	8000540 <__aeabi_dmul>
 8014986:	a366      	add	r3, pc, #408	; (adr r3, 8014b20 <atan+0x2e8>)
 8014988:	e9d3 2300 	ldrd	r2, r3, [r3]
 801498c:	4680      	mov	r8, r0
 801498e:	4689      	mov	r9, r1
 8014990:	4630      	mov	r0, r6
 8014992:	4639      	mov	r1, r7
 8014994:	f7eb fdd4 	bl	8000540 <__aeabi_dmul>
 8014998:	a363      	add	r3, pc, #396	; (adr r3, 8014b28 <atan+0x2f0>)
 801499a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801499e:	f7eb fc17 	bl	80001d0 <__aeabi_dsub>
 80149a2:	4632      	mov	r2, r6
 80149a4:	463b      	mov	r3, r7
 80149a6:	f7eb fdcb 	bl	8000540 <__aeabi_dmul>
 80149aa:	a361      	add	r3, pc, #388	; (adr r3, 8014b30 <atan+0x2f8>)
 80149ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149b0:	f7eb fc0e 	bl	80001d0 <__aeabi_dsub>
 80149b4:	4632      	mov	r2, r6
 80149b6:	463b      	mov	r3, r7
 80149b8:	f7eb fdc2 	bl	8000540 <__aeabi_dmul>
 80149bc:	a35e      	add	r3, pc, #376	; (adr r3, 8014b38 <atan+0x300>)
 80149be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149c2:	f7eb fc05 	bl	80001d0 <__aeabi_dsub>
 80149c6:	4632      	mov	r2, r6
 80149c8:	463b      	mov	r3, r7
 80149ca:	f7eb fdb9 	bl	8000540 <__aeabi_dmul>
 80149ce:	a35c      	add	r3, pc, #368	; (adr r3, 8014b40 <atan+0x308>)
 80149d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149d4:	f7eb fbfc 	bl	80001d0 <__aeabi_dsub>
 80149d8:	4632      	mov	r2, r6
 80149da:	463b      	mov	r3, r7
 80149dc:	f7eb fdb0 	bl	8000540 <__aeabi_dmul>
 80149e0:	4602      	mov	r2, r0
 80149e2:	460b      	mov	r3, r1
 80149e4:	4640      	mov	r0, r8
 80149e6:	4649      	mov	r1, r9
 80149e8:	f7eb fbf4 	bl	80001d4 <__adddf3>
 80149ec:	4622      	mov	r2, r4
 80149ee:	462b      	mov	r3, r5
 80149f0:	f7eb fda6 	bl	8000540 <__aeabi_dmul>
 80149f4:	f1ba 3fff 	cmp.w	sl, #4294967295
 80149f8:	4602      	mov	r2, r0
 80149fa:	460b      	mov	r3, r1
 80149fc:	d14b      	bne.n	8014a96 <atan+0x25e>
 80149fe:	4620      	mov	r0, r4
 8014a00:	4629      	mov	r1, r5
 8014a02:	f7eb fbe5 	bl	80001d0 <__aeabi_dsub>
 8014a06:	e72c      	b.n	8014862 <atan+0x2a>
 8014a08:	ee10 0a10 	vmov	r0, s0
 8014a0c:	4b53      	ldr	r3, [pc, #332]	; (8014b5c <atan+0x324>)
 8014a0e:	2200      	movs	r2, #0
 8014a10:	4629      	mov	r1, r5
 8014a12:	f7eb fbdd 	bl	80001d0 <__aeabi_dsub>
 8014a16:	4b51      	ldr	r3, [pc, #324]	; (8014b5c <atan+0x324>)
 8014a18:	4606      	mov	r6, r0
 8014a1a:	460f      	mov	r7, r1
 8014a1c:	2200      	movs	r2, #0
 8014a1e:	4620      	mov	r0, r4
 8014a20:	4629      	mov	r1, r5
 8014a22:	f7eb fbd7 	bl	80001d4 <__adddf3>
 8014a26:	4602      	mov	r2, r0
 8014a28:	460b      	mov	r3, r1
 8014a2a:	4630      	mov	r0, r6
 8014a2c:	4639      	mov	r1, r7
 8014a2e:	f7eb feb1 	bl	8000794 <__aeabi_ddiv>
 8014a32:	f04f 0a01 	mov.w	sl, #1
 8014a36:	4604      	mov	r4, r0
 8014a38:	460d      	mov	r5, r1
 8014a3a:	e764      	b.n	8014906 <atan+0xce>
 8014a3c:	4b49      	ldr	r3, [pc, #292]	; (8014b64 <atan+0x32c>)
 8014a3e:	429e      	cmp	r6, r3
 8014a40:	da1d      	bge.n	8014a7e <atan+0x246>
 8014a42:	ee10 0a10 	vmov	r0, s0
 8014a46:	4b48      	ldr	r3, [pc, #288]	; (8014b68 <atan+0x330>)
 8014a48:	2200      	movs	r2, #0
 8014a4a:	4629      	mov	r1, r5
 8014a4c:	f7eb fbc0 	bl	80001d0 <__aeabi_dsub>
 8014a50:	4b45      	ldr	r3, [pc, #276]	; (8014b68 <atan+0x330>)
 8014a52:	4606      	mov	r6, r0
 8014a54:	460f      	mov	r7, r1
 8014a56:	2200      	movs	r2, #0
 8014a58:	4620      	mov	r0, r4
 8014a5a:	4629      	mov	r1, r5
 8014a5c:	f7eb fd70 	bl	8000540 <__aeabi_dmul>
 8014a60:	4b3e      	ldr	r3, [pc, #248]	; (8014b5c <atan+0x324>)
 8014a62:	2200      	movs	r2, #0
 8014a64:	f7eb fbb6 	bl	80001d4 <__adddf3>
 8014a68:	4602      	mov	r2, r0
 8014a6a:	460b      	mov	r3, r1
 8014a6c:	4630      	mov	r0, r6
 8014a6e:	4639      	mov	r1, r7
 8014a70:	f7eb fe90 	bl	8000794 <__aeabi_ddiv>
 8014a74:	f04f 0a02 	mov.w	sl, #2
 8014a78:	4604      	mov	r4, r0
 8014a7a:	460d      	mov	r5, r1
 8014a7c:	e743      	b.n	8014906 <atan+0xce>
 8014a7e:	462b      	mov	r3, r5
 8014a80:	ee10 2a10 	vmov	r2, s0
 8014a84:	4939      	ldr	r1, [pc, #228]	; (8014b6c <atan+0x334>)
 8014a86:	2000      	movs	r0, #0
 8014a88:	f7eb fe84 	bl	8000794 <__aeabi_ddiv>
 8014a8c:	f04f 0a03 	mov.w	sl, #3
 8014a90:	4604      	mov	r4, r0
 8014a92:	460d      	mov	r5, r1
 8014a94:	e737      	b.n	8014906 <atan+0xce>
 8014a96:	4b36      	ldr	r3, [pc, #216]	; (8014b70 <atan+0x338>)
 8014a98:	4e36      	ldr	r6, [pc, #216]	; (8014b74 <atan+0x33c>)
 8014a9a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8014a9e:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 8014aa2:	e9da 2300 	ldrd	r2, r3, [sl]
 8014aa6:	f7eb fb93 	bl	80001d0 <__aeabi_dsub>
 8014aaa:	4622      	mov	r2, r4
 8014aac:	462b      	mov	r3, r5
 8014aae:	f7eb fb8f 	bl	80001d0 <__aeabi_dsub>
 8014ab2:	4602      	mov	r2, r0
 8014ab4:	460b      	mov	r3, r1
 8014ab6:	e9d6 0100 	ldrd	r0, r1, [r6]
 8014aba:	f7eb fb89 	bl	80001d0 <__aeabi_dsub>
 8014abe:	f1bb 0f00 	cmp.w	fp, #0
 8014ac2:	4604      	mov	r4, r0
 8014ac4:	460d      	mov	r5, r1
 8014ac6:	f6bf aed6 	bge.w	8014876 <atan+0x3e>
 8014aca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014ace:	461d      	mov	r5, r3
 8014ad0:	e6d1      	b.n	8014876 <atan+0x3e>
 8014ad2:	a51d      	add	r5, pc, #116	; (adr r5, 8014b48 <atan+0x310>)
 8014ad4:	e9d5 4500 	ldrd	r4, r5, [r5]
 8014ad8:	e6cd      	b.n	8014876 <atan+0x3e>
 8014ada:	bf00      	nop
 8014adc:	f3af 8000 	nop.w
 8014ae0:	54442d18 	.word	0x54442d18
 8014ae4:	bff921fb 	.word	0xbff921fb
 8014ae8:	8800759c 	.word	0x8800759c
 8014aec:	7e37e43c 	.word	0x7e37e43c
 8014af0:	e322da11 	.word	0xe322da11
 8014af4:	3f90ad3a 	.word	0x3f90ad3a
 8014af8:	24760deb 	.word	0x24760deb
 8014afc:	3fa97b4b 	.word	0x3fa97b4b
 8014b00:	a0d03d51 	.word	0xa0d03d51
 8014b04:	3fb10d66 	.word	0x3fb10d66
 8014b08:	c54c206e 	.word	0xc54c206e
 8014b0c:	3fb745cd 	.word	0x3fb745cd
 8014b10:	920083ff 	.word	0x920083ff
 8014b14:	3fc24924 	.word	0x3fc24924
 8014b18:	5555550d 	.word	0x5555550d
 8014b1c:	3fd55555 	.word	0x3fd55555
 8014b20:	2c6a6c2f 	.word	0x2c6a6c2f
 8014b24:	bfa2b444 	.word	0xbfa2b444
 8014b28:	52defd9a 	.word	0x52defd9a
 8014b2c:	3fadde2d 	.word	0x3fadde2d
 8014b30:	af749a6d 	.word	0xaf749a6d
 8014b34:	3fb3b0f2 	.word	0x3fb3b0f2
 8014b38:	fe231671 	.word	0xfe231671
 8014b3c:	3fbc71c6 	.word	0x3fbc71c6
 8014b40:	9998ebc4 	.word	0x9998ebc4
 8014b44:	3fc99999 	.word	0x3fc99999
 8014b48:	54442d18 	.word	0x54442d18
 8014b4c:	3ff921fb 	.word	0x3ff921fb
 8014b50:	440fffff 	.word	0x440fffff
 8014b54:	7ff00000 	.word	0x7ff00000
 8014b58:	3fdbffff 	.word	0x3fdbffff
 8014b5c:	3ff00000 	.word	0x3ff00000
 8014b60:	3ff2ffff 	.word	0x3ff2ffff
 8014b64:	40038000 	.word	0x40038000
 8014b68:	3ff80000 	.word	0x3ff80000
 8014b6c:	bff00000 	.word	0xbff00000
 8014b70:	080153b8 	.word	0x080153b8
 8014b74:	08015398 	.word	0x08015398

08014b78 <fabs>:
 8014b78:	ec51 0b10 	vmov	r0, r1, d0
 8014b7c:	ee10 2a10 	vmov	r2, s0
 8014b80:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8014b84:	ec43 2b10 	vmov	d0, r2, r3
 8014b88:	4770      	bx	lr

08014b8a <finite>:
 8014b8a:	b082      	sub	sp, #8
 8014b8c:	ed8d 0b00 	vstr	d0, [sp]
 8014b90:	9801      	ldr	r0, [sp, #4]
 8014b92:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8014b96:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8014b9a:	0fc0      	lsrs	r0, r0, #31
 8014b9c:	b002      	add	sp, #8
 8014b9e:	4770      	bx	lr

08014ba0 <nan>:
 8014ba0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8014ba8 <nan+0x8>
 8014ba4:	4770      	bx	lr
 8014ba6:	bf00      	nop
 8014ba8:	00000000 	.word	0x00000000
 8014bac:	7ff80000 	.word	0x7ff80000

08014bb0 <fabsf>:
 8014bb0:	ee10 3a10 	vmov	r3, s0
 8014bb4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014bb8:	ee00 3a10 	vmov	s0, r3
 8014bbc:	4770      	bx	lr
	...

08014bc0 <floorf>:
 8014bc0:	ee10 3a10 	vmov	r3, s0
 8014bc4:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8014bc8:	3a7f      	subs	r2, #127	; 0x7f
 8014bca:	2a16      	cmp	r2, #22
 8014bcc:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8014bd0:	dc2a      	bgt.n	8014c28 <floorf+0x68>
 8014bd2:	2a00      	cmp	r2, #0
 8014bd4:	da11      	bge.n	8014bfa <floorf+0x3a>
 8014bd6:	eddf 7a18 	vldr	s15, [pc, #96]	; 8014c38 <floorf+0x78>
 8014bda:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014bde:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8014be2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014be6:	dd05      	ble.n	8014bf4 <floorf+0x34>
 8014be8:	2b00      	cmp	r3, #0
 8014bea:	da23      	bge.n	8014c34 <floorf+0x74>
 8014bec:	4a13      	ldr	r2, [pc, #76]	; (8014c3c <floorf+0x7c>)
 8014bee:	2900      	cmp	r1, #0
 8014bf0:	bf18      	it	ne
 8014bf2:	4613      	movne	r3, r2
 8014bf4:	ee00 3a10 	vmov	s0, r3
 8014bf8:	4770      	bx	lr
 8014bfa:	4911      	ldr	r1, [pc, #68]	; (8014c40 <floorf+0x80>)
 8014bfc:	4111      	asrs	r1, r2
 8014bfe:	420b      	tst	r3, r1
 8014c00:	d0fa      	beq.n	8014bf8 <floorf+0x38>
 8014c02:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8014c38 <floorf+0x78>
 8014c06:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014c0a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8014c0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014c12:	ddef      	ble.n	8014bf4 <floorf+0x34>
 8014c14:	2b00      	cmp	r3, #0
 8014c16:	bfbe      	ittt	lt
 8014c18:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 8014c1c:	fa40 f202 	asrlt.w	r2, r0, r2
 8014c20:	189b      	addlt	r3, r3, r2
 8014c22:	ea23 0301 	bic.w	r3, r3, r1
 8014c26:	e7e5      	b.n	8014bf4 <floorf+0x34>
 8014c28:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8014c2c:	d3e4      	bcc.n	8014bf8 <floorf+0x38>
 8014c2e:	ee30 0a00 	vadd.f32	s0, s0, s0
 8014c32:	4770      	bx	lr
 8014c34:	2300      	movs	r3, #0
 8014c36:	e7dd      	b.n	8014bf4 <floorf+0x34>
 8014c38:	7149f2ca 	.word	0x7149f2ca
 8014c3c:	bf800000 	.word	0xbf800000
 8014c40:	007fffff 	.word	0x007fffff

08014c44 <nanf>:
 8014c44:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8014c4c <nanf+0x8>
 8014c48:	4770      	bx	lr
 8014c4a:	bf00      	nop
 8014c4c:	7fc00000 	.word	0x7fc00000

08014c50 <scalbnf>:
 8014c50:	ee10 3a10 	vmov	r3, s0
 8014c54:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8014c58:	d025      	beq.n	8014ca6 <scalbnf+0x56>
 8014c5a:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8014c5e:	d302      	bcc.n	8014c66 <scalbnf+0x16>
 8014c60:	ee30 0a00 	vadd.f32	s0, s0, s0
 8014c64:	4770      	bx	lr
 8014c66:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8014c6a:	d122      	bne.n	8014cb2 <scalbnf+0x62>
 8014c6c:	4b2a      	ldr	r3, [pc, #168]	; (8014d18 <scalbnf+0xc8>)
 8014c6e:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8014d1c <scalbnf+0xcc>
 8014c72:	4298      	cmp	r0, r3
 8014c74:	ee20 0a27 	vmul.f32	s0, s0, s15
 8014c78:	db16      	blt.n	8014ca8 <scalbnf+0x58>
 8014c7a:	ee10 3a10 	vmov	r3, s0
 8014c7e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8014c82:	3a19      	subs	r2, #25
 8014c84:	4402      	add	r2, r0
 8014c86:	2afe      	cmp	r2, #254	; 0xfe
 8014c88:	dd15      	ble.n	8014cb6 <scalbnf+0x66>
 8014c8a:	ee10 3a10 	vmov	r3, s0
 8014c8e:	eddf 7a24 	vldr	s15, [pc, #144]	; 8014d20 <scalbnf+0xd0>
 8014c92:	eddf 6a24 	vldr	s13, [pc, #144]	; 8014d24 <scalbnf+0xd4>
 8014c96:	2b00      	cmp	r3, #0
 8014c98:	eeb0 7a67 	vmov.f32	s14, s15
 8014c9c:	bfb8      	it	lt
 8014c9e:	eef0 7a66 	vmovlt.f32	s15, s13
 8014ca2:	ee27 0a27 	vmul.f32	s0, s14, s15
 8014ca6:	4770      	bx	lr
 8014ca8:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8014d28 <scalbnf+0xd8>
 8014cac:	ee20 0a27 	vmul.f32	s0, s0, s15
 8014cb0:	4770      	bx	lr
 8014cb2:	0dd2      	lsrs	r2, r2, #23
 8014cb4:	e7e6      	b.n	8014c84 <scalbnf+0x34>
 8014cb6:	2a00      	cmp	r2, #0
 8014cb8:	dd06      	ble.n	8014cc8 <scalbnf+0x78>
 8014cba:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8014cbe:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8014cc2:	ee00 3a10 	vmov	s0, r3
 8014cc6:	4770      	bx	lr
 8014cc8:	f112 0f16 	cmn.w	r2, #22
 8014ccc:	da1a      	bge.n	8014d04 <scalbnf+0xb4>
 8014cce:	f24c 3350 	movw	r3, #50000	; 0xc350
 8014cd2:	4298      	cmp	r0, r3
 8014cd4:	ee10 3a10 	vmov	r3, s0
 8014cd8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8014cdc:	dd0a      	ble.n	8014cf4 <scalbnf+0xa4>
 8014cde:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8014d20 <scalbnf+0xd0>
 8014ce2:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8014d24 <scalbnf+0xd4>
 8014ce6:	eef0 7a40 	vmov.f32	s15, s0
 8014cea:	2b00      	cmp	r3, #0
 8014cec:	bf18      	it	ne
 8014cee:	eeb0 0a47 	vmovne.f32	s0, s14
 8014cf2:	e7db      	b.n	8014cac <scalbnf+0x5c>
 8014cf4:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8014d28 <scalbnf+0xd8>
 8014cf8:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8014d2c <scalbnf+0xdc>
 8014cfc:	eef0 7a40 	vmov.f32	s15, s0
 8014d00:	2b00      	cmp	r3, #0
 8014d02:	e7f3      	b.n	8014cec <scalbnf+0x9c>
 8014d04:	3219      	adds	r2, #25
 8014d06:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8014d0a:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8014d0e:	eddf 7a08 	vldr	s15, [pc, #32]	; 8014d30 <scalbnf+0xe0>
 8014d12:	ee07 3a10 	vmov	s14, r3
 8014d16:	e7c4      	b.n	8014ca2 <scalbnf+0x52>
 8014d18:	ffff3cb0 	.word	0xffff3cb0
 8014d1c:	4c000000 	.word	0x4c000000
 8014d20:	7149f2ca 	.word	0x7149f2ca
 8014d24:	f149f2ca 	.word	0xf149f2ca
 8014d28:	0da24260 	.word	0x0da24260
 8014d2c:	8da24260 	.word	0x8da24260
 8014d30:	33000000 	.word	0x33000000

08014d34 <_init>:
 8014d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014d36:	bf00      	nop
 8014d38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014d3a:	bc08      	pop	{r3}
 8014d3c:	469e      	mov	lr, r3
 8014d3e:	4770      	bx	lr

08014d40 <_fini>:
 8014d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014d42:	bf00      	nop
 8014d44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014d46:	bc08      	pop	{r3}
 8014d48:	469e      	mov	lr, r3
 8014d4a:	4770      	bx	lr
