
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000059                       # Number of seconds simulated
sim_ticks                                    58657500                       # Number of ticks simulated
final_tick                                   58657500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 123126                       # Simulator instruction rate (inst/s)
host_op_rate                                   123121                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              208179365                       # Simulator tick rate (ticks/s)
host_mem_usage                                2327976                       # Number of bytes of host memory used
host_seconds                                     0.28                       # Real time elapsed on the host
sim_insts                                       34690                       # Number of instructions simulated
sim_ops                                         34690                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             54144                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             49152                       # Number of bytes read from this memory
system.physmem.bytes_read::total               103296                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        54144                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           54144                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                846                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                768                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1614                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst            923053318                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            837949111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              1761002429                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst       923053318                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          923053318                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst           923053318                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           837949111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             1761002429                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                        750.562804                       # Cycle average of tags in use
system.l2.total_refs                              348                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1455                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.239175                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           229.169948                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             423.274397                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data              98.118460                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013987                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.025835                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.005989                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.045811                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                  220                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                   87                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     307                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks              496                       # number of Writeback hits
system.l2.Writeback_hits::total                   496                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                  7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     7                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                   220                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    94                       # number of demand (read+write) hits
system.l2.demand_hits::total                      314                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  220                       # number of overall hits
system.l2.overall_hits::cpu.data                   94                       # number of overall hits
system.l2.overall_hits::total                     314                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                847                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                156                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1003                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              612                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 612                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 847                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 768                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1615                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                847                       # number of overall misses
system.l2.overall_misses::cpu.data                768                       # number of overall misses
system.l2.overall_misses::total                  1615                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     45423000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      8908500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        54331500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     32810000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      32810000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      45423000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      41718500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         87141500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     45423000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     41718500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        87141500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             1067                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              243                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                1310                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks          496                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total               496                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            619                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               619                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1067                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               862                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1929                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1067                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              862                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1929                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.793814                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.641975                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.765649                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.988691                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.988691                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.793814                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.890951                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.837221                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.793814                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.890951                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.837221                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53628.099174                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 57105.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54168.993021                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 53611.111111                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53611.111111                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53628.099174                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 54320.963542                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53957.585139                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53628.099174                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 54320.963542                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53957.585139                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           847                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           156                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1003                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          612                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            612                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            847                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            768                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1615                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           847                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           768                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1615                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     35087500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      7024000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     42111500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     25394500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     25394500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     35087500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     32418500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     67506000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     35087500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     32418500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     67506000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.793814                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.641975                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.765649                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.988691                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.988691                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.793814                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.890951                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.837221                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.793814                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.890951                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.837221                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41425.619835                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 45025.641026                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41985.543370                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 41494.281046                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41494.281046                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41425.619835                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 42211.588542                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41799.380805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41425.619835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 42211.588542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41799.380805                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                         6492                       # DTB read hits
system.cpu.dtb.read_misses                        164                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                     6656                       # DTB read accesses
system.cpu.dtb.write_hits                        9375                       # DTB write hits
system.cpu.dtb.write_misses                        67                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                    9442                       # DTB write accesses
system.cpu.dtb.data_hits                        15867                       # DTB hits
system.cpu.dtb.data_misses                        231                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                    16098                       # DTB accesses
system.cpu.itb.fetch_hits                        8626                       # ITB hits
system.cpu.itb.fetch_misses                       141                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                    8767                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   34                       # Number of system calls
system.cpu.numCycles                           117316                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.BPredUnit.lookups                    10239                       # Number of BP lookups
system.cpu.BPredUnit.condPredicted               7020                       # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect               1686                       # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups                  8045                       # Number of BTB lookups
system.cpu.BPredUnit.BTBHits                     4384                       # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS                     1074                       # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect                 133                       # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles              27238                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          62314                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       10239                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               5458                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         11687                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    4902                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                  19402                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   70                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3637                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                      8626                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1091                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              65152                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.956440                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.287512                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    53465     82.06%     82.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      793      1.22%     83.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1094      1.68%     84.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      912      1.40%     86.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     2384      3.66%     90.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      987      1.51%     91.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      691      1.06%     92.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      628      0.96%     93.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     4198      6.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                65152                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.087277                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.531164                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    31759                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 19333                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     10535                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   914                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2611                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 1586                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   516                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                  57447                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1687                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   2611                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    32843                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    9090                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6052                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      9919                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  4637                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  55058                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     2                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     31                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                  3795                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands               32081                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                 69074                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            68752                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               322                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 20505                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    11576                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                278                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            139                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      8621                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 7564                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               10116                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               177                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              189                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      47853                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 204                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     44146                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               213                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           11827                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         7227                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             61                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         65152                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.677585                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.362278                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               46262     71.01%     71.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                8248     12.66%     83.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3973      6.10%     89.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2371      3.64%     93.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2029      3.11%     96.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1344      2.06%     98.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 516      0.79%     99.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 365      0.56%     99.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  44      0.07%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           65152                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      19      3.24%      3.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      3.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      3.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      3.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      3.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      3.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      3.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      3.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      3.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      3.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      3.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      3.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      3.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      3.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      3.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      3.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      3.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      3.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      3.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    278     47.44%     50.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   289     49.32%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                14      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 27301     61.84%     61.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   13      0.03%     61.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     61.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  32      0.07%     61.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     61.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  20      0.05%     62.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     62.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   6      0.01%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 7096     16.07%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                9664     21.89%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  44146                       # Type of FU issued
system.cpu.iq.rate                           0.376300                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                         586                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013274                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             153838                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             59702                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        41515                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 405                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                203                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          194                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  44507                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     211                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              397                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         3031                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1424                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           22                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2611                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    3147                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   224                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               51886                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               432                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  7564                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                10116                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                132                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     28                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     2                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             22                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            335                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          962                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1297                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 42867                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  6672                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1279                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                          3829                       # number of nop insts executed
system.cpu.iew.exec_refs                        16116                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     7161                       # Number of branches executed
system.cpu.iew.exec_stores                       9444                       # Number of stores executed
system.cpu.iew.exec_rate                     0.365398                       # Inst execution rate
system.cpu.iew.wb_sent                          42089                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         41709                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     14857                       # num instructions producing a value
system.cpu.iew.wb_consumers                     19956                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.355527                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.744488                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           14325                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             143                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1179                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        62541                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.596777                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.482299                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        47815     76.45%     76.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         7203     11.52%     87.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2389      3.82%     91.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1519      2.43%     94.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1323      2.12%     96.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          522      0.83%     97.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          457      0.73%     97.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          363      0.58%     98.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          950      1.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        62541                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                37323                       # Number of instructions committed
system.cpu.commit.committedOps                  37323                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          13225                       # Number of memory references committed
system.cpu.commit.loads                          4533                       # Number of loads committed
system.cpu.commit.membars                          54                       # Number of memory barriers committed
system.cpu.commit.branches                       5607                       # Number of branches committed
system.cpu.commit.fp_insts                        185                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     34268                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  563                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                   950                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                       112173                       # The number of ROB reads
system.cpu.rob.rob_writes                      105919                       # The number of ROB writes
system.cpu.timesIdled                             886                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           52164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       34690                       # Number of Instructions Simulated
system.cpu.committedOps                         34690                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total                 34690                       # Number of Instructions Simulated
system.cpu.cpi                               3.381839                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.381839                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.295697                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.295697                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    58421                       # number of integer regfile reads
system.cpu.int_regfile_writes                   25785                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       162                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       62                       # number of floating regfile writes
system.cpu.misc_regfile_reads                     197                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    116                       # number of misc regfile writes
system.cpu.icache.replacements                    810                       # number of replacements
system.cpu.icache.tagsinuse                209.169331                       # Cycle average of tags in use
system.cpu.icache.total_refs                     7153                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   1066                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                   6.710131                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle               45865000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     209.169331                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.817068                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.817068                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst         7153                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            7153                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          7153                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             7153                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         7153                       # number of overall hits
system.cpu.icache.overall_hits::total            7153                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1473                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1473                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1473                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1473                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1473                       # number of overall misses
system.cpu.icache.overall_misses::total          1473                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     68749500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     68749500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     68749500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     68749500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     68749500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     68749500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         8626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         8626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         8626                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         8626                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         8626                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         8626                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.170763                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.170763                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.170763                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.170763                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.170763                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.170763                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 46673.116090                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46673.116090                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 46673.116090                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46673.116090                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 46673.116090                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46673.116090                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          406                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          406                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          406                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          406                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          406                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          406                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1067                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1067                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1067                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1067                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1067                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1067                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     49125000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     49125000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     49125000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     49125000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     49125000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     49125000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.123696                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.123696                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.123696                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.123696                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.123696                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.123696                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 46040.299906                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46040.299906                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 46040.299906                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46040.299906                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 46040.299906                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46040.299906                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                    606                       # number of replacements
system.cpu.dcache.tagsinuse                207.351490                       # Cycle average of tags in use
system.cpu.dcache.total_refs                     9470                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                    862                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  10.986079                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle               21701000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     207.351490                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.809967                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.809967                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data         5556                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            5556                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         3805                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3805                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           55                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           55                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           54                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           54                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data          9361                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             9361                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         9361                       # number of overall hits
system.cpu.dcache.overall_hits::total            9361                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          461                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           461                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         4833                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4833                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         5294                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5294                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         5294                       # number of overall misses
system.cpu.dcache.overall_misses::total          5294                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     21972500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21972500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    292045500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    292045500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        63000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        63000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    314018000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    314018000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    314018000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    314018000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data         6017                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         6017                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         8638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         8638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        14655                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        14655                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        14655                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        14655                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.076616                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.076616                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.559505                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.559505                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.017857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.361242                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.361242                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.361242                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.361242                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 47662.689805                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47662.689805                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 60427.374302                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60427.374302                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        63000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        63000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 59315.829241                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59315.829241                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 59315.829241                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59315.829241                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          496                       # number of writebacks
system.cpu.dcache.writebacks::total               496                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          219                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          219                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         4214                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4214                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         4433                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4433                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         4433                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4433                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          242                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          242                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          619                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          619                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          861                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          861                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          861                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          861                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     10403500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10403500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     34320500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     34320500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        60000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        60000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     44724000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     44724000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     44724000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     44724000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.040219                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.040219                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.071660                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.071660                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.017857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.058751                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.058751                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.058751                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.058751                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 42989.669421                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42989.669421                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 55445.072698                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55445.072698                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        60000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        60000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 51944.250871                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51944.250871                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 51944.250871                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51944.250871                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
