
CAN-L4_3100.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000051d4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  08005364  08005364  00006364  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005408  08005408  00007010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005408  08005408  00007010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005408  08005408  00007010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005408  08005408  00006408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800540c  0800540c  0000640c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08005410  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000019b8  20000010  08005420  00007010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200019c8  08005420  000079c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012ef8  00000000  00000000  00007040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003099  00000000  00000000  00019f38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001158  00000000  00000000  0001cfd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d29  00000000  00000000  0001e130  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002214c  00000000  00000000  0001ee59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011b7d  00000000  00000000  00040fa5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ce95f  00000000  00000000  00052b22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00121481  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000473c  00000000  00000000  001214c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  00125c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000010 	.word	0x20000010
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800534c 	.word	0x0800534c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000014 	.word	0x20000014
 80001cc:	0800534c 	.word	0x0800534c

080001d0 <vApplicationTickHook>:
/* Hook prototypes */
void vApplicationTickHook(void);

/* USER CODE BEGIN 3 */
void vApplicationTickHook( void )
{
 80001d0:	b480      	push	{r7}
 80001d2:	af00      	add	r7, sp, #0
   /* This function will be called by each tick interrupt if
   configUSE_TICK_HOOK is set to 1 in FreeRTOSConfig.h. User code can be
   added here, but the tick hook is called from an interrupt context, so
   code must not attempt to block, and only the interrupt safe FreeRTOS API
   functions can be used (those that end in FromISR()). */
}
 80001d4:	bf00      	nop
 80001d6:	46bd      	mov	sp, r7
 80001d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001dc:	4770      	bx	lr
	...

080001e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001e4:	f000 faf5 	bl	80007d2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001e8:	f000 f81a 	bl	8000220 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001ec:	f000 f8dc 	bl	80003a8 <MX_GPIO_Init>
  MX_CAN1_Init();
 80001f0:	f000 f866 	bl	80002c0 <MX_CAN1_Init>
  MX_SPI1_Init();
 80001f4:	f000 f89a 	bl	800032c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80001f8:	f002 fae8 	bl	80027cc <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80001fc:	4a05      	ldr	r2, [pc, #20]	@ (8000214 <main+0x34>)
 80001fe:	2100      	movs	r1, #0
 8000200:	4805      	ldr	r0, [pc, #20]	@ (8000218 <main+0x38>)
 8000202:	f002 fb2d 	bl	8002860 <osThreadNew>
 8000206:	4603      	mov	r3, r0
 8000208:	4a04      	ldr	r2, [pc, #16]	@ (800021c <main+0x3c>)
 800020a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800020c:	f002 fb02 	bl	8002814 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000210:	bf00      	nop
 8000212:	e7fd      	b.n	8000210 <main+0x30>
 8000214:	080053a4 	.word	0x080053a4
 8000218:	08000461 	.word	0x08000461
 800021c:	200000b8 	.word	0x200000b8

08000220 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b096      	sub	sp, #88	@ 0x58
 8000224:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000226:	f107 0314 	add.w	r3, r7, #20
 800022a:	2244      	movs	r2, #68	@ 0x44
 800022c:	2100      	movs	r1, #0
 800022e:	4618      	mov	r0, r3
 8000230:	f005 f852 	bl	80052d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000234:	463b      	mov	r3, r7
 8000236:	2200      	movs	r2, #0
 8000238:	601a      	str	r2, [r3, #0]
 800023a:	605a      	str	r2, [r3, #4]
 800023c:	609a      	str	r2, [r3, #8]
 800023e:	60da      	str	r2, [r3, #12]
 8000240:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000242:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000246:	f001 fa73 	bl	8001730 <HAL_PWREx_ControlVoltageScaling>
 800024a:	4603      	mov	r3, r0
 800024c:	2b00      	cmp	r3, #0
 800024e:	d001      	beq.n	8000254 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000250:	f000 f942 	bl	80004d8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000254:	2301      	movs	r3, #1
 8000256:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000258:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800025c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800025e:	2302      	movs	r3, #2
 8000260:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000262:	2303      	movs	r3, #3
 8000264:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000266:	2301      	movs	r3, #1
 8000268:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 800026a:	2314      	movs	r3, #20
 800026c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800026e:	2307      	movs	r3, #7
 8000270:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000272:	2302      	movs	r3, #2
 8000274:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000276:	2302      	movs	r3, #2
 8000278:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800027a:	f107 0314 	add.w	r3, r7, #20
 800027e:	4618      	mov	r0, r3
 8000280:	f001 faac 	bl	80017dc <HAL_RCC_OscConfig>
 8000284:	4603      	mov	r3, r0
 8000286:	2b00      	cmp	r3, #0
 8000288:	d001      	beq.n	800028e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800028a:	f000 f925 	bl	80004d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800028e:	230f      	movs	r3, #15
 8000290:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000292:	2303      	movs	r3, #3
 8000294:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000296:	2300      	movs	r3, #0
 8000298:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800029a:	2300      	movs	r3, #0
 800029c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800029e:	2300      	movs	r3, #0
 80002a0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80002a2:	463b      	mov	r3, r7
 80002a4:	2104      	movs	r1, #4
 80002a6:	4618      	mov	r0, r3
 80002a8:	f001 feac 	bl	8002004 <HAL_RCC_ClockConfig>
 80002ac:	4603      	mov	r3, r0
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d001      	beq.n	80002b6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80002b2:	f000 f911 	bl	80004d8 <Error_Handler>
  }
}
 80002b6:	bf00      	nop
 80002b8:	3758      	adds	r7, #88	@ 0x58
 80002ba:	46bd      	mov	sp, r7
 80002bc:	bd80      	pop	{r7, pc}
	...

080002c0 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80002c4:	4b17      	ldr	r3, [pc, #92]	@ (8000324 <MX_CAN1_Init+0x64>)
 80002c6:	4a18      	ldr	r2, [pc, #96]	@ (8000328 <MX_CAN1_Init+0x68>)
 80002c8:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 80002ca:	4b16      	ldr	r3, [pc, #88]	@ (8000324 <MX_CAN1_Init+0x64>)
 80002cc:	2210      	movs	r2, #16
 80002ce:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80002d0:	4b14      	ldr	r3, [pc, #80]	@ (8000324 <MX_CAN1_Init+0x64>)
 80002d2:	2200      	movs	r2, #0
 80002d4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80002d6:	4b13      	ldr	r3, [pc, #76]	@ (8000324 <MX_CAN1_Init+0x64>)
 80002d8:	2200      	movs	r2, #0
 80002da:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
 80002dc:	4b11      	ldr	r3, [pc, #68]	@ (8000324 <MX_CAN1_Init+0x64>)
 80002de:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80002e2:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80002e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000324 <MX_CAN1_Init+0x64>)
 80002e6:	2200      	movs	r2, #0
 80002e8:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80002ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000324 <MX_CAN1_Init+0x64>)
 80002ec:	2200      	movs	r2, #0
 80002ee:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80002f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000324 <MX_CAN1_Init+0x64>)
 80002f2:	2200      	movs	r2, #0
 80002f4:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80002f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000324 <MX_CAN1_Init+0x64>)
 80002f8:	2200      	movs	r2, #0
 80002fa:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80002fc:	4b09      	ldr	r3, [pc, #36]	@ (8000324 <MX_CAN1_Init+0x64>)
 80002fe:	2200      	movs	r2, #0
 8000300:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000302:	4b08      	ldr	r3, [pc, #32]	@ (8000324 <MX_CAN1_Init+0x64>)
 8000304:	2200      	movs	r2, #0
 8000306:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000308:	4b06      	ldr	r3, [pc, #24]	@ (8000324 <MX_CAN1_Init+0x64>)
 800030a:	2200      	movs	r2, #0
 800030c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800030e:	4805      	ldr	r0, [pc, #20]	@ (8000324 <MX_CAN1_Init+0x64>)
 8000310:	f000 fad4 	bl	80008bc <HAL_CAN_Init>
 8000314:	4603      	mov	r3, r0
 8000316:	2b00      	cmp	r3, #0
 8000318:	d001      	beq.n	800031e <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 800031a:	f000 f8dd 	bl	80004d8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800031e:	bf00      	nop
 8000320:	bd80      	pop	{r7, pc}
 8000322:	bf00      	nop
 8000324:	2000002c 	.word	0x2000002c
 8000328:	40006400 	.word	0x40006400

0800032c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000330:	4b1b      	ldr	r3, [pc, #108]	@ (80003a0 <MX_SPI1_Init+0x74>)
 8000332:	4a1c      	ldr	r2, [pc, #112]	@ (80003a4 <MX_SPI1_Init+0x78>)
 8000334:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000336:	4b1a      	ldr	r3, [pc, #104]	@ (80003a0 <MX_SPI1_Init+0x74>)
 8000338:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800033c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800033e:	4b18      	ldr	r3, [pc, #96]	@ (80003a0 <MX_SPI1_Init+0x74>)
 8000340:	2200      	movs	r2, #0
 8000342:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000344:	4b16      	ldr	r3, [pc, #88]	@ (80003a0 <MX_SPI1_Init+0x74>)
 8000346:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800034a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800034c:	4b14      	ldr	r3, [pc, #80]	@ (80003a0 <MX_SPI1_Init+0x74>)
 800034e:	2200      	movs	r2, #0
 8000350:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000352:	4b13      	ldr	r3, [pc, #76]	@ (80003a0 <MX_SPI1_Init+0x74>)
 8000354:	2200      	movs	r2, #0
 8000356:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000358:	4b11      	ldr	r3, [pc, #68]	@ (80003a0 <MX_SPI1_Init+0x74>)
 800035a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800035e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8000360:	4b0f      	ldr	r3, [pc, #60]	@ (80003a0 <MX_SPI1_Init+0x74>)
 8000362:	2230      	movs	r2, #48	@ 0x30
 8000364:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000366:	4b0e      	ldr	r3, [pc, #56]	@ (80003a0 <MX_SPI1_Init+0x74>)
 8000368:	2200      	movs	r2, #0
 800036a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800036c:	4b0c      	ldr	r3, [pc, #48]	@ (80003a0 <MX_SPI1_Init+0x74>)
 800036e:	2200      	movs	r2, #0
 8000370:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000372:	4b0b      	ldr	r3, [pc, #44]	@ (80003a0 <MX_SPI1_Init+0x74>)
 8000374:	2200      	movs	r2, #0
 8000376:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000378:	4b09      	ldr	r3, [pc, #36]	@ (80003a0 <MX_SPI1_Init+0x74>)
 800037a:	2207      	movs	r2, #7
 800037c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800037e:	4b08      	ldr	r3, [pc, #32]	@ (80003a0 <MX_SPI1_Init+0x74>)
 8000380:	2200      	movs	r2, #0
 8000382:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000384:	4b06      	ldr	r3, [pc, #24]	@ (80003a0 <MX_SPI1_Init+0x74>)
 8000386:	2208      	movs	r2, #8
 8000388:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800038a:	4805      	ldr	r0, [pc, #20]	@ (80003a0 <MX_SPI1_Init+0x74>)
 800038c:	f002 f826 	bl	80023dc <HAL_SPI_Init>
 8000390:	4603      	mov	r3, r0
 8000392:	2b00      	cmp	r3, #0
 8000394:	d001      	beq.n	800039a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000396:	f000 f89f 	bl	80004d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800039a:	bf00      	nop
 800039c:	bd80      	pop	{r7, pc}
 800039e:	bf00      	nop
 80003a0:	20000054 	.word	0x20000054
 80003a4:	40013000 	.word	0x40013000

080003a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b088      	sub	sp, #32
 80003ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ae:	f107 030c 	add.w	r3, r7, #12
 80003b2:	2200      	movs	r2, #0
 80003b4:	601a      	str	r2, [r3, #0]
 80003b6:	605a      	str	r2, [r3, #4]
 80003b8:	609a      	str	r2, [r3, #8]
 80003ba:	60da      	str	r2, [r3, #12]
 80003bc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80003be:	4b26      	ldr	r3, [pc, #152]	@ (8000458 <MX_GPIO_Init+0xb0>)
 80003c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003c2:	4a25      	ldr	r2, [pc, #148]	@ (8000458 <MX_GPIO_Init+0xb0>)
 80003c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80003c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80003ca:	4b23      	ldr	r3, [pc, #140]	@ (8000458 <MX_GPIO_Init+0xb0>)
 80003cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80003d2:	60bb      	str	r3, [r7, #8]
 80003d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003d6:	4b20      	ldr	r3, [pc, #128]	@ (8000458 <MX_GPIO_Init+0xb0>)
 80003d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003da:	4a1f      	ldr	r2, [pc, #124]	@ (8000458 <MX_GPIO_Init+0xb0>)
 80003dc:	f043 0301 	orr.w	r3, r3, #1
 80003e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80003e2:	4b1d      	ldr	r3, [pc, #116]	@ (8000458 <MX_GPIO_Init+0xb0>)
 80003e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003e6:	f003 0301 	and.w	r3, r3, #1
 80003ea:	607b      	str	r3, [r7, #4]
 80003ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003ee:	4b1a      	ldr	r3, [pc, #104]	@ (8000458 <MX_GPIO_Init+0xb0>)
 80003f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003f2:	4a19      	ldr	r2, [pc, #100]	@ (8000458 <MX_GPIO_Init+0xb0>)
 80003f4:	f043 0302 	orr.w	r3, r3, #2
 80003f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80003fa:	4b17      	ldr	r3, [pc, #92]	@ (8000458 <MX_GPIO_Init+0xb0>)
 80003fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003fe:	f003 0302 	and.w	r3, r3, #2
 8000402:	603b      	str	r3, [r7, #0]
 8000404:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000406:	2200      	movs	r2, #0
 8000408:	2108      	movs	r1, #8
 800040a:	4814      	ldr	r0, [pc, #80]	@ (800045c <MX_GPIO_Init+0xb4>)
 800040c:	f001 f96a 	bl	80016e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000410:	2301      	movs	r3, #1
 8000412:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000414:	2302      	movs	r3, #2
 8000416:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000418:	2300      	movs	r3, #0
 800041a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800041c:	2300      	movs	r3, #0
 800041e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000420:	230d      	movs	r3, #13
 8000422:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000424:	f107 030c 	add.w	r3, r7, #12
 8000428:	4619      	mov	r1, r3
 800042a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800042e:	f000 ffdf 	bl	80013f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000432:	2308      	movs	r3, #8
 8000434:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000436:	2301      	movs	r3, #1
 8000438:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800043a:	2300      	movs	r3, #0
 800043c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800043e:	2300      	movs	r3, #0
 8000440:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000442:	f107 030c 	add.w	r3, r7, #12
 8000446:	4619      	mov	r1, r3
 8000448:	4804      	ldr	r0, [pc, #16]	@ (800045c <MX_GPIO_Init+0xb4>)
 800044a:	f000 ffd1 	bl	80013f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800044e:	bf00      	nop
 8000450:	3720      	adds	r7, #32
 8000452:	46bd      	mov	sp, r7
 8000454:	bd80      	pop	{r7, pc}
 8000456:	bf00      	nop
 8000458:	40021000 	.word	0x40021000
 800045c:	48000400 	.word	0x48000400

08000460 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000460:	b5b0      	push	{r4, r5, r7, lr}
 8000462:	b08a      	sub	sp, #40	@ 0x28
 8000464:	af00      	add	r7, sp, #0
 8000466:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

	HAL_StatusTypeDef stat = HAL_CAN_Start(&hcan1);
 8000468:	4817      	ldr	r0, [pc, #92]	@ (80004c8 <StartDefaultTask+0x68>)
 800046a:	f000 fb22 	bl	8000ab2 <HAL_CAN_Start>
 800046e:	4603      	mov	r3, r0
 8000470:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	CAN_TxHeaderTypeDef Header = { 0x123, 0, 0, 0, 4, 0};
 8000474:	4b15      	ldr	r3, [pc, #84]	@ (80004cc <StartDefaultTask+0x6c>)
 8000476:	f107 040c 	add.w	r4, r7, #12
 800047a:	461d      	mov	r5, r3
 800047c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800047e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000480:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000484:	e884 0003 	stmia.w	r4, {r0, r1}
	uint32_t mbx;
  for(;;)
  {
    osDelay(500);
 8000488:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800048c:	f002 fa7a 	bl	8002984 <osDelay>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000490:	2200      	movs	r2, #0
 8000492:	2108      	movs	r1, #8
 8000494:	480e      	ldr	r0, [pc, #56]	@ (80004d0 <StartDefaultTask+0x70>)
 8000496:	f001 f925 	bl	80016e4 <HAL_GPIO_WritePin>
    osDelay(500);
 800049a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800049e:	f002 fa71 	bl	8002984 <osDelay>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 80004a2:	2201      	movs	r2, #1
 80004a4:	2108      	movs	r1, #8
 80004a6:	480a      	ldr	r0, [pc, #40]	@ (80004d0 <StartDefaultTask+0x70>)
 80004a8:	f001 f91c 	bl	80016e4 <HAL_GPIO_WritePin>
    stat = HAL_CAN_AddTxMessage( &hcan1, &Header, "123", &mbx);
 80004ac:	f107 0308 	add.w	r3, r7, #8
 80004b0:	f107 010c 	add.w	r1, r7, #12
 80004b4:	4a07      	ldr	r2, [pc, #28]	@ (80004d4 <StartDefaultTask+0x74>)
 80004b6:	4804      	ldr	r0, [pc, #16]	@ (80004c8 <StartDefaultTask+0x68>)
 80004b8:	f000 fb3f 	bl	8000b3a <HAL_CAN_AddTxMessage>
 80004bc:	4603      	mov	r3, r0
 80004be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    osDelay(500);
 80004c2:	bf00      	nop
 80004c4:	e7e0      	b.n	8000488 <StartDefaultTask+0x28>
 80004c6:	bf00      	nop
 80004c8:	2000002c 	.word	0x2000002c
 80004cc:	08005374 	.word	0x08005374
 80004d0:	48000400 	.word	0x48000400
 80004d4:	08005370 	.word	0x08005370

080004d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004dc:	b672      	cpsid	i
}
 80004de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004e0:	bf00      	nop
 80004e2:	e7fd      	b.n	80004e0 <Error_Handler+0x8>

080004e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b082      	sub	sp, #8
 80004e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004ea:	4b11      	ldr	r3, [pc, #68]	@ (8000530 <HAL_MspInit+0x4c>)
 80004ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80004ee:	4a10      	ldr	r2, [pc, #64]	@ (8000530 <HAL_MspInit+0x4c>)
 80004f0:	f043 0301 	orr.w	r3, r3, #1
 80004f4:	6613      	str	r3, [r2, #96]	@ 0x60
 80004f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000530 <HAL_MspInit+0x4c>)
 80004f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80004fa:	f003 0301 	and.w	r3, r3, #1
 80004fe:	607b      	str	r3, [r7, #4]
 8000500:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000502:	4b0b      	ldr	r3, [pc, #44]	@ (8000530 <HAL_MspInit+0x4c>)
 8000504:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000506:	4a0a      	ldr	r2, [pc, #40]	@ (8000530 <HAL_MspInit+0x4c>)
 8000508:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800050c:	6593      	str	r3, [r2, #88]	@ 0x58
 800050e:	4b08      	ldr	r3, [pc, #32]	@ (8000530 <HAL_MspInit+0x4c>)
 8000510:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000512:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000516:	603b      	str	r3, [r7, #0]
 8000518:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800051a:	2200      	movs	r2, #0
 800051c:	210f      	movs	r1, #15
 800051e:	f06f 0001 	mvn.w	r0, #1
 8000522:	f000 feee 	bl	8001302 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000526:	bf00      	nop
 8000528:	3708      	adds	r7, #8
 800052a:	46bd      	mov	sp, r7
 800052c:	bd80      	pop	{r7, pc}
 800052e:	bf00      	nop
 8000530:	40021000 	.word	0x40021000

08000534 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b08a      	sub	sp, #40	@ 0x28
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800053c:	f107 0314 	add.w	r3, r7, #20
 8000540:	2200      	movs	r2, #0
 8000542:	601a      	str	r2, [r3, #0]
 8000544:	605a      	str	r2, [r3, #4]
 8000546:	609a      	str	r2, [r3, #8]
 8000548:	60da      	str	r2, [r3, #12]
 800054a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	4a23      	ldr	r2, [pc, #140]	@ (80005e0 <HAL_CAN_MspInit+0xac>)
 8000552:	4293      	cmp	r3, r2
 8000554:	d140      	bne.n	80005d8 <HAL_CAN_MspInit+0xa4>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000556:	4b23      	ldr	r3, [pc, #140]	@ (80005e4 <HAL_CAN_MspInit+0xb0>)
 8000558:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800055a:	4a22      	ldr	r2, [pc, #136]	@ (80005e4 <HAL_CAN_MspInit+0xb0>)
 800055c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000560:	6593      	str	r3, [r2, #88]	@ 0x58
 8000562:	4b20      	ldr	r3, [pc, #128]	@ (80005e4 <HAL_CAN_MspInit+0xb0>)
 8000564:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000566:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800056a:	613b      	str	r3, [r7, #16]
 800056c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800056e:	4b1d      	ldr	r3, [pc, #116]	@ (80005e4 <HAL_CAN_MspInit+0xb0>)
 8000570:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000572:	4a1c      	ldr	r2, [pc, #112]	@ (80005e4 <HAL_CAN_MspInit+0xb0>)
 8000574:	f043 0302 	orr.w	r3, r3, #2
 8000578:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800057a:	4b1a      	ldr	r3, [pc, #104]	@ (80005e4 <HAL_CAN_MspInit+0xb0>)
 800057c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800057e:	f003 0302 	and.w	r3, r3, #2
 8000582:	60fb      	str	r3, [r7, #12]
 8000584:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000586:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800058a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800058c:	2302      	movs	r3, #2
 800058e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000590:	2300      	movs	r3, #0
 8000592:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000594:	2303      	movs	r3, #3
 8000596:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000598:	2309      	movs	r3, #9
 800059a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800059c:	f107 0314 	add.w	r3, r7, #20
 80005a0:	4619      	mov	r1, r3
 80005a2:	4811      	ldr	r0, [pc, #68]	@ (80005e8 <HAL_CAN_MspInit+0xb4>)
 80005a4:	f000 ff24 	bl	80013f0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 80005a8:	2200      	movs	r2, #0
 80005aa:	2105      	movs	r1, #5
 80005ac:	2013      	movs	r0, #19
 80005ae:	f000 fea8 	bl	8001302 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 80005b2:	2013      	movs	r0, #19
 80005b4:	f000 fec1 	bl	800133a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 80005b8:	2200      	movs	r2, #0
 80005ba:	2105      	movs	r1, #5
 80005bc:	2014      	movs	r0, #20
 80005be:	f000 fea0 	bl	8001302 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80005c2:	2014      	movs	r0, #20
 80005c4:	f000 feb9 	bl	800133a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 5, 0);
 80005c8:	2200      	movs	r2, #0
 80005ca:	2105      	movs	r1, #5
 80005cc:	2016      	movs	r0, #22
 80005ce:	f000 fe98 	bl	8001302 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 80005d2:	2016      	movs	r0, #22
 80005d4:	f000 feb1 	bl	800133a <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 80005d8:	bf00      	nop
 80005da:	3728      	adds	r7, #40	@ 0x28
 80005dc:	46bd      	mov	sp, r7
 80005de:	bd80      	pop	{r7, pc}
 80005e0:	40006400 	.word	0x40006400
 80005e4:	40021000 	.word	0x40021000
 80005e8:	48000400 	.word	0x48000400

080005ec <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b08a      	sub	sp, #40	@ 0x28
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005f4:	f107 0314 	add.w	r3, r7, #20
 80005f8:	2200      	movs	r2, #0
 80005fa:	601a      	str	r2, [r3, #0]
 80005fc:	605a      	str	r2, [r3, #4]
 80005fe:	609a      	str	r2, [r3, #8]
 8000600:	60da      	str	r2, [r3, #12]
 8000602:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	4a29      	ldr	r2, [pc, #164]	@ (80006b0 <HAL_SPI_MspInit+0xc4>)
 800060a:	4293      	cmp	r3, r2
 800060c:	d14c      	bne.n	80006a8 <HAL_SPI_MspInit+0xbc>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800060e:	4b29      	ldr	r3, [pc, #164]	@ (80006b4 <HAL_SPI_MspInit+0xc8>)
 8000610:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000612:	4a28      	ldr	r2, [pc, #160]	@ (80006b4 <HAL_SPI_MspInit+0xc8>)
 8000614:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000618:	6613      	str	r3, [r2, #96]	@ 0x60
 800061a:	4b26      	ldr	r3, [pc, #152]	@ (80006b4 <HAL_SPI_MspInit+0xc8>)
 800061c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800061e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000622:	613b      	str	r3, [r7, #16]
 8000624:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000626:	4b23      	ldr	r3, [pc, #140]	@ (80006b4 <HAL_SPI_MspInit+0xc8>)
 8000628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800062a:	4a22      	ldr	r2, [pc, #136]	@ (80006b4 <HAL_SPI_MspInit+0xc8>)
 800062c:	f043 0301 	orr.w	r3, r3, #1
 8000630:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000632:	4b20      	ldr	r3, [pc, #128]	@ (80006b4 <HAL_SPI_MspInit+0xc8>)
 8000634:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000636:	f003 0301 	and.w	r3, r3, #1
 800063a:	60fb      	str	r3, [r7, #12]
 800063c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800063e:	4b1d      	ldr	r3, [pc, #116]	@ (80006b4 <HAL_SPI_MspInit+0xc8>)
 8000640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000642:	4a1c      	ldr	r2, [pc, #112]	@ (80006b4 <HAL_SPI_MspInit+0xc8>)
 8000644:	f043 0302 	orr.w	r3, r3, #2
 8000648:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800064a:	4b1a      	ldr	r3, [pc, #104]	@ (80006b4 <HAL_SPI_MspInit+0xc8>)
 800064c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800064e:	f003 0302 	and.w	r3, r3, #2
 8000652:	60bb      	str	r3, [r7, #8]
 8000654:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PB4 (NJTRST)     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 8000656:	23b0      	movs	r3, #176	@ 0xb0
 8000658:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800065a:	2302      	movs	r3, #2
 800065c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800065e:	2300      	movs	r3, #0
 8000660:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000662:	2303      	movs	r3, #3
 8000664:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000666:	2305      	movs	r3, #5
 8000668:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800066a:	f107 0314 	add.w	r3, r7, #20
 800066e:	4619      	mov	r1, r3
 8000670:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000674:	f000 febc 	bl	80013f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000678:	2310      	movs	r3, #16
 800067a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800067c:	2302      	movs	r3, #2
 800067e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000680:	2300      	movs	r3, #0
 8000682:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000684:	2303      	movs	r3, #3
 8000686:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000688:	2305      	movs	r3, #5
 800068a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800068c:	f107 0314 	add.w	r3, r7, #20
 8000690:	4619      	mov	r1, r3
 8000692:	4809      	ldr	r0, [pc, #36]	@ (80006b8 <HAL_SPI_MspInit+0xcc>)
 8000694:	f000 feac 	bl	80013f0 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8000698:	2200      	movs	r2, #0
 800069a:	2105      	movs	r1, #5
 800069c:	2023      	movs	r0, #35	@ 0x23
 800069e:	f000 fe30 	bl	8001302 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80006a2:	2023      	movs	r0, #35	@ 0x23
 80006a4:	f000 fe49 	bl	800133a <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80006a8:	bf00      	nop
 80006aa:	3728      	adds	r7, #40	@ 0x28
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bd80      	pop	{r7, pc}
 80006b0:	40013000 	.word	0x40013000
 80006b4:	40021000 	.word	0x40021000
 80006b8:	48000400 	.word	0x48000400

080006bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006c0:	bf00      	nop
 80006c2:	e7fd      	b.n	80006c0 <NMI_Handler+0x4>

080006c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006c4:	b480      	push	{r7}
 80006c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006c8:	bf00      	nop
 80006ca:	e7fd      	b.n	80006c8 <HardFault_Handler+0x4>

080006cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006cc:	b480      	push	{r7}
 80006ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006d0:	bf00      	nop
 80006d2:	e7fd      	b.n	80006d0 <MemManage_Handler+0x4>

080006d4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006d4:	b480      	push	{r7}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006d8:	bf00      	nop
 80006da:	e7fd      	b.n	80006d8 <BusFault_Handler+0x4>

080006dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006e0:	bf00      	nop
 80006e2:	e7fd      	b.n	80006e0 <UsageFault_Handler+0x4>

080006e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006e4:	b480      	push	{r7}
 80006e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006e8:	bf00      	nop
 80006ea:	46bd      	mov	sp, r7
 80006ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f0:	4770      	bx	lr

080006f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006f2:	b580      	push	{r7, lr}
 80006f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006f6:	f000 f8c1 	bl	800087c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80006fa:	f003 fd73 	bl	80041e4 <xTaskGetSchedulerState>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b01      	cmp	r3, #1
 8000702:	d001      	beq.n	8000708 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000704:	f004 fb68 	bl	8004dd8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000708:	bf00      	nop
 800070a:	bd80      	pop	{r7, pc}

0800070c <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000710:	4802      	ldr	r0, [pc, #8]	@ (800071c <CAN1_TX_IRQHandler+0x10>)
 8000712:	f000 fae2 	bl	8000cda <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8000716:	bf00      	nop
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	2000002c 	.word	0x2000002c

08000720 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000724:	4802      	ldr	r0, [pc, #8]	@ (8000730 <CAN1_RX0_IRQHandler+0x10>)
 8000726:	f000 fad8 	bl	8000cda <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800072a:	bf00      	nop
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	2000002c 	.word	0x2000002c

08000734 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000738:	4802      	ldr	r0, [pc, #8]	@ (8000744 <CAN1_SCE_IRQHandler+0x10>)
 800073a:	f000 face 	bl	8000cda <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 800073e:	bf00      	nop
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	2000002c 	.word	0x2000002c

08000748 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800074c:	4802      	ldr	r0, [pc, #8]	@ (8000758 <SPI1_IRQHandler+0x10>)
 800074e:	f001 fee9 	bl	8002524 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8000752:	bf00      	nop
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	20000054 	.word	0x20000054

0800075c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000760:	4b06      	ldr	r3, [pc, #24]	@ (800077c <SystemInit+0x20>)
 8000762:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000766:	4a05      	ldr	r2, [pc, #20]	@ (800077c <SystemInit+0x20>)
 8000768:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800076c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000770:	bf00      	nop
 8000772:	46bd      	mov	sp, r7
 8000774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000778:	4770      	bx	lr
 800077a:	bf00      	nop
 800077c:	e000ed00 	.word	0xe000ed00

08000780 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000780:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80007b8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000784:	f7ff ffea 	bl	800075c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000788:	480c      	ldr	r0, [pc, #48]	@ (80007bc <LoopForever+0x6>)
  ldr r1, =_edata
 800078a:	490d      	ldr	r1, [pc, #52]	@ (80007c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800078c:	4a0d      	ldr	r2, [pc, #52]	@ (80007c4 <LoopForever+0xe>)
  movs r3, #0
 800078e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000790:	e002      	b.n	8000798 <LoopCopyDataInit>

08000792 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000792:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000794:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000796:	3304      	adds	r3, #4

08000798 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000798:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800079a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800079c:	d3f9      	bcc.n	8000792 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800079e:	4a0a      	ldr	r2, [pc, #40]	@ (80007c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80007a0:	4c0a      	ldr	r4, [pc, #40]	@ (80007cc <LoopForever+0x16>)
  movs r3, #0
 80007a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007a4:	e001      	b.n	80007aa <LoopFillZerobss>

080007a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007a8:	3204      	adds	r2, #4

080007aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007ac:	d3fb      	bcc.n	80007a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007ae:	f004 fd9b 	bl	80052e8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80007b2:	f7ff fd15 	bl	80001e0 <main>

080007b6 <LoopForever>:

LoopForever:
    b LoopForever
 80007b6:	e7fe      	b.n	80007b6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80007b8:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 80007bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007c0:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80007c4:	08005410 	.word	0x08005410
  ldr r2, =_sbss
 80007c8:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80007cc:	200019c8 	.word	0x200019c8

080007d0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80007d0:	e7fe      	b.n	80007d0 <ADC1_IRQHandler>

080007d2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007d2:	b580      	push	{r7, lr}
 80007d4:	b082      	sub	sp, #8
 80007d6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80007d8:	2300      	movs	r3, #0
 80007da:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007dc:	2003      	movs	r0, #3
 80007de:	f000 fd85 	bl	80012ec <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80007e2:	200f      	movs	r0, #15
 80007e4:	f000 f80e 	bl	8000804 <HAL_InitTick>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d002      	beq.n	80007f4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80007ee:	2301      	movs	r3, #1
 80007f0:	71fb      	strb	r3, [r7, #7]
 80007f2:	e001      	b.n	80007f8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80007f4:	f7ff fe76 	bl	80004e4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80007f8:	79fb      	ldrb	r3, [r7, #7]
}
 80007fa:	4618      	mov	r0, r3
 80007fc:	3708      	adds	r7, #8
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
	...

08000804 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b084      	sub	sp, #16
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800080c:	2300      	movs	r3, #0
 800080e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000810:	4b17      	ldr	r3, [pc, #92]	@ (8000870 <HAL_InitTick+0x6c>)
 8000812:	781b      	ldrb	r3, [r3, #0]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d023      	beq.n	8000860 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000818:	4b16      	ldr	r3, [pc, #88]	@ (8000874 <HAL_InitTick+0x70>)
 800081a:	681a      	ldr	r2, [r3, #0]
 800081c:	4b14      	ldr	r3, [pc, #80]	@ (8000870 <HAL_InitTick+0x6c>)
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	4619      	mov	r1, r3
 8000822:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000826:	fbb3 f3f1 	udiv	r3, r3, r1
 800082a:	fbb2 f3f3 	udiv	r3, r2, r3
 800082e:	4618      	mov	r0, r3
 8000830:	f000 fd91 	bl	8001356 <HAL_SYSTICK_Config>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d10f      	bne.n	800085a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	2b0f      	cmp	r3, #15
 800083e:	d809      	bhi.n	8000854 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000840:	2200      	movs	r2, #0
 8000842:	6879      	ldr	r1, [r7, #4]
 8000844:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000848:	f000 fd5b 	bl	8001302 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800084c:	4a0a      	ldr	r2, [pc, #40]	@ (8000878 <HAL_InitTick+0x74>)
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	6013      	str	r3, [r2, #0]
 8000852:	e007      	b.n	8000864 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000854:	2301      	movs	r3, #1
 8000856:	73fb      	strb	r3, [r7, #15]
 8000858:	e004      	b.n	8000864 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800085a:	2301      	movs	r3, #1
 800085c:	73fb      	strb	r3, [r7, #15]
 800085e:	e001      	b.n	8000864 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000860:	2301      	movs	r3, #1
 8000862:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000864:	7bfb      	ldrb	r3, [r7, #15]
}
 8000866:	4618      	mov	r0, r3
 8000868:	3710      	adds	r7, #16
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	20000008 	.word	0x20000008
 8000874:	20000000 	.word	0x20000000
 8000878:	20000004 	.word	0x20000004

0800087c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000880:	4b06      	ldr	r3, [pc, #24]	@ (800089c <HAL_IncTick+0x20>)
 8000882:	781b      	ldrb	r3, [r3, #0]
 8000884:	461a      	mov	r2, r3
 8000886:	4b06      	ldr	r3, [pc, #24]	@ (80008a0 <HAL_IncTick+0x24>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	4413      	add	r3, r2
 800088c:	4a04      	ldr	r2, [pc, #16]	@ (80008a0 <HAL_IncTick+0x24>)
 800088e:	6013      	str	r3, [r2, #0]
}
 8000890:	bf00      	nop
 8000892:	46bd      	mov	sp, r7
 8000894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000898:	4770      	bx	lr
 800089a:	bf00      	nop
 800089c:	20000008 	.word	0x20000008
 80008a0:	200000bc 	.word	0x200000bc

080008a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008a4:	b480      	push	{r7}
 80008a6:	af00      	add	r7, sp, #0
  return uwTick;
 80008a8:	4b03      	ldr	r3, [pc, #12]	@ (80008b8 <HAL_GetTick+0x14>)
 80008aa:	681b      	ldr	r3, [r3, #0]
}
 80008ac:	4618      	mov	r0, r3
 80008ae:	46bd      	mov	sp, r7
 80008b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b4:	4770      	bx	lr
 80008b6:	bf00      	nop
 80008b8:	200000bc 	.word	0x200000bc

080008bc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b084      	sub	sp, #16
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d101      	bne.n	80008ce <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80008ca:	2301      	movs	r3, #1
 80008cc:	e0ed      	b.n	8000aaa <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80008d4:	b2db      	uxtb	r3, r3
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d102      	bne.n	80008e0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80008da:	6878      	ldr	r0, [r7, #4]
 80008dc:	f7ff fe2a 	bl	8000534 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	681a      	ldr	r2, [r3, #0]
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	f042 0201 	orr.w	r2, r2, #1
 80008ee:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80008f0:	f7ff ffd8 	bl	80008a4 <HAL_GetTick>
 80008f4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80008f6:	e012      	b.n	800091e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80008f8:	f7ff ffd4 	bl	80008a4 <HAL_GetTick>
 80008fc:	4602      	mov	r2, r0
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	1ad3      	subs	r3, r2, r3
 8000902:	2b0a      	cmp	r3, #10
 8000904:	d90b      	bls.n	800091e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800090a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	2205      	movs	r2, #5
 8000916:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800091a:	2301      	movs	r3, #1
 800091c:	e0c5      	b.n	8000aaa <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	685b      	ldr	r3, [r3, #4]
 8000924:	f003 0301 	and.w	r3, r3, #1
 8000928:	2b00      	cmp	r3, #0
 800092a:	d0e5      	beq.n	80008f8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	681a      	ldr	r2, [r3, #0]
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	f022 0202 	bic.w	r2, r2, #2
 800093a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800093c:	f7ff ffb2 	bl	80008a4 <HAL_GetTick>
 8000940:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000942:	e012      	b.n	800096a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000944:	f7ff ffae 	bl	80008a4 <HAL_GetTick>
 8000948:	4602      	mov	r2, r0
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	1ad3      	subs	r3, r2, r3
 800094e:	2b0a      	cmp	r3, #10
 8000950:	d90b      	bls.n	800096a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000956:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	2205      	movs	r2, #5
 8000962:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000966:	2301      	movs	r3, #1
 8000968:	e09f      	b.n	8000aaa <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	685b      	ldr	r3, [r3, #4]
 8000970:	f003 0302 	and.w	r3, r3, #2
 8000974:	2b00      	cmp	r3, #0
 8000976:	d1e5      	bne.n	8000944 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	7e1b      	ldrb	r3, [r3, #24]
 800097c:	2b01      	cmp	r3, #1
 800097e:	d108      	bne.n	8000992 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	681a      	ldr	r2, [r3, #0]
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800098e:	601a      	str	r2, [r3, #0]
 8000990:	e007      	b.n	80009a2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	681a      	ldr	r2, [r3, #0]
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80009a0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	7e5b      	ldrb	r3, [r3, #25]
 80009a6:	2b01      	cmp	r3, #1
 80009a8:	d108      	bne.n	80009bc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	681a      	ldr	r2, [r3, #0]
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80009b8:	601a      	str	r2, [r3, #0]
 80009ba:	e007      	b.n	80009cc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	681a      	ldr	r2, [r3, #0]
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80009ca:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	7e9b      	ldrb	r3, [r3, #26]
 80009d0:	2b01      	cmp	r3, #1
 80009d2:	d108      	bne.n	80009e6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	681a      	ldr	r2, [r3, #0]
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	f042 0220 	orr.w	r2, r2, #32
 80009e2:	601a      	str	r2, [r3, #0]
 80009e4:	e007      	b.n	80009f6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	681a      	ldr	r2, [r3, #0]
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	f022 0220 	bic.w	r2, r2, #32
 80009f4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	7edb      	ldrb	r3, [r3, #27]
 80009fa:	2b01      	cmp	r3, #1
 80009fc:	d108      	bne.n	8000a10 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	681a      	ldr	r2, [r3, #0]
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	f022 0210 	bic.w	r2, r2, #16
 8000a0c:	601a      	str	r2, [r3, #0]
 8000a0e:	e007      	b.n	8000a20 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	681a      	ldr	r2, [r3, #0]
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	f042 0210 	orr.w	r2, r2, #16
 8000a1e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	7f1b      	ldrb	r3, [r3, #28]
 8000a24:	2b01      	cmp	r3, #1
 8000a26:	d108      	bne.n	8000a3a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	681a      	ldr	r2, [r3, #0]
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	f042 0208 	orr.w	r2, r2, #8
 8000a36:	601a      	str	r2, [r3, #0]
 8000a38:	e007      	b.n	8000a4a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	681a      	ldr	r2, [r3, #0]
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	f022 0208 	bic.w	r2, r2, #8
 8000a48:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	7f5b      	ldrb	r3, [r3, #29]
 8000a4e:	2b01      	cmp	r3, #1
 8000a50:	d108      	bne.n	8000a64 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	681a      	ldr	r2, [r3, #0]
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	f042 0204 	orr.w	r2, r2, #4
 8000a60:	601a      	str	r2, [r3, #0]
 8000a62:	e007      	b.n	8000a74 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	681a      	ldr	r2, [r3, #0]
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	f022 0204 	bic.w	r2, r2, #4
 8000a72:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	689a      	ldr	r2, [r3, #8]
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	68db      	ldr	r3, [r3, #12]
 8000a7c:	431a      	orrs	r2, r3
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	691b      	ldr	r3, [r3, #16]
 8000a82:	431a      	orrs	r2, r3
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	695b      	ldr	r3, [r3, #20]
 8000a88:	ea42 0103 	orr.w	r1, r2, r3
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	685b      	ldr	r3, [r3, #4]
 8000a90:	1e5a      	subs	r2, r3, #1
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	430a      	orrs	r2, r1
 8000a98:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	2201      	movs	r2, #1
 8000aa4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000aa8:	2300      	movs	r3, #0
}
 8000aaa:	4618      	mov	r0, r3
 8000aac:	3710      	adds	r7, #16
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}

08000ab2 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000ab2:	b580      	push	{r7, lr}
 8000ab4:	b084      	sub	sp, #16
 8000ab6:	af00      	add	r7, sp, #0
 8000ab8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ac0:	b2db      	uxtb	r3, r3
 8000ac2:	2b01      	cmp	r3, #1
 8000ac4:	d12e      	bne.n	8000b24 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	2202      	movs	r2, #2
 8000aca:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	681a      	ldr	r2, [r3, #0]
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	f022 0201 	bic.w	r2, r2, #1
 8000adc:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000ade:	f7ff fee1 	bl	80008a4 <HAL_GetTick>
 8000ae2:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000ae4:	e012      	b.n	8000b0c <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000ae6:	f7ff fedd 	bl	80008a4 <HAL_GetTick>
 8000aea:	4602      	mov	r2, r0
 8000aec:	68fb      	ldr	r3, [r7, #12]
 8000aee:	1ad3      	subs	r3, r2, r3
 8000af0:	2b0a      	cmp	r3, #10
 8000af2:	d90b      	bls.n	8000b0c <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000af8:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	2205      	movs	r2, #5
 8000b04:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000b08:	2301      	movs	r3, #1
 8000b0a:	e012      	b.n	8000b32 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	685b      	ldr	r3, [r3, #4]
 8000b12:	f003 0301 	and.w	r3, r3, #1
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d1e5      	bne.n	8000ae6 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8000b20:	2300      	movs	r3, #0
 8000b22:	e006      	b.n	8000b32 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b28:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000b30:	2301      	movs	r3, #1
  }
}
 8000b32:	4618      	mov	r0, r3
 8000b34:	3710      	adds	r7, #16
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}

08000b3a <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8000b3a:	b480      	push	{r7}
 8000b3c:	b089      	sub	sp, #36	@ 0x24
 8000b3e:	af00      	add	r7, sp, #0
 8000b40:	60f8      	str	r0, [r7, #12]
 8000b42:	60b9      	str	r1, [r7, #8]
 8000b44:	607a      	str	r2, [r7, #4]
 8000b46:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000b4e:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	689b      	ldr	r3, [r3, #8]
 8000b56:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000b58:	7ffb      	ldrb	r3, [r7, #31]
 8000b5a:	2b01      	cmp	r3, #1
 8000b5c:	d003      	beq.n	8000b66 <HAL_CAN_AddTxMessage+0x2c>
 8000b5e:	7ffb      	ldrb	r3, [r7, #31]
 8000b60:	2b02      	cmp	r3, #2
 8000b62:	f040 80ad 	bne.w	8000cc0 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000b66:	69bb      	ldr	r3, [r7, #24]
 8000b68:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d10a      	bne.n	8000b86 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000b70:	69bb      	ldr	r3, [r7, #24]
 8000b72:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d105      	bne.n	8000b86 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8000b7a:	69bb      	ldr	r3, [r7, #24]
 8000b7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	f000 8095 	beq.w	8000cb0 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000b86:	69bb      	ldr	r3, [r7, #24]
 8000b88:	0e1b      	lsrs	r3, r3, #24
 8000b8a:	f003 0303 	and.w	r3, r3, #3
 8000b8e:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000b90:	2201      	movs	r2, #1
 8000b92:	697b      	ldr	r3, [r7, #20]
 8000b94:	409a      	lsls	r2, r3
 8000b96:	683b      	ldr	r3, [r7, #0]
 8000b98:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8000b9a:	68bb      	ldr	r3, [r7, #8]
 8000b9c:	689b      	ldr	r3, [r3, #8]
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d10d      	bne.n	8000bbe <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000ba2:	68bb      	ldr	r3, [r7, #8]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8000ba8:	68bb      	ldr	r3, [r7, #8]
 8000baa:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000bac:	68f9      	ldr	r1, [r7, #12]
 8000bae:	6809      	ldr	r1, [r1, #0]
 8000bb0:	431a      	orrs	r2, r3
 8000bb2:	697b      	ldr	r3, [r7, #20]
 8000bb4:	3318      	adds	r3, #24
 8000bb6:	011b      	lsls	r3, r3, #4
 8000bb8:	440b      	add	r3, r1
 8000bba:	601a      	str	r2, [r3, #0]
 8000bbc:	e00f      	b.n	8000bde <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000bbe:	68bb      	ldr	r3, [r7, #8]
 8000bc0:	685b      	ldr	r3, [r3, #4]
 8000bc2:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8000bc4:	68bb      	ldr	r3, [r7, #8]
 8000bc6:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000bc8:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8000bca:	68bb      	ldr	r3, [r7, #8]
 8000bcc:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000bce:	68f9      	ldr	r1, [r7, #12]
 8000bd0:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8000bd2:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	3318      	adds	r3, #24
 8000bd8:	011b      	lsls	r3, r3, #4
 8000bda:	440b      	add	r3, r1
 8000bdc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	6819      	ldr	r1, [r3, #0]
 8000be2:	68bb      	ldr	r3, [r7, #8]
 8000be4:	691a      	ldr	r2, [r3, #16]
 8000be6:	697b      	ldr	r3, [r7, #20]
 8000be8:	3318      	adds	r3, #24
 8000bea:	011b      	lsls	r3, r3, #4
 8000bec:	440b      	add	r3, r1
 8000bee:	3304      	adds	r3, #4
 8000bf0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000bf2:	68bb      	ldr	r3, [r7, #8]
 8000bf4:	7d1b      	ldrb	r3, [r3, #20]
 8000bf6:	2b01      	cmp	r3, #1
 8000bf8:	d111      	bne.n	8000c1e <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	681a      	ldr	r2, [r3, #0]
 8000bfe:	697b      	ldr	r3, [r7, #20]
 8000c00:	3318      	adds	r3, #24
 8000c02:	011b      	lsls	r3, r3, #4
 8000c04:	4413      	add	r3, r2
 8000c06:	3304      	adds	r3, #4
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	68fa      	ldr	r2, [r7, #12]
 8000c0c:	6811      	ldr	r1, [r2, #0]
 8000c0e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000c12:	697b      	ldr	r3, [r7, #20]
 8000c14:	3318      	adds	r3, #24
 8000c16:	011b      	lsls	r3, r3, #4
 8000c18:	440b      	add	r3, r1
 8000c1a:	3304      	adds	r3, #4
 8000c1c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	3307      	adds	r3, #7
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	061a      	lsls	r2, r3, #24
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	3306      	adds	r3, #6
 8000c2a:	781b      	ldrb	r3, [r3, #0]
 8000c2c:	041b      	lsls	r3, r3, #16
 8000c2e:	431a      	orrs	r2, r3
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	3305      	adds	r3, #5
 8000c34:	781b      	ldrb	r3, [r3, #0]
 8000c36:	021b      	lsls	r3, r3, #8
 8000c38:	4313      	orrs	r3, r2
 8000c3a:	687a      	ldr	r2, [r7, #4]
 8000c3c:	3204      	adds	r2, #4
 8000c3e:	7812      	ldrb	r2, [r2, #0]
 8000c40:	4610      	mov	r0, r2
 8000c42:	68fa      	ldr	r2, [r7, #12]
 8000c44:	6811      	ldr	r1, [r2, #0]
 8000c46:	ea43 0200 	orr.w	r2, r3, r0
 8000c4a:	697b      	ldr	r3, [r7, #20]
 8000c4c:	011b      	lsls	r3, r3, #4
 8000c4e:	440b      	add	r3, r1
 8000c50:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8000c54:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	3303      	adds	r3, #3
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	061a      	lsls	r2, r3, #24
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	3302      	adds	r3, #2
 8000c62:	781b      	ldrb	r3, [r3, #0]
 8000c64:	041b      	lsls	r3, r3, #16
 8000c66:	431a      	orrs	r2, r3
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	3301      	adds	r3, #1
 8000c6c:	781b      	ldrb	r3, [r3, #0]
 8000c6e:	021b      	lsls	r3, r3, #8
 8000c70:	4313      	orrs	r3, r2
 8000c72:	687a      	ldr	r2, [r7, #4]
 8000c74:	7812      	ldrb	r2, [r2, #0]
 8000c76:	4610      	mov	r0, r2
 8000c78:	68fa      	ldr	r2, [r7, #12]
 8000c7a:	6811      	ldr	r1, [r2, #0]
 8000c7c:	ea43 0200 	orr.w	r2, r3, r0
 8000c80:	697b      	ldr	r3, [r7, #20]
 8000c82:	011b      	lsls	r3, r3, #4
 8000c84:	440b      	add	r3, r1
 8000c86:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8000c8a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	681a      	ldr	r2, [r3, #0]
 8000c90:	697b      	ldr	r3, [r7, #20]
 8000c92:	3318      	adds	r3, #24
 8000c94:	011b      	lsls	r3, r3, #4
 8000c96:	4413      	add	r3, r2
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	68fa      	ldr	r2, [r7, #12]
 8000c9c:	6811      	ldr	r1, [r2, #0]
 8000c9e:	f043 0201 	orr.w	r2, r3, #1
 8000ca2:	697b      	ldr	r3, [r7, #20]
 8000ca4:	3318      	adds	r3, #24
 8000ca6:	011b      	lsls	r3, r3, #4
 8000ca8:	440b      	add	r3, r1
 8000caa:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8000cac:	2300      	movs	r3, #0
 8000cae:	e00e      	b.n	8000cce <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cb4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	e006      	b.n	8000cce <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cc4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000ccc:	2301      	movs	r3, #1
  }
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	3724      	adds	r7, #36	@ 0x24
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr

08000cda <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8000cda:	b580      	push	{r7, lr}
 8000cdc:	b08a      	sub	sp, #40	@ 0x28
 8000cde:	af00      	add	r7, sp, #0
 8000ce0:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	695b      	ldr	r3, [r3, #20]
 8000cec:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	685b      	ldr	r3, [r3, #4]
 8000cf4:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	689b      	ldr	r3, [r3, #8]
 8000cfc:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	68db      	ldr	r3, [r3, #12]
 8000d04:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	691b      	ldr	r3, [r3, #16]
 8000d0c:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	699b      	ldr	r3, [r3, #24]
 8000d14:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8000d16:	6a3b      	ldr	r3, [r7, #32]
 8000d18:	f003 0301 	and.w	r3, r3, #1
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d07c      	beq.n	8000e1a <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8000d20:	69bb      	ldr	r3, [r7, #24]
 8000d22:	f003 0301 	and.w	r3, r3, #1
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d023      	beq.n	8000d72 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	2201      	movs	r2, #1
 8000d30:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8000d32:	69bb      	ldr	r3, [r7, #24]
 8000d34:	f003 0302 	and.w	r3, r3, #2
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d003      	beq.n	8000d44 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8000d3c:	6878      	ldr	r0, [r7, #4]
 8000d3e:	f000 f983 	bl	8001048 <HAL_CAN_TxMailbox0CompleteCallback>
 8000d42:	e016      	b.n	8000d72 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8000d44:	69bb      	ldr	r3, [r7, #24]
 8000d46:	f003 0304 	and.w	r3, r3, #4
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d004      	beq.n	8000d58 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8000d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d50:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000d54:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d56:	e00c      	b.n	8000d72 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8000d58:	69bb      	ldr	r3, [r7, #24]
 8000d5a:	f003 0308 	and.w	r3, r3, #8
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d004      	beq.n	8000d6c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8000d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d64:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000d68:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d6a:	e002      	b.n	8000d72 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8000d6c:	6878      	ldr	r0, [r7, #4]
 8000d6e:	f000 f989 	bl	8001084 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8000d72:	69bb      	ldr	r3, [r7, #24]
 8000d74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d024      	beq.n	8000dc6 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d84:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8000d86:	69bb      	ldr	r3, [r7, #24]
 8000d88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d003      	beq.n	8000d98 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8000d90:	6878      	ldr	r0, [r7, #4]
 8000d92:	f000 f963 	bl	800105c <HAL_CAN_TxMailbox1CompleteCallback>
 8000d96:	e016      	b.n	8000dc6 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8000d98:	69bb      	ldr	r3, [r7, #24]
 8000d9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d004      	beq.n	8000dac <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8000da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000da4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000da8:	627b      	str	r3, [r7, #36]	@ 0x24
 8000daa:	e00c      	b.n	8000dc6 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8000dac:	69bb      	ldr	r3, [r7, #24]
 8000dae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d004      	beq.n	8000dc0 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8000db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000db8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000dbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8000dbe:	e002      	b.n	8000dc6 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8000dc0:	6878      	ldr	r0, [r7, #4]
 8000dc2:	f000 f969 	bl	8001098 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8000dc6:	69bb      	ldr	r3, [r7, #24]
 8000dc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d024      	beq.n	8000e1a <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000dd8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8000dda:	69bb      	ldr	r3, [r7, #24]
 8000ddc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d003      	beq.n	8000dec <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8000de4:	6878      	ldr	r0, [r7, #4]
 8000de6:	f000 f943 	bl	8001070 <HAL_CAN_TxMailbox2CompleteCallback>
 8000dea:	e016      	b.n	8000e1a <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8000dec:	69bb      	ldr	r3, [r7, #24]
 8000dee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d004      	beq.n	8000e00 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8000df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000df8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000dfc:	627b      	str	r3, [r7, #36]	@ 0x24
 8000dfe:	e00c      	b.n	8000e1a <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8000e00:	69bb      	ldr	r3, [r7, #24]
 8000e02:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d004      	beq.n	8000e14 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8000e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e10:	627b      	str	r3, [r7, #36]	@ 0x24
 8000e12:	e002      	b.n	8000e1a <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8000e14:	6878      	ldr	r0, [r7, #4]
 8000e16:	f000 f949 	bl	80010ac <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8000e1a:	6a3b      	ldr	r3, [r7, #32]
 8000e1c:	f003 0308 	and.w	r3, r3, #8
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d00c      	beq.n	8000e3e <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	f003 0310 	and.w	r3, r3, #16
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d007      	beq.n	8000e3e <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8000e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e30:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e34:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	2210      	movs	r2, #16
 8000e3c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8000e3e:	6a3b      	ldr	r3, [r7, #32]
 8000e40:	f003 0304 	and.w	r3, r3, #4
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d00b      	beq.n	8000e60 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8000e48:	697b      	ldr	r3, [r7, #20]
 8000e4a:	f003 0308 	and.w	r3, r3, #8
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d006      	beq.n	8000e60 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	2208      	movs	r2, #8
 8000e58:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8000e5a:	6878      	ldr	r0, [r7, #4]
 8000e5c:	f000 f93a 	bl	80010d4 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8000e60:	6a3b      	ldr	r3, [r7, #32]
 8000e62:	f003 0302 	and.w	r3, r3, #2
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d009      	beq.n	8000e7e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	68db      	ldr	r3, [r3, #12]
 8000e70:	f003 0303 	and.w	r3, r3, #3
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d002      	beq.n	8000e7e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8000e78:	6878      	ldr	r0, [r7, #4]
 8000e7a:	f000 f921 	bl	80010c0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8000e7e:	6a3b      	ldr	r3, [r7, #32]
 8000e80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d00c      	beq.n	8000ea2 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8000e88:	693b      	ldr	r3, [r7, #16]
 8000e8a:	f003 0310 	and.w	r3, r3, #16
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d007      	beq.n	8000ea2 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8000e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e94:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000e98:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	2210      	movs	r2, #16
 8000ea0:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8000ea2:	6a3b      	ldr	r3, [r7, #32]
 8000ea4:	f003 0320 	and.w	r3, r3, #32
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d00b      	beq.n	8000ec4 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8000eac:	693b      	ldr	r3, [r7, #16]
 8000eae:	f003 0308 	and.w	r3, r3, #8
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d006      	beq.n	8000ec4 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	2208      	movs	r2, #8
 8000ebc:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8000ebe:	6878      	ldr	r0, [r7, #4]
 8000ec0:	f000 f91c 	bl	80010fc <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8000ec4:	6a3b      	ldr	r3, [r7, #32]
 8000ec6:	f003 0310 	and.w	r3, r3, #16
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d009      	beq.n	8000ee2 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	691b      	ldr	r3, [r3, #16]
 8000ed4:	f003 0303 	and.w	r3, r3, #3
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d002      	beq.n	8000ee2 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8000edc:	6878      	ldr	r0, [r7, #4]
 8000ede:	f000 f903 	bl	80010e8 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8000ee2:	6a3b      	ldr	r3, [r7, #32]
 8000ee4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d00b      	beq.n	8000f04 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8000eec:	69fb      	ldr	r3, [r7, #28]
 8000eee:	f003 0310 	and.w	r3, r3, #16
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d006      	beq.n	8000f04 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	2210      	movs	r2, #16
 8000efc:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8000efe:	6878      	ldr	r0, [r7, #4]
 8000f00:	f000 f906 	bl	8001110 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8000f04:	6a3b      	ldr	r3, [r7, #32]
 8000f06:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d00b      	beq.n	8000f26 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8000f0e:	69fb      	ldr	r3, [r7, #28]
 8000f10:	f003 0308 	and.w	r3, r3, #8
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d006      	beq.n	8000f26 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	2208      	movs	r2, #8
 8000f1e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8000f20:	6878      	ldr	r0, [r7, #4]
 8000f22:	f000 f8ff 	bl	8001124 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8000f26:	6a3b      	ldr	r3, [r7, #32]
 8000f28:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d07b      	beq.n	8001028 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8000f30:	69fb      	ldr	r3, [r7, #28]
 8000f32:	f003 0304 	and.w	r3, r3, #4
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d072      	beq.n	8001020 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8000f3a:	6a3b      	ldr	r3, [r7, #32]
 8000f3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d008      	beq.n	8000f56 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d003      	beq.n	8000f56 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8000f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f50:	f043 0301 	orr.w	r3, r3, #1
 8000f54:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8000f56:	6a3b      	ldr	r3, [r7, #32]
 8000f58:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d008      	beq.n	8000f72 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d003      	beq.n	8000f72 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8000f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f6c:	f043 0302 	orr.w	r3, r3, #2
 8000f70:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8000f72:	6a3b      	ldr	r3, [r7, #32]
 8000f74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d008      	beq.n	8000f8e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d003      	beq.n	8000f8e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8000f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f88:	f043 0304 	orr.w	r3, r3, #4
 8000f8c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8000f8e:	6a3b      	ldr	r3, [r7, #32]
 8000f90:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d043      	beq.n	8001020 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d03e      	beq.n	8001020 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8000fa8:	2b60      	cmp	r3, #96	@ 0x60
 8000faa:	d02b      	beq.n	8001004 <HAL_CAN_IRQHandler+0x32a>
 8000fac:	2b60      	cmp	r3, #96	@ 0x60
 8000fae:	d82e      	bhi.n	800100e <HAL_CAN_IRQHandler+0x334>
 8000fb0:	2b50      	cmp	r3, #80	@ 0x50
 8000fb2:	d022      	beq.n	8000ffa <HAL_CAN_IRQHandler+0x320>
 8000fb4:	2b50      	cmp	r3, #80	@ 0x50
 8000fb6:	d82a      	bhi.n	800100e <HAL_CAN_IRQHandler+0x334>
 8000fb8:	2b40      	cmp	r3, #64	@ 0x40
 8000fba:	d019      	beq.n	8000ff0 <HAL_CAN_IRQHandler+0x316>
 8000fbc:	2b40      	cmp	r3, #64	@ 0x40
 8000fbe:	d826      	bhi.n	800100e <HAL_CAN_IRQHandler+0x334>
 8000fc0:	2b30      	cmp	r3, #48	@ 0x30
 8000fc2:	d010      	beq.n	8000fe6 <HAL_CAN_IRQHandler+0x30c>
 8000fc4:	2b30      	cmp	r3, #48	@ 0x30
 8000fc6:	d822      	bhi.n	800100e <HAL_CAN_IRQHandler+0x334>
 8000fc8:	2b10      	cmp	r3, #16
 8000fca:	d002      	beq.n	8000fd2 <HAL_CAN_IRQHandler+0x2f8>
 8000fcc:	2b20      	cmp	r3, #32
 8000fce:	d005      	beq.n	8000fdc <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8000fd0:	e01d      	b.n	800100e <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8000fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fd4:	f043 0308 	orr.w	r3, r3, #8
 8000fd8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8000fda:	e019      	b.n	8001010 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8000fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fde:	f043 0310 	orr.w	r3, r3, #16
 8000fe2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8000fe4:	e014      	b.n	8001010 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8000fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fe8:	f043 0320 	orr.w	r3, r3, #32
 8000fec:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8000fee:	e00f      	b.n	8001010 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8000ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ff2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ff6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8000ff8:	e00a      	b.n	8001010 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8000ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ffc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001000:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001002:	e005      	b.n	8001010 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001006:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800100a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800100c:	e000      	b.n	8001010 <HAL_CAN_IRQHandler+0x336>
            break;
 800100e:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	699a      	ldr	r2, [r3, #24]
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800101e:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	2204      	movs	r2, #4
 8001026:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800102a:	2b00      	cmp	r3, #0
 800102c:	d008      	beq.n	8001040 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001034:	431a      	orrs	r2, r3
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800103a:	6878      	ldr	r0, [r7, #4]
 800103c:	f000 f87c 	bl	8001138 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001040:	bf00      	nop
 8001042:	3728      	adds	r7, #40	@ 0x28
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}

08001048 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001048:	b480      	push	{r7}
 800104a:	b083      	sub	sp, #12
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001050:	bf00      	nop
 8001052:	370c      	adds	r7, #12
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr

0800105c <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800105c:	b480      	push	{r7}
 800105e:	b083      	sub	sp, #12
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001064:	bf00      	nop
 8001066:	370c      	adds	r7, #12
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr

08001070 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001078:	bf00      	nop
 800107a:	370c      	adds	r7, #12
 800107c:	46bd      	mov	sp, r7
 800107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001082:	4770      	bx	lr

08001084 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001084:	b480      	push	{r7}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800108c:	bf00      	nop
 800108e:	370c      	adds	r7, #12
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr

08001098 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001098:	b480      	push	{r7}
 800109a:	b083      	sub	sp, #12
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80010a0:	bf00      	nop
 80010a2:	370c      	adds	r7, #12
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr

080010ac <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80010b4:	bf00      	nop
 80010b6:	370c      	adds	r7, #12
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr

080010c0 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b083      	sub	sp, #12
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 80010c8:	bf00      	nop
 80010ca:	370c      	adds	r7, #12
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr

080010d4 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b083      	sub	sp, #12
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80010dc:	bf00      	nop
 80010de:	370c      	adds	r7, #12
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr

080010e8 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80010f0:	bf00      	nop
 80010f2:	370c      	adds	r7, #12
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr

080010fc <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001104:	bf00      	nop
 8001106:	370c      	adds	r7, #12
 8001108:	46bd      	mov	sp, r7
 800110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110e:	4770      	bx	lr

08001110 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001110:	b480      	push	{r7}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001118:	bf00      	nop
 800111a:	370c      	adds	r7, #12
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr

08001124 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001124:	b480      	push	{r7}
 8001126:	b083      	sub	sp, #12
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800112c:	bf00      	nop
 800112e:	370c      	adds	r7, #12
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr

08001138 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001138:	b480      	push	{r7}
 800113a:	b083      	sub	sp, #12
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001140:	bf00      	nop
 8001142:	370c      	adds	r7, #12
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr

0800114c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800114c:	b480      	push	{r7}
 800114e:	b085      	sub	sp, #20
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	f003 0307 	and.w	r3, r3, #7
 800115a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800115c:	4b0c      	ldr	r3, [pc, #48]	@ (8001190 <__NVIC_SetPriorityGrouping+0x44>)
 800115e:	68db      	ldr	r3, [r3, #12]
 8001160:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001162:	68ba      	ldr	r2, [r7, #8]
 8001164:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001168:	4013      	ands	r3, r2
 800116a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001174:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001178:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800117c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800117e:	4a04      	ldr	r2, [pc, #16]	@ (8001190 <__NVIC_SetPriorityGrouping+0x44>)
 8001180:	68bb      	ldr	r3, [r7, #8]
 8001182:	60d3      	str	r3, [r2, #12]
}
 8001184:	bf00      	nop
 8001186:	3714      	adds	r7, #20
 8001188:	46bd      	mov	sp, r7
 800118a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118e:	4770      	bx	lr
 8001190:	e000ed00 	.word	0xe000ed00

08001194 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001198:	4b04      	ldr	r3, [pc, #16]	@ (80011ac <__NVIC_GetPriorityGrouping+0x18>)
 800119a:	68db      	ldr	r3, [r3, #12]
 800119c:	0a1b      	lsrs	r3, r3, #8
 800119e:	f003 0307 	and.w	r3, r3, #7
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr
 80011ac:	e000ed00 	.word	0xe000ed00

080011b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011b0:	b480      	push	{r7}
 80011b2:	b083      	sub	sp, #12
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	4603      	mov	r3, r0
 80011b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	db0b      	blt.n	80011da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011c2:	79fb      	ldrb	r3, [r7, #7]
 80011c4:	f003 021f 	and.w	r2, r3, #31
 80011c8:	4907      	ldr	r1, [pc, #28]	@ (80011e8 <__NVIC_EnableIRQ+0x38>)
 80011ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ce:	095b      	lsrs	r3, r3, #5
 80011d0:	2001      	movs	r0, #1
 80011d2:	fa00 f202 	lsl.w	r2, r0, r2
 80011d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80011da:	bf00      	nop
 80011dc:	370c      	adds	r7, #12
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	e000e100 	.word	0xe000e100

080011ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b083      	sub	sp, #12
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	4603      	mov	r3, r0
 80011f4:	6039      	str	r1, [r7, #0]
 80011f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	db0a      	blt.n	8001216 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	b2da      	uxtb	r2, r3
 8001204:	490c      	ldr	r1, [pc, #48]	@ (8001238 <__NVIC_SetPriority+0x4c>)
 8001206:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800120a:	0112      	lsls	r2, r2, #4
 800120c:	b2d2      	uxtb	r2, r2
 800120e:	440b      	add	r3, r1
 8001210:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001214:	e00a      	b.n	800122c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	b2da      	uxtb	r2, r3
 800121a:	4908      	ldr	r1, [pc, #32]	@ (800123c <__NVIC_SetPriority+0x50>)
 800121c:	79fb      	ldrb	r3, [r7, #7]
 800121e:	f003 030f 	and.w	r3, r3, #15
 8001222:	3b04      	subs	r3, #4
 8001224:	0112      	lsls	r2, r2, #4
 8001226:	b2d2      	uxtb	r2, r2
 8001228:	440b      	add	r3, r1
 800122a:	761a      	strb	r2, [r3, #24]
}
 800122c:	bf00      	nop
 800122e:	370c      	adds	r7, #12
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr
 8001238:	e000e100 	.word	0xe000e100
 800123c:	e000ed00 	.word	0xe000ed00

08001240 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001240:	b480      	push	{r7}
 8001242:	b089      	sub	sp, #36	@ 0x24
 8001244:	af00      	add	r7, sp, #0
 8001246:	60f8      	str	r0, [r7, #12]
 8001248:	60b9      	str	r1, [r7, #8]
 800124a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	f003 0307 	and.w	r3, r3, #7
 8001252:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001254:	69fb      	ldr	r3, [r7, #28]
 8001256:	f1c3 0307 	rsb	r3, r3, #7
 800125a:	2b04      	cmp	r3, #4
 800125c:	bf28      	it	cs
 800125e:	2304      	movcs	r3, #4
 8001260:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001262:	69fb      	ldr	r3, [r7, #28]
 8001264:	3304      	adds	r3, #4
 8001266:	2b06      	cmp	r3, #6
 8001268:	d902      	bls.n	8001270 <NVIC_EncodePriority+0x30>
 800126a:	69fb      	ldr	r3, [r7, #28]
 800126c:	3b03      	subs	r3, #3
 800126e:	e000      	b.n	8001272 <NVIC_EncodePriority+0x32>
 8001270:	2300      	movs	r3, #0
 8001272:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001274:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001278:	69bb      	ldr	r3, [r7, #24]
 800127a:	fa02 f303 	lsl.w	r3, r2, r3
 800127e:	43da      	mvns	r2, r3
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	401a      	ands	r2, r3
 8001284:	697b      	ldr	r3, [r7, #20]
 8001286:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001288:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800128c:	697b      	ldr	r3, [r7, #20]
 800128e:	fa01 f303 	lsl.w	r3, r1, r3
 8001292:	43d9      	mvns	r1, r3
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001298:	4313      	orrs	r3, r2
         );
}
 800129a:	4618      	mov	r0, r3
 800129c:	3724      	adds	r7, #36	@ 0x24
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr
	...

080012a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	3b01      	subs	r3, #1
 80012b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80012b8:	d301      	bcc.n	80012be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012ba:	2301      	movs	r3, #1
 80012bc:	e00f      	b.n	80012de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012be:	4a0a      	ldr	r2, [pc, #40]	@ (80012e8 <SysTick_Config+0x40>)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	3b01      	subs	r3, #1
 80012c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012c6:	210f      	movs	r1, #15
 80012c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80012cc:	f7ff ff8e 	bl	80011ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012d0:	4b05      	ldr	r3, [pc, #20]	@ (80012e8 <SysTick_Config+0x40>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012d6:	4b04      	ldr	r3, [pc, #16]	@ (80012e8 <SysTick_Config+0x40>)
 80012d8:	2207      	movs	r2, #7
 80012da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012dc:	2300      	movs	r3, #0
}
 80012de:	4618      	mov	r0, r3
 80012e0:	3708      	adds	r7, #8
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	e000e010 	.word	0xe000e010

080012ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012f4:	6878      	ldr	r0, [r7, #4]
 80012f6:	f7ff ff29 	bl	800114c <__NVIC_SetPriorityGrouping>
}
 80012fa:	bf00      	nop
 80012fc:	3708      	adds	r7, #8
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}

08001302 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001302:	b580      	push	{r7, lr}
 8001304:	b086      	sub	sp, #24
 8001306:	af00      	add	r7, sp, #0
 8001308:	4603      	mov	r3, r0
 800130a:	60b9      	str	r1, [r7, #8]
 800130c:	607a      	str	r2, [r7, #4]
 800130e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001310:	2300      	movs	r3, #0
 8001312:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001314:	f7ff ff3e 	bl	8001194 <__NVIC_GetPriorityGrouping>
 8001318:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800131a:	687a      	ldr	r2, [r7, #4]
 800131c:	68b9      	ldr	r1, [r7, #8]
 800131e:	6978      	ldr	r0, [r7, #20]
 8001320:	f7ff ff8e 	bl	8001240 <NVIC_EncodePriority>
 8001324:	4602      	mov	r2, r0
 8001326:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800132a:	4611      	mov	r1, r2
 800132c:	4618      	mov	r0, r3
 800132e:	f7ff ff5d 	bl	80011ec <__NVIC_SetPriority>
}
 8001332:	bf00      	nop
 8001334:	3718      	adds	r7, #24
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}

0800133a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800133a:	b580      	push	{r7, lr}
 800133c:	b082      	sub	sp, #8
 800133e:	af00      	add	r7, sp, #0
 8001340:	4603      	mov	r3, r0
 8001342:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001344:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001348:	4618      	mov	r0, r3
 800134a:	f7ff ff31 	bl	80011b0 <__NVIC_EnableIRQ>
}
 800134e:	bf00      	nop
 8001350:	3708      	adds	r7, #8
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}

08001356 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001356:	b580      	push	{r7, lr}
 8001358:	b082      	sub	sp, #8
 800135a:	af00      	add	r7, sp, #0
 800135c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800135e:	6878      	ldr	r0, [r7, #4]
 8001360:	f7ff ffa2 	bl	80012a8 <SysTick_Config>
 8001364:	4603      	mov	r3, r0
}
 8001366:	4618      	mov	r0, r3
 8001368:	3708      	adds	r7, #8
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}

0800136e <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800136e:	b580      	push	{r7, lr}
 8001370:	b084      	sub	sp, #16
 8001372:	af00      	add	r7, sp, #0
 8001374:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001376:	2300      	movs	r3, #0
 8001378:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001380:	b2db      	uxtb	r3, r3
 8001382:	2b02      	cmp	r3, #2
 8001384:	d005      	beq.n	8001392 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2204      	movs	r2, #4
 800138a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800138c:	2301      	movs	r3, #1
 800138e:	73fb      	strb	r3, [r7, #15]
 8001390:	e029      	b.n	80013e6 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	681a      	ldr	r2, [r3, #0]
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f022 0201 	bic.w	r2, r2, #1
 80013a0:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	681a      	ldr	r2, [r3, #0]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f022 020e 	bic.w	r2, r2, #14
 80013b0:	601a      	str	r2, [r3, #0]
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013b6:	f003 021c 	and.w	r2, r3, #28
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013be:	2101      	movs	r1, #1
 80013c0:	fa01 f202 	lsl.w	r2, r1, r2
 80013c4:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2201      	movs	r2, #1
 80013ca:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	2200      	movs	r2, #0
 80013d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d003      	beq.n	80013e6 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013e2:	6878      	ldr	r0, [r7, #4]
 80013e4:	4798      	blx	r3
    }
  }
  return status;
 80013e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	3710      	adds	r7, #16
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}

080013f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b087      	sub	sp, #28
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
 80013f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80013fa:	2300      	movs	r3, #0
 80013fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013fe:	e154      	b.n	80016aa <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	681a      	ldr	r2, [r3, #0]
 8001404:	2101      	movs	r1, #1
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	fa01 f303 	lsl.w	r3, r1, r3
 800140c:	4013      	ands	r3, r2
 800140e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	2b00      	cmp	r3, #0
 8001414:	f000 8146 	beq.w	80016a4 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	f003 0303 	and.w	r3, r3, #3
 8001420:	2b01      	cmp	r3, #1
 8001422:	d005      	beq.n	8001430 <HAL_GPIO_Init+0x40>
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	f003 0303 	and.w	r3, r3, #3
 800142c:	2b02      	cmp	r3, #2
 800142e:	d130      	bne.n	8001492 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	689b      	ldr	r3, [r3, #8]
 8001434:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001436:	697b      	ldr	r3, [r7, #20]
 8001438:	005b      	lsls	r3, r3, #1
 800143a:	2203      	movs	r2, #3
 800143c:	fa02 f303 	lsl.w	r3, r2, r3
 8001440:	43db      	mvns	r3, r3
 8001442:	693a      	ldr	r2, [r7, #16]
 8001444:	4013      	ands	r3, r2
 8001446:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	68da      	ldr	r2, [r3, #12]
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	005b      	lsls	r3, r3, #1
 8001450:	fa02 f303 	lsl.w	r3, r2, r3
 8001454:	693a      	ldr	r2, [r7, #16]
 8001456:	4313      	orrs	r3, r2
 8001458:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	693a      	ldr	r2, [r7, #16]
 800145e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001466:	2201      	movs	r2, #1
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	fa02 f303 	lsl.w	r3, r2, r3
 800146e:	43db      	mvns	r3, r3
 8001470:	693a      	ldr	r2, [r7, #16]
 8001472:	4013      	ands	r3, r2
 8001474:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	091b      	lsrs	r3, r3, #4
 800147c:	f003 0201 	and.w	r2, r3, #1
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	fa02 f303 	lsl.w	r3, r2, r3
 8001486:	693a      	ldr	r2, [r7, #16]
 8001488:	4313      	orrs	r3, r2
 800148a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	693a      	ldr	r2, [r7, #16]
 8001490:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	f003 0303 	and.w	r3, r3, #3
 800149a:	2b03      	cmp	r3, #3
 800149c:	d017      	beq.n	80014ce <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	68db      	ldr	r3, [r3, #12]
 80014a2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	005b      	lsls	r3, r3, #1
 80014a8:	2203      	movs	r2, #3
 80014aa:	fa02 f303 	lsl.w	r3, r2, r3
 80014ae:	43db      	mvns	r3, r3
 80014b0:	693a      	ldr	r2, [r7, #16]
 80014b2:	4013      	ands	r3, r2
 80014b4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	689a      	ldr	r2, [r3, #8]
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	005b      	lsls	r3, r3, #1
 80014be:	fa02 f303 	lsl.w	r3, r2, r3
 80014c2:	693a      	ldr	r2, [r7, #16]
 80014c4:	4313      	orrs	r3, r2
 80014c6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	693a      	ldr	r2, [r7, #16]
 80014cc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	f003 0303 	and.w	r3, r3, #3
 80014d6:	2b02      	cmp	r3, #2
 80014d8:	d123      	bne.n	8001522 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80014da:	697b      	ldr	r3, [r7, #20]
 80014dc:	08da      	lsrs	r2, r3, #3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	3208      	adds	r2, #8
 80014e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014e6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	f003 0307 	and.w	r3, r3, #7
 80014ee:	009b      	lsls	r3, r3, #2
 80014f0:	220f      	movs	r2, #15
 80014f2:	fa02 f303 	lsl.w	r3, r2, r3
 80014f6:	43db      	mvns	r3, r3
 80014f8:	693a      	ldr	r2, [r7, #16]
 80014fa:	4013      	ands	r3, r2
 80014fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	691a      	ldr	r2, [r3, #16]
 8001502:	697b      	ldr	r3, [r7, #20]
 8001504:	f003 0307 	and.w	r3, r3, #7
 8001508:	009b      	lsls	r3, r3, #2
 800150a:	fa02 f303 	lsl.w	r3, r2, r3
 800150e:	693a      	ldr	r2, [r7, #16]
 8001510:	4313      	orrs	r3, r2
 8001512:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	08da      	lsrs	r2, r3, #3
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	3208      	adds	r2, #8
 800151c:	6939      	ldr	r1, [r7, #16]
 800151e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	005b      	lsls	r3, r3, #1
 800152c:	2203      	movs	r2, #3
 800152e:	fa02 f303 	lsl.w	r3, r2, r3
 8001532:	43db      	mvns	r3, r3
 8001534:	693a      	ldr	r2, [r7, #16]
 8001536:	4013      	ands	r3, r2
 8001538:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	f003 0203 	and.w	r2, r3, #3
 8001542:	697b      	ldr	r3, [r7, #20]
 8001544:	005b      	lsls	r3, r3, #1
 8001546:	fa02 f303 	lsl.w	r3, r2, r3
 800154a:	693a      	ldr	r2, [r7, #16]
 800154c:	4313      	orrs	r3, r2
 800154e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	693a      	ldr	r2, [r7, #16]
 8001554:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800155e:	2b00      	cmp	r3, #0
 8001560:	f000 80a0 	beq.w	80016a4 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001564:	4b58      	ldr	r3, [pc, #352]	@ (80016c8 <HAL_GPIO_Init+0x2d8>)
 8001566:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001568:	4a57      	ldr	r2, [pc, #348]	@ (80016c8 <HAL_GPIO_Init+0x2d8>)
 800156a:	f043 0301 	orr.w	r3, r3, #1
 800156e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001570:	4b55      	ldr	r3, [pc, #340]	@ (80016c8 <HAL_GPIO_Init+0x2d8>)
 8001572:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001574:	f003 0301 	and.w	r3, r3, #1
 8001578:	60bb      	str	r3, [r7, #8]
 800157a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800157c:	4a53      	ldr	r2, [pc, #332]	@ (80016cc <HAL_GPIO_Init+0x2dc>)
 800157e:	697b      	ldr	r3, [r7, #20]
 8001580:	089b      	lsrs	r3, r3, #2
 8001582:	3302      	adds	r3, #2
 8001584:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001588:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	f003 0303 	and.w	r3, r3, #3
 8001590:	009b      	lsls	r3, r3, #2
 8001592:	220f      	movs	r2, #15
 8001594:	fa02 f303 	lsl.w	r3, r2, r3
 8001598:	43db      	mvns	r3, r3
 800159a:	693a      	ldr	r2, [r7, #16]
 800159c:	4013      	ands	r3, r2
 800159e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80015a6:	d019      	beq.n	80015dc <HAL_GPIO_Init+0x1ec>
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	4a49      	ldr	r2, [pc, #292]	@ (80016d0 <HAL_GPIO_Init+0x2e0>)
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d013      	beq.n	80015d8 <HAL_GPIO_Init+0x1e8>
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	4a48      	ldr	r2, [pc, #288]	@ (80016d4 <HAL_GPIO_Init+0x2e4>)
 80015b4:	4293      	cmp	r3, r2
 80015b6:	d00d      	beq.n	80015d4 <HAL_GPIO_Init+0x1e4>
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	4a47      	ldr	r2, [pc, #284]	@ (80016d8 <HAL_GPIO_Init+0x2e8>)
 80015bc:	4293      	cmp	r3, r2
 80015be:	d007      	beq.n	80015d0 <HAL_GPIO_Init+0x1e0>
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	4a46      	ldr	r2, [pc, #280]	@ (80016dc <HAL_GPIO_Init+0x2ec>)
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d101      	bne.n	80015cc <HAL_GPIO_Init+0x1dc>
 80015c8:	2304      	movs	r3, #4
 80015ca:	e008      	b.n	80015de <HAL_GPIO_Init+0x1ee>
 80015cc:	2307      	movs	r3, #7
 80015ce:	e006      	b.n	80015de <HAL_GPIO_Init+0x1ee>
 80015d0:	2303      	movs	r3, #3
 80015d2:	e004      	b.n	80015de <HAL_GPIO_Init+0x1ee>
 80015d4:	2302      	movs	r3, #2
 80015d6:	e002      	b.n	80015de <HAL_GPIO_Init+0x1ee>
 80015d8:	2301      	movs	r3, #1
 80015da:	e000      	b.n	80015de <HAL_GPIO_Init+0x1ee>
 80015dc:	2300      	movs	r3, #0
 80015de:	697a      	ldr	r2, [r7, #20]
 80015e0:	f002 0203 	and.w	r2, r2, #3
 80015e4:	0092      	lsls	r2, r2, #2
 80015e6:	4093      	lsls	r3, r2
 80015e8:	693a      	ldr	r2, [r7, #16]
 80015ea:	4313      	orrs	r3, r2
 80015ec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80015ee:	4937      	ldr	r1, [pc, #220]	@ (80016cc <HAL_GPIO_Init+0x2dc>)
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	089b      	lsrs	r3, r3, #2
 80015f4:	3302      	adds	r3, #2
 80015f6:	693a      	ldr	r2, [r7, #16]
 80015f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80015fc:	4b38      	ldr	r3, [pc, #224]	@ (80016e0 <HAL_GPIO_Init+0x2f0>)
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	43db      	mvns	r3, r3
 8001606:	693a      	ldr	r2, [r7, #16]
 8001608:	4013      	ands	r3, r2
 800160a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001614:	2b00      	cmp	r3, #0
 8001616:	d003      	beq.n	8001620 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001618:	693a      	ldr	r2, [r7, #16]
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	4313      	orrs	r3, r2
 800161e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001620:	4a2f      	ldr	r2, [pc, #188]	@ (80016e0 <HAL_GPIO_Init+0x2f0>)
 8001622:	693b      	ldr	r3, [r7, #16]
 8001624:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001626:	4b2e      	ldr	r3, [pc, #184]	@ (80016e0 <HAL_GPIO_Init+0x2f0>)
 8001628:	68db      	ldr	r3, [r3, #12]
 800162a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	43db      	mvns	r3, r3
 8001630:	693a      	ldr	r2, [r7, #16]
 8001632:	4013      	ands	r3, r2
 8001634:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800163e:	2b00      	cmp	r3, #0
 8001640:	d003      	beq.n	800164a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001642:	693a      	ldr	r2, [r7, #16]
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	4313      	orrs	r3, r2
 8001648:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800164a:	4a25      	ldr	r2, [pc, #148]	@ (80016e0 <HAL_GPIO_Init+0x2f0>)
 800164c:	693b      	ldr	r3, [r7, #16]
 800164e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001650:	4b23      	ldr	r3, [pc, #140]	@ (80016e0 <HAL_GPIO_Init+0x2f0>)
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	43db      	mvns	r3, r3
 800165a:	693a      	ldr	r2, [r7, #16]
 800165c:	4013      	ands	r3, r2
 800165e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001668:	2b00      	cmp	r3, #0
 800166a:	d003      	beq.n	8001674 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800166c:	693a      	ldr	r2, [r7, #16]
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	4313      	orrs	r3, r2
 8001672:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001674:	4a1a      	ldr	r2, [pc, #104]	@ (80016e0 <HAL_GPIO_Init+0x2f0>)
 8001676:	693b      	ldr	r3, [r7, #16]
 8001678:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800167a:	4b19      	ldr	r3, [pc, #100]	@ (80016e0 <HAL_GPIO_Init+0x2f0>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	43db      	mvns	r3, r3
 8001684:	693a      	ldr	r2, [r7, #16]
 8001686:	4013      	ands	r3, r2
 8001688:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001692:	2b00      	cmp	r3, #0
 8001694:	d003      	beq.n	800169e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001696:	693a      	ldr	r2, [r7, #16]
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	4313      	orrs	r3, r2
 800169c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800169e:	4a10      	ldr	r2, [pc, #64]	@ (80016e0 <HAL_GPIO_Init+0x2f0>)
 80016a0:	693b      	ldr	r3, [r7, #16]
 80016a2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	3301      	adds	r3, #1
 80016a8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	fa22 f303 	lsr.w	r3, r2, r3
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	f47f aea3 	bne.w	8001400 <HAL_GPIO_Init+0x10>
  }
}
 80016ba:	bf00      	nop
 80016bc:	bf00      	nop
 80016be:	371c      	adds	r7, #28
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr
 80016c8:	40021000 	.word	0x40021000
 80016cc:	40010000 	.word	0x40010000
 80016d0:	48000400 	.word	0x48000400
 80016d4:	48000800 	.word	0x48000800
 80016d8:	48000c00 	.word	0x48000c00
 80016dc:	48001000 	.word	0x48001000
 80016e0:	40010400 	.word	0x40010400

080016e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
 80016ec:	460b      	mov	r3, r1
 80016ee:	807b      	strh	r3, [r7, #2]
 80016f0:	4613      	mov	r3, r2
 80016f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80016f4:	787b      	ldrb	r3, [r7, #1]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d003      	beq.n	8001702 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80016fa:	887a      	ldrh	r2, [r7, #2]
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001700:	e002      	b.n	8001708 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001702:	887a      	ldrh	r2, [r7, #2]
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001708:	bf00      	nop
 800170a:	370c      	adds	r7, #12
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr

08001714 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001718:	4b04      	ldr	r3, [pc, #16]	@ (800172c <HAL_PWREx_GetVoltageRange+0x18>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001720:	4618      	mov	r0, r3
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop
 800172c:	40007000 	.word	0x40007000

08001730 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001730:	b480      	push	{r7}
 8001732:	b085      	sub	sp, #20
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800173e:	d130      	bne.n	80017a2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001740:	4b23      	ldr	r3, [pc, #140]	@ (80017d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001748:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800174c:	d038      	beq.n	80017c0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800174e:	4b20      	ldr	r3, [pc, #128]	@ (80017d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001756:	4a1e      	ldr	r2, [pc, #120]	@ (80017d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001758:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800175c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800175e:	4b1d      	ldr	r3, [pc, #116]	@ (80017d4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	2232      	movs	r2, #50	@ 0x32
 8001764:	fb02 f303 	mul.w	r3, r2, r3
 8001768:	4a1b      	ldr	r2, [pc, #108]	@ (80017d8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800176a:	fba2 2303 	umull	r2, r3, r2, r3
 800176e:	0c9b      	lsrs	r3, r3, #18
 8001770:	3301      	adds	r3, #1
 8001772:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001774:	e002      	b.n	800177c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	3b01      	subs	r3, #1
 800177a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800177c:	4b14      	ldr	r3, [pc, #80]	@ (80017d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800177e:	695b      	ldr	r3, [r3, #20]
 8001780:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001784:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001788:	d102      	bne.n	8001790 <HAL_PWREx_ControlVoltageScaling+0x60>
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d1f2      	bne.n	8001776 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001790:	4b0f      	ldr	r3, [pc, #60]	@ (80017d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001792:	695b      	ldr	r3, [r3, #20]
 8001794:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001798:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800179c:	d110      	bne.n	80017c0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800179e:	2303      	movs	r3, #3
 80017a0:	e00f      	b.n	80017c2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80017a2:	4b0b      	ldr	r3, [pc, #44]	@ (80017d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80017aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80017ae:	d007      	beq.n	80017c0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80017b0:	4b07      	ldr	r3, [pc, #28]	@ (80017d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80017b8:	4a05      	ldr	r2, [pc, #20]	@ (80017d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017ba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80017be:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80017c0:	2300      	movs	r3, #0
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	3714      	adds	r7, #20
 80017c6:	46bd      	mov	sp, r7
 80017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017cc:	4770      	bx	lr
 80017ce:	bf00      	nop
 80017d0:	40007000 	.word	0x40007000
 80017d4:	20000000 	.word	0x20000000
 80017d8:	431bde83 	.word	0x431bde83

080017dc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b088      	sub	sp, #32
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d102      	bne.n	80017f0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
 80017ec:	f000 bc02 	b.w	8001ff4 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80017f0:	4b96      	ldr	r3, [pc, #600]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 80017f2:	689b      	ldr	r3, [r3, #8]
 80017f4:	f003 030c 	and.w	r3, r3, #12
 80017f8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80017fa:	4b94      	ldr	r3, [pc, #592]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 80017fc:	68db      	ldr	r3, [r3, #12]
 80017fe:	f003 0303 	and.w	r3, r3, #3
 8001802:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f003 0310 	and.w	r3, r3, #16
 800180c:	2b00      	cmp	r3, #0
 800180e:	f000 80e4 	beq.w	80019da <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001812:	69bb      	ldr	r3, [r7, #24]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d007      	beq.n	8001828 <HAL_RCC_OscConfig+0x4c>
 8001818:	69bb      	ldr	r3, [r7, #24]
 800181a:	2b0c      	cmp	r3, #12
 800181c:	f040 808b 	bne.w	8001936 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	2b01      	cmp	r3, #1
 8001824:	f040 8087 	bne.w	8001936 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001828:	4b88      	ldr	r3, [pc, #544]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f003 0302 	and.w	r3, r3, #2
 8001830:	2b00      	cmp	r3, #0
 8001832:	d005      	beq.n	8001840 <HAL_RCC_OscConfig+0x64>
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	699b      	ldr	r3, [r3, #24]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d101      	bne.n	8001840 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800183c:	2301      	movs	r3, #1
 800183e:	e3d9      	b.n	8001ff4 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	6a1a      	ldr	r2, [r3, #32]
 8001844:	4b81      	ldr	r3, [pc, #516]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f003 0308 	and.w	r3, r3, #8
 800184c:	2b00      	cmp	r3, #0
 800184e:	d004      	beq.n	800185a <HAL_RCC_OscConfig+0x7e>
 8001850:	4b7e      	ldr	r3, [pc, #504]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001858:	e005      	b.n	8001866 <HAL_RCC_OscConfig+0x8a>
 800185a:	4b7c      	ldr	r3, [pc, #496]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 800185c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001860:	091b      	lsrs	r3, r3, #4
 8001862:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001866:	4293      	cmp	r3, r2
 8001868:	d223      	bcs.n	80018b2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6a1b      	ldr	r3, [r3, #32]
 800186e:	4618      	mov	r0, r3
 8001870:	f000 fd54 	bl	800231c <RCC_SetFlashLatencyFromMSIRange>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d001      	beq.n	800187e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800187a:	2301      	movs	r3, #1
 800187c:	e3ba      	b.n	8001ff4 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800187e:	4b73      	ldr	r3, [pc, #460]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a72      	ldr	r2, [pc, #456]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 8001884:	f043 0308 	orr.w	r3, r3, #8
 8001888:	6013      	str	r3, [r2, #0]
 800188a:	4b70      	ldr	r3, [pc, #448]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6a1b      	ldr	r3, [r3, #32]
 8001896:	496d      	ldr	r1, [pc, #436]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 8001898:	4313      	orrs	r3, r2
 800189a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800189c:	4b6b      	ldr	r3, [pc, #428]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	69db      	ldr	r3, [r3, #28]
 80018a8:	021b      	lsls	r3, r3, #8
 80018aa:	4968      	ldr	r1, [pc, #416]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 80018ac:	4313      	orrs	r3, r2
 80018ae:	604b      	str	r3, [r1, #4]
 80018b0:	e025      	b.n	80018fe <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80018b2:	4b66      	ldr	r3, [pc, #408]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4a65      	ldr	r2, [pc, #404]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 80018b8:	f043 0308 	orr.w	r3, r3, #8
 80018bc:	6013      	str	r3, [r2, #0]
 80018be:	4b63      	ldr	r3, [pc, #396]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6a1b      	ldr	r3, [r3, #32]
 80018ca:	4960      	ldr	r1, [pc, #384]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 80018cc:	4313      	orrs	r3, r2
 80018ce:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80018d0:	4b5e      	ldr	r3, [pc, #376]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	69db      	ldr	r3, [r3, #28]
 80018dc:	021b      	lsls	r3, r3, #8
 80018de:	495b      	ldr	r1, [pc, #364]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 80018e0:	4313      	orrs	r3, r2
 80018e2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80018e4:	69bb      	ldr	r3, [r7, #24]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d109      	bne.n	80018fe <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6a1b      	ldr	r3, [r3, #32]
 80018ee:	4618      	mov	r0, r3
 80018f0:	f000 fd14 	bl	800231c <RCC_SetFlashLatencyFromMSIRange>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d001      	beq.n	80018fe <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80018fa:	2301      	movs	r3, #1
 80018fc:	e37a      	b.n	8001ff4 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80018fe:	f000 fc81 	bl	8002204 <HAL_RCC_GetSysClockFreq>
 8001902:	4602      	mov	r2, r0
 8001904:	4b51      	ldr	r3, [pc, #324]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	091b      	lsrs	r3, r3, #4
 800190a:	f003 030f 	and.w	r3, r3, #15
 800190e:	4950      	ldr	r1, [pc, #320]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 8001910:	5ccb      	ldrb	r3, [r1, r3]
 8001912:	f003 031f 	and.w	r3, r3, #31
 8001916:	fa22 f303 	lsr.w	r3, r2, r3
 800191a:	4a4e      	ldr	r2, [pc, #312]	@ (8001a54 <HAL_RCC_OscConfig+0x278>)
 800191c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800191e:	4b4e      	ldr	r3, [pc, #312]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4618      	mov	r0, r3
 8001924:	f7fe ff6e 	bl	8000804 <HAL_InitTick>
 8001928:	4603      	mov	r3, r0
 800192a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800192c:	7bfb      	ldrb	r3, [r7, #15]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d052      	beq.n	80019d8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001932:	7bfb      	ldrb	r3, [r7, #15]
 8001934:	e35e      	b.n	8001ff4 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	699b      	ldr	r3, [r3, #24]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d032      	beq.n	80019a4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800193e:	4b43      	ldr	r3, [pc, #268]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4a42      	ldr	r2, [pc, #264]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 8001944:	f043 0301 	orr.w	r3, r3, #1
 8001948:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800194a:	f7fe ffab 	bl	80008a4 <HAL_GetTick>
 800194e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001950:	e008      	b.n	8001964 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001952:	f7fe ffa7 	bl	80008a4 <HAL_GetTick>
 8001956:	4602      	mov	r2, r0
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	1ad3      	subs	r3, r2, r3
 800195c:	2b02      	cmp	r3, #2
 800195e:	d901      	bls.n	8001964 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001960:	2303      	movs	r3, #3
 8001962:	e347      	b.n	8001ff4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001964:	4b39      	ldr	r3, [pc, #228]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f003 0302 	and.w	r3, r3, #2
 800196c:	2b00      	cmp	r3, #0
 800196e:	d0f0      	beq.n	8001952 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001970:	4b36      	ldr	r3, [pc, #216]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a35      	ldr	r2, [pc, #212]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 8001976:	f043 0308 	orr.w	r3, r3, #8
 800197a:	6013      	str	r3, [r2, #0]
 800197c:	4b33      	ldr	r3, [pc, #204]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6a1b      	ldr	r3, [r3, #32]
 8001988:	4930      	ldr	r1, [pc, #192]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 800198a:	4313      	orrs	r3, r2
 800198c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800198e:	4b2f      	ldr	r3, [pc, #188]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	69db      	ldr	r3, [r3, #28]
 800199a:	021b      	lsls	r3, r3, #8
 800199c:	492b      	ldr	r1, [pc, #172]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 800199e:	4313      	orrs	r3, r2
 80019a0:	604b      	str	r3, [r1, #4]
 80019a2:	e01a      	b.n	80019da <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80019a4:	4b29      	ldr	r3, [pc, #164]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a28      	ldr	r2, [pc, #160]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 80019aa:	f023 0301 	bic.w	r3, r3, #1
 80019ae:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80019b0:	f7fe ff78 	bl	80008a4 <HAL_GetTick>
 80019b4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80019b6:	e008      	b.n	80019ca <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80019b8:	f7fe ff74 	bl	80008a4 <HAL_GetTick>
 80019bc:	4602      	mov	r2, r0
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	2b02      	cmp	r3, #2
 80019c4:	d901      	bls.n	80019ca <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80019c6:	2303      	movs	r3, #3
 80019c8:	e314      	b.n	8001ff4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80019ca:	4b20      	ldr	r3, [pc, #128]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f003 0302 	and.w	r3, r3, #2
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d1f0      	bne.n	80019b8 <HAL_RCC_OscConfig+0x1dc>
 80019d6:	e000      	b.n	80019da <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80019d8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f003 0301 	and.w	r3, r3, #1
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d073      	beq.n	8001ace <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80019e6:	69bb      	ldr	r3, [r7, #24]
 80019e8:	2b08      	cmp	r3, #8
 80019ea:	d005      	beq.n	80019f8 <HAL_RCC_OscConfig+0x21c>
 80019ec:	69bb      	ldr	r3, [r7, #24]
 80019ee:	2b0c      	cmp	r3, #12
 80019f0:	d10e      	bne.n	8001a10 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80019f2:	697b      	ldr	r3, [r7, #20]
 80019f4:	2b03      	cmp	r3, #3
 80019f6:	d10b      	bne.n	8001a10 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019f8:	4b14      	ldr	r3, [pc, #80]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d063      	beq.n	8001acc <HAL_RCC_OscConfig+0x2f0>
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d15f      	bne.n	8001acc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	e2f1      	b.n	8001ff4 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a18:	d106      	bne.n	8001a28 <HAL_RCC_OscConfig+0x24c>
 8001a1a:	4b0c      	ldr	r3, [pc, #48]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4a0b      	ldr	r2, [pc, #44]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 8001a20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a24:	6013      	str	r3, [r2, #0]
 8001a26:	e025      	b.n	8001a74 <HAL_RCC_OscConfig+0x298>
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001a30:	d114      	bne.n	8001a5c <HAL_RCC_OscConfig+0x280>
 8001a32:	4b06      	ldr	r3, [pc, #24]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4a05      	ldr	r2, [pc, #20]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 8001a38:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a3c:	6013      	str	r3, [r2, #0]
 8001a3e:	4b03      	ldr	r3, [pc, #12]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4a02      	ldr	r2, [pc, #8]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 8001a44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a48:	6013      	str	r3, [r2, #0]
 8001a4a:	e013      	b.n	8001a74 <HAL_RCC_OscConfig+0x298>
 8001a4c:	40021000 	.word	0x40021000
 8001a50:	080053c8 	.word	0x080053c8
 8001a54:	20000000 	.word	0x20000000
 8001a58:	20000004 	.word	0x20000004
 8001a5c:	4ba0      	ldr	r3, [pc, #640]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a9f      	ldr	r2, [pc, #636]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001a62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a66:	6013      	str	r3, [r2, #0]
 8001a68:	4b9d      	ldr	r3, [pc, #628]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a9c      	ldr	r2, [pc, #624]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001a6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d013      	beq.n	8001aa4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a7c:	f7fe ff12 	bl	80008a4 <HAL_GetTick>
 8001a80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a82:	e008      	b.n	8001a96 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a84:	f7fe ff0e 	bl	80008a4 <HAL_GetTick>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	1ad3      	subs	r3, r2, r3
 8001a8e:	2b64      	cmp	r3, #100	@ 0x64
 8001a90:	d901      	bls.n	8001a96 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001a92:	2303      	movs	r3, #3
 8001a94:	e2ae      	b.n	8001ff4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a96:	4b92      	ldr	r3, [pc, #584]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d0f0      	beq.n	8001a84 <HAL_RCC_OscConfig+0x2a8>
 8001aa2:	e014      	b.n	8001ace <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aa4:	f7fe fefe 	bl	80008a4 <HAL_GetTick>
 8001aa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001aaa:	e008      	b.n	8001abe <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001aac:	f7fe fefa 	bl	80008a4 <HAL_GetTick>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	1ad3      	subs	r3, r2, r3
 8001ab6:	2b64      	cmp	r3, #100	@ 0x64
 8001ab8:	d901      	bls.n	8001abe <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001aba:	2303      	movs	r3, #3
 8001abc:	e29a      	b.n	8001ff4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001abe:	4b88      	ldr	r3, [pc, #544]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d1f0      	bne.n	8001aac <HAL_RCC_OscConfig+0x2d0>
 8001aca:	e000      	b.n	8001ace <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001acc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f003 0302 	and.w	r3, r3, #2
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d060      	beq.n	8001b9c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001ada:	69bb      	ldr	r3, [r7, #24]
 8001adc:	2b04      	cmp	r3, #4
 8001ade:	d005      	beq.n	8001aec <HAL_RCC_OscConfig+0x310>
 8001ae0:	69bb      	ldr	r3, [r7, #24]
 8001ae2:	2b0c      	cmp	r3, #12
 8001ae4:	d119      	bne.n	8001b1a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	2b02      	cmp	r3, #2
 8001aea:	d116      	bne.n	8001b1a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001aec:	4b7c      	ldr	r3, [pc, #496]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d005      	beq.n	8001b04 <HAL_RCC_OscConfig+0x328>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	68db      	ldr	r3, [r3, #12]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d101      	bne.n	8001b04 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001b00:	2301      	movs	r3, #1
 8001b02:	e277      	b.n	8001ff4 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b04:	4b76      	ldr	r3, [pc, #472]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	691b      	ldr	r3, [r3, #16]
 8001b10:	061b      	lsls	r3, r3, #24
 8001b12:	4973      	ldr	r1, [pc, #460]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001b14:	4313      	orrs	r3, r2
 8001b16:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b18:	e040      	b.n	8001b9c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	68db      	ldr	r3, [r3, #12]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d023      	beq.n	8001b6a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b22:	4b6f      	ldr	r3, [pc, #444]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4a6e      	ldr	r2, [pc, #440]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001b28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b2c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b2e:	f7fe feb9 	bl	80008a4 <HAL_GetTick>
 8001b32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b34:	e008      	b.n	8001b48 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b36:	f7fe feb5 	bl	80008a4 <HAL_GetTick>
 8001b3a:	4602      	mov	r2, r0
 8001b3c:	693b      	ldr	r3, [r7, #16]
 8001b3e:	1ad3      	subs	r3, r2, r3
 8001b40:	2b02      	cmp	r3, #2
 8001b42:	d901      	bls.n	8001b48 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001b44:	2303      	movs	r3, #3
 8001b46:	e255      	b.n	8001ff4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b48:	4b65      	ldr	r3, [pc, #404]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d0f0      	beq.n	8001b36 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b54:	4b62      	ldr	r3, [pc, #392]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	691b      	ldr	r3, [r3, #16]
 8001b60:	061b      	lsls	r3, r3, #24
 8001b62:	495f      	ldr	r1, [pc, #380]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001b64:	4313      	orrs	r3, r2
 8001b66:	604b      	str	r3, [r1, #4]
 8001b68:	e018      	b.n	8001b9c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b6a:	4b5d      	ldr	r3, [pc, #372]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4a5c      	ldr	r2, [pc, #368]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001b70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001b74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b76:	f7fe fe95 	bl	80008a4 <HAL_GetTick>
 8001b7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b7c:	e008      	b.n	8001b90 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b7e:	f7fe fe91 	bl	80008a4 <HAL_GetTick>
 8001b82:	4602      	mov	r2, r0
 8001b84:	693b      	ldr	r3, [r7, #16]
 8001b86:	1ad3      	subs	r3, r2, r3
 8001b88:	2b02      	cmp	r3, #2
 8001b8a:	d901      	bls.n	8001b90 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001b8c:	2303      	movs	r3, #3
 8001b8e:	e231      	b.n	8001ff4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b90:	4b53      	ldr	r3, [pc, #332]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d1f0      	bne.n	8001b7e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f003 0308 	and.w	r3, r3, #8
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d03c      	beq.n	8001c22 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	695b      	ldr	r3, [r3, #20]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d01c      	beq.n	8001bea <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bb0:	4b4b      	ldr	r3, [pc, #300]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001bb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001bb6:	4a4a      	ldr	r2, [pc, #296]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001bb8:	f043 0301 	orr.w	r3, r3, #1
 8001bbc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bc0:	f7fe fe70 	bl	80008a4 <HAL_GetTick>
 8001bc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001bc6:	e008      	b.n	8001bda <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bc8:	f7fe fe6c 	bl	80008a4 <HAL_GetTick>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	2b02      	cmp	r3, #2
 8001bd4:	d901      	bls.n	8001bda <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	e20c      	b.n	8001ff4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001bda:	4b41      	ldr	r3, [pc, #260]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001bdc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001be0:	f003 0302 	and.w	r3, r3, #2
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d0ef      	beq.n	8001bc8 <HAL_RCC_OscConfig+0x3ec>
 8001be8:	e01b      	b.n	8001c22 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001bea:	4b3d      	ldr	r3, [pc, #244]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001bec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001bf0:	4a3b      	ldr	r2, [pc, #236]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001bf2:	f023 0301 	bic.w	r3, r3, #1
 8001bf6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bfa:	f7fe fe53 	bl	80008a4 <HAL_GetTick>
 8001bfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c00:	e008      	b.n	8001c14 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c02:	f7fe fe4f 	bl	80008a4 <HAL_GetTick>
 8001c06:	4602      	mov	r2, r0
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	2b02      	cmp	r3, #2
 8001c0e:	d901      	bls.n	8001c14 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001c10:	2303      	movs	r3, #3
 8001c12:	e1ef      	b.n	8001ff4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c14:	4b32      	ldr	r3, [pc, #200]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001c16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c1a:	f003 0302 	and.w	r3, r3, #2
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d1ef      	bne.n	8001c02 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 0304 	and.w	r3, r3, #4
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	f000 80a6 	beq.w	8001d7c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c30:	2300      	movs	r3, #0
 8001c32:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001c34:	4b2a      	ldr	r3, [pc, #168]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001c36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d10d      	bne.n	8001c5c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c40:	4b27      	ldr	r3, [pc, #156]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001c42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c44:	4a26      	ldr	r2, [pc, #152]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001c46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c4a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c4c:	4b24      	ldr	r3, [pc, #144]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001c4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c54:	60bb      	str	r3, [r7, #8]
 8001c56:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c5c:	4b21      	ldr	r3, [pc, #132]	@ (8001ce4 <HAL_RCC_OscConfig+0x508>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d118      	bne.n	8001c9a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c68:	4b1e      	ldr	r3, [pc, #120]	@ (8001ce4 <HAL_RCC_OscConfig+0x508>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a1d      	ldr	r2, [pc, #116]	@ (8001ce4 <HAL_RCC_OscConfig+0x508>)
 8001c6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c72:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c74:	f7fe fe16 	bl	80008a4 <HAL_GetTick>
 8001c78:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c7a:	e008      	b.n	8001c8e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c7c:	f7fe fe12 	bl	80008a4 <HAL_GetTick>
 8001c80:	4602      	mov	r2, r0
 8001c82:	693b      	ldr	r3, [r7, #16]
 8001c84:	1ad3      	subs	r3, r2, r3
 8001c86:	2b02      	cmp	r3, #2
 8001c88:	d901      	bls.n	8001c8e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001c8a:	2303      	movs	r3, #3
 8001c8c:	e1b2      	b.n	8001ff4 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c8e:	4b15      	ldr	r3, [pc, #84]	@ (8001ce4 <HAL_RCC_OscConfig+0x508>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d0f0      	beq.n	8001c7c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	2b01      	cmp	r3, #1
 8001ca0:	d108      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x4d8>
 8001ca2:	4b0f      	ldr	r3, [pc, #60]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001ca4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ca8:	4a0d      	ldr	r2, [pc, #52]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001caa:	f043 0301 	orr.w	r3, r3, #1
 8001cae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001cb2:	e029      	b.n	8001d08 <HAL_RCC_OscConfig+0x52c>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	2b05      	cmp	r3, #5
 8001cba:	d115      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x50c>
 8001cbc:	4b08      	ldr	r3, [pc, #32]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001cbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cc2:	4a07      	ldr	r2, [pc, #28]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001cc4:	f043 0304 	orr.w	r3, r3, #4
 8001cc8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001ccc:	4b04      	ldr	r3, [pc, #16]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001cce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cd2:	4a03      	ldr	r2, [pc, #12]	@ (8001ce0 <HAL_RCC_OscConfig+0x504>)
 8001cd4:	f043 0301 	orr.w	r3, r3, #1
 8001cd8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001cdc:	e014      	b.n	8001d08 <HAL_RCC_OscConfig+0x52c>
 8001cde:	bf00      	nop
 8001ce0:	40021000 	.word	0x40021000
 8001ce4:	40007000 	.word	0x40007000
 8001ce8:	4b9a      	ldr	r3, [pc, #616]	@ (8001f54 <HAL_RCC_OscConfig+0x778>)
 8001cea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cee:	4a99      	ldr	r2, [pc, #612]	@ (8001f54 <HAL_RCC_OscConfig+0x778>)
 8001cf0:	f023 0301 	bic.w	r3, r3, #1
 8001cf4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001cf8:	4b96      	ldr	r3, [pc, #600]	@ (8001f54 <HAL_RCC_OscConfig+0x778>)
 8001cfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cfe:	4a95      	ldr	r2, [pc, #596]	@ (8001f54 <HAL_RCC_OscConfig+0x778>)
 8001d00:	f023 0304 	bic.w	r3, r3, #4
 8001d04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d016      	beq.n	8001d3e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d10:	f7fe fdc8 	bl	80008a4 <HAL_GetTick>
 8001d14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d16:	e00a      	b.n	8001d2e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d18:	f7fe fdc4 	bl	80008a4 <HAL_GetTick>
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	693b      	ldr	r3, [r7, #16]
 8001d20:	1ad3      	subs	r3, r2, r3
 8001d22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d901      	bls.n	8001d2e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	e162      	b.n	8001ff4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d2e:	4b89      	ldr	r3, [pc, #548]	@ (8001f54 <HAL_RCC_OscConfig+0x778>)
 8001d30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d34:	f003 0302 	and.w	r3, r3, #2
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d0ed      	beq.n	8001d18 <HAL_RCC_OscConfig+0x53c>
 8001d3c:	e015      	b.n	8001d6a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d3e:	f7fe fdb1 	bl	80008a4 <HAL_GetTick>
 8001d42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d44:	e00a      	b.n	8001d5c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d46:	f7fe fdad 	bl	80008a4 <HAL_GetTick>
 8001d4a:	4602      	mov	r2, r0
 8001d4c:	693b      	ldr	r3, [r7, #16]
 8001d4e:	1ad3      	subs	r3, r2, r3
 8001d50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d54:	4293      	cmp	r3, r2
 8001d56:	d901      	bls.n	8001d5c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001d58:	2303      	movs	r3, #3
 8001d5a:	e14b      	b.n	8001ff4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d5c:	4b7d      	ldr	r3, [pc, #500]	@ (8001f54 <HAL_RCC_OscConfig+0x778>)
 8001d5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d62:	f003 0302 	and.w	r3, r3, #2
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d1ed      	bne.n	8001d46 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001d6a:	7ffb      	ldrb	r3, [r7, #31]
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d105      	bne.n	8001d7c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d70:	4b78      	ldr	r3, [pc, #480]	@ (8001f54 <HAL_RCC_OscConfig+0x778>)
 8001d72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d74:	4a77      	ldr	r2, [pc, #476]	@ (8001f54 <HAL_RCC_OscConfig+0x778>)
 8001d76:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d7a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f003 0320 	and.w	r3, r3, #32
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d03c      	beq.n	8001e02 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d01c      	beq.n	8001dca <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001d90:	4b70      	ldr	r3, [pc, #448]	@ (8001f54 <HAL_RCC_OscConfig+0x778>)
 8001d92:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001d96:	4a6f      	ldr	r2, [pc, #444]	@ (8001f54 <HAL_RCC_OscConfig+0x778>)
 8001d98:	f043 0301 	orr.w	r3, r3, #1
 8001d9c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001da0:	f7fe fd80 	bl	80008a4 <HAL_GetTick>
 8001da4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001da6:	e008      	b.n	8001dba <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001da8:	f7fe fd7c 	bl	80008a4 <HAL_GetTick>
 8001dac:	4602      	mov	r2, r0
 8001dae:	693b      	ldr	r3, [r7, #16]
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	2b02      	cmp	r3, #2
 8001db4:	d901      	bls.n	8001dba <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8001db6:	2303      	movs	r3, #3
 8001db8:	e11c      	b.n	8001ff4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001dba:	4b66      	ldr	r3, [pc, #408]	@ (8001f54 <HAL_RCC_OscConfig+0x778>)
 8001dbc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001dc0:	f003 0302 	and.w	r3, r3, #2
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d0ef      	beq.n	8001da8 <HAL_RCC_OscConfig+0x5cc>
 8001dc8:	e01b      	b.n	8001e02 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001dca:	4b62      	ldr	r3, [pc, #392]	@ (8001f54 <HAL_RCC_OscConfig+0x778>)
 8001dcc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001dd0:	4a60      	ldr	r2, [pc, #384]	@ (8001f54 <HAL_RCC_OscConfig+0x778>)
 8001dd2:	f023 0301 	bic.w	r3, r3, #1
 8001dd6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dda:	f7fe fd63 	bl	80008a4 <HAL_GetTick>
 8001dde:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001de0:	e008      	b.n	8001df4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001de2:	f7fe fd5f 	bl	80008a4 <HAL_GetTick>
 8001de6:	4602      	mov	r2, r0
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	1ad3      	subs	r3, r2, r3
 8001dec:	2b02      	cmp	r3, #2
 8001dee:	d901      	bls.n	8001df4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001df0:	2303      	movs	r3, #3
 8001df2:	e0ff      	b.n	8001ff4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001df4:	4b57      	ldr	r3, [pc, #348]	@ (8001f54 <HAL_RCC_OscConfig+0x778>)
 8001df6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001dfa:	f003 0302 	and.w	r3, r3, #2
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d1ef      	bne.n	8001de2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	f000 80f3 	beq.w	8001ff2 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e10:	2b02      	cmp	r3, #2
 8001e12:	f040 80c9 	bne.w	8001fa8 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001e16:	4b4f      	ldr	r3, [pc, #316]	@ (8001f54 <HAL_RCC_OscConfig+0x778>)
 8001e18:	68db      	ldr	r3, [r3, #12]
 8001e1a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	f003 0203 	and.w	r2, r3, #3
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e26:	429a      	cmp	r2, r3
 8001e28:	d12c      	bne.n	8001e84 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001e2a:	697b      	ldr	r3, [r7, #20]
 8001e2c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e34:	3b01      	subs	r3, #1
 8001e36:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	d123      	bne.n	8001e84 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e46:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001e48:	429a      	cmp	r2, r3
 8001e4a:	d11b      	bne.n	8001e84 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e56:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d113      	bne.n	8001e84 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e66:	085b      	lsrs	r3, r3, #1
 8001e68:	3b01      	subs	r3, #1
 8001e6a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001e6c:	429a      	cmp	r2, r3
 8001e6e:	d109      	bne.n	8001e84 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e7a:	085b      	lsrs	r3, r3, #1
 8001e7c:	3b01      	subs	r3, #1
 8001e7e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d06b      	beq.n	8001f5c <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001e84:	69bb      	ldr	r3, [r7, #24]
 8001e86:	2b0c      	cmp	r3, #12
 8001e88:	d062      	beq.n	8001f50 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001e8a:	4b32      	ldr	r3, [pc, #200]	@ (8001f54 <HAL_RCC_OscConfig+0x778>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	e0ac      	b.n	8001ff4 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001e9a:	4b2e      	ldr	r3, [pc, #184]	@ (8001f54 <HAL_RCC_OscConfig+0x778>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4a2d      	ldr	r2, [pc, #180]	@ (8001f54 <HAL_RCC_OscConfig+0x778>)
 8001ea0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001ea4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001ea6:	f7fe fcfd 	bl	80008a4 <HAL_GetTick>
 8001eaa:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001eac:	e008      	b.n	8001ec0 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001eae:	f7fe fcf9 	bl	80008a4 <HAL_GetTick>
 8001eb2:	4602      	mov	r2, r0
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	1ad3      	subs	r3, r2, r3
 8001eb8:	2b02      	cmp	r3, #2
 8001eba:	d901      	bls.n	8001ec0 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8001ebc:	2303      	movs	r3, #3
 8001ebe:	e099      	b.n	8001ff4 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ec0:	4b24      	ldr	r3, [pc, #144]	@ (8001f54 <HAL_RCC_OscConfig+0x778>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d1f0      	bne.n	8001eae <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ecc:	4b21      	ldr	r3, [pc, #132]	@ (8001f54 <HAL_RCC_OscConfig+0x778>)
 8001ece:	68da      	ldr	r2, [r3, #12]
 8001ed0:	4b21      	ldr	r3, [pc, #132]	@ (8001f58 <HAL_RCC_OscConfig+0x77c>)
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	687a      	ldr	r2, [r7, #4]
 8001ed6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001ed8:	687a      	ldr	r2, [r7, #4]
 8001eda:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001edc:	3a01      	subs	r2, #1
 8001ede:	0112      	lsls	r2, r2, #4
 8001ee0:	4311      	orrs	r1, r2
 8001ee2:	687a      	ldr	r2, [r7, #4]
 8001ee4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001ee6:	0212      	lsls	r2, r2, #8
 8001ee8:	4311      	orrs	r1, r2
 8001eea:	687a      	ldr	r2, [r7, #4]
 8001eec:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001eee:	0852      	lsrs	r2, r2, #1
 8001ef0:	3a01      	subs	r2, #1
 8001ef2:	0552      	lsls	r2, r2, #21
 8001ef4:	4311      	orrs	r1, r2
 8001ef6:	687a      	ldr	r2, [r7, #4]
 8001ef8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001efa:	0852      	lsrs	r2, r2, #1
 8001efc:	3a01      	subs	r2, #1
 8001efe:	0652      	lsls	r2, r2, #25
 8001f00:	4311      	orrs	r1, r2
 8001f02:	687a      	ldr	r2, [r7, #4]
 8001f04:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001f06:	06d2      	lsls	r2, r2, #27
 8001f08:	430a      	orrs	r2, r1
 8001f0a:	4912      	ldr	r1, [pc, #72]	@ (8001f54 <HAL_RCC_OscConfig+0x778>)
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001f10:	4b10      	ldr	r3, [pc, #64]	@ (8001f54 <HAL_RCC_OscConfig+0x778>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a0f      	ldr	r2, [pc, #60]	@ (8001f54 <HAL_RCC_OscConfig+0x778>)
 8001f16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f1a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001f1c:	4b0d      	ldr	r3, [pc, #52]	@ (8001f54 <HAL_RCC_OscConfig+0x778>)
 8001f1e:	68db      	ldr	r3, [r3, #12]
 8001f20:	4a0c      	ldr	r2, [pc, #48]	@ (8001f54 <HAL_RCC_OscConfig+0x778>)
 8001f22:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f26:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001f28:	f7fe fcbc 	bl	80008a4 <HAL_GetTick>
 8001f2c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f2e:	e008      	b.n	8001f42 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f30:	f7fe fcb8 	bl	80008a4 <HAL_GetTick>
 8001f34:	4602      	mov	r2, r0
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	1ad3      	subs	r3, r2, r3
 8001f3a:	2b02      	cmp	r3, #2
 8001f3c:	d901      	bls.n	8001f42 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8001f3e:	2303      	movs	r3, #3
 8001f40:	e058      	b.n	8001ff4 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f42:	4b04      	ldr	r3, [pc, #16]	@ (8001f54 <HAL_RCC_OscConfig+0x778>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d0f0      	beq.n	8001f30 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001f4e:	e050      	b.n	8001ff2 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	e04f      	b.n	8001ff4 <HAL_RCC_OscConfig+0x818>
 8001f54:	40021000 	.word	0x40021000
 8001f58:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f5c:	4b27      	ldr	r3, [pc, #156]	@ (8001ffc <HAL_RCC_OscConfig+0x820>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d144      	bne.n	8001ff2 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001f68:	4b24      	ldr	r3, [pc, #144]	@ (8001ffc <HAL_RCC_OscConfig+0x820>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a23      	ldr	r2, [pc, #140]	@ (8001ffc <HAL_RCC_OscConfig+0x820>)
 8001f6e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f72:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001f74:	4b21      	ldr	r3, [pc, #132]	@ (8001ffc <HAL_RCC_OscConfig+0x820>)
 8001f76:	68db      	ldr	r3, [r3, #12]
 8001f78:	4a20      	ldr	r2, [pc, #128]	@ (8001ffc <HAL_RCC_OscConfig+0x820>)
 8001f7a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f7e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001f80:	f7fe fc90 	bl	80008a4 <HAL_GetTick>
 8001f84:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f86:	e008      	b.n	8001f9a <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f88:	f7fe fc8c 	bl	80008a4 <HAL_GetTick>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	693b      	ldr	r3, [r7, #16]
 8001f90:	1ad3      	subs	r3, r2, r3
 8001f92:	2b02      	cmp	r3, #2
 8001f94:	d901      	bls.n	8001f9a <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8001f96:	2303      	movs	r3, #3
 8001f98:	e02c      	b.n	8001ff4 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f9a:	4b18      	ldr	r3, [pc, #96]	@ (8001ffc <HAL_RCC_OscConfig+0x820>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d0f0      	beq.n	8001f88 <HAL_RCC_OscConfig+0x7ac>
 8001fa6:	e024      	b.n	8001ff2 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001fa8:	69bb      	ldr	r3, [r7, #24]
 8001faa:	2b0c      	cmp	r3, #12
 8001fac:	d01f      	beq.n	8001fee <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fae:	4b13      	ldr	r3, [pc, #76]	@ (8001ffc <HAL_RCC_OscConfig+0x820>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a12      	ldr	r2, [pc, #72]	@ (8001ffc <HAL_RCC_OscConfig+0x820>)
 8001fb4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001fb8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fba:	f7fe fc73 	bl	80008a4 <HAL_GetTick>
 8001fbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fc0:	e008      	b.n	8001fd4 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fc2:	f7fe fc6f 	bl	80008a4 <HAL_GetTick>
 8001fc6:	4602      	mov	r2, r0
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	1ad3      	subs	r3, r2, r3
 8001fcc:	2b02      	cmp	r3, #2
 8001fce:	d901      	bls.n	8001fd4 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8001fd0:	2303      	movs	r3, #3
 8001fd2:	e00f      	b.n	8001ff4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fd4:	4b09      	ldr	r3, [pc, #36]	@ (8001ffc <HAL_RCC_OscConfig+0x820>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d1f0      	bne.n	8001fc2 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8001fe0:	4b06      	ldr	r3, [pc, #24]	@ (8001ffc <HAL_RCC_OscConfig+0x820>)
 8001fe2:	68da      	ldr	r2, [r3, #12]
 8001fe4:	4905      	ldr	r1, [pc, #20]	@ (8001ffc <HAL_RCC_OscConfig+0x820>)
 8001fe6:	4b06      	ldr	r3, [pc, #24]	@ (8002000 <HAL_RCC_OscConfig+0x824>)
 8001fe8:	4013      	ands	r3, r2
 8001fea:	60cb      	str	r3, [r1, #12]
 8001fec:	e001      	b.n	8001ff2 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e000      	b.n	8001ff4 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8001ff2:	2300      	movs	r3, #0
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3720      	adds	r7, #32
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	40021000 	.word	0x40021000
 8002000:	feeefffc 	.word	0xfeeefffc

08002004 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
 800200c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d101      	bne.n	8002018 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002014:	2301      	movs	r3, #1
 8002016:	e0e7      	b.n	80021e8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002018:	4b75      	ldr	r3, [pc, #468]	@ (80021f0 <HAL_RCC_ClockConfig+0x1ec>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f003 0307 	and.w	r3, r3, #7
 8002020:	683a      	ldr	r2, [r7, #0]
 8002022:	429a      	cmp	r2, r3
 8002024:	d910      	bls.n	8002048 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002026:	4b72      	ldr	r3, [pc, #456]	@ (80021f0 <HAL_RCC_ClockConfig+0x1ec>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f023 0207 	bic.w	r2, r3, #7
 800202e:	4970      	ldr	r1, [pc, #448]	@ (80021f0 <HAL_RCC_ClockConfig+0x1ec>)
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	4313      	orrs	r3, r2
 8002034:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002036:	4b6e      	ldr	r3, [pc, #440]	@ (80021f0 <HAL_RCC_ClockConfig+0x1ec>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f003 0307 	and.w	r3, r3, #7
 800203e:	683a      	ldr	r2, [r7, #0]
 8002040:	429a      	cmp	r2, r3
 8002042:	d001      	beq.n	8002048 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002044:	2301      	movs	r3, #1
 8002046:	e0cf      	b.n	80021e8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f003 0302 	and.w	r3, r3, #2
 8002050:	2b00      	cmp	r3, #0
 8002052:	d010      	beq.n	8002076 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	689a      	ldr	r2, [r3, #8]
 8002058:	4b66      	ldr	r3, [pc, #408]	@ (80021f4 <HAL_RCC_ClockConfig+0x1f0>)
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002060:	429a      	cmp	r2, r3
 8002062:	d908      	bls.n	8002076 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002064:	4b63      	ldr	r3, [pc, #396]	@ (80021f4 <HAL_RCC_ClockConfig+0x1f0>)
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	4960      	ldr	r1, [pc, #384]	@ (80021f4 <HAL_RCC_ClockConfig+0x1f0>)
 8002072:	4313      	orrs	r3, r2
 8002074:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f003 0301 	and.w	r3, r3, #1
 800207e:	2b00      	cmp	r3, #0
 8002080:	d04c      	beq.n	800211c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	2b03      	cmp	r3, #3
 8002088:	d107      	bne.n	800209a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800208a:	4b5a      	ldr	r3, [pc, #360]	@ (80021f4 <HAL_RCC_ClockConfig+0x1f0>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002092:	2b00      	cmp	r3, #0
 8002094:	d121      	bne.n	80020da <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	e0a6      	b.n	80021e8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	2b02      	cmp	r3, #2
 80020a0:	d107      	bne.n	80020b2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020a2:	4b54      	ldr	r3, [pc, #336]	@ (80021f4 <HAL_RCC_ClockConfig+0x1f0>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d115      	bne.n	80020da <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	e09a      	b.n	80021e8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d107      	bne.n	80020ca <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80020ba:	4b4e      	ldr	r3, [pc, #312]	@ (80021f4 <HAL_RCC_ClockConfig+0x1f0>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 0302 	and.w	r3, r3, #2
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d109      	bne.n	80020da <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e08e      	b.n	80021e8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020ca:	4b4a      	ldr	r3, [pc, #296]	@ (80021f4 <HAL_RCC_ClockConfig+0x1f0>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d101      	bne.n	80020da <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e086      	b.n	80021e8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80020da:	4b46      	ldr	r3, [pc, #280]	@ (80021f4 <HAL_RCC_ClockConfig+0x1f0>)
 80020dc:	689b      	ldr	r3, [r3, #8]
 80020de:	f023 0203 	bic.w	r2, r3, #3
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	4943      	ldr	r1, [pc, #268]	@ (80021f4 <HAL_RCC_ClockConfig+0x1f0>)
 80020e8:	4313      	orrs	r3, r2
 80020ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80020ec:	f7fe fbda 	bl	80008a4 <HAL_GetTick>
 80020f0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020f2:	e00a      	b.n	800210a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020f4:	f7fe fbd6 	bl	80008a4 <HAL_GetTick>
 80020f8:	4602      	mov	r2, r0
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	1ad3      	subs	r3, r2, r3
 80020fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002102:	4293      	cmp	r3, r2
 8002104:	d901      	bls.n	800210a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002106:	2303      	movs	r3, #3
 8002108:	e06e      	b.n	80021e8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800210a:	4b3a      	ldr	r3, [pc, #232]	@ (80021f4 <HAL_RCC_ClockConfig+0x1f0>)
 800210c:	689b      	ldr	r3, [r3, #8]
 800210e:	f003 020c 	and.w	r2, r3, #12
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	009b      	lsls	r3, r3, #2
 8002118:	429a      	cmp	r2, r3
 800211a:	d1eb      	bne.n	80020f4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 0302 	and.w	r3, r3, #2
 8002124:	2b00      	cmp	r3, #0
 8002126:	d010      	beq.n	800214a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	689a      	ldr	r2, [r3, #8]
 800212c:	4b31      	ldr	r3, [pc, #196]	@ (80021f4 <HAL_RCC_ClockConfig+0x1f0>)
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002134:	429a      	cmp	r2, r3
 8002136:	d208      	bcs.n	800214a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002138:	4b2e      	ldr	r3, [pc, #184]	@ (80021f4 <HAL_RCC_ClockConfig+0x1f0>)
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	689b      	ldr	r3, [r3, #8]
 8002144:	492b      	ldr	r1, [pc, #172]	@ (80021f4 <HAL_RCC_ClockConfig+0x1f0>)
 8002146:	4313      	orrs	r3, r2
 8002148:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800214a:	4b29      	ldr	r3, [pc, #164]	@ (80021f0 <HAL_RCC_ClockConfig+0x1ec>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f003 0307 	and.w	r3, r3, #7
 8002152:	683a      	ldr	r2, [r7, #0]
 8002154:	429a      	cmp	r2, r3
 8002156:	d210      	bcs.n	800217a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002158:	4b25      	ldr	r3, [pc, #148]	@ (80021f0 <HAL_RCC_ClockConfig+0x1ec>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f023 0207 	bic.w	r2, r3, #7
 8002160:	4923      	ldr	r1, [pc, #140]	@ (80021f0 <HAL_RCC_ClockConfig+0x1ec>)
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	4313      	orrs	r3, r2
 8002166:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002168:	4b21      	ldr	r3, [pc, #132]	@ (80021f0 <HAL_RCC_ClockConfig+0x1ec>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f003 0307 	and.w	r3, r3, #7
 8002170:	683a      	ldr	r2, [r7, #0]
 8002172:	429a      	cmp	r2, r3
 8002174:	d001      	beq.n	800217a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e036      	b.n	80021e8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f003 0304 	and.w	r3, r3, #4
 8002182:	2b00      	cmp	r3, #0
 8002184:	d008      	beq.n	8002198 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002186:	4b1b      	ldr	r3, [pc, #108]	@ (80021f4 <HAL_RCC_ClockConfig+0x1f0>)
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	68db      	ldr	r3, [r3, #12]
 8002192:	4918      	ldr	r1, [pc, #96]	@ (80021f4 <HAL_RCC_ClockConfig+0x1f0>)
 8002194:	4313      	orrs	r3, r2
 8002196:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f003 0308 	and.w	r3, r3, #8
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d009      	beq.n	80021b8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80021a4:	4b13      	ldr	r3, [pc, #76]	@ (80021f4 <HAL_RCC_ClockConfig+0x1f0>)
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	691b      	ldr	r3, [r3, #16]
 80021b0:	00db      	lsls	r3, r3, #3
 80021b2:	4910      	ldr	r1, [pc, #64]	@ (80021f4 <HAL_RCC_ClockConfig+0x1f0>)
 80021b4:	4313      	orrs	r3, r2
 80021b6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80021b8:	f000 f824 	bl	8002204 <HAL_RCC_GetSysClockFreq>
 80021bc:	4602      	mov	r2, r0
 80021be:	4b0d      	ldr	r3, [pc, #52]	@ (80021f4 <HAL_RCC_ClockConfig+0x1f0>)
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	091b      	lsrs	r3, r3, #4
 80021c4:	f003 030f 	and.w	r3, r3, #15
 80021c8:	490b      	ldr	r1, [pc, #44]	@ (80021f8 <HAL_RCC_ClockConfig+0x1f4>)
 80021ca:	5ccb      	ldrb	r3, [r1, r3]
 80021cc:	f003 031f 	and.w	r3, r3, #31
 80021d0:	fa22 f303 	lsr.w	r3, r2, r3
 80021d4:	4a09      	ldr	r2, [pc, #36]	@ (80021fc <HAL_RCC_ClockConfig+0x1f8>)
 80021d6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80021d8:	4b09      	ldr	r3, [pc, #36]	@ (8002200 <HAL_RCC_ClockConfig+0x1fc>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4618      	mov	r0, r3
 80021de:	f7fe fb11 	bl	8000804 <HAL_InitTick>
 80021e2:	4603      	mov	r3, r0
 80021e4:	72fb      	strb	r3, [r7, #11]

  return status;
 80021e6:	7afb      	ldrb	r3, [r7, #11]
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	3710      	adds	r7, #16
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	40022000 	.word	0x40022000
 80021f4:	40021000 	.word	0x40021000
 80021f8:	080053c8 	.word	0x080053c8
 80021fc:	20000000 	.word	0x20000000
 8002200:	20000004 	.word	0x20000004

08002204 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002204:	b480      	push	{r7}
 8002206:	b089      	sub	sp, #36	@ 0x24
 8002208:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800220a:	2300      	movs	r3, #0
 800220c:	61fb      	str	r3, [r7, #28]
 800220e:	2300      	movs	r3, #0
 8002210:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002212:	4b3e      	ldr	r3, [pc, #248]	@ (800230c <HAL_RCC_GetSysClockFreq+0x108>)
 8002214:	689b      	ldr	r3, [r3, #8]
 8002216:	f003 030c 	and.w	r3, r3, #12
 800221a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800221c:	4b3b      	ldr	r3, [pc, #236]	@ (800230c <HAL_RCC_GetSysClockFreq+0x108>)
 800221e:	68db      	ldr	r3, [r3, #12]
 8002220:	f003 0303 	and.w	r3, r3, #3
 8002224:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002226:	693b      	ldr	r3, [r7, #16]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d005      	beq.n	8002238 <HAL_RCC_GetSysClockFreq+0x34>
 800222c:	693b      	ldr	r3, [r7, #16]
 800222e:	2b0c      	cmp	r3, #12
 8002230:	d121      	bne.n	8002276 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	2b01      	cmp	r3, #1
 8002236:	d11e      	bne.n	8002276 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002238:	4b34      	ldr	r3, [pc, #208]	@ (800230c <HAL_RCC_GetSysClockFreq+0x108>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f003 0308 	and.w	r3, r3, #8
 8002240:	2b00      	cmp	r3, #0
 8002242:	d107      	bne.n	8002254 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002244:	4b31      	ldr	r3, [pc, #196]	@ (800230c <HAL_RCC_GetSysClockFreq+0x108>)
 8002246:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800224a:	0a1b      	lsrs	r3, r3, #8
 800224c:	f003 030f 	and.w	r3, r3, #15
 8002250:	61fb      	str	r3, [r7, #28]
 8002252:	e005      	b.n	8002260 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002254:	4b2d      	ldr	r3, [pc, #180]	@ (800230c <HAL_RCC_GetSysClockFreq+0x108>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	091b      	lsrs	r3, r3, #4
 800225a:	f003 030f 	and.w	r3, r3, #15
 800225e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002260:	4a2b      	ldr	r2, [pc, #172]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002262:	69fb      	ldr	r3, [r7, #28]
 8002264:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002268:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d10d      	bne.n	800228c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002270:	69fb      	ldr	r3, [r7, #28]
 8002272:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002274:	e00a      	b.n	800228c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	2b04      	cmp	r3, #4
 800227a:	d102      	bne.n	8002282 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800227c:	4b25      	ldr	r3, [pc, #148]	@ (8002314 <HAL_RCC_GetSysClockFreq+0x110>)
 800227e:	61bb      	str	r3, [r7, #24]
 8002280:	e004      	b.n	800228c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	2b08      	cmp	r3, #8
 8002286:	d101      	bne.n	800228c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002288:	4b23      	ldr	r3, [pc, #140]	@ (8002318 <HAL_RCC_GetSysClockFreq+0x114>)
 800228a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	2b0c      	cmp	r3, #12
 8002290:	d134      	bne.n	80022fc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002292:	4b1e      	ldr	r3, [pc, #120]	@ (800230c <HAL_RCC_GetSysClockFreq+0x108>)
 8002294:	68db      	ldr	r3, [r3, #12]
 8002296:	f003 0303 	and.w	r3, r3, #3
 800229a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	2b02      	cmp	r3, #2
 80022a0:	d003      	beq.n	80022aa <HAL_RCC_GetSysClockFreq+0xa6>
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	2b03      	cmp	r3, #3
 80022a6:	d003      	beq.n	80022b0 <HAL_RCC_GetSysClockFreq+0xac>
 80022a8:	e005      	b.n	80022b6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80022aa:	4b1a      	ldr	r3, [pc, #104]	@ (8002314 <HAL_RCC_GetSysClockFreq+0x110>)
 80022ac:	617b      	str	r3, [r7, #20]
      break;
 80022ae:	e005      	b.n	80022bc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80022b0:	4b19      	ldr	r3, [pc, #100]	@ (8002318 <HAL_RCC_GetSysClockFreq+0x114>)
 80022b2:	617b      	str	r3, [r7, #20]
      break;
 80022b4:	e002      	b.n	80022bc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80022b6:	69fb      	ldr	r3, [r7, #28]
 80022b8:	617b      	str	r3, [r7, #20]
      break;
 80022ba:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80022bc:	4b13      	ldr	r3, [pc, #76]	@ (800230c <HAL_RCC_GetSysClockFreq+0x108>)
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	091b      	lsrs	r3, r3, #4
 80022c2:	f003 0307 	and.w	r3, r3, #7
 80022c6:	3301      	adds	r3, #1
 80022c8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80022ca:	4b10      	ldr	r3, [pc, #64]	@ (800230c <HAL_RCC_GetSysClockFreq+0x108>)
 80022cc:	68db      	ldr	r3, [r3, #12]
 80022ce:	0a1b      	lsrs	r3, r3, #8
 80022d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80022d4:	697a      	ldr	r2, [r7, #20]
 80022d6:	fb03 f202 	mul.w	r2, r3, r2
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80022e0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80022e2:	4b0a      	ldr	r3, [pc, #40]	@ (800230c <HAL_RCC_GetSysClockFreq+0x108>)
 80022e4:	68db      	ldr	r3, [r3, #12]
 80022e6:	0e5b      	lsrs	r3, r3, #25
 80022e8:	f003 0303 	and.w	r3, r3, #3
 80022ec:	3301      	adds	r3, #1
 80022ee:	005b      	lsls	r3, r3, #1
 80022f0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80022f2:	697a      	ldr	r2, [r7, #20]
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80022fa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80022fc:	69bb      	ldr	r3, [r7, #24]
}
 80022fe:	4618      	mov	r0, r3
 8002300:	3724      	adds	r7, #36	@ 0x24
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr
 800230a:	bf00      	nop
 800230c:	40021000 	.word	0x40021000
 8002310:	080053d8 	.word	0x080053d8
 8002314:	00f42400 	.word	0x00f42400
 8002318:	007a1200 	.word	0x007a1200

0800231c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b086      	sub	sp, #24
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002324:	2300      	movs	r3, #0
 8002326:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002328:	4b2a      	ldr	r3, [pc, #168]	@ (80023d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800232a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800232c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002330:	2b00      	cmp	r3, #0
 8002332:	d003      	beq.n	800233c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002334:	f7ff f9ee 	bl	8001714 <HAL_PWREx_GetVoltageRange>
 8002338:	6178      	str	r0, [r7, #20]
 800233a:	e014      	b.n	8002366 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800233c:	4b25      	ldr	r3, [pc, #148]	@ (80023d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800233e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002340:	4a24      	ldr	r2, [pc, #144]	@ (80023d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002342:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002346:	6593      	str	r3, [r2, #88]	@ 0x58
 8002348:	4b22      	ldr	r3, [pc, #136]	@ (80023d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800234a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800234c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002350:	60fb      	str	r3, [r7, #12]
 8002352:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002354:	f7ff f9de 	bl	8001714 <HAL_PWREx_GetVoltageRange>
 8002358:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800235a:	4b1e      	ldr	r3, [pc, #120]	@ (80023d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800235c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800235e:	4a1d      	ldr	r2, [pc, #116]	@ (80023d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002360:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002364:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800236c:	d10b      	bne.n	8002386 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2b80      	cmp	r3, #128	@ 0x80
 8002372:	d919      	bls.n	80023a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2ba0      	cmp	r3, #160	@ 0xa0
 8002378:	d902      	bls.n	8002380 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800237a:	2302      	movs	r3, #2
 800237c:	613b      	str	r3, [r7, #16]
 800237e:	e013      	b.n	80023a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002380:	2301      	movs	r3, #1
 8002382:	613b      	str	r3, [r7, #16]
 8002384:	e010      	b.n	80023a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2b80      	cmp	r3, #128	@ 0x80
 800238a:	d902      	bls.n	8002392 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800238c:	2303      	movs	r3, #3
 800238e:	613b      	str	r3, [r7, #16]
 8002390:	e00a      	b.n	80023a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2b80      	cmp	r3, #128	@ 0x80
 8002396:	d102      	bne.n	800239e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002398:	2302      	movs	r3, #2
 800239a:	613b      	str	r3, [r7, #16]
 800239c:	e004      	b.n	80023a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2b70      	cmp	r3, #112	@ 0x70
 80023a2:	d101      	bne.n	80023a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80023a4:	2301      	movs	r3, #1
 80023a6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80023a8:	4b0b      	ldr	r3, [pc, #44]	@ (80023d8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f023 0207 	bic.w	r2, r3, #7
 80023b0:	4909      	ldr	r1, [pc, #36]	@ (80023d8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80023b2:	693b      	ldr	r3, [r7, #16]
 80023b4:	4313      	orrs	r3, r2
 80023b6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80023b8:	4b07      	ldr	r3, [pc, #28]	@ (80023d8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 0307 	and.w	r3, r3, #7
 80023c0:	693a      	ldr	r2, [r7, #16]
 80023c2:	429a      	cmp	r2, r3
 80023c4:	d001      	beq.n	80023ca <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e000      	b.n	80023cc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80023ca:	2300      	movs	r3, #0
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	3718      	adds	r7, #24
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	40021000 	.word	0x40021000
 80023d8:	40022000 	.word	0x40022000

080023dc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b084      	sub	sp, #16
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d101      	bne.n	80023ee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80023ea:	2301      	movs	r3, #1
 80023ec:	e095      	b.n	800251a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d108      	bne.n	8002408 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80023fe:	d009      	beq.n	8002414 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2200      	movs	r2, #0
 8002404:	61da      	str	r2, [r3, #28]
 8002406:	e005      	b.n	8002414 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2200      	movs	r2, #0
 800240c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2200      	movs	r2, #0
 8002412:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2200      	movs	r2, #0
 8002418:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002420:	b2db      	uxtb	r3, r3
 8002422:	2b00      	cmp	r3, #0
 8002424:	d106      	bne.n	8002434 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2200      	movs	r2, #0
 800242a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800242e:	6878      	ldr	r0, [r7, #4]
 8002430:	f7fe f8dc 	bl	80005ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2202      	movs	r2, #2
 8002438:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800244a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	68db      	ldr	r3, [r3, #12]
 8002450:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002454:	d902      	bls.n	800245c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002456:	2300      	movs	r3, #0
 8002458:	60fb      	str	r3, [r7, #12]
 800245a:	e002      	b.n	8002462 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800245c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002460:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	68db      	ldr	r3, [r3, #12]
 8002466:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800246a:	d007      	beq.n	800247c <HAL_SPI_Init+0xa0>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	68db      	ldr	r3, [r3, #12]
 8002470:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002474:	d002      	beq.n	800247c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2200      	movs	r2, #0
 800247a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800248c:	431a      	orrs	r2, r3
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	691b      	ldr	r3, [r3, #16]
 8002492:	f003 0302 	and.w	r3, r3, #2
 8002496:	431a      	orrs	r2, r3
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	695b      	ldr	r3, [r3, #20]
 800249c:	f003 0301 	and.w	r3, r3, #1
 80024a0:	431a      	orrs	r2, r3
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	699b      	ldr	r3, [r3, #24]
 80024a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80024aa:	431a      	orrs	r2, r3
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	69db      	ldr	r3, [r3, #28]
 80024b0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80024b4:	431a      	orrs	r2, r3
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6a1b      	ldr	r3, [r3, #32]
 80024ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024be:	ea42 0103 	orr.w	r1, r2, r3
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024c6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	430a      	orrs	r2, r1
 80024d0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	699b      	ldr	r3, [r3, #24]
 80024d6:	0c1b      	lsrs	r3, r3, #16
 80024d8:	f003 0204 	and.w	r2, r3, #4
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024e0:	f003 0310 	and.w	r3, r3, #16
 80024e4:	431a      	orrs	r2, r3
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024ea:	f003 0308 	and.w	r3, r3, #8
 80024ee:	431a      	orrs	r2, r3
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	68db      	ldr	r3, [r3, #12]
 80024f4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80024f8:	ea42 0103 	orr.w	r1, r2, r3
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	430a      	orrs	r2, r1
 8002508:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2200      	movs	r2, #0
 800250e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2201      	movs	r2, #1
 8002514:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8002518:	2300      	movs	r3, #0
}
 800251a:	4618      	mov	r0, r3
 800251c:	3710      	adds	r7, #16
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
	...

08002524 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b088      	sub	sp, #32
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	689b      	ldr	r3, [r3, #8]
 800253a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800253c:	69bb      	ldr	r3, [r7, #24]
 800253e:	099b      	lsrs	r3, r3, #6
 8002540:	f003 0301 	and.w	r3, r3, #1
 8002544:	2b00      	cmp	r3, #0
 8002546:	d10f      	bne.n	8002568 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002548:	69bb      	ldr	r3, [r7, #24]
 800254a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800254e:	2b00      	cmp	r3, #0
 8002550:	d00a      	beq.n	8002568 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002552:	69fb      	ldr	r3, [r7, #28]
 8002554:	099b      	lsrs	r3, r3, #6
 8002556:	f003 0301 	and.w	r3, r3, #1
 800255a:	2b00      	cmp	r3, #0
 800255c:	d004      	beq.n	8002568 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002562:	6878      	ldr	r0, [r7, #4]
 8002564:	4798      	blx	r3
    return;
 8002566:	e0d7      	b.n	8002718 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002568:	69bb      	ldr	r3, [r7, #24]
 800256a:	085b      	lsrs	r3, r3, #1
 800256c:	f003 0301 	and.w	r3, r3, #1
 8002570:	2b00      	cmp	r3, #0
 8002572:	d00a      	beq.n	800258a <HAL_SPI_IRQHandler+0x66>
 8002574:	69fb      	ldr	r3, [r7, #28]
 8002576:	09db      	lsrs	r3, r3, #7
 8002578:	f003 0301 	and.w	r3, r3, #1
 800257c:	2b00      	cmp	r3, #0
 800257e:	d004      	beq.n	800258a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002584:	6878      	ldr	r0, [r7, #4]
 8002586:	4798      	blx	r3
    return;
 8002588:	e0c6      	b.n	8002718 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800258a:	69bb      	ldr	r3, [r7, #24]
 800258c:	095b      	lsrs	r3, r3, #5
 800258e:	f003 0301 	and.w	r3, r3, #1
 8002592:	2b00      	cmp	r3, #0
 8002594:	d10c      	bne.n	80025b0 <HAL_SPI_IRQHandler+0x8c>
 8002596:	69bb      	ldr	r3, [r7, #24]
 8002598:	099b      	lsrs	r3, r3, #6
 800259a:	f003 0301 	and.w	r3, r3, #1
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d106      	bne.n	80025b0 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80025a2:	69bb      	ldr	r3, [r7, #24]
 80025a4:	0a1b      	lsrs	r3, r3, #8
 80025a6:	f003 0301 	and.w	r3, r3, #1
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	f000 80b4 	beq.w	8002718 <HAL_SPI_IRQHandler+0x1f4>
 80025b0:	69fb      	ldr	r3, [r7, #28]
 80025b2:	095b      	lsrs	r3, r3, #5
 80025b4:	f003 0301 	and.w	r3, r3, #1
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	f000 80ad 	beq.w	8002718 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80025be:	69bb      	ldr	r3, [r7, #24]
 80025c0:	099b      	lsrs	r3, r3, #6
 80025c2:	f003 0301 	and.w	r3, r3, #1
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d023      	beq.n	8002612 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	2b03      	cmp	r3, #3
 80025d4:	d011      	beq.n	80025fa <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025da:	f043 0204 	orr.w	r2, r3, #4
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80025e2:	2300      	movs	r3, #0
 80025e4:	617b      	str	r3, [r7, #20]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	68db      	ldr	r3, [r3, #12]
 80025ec:	617b      	str	r3, [r7, #20]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	617b      	str	r3, [r7, #20]
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	e00b      	b.n	8002612 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80025fa:	2300      	movs	r3, #0
 80025fc:	613b      	str	r3, [r7, #16]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	68db      	ldr	r3, [r3, #12]
 8002604:	613b      	str	r3, [r7, #16]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	613b      	str	r3, [r7, #16]
 800260e:	693b      	ldr	r3, [r7, #16]
        return;
 8002610:	e082      	b.n	8002718 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8002612:	69bb      	ldr	r3, [r7, #24]
 8002614:	095b      	lsrs	r3, r3, #5
 8002616:	f003 0301 	and.w	r3, r3, #1
 800261a:	2b00      	cmp	r3, #0
 800261c:	d014      	beq.n	8002648 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002622:	f043 0201 	orr.w	r2, r3, #1
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800262a:	2300      	movs	r3, #0
 800262c:	60fb      	str	r3, [r7, #12]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	60fb      	str	r3, [r7, #12]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	681a      	ldr	r2, [r3, #0]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002644:	601a      	str	r2, [r3, #0]
 8002646:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8002648:	69bb      	ldr	r3, [r7, #24]
 800264a:	0a1b      	lsrs	r3, r3, #8
 800264c:	f003 0301 	and.w	r3, r3, #1
 8002650:	2b00      	cmp	r3, #0
 8002652:	d00c      	beq.n	800266e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002658:	f043 0208 	orr.w	r2, r3, #8
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8002660:	2300      	movs	r3, #0
 8002662:	60bb      	str	r3, [r7, #8]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	689b      	ldr	r3, [r3, #8]
 800266a:	60bb      	str	r3, [r7, #8]
 800266c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002672:	2b00      	cmp	r3, #0
 8002674:	d04f      	beq.n	8002716 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	685a      	ldr	r2, [r3, #4]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002684:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2201      	movs	r2, #1
 800268a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	f003 0302 	and.w	r3, r3, #2
 8002694:	2b00      	cmp	r3, #0
 8002696:	d104      	bne.n	80026a2 <HAL_SPI_IRQHandler+0x17e>
 8002698:	69fb      	ldr	r3, [r7, #28]
 800269a:	f003 0301 	and.w	r3, r3, #1
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d034      	beq.n	800270c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	685a      	ldr	r2, [r3, #4]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f022 0203 	bic.w	r2, r2, #3
 80026b0:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d011      	beq.n	80026de <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026be:	4a18      	ldr	r2, [pc, #96]	@ (8002720 <HAL_SPI_IRQHandler+0x1fc>)
 80026c0:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026c6:	4618      	mov	r0, r3
 80026c8:	f7fe fe51 	bl	800136e <HAL_DMA_Abort_IT>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d005      	beq.n	80026de <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026d6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d016      	beq.n	8002714 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026ea:	4a0d      	ldr	r2, [pc, #52]	@ (8002720 <HAL_SPI_IRQHandler+0x1fc>)
 80026ec:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026f2:	4618      	mov	r0, r3
 80026f4:	f7fe fe3b 	bl	800136e <HAL_DMA_Abort_IT>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d00a      	beq.n	8002714 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002702:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800270a:	e003      	b.n	8002714 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800270c:	6878      	ldr	r0, [r7, #4]
 800270e:	f000 f809 	bl	8002724 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8002712:	e000      	b.n	8002716 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8002714:	bf00      	nop
    return;
 8002716:	bf00      	nop
  }
}
 8002718:	3720      	adds	r7, #32
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	08002739 	.word	0x08002739

08002724 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8002724:	b480      	push	{r7}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800272c:	bf00      	nop
 800272e:	370c      	adds	r7, #12
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr

08002738 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b084      	sub	sp, #16
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002744:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	2200      	movs	r2, #0
 800274a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	2200      	movs	r2, #0
 8002752:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8002754:	68f8      	ldr	r0, [r7, #12]
 8002756:	f7ff ffe5 	bl	8002724 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800275a:	bf00      	nop
 800275c:	3710      	adds	r7, #16
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
	...

08002764 <__NVIC_SetPriority>:
{
 8002764:	b480      	push	{r7}
 8002766:	b083      	sub	sp, #12
 8002768:	af00      	add	r7, sp, #0
 800276a:	4603      	mov	r3, r0
 800276c:	6039      	str	r1, [r7, #0]
 800276e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002770:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002774:	2b00      	cmp	r3, #0
 8002776:	db0a      	blt.n	800278e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	b2da      	uxtb	r2, r3
 800277c:	490c      	ldr	r1, [pc, #48]	@ (80027b0 <__NVIC_SetPriority+0x4c>)
 800277e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002782:	0112      	lsls	r2, r2, #4
 8002784:	b2d2      	uxtb	r2, r2
 8002786:	440b      	add	r3, r1
 8002788:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800278c:	e00a      	b.n	80027a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	b2da      	uxtb	r2, r3
 8002792:	4908      	ldr	r1, [pc, #32]	@ (80027b4 <__NVIC_SetPriority+0x50>)
 8002794:	79fb      	ldrb	r3, [r7, #7]
 8002796:	f003 030f 	and.w	r3, r3, #15
 800279a:	3b04      	subs	r3, #4
 800279c:	0112      	lsls	r2, r2, #4
 800279e:	b2d2      	uxtb	r2, r2
 80027a0:	440b      	add	r3, r1
 80027a2:	761a      	strb	r2, [r3, #24]
}
 80027a4:	bf00      	nop
 80027a6:	370c      	adds	r7, #12
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr
 80027b0:	e000e100 	.word	0xe000e100
 80027b4:	e000ed00 	.word	0xe000ed00

080027b8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80027b8:	b580      	push	{r7, lr}
 80027ba:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80027bc:	2100      	movs	r1, #0
 80027be:	f06f 0004 	mvn.w	r0, #4
 80027c2:	f7ff ffcf 	bl	8002764 <__NVIC_SetPriority>
#endif
}
 80027c6:	bf00      	nop
 80027c8:	bd80      	pop	{r7, pc}
	...

080027cc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80027cc:	b480      	push	{r7}
 80027ce:	b083      	sub	sp, #12
 80027d0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80027d2:	f3ef 8305 	mrs	r3, IPSR
 80027d6:	603b      	str	r3, [r7, #0]
  return(result);
 80027d8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d003      	beq.n	80027e6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80027de:	f06f 0305 	mvn.w	r3, #5
 80027e2:	607b      	str	r3, [r7, #4]
 80027e4:	e00c      	b.n	8002800 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80027e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002810 <osKernelInitialize+0x44>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d105      	bne.n	80027fa <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80027ee:	4b08      	ldr	r3, [pc, #32]	@ (8002810 <osKernelInitialize+0x44>)
 80027f0:	2201      	movs	r2, #1
 80027f2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80027f4:	2300      	movs	r3, #0
 80027f6:	607b      	str	r3, [r7, #4]
 80027f8:	e002      	b.n	8002800 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80027fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80027fe:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002800:	687b      	ldr	r3, [r7, #4]
}
 8002802:	4618      	mov	r0, r3
 8002804:	370c      	adds	r7, #12
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr
 800280e:	bf00      	nop
 8002810:	200000c0 	.word	0x200000c0

08002814 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002814:	b580      	push	{r7, lr}
 8002816:	b082      	sub	sp, #8
 8002818:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800281a:	f3ef 8305 	mrs	r3, IPSR
 800281e:	603b      	str	r3, [r7, #0]
  return(result);
 8002820:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002822:	2b00      	cmp	r3, #0
 8002824:	d003      	beq.n	800282e <osKernelStart+0x1a>
    stat = osErrorISR;
 8002826:	f06f 0305 	mvn.w	r3, #5
 800282a:	607b      	str	r3, [r7, #4]
 800282c:	e010      	b.n	8002850 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800282e:	4b0b      	ldr	r3, [pc, #44]	@ (800285c <osKernelStart+0x48>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	2b01      	cmp	r3, #1
 8002834:	d109      	bne.n	800284a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8002836:	f7ff ffbf 	bl	80027b8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800283a:	4b08      	ldr	r3, [pc, #32]	@ (800285c <osKernelStart+0x48>)
 800283c:	2202      	movs	r2, #2
 800283e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8002840:	f001 f87a 	bl	8003938 <vTaskStartScheduler>
      stat = osOK;
 8002844:	2300      	movs	r3, #0
 8002846:	607b      	str	r3, [r7, #4]
 8002848:	e002      	b.n	8002850 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800284a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800284e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002850:	687b      	ldr	r3, [r7, #4]
}
 8002852:	4618      	mov	r0, r3
 8002854:	3708      	adds	r7, #8
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	200000c0 	.word	0x200000c0

08002860 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002860:	b580      	push	{r7, lr}
 8002862:	b08e      	sub	sp, #56	@ 0x38
 8002864:	af04      	add	r7, sp, #16
 8002866:	60f8      	str	r0, [r7, #12]
 8002868:	60b9      	str	r1, [r7, #8]
 800286a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800286c:	2300      	movs	r3, #0
 800286e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002870:	f3ef 8305 	mrs	r3, IPSR
 8002874:	617b      	str	r3, [r7, #20]
  return(result);
 8002876:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8002878:	2b00      	cmp	r3, #0
 800287a:	d17e      	bne.n	800297a <osThreadNew+0x11a>
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d07b      	beq.n	800297a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8002882:	2380      	movs	r3, #128	@ 0x80
 8002884:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8002886:	2318      	movs	r3, #24
 8002888:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800288a:	2300      	movs	r3, #0
 800288c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800288e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002892:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d045      	beq.n	8002926 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d002      	beq.n	80028a8 <osThreadNew+0x48>
        name = attr->name;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	699b      	ldr	r3, [r3, #24]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d002      	beq.n	80028b6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	699b      	ldr	r3, [r3, #24]
 80028b4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80028b6:	69fb      	ldr	r3, [r7, #28]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d008      	beq.n	80028ce <osThreadNew+0x6e>
 80028bc:	69fb      	ldr	r3, [r7, #28]
 80028be:	2b38      	cmp	r3, #56	@ 0x38
 80028c0:	d805      	bhi.n	80028ce <osThreadNew+0x6e>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	f003 0301 	and.w	r3, r3, #1
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d001      	beq.n	80028d2 <osThreadNew+0x72>
        return (NULL);
 80028ce:	2300      	movs	r3, #0
 80028d0:	e054      	b.n	800297c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	695b      	ldr	r3, [r3, #20]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d003      	beq.n	80028e2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	695b      	ldr	r3, [r3, #20]
 80028de:	089b      	lsrs	r3, r3, #2
 80028e0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	689b      	ldr	r3, [r3, #8]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d00e      	beq.n	8002908 <osThreadNew+0xa8>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	68db      	ldr	r3, [r3, #12]
 80028ee:	2b5b      	cmp	r3, #91	@ 0x5b
 80028f0:	d90a      	bls.n	8002908 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d006      	beq.n	8002908 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	695b      	ldr	r3, [r3, #20]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d002      	beq.n	8002908 <osThreadNew+0xa8>
        mem = 1;
 8002902:	2301      	movs	r3, #1
 8002904:	61bb      	str	r3, [r7, #24]
 8002906:	e010      	b.n	800292a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	689b      	ldr	r3, [r3, #8]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d10c      	bne.n	800292a <osThreadNew+0xca>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d108      	bne.n	800292a <osThreadNew+0xca>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	691b      	ldr	r3, [r3, #16]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d104      	bne.n	800292a <osThreadNew+0xca>
          mem = 0;
 8002920:	2300      	movs	r3, #0
 8002922:	61bb      	str	r3, [r7, #24]
 8002924:	e001      	b.n	800292a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8002926:	2300      	movs	r3, #0
 8002928:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800292a:	69bb      	ldr	r3, [r7, #24]
 800292c:	2b01      	cmp	r3, #1
 800292e:	d110      	bne.n	8002952 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8002934:	687a      	ldr	r2, [r7, #4]
 8002936:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002938:	9202      	str	r2, [sp, #8]
 800293a:	9301      	str	r3, [sp, #4]
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	9300      	str	r3, [sp, #0]
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	6a3a      	ldr	r2, [r7, #32]
 8002944:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002946:	68f8      	ldr	r0, [r7, #12]
 8002948:	f000 fe1a 	bl	8003580 <xTaskCreateStatic>
 800294c:	4603      	mov	r3, r0
 800294e:	613b      	str	r3, [r7, #16]
 8002950:	e013      	b.n	800297a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8002952:	69bb      	ldr	r3, [r7, #24]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d110      	bne.n	800297a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002958:	6a3b      	ldr	r3, [r7, #32]
 800295a:	b29a      	uxth	r2, r3
 800295c:	f107 0310 	add.w	r3, r7, #16
 8002960:	9301      	str	r3, [sp, #4]
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	9300      	str	r3, [sp, #0]
 8002966:	68bb      	ldr	r3, [r7, #8]
 8002968:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800296a:	68f8      	ldr	r0, [r7, #12]
 800296c:	f000 fe68 	bl	8003640 <xTaskCreate>
 8002970:	4603      	mov	r3, r0
 8002972:	2b01      	cmp	r3, #1
 8002974:	d001      	beq.n	800297a <osThreadNew+0x11a>
            hTask = NULL;
 8002976:	2300      	movs	r3, #0
 8002978:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800297a:	693b      	ldr	r3, [r7, #16]
}
 800297c:	4618      	mov	r0, r3
 800297e:	3728      	adds	r7, #40	@ 0x28
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}

08002984 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8002984:	b580      	push	{r7, lr}
 8002986:	b084      	sub	sp, #16
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800298c:	f3ef 8305 	mrs	r3, IPSR
 8002990:	60bb      	str	r3, [r7, #8]
  return(result);
 8002992:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002994:	2b00      	cmp	r3, #0
 8002996:	d003      	beq.n	80029a0 <osDelay+0x1c>
    stat = osErrorISR;
 8002998:	f06f 0305 	mvn.w	r3, #5
 800299c:	60fb      	str	r3, [r7, #12]
 800299e:	e007      	b.n	80029b0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80029a0:	2300      	movs	r3, #0
 80029a2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d002      	beq.n	80029b0 <osDelay+0x2c>
      vTaskDelay(ticks);
 80029aa:	6878      	ldr	r0, [r7, #4]
 80029ac:	f000 ff8e 	bl	80038cc <vTaskDelay>
    }
  }

  return (stat);
 80029b0:	68fb      	ldr	r3, [r7, #12]
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	3710      	adds	r7, #16
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}
	...

080029bc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80029bc:	b480      	push	{r7}
 80029be:	b085      	sub	sp, #20
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	60f8      	str	r0, [r7, #12]
 80029c4:	60b9      	str	r1, [r7, #8]
 80029c6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	4a07      	ldr	r2, [pc, #28]	@ (80029e8 <vApplicationGetIdleTaskMemory+0x2c>)
 80029cc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	4a06      	ldr	r2, [pc, #24]	@ (80029ec <vApplicationGetIdleTaskMemory+0x30>)
 80029d2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2280      	movs	r2, #128	@ 0x80
 80029d8:	601a      	str	r2, [r3, #0]
}
 80029da:	bf00      	nop
 80029dc:	3714      	adds	r7, #20
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	200000c4 	.word	0x200000c4
 80029ec:	20000120 	.word	0x20000120

080029f0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80029f0:	b480      	push	{r7}
 80029f2:	b085      	sub	sp, #20
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	60f8      	str	r0, [r7, #12]
 80029f8:	60b9      	str	r1, [r7, #8]
 80029fa:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	4a07      	ldr	r2, [pc, #28]	@ (8002a1c <vApplicationGetTimerTaskMemory+0x2c>)
 8002a00:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	4a06      	ldr	r2, [pc, #24]	@ (8002a20 <vApplicationGetTimerTaskMemory+0x30>)
 8002a06:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a0e:	601a      	str	r2, [r3, #0]
}
 8002a10:	bf00      	nop
 8002a12:	3714      	adds	r7, #20
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr
 8002a1c:	20000320 	.word	0x20000320
 8002a20:	2000037c 	.word	0x2000037c

08002a24 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002a24:	b480      	push	{r7}
 8002a26:	b083      	sub	sp, #12
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f103 0208 	add.w	r2, r3, #8
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002a3c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	f103 0208 	add.w	r2, r3, #8
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	f103 0208 	add.w	r2, r3, #8
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2200      	movs	r2, #0
 8002a56:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002a58:	bf00      	nop
 8002a5a:	370c      	adds	r7, #12
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr

08002a64 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002a72:	bf00      	nop
 8002a74:	370c      	adds	r7, #12
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr

08002a7e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002a7e:	b480      	push	{r7}
 8002a80:	b085      	sub	sp, #20
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	6078      	str	r0, [r7, #4]
 8002a86:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	68fa      	ldr	r2, [r7, #12]
 8002a92:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	689a      	ldr	r2, [r3, #8]
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	683a      	ldr	r2, [r7, #0]
 8002aa2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	683a      	ldr	r2, [r7, #0]
 8002aa8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	687a      	ldr	r2, [r7, #4]
 8002aae:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	1c5a      	adds	r2, r3, #1
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	601a      	str	r2, [r3, #0]
}
 8002aba:	bf00      	nop
 8002abc:	3714      	adds	r7, #20
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr

08002ac6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002ac6:	b480      	push	{r7}
 8002ac8:	b085      	sub	sp, #20
 8002aca:	af00      	add	r7, sp, #0
 8002acc:	6078      	str	r0, [r7, #4]
 8002ace:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002adc:	d103      	bne.n	8002ae6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	691b      	ldr	r3, [r3, #16]
 8002ae2:	60fb      	str	r3, [r7, #12]
 8002ae4:	e00c      	b.n	8002b00 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	3308      	adds	r3, #8
 8002aea:	60fb      	str	r3, [r7, #12]
 8002aec:	e002      	b.n	8002af4 <vListInsert+0x2e>
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	60fb      	str	r3, [r7, #12]
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	68ba      	ldr	r2, [r7, #8]
 8002afc:	429a      	cmp	r2, r3
 8002afe:	d2f6      	bcs.n	8002aee <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	685a      	ldr	r2, [r3, #4]
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	683a      	ldr	r2, [r7, #0]
 8002b0e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	68fa      	ldr	r2, [r7, #12]
 8002b14:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	683a      	ldr	r2, [r7, #0]
 8002b1a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	687a      	ldr	r2, [r7, #4]
 8002b20:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	1c5a      	adds	r2, r3, #1
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	601a      	str	r2, [r3, #0]
}
 8002b2c:	bf00      	nop
 8002b2e:	3714      	adds	r7, #20
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr

08002b38 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b085      	sub	sp, #20
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	691b      	ldr	r3, [r3, #16]
 8002b44:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	687a      	ldr	r2, [r7, #4]
 8002b4c:	6892      	ldr	r2, [r2, #8]
 8002b4e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	687a      	ldr	r2, [r7, #4]
 8002b56:	6852      	ldr	r2, [r2, #4]
 8002b58:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	687a      	ldr	r2, [r7, #4]
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d103      	bne.n	8002b6c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	689a      	ldr	r2, [r3, #8]
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	1e5a      	subs	r2, r3, #1
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	3714      	adds	r7, #20
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr

08002b8c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b084      	sub	sp, #16
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
 8002b94:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d10b      	bne.n	8002bb8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002ba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ba4:	f383 8811 	msr	BASEPRI, r3
 8002ba8:	f3bf 8f6f 	isb	sy
 8002bac:	f3bf 8f4f 	dsb	sy
 8002bb0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002bb2:	bf00      	nop
 8002bb4:	bf00      	nop
 8002bb6:	e7fd      	b.n	8002bb4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002bb8:	f002 f87e 	bl	8004cb8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681a      	ldr	r2, [r3, #0]
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bc4:	68f9      	ldr	r1, [r7, #12]
 8002bc6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002bc8:	fb01 f303 	mul.w	r3, r1, r3
 8002bcc:	441a      	add	r2, r3
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002be8:	3b01      	subs	r3, #1
 8002bea:	68f9      	ldr	r1, [r7, #12]
 8002bec:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002bee:	fb01 f303 	mul.w	r3, r1, r3
 8002bf2:	441a      	add	r2, r3
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	22ff      	movs	r2, #255	@ 0xff
 8002bfc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	22ff      	movs	r2, #255	@ 0xff
 8002c04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d114      	bne.n	8002c38 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	691b      	ldr	r3, [r3, #16]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d01a      	beq.n	8002c4c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	3310      	adds	r3, #16
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f001 f922 	bl	8003e64 <xTaskRemoveFromEventList>
 8002c20:	4603      	mov	r3, r0
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d012      	beq.n	8002c4c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002c26:	4b0d      	ldr	r3, [pc, #52]	@ (8002c5c <xQueueGenericReset+0xd0>)
 8002c28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002c2c:	601a      	str	r2, [r3, #0]
 8002c2e:	f3bf 8f4f 	dsb	sy
 8002c32:	f3bf 8f6f 	isb	sy
 8002c36:	e009      	b.n	8002c4c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	3310      	adds	r3, #16
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f7ff fef1 	bl	8002a24 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	3324      	adds	r3, #36	@ 0x24
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7ff feec 	bl	8002a24 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002c4c:	f002 f866 	bl	8004d1c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002c50:	2301      	movs	r3, #1
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	3710      	adds	r7, #16
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	bf00      	nop
 8002c5c:	e000ed04 	.word	0xe000ed04

08002c60 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b08e      	sub	sp, #56	@ 0x38
 8002c64:	af02      	add	r7, sp, #8
 8002c66:	60f8      	str	r0, [r7, #12]
 8002c68:	60b9      	str	r1, [r7, #8]
 8002c6a:	607a      	str	r2, [r7, #4]
 8002c6c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d10b      	bne.n	8002c8c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8002c74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c78:	f383 8811 	msr	BASEPRI, r3
 8002c7c:	f3bf 8f6f 	isb	sy
 8002c80:	f3bf 8f4f 	dsb	sy
 8002c84:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002c86:	bf00      	nop
 8002c88:	bf00      	nop
 8002c8a:	e7fd      	b.n	8002c88 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d10b      	bne.n	8002caa <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8002c92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c96:	f383 8811 	msr	BASEPRI, r3
 8002c9a:	f3bf 8f6f 	isb	sy
 8002c9e:	f3bf 8f4f 	dsb	sy
 8002ca2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002ca4:	bf00      	nop
 8002ca6:	bf00      	nop
 8002ca8:	e7fd      	b.n	8002ca6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d002      	beq.n	8002cb6 <xQueueGenericCreateStatic+0x56>
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d001      	beq.n	8002cba <xQueueGenericCreateStatic+0x5a>
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e000      	b.n	8002cbc <xQueueGenericCreateStatic+0x5c>
 8002cba:	2300      	movs	r3, #0
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d10b      	bne.n	8002cd8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8002cc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cc4:	f383 8811 	msr	BASEPRI, r3
 8002cc8:	f3bf 8f6f 	isb	sy
 8002ccc:	f3bf 8f4f 	dsb	sy
 8002cd0:	623b      	str	r3, [r7, #32]
}
 8002cd2:	bf00      	nop
 8002cd4:	bf00      	nop
 8002cd6:	e7fd      	b.n	8002cd4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d102      	bne.n	8002ce4 <xQueueGenericCreateStatic+0x84>
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d101      	bne.n	8002ce8 <xQueueGenericCreateStatic+0x88>
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e000      	b.n	8002cea <xQueueGenericCreateStatic+0x8a>
 8002ce8:	2300      	movs	r3, #0
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d10b      	bne.n	8002d06 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8002cee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cf2:	f383 8811 	msr	BASEPRI, r3
 8002cf6:	f3bf 8f6f 	isb	sy
 8002cfa:	f3bf 8f4f 	dsb	sy
 8002cfe:	61fb      	str	r3, [r7, #28]
}
 8002d00:	bf00      	nop
 8002d02:	bf00      	nop
 8002d04:	e7fd      	b.n	8002d02 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002d06:	2350      	movs	r3, #80	@ 0x50
 8002d08:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002d0a:	697b      	ldr	r3, [r7, #20]
 8002d0c:	2b50      	cmp	r3, #80	@ 0x50
 8002d0e:	d00b      	beq.n	8002d28 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8002d10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d14:	f383 8811 	msr	BASEPRI, r3
 8002d18:	f3bf 8f6f 	isb	sy
 8002d1c:	f3bf 8f4f 	dsb	sy
 8002d20:	61bb      	str	r3, [r7, #24]
}
 8002d22:	bf00      	nop
 8002d24:	bf00      	nop
 8002d26:	e7fd      	b.n	8002d24 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002d28:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8002d2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d00d      	beq.n	8002d50 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002d34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d36:	2201      	movs	r2, #1
 8002d38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002d3c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8002d40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d42:	9300      	str	r3, [sp, #0]
 8002d44:	4613      	mov	r3, r2
 8002d46:	687a      	ldr	r2, [r7, #4]
 8002d48:	68b9      	ldr	r1, [r7, #8]
 8002d4a:	68f8      	ldr	r0, [r7, #12]
 8002d4c:	f000 f805 	bl	8002d5a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002d50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3730      	adds	r7, #48	@ 0x30
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}

08002d5a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002d5a:	b580      	push	{r7, lr}
 8002d5c:	b084      	sub	sp, #16
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	60f8      	str	r0, [r7, #12]
 8002d62:	60b9      	str	r1, [r7, #8]
 8002d64:	607a      	str	r2, [r7, #4]
 8002d66:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d103      	bne.n	8002d76 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002d6e:	69bb      	ldr	r3, [r7, #24]
 8002d70:	69ba      	ldr	r2, [r7, #24]
 8002d72:	601a      	str	r2, [r3, #0]
 8002d74:	e002      	b.n	8002d7c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002d76:	69bb      	ldr	r3, [r7, #24]
 8002d78:	687a      	ldr	r2, [r7, #4]
 8002d7a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002d7c:	69bb      	ldr	r3, [r7, #24]
 8002d7e:	68fa      	ldr	r2, [r7, #12]
 8002d80:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002d82:	69bb      	ldr	r3, [r7, #24]
 8002d84:	68ba      	ldr	r2, [r7, #8]
 8002d86:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002d88:	2101      	movs	r1, #1
 8002d8a:	69b8      	ldr	r0, [r7, #24]
 8002d8c:	f7ff fefe 	bl	8002b8c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002d90:	69bb      	ldr	r3, [r7, #24]
 8002d92:	78fa      	ldrb	r2, [r7, #3]
 8002d94:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002d98:	bf00      	nop
 8002d9a:	3710      	adds	r7, #16
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}

08002da0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b08e      	sub	sp, #56	@ 0x38
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	60f8      	str	r0, [r7, #12]
 8002da8:	60b9      	str	r1, [r7, #8]
 8002daa:	607a      	str	r2, [r7, #4]
 8002dac:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002dae:	2300      	movs	r3, #0
 8002db0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8002db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d10b      	bne.n	8002dd4 <xQueueGenericSend+0x34>
	__asm volatile
 8002dbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dc0:	f383 8811 	msr	BASEPRI, r3
 8002dc4:	f3bf 8f6f 	isb	sy
 8002dc8:	f3bf 8f4f 	dsb	sy
 8002dcc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002dce:	bf00      	nop
 8002dd0:	bf00      	nop
 8002dd2:	e7fd      	b.n	8002dd0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d103      	bne.n	8002de2 <xQueueGenericSend+0x42>
 8002dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d101      	bne.n	8002de6 <xQueueGenericSend+0x46>
 8002de2:	2301      	movs	r3, #1
 8002de4:	e000      	b.n	8002de8 <xQueueGenericSend+0x48>
 8002de6:	2300      	movs	r3, #0
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d10b      	bne.n	8002e04 <xQueueGenericSend+0x64>
	__asm volatile
 8002dec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002df0:	f383 8811 	msr	BASEPRI, r3
 8002df4:	f3bf 8f6f 	isb	sy
 8002df8:	f3bf 8f4f 	dsb	sy
 8002dfc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002dfe:	bf00      	nop
 8002e00:	bf00      	nop
 8002e02:	e7fd      	b.n	8002e00 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	2b02      	cmp	r3, #2
 8002e08:	d103      	bne.n	8002e12 <xQueueGenericSend+0x72>
 8002e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d101      	bne.n	8002e16 <xQueueGenericSend+0x76>
 8002e12:	2301      	movs	r3, #1
 8002e14:	e000      	b.n	8002e18 <xQueueGenericSend+0x78>
 8002e16:	2300      	movs	r3, #0
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d10b      	bne.n	8002e34 <xQueueGenericSend+0x94>
	__asm volatile
 8002e1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e20:	f383 8811 	msr	BASEPRI, r3
 8002e24:	f3bf 8f6f 	isb	sy
 8002e28:	f3bf 8f4f 	dsb	sy
 8002e2c:	623b      	str	r3, [r7, #32]
}
 8002e2e:	bf00      	nop
 8002e30:	bf00      	nop
 8002e32:	e7fd      	b.n	8002e30 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002e34:	f001 f9d6 	bl	80041e4 <xTaskGetSchedulerState>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d102      	bne.n	8002e44 <xQueueGenericSend+0xa4>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d101      	bne.n	8002e48 <xQueueGenericSend+0xa8>
 8002e44:	2301      	movs	r3, #1
 8002e46:	e000      	b.n	8002e4a <xQueueGenericSend+0xaa>
 8002e48:	2300      	movs	r3, #0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d10b      	bne.n	8002e66 <xQueueGenericSend+0xc6>
	__asm volatile
 8002e4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e52:	f383 8811 	msr	BASEPRI, r3
 8002e56:	f3bf 8f6f 	isb	sy
 8002e5a:	f3bf 8f4f 	dsb	sy
 8002e5e:	61fb      	str	r3, [r7, #28]
}
 8002e60:	bf00      	nop
 8002e62:	bf00      	nop
 8002e64:	e7fd      	b.n	8002e62 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002e66:	f001 ff27 	bl	8004cb8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002e6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e72:	429a      	cmp	r2, r3
 8002e74:	d302      	bcc.n	8002e7c <xQueueGenericSend+0xdc>
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	2b02      	cmp	r3, #2
 8002e7a:	d129      	bne.n	8002ed0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002e7c:	683a      	ldr	r2, [r7, #0]
 8002e7e:	68b9      	ldr	r1, [r7, #8]
 8002e80:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002e82:	f000 fa0f 	bl	80032a4 <prvCopyDataToQueue>
 8002e86:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002e88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d010      	beq.n	8002eb2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e92:	3324      	adds	r3, #36	@ 0x24
 8002e94:	4618      	mov	r0, r3
 8002e96:	f000 ffe5 	bl	8003e64 <xTaskRemoveFromEventList>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d013      	beq.n	8002ec8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002ea0:	4b3f      	ldr	r3, [pc, #252]	@ (8002fa0 <xQueueGenericSend+0x200>)
 8002ea2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002ea6:	601a      	str	r2, [r3, #0]
 8002ea8:	f3bf 8f4f 	dsb	sy
 8002eac:	f3bf 8f6f 	isb	sy
 8002eb0:	e00a      	b.n	8002ec8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002eb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d007      	beq.n	8002ec8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002eb8:	4b39      	ldr	r3, [pc, #228]	@ (8002fa0 <xQueueGenericSend+0x200>)
 8002eba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002ebe:	601a      	str	r2, [r3, #0]
 8002ec0:	f3bf 8f4f 	dsb	sy
 8002ec4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002ec8:	f001 ff28 	bl	8004d1c <vPortExitCritical>
				return pdPASS;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e063      	b.n	8002f98 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d103      	bne.n	8002ede <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002ed6:	f001 ff21 	bl	8004d1c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002eda:	2300      	movs	r3, #0
 8002edc:	e05c      	b.n	8002f98 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002ede:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d106      	bne.n	8002ef2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002ee4:	f107 0314 	add.w	r3, r7, #20
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f001 f81f 	bl	8003f2c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002ef2:	f001 ff13 	bl	8004d1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002ef6:	f000 fd87 	bl	8003a08 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002efa:	f001 fedd 	bl	8004cb8 <vPortEnterCritical>
 8002efe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f00:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002f04:	b25b      	sxtb	r3, r3
 8002f06:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002f0a:	d103      	bne.n	8002f14 <xQueueGenericSend+0x174>
 8002f0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f0e:	2200      	movs	r2, #0
 8002f10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002f14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f16:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002f1a:	b25b      	sxtb	r3, r3
 8002f1c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002f20:	d103      	bne.n	8002f2a <xQueueGenericSend+0x18a>
 8002f22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f24:	2200      	movs	r2, #0
 8002f26:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002f2a:	f001 fef7 	bl	8004d1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002f2e:	1d3a      	adds	r2, r7, #4
 8002f30:	f107 0314 	add.w	r3, r7, #20
 8002f34:	4611      	mov	r1, r2
 8002f36:	4618      	mov	r0, r3
 8002f38:	f001 f80e 	bl	8003f58 <xTaskCheckForTimeOut>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d124      	bne.n	8002f8c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002f42:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002f44:	f000 faa6 	bl	8003494 <prvIsQueueFull>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d018      	beq.n	8002f80 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002f4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f50:	3310      	adds	r3, #16
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	4611      	mov	r1, r2
 8002f56:	4618      	mov	r0, r3
 8002f58:	f000 ff32 	bl	8003dc0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002f5c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002f5e:	f000 fa31 	bl	80033c4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002f62:	f000 fd5f 	bl	8003a24 <xTaskResumeAll>
 8002f66:	4603      	mov	r3, r0
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	f47f af7c 	bne.w	8002e66 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8002f6e:	4b0c      	ldr	r3, [pc, #48]	@ (8002fa0 <xQueueGenericSend+0x200>)
 8002f70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f74:	601a      	str	r2, [r3, #0]
 8002f76:	f3bf 8f4f 	dsb	sy
 8002f7a:	f3bf 8f6f 	isb	sy
 8002f7e:	e772      	b.n	8002e66 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002f80:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002f82:	f000 fa1f 	bl	80033c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002f86:	f000 fd4d 	bl	8003a24 <xTaskResumeAll>
 8002f8a:	e76c      	b.n	8002e66 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002f8c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002f8e:	f000 fa19 	bl	80033c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002f92:	f000 fd47 	bl	8003a24 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002f96:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	3738      	adds	r7, #56	@ 0x38
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}
 8002fa0:	e000ed04 	.word	0xe000ed04

08002fa4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b090      	sub	sp, #64	@ 0x40
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	60f8      	str	r0, [r7, #12]
 8002fac:	60b9      	str	r1, [r7, #8]
 8002fae:	607a      	str	r2, [r7, #4]
 8002fb0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8002fb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d10b      	bne.n	8002fd4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8002fbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fc0:	f383 8811 	msr	BASEPRI, r3
 8002fc4:	f3bf 8f6f 	isb	sy
 8002fc8:	f3bf 8f4f 	dsb	sy
 8002fcc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002fce:	bf00      	nop
 8002fd0:	bf00      	nop
 8002fd2:	e7fd      	b.n	8002fd0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d103      	bne.n	8002fe2 <xQueueGenericSendFromISR+0x3e>
 8002fda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d101      	bne.n	8002fe6 <xQueueGenericSendFromISR+0x42>
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e000      	b.n	8002fe8 <xQueueGenericSendFromISR+0x44>
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d10b      	bne.n	8003004 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8002fec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ff0:	f383 8811 	msr	BASEPRI, r3
 8002ff4:	f3bf 8f6f 	isb	sy
 8002ff8:	f3bf 8f4f 	dsb	sy
 8002ffc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002ffe:	bf00      	nop
 8003000:	bf00      	nop
 8003002:	e7fd      	b.n	8003000 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	2b02      	cmp	r3, #2
 8003008:	d103      	bne.n	8003012 <xQueueGenericSendFromISR+0x6e>
 800300a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800300c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800300e:	2b01      	cmp	r3, #1
 8003010:	d101      	bne.n	8003016 <xQueueGenericSendFromISR+0x72>
 8003012:	2301      	movs	r3, #1
 8003014:	e000      	b.n	8003018 <xQueueGenericSendFromISR+0x74>
 8003016:	2300      	movs	r3, #0
 8003018:	2b00      	cmp	r3, #0
 800301a:	d10b      	bne.n	8003034 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800301c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003020:	f383 8811 	msr	BASEPRI, r3
 8003024:	f3bf 8f6f 	isb	sy
 8003028:	f3bf 8f4f 	dsb	sy
 800302c:	623b      	str	r3, [r7, #32]
}
 800302e:	bf00      	nop
 8003030:	bf00      	nop
 8003032:	e7fd      	b.n	8003030 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003034:	f001 ff20 	bl	8004e78 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003038:	f3ef 8211 	mrs	r2, BASEPRI
 800303c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003040:	f383 8811 	msr	BASEPRI, r3
 8003044:	f3bf 8f6f 	isb	sy
 8003048:	f3bf 8f4f 	dsb	sy
 800304c:	61fa      	str	r2, [r7, #28]
 800304e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003050:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003052:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003054:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003056:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003058:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800305a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800305c:	429a      	cmp	r2, r3
 800305e:	d302      	bcc.n	8003066 <xQueueGenericSendFromISR+0xc2>
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	2b02      	cmp	r3, #2
 8003064:	d12f      	bne.n	80030c6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003066:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003068:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800306c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003070:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003072:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003074:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003076:	683a      	ldr	r2, [r7, #0]
 8003078:	68b9      	ldr	r1, [r7, #8]
 800307a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800307c:	f000 f912 	bl	80032a4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003080:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003084:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003088:	d112      	bne.n	80030b0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800308a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800308c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800308e:	2b00      	cmp	r3, #0
 8003090:	d016      	beq.n	80030c0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003092:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003094:	3324      	adds	r3, #36	@ 0x24
 8003096:	4618      	mov	r0, r3
 8003098:	f000 fee4 	bl	8003e64 <xTaskRemoveFromEventList>
 800309c:	4603      	mov	r3, r0
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d00e      	beq.n	80030c0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d00b      	beq.n	80030c0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2201      	movs	r2, #1
 80030ac:	601a      	str	r2, [r3, #0]
 80030ae:	e007      	b.n	80030c0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80030b0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80030b4:	3301      	adds	r3, #1
 80030b6:	b2db      	uxtb	r3, r3
 80030b8:	b25a      	sxtb	r2, r3
 80030ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80030c0:	2301      	movs	r3, #1
 80030c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80030c4:	e001      	b.n	80030ca <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80030c6:	2300      	movs	r3, #0
 80030c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80030ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030cc:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80030d4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80030d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80030d8:	4618      	mov	r0, r3
 80030da:	3740      	adds	r7, #64	@ 0x40
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}

080030e0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b08c      	sub	sp, #48	@ 0x30
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	60f8      	str	r0, [r7, #12]
 80030e8:	60b9      	str	r1, [r7, #8]
 80030ea:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80030ec:	2300      	movs	r3, #0
 80030ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80030f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d10b      	bne.n	8003112 <xQueueReceive+0x32>
	__asm volatile
 80030fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030fe:	f383 8811 	msr	BASEPRI, r3
 8003102:	f3bf 8f6f 	isb	sy
 8003106:	f3bf 8f4f 	dsb	sy
 800310a:	623b      	str	r3, [r7, #32]
}
 800310c:	bf00      	nop
 800310e:	bf00      	nop
 8003110:	e7fd      	b.n	800310e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d103      	bne.n	8003120 <xQueueReceive+0x40>
 8003118:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800311a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800311c:	2b00      	cmp	r3, #0
 800311e:	d101      	bne.n	8003124 <xQueueReceive+0x44>
 8003120:	2301      	movs	r3, #1
 8003122:	e000      	b.n	8003126 <xQueueReceive+0x46>
 8003124:	2300      	movs	r3, #0
 8003126:	2b00      	cmp	r3, #0
 8003128:	d10b      	bne.n	8003142 <xQueueReceive+0x62>
	__asm volatile
 800312a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800312e:	f383 8811 	msr	BASEPRI, r3
 8003132:	f3bf 8f6f 	isb	sy
 8003136:	f3bf 8f4f 	dsb	sy
 800313a:	61fb      	str	r3, [r7, #28]
}
 800313c:	bf00      	nop
 800313e:	bf00      	nop
 8003140:	e7fd      	b.n	800313e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003142:	f001 f84f 	bl	80041e4 <xTaskGetSchedulerState>
 8003146:	4603      	mov	r3, r0
 8003148:	2b00      	cmp	r3, #0
 800314a:	d102      	bne.n	8003152 <xQueueReceive+0x72>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d101      	bne.n	8003156 <xQueueReceive+0x76>
 8003152:	2301      	movs	r3, #1
 8003154:	e000      	b.n	8003158 <xQueueReceive+0x78>
 8003156:	2300      	movs	r3, #0
 8003158:	2b00      	cmp	r3, #0
 800315a:	d10b      	bne.n	8003174 <xQueueReceive+0x94>
	__asm volatile
 800315c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003160:	f383 8811 	msr	BASEPRI, r3
 8003164:	f3bf 8f6f 	isb	sy
 8003168:	f3bf 8f4f 	dsb	sy
 800316c:	61bb      	str	r3, [r7, #24]
}
 800316e:	bf00      	nop
 8003170:	bf00      	nop
 8003172:	e7fd      	b.n	8003170 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003174:	f001 fda0 	bl	8004cb8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003178:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800317a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800317c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800317e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003180:	2b00      	cmp	r3, #0
 8003182:	d01f      	beq.n	80031c4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003184:	68b9      	ldr	r1, [r7, #8]
 8003186:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003188:	f000 f8f6 	bl	8003378 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800318c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800318e:	1e5a      	subs	r2, r3, #1
 8003190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003192:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003194:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003196:	691b      	ldr	r3, [r3, #16]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d00f      	beq.n	80031bc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800319c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800319e:	3310      	adds	r3, #16
 80031a0:	4618      	mov	r0, r3
 80031a2:	f000 fe5f 	bl	8003e64 <xTaskRemoveFromEventList>
 80031a6:	4603      	mov	r3, r0
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d007      	beq.n	80031bc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80031ac:	4b3c      	ldr	r3, [pc, #240]	@ (80032a0 <xQueueReceive+0x1c0>)
 80031ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80031b2:	601a      	str	r2, [r3, #0]
 80031b4:	f3bf 8f4f 	dsb	sy
 80031b8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80031bc:	f001 fdae 	bl	8004d1c <vPortExitCritical>
				return pdPASS;
 80031c0:	2301      	movs	r3, #1
 80031c2:	e069      	b.n	8003298 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d103      	bne.n	80031d2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80031ca:	f001 fda7 	bl	8004d1c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80031ce:	2300      	movs	r3, #0
 80031d0:	e062      	b.n	8003298 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80031d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d106      	bne.n	80031e6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80031d8:	f107 0310 	add.w	r3, r7, #16
 80031dc:	4618      	mov	r0, r3
 80031de:	f000 fea5 	bl	8003f2c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80031e2:	2301      	movs	r3, #1
 80031e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80031e6:	f001 fd99 	bl	8004d1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80031ea:	f000 fc0d 	bl	8003a08 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80031ee:	f001 fd63 	bl	8004cb8 <vPortEnterCritical>
 80031f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80031f8:	b25b      	sxtb	r3, r3
 80031fa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80031fe:	d103      	bne.n	8003208 <xQueueReceive+0x128>
 8003200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003202:	2200      	movs	r2, #0
 8003204:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003208:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800320a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800320e:	b25b      	sxtb	r3, r3
 8003210:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003214:	d103      	bne.n	800321e <xQueueReceive+0x13e>
 8003216:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003218:	2200      	movs	r2, #0
 800321a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800321e:	f001 fd7d 	bl	8004d1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003222:	1d3a      	adds	r2, r7, #4
 8003224:	f107 0310 	add.w	r3, r7, #16
 8003228:	4611      	mov	r1, r2
 800322a:	4618      	mov	r0, r3
 800322c:	f000 fe94 	bl	8003f58 <xTaskCheckForTimeOut>
 8003230:	4603      	mov	r3, r0
 8003232:	2b00      	cmp	r3, #0
 8003234:	d123      	bne.n	800327e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003236:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003238:	f000 f916 	bl	8003468 <prvIsQueueEmpty>
 800323c:	4603      	mov	r3, r0
 800323e:	2b00      	cmp	r3, #0
 8003240:	d017      	beq.n	8003272 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003244:	3324      	adds	r3, #36	@ 0x24
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	4611      	mov	r1, r2
 800324a:	4618      	mov	r0, r3
 800324c:	f000 fdb8 	bl	8003dc0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003250:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003252:	f000 f8b7 	bl	80033c4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003256:	f000 fbe5 	bl	8003a24 <xTaskResumeAll>
 800325a:	4603      	mov	r3, r0
 800325c:	2b00      	cmp	r3, #0
 800325e:	d189      	bne.n	8003174 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8003260:	4b0f      	ldr	r3, [pc, #60]	@ (80032a0 <xQueueReceive+0x1c0>)
 8003262:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003266:	601a      	str	r2, [r3, #0]
 8003268:	f3bf 8f4f 	dsb	sy
 800326c:	f3bf 8f6f 	isb	sy
 8003270:	e780      	b.n	8003174 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003272:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003274:	f000 f8a6 	bl	80033c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003278:	f000 fbd4 	bl	8003a24 <xTaskResumeAll>
 800327c:	e77a      	b.n	8003174 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800327e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003280:	f000 f8a0 	bl	80033c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003284:	f000 fbce 	bl	8003a24 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003288:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800328a:	f000 f8ed 	bl	8003468 <prvIsQueueEmpty>
 800328e:	4603      	mov	r3, r0
 8003290:	2b00      	cmp	r3, #0
 8003292:	f43f af6f 	beq.w	8003174 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003296:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003298:	4618      	mov	r0, r3
 800329a:	3730      	adds	r7, #48	@ 0x30
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	e000ed04 	.word	0xe000ed04

080032a4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b086      	sub	sp, #24
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	60b9      	str	r1, [r7, #8]
 80032ae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80032b0:	2300      	movs	r3, #0
 80032b2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032b8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d10d      	bne.n	80032de <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d14d      	bne.n	8003366 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	4618      	mov	r0, r3
 80032d0:	f000 ffa6 	bl	8004220 <xTaskPriorityDisinherit>
 80032d4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2200      	movs	r2, #0
 80032da:	609a      	str	r2, [r3, #8]
 80032dc:	e043      	b.n	8003366 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d119      	bne.n	8003318 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	6858      	ldr	r0, [r3, #4]
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ec:	461a      	mov	r2, r3
 80032ee:	68b9      	ldr	r1, [r7, #8]
 80032f0:	f002 f81e 	bl	8005330 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	685a      	ldr	r2, [r3, #4]
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032fc:	441a      	add	r2, r3
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	685a      	ldr	r2, [r3, #4]
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	429a      	cmp	r2, r3
 800330c:	d32b      	bcc.n	8003366 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681a      	ldr	r2, [r3, #0]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	605a      	str	r2, [r3, #4]
 8003316:	e026      	b.n	8003366 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	68d8      	ldr	r0, [r3, #12]
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003320:	461a      	mov	r2, r3
 8003322:	68b9      	ldr	r1, [r7, #8]
 8003324:	f002 f804 	bl	8005330 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	68da      	ldr	r2, [r3, #12]
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003330:	425b      	negs	r3, r3
 8003332:	441a      	add	r2, r3
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	68da      	ldr	r2, [r3, #12]
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	429a      	cmp	r2, r3
 8003342:	d207      	bcs.n	8003354 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	689a      	ldr	r2, [r3, #8]
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800334c:	425b      	negs	r3, r3
 800334e:	441a      	add	r2, r3
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2b02      	cmp	r3, #2
 8003358:	d105      	bne.n	8003366 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800335a:	693b      	ldr	r3, [r7, #16]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d002      	beq.n	8003366 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	3b01      	subs	r3, #1
 8003364:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	1c5a      	adds	r2, r3, #1
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800336e:	697b      	ldr	r3, [r7, #20]
}
 8003370:	4618      	mov	r0, r3
 8003372:	3718      	adds	r7, #24
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}

08003378 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b082      	sub	sp, #8
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003386:	2b00      	cmp	r3, #0
 8003388:	d018      	beq.n	80033bc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	68da      	ldr	r2, [r3, #12]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003392:	441a      	add	r2, r3
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	68da      	ldr	r2, [r3, #12]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	429a      	cmp	r2, r3
 80033a2:	d303      	bcc.n	80033ac <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	68d9      	ldr	r1, [r3, #12]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b4:	461a      	mov	r2, r3
 80033b6:	6838      	ldr	r0, [r7, #0]
 80033b8:	f001 ffba 	bl	8005330 <memcpy>
	}
}
 80033bc:	bf00      	nop
 80033be:	3708      	adds	r7, #8
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}

080033c4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b084      	sub	sp, #16
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80033cc:	f001 fc74 	bl	8004cb8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80033d6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80033d8:	e011      	b.n	80033fe <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d012      	beq.n	8003408 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	3324      	adds	r3, #36	@ 0x24
 80033e6:	4618      	mov	r0, r3
 80033e8:	f000 fd3c 	bl	8003e64 <xTaskRemoveFromEventList>
 80033ec:	4603      	mov	r3, r0
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d001      	beq.n	80033f6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80033f2:	f000 fe15 	bl	8004020 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80033f6:	7bfb      	ldrb	r3, [r7, #15]
 80033f8:	3b01      	subs	r3, #1
 80033fa:	b2db      	uxtb	r3, r3
 80033fc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80033fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003402:	2b00      	cmp	r3, #0
 8003404:	dce9      	bgt.n	80033da <prvUnlockQueue+0x16>
 8003406:	e000      	b.n	800340a <prvUnlockQueue+0x46>
					break;
 8003408:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	22ff      	movs	r2, #255	@ 0xff
 800340e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8003412:	f001 fc83 	bl	8004d1c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003416:	f001 fc4f 	bl	8004cb8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003420:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003422:	e011      	b.n	8003448 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	691b      	ldr	r3, [r3, #16]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d012      	beq.n	8003452 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	3310      	adds	r3, #16
 8003430:	4618      	mov	r0, r3
 8003432:	f000 fd17 	bl	8003e64 <xTaskRemoveFromEventList>
 8003436:	4603      	mov	r3, r0
 8003438:	2b00      	cmp	r3, #0
 800343a:	d001      	beq.n	8003440 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800343c:	f000 fdf0 	bl	8004020 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003440:	7bbb      	ldrb	r3, [r7, #14]
 8003442:	3b01      	subs	r3, #1
 8003444:	b2db      	uxtb	r3, r3
 8003446:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003448:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800344c:	2b00      	cmp	r3, #0
 800344e:	dce9      	bgt.n	8003424 <prvUnlockQueue+0x60>
 8003450:	e000      	b.n	8003454 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003452:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	22ff      	movs	r2, #255	@ 0xff
 8003458:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800345c:	f001 fc5e 	bl	8004d1c <vPortExitCritical>
}
 8003460:	bf00      	nop
 8003462:	3710      	adds	r7, #16
 8003464:	46bd      	mov	sp, r7
 8003466:	bd80      	pop	{r7, pc}

08003468 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b084      	sub	sp, #16
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003470:	f001 fc22 	bl	8004cb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003478:	2b00      	cmp	r3, #0
 800347a:	d102      	bne.n	8003482 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800347c:	2301      	movs	r3, #1
 800347e:	60fb      	str	r3, [r7, #12]
 8003480:	e001      	b.n	8003486 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003482:	2300      	movs	r3, #0
 8003484:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003486:	f001 fc49 	bl	8004d1c <vPortExitCritical>

	return xReturn;
 800348a:	68fb      	ldr	r3, [r7, #12]
}
 800348c:	4618      	mov	r0, r3
 800348e:	3710      	adds	r7, #16
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}

08003494 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b084      	sub	sp, #16
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800349c:	f001 fc0c 	bl	8004cb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d102      	bne.n	80034b2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80034ac:	2301      	movs	r3, #1
 80034ae:	60fb      	str	r3, [r7, #12]
 80034b0:	e001      	b.n	80034b6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80034b2:	2300      	movs	r3, #0
 80034b4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80034b6:	f001 fc31 	bl	8004d1c <vPortExitCritical>

	return xReturn;
 80034ba:	68fb      	ldr	r3, [r7, #12]
}
 80034bc:	4618      	mov	r0, r3
 80034be:	3710      	adds	r7, #16
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}

080034c4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80034c4:	b480      	push	{r7}
 80034c6:	b085      	sub	sp, #20
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
 80034cc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80034ce:	2300      	movs	r3, #0
 80034d0:	60fb      	str	r3, [r7, #12]
 80034d2:	e014      	b.n	80034fe <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80034d4:	4a0f      	ldr	r2, [pc, #60]	@ (8003514 <vQueueAddToRegistry+0x50>)
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d10b      	bne.n	80034f8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80034e0:	490c      	ldr	r1, [pc, #48]	@ (8003514 <vQueueAddToRegistry+0x50>)
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	683a      	ldr	r2, [r7, #0]
 80034e6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80034ea:	4a0a      	ldr	r2, [pc, #40]	@ (8003514 <vQueueAddToRegistry+0x50>)
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	00db      	lsls	r3, r3, #3
 80034f0:	4413      	add	r3, r2
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80034f6:	e006      	b.n	8003506 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	3301      	adds	r3, #1
 80034fc:	60fb      	str	r3, [r7, #12]
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2b07      	cmp	r3, #7
 8003502:	d9e7      	bls.n	80034d4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003504:	bf00      	nop
 8003506:	bf00      	nop
 8003508:	3714      	adds	r7, #20
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr
 8003512:	bf00      	nop
 8003514:	2000077c 	.word	0x2000077c

08003518 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003518:	b580      	push	{r7, lr}
 800351a:	b086      	sub	sp, #24
 800351c:	af00      	add	r7, sp, #0
 800351e:	60f8      	str	r0, [r7, #12]
 8003520:	60b9      	str	r1, [r7, #8]
 8003522:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003528:	f001 fbc6 	bl	8004cb8 <vPortEnterCritical>
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003532:	b25b      	sxtb	r3, r3
 8003534:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003538:	d103      	bne.n	8003542 <vQueueWaitForMessageRestricted+0x2a>
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	2200      	movs	r2, #0
 800353e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003548:	b25b      	sxtb	r3, r3
 800354a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800354e:	d103      	bne.n	8003558 <vQueueWaitForMessageRestricted+0x40>
 8003550:	697b      	ldr	r3, [r7, #20]
 8003552:	2200      	movs	r2, #0
 8003554:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003558:	f001 fbe0 	bl	8004d1c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003560:	2b00      	cmp	r3, #0
 8003562:	d106      	bne.n	8003572 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	3324      	adds	r3, #36	@ 0x24
 8003568:	687a      	ldr	r2, [r7, #4]
 800356a:	68b9      	ldr	r1, [r7, #8]
 800356c:	4618      	mov	r0, r3
 800356e:	f000 fc4d 	bl	8003e0c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003572:	6978      	ldr	r0, [r7, #20]
 8003574:	f7ff ff26 	bl	80033c4 <prvUnlockQueue>
	}
 8003578:	bf00      	nop
 800357a:	3718      	adds	r7, #24
 800357c:	46bd      	mov	sp, r7
 800357e:	bd80      	pop	{r7, pc}

08003580 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003580:	b580      	push	{r7, lr}
 8003582:	b08e      	sub	sp, #56	@ 0x38
 8003584:	af04      	add	r7, sp, #16
 8003586:	60f8      	str	r0, [r7, #12]
 8003588:	60b9      	str	r1, [r7, #8]
 800358a:	607a      	str	r2, [r7, #4]
 800358c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800358e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003590:	2b00      	cmp	r3, #0
 8003592:	d10b      	bne.n	80035ac <xTaskCreateStatic+0x2c>
	__asm volatile
 8003594:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003598:	f383 8811 	msr	BASEPRI, r3
 800359c:	f3bf 8f6f 	isb	sy
 80035a0:	f3bf 8f4f 	dsb	sy
 80035a4:	623b      	str	r3, [r7, #32]
}
 80035a6:	bf00      	nop
 80035a8:	bf00      	nop
 80035aa:	e7fd      	b.n	80035a8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80035ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d10b      	bne.n	80035ca <xTaskCreateStatic+0x4a>
	__asm volatile
 80035b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035b6:	f383 8811 	msr	BASEPRI, r3
 80035ba:	f3bf 8f6f 	isb	sy
 80035be:	f3bf 8f4f 	dsb	sy
 80035c2:	61fb      	str	r3, [r7, #28]
}
 80035c4:	bf00      	nop
 80035c6:	bf00      	nop
 80035c8:	e7fd      	b.n	80035c6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80035ca:	235c      	movs	r3, #92	@ 0x5c
 80035cc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	2b5c      	cmp	r3, #92	@ 0x5c
 80035d2:	d00b      	beq.n	80035ec <xTaskCreateStatic+0x6c>
	__asm volatile
 80035d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035d8:	f383 8811 	msr	BASEPRI, r3
 80035dc:	f3bf 8f6f 	isb	sy
 80035e0:	f3bf 8f4f 	dsb	sy
 80035e4:	61bb      	str	r3, [r7, #24]
}
 80035e6:	bf00      	nop
 80035e8:	bf00      	nop
 80035ea:	e7fd      	b.n	80035e8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80035ec:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80035ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d01e      	beq.n	8003632 <xTaskCreateStatic+0xb2>
 80035f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d01b      	beq.n	8003632 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80035fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035fc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80035fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003600:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003602:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003606:	2202      	movs	r2, #2
 8003608:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800360c:	2300      	movs	r3, #0
 800360e:	9303      	str	r3, [sp, #12]
 8003610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003612:	9302      	str	r3, [sp, #8]
 8003614:	f107 0314 	add.w	r3, r7, #20
 8003618:	9301      	str	r3, [sp, #4]
 800361a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800361c:	9300      	str	r3, [sp, #0]
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	687a      	ldr	r2, [r7, #4]
 8003622:	68b9      	ldr	r1, [r7, #8]
 8003624:	68f8      	ldr	r0, [r7, #12]
 8003626:	f000 f850 	bl	80036ca <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800362a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800362c:	f000 f8de 	bl	80037ec <prvAddNewTaskToReadyList>
 8003630:	e001      	b.n	8003636 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8003632:	2300      	movs	r3, #0
 8003634:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003636:	697b      	ldr	r3, [r7, #20]
	}
 8003638:	4618      	mov	r0, r3
 800363a:	3728      	adds	r7, #40	@ 0x28
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}

08003640 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003640:	b580      	push	{r7, lr}
 8003642:	b08c      	sub	sp, #48	@ 0x30
 8003644:	af04      	add	r7, sp, #16
 8003646:	60f8      	str	r0, [r7, #12]
 8003648:	60b9      	str	r1, [r7, #8]
 800364a:	603b      	str	r3, [r7, #0]
 800364c:	4613      	mov	r3, r2
 800364e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003650:	88fb      	ldrh	r3, [r7, #6]
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	4618      	mov	r0, r3
 8003656:	f001 fc51 	bl	8004efc <pvPortMalloc>
 800365a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d00e      	beq.n	8003680 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003662:	205c      	movs	r0, #92	@ 0x5c
 8003664:	f001 fc4a 	bl	8004efc <pvPortMalloc>
 8003668:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800366a:	69fb      	ldr	r3, [r7, #28]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d003      	beq.n	8003678 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003670:	69fb      	ldr	r3, [r7, #28]
 8003672:	697a      	ldr	r2, [r7, #20]
 8003674:	631a      	str	r2, [r3, #48]	@ 0x30
 8003676:	e005      	b.n	8003684 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003678:	6978      	ldr	r0, [r7, #20]
 800367a:	f001 fd0d 	bl	8005098 <vPortFree>
 800367e:	e001      	b.n	8003684 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003680:	2300      	movs	r3, #0
 8003682:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003684:	69fb      	ldr	r3, [r7, #28]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d017      	beq.n	80036ba <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800368a:	69fb      	ldr	r3, [r7, #28]
 800368c:	2200      	movs	r2, #0
 800368e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003692:	88fa      	ldrh	r2, [r7, #6]
 8003694:	2300      	movs	r3, #0
 8003696:	9303      	str	r3, [sp, #12]
 8003698:	69fb      	ldr	r3, [r7, #28]
 800369a:	9302      	str	r3, [sp, #8]
 800369c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800369e:	9301      	str	r3, [sp, #4]
 80036a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036a2:	9300      	str	r3, [sp, #0]
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	68b9      	ldr	r1, [r7, #8]
 80036a8:	68f8      	ldr	r0, [r7, #12]
 80036aa:	f000 f80e 	bl	80036ca <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80036ae:	69f8      	ldr	r0, [r7, #28]
 80036b0:	f000 f89c 	bl	80037ec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80036b4:	2301      	movs	r3, #1
 80036b6:	61bb      	str	r3, [r7, #24]
 80036b8:	e002      	b.n	80036c0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80036ba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80036be:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80036c0:	69bb      	ldr	r3, [r7, #24]
	}
 80036c2:	4618      	mov	r0, r3
 80036c4:	3720      	adds	r7, #32
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}

080036ca <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80036ca:	b580      	push	{r7, lr}
 80036cc:	b088      	sub	sp, #32
 80036ce:	af00      	add	r7, sp, #0
 80036d0:	60f8      	str	r0, [r7, #12]
 80036d2:	60b9      	str	r1, [r7, #8]
 80036d4:	607a      	str	r2, [r7, #4]
 80036d6:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80036d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036da:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	009b      	lsls	r3, r3, #2
 80036e0:	461a      	mov	r2, r3
 80036e2:	21a5      	movs	r1, #165	@ 0xa5
 80036e4:	f001 fdf8 	bl	80052d8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80036e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80036f2:	3b01      	subs	r3, #1
 80036f4:	009b      	lsls	r3, r3, #2
 80036f6:	4413      	add	r3, r2
 80036f8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80036fa:	69bb      	ldr	r3, [r7, #24]
 80036fc:	f023 0307 	bic.w	r3, r3, #7
 8003700:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003702:	69bb      	ldr	r3, [r7, #24]
 8003704:	f003 0307 	and.w	r3, r3, #7
 8003708:	2b00      	cmp	r3, #0
 800370a:	d00b      	beq.n	8003724 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800370c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003710:	f383 8811 	msr	BASEPRI, r3
 8003714:	f3bf 8f6f 	isb	sy
 8003718:	f3bf 8f4f 	dsb	sy
 800371c:	617b      	str	r3, [r7, #20]
}
 800371e:	bf00      	nop
 8003720:	bf00      	nop
 8003722:	e7fd      	b.n	8003720 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003724:	68bb      	ldr	r3, [r7, #8]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d01f      	beq.n	800376a <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800372a:	2300      	movs	r3, #0
 800372c:	61fb      	str	r3, [r7, #28]
 800372e:	e012      	b.n	8003756 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003730:	68ba      	ldr	r2, [r7, #8]
 8003732:	69fb      	ldr	r3, [r7, #28]
 8003734:	4413      	add	r3, r2
 8003736:	7819      	ldrb	r1, [r3, #0]
 8003738:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	4413      	add	r3, r2
 800373e:	3334      	adds	r3, #52	@ 0x34
 8003740:	460a      	mov	r2, r1
 8003742:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003744:	68ba      	ldr	r2, [r7, #8]
 8003746:	69fb      	ldr	r3, [r7, #28]
 8003748:	4413      	add	r3, r2
 800374a:	781b      	ldrb	r3, [r3, #0]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d006      	beq.n	800375e <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003750:	69fb      	ldr	r3, [r7, #28]
 8003752:	3301      	adds	r3, #1
 8003754:	61fb      	str	r3, [r7, #28]
 8003756:	69fb      	ldr	r3, [r7, #28]
 8003758:	2b0f      	cmp	r3, #15
 800375a:	d9e9      	bls.n	8003730 <prvInitialiseNewTask+0x66>
 800375c:	e000      	b.n	8003760 <prvInitialiseNewTask+0x96>
			{
				break;
 800375e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003762:	2200      	movs	r2, #0
 8003764:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003768:	e003      	b.n	8003772 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800376a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800376c:	2200      	movs	r2, #0
 800376e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003774:	2b37      	cmp	r3, #55	@ 0x37
 8003776:	d901      	bls.n	800377c <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003778:	2337      	movs	r3, #55	@ 0x37
 800377a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800377c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800377e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003780:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003784:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003786:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800378a:	2200      	movs	r2, #0
 800378c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800378e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003790:	3304      	adds	r3, #4
 8003792:	4618      	mov	r0, r3
 8003794:	f7ff f966 	bl	8002a64 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800379a:	3318      	adds	r3, #24
 800379c:	4618      	mov	r0, r3
 800379e:	f7ff f961 	bl	8002a64 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80037a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80037a6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80037a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037aa:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80037ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037b0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80037b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80037b6:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80037b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037ba:	2200      	movs	r2, #0
 80037bc:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80037be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037c0:	2200      	movs	r2, #0
 80037c2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80037c6:	683a      	ldr	r2, [r7, #0]
 80037c8:	68f9      	ldr	r1, [r7, #12]
 80037ca:	69b8      	ldr	r0, [r7, #24]
 80037cc:	f001 f946 	bl	8004a5c <pxPortInitialiseStack>
 80037d0:	4602      	mov	r2, r0
 80037d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037d4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80037d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d002      	beq.n	80037e2 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80037dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80037e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80037e2:	bf00      	nop
 80037e4:	3720      	adds	r7, #32
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
	...

080037ec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b082      	sub	sp, #8
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80037f4:	f001 fa60 	bl	8004cb8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80037f8:	4b2d      	ldr	r3, [pc, #180]	@ (80038b0 <prvAddNewTaskToReadyList+0xc4>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	3301      	adds	r3, #1
 80037fe:	4a2c      	ldr	r2, [pc, #176]	@ (80038b0 <prvAddNewTaskToReadyList+0xc4>)
 8003800:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003802:	4b2c      	ldr	r3, [pc, #176]	@ (80038b4 <prvAddNewTaskToReadyList+0xc8>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d109      	bne.n	800381e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800380a:	4a2a      	ldr	r2, [pc, #168]	@ (80038b4 <prvAddNewTaskToReadyList+0xc8>)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003810:	4b27      	ldr	r3, [pc, #156]	@ (80038b0 <prvAddNewTaskToReadyList+0xc4>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	2b01      	cmp	r3, #1
 8003816:	d110      	bne.n	800383a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003818:	f000 fc26 	bl	8004068 <prvInitialiseTaskLists>
 800381c:	e00d      	b.n	800383a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800381e:	4b26      	ldr	r3, [pc, #152]	@ (80038b8 <prvAddNewTaskToReadyList+0xcc>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d109      	bne.n	800383a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003826:	4b23      	ldr	r3, [pc, #140]	@ (80038b4 <prvAddNewTaskToReadyList+0xc8>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003830:	429a      	cmp	r2, r3
 8003832:	d802      	bhi.n	800383a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003834:	4a1f      	ldr	r2, [pc, #124]	@ (80038b4 <prvAddNewTaskToReadyList+0xc8>)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800383a:	4b20      	ldr	r3, [pc, #128]	@ (80038bc <prvAddNewTaskToReadyList+0xd0>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	3301      	adds	r3, #1
 8003840:	4a1e      	ldr	r2, [pc, #120]	@ (80038bc <prvAddNewTaskToReadyList+0xd0>)
 8003842:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003844:	4b1d      	ldr	r3, [pc, #116]	@ (80038bc <prvAddNewTaskToReadyList+0xd0>)
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003850:	4b1b      	ldr	r3, [pc, #108]	@ (80038c0 <prvAddNewTaskToReadyList+0xd4>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	429a      	cmp	r2, r3
 8003856:	d903      	bls.n	8003860 <prvAddNewTaskToReadyList+0x74>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800385c:	4a18      	ldr	r2, [pc, #96]	@ (80038c0 <prvAddNewTaskToReadyList+0xd4>)
 800385e:	6013      	str	r3, [r2, #0]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003864:	4613      	mov	r3, r2
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	4413      	add	r3, r2
 800386a:	009b      	lsls	r3, r3, #2
 800386c:	4a15      	ldr	r2, [pc, #84]	@ (80038c4 <prvAddNewTaskToReadyList+0xd8>)
 800386e:	441a      	add	r2, r3
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	3304      	adds	r3, #4
 8003874:	4619      	mov	r1, r3
 8003876:	4610      	mov	r0, r2
 8003878:	f7ff f901 	bl	8002a7e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800387c:	f001 fa4e 	bl	8004d1c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003880:	4b0d      	ldr	r3, [pc, #52]	@ (80038b8 <prvAddNewTaskToReadyList+0xcc>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d00e      	beq.n	80038a6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003888:	4b0a      	ldr	r3, [pc, #40]	@ (80038b4 <prvAddNewTaskToReadyList+0xc8>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003892:	429a      	cmp	r2, r3
 8003894:	d207      	bcs.n	80038a6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003896:	4b0c      	ldr	r3, [pc, #48]	@ (80038c8 <prvAddNewTaskToReadyList+0xdc>)
 8003898:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800389c:	601a      	str	r2, [r3, #0]
 800389e:	f3bf 8f4f 	dsb	sy
 80038a2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80038a6:	bf00      	nop
 80038a8:	3708      	adds	r7, #8
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd80      	pop	{r7, pc}
 80038ae:	bf00      	nop
 80038b0:	20000c90 	.word	0x20000c90
 80038b4:	200007bc 	.word	0x200007bc
 80038b8:	20000c9c 	.word	0x20000c9c
 80038bc:	20000cac 	.word	0x20000cac
 80038c0:	20000c98 	.word	0x20000c98
 80038c4:	200007c0 	.word	0x200007c0
 80038c8:	e000ed04 	.word	0xe000ed04

080038cc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b084      	sub	sp, #16
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80038d4:	2300      	movs	r3, #0
 80038d6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d018      	beq.n	8003910 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80038de:	4b14      	ldr	r3, [pc, #80]	@ (8003930 <vTaskDelay+0x64>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d00b      	beq.n	80038fe <vTaskDelay+0x32>
	__asm volatile
 80038e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038ea:	f383 8811 	msr	BASEPRI, r3
 80038ee:	f3bf 8f6f 	isb	sy
 80038f2:	f3bf 8f4f 	dsb	sy
 80038f6:	60bb      	str	r3, [r7, #8]
}
 80038f8:	bf00      	nop
 80038fa:	bf00      	nop
 80038fc:	e7fd      	b.n	80038fa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80038fe:	f000 f883 	bl	8003a08 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003902:	2100      	movs	r1, #0
 8003904:	6878      	ldr	r0, [r7, #4]
 8003906:	f000 fcfb 	bl	8004300 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800390a:	f000 f88b 	bl	8003a24 <xTaskResumeAll>
 800390e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d107      	bne.n	8003926 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003916:	4b07      	ldr	r3, [pc, #28]	@ (8003934 <vTaskDelay+0x68>)
 8003918:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800391c:	601a      	str	r2, [r3, #0]
 800391e:	f3bf 8f4f 	dsb	sy
 8003922:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003926:	bf00      	nop
 8003928:	3710      	adds	r7, #16
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}
 800392e:	bf00      	nop
 8003930:	20000cb8 	.word	0x20000cb8
 8003934:	e000ed04 	.word	0xe000ed04

08003938 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b08a      	sub	sp, #40	@ 0x28
 800393c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800393e:	2300      	movs	r3, #0
 8003940:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003942:	2300      	movs	r3, #0
 8003944:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003946:	463a      	mov	r2, r7
 8003948:	1d39      	adds	r1, r7, #4
 800394a:	f107 0308 	add.w	r3, r7, #8
 800394e:	4618      	mov	r0, r3
 8003950:	f7ff f834 	bl	80029bc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003954:	6839      	ldr	r1, [r7, #0]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	68ba      	ldr	r2, [r7, #8]
 800395a:	9202      	str	r2, [sp, #8]
 800395c:	9301      	str	r3, [sp, #4]
 800395e:	2300      	movs	r3, #0
 8003960:	9300      	str	r3, [sp, #0]
 8003962:	2300      	movs	r3, #0
 8003964:	460a      	mov	r2, r1
 8003966:	4922      	ldr	r1, [pc, #136]	@ (80039f0 <vTaskStartScheduler+0xb8>)
 8003968:	4822      	ldr	r0, [pc, #136]	@ (80039f4 <vTaskStartScheduler+0xbc>)
 800396a:	f7ff fe09 	bl	8003580 <xTaskCreateStatic>
 800396e:	4603      	mov	r3, r0
 8003970:	4a21      	ldr	r2, [pc, #132]	@ (80039f8 <vTaskStartScheduler+0xc0>)
 8003972:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003974:	4b20      	ldr	r3, [pc, #128]	@ (80039f8 <vTaskStartScheduler+0xc0>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d002      	beq.n	8003982 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800397c:	2301      	movs	r3, #1
 800397e:	617b      	str	r3, [r7, #20]
 8003980:	e001      	b.n	8003986 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003982:	2300      	movs	r3, #0
 8003984:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	2b01      	cmp	r3, #1
 800398a:	d102      	bne.n	8003992 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800398c:	f000 fd0c 	bl	80043a8 <xTimerCreateTimerTask>
 8003990:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003992:	697b      	ldr	r3, [r7, #20]
 8003994:	2b01      	cmp	r3, #1
 8003996:	d116      	bne.n	80039c6 <vTaskStartScheduler+0x8e>
	__asm volatile
 8003998:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800399c:	f383 8811 	msr	BASEPRI, r3
 80039a0:	f3bf 8f6f 	isb	sy
 80039a4:	f3bf 8f4f 	dsb	sy
 80039a8:	613b      	str	r3, [r7, #16]
}
 80039aa:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80039ac:	4b13      	ldr	r3, [pc, #76]	@ (80039fc <vTaskStartScheduler+0xc4>)
 80039ae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80039b2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80039b4:	4b12      	ldr	r3, [pc, #72]	@ (8003a00 <vTaskStartScheduler+0xc8>)
 80039b6:	2201      	movs	r2, #1
 80039b8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80039ba:	4b12      	ldr	r3, [pc, #72]	@ (8003a04 <vTaskStartScheduler+0xcc>)
 80039bc:	2200      	movs	r2, #0
 80039be:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80039c0:	f001 f8d6 	bl	8004b70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80039c4:	e00f      	b.n	80039e6 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80039c6:	697b      	ldr	r3, [r7, #20]
 80039c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80039cc:	d10b      	bne.n	80039e6 <vTaskStartScheduler+0xae>
	__asm volatile
 80039ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039d2:	f383 8811 	msr	BASEPRI, r3
 80039d6:	f3bf 8f6f 	isb	sy
 80039da:	f3bf 8f4f 	dsb	sy
 80039de:	60fb      	str	r3, [r7, #12]
}
 80039e0:	bf00      	nop
 80039e2:	bf00      	nop
 80039e4:	e7fd      	b.n	80039e2 <vTaskStartScheduler+0xaa>
}
 80039e6:	bf00      	nop
 80039e8:	3718      	adds	r7, #24
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop
 80039f0:	0800538c 	.word	0x0800538c
 80039f4:	08004039 	.word	0x08004039
 80039f8:	20000cb4 	.word	0x20000cb4
 80039fc:	20000cb0 	.word	0x20000cb0
 8003a00:	20000c9c 	.word	0x20000c9c
 8003a04:	20000c94 	.word	0x20000c94

08003a08 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003a08:	b480      	push	{r7}
 8003a0a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003a0c:	4b04      	ldr	r3, [pc, #16]	@ (8003a20 <vTaskSuspendAll+0x18>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	3301      	adds	r3, #1
 8003a12:	4a03      	ldr	r2, [pc, #12]	@ (8003a20 <vTaskSuspendAll+0x18>)
 8003a14:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003a16:	bf00      	nop
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1e:	4770      	bx	lr
 8003a20:	20000cb8 	.word	0x20000cb8

08003a24 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b084      	sub	sp, #16
 8003a28:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003a32:	4b42      	ldr	r3, [pc, #264]	@ (8003b3c <xTaskResumeAll+0x118>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d10b      	bne.n	8003a52 <xTaskResumeAll+0x2e>
	__asm volatile
 8003a3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a3e:	f383 8811 	msr	BASEPRI, r3
 8003a42:	f3bf 8f6f 	isb	sy
 8003a46:	f3bf 8f4f 	dsb	sy
 8003a4a:	603b      	str	r3, [r7, #0]
}
 8003a4c:	bf00      	nop
 8003a4e:	bf00      	nop
 8003a50:	e7fd      	b.n	8003a4e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003a52:	f001 f931 	bl	8004cb8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003a56:	4b39      	ldr	r3, [pc, #228]	@ (8003b3c <xTaskResumeAll+0x118>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	3b01      	subs	r3, #1
 8003a5c:	4a37      	ldr	r2, [pc, #220]	@ (8003b3c <xTaskResumeAll+0x118>)
 8003a5e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003a60:	4b36      	ldr	r3, [pc, #216]	@ (8003b3c <xTaskResumeAll+0x118>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d162      	bne.n	8003b2e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003a68:	4b35      	ldr	r3, [pc, #212]	@ (8003b40 <xTaskResumeAll+0x11c>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d05e      	beq.n	8003b2e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003a70:	e02f      	b.n	8003ad2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a72:	4b34      	ldr	r3, [pc, #208]	@ (8003b44 <xTaskResumeAll+0x120>)
 8003a74:	68db      	ldr	r3, [r3, #12]
 8003a76:	68db      	ldr	r3, [r3, #12]
 8003a78:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	3318      	adds	r3, #24
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f7ff f85a 	bl	8002b38 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	3304      	adds	r3, #4
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f7ff f855 	bl	8002b38 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a92:	4b2d      	ldr	r3, [pc, #180]	@ (8003b48 <xTaskResumeAll+0x124>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	429a      	cmp	r2, r3
 8003a98:	d903      	bls.n	8003aa2 <xTaskResumeAll+0x7e>
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a9e:	4a2a      	ldr	r2, [pc, #168]	@ (8003b48 <xTaskResumeAll+0x124>)
 8003aa0:	6013      	str	r3, [r2, #0]
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003aa6:	4613      	mov	r3, r2
 8003aa8:	009b      	lsls	r3, r3, #2
 8003aaa:	4413      	add	r3, r2
 8003aac:	009b      	lsls	r3, r3, #2
 8003aae:	4a27      	ldr	r2, [pc, #156]	@ (8003b4c <xTaskResumeAll+0x128>)
 8003ab0:	441a      	add	r2, r3
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	3304      	adds	r3, #4
 8003ab6:	4619      	mov	r1, r3
 8003ab8:	4610      	mov	r0, r2
 8003aba:	f7fe ffe0 	bl	8002a7e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ac2:	4b23      	ldr	r3, [pc, #140]	@ (8003b50 <xTaskResumeAll+0x12c>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	d302      	bcc.n	8003ad2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8003acc:	4b21      	ldr	r3, [pc, #132]	@ (8003b54 <xTaskResumeAll+0x130>)
 8003ace:	2201      	movs	r2, #1
 8003ad0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003ad2:	4b1c      	ldr	r3, [pc, #112]	@ (8003b44 <xTaskResumeAll+0x120>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d1cb      	bne.n	8003a72 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d001      	beq.n	8003ae4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003ae0:	f000 fb60 	bl	80041a4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003ae4:	4b1c      	ldr	r3, [pc, #112]	@ (8003b58 <xTaskResumeAll+0x134>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d010      	beq.n	8003b12 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003af0:	f000 f846 	bl	8003b80 <xTaskIncrementTick>
 8003af4:	4603      	mov	r3, r0
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d002      	beq.n	8003b00 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8003afa:	4b16      	ldr	r3, [pc, #88]	@ (8003b54 <xTaskResumeAll+0x130>)
 8003afc:	2201      	movs	r2, #1
 8003afe:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	3b01      	subs	r3, #1
 8003b04:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d1f1      	bne.n	8003af0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8003b0c:	4b12      	ldr	r3, [pc, #72]	@ (8003b58 <xTaskResumeAll+0x134>)
 8003b0e:	2200      	movs	r2, #0
 8003b10:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003b12:	4b10      	ldr	r3, [pc, #64]	@ (8003b54 <xTaskResumeAll+0x130>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d009      	beq.n	8003b2e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003b1e:	4b0f      	ldr	r3, [pc, #60]	@ (8003b5c <xTaskResumeAll+0x138>)
 8003b20:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b24:	601a      	str	r2, [r3, #0]
 8003b26:	f3bf 8f4f 	dsb	sy
 8003b2a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003b2e:	f001 f8f5 	bl	8004d1c <vPortExitCritical>

	return xAlreadyYielded;
 8003b32:	68bb      	ldr	r3, [r7, #8]
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	3710      	adds	r7, #16
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}
 8003b3c:	20000cb8 	.word	0x20000cb8
 8003b40:	20000c90 	.word	0x20000c90
 8003b44:	20000c50 	.word	0x20000c50
 8003b48:	20000c98 	.word	0x20000c98
 8003b4c:	200007c0 	.word	0x200007c0
 8003b50:	200007bc 	.word	0x200007bc
 8003b54:	20000ca4 	.word	0x20000ca4
 8003b58:	20000ca0 	.word	0x20000ca0
 8003b5c:	e000ed04 	.word	0xe000ed04

08003b60 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003b60:	b480      	push	{r7}
 8003b62:	b083      	sub	sp, #12
 8003b64:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003b66:	4b05      	ldr	r3, [pc, #20]	@ (8003b7c <xTaskGetTickCount+0x1c>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003b6c:	687b      	ldr	r3, [r7, #4]
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	370c      	adds	r7, #12
 8003b72:	46bd      	mov	sp, r7
 8003b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b78:	4770      	bx	lr
 8003b7a:	bf00      	nop
 8003b7c:	20000c94 	.word	0x20000c94

08003b80 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b086      	sub	sp, #24
 8003b84:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003b86:	2300      	movs	r3, #0
 8003b88:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b8a:	4b53      	ldr	r3, [pc, #332]	@ (8003cd8 <xTaskIncrementTick+0x158>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	f040 8096 	bne.w	8003cc0 <xTaskIncrementTick+0x140>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003b94:	4b51      	ldr	r3, [pc, #324]	@ (8003cdc <xTaskIncrementTick+0x15c>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	3301      	adds	r3, #1
 8003b9a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003b9c:	4a4f      	ldr	r2, [pc, #316]	@ (8003cdc <xTaskIncrementTick+0x15c>)
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d121      	bne.n	8003bec <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003ba8:	4b4d      	ldr	r3, [pc, #308]	@ (8003ce0 <xTaskIncrementTick+0x160>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d00b      	beq.n	8003bca <xTaskIncrementTick+0x4a>
	__asm volatile
 8003bb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bb6:	f383 8811 	msr	BASEPRI, r3
 8003bba:	f3bf 8f6f 	isb	sy
 8003bbe:	f3bf 8f4f 	dsb	sy
 8003bc2:	603b      	str	r3, [r7, #0]
}
 8003bc4:	bf00      	nop
 8003bc6:	bf00      	nop
 8003bc8:	e7fd      	b.n	8003bc6 <xTaskIncrementTick+0x46>
 8003bca:	4b45      	ldr	r3, [pc, #276]	@ (8003ce0 <xTaskIncrementTick+0x160>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	60fb      	str	r3, [r7, #12]
 8003bd0:	4b44      	ldr	r3, [pc, #272]	@ (8003ce4 <xTaskIncrementTick+0x164>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a42      	ldr	r2, [pc, #264]	@ (8003ce0 <xTaskIncrementTick+0x160>)
 8003bd6:	6013      	str	r3, [r2, #0]
 8003bd8:	4a42      	ldr	r2, [pc, #264]	@ (8003ce4 <xTaskIncrementTick+0x164>)
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	6013      	str	r3, [r2, #0]
 8003bde:	4b42      	ldr	r3, [pc, #264]	@ (8003ce8 <xTaskIncrementTick+0x168>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	3301      	adds	r3, #1
 8003be4:	4a40      	ldr	r2, [pc, #256]	@ (8003ce8 <xTaskIncrementTick+0x168>)
 8003be6:	6013      	str	r3, [r2, #0]
 8003be8:	f000 fadc 	bl	80041a4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003bec:	4b3f      	ldr	r3, [pc, #252]	@ (8003cec <xTaskIncrementTick+0x16c>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	693a      	ldr	r2, [r7, #16]
 8003bf2:	429a      	cmp	r2, r3
 8003bf4:	d349      	bcc.n	8003c8a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003bf6:	4b3a      	ldr	r3, [pc, #232]	@ (8003ce0 <xTaskIncrementTick+0x160>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d104      	bne.n	8003c0a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c00:	4b3a      	ldr	r3, [pc, #232]	@ (8003cec <xTaskIncrementTick+0x16c>)
 8003c02:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003c06:	601a      	str	r2, [r3, #0]
					break;
 8003c08:	e03f      	b.n	8003c8a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c0a:	4b35      	ldr	r3, [pc, #212]	@ (8003ce0 <xTaskIncrementTick+0x160>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	68db      	ldr	r3, [r3, #12]
 8003c10:	68db      	ldr	r3, [r3, #12]
 8003c12:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003c1a:	693a      	ldr	r2, [r7, #16]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	429a      	cmp	r2, r3
 8003c20:	d203      	bcs.n	8003c2a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003c22:	4a32      	ldr	r2, [pc, #200]	@ (8003cec <xTaskIncrementTick+0x16c>)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003c28:	e02f      	b.n	8003c8a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003c2a:	68bb      	ldr	r3, [r7, #8]
 8003c2c:	3304      	adds	r3, #4
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f7fe ff82 	bl	8002b38 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d004      	beq.n	8003c46 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	3318      	adds	r3, #24
 8003c40:	4618      	mov	r0, r3
 8003c42:	f7fe ff79 	bl	8002b38 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003c46:	68bb      	ldr	r3, [r7, #8]
 8003c48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c4a:	4b29      	ldr	r3, [pc, #164]	@ (8003cf0 <xTaskIncrementTick+0x170>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	d903      	bls.n	8003c5a <xTaskIncrementTick+0xda>
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c56:	4a26      	ldr	r2, [pc, #152]	@ (8003cf0 <xTaskIncrementTick+0x170>)
 8003c58:	6013      	str	r3, [r2, #0]
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c5e:	4613      	mov	r3, r2
 8003c60:	009b      	lsls	r3, r3, #2
 8003c62:	4413      	add	r3, r2
 8003c64:	009b      	lsls	r3, r3, #2
 8003c66:	4a23      	ldr	r2, [pc, #140]	@ (8003cf4 <xTaskIncrementTick+0x174>)
 8003c68:	441a      	add	r2, r3
 8003c6a:	68bb      	ldr	r3, [r7, #8]
 8003c6c:	3304      	adds	r3, #4
 8003c6e:	4619      	mov	r1, r3
 8003c70:	4610      	mov	r0, r2
 8003c72:	f7fe ff04 	bl	8002a7e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c7a:	4b1f      	ldr	r3, [pc, #124]	@ (8003cf8 <xTaskIncrementTick+0x178>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c80:	429a      	cmp	r2, r3
 8003c82:	d3b8      	bcc.n	8003bf6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003c84:	2301      	movs	r3, #1
 8003c86:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c88:	e7b5      	b.n	8003bf6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003c8a:	4b1b      	ldr	r3, [pc, #108]	@ (8003cf8 <xTaskIncrementTick+0x178>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c90:	4918      	ldr	r1, [pc, #96]	@ (8003cf4 <xTaskIncrementTick+0x174>)
 8003c92:	4613      	mov	r3, r2
 8003c94:	009b      	lsls	r3, r3, #2
 8003c96:	4413      	add	r3, r2
 8003c98:	009b      	lsls	r3, r3, #2
 8003c9a:	440b      	add	r3, r1
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d901      	bls.n	8003ca6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	617b      	str	r3, [r7, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( xPendedTicks == ( TickType_t ) 0 )
 8003ca6:	4b15      	ldr	r3, [pc, #84]	@ (8003cfc <xTaskIncrementTick+0x17c>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d101      	bne.n	8003cb2 <xTaskIncrementTick+0x132>
			{
				vApplicationTickHook();
 8003cae:	f7fc fa8f 	bl	80001d0 <vApplicationTickHook>
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003cb2:	4b13      	ldr	r3, [pc, #76]	@ (8003d00 <xTaskIncrementTick+0x180>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d009      	beq.n	8003cce <xTaskIncrementTick+0x14e>
			{
				xSwitchRequired = pdTRUE;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	617b      	str	r3, [r7, #20]
 8003cbe:	e006      	b.n	8003cce <xTaskIncrementTick+0x14e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003cc0:	4b0e      	ldr	r3, [pc, #56]	@ (8003cfc <xTaskIncrementTick+0x17c>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	3301      	adds	r3, #1
 8003cc6:	4a0d      	ldr	r2, [pc, #52]	@ (8003cfc <xTaskIncrementTick+0x17c>)
 8003cc8:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 8003cca:	f7fc fa81 	bl	80001d0 <vApplicationTickHook>
		}
		#endif
	}

	return xSwitchRequired;
 8003cce:	697b      	ldr	r3, [r7, #20]
}
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	3718      	adds	r7, #24
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bd80      	pop	{r7, pc}
 8003cd8:	20000cb8 	.word	0x20000cb8
 8003cdc:	20000c94 	.word	0x20000c94
 8003ce0:	20000c48 	.word	0x20000c48
 8003ce4:	20000c4c 	.word	0x20000c4c
 8003ce8:	20000ca8 	.word	0x20000ca8
 8003cec:	20000cb0 	.word	0x20000cb0
 8003cf0:	20000c98 	.word	0x20000c98
 8003cf4:	200007c0 	.word	0x200007c0
 8003cf8:	200007bc 	.word	0x200007bc
 8003cfc:	20000ca0 	.word	0x20000ca0
 8003d00:	20000ca4 	.word	0x20000ca4

08003d04 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003d04:	b480      	push	{r7}
 8003d06:	b085      	sub	sp, #20
 8003d08:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003d0a:	4b28      	ldr	r3, [pc, #160]	@ (8003dac <vTaskSwitchContext+0xa8>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d003      	beq.n	8003d1a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003d12:	4b27      	ldr	r3, [pc, #156]	@ (8003db0 <vTaskSwitchContext+0xac>)
 8003d14:	2201      	movs	r2, #1
 8003d16:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003d18:	e042      	b.n	8003da0 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8003d1a:	4b25      	ldr	r3, [pc, #148]	@ (8003db0 <vTaskSwitchContext+0xac>)
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d20:	4b24      	ldr	r3, [pc, #144]	@ (8003db4 <vTaskSwitchContext+0xb0>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	60fb      	str	r3, [r7, #12]
 8003d26:	e011      	b.n	8003d4c <vTaskSwitchContext+0x48>
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d10b      	bne.n	8003d46 <vTaskSwitchContext+0x42>
	__asm volatile
 8003d2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d32:	f383 8811 	msr	BASEPRI, r3
 8003d36:	f3bf 8f6f 	isb	sy
 8003d3a:	f3bf 8f4f 	dsb	sy
 8003d3e:	607b      	str	r3, [r7, #4]
}
 8003d40:	bf00      	nop
 8003d42:	bf00      	nop
 8003d44:	e7fd      	b.n	8003d42 <vTaskSwitchContext+0x3e>
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	3b01      	subs	r3, #1
 8003d4a:	60fb      	str	r3, [r7, #12]
 8003d4c:	491a      	ldr	r1, [pc, #104]	@ (8003db8 <vTaskSwitchContext+0xb4>)
 8003d4e:	68fa      	ldr	r2, [r7, #12]
 8003d50:	4613      	mov	r3, r2
 8003d52:	009b      	lsls	r3, r3, #2
 8003d54:	4413      	add	r3, r2
 8003d56:	009b      	lsls	r3, r3, #2
 8003d58:	440b      	add	r3, r1
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d0e3      	beq.n	8003d28 <vTaskSwitchContext+0x24>
 8003d60:	68fa      	ldr	r2, [r7, #12]
 8003d62:	4613      	mov	r3, r2
 8003d64:	009b      	lsls	r3, r3, #2
 8003d66:	4413      	add	r3, r2
 8003d68:	009b      	lsls	r3, r3, #2
 8003d6a:	4a13      	ldr	r2, [pc, #76]	@ (8003db8 <vTaskSwitchContext+0xb4>)
 8003d6c:	4413      	add	r3, r2
 8003d6e:	60bb      	str	r3, [r7, #8]
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	685a      	ldr	r2, [r3, #4]
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	605a      	str	r2, [r3, #4]
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	685a      	ldr	r2, [r3, #4]
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	3308      	adds	r3, #8
 8003d82:	429a      	cmp	r2, r3
 8003d84:	d104      	bne.n	8003d90 <vTaskSwitchContext+0x8c>
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	685a      	ldr	r2, [r3, #4]
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	605a      	str	r2, [r3, #4]
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	68db      	ldr	r3, [r3, #12]
 8003d96:	4a09      	ldr	r2, [pc, #36]	@ (8003dbc <vTaskSwitchContext+0xb8>)
 8003d98:	6013      	str	r3, [r2, #0]
 8003d9a:	4a06      	ldr	r2, [pc, #24]	@ (8003db4 <vTaskSwitchContext+0xb0>)
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	6013      	str	r3, [r2, #0]
}
 8003da0:	bf00      	nop
 8003da2:	3714      	adds	r7, #20
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr
 8003dac:	20000cb8 	.word	0x20000cb8
 8003db0:	20000ca4 	.word	0x20000ca4
 8003db4:	20000c98 	.word	0x20000c98
 8003db8:	200007c0 	.word	0x200007c0
 8003dbc:	200007bc 	.word	0x200007bc

08003dc0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b084      	sub	sp, #16
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
 8003dc8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d10b      	bne.n	8003de8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8003dd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dd4:	f383 8811 	msr	BASEPRI, r3
 8003dd8:	f3bf 8f6f 	isb	sy
 8003ddc:	f3bf 8f4f 	dsb	sy
 8003de0:	60fb      	str	r3, [r7, #12]
}
 8003de2:	bf00      	nop
 8003de4:	bf00      	nop
 8003de6:	e7fd      	b.n	8003de4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003de8:	4b07      	ldr	r3, [pc, #28]	@ (8003e08 <vTaskPlaceOnEventList+0x48>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	3318      	adds	r3, #24
 8003dee:	4619      	mov	r1, r3
 8003df0:	6878      	ldr	r0, [r7, #4]
 8003df2:	f7fe fe68 	bl	8002ac6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003df6:	2101      	movs	r1, #1
 8003df8:	6838      	ldr	r0, [r7, #0]
 8003dfa:	f000 fa81 	bl	8004300 <prvAddCurrentTaskToDelayedList>
}
 8003dfe:	bf00      	nop
 8003e00:	3710      	adds	r7, #16
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}
 8003e06:	bf00      	nop
 8003e08:	200007bc 	.word	0x200007bc

08003e0c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b086      	sub	sp, #24
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	60f8      	str	r0, [r7, #12]
 8003e14:	60b9      	str	r1, [r7, #8]
 8003e16:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d10b      	bne.n	8003e36 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8003e1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e22:	f383 8811 	msr	BASEPRI, r3
 8003e26:	f3bf 8f6f 	isb	sy
 8003e2a:	f3bf 8f4f 	dsb	sy
 8003e2e:	617b      	str	r3, [r7, #20]
}
 8003e30:	bf00      	nop
 8003e32:	bf00      	nop
 8003e34:	e7fd      	b.n	8003e32 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003e36:	4b0a      	ldr	r3, [pc, #40]	@ (8003e60 <vTaskPlaceOnEventListRestricted+0x54>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	3318      	adds	r3, #24
 8003e3c:	4619      	mov	r1, r3
 8003e3e:	68f8      	ldr	r0, [r7, #12]
 8003e40:	f7fe fe1d 	bl	8002a7e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d002      	beq.n	8003e50 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8003e4a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003e4e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003e50:	6879      	ldr	r1, [r7, #4]
 8003e52:	68b8      	ldr	r0, [r7, #8]
 8003e54:	f000 fa54 	bl	8004300 <prvAddCurrentTaskToDelayedList>
	}
 8003e58:	bf00      	nop
 8003e5a:	3718      	adds	r7, #24
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd80      	pop	{r7, pc}
 8003e60:	200007bc 	.word	0x200007bc

08003e64 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b086      	sub	sp, #24
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	68db      	ldr	r3, [r3, #12]
 8003e70:	68db      	ldr	r3, [r3, #12]
 8003e72:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d10b      	bne.n	8003e92 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8003e7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e7e:	f383 8811 	msr	BASEPRI, r3
 8003e82:	f3bf 8f6f 	isb	sy
 8003e86:	f3bf 8f4f 	dsb	sy
 8003e8a:	60fb      	str	r3, [r7, #12]
}
 8003e8c:	bf00      	nop
 8003e8e:	bf00      	nop
 8003e90:	e7fd      	b.n	8003e8e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	3318      	adds	r3, #24
 8003e96:	4618      	mov	r0, r3
 8003e98:	f7fe fe4e 	bl	8002b38 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003e9c:	4b1d      	ldr	r3, [pc, #116]	@ (8003f14 <xTaskRemoveFromEventList+0xb0>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d11d      	bne.n	8003ee0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003ea4:	693b      	ldr	r3, [r7, #16]
 8003ea6:	3304      	adds	r3, #4
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	f7fe fe45 	bl	8002b38 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003eb2:	4b19      	ldr	r3, [pc, #100]	@ (8003f18 <xTaskRemoveFromEventList+0xb4>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	d903      	bls.n	8003ec2 <xTaskRemoveFromEventList+0x5e>
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ebe:	4a16      	ldr	r2, [pc, #88]	@ (8003f18 <xTaskRemoveFromEventList+0xb4>)
 8003ec0:	6013      	str	r3, [r2, #0]
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ec6:	4613      	mov	r3, r2
 8003ec8:	009b      	lsls	r3, r3, #2
 8003eca:	4413      	add	r3, r2
 8003ecc:	009b      	lsls	r3, r3, #2
 8003ece:	4a13      	ldr	r2, [pc, #76]	@ (8003f1c <xTaskRemoveFromEventList+0xb8>)
 8003ed0:	441a      	add	r2, r3
 8003ed2:	693b      	ldr	r3, [r7, #16]
 8003ed4:	3304      	adds	r3, #4
 8003ed6:	4619      	mov	r1, r3
 8003ed8:	4610      	mov	r0, r2
 8003eda:	f7fe fdd0 	bl	8002a7e <vListInsertEnd>
 8003ede:	e005      	b.n	8003eec <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	3318      	adds	r3, #24
 8003ee4:	4619      	mov	r1, r3
 8003ee6:	480e      	ldr	r0, [pc, #56]	@ (8003f20 <xTaskRemoveFromEventList+0xbc>)
 8003ee8:	f7fe fdc9 	bl	8002a7e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ef0:	4b0c      	ldr	r3, [pc, #48]	@ (8003f24 <xTaskRemoveFromEventList+0xc0>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ef6:	429a      	cmp	r2, r3
 8003ef8:	d905      	bls.n	8003f06 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003efa:	2301      	movs	r3, #1
 8003efc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003efe:	4b0a      	ldr	r3, [pc, #40]	@ (8003f28 <xTaskRemoveFromEventList+0xc4>)
 8003f00:	2201      	movs	r2, #1
 8003f02:	601a      	str	r2, [r3, #0]
 8003f04:	e001      	b.n	8003f0a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8003f06:	2300      	movs	r3, #0
 8003f08:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003f0a:	697b      	ldr	r3, [r7, #20]
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3718      	adds	r7, #24
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}
 8003f14:	20000cb8 	.word	0x20000cb8
 8003f18:	20000c98 	.word	0x20000c98
 8003f1c:	200007c0 	.word	0x200007c0
 8003f20:	20000c50 	.word	0x20000c50
 8003f24:	200007bc 	.word	0x200007bc
 8003f28:	20000ca4 	.word	0x20000ca4

08003f2c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b083      	sub	sp, #12
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003f34:	4b06      	ldr	r3, [pc, #24]	@ (8003f50 <vTaskInternalSetTimeOutState+0x24>)
 8003f36:	681a      	ldr	r2, [r3, #0]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003f3c:	4b05      	ldr	r3, [pc, #20]	@ (8003f54 <vTaskInternalSetTimeOutState+0x28>)
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	605a      	str	r2, [r3, #4]
}
 8003f44:	bf00      	nop
 8003f46:	370c      	adds	r7, #12
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4e:	4770      	bx	lr
 8003f50:	20000ca8 	.word	0x20000ca8
 8003f54:	20000c94 	.word	0x20000c94

08003f58 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b088      	sub	sp, #32
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
 8003f60:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d10b      	bne.n	8003f80 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8003f68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f6c:	f383 8811 	msr	BASEPRI, r3
 8003f70:	f3bf 8f6f 	isb	sy
 8003f74:	f3bf 8f4f 	dsb	sy
 8003f78:	613b      	str	r3, [r7, #16]
}
 8003f7a:	bf00      	nop
 8003f7c:	bf00      	nop
 8003f7e:	e7fd      	b.n	8003f7c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d10b      	bne.n	8003f9e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8003f86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f8a:	f383 8811 	msr	BASEPRI, r3
 8003f8e:	f3bf 8f6f 	isb	sy
 8003f92:	f3bf 8f4f 	dsb	sy
 8003f96:	60fb      	str	r3, [r7, #12]
}
 8003f98:	bf00      	nop
 8003f9a:	bf00      	nop
 8003f9c:	e7fd      	b.n	8003f9a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8003f9e:	f000 fe8b 	bl	8004cb8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003fa2:	4b1d      	ldr	r3, [pc, #116]	@ (8004018 <xTaskCheckForTimeOut+0xc0>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	69ba      	ldr	r2, [r7, #24]
 8003fae:	1ad3      	subs	r3, r2, r3
 8003fb0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003fba:	d102      	bne.n	8003fc2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	61fb      	str	r3, [r7, #28]
 8003fc0:	e023      	b.n	800400a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	4b15      	ldr	r3, [pc, #84]	@ (800401c <xTaskCheckForTimeOut+0xc4>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	429a      	cmp	r2, r3
 8003fcc:	d007      	beq.n	8003fde <xTaskCheckForTimeOut+0x86>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	69ba      	ldr	r2, [r7, #24]
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	d302      	bcc.n	8003fde <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	61fb      	str	r3, [r7, #28]
 8003fdc:	e015      	b.n	800400a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	697a      	ldr	r2, [r7, #20]
 8003fe4:	429a      	cmp	r2, r3
 8003fe6:	d20b      	bcs.n	8004000 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	697b      	ldr	r3, [r7, #20]
 8003fee:	1ad2      	subs	r2, r2, r3
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003ff4:	6878      	ldr	r0, [r7, #4]
 8003ff6:	f7ff ff99 	bl	8003f2c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	61fb      	str	r3, [r7, #28]
 8003ffe:	e004      	b.n	800400a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	2200      	movs	r2, #0
 8004004:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004006:	2301      	movs	r3, #1
 8004008:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800400a:	f000 fe87 	bl	8004d1c <vPortExitCritical>

	return xReturn;
 800400e:	69fb      	ldr	r3, [r7, #28]
}
 8004010:	4618      	mov	r0, r3
 8004012:	3720      	adds	r7, #32
 8004014:	46bd      	mov	sp, r7
 8004016:	bd80      	pop	{r7, pc}
 8004018:	20000c94 	.word	0x20000c94
 800401c:	20000ca8 	.word	0x20000ca8

08004020 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004020:	b480      	push	{r7}
 8004022:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004024:	4b03      	ldr	r3, [pc, #12]	@ (8004034 <vTaskMissedYield+0x14>)
 8004026:	2201      	movs	r2, #1
 8004028:	601a      	str	r2, [r3, #0]
}
 800402a:	bf00      	nop
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr
 8004034:	20000ca4 	.word	0x20000ca4

08004038 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b082      	sub	sp, #8
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004040:	f000 f852 	bl	80040e8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004044:	4b06      	ldr	r3, [pc, #24]	@ (8004060 <prvIdleTask+0x28>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	2b01      	cmp	r3, #1
 800404a:	d9f9      	bls.n	8004040 <prvIdleTask+0x8>
			{
				taskYIELD();
 800404c:	4b05      	ldr	r3, [pc, #20]	@ (8004064 <prvIdleTask+0x2c>)
 800404e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004052:	601a      	str	r2, [r3, #0]
 8004054:	f3bf 8f4f 	dsb	sy
 8004058:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800405c:	e7f0      	b.n	8004040 <prvIdleTask+0x8>
 800405e:	bf00      	nop
 8004060:	200007c0 	.word	0x200007c0
 8004064:	e000ed04 	.word	0xe000ed04

08004068 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b082      	sub	sp, #8
 800406c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800406e:	2300      	movs	r3, #0
 8004070:	607b      	str	r3, [r7, #4]
 8004072:	e00c      	b.n	800408e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004074:	687a      	ldr	r2, [r7, #4]
 8004076:	4613      	mov	r3, r2
 8004078:	009b      	lsls	r3, r3, #2
 800407a:	4413      	add	r3, r2
 800407c:	009b      	lsls	r3, r3, #2
 800407e:	4a12      	ldr	r2, [pc, #72]	@ (80040c8 <prvInitialiseTaskLists+0x60>)
 8004080:	4413      	add	r3, r2
 8004082:	4618      	mov	r0, r3
 8004084:	f7fe fcce 	bl	8002a24 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	3301      	adds	r3, #1
 800408c:	607b      	str	r3, [r7, #4]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2b37      	cmp	r3, #55	@ 0x37
 8004092:	d9ef      	bls.n	8004074 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004094:	480d      	ldr	r0, [pc, #52]	@ (80040cc <prvInitialiseTaskLists+0x64>)
 8004096:	f7fe fcc5 	bl	8002a24 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800409a:	480d      	ldr	r0, [pc, #52]	@ (80040d0 <prvInitialiseTaskLists+0x68>)
 800409c:	f7fe fcc2 	bl	8002a24 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80040a0:	480c      	ldr	r0, [pc, #48]	@ (80040d4 <prvInitialiseTaskLists+0x6c>)
 80040a2:	f7fe fcbf 	bl	8002a24 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80040a6:	480c      	ldr	r0, [pc, #48]	@ (80040d8 <prvInitialiseTaskLists+0x70>)
 80040a8:	f7fe fcbc 	bl	8002a24 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80040ac:	480b      	ldr	r0, [pc, #44]	@ (80040dc <prvInitialiseTaskLists+0x74>)
 80040ae:	f7fe fcb9 	bl	8002a24 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80040b2:	4b0b      	ldr	r3, [pc, #44]	@ (80040e0 <prvInitialiseTaskLists+0x78>)
 80040b4:	4a05      	ldr	r2, [pc, #20]	@ (80040cc <prvInitialiseTaskLists+0x64>)
 80040b6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80040b8:	4b0a      	ldr	r3, [pc, #40]	@ (80040e4 <prvInitialiseTaskLists+0x7c>)
 80040ba:	4a05      	ldr	r2, [pc, #20]	@ (80040d0 <prvInitialiseTaskLists+0x68>)
 80040bc:	601a      	str	r2, [r3, #0]
}
 80040be:	bf00      	nop
 80040c0:	3708      	adds	r7, #8
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	bf00      	nop
 80040c8:	200007c0 	.word	0x200007c0
 80040cc:	20000c20 	.word	0x20000c20
 80040d0:	20000c34 	.word	0x20000c34
 80040d4:	20000c50 	.word	0x20000c50
 80040d8:	20000c64 	.word	0x20000c64
 80040dc:	20000c7c 	.word	0x20000c7c
 80040e0:	20000c48 	.word	0x20000c48
 80040e4:	20000c4c 	.word	0x20000c4c

080040e8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b082      	sub	sp, #8
 80040ec:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80040ee:	e019      	b.n	8004124 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80040f0:	f000 fde2 	bl	8004cb8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80040f4:	4b10      	ldr	r3, [pc, #64]	@ (8004138 <prvCheckTasksWaitingTermination+0x50>)
 80040f6:	68db      	ldr	r3, [r3, #12]
 80040f8:	68db      	ldr	r3, [r3, #12]
 80040fa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	3304      	adds	r3, #4
 8004100:	4618      	mov	r0, r3
 8004102:	f7fe fd19 	bl	8002b38 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004106:	4b0d      	ldr	r3, [pc, #52]	@ (800413c <prvCheckTasksWaitingTermination+0x54>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	3b01      	subs	r3, #1
 800410c:	4a0b      	ldr	r2, [pc, #44]	@ (800413c <prvCheckTasksWaitingTermination+0x54>)
 800410e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004110:	4b0b      	ldr	r3, [pc, #44]	@ (8004140 <prvCheckTasksWaitingTermination+0x58>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	3b01      	subs	r3, #1
 8004116:	4a0a      	ldr	r2, [pc, #40]	@ (8004140 <prvCheckTasksWaitingTermination+0x58>)
 8004118:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800411a:	f000 fdff 	bl	8004d1c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f000 f810 	bl	8004144 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004124:	4b06      	ldr	r3, [pc, #24]	@ (8004140 <prvCheckTasksWaitingTermination+0x58>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d1e1      	bne.n	80040f0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800412c:	bf00      	nop
 800412e:	bf00      	nop
 8004130:	3708      	adds	r7, #8
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}
 8004136:	bf00      	nop
 8004138:	20000c64 	.word	0x20000c64
 800413c:	20000c90 	.word	0x20000c90
 8004140:	20000c78 	.word	0x20000c78

08004144 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004144:	b580      	push	{r7, lr}
 8004146:	b084      	sub	sp, #16
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8004152:	2b00      	cmp	r3, #0
 8004154:	d108      	bne.n	8004168 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800415a:	4618      	mov	r0, r3
 800415c:	f000 ff9c 	bl	8005098 <vPortFree>
				vPortFree( pxTCB );
 8004160:	6878      	ldr	r0, [r7, #4]
 8004162:	f000 ff99 	bl	8005098 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004166:	e019      	b.n	800419c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800416e:	2b01      	cmp	r3, #1
 8004170:	d103      	bne.n	800417a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8004172:	6878      	ldr	r0, [r7, #4]
 8004174:	f000 ff90 	bl	8005098 <vPortFree>
	}
 8004178:	e010      	b.n	800419c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8004180:	2b02      	cmp	r3, #2
 8004182:	d00b      	beq.n	800419c <prvDeleteTCB+0x58>
	__asm volatile
 8004184:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004188:	f383 8811 	msr	BASEPRI, r3
 800418c:	f3bf 8f6f 	isb	sy
 8004190:	f3bf 8f4f 	dsb	sy
 8004194:	60fb      	str	r3, [r7, #12]
}
 8004196:	bf00      	nop
 8004198:	bf00      	nop
 800419a:	e7fd      	b.n	8004198 <prvDeleteTCB+0x54>
	}
 800419c:	bf00      	nop
 800419e:	3710      	adds	r7, #16
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bd80      	pop	{r7, pc}

080041a4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80041a4:	b480      	push	{r7}
 80041a6:	b083      	sub	sp, #12
 80041a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80041aa:	4b0c      	ldr	r3, [pc, #48]	@ (80041dc <prvResetNextTaskUnblockTime+0x38>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d104      	bne.n	80041be <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80041b4:	4b0a      	ldr	r3, [pc, #40]	@ (80041e0 <prvResetNextTaskUnblockTime+0x3c>)
 80041b6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80041ba:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80041bc:	e008      	b.n	80041d0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80041be:	4b07      	ldr	r3, [pc, #28]	@ (80041dc <prvResetNextTaskUnblockTime+0x38>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	68db      	ldr	r3, [r3, #12]
 80041c4:	68db      	ldr	r3, [r3, #12]
 80041c6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	4a04      	ldr	r2, [pc, #16]	@ (80041e0 <prvResetNextTaskUnblockTime+0x3c>)
 80041ce:	6013      	str	r3, [r2, #0]
}
 80041d0:	bf00      	nop
 80041d2:	370c      	adds	r7, #12
 80041d4:	46bd      	mov	sp, r7
 80041d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041da:	4770      	bx	lr
 80041dc:	20000c48 	.word	0x20000c48
 80041e0:	20000cb0 	.word	0x20000cb0

080041e4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80041e4:	b480      	push	{r7}
 80041e6:	b083      	sub	sp, #12
 80041e8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80041ea:	4b0b      	ldr	r3, [pc, #44]	@ (8004218 <xTaskGetSchedulerState+0x34>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d102      	bne.n	80041f8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80041f2:	2301      	movs	r3, #1
 80041f4:	607b      	str	r3, [r7, #4]
 80041f6:	e008      	b.n	800420a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80041f8:	4b08      	ldr	r3, [pc, #32]	@ (800421c <xTaskGetSchedulerState+0x38>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d102      	bne.n	8004206 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004200:	2302      	movs	r3, #2
 8004202:	607b      	str	r3, [r7, #4]
 8004204:	e001      	b.n	800420a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004206:	2300      	movs	r3, #0
 8004208:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800420a:	687b      	ldr	r3, [r7, #4]
	}
 800420c:	4618      	mov	r0, r3
 800420e:	370c      	adds	r7, #12
 8004210:	46bd      	mov	sp, r7
 8004212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004216:	4770      	bx	lr
 8004218:	20000c9c 	.word	0x20000c9c
 800421c:	20000cb8 	.word	0x20000cb8

08004220 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004220:	b580      	push	{r7, lr}
 8004222:	b086      	sub	sp, #24
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800422c:	2300      	movs	r3, #0
 800422e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d058      	beq.n	80042e8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004236:	4b2f      	ldr	r3, [pc, #188]	@ (80042f4 <xTaskPriorityDisinherit+0xd4>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	693a      	ldr	r2, [r7, #16]
 800423c:	429a      	cmp	r2, r3
 800423e:	d00b      	beq.n	8004258 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004240:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004244:	f383 8811 	msr	BASEPRI, r3
 8004248:	f3bf 8f6f 	isb	sy
 800424c:	f3bf 8f4f 	dsb	sy
 8004250:	60fb      	str	r3, [r7, #12]
}
 8004252:	bf00      	nop
 8004254:	bf00      	nop
 8004256:	e7fd      	b.n	8004254 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800425c:	2b00      	cmp	r3, #0
 800425e:	d10b      	bne.n	8004278 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8004260:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004264:	f383 8811 	msr	BASEPRI, r3
 8004268:	f3bf 8f6f 	isb	sy
 800426c:	f3bf 8f4f 	dsb	sy
 8004270:	60bb      	str	r3, [r7, #8]
}
 8004272:	bf00      	nop
 8004274:	bf00      	nop
 8004276:	e7fd      	b.n	8004274 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800427c:	1e5a      	subs	r2, r3, #1
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800428a:	429a      	cmp	r2, r3
 800428c:	d02c      	beq.n	80042e8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004292:	2b00      	cmp	r3, #0
 8004294:	d128      	bne.n	80042e8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	3304      	adds	r3, #4
 800429a:	4618      	mov	r0, r3
 800429c:	f7fe fc4c 	bl	8002b38 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80042a0:	693b      	ldr	r3, [r7, #16]
 80042a2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042ac:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80042b4:	693b      	ldr	r3, [r7, #16]
 80042b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042b8:	4b0f      	ldr	r3, [pc, #60]	@ (80042f8 <xTaskPriorityDisinherit+0xd8>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	429a      	cmp	r2, r3
 80042be:	d903      	bls.n	80042c8 <xTaskPriorityDisinherit+0xa8>
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042c4:	4a0c      	ldr	r2, [pc, #48]	@ (80042f8 <xTaskPriorityDisinherit+0xd8>)
 80042c6:	6013      	str	r3, [r2, #0]
 80042c8:	693b      	ldr	r3, [r7, #16]
 80042ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042cc:	4613      	mov	r3, r2
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	4413      	add	r3, r2
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	4a09      	ldr	r2, [pc, #36]	@ (80042fc <xTaskPriorityDisinherit+0xdc>)
 80042d6:	441a      	add	r2, r3
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	3304      	adds	r3, #4
 80042dc:	4619      	mov	r1, r3
 80042de:	4610      	mov	r0, r2
 80042e0:	f7fe fbcd 	bl	8002a7e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80042e4:	2301      	movs	r3, #1
 80042e6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80042e8:	697b      	ldr	r3, [r7, #20]
	}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3718      	adds	r7, #24
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}
 80042f2:	bf00      	nop
 80042f4:	200007bc 	.word	0x200007bc
 80042f8:	20000c98 	.word	0x20000c98
 80042fc:	200007c0 	.word	0x200007c0

08004300 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b084      	sub	sp, #16
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
 8004308:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800430a:	4b21      	ldr	r3, [pc, #132]	@ (8004390 <prvAddCurrentTaskToDelayedList+0x90>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004310:	4b20      	ldr	r3, [pc, #128]	@ (8004394 <prvAddCurrentTaskToDelayedList+0x94>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	3304      	adds	r3, #4
 8004316:	4618      	mov	r0, r3
 8004318:	f7fe fc0e 	bl	8002b38 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004322:	d10a      	bne.n	800433a <prvAddCurrentTaskToDelayedList+0x3a>
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d007      	beq.n	800433a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800432a:	4b1a      	ldr	r3, [pc, #104]	@ (8004394 <prvAddCurrentTaskToDelayedList+0x94>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	3304      	adds	r3, #4
 8004330:	4619      	mov	r1, r3
 8004332:	4819      	ldr	r0, [pc, #100]	@ (8004398 <prvAddCurrentTaskToDelayedList+0x98>)
 8004334:	f7fe fba3 	bl	8002a7e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004338:	e026      	b.n	8004388 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800433a:	68fa      	ldr	r2, [r7, #12]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	4413      	add	r3, r2
 8004340:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004342:	4b14      	ldr	r3, [pc, #80]	@ (8004394 <prvAddCurrentTaskToDelayedList+0x94>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	68ba      	ldr	r2, [r7, #8]
 8004348:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800434a:	68ba      	ldr	r2, [r7, #8]
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	429a      	cmp	r2, r3
 8004350:	d209      	bcs.n	8004366 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004352:	4b12      	ldr	r3, [pc, #72]	@ (800439c <prvAddCurrentTaskToDelayedList+0x9c>)
 8004354:	681a      	ldr	r2, [r3, #0]
 8004356:	4b0f      	ldr	r3, [pc, #60]	@ (8004394 <prvAddCurrentTaskToDelayedList+0x94>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	3304      	adds	r3, #4
 800435c:	4619      	mov	r1, r3
 800435e:	4610      	mov	r0, r2
 8004360:	f7fe fbb1 	bl	8002ac6 <vListInsert>
}
 8004364:	e010      	b.n	8004388 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004366:	4b0e      	ldr	r3, [pc, #56]	@ (80043a0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004368:	681a      	ldr	r2, [r3, #0]
 800436a:	4b0a      	ldr	r3, [pc, #40]	@ (8004394 <prvAddCurrentTaskToDelayedList+0x94>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	3304      	adds	r3, #4
 8004370:	4619      	mov	r1, r3
 8004372:	4610      	mov	r0, r2
 8004374:	f7fe fba7 	bl	8002ac6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004378:	4b0a      	ldr	r3, [pc, #40]	@ (80043a4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	68ba      	ldr	r2, [r7, #8]
 800437e:	429a      	cmp	r2, r3
 8004380:	d202      	bcs.n	8004388 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004382:	4a08      	ldr	r2, [pc, #32]	@ (80043a4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	6013      	str	r3, [r2, #0]
}
 8004388:	bf00      	nop
 800438a:	3710      	adds	r7, #16
 800438c:	46bd      	mov	sp, r7
 800438e:	bd80      	pop	{r7, pc}
 8004390:	20000c94 	.word	0x20000c94
 8004394:	200007bc 	.word	0x200007bc
 8004398:	20000c7c 	.word	0x20000c7c
 800439c:	20000c4c 	.word	0x20000c4c
 80043a0:	20000c48 	.word	0x20000c48
 80043a4:	20000cb0 	.word	0x20000cb0

080043a8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b08a      	sub	sp, #40	@ 0x28
 80043ac:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80043ae:	2300      	movs	r3, #0
 80043b0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80043b2:	f000 fb13 	bl	80049dc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80043b6:	4b1d      	ldr	r3, [pc, #116]	@ (800442c <xTimerCreateTimerTask+0x84>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d021      	beq.n	8004402 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80043be:	2300      	movs	r3, #0
 80043c0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80043c2:	2300      	movs	r3, #0
 80043c4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80043c6:	1d3a      	adds	r2, r7, #4
 80043c8:	f107 0108 	add.w	r1, r7, #8
 80043cc:	f107 030c 	add.w	r3, r7, #12
 80043d0:	4618      	mov	r0, r3
 80043d2:	f7fe fb0d 	bl	80029f0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80043d6:	6879      	ldr	r1, [r7, #4]
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	68fa      	ldr	r2, [r7, #12]
 80043dc:	9202      	str	r2, [sp, #8]
 80043de:	9301      	str	r3, [sp, #4]
 80043e0:	2302      	movs	r3, #2
 80043e2:	9300      	str	r3, [sp, #0]
 80043e4:	2300      	movs	r3, #0
 80043e6:	460a      	mov	r2, r1
 80043e8:	4911      	ldr	r1, [pc, #68]	@ (8004430 <xTimerCreateTimerTask+0x88>)
 80043ea:	4812      	ldr	r0, [pc, #72]	@ (8004434 <xTimerCreateTimerTask+0x8c>)
 80043ec:	f7ff f8c8 	bl	8003580 <xTaskCreateStatic>
 80043f0:	4603      	mov	r3, r0
 80043f2:	4a11      	ldr	r2, [pc, #68]	@ (8004438 <xTimerCreateTimerTask+0x90>)
 80043f4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80043f6:	4b10      	ldr	r3, [pc, #64]	@ (8004438 <xTimerCreateTimerTask+0x90>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d001      	beq.n	8004402 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80043fe:	2301      	movs	r3, #1
 8004400:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d10b      	bne.n	8004420 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8004408:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800440c:	f383 8811 	msr	BASEPRI, r3
 8004410:	f3bf 8f6f 	isb	sy
 8004414:	f3bf 8f4f 	dsb	sy
 8004418:	613b      	str	r3, [r7, #16]
}
 800441a:	bf00      	nop
 800441c:	bf00      	nop
 800441e:	e7fd      	b.n	800441c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004420:	697b      	ldr	r3, [r7, #20]
}
 8004422:	4618      	mov	r0, r3
 8004424:	3718      	adds	r7, #24
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}
 800442a:	bf00      	nop
 800442c:	20000cec 	.word	0x20000cec
 8004430:	08005394 	.word	0x08005394
 8004434:	08004575 	.word	0x08004575
 8004438:	20000cf0 	.word	0x20000cf0

0800443c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b08a      	sub	sp, #40	@ 0x28
 8004440:	af00      	add	r7, sp, #0
 8004442:	60f8      	str	r0, [r7, #12]
 8004444:	60b9      	str	r1, [r7, #8]
 8004446:	607a      	str	r2, [r7, #4]
 8004448:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800444a:	2300      	movs	r3, #0
 800444c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d10b      	bne.n	800446c <xTimerGenericCommand+0x30>
	__asm volatile
 8004454:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004458:	f383 8811 	msr	BASEPRI, r3
 800445c:	f3bf 8f6f 	isb	sy
 8004460:	f3bf 8f4f 	dsb	sy
 8004464:	623b      	str	r3, [r7, #32]
}
 8004466:	bf00      	nop
 8004468:	bf00      	nop
 800446a:	e7fd      	b.n	8004468 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800446c:	4b19      	ldr	r3, [pc, #100]	@ (80044d4 <xTimerGenericCommand+0x98>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d02a      	beq.n	80044ca <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	2b05      	cmp	r3, #5
 8004484:	dc18      	bgt.n	80044b8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004486:	f7ff fead 	bl	80041e4 <xTaskGetSchedulerState>
 800448a:	4603      	mov	r3, r0
 800448c:	2b02      	cmp	r3, #2
 800448e:	d109      	bne.n	80044a4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004490:	4b10      	ldr	r3, [pc, #64]	@ (80044d4 <xTimerGenericCommand+0x98>)
 8004492:	6818      	ldr	r0, [r3, #0]
 8004494:	f107 0110 	add.w	r1, r7, #16
 8004498:	2300      	movs	r3, #0
 800449a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800449c:	f7fe fc80 	bl	8002da0 <xQueueGenericSend>
 80044a0:	6278      	str	r0, [r7, #36]	@ 0x24
 80044a2:	e012      	b.n	80044ca <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80044a4:	4b0b      	ldr	r3, [pc, #44]	@ (80044d4 <xTimerGenericCommand+0x98>)
 80044a6:	6818      	ldr	r0, [r3, #0]
 80044a8:	f107 0110 	add.w	r1, r7, #16
 80044ac:	2300      	movs	r3, #0
 80044ae:	2200      	movs	r2, #0
 80044b0:	f7fe fc76 	bl	8002da0 <xQueueGenericSend>
 80044b4:	6278      	str	r0, [r7, #36]	@ 0x24
 80044b6:	e008      	b.n	80044ca <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80044b8:	4b06      	ldr	r3, [pc, #24]	@ (80044d4 <xTimerGenericCommand+0x98>)
 80044ba:	6818      	ldr	r0, [r3, #0]
 80044bc:	f107 0110 	add.w	r1, r7, #16
 80044c0:	2300      	movs	r3, #0
 80044c2:	683a      	ldr	r2, [r7, #0]
 80044c4:	f7fe fd6e 	bl	8002fa4 <xQueueGenericSendFromISR>
 80044c8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80044ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80044cc:	4618      	mov	r0, r3
 80044ce:	3728      	adds	r7, #40	@ 0x28
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bd80      	pop	{r7, pc}
 80044d4:	20000cec 	.word	0x20000cec

080044d8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b088      	sub	sp, #32
 80044dc:	af02      	add	r7, sp, #8
 80044de:	6078      	str	r0, [r7, #4]
 80044e0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80044e2:	4b23      	ldr	r3, [pc, #140]	@ (8004570 <prvProcessExpiredTimer+0x98>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	68db      	ldr	r3, [r3, #12]
 80044e8:	68db      	ldr	r3, [r3, #12]
 80044ea:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	3304      	adds	r3, #4
 80044f0:	4618      	mov	r0, r3
 80044f2:	f7fe fb21 	bl	8002b38 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80044fc:	f003 0304 	and.w	r3, r3, #4
 8004500:	2b00      	cmp	r3, #0
 8004502:	d023      	beq.n	800454c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	699a      	ldr	r2, [r3, #24]
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	18d1      	adds	r1, r2, r3
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	683a      	ldr	r2, [r7, #0]
 8004510:	6978      	ldr	r0, [r7, #20]
 8004512:	f000 f8d5 	bl	80046c0 <prvInsertTimerInActiveList>
 8004516:	4603      	mov	r3, r0
 8004518:	2b00      	cmp	r3, #0
 800451a:	d020      	beq.n	800455e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800451c:	2300      	movs	r3, #0
 800451e:	9300      	str	r3, [sp, #0]
 8004520:	2300      	movs	r3, #0
 8004522:	687a      	ldr	r2, [r7, #4]
 8004524:	2100      	movs	r1, #0
 8004526:	6978      	ldr	r0, [r7, #20]
 8004528:	f7ff ff88 	bl	800443c <xTimerGenericCommand>
 800452c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d114      	bne.n	800455e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8004534:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004538:	f383 8811 	msr	BASEPRI, r3
 800453c:	f3bf 8f6f 	isb	sy
 8004540:	f3bf 8f4f 	dsb	sy
 8004544:	60fb      	str	r3, [r7, #12]
}
 8004546:	bf00      	nop
 8004548:	bf00      	nop
 800454a:	e7fd      	b.n	8004548 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004552:	f023 0301 	bic.w	r3, r3, #1
 8004556:	b2da      	uxtb	r2, r3
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	6a1b      	ldr	r3, [r3, #32]
 8004562:	6978      	ldr	r0, [r7, #20]
 8004564:	4798      	blx	r3
}
 8004566:	bf00      	nop
 8004568:	3718      	adds	r7, #24
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}
 800456e:	bf00      	nop
 8004570:	20000ce4 	.word	0x20000ce4

08004574 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b084      	sub	sp, #16
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800457c:	f107 0308 	add.w	r3, r7, #8
 8004580:	4618      	mov	r0, r3
 8004582:	f000 f859 	bl	8004638 <prvGetNextExpireTime>
 8004586:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	4619      	mov	r1, r3
 800458c:	68f8      	ldr	r0, [r7, #12]
 800458e:	f000 f805 	bl	800459c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004592:	f000 f8d7 	bl	8004744 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004596:	bf00      	nop
 8004598:	e7f0      	b.n	800457c <prvTimerTask+0x8>
	...

0800459c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b084      	sub	sp, #16
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
 80045a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80045a6:	f7ff fa2f 	bl	8003a08 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80045aa:	f107 0308 	add.w	r3, r7, #8
 80045ae:	4618      	mov	r0, r3
 80045b0:	f000 f866 	bl	8004680 <prvSampleTimeNow>
 80045b4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d130      	bne.n	800461e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d10a      	bne.n	80045d8 <prvProcessTimerOrBlockTask+0x3c>
 80045c2:	687a      	ldr	r2, [r7, #4]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	429a      	cmp	r2, r3
 80045c8:	d806      	bhi.n	80045d8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80045ca:	f7ff fa2b 	bl	8003a24 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80045ce:	68f9      	ldr	r1, [r7, #12]
 80045d0:	6878      	ldr	r0, [r7, #4]
 80045d2:	f7ff ff81 	bl	80044d8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80045d6:	e024      	b.n	8004622 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d008      	beq.n	80045f0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80045de:	4b13      	ldr	r3, [pc, #76]	@ (800462c <prvProcessTimerOrBlockTask+0x90>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d101      	bne.n	80045ec <prvProcessTimerOrBlockTask+0x50>
 80045e8:	2301      	movs	r3, #1
 80045ea:	e000      	b.n	80045ee <prvProcessTimerOrBlockTask+0x52>
 80045ec:	2300      	movs	r3, #0
 80045ee:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80045f0:	4b0f      	ldr	r3, [pc, #60]	@ (8004630 <prvProcessTimerOrBlockTask+0x94>)
 80045f2:	6818      	ldr	r0, [r3, #0]
 80045f4:	687a      	ldr	r2, [r7, #4]
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	1ad3      	subs	r3, r2, r3
 80045fa:	683a      	ldr	r2, [r7, #0]
 80045fc:	4619      	mov	r1, r3
 80045fe:	f7fe ff8b 	bl	8003518 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004602:	f7ff fa0f 	bl	8003a24 <xTaskResumeAll>
 8004606:	4603      	mov	r3, r0
 8004608:	2b00      	cmp	r3, #0
 800460a:	d10a      	bne.n	8004622 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800460c:	4b09      	ldr	r3, [pc, #36]	@ (8004634 <prvProcessTimerOrBlockTask+0x98>)
 800460e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004612:	601a      	str	r2, [r3, #0]
 8004614:	f3bf 8f4f 	dsb	sy
 8004618:	f3bf 8f6f 	isb	sy
}
 800461c:	e001      	b.n	8004622 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800461e:	f7ff fa01 	bl	8003a24 <xTaskResumeAll>
}
 8004622:	bf00      	nop
 8004624:	3710      	adds	r7, #16
 8004626:	46bd      	mov	sp, r7
 8004628:	bd80      	pop	{r7, pc}
 800462a:	bf00      	nop
 800462c:	20000ce8 	.word	0x20000ce8
 8004630:	20000cec 	.word	0x20000cec
 8004634:	e000ed04 	.word	0xe000ed04

08004638 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004638:	b480      	push	{r7}
 800463a:	b085      	sub	sp, #20
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004640:	4b0e      	ldr	r3, [pc, #56]	@ (800467c <prvGetNextExpireTime+0x44>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d101      	bne.n	800464e <prvGetNextExpireTime+0x16>
 800464a:	2201      	movs	r2, #1
 800464c:	e000      	b.n	8004650 <prvGetNextExpireTime+0x18>
 800464e:	2200      	movs	r2, #0
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d105      	bne.n	8004668 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800465c:	4b07      	ldr	r3, [pc, #28]	@ (800467c <prvGetNextExpireTime+0x44>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	68db      	ldr	r3, [r3, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	60fb      	str	r3, [r7, #12]
 8004666:	e001      	b.n	800466c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004668:	2300      	movs	r3, #0
 800466a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800466c:	68fb      	ldr	r3, [r7, #12]
}
 800466e:	4618      	mov	r0, r3
 8004670:	3714      	adds	r7, #20
 8004672:	46bd      	mov	sp, r7
 8004674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004678:	4770      	bx	lr
 800467a:	bf00      	nop
 800467c:	20000ce4 	.word	0x20000ce4

08004680 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b084      	sub	sp, #16
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004688:	f7ff fa6a 	bl	8003b60 <xTaskGetTickCount>
 800468c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800468e:	4b0b      	ldr	r3, [pc, #44]	@ (80046bc <prvSampleTimeNow+0x3c>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	68fa      	ldr	r2, [r7, #12]
 8004694:	429a      	cmp	r2, r3
 8004696:	d205      	bcs.n	80046a4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004698:	f000 f93a 	bl	8004910 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2201      	movs	r2, #1
 80046a0:	601a      	str	r2, [r3, #0]
 80046a2:	e002      	b.n	80046aa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2200      	movs	r2, #0
 80046a8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80046aa:	4a04      	ldr	r2, [pc, #16]	@ (80046bc <prvSampleTimeNow+0x3c>)
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80046b0:	68fb      	ldr	r3, [r7, #12]
}
 80046b2:	4618      	mov	r0, r3
 80046b4:	3710      	adds	r7, #16
 80046b6:	46bd      	mov	sp, r7
 80046b8:	bd80      	pop	{r7, pc}
 80046ba:	bf00      	nop
 80046bc:	20000cf4 	.word	0x20000cf4

080046c0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b086      	sub	sp, #24
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	60f8      	str	r0, [r7, #12]
 80046c8:	60b9      	str	r1, [r7, #8]
 80046ca:	607a      	str	r2, [r7, #4]
 80046cc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80046ce:	2300      	movs	r3, #0
 80046d0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	68ba      	ldr	r2, [r7, #8]
 80046d6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	68fa      	ldr	r2, [r7, #12]
 80046dc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80046de:	68ba      	ldr	r2, [r7, #8]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	429a      	cmp	r2, r3
 80046e4:	d812      	bhi.n	800470c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80046e6:	687a      	ldr	r2, [r7, #4]
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	1ad2      	subs	r2, r2, r3
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	699b      	ldr	r3, [r3, #24]
 80046f0:	429a      	cmp	r2, r3
 80046f2:	d302      	bcc.n	80046fa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80046f4:	2301      	movs	r3, #1
 80046f6:	617b      	str	r3, [r7, #20]
 80046f8:	e01b      	b.n	8004732 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80046fa:	4b10      	ldr	r3, [pc, #64]	@ (800473c <prvInsertTimerInActiveList+0x7c>)
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	3304      	adds	r3, #4
 8004702:	4619      	mov	r1, r3
 8004704:	4610      	mov	r0, r2
 8004706:	f7fe f9de 	bl	8002ac6 <vListInsert>
 800470a:	e012      	b.n	8004732 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800470c:	687a      	ldr	r2, [r7, #4]
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	429a      	cmp	r2, r3
 8004712:	d206      	bcs.n	8004722 <prvInsertTimerInActiveList+0x62>
 8004714:	68ba      	ldr	r2, [r7, #8]
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	429a      	cmp	r2, r3
 800471a:	d302      	bcc.n	8004722 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800471c:	2301      	movs	r3, #1
 800471e:	617b      	str	r3, [r7, #20]
 8004720:	e007      	b.n	8004732 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004722:	4b07      	ldr	r3, [pc, #28]	@ (8004740 <prvInsertTimerInActiveList+0x80>)
 8004724:	681a      	ldr	r2, [r3, #0]
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	3304      	adds	r3, #4
 800472a:	4619      	mov	r1, r3
 800472c:	4610      	mov	r0, r2
 800472e:	f7fe f9ca 	bl	8002ac6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004732:	697b      	ldr	r3, [r7, #20]
}
 8004734:	4618      	mov	r0, r3
 8004736:	3718      	adds	r7, #24
 8004738:	46bd      	mov	sp, r7
 800473a:	bd80      	pop	{r7, pc}
 800473c:	20000ce8 	.word	0x20000ce8
 8004740:	20000ce4 	.word	0x20000ce4

08004744 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b08e      	sub	sp, #56	@ 0x38
 8004748:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800474a:	e0ce      	b.n	80048ea <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2b00      	cmp	r3, #0
 8004750:	da19      	bge.n	8004786 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004752:	1d3b      	adds	r3, r7, #4
 8004754:	3304      	adds	r3, #4
 8004756:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004758:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800475a:	2b00      	cmp	r3, #0
 800475c:	d10b      	bne.n	8004776 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800475e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004762:	f383 8811 	msr	BASEPRI, r3
 8004766:	f3bf 8f6f 	isb	sy
 800476a:	f3bf 8f4f 	dsb	sy
 800476e:	61fb      	str	r3, [r7, #28]
}
 8004770:	bf00      	nop
 8004772:	bf00      	nop
 8004774:	e7fd      	b.n	8004772 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004776:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800477c:	6850      	ldr	r0, [r2, #4]
 800477e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004780:	6892      	ldr	r2, [r2, #8]
 8004782:	4611      	mov	r1, r2
 8004784:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2b00      	cmp	r3, #0
 800478a:	f2c0 80ae 	blt.w	80048ea <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004794:	695b      	ldr	r3, [r3, #20]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d004      	beq.n	80047a4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800479a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800479c:	3304      	adds	r3, #4
 800479e:	4618      	mov	r0, r3
 80047a0:	f7fe f9ca 	bl	8002b38 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80047a4:	463b      	mov	r3, r7
 80047a6:	4618      	mov	r0, r3
 80047a8:	f7ff ff6a 	bl	8004680 <prvSampleTimeNow>
 80047ac:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2b09      	cmp	r3, #9
 80047b2:	f200 8097 	bhi.w	80048e4 <prvProcessReceivedCommands+0x1a0>
 80047b6:	a201      	add	r2, pc, #4	@ (adr r2, 80047bc <prvProcessReceivedCommands+0x78>)
 80047b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047bc:	080047e5 	.word	0x080047e5
 80047c0:	080047e5 	.word	0x080047e5
 80047c4:	080047e5 	.word	0x080047e5
 80047c8:	0800485b 	.word	0x0800485b
 80047cc:	0800486f 	.word	0x0800486f
 80047d0:	080048bb 	.word	0x080048bb
 80047d4:	080047e5 	.word	0x080047e5
 80047d8:	080047e5 	.word	0x080047e5
 80047dc:	0800485b 	.word	0x0800485b
 80047e0:	0800486f 	.word	0x0800486f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80047e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047e6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80047ea:	f043 0301 	orr.w	r3, r3, #1
 80047ee:	b2da      	uxtb	r2, r3
 80047f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047f2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80047f6:	68ba      	ldr	r2, [r7, #8]
 80047f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047fa:	699b      	ldr	r3, [r3, #24]
 80047fc:	18d1      	adds	r1, r2, r3
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004802:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004804:	f7ff ff5c 	bl	80046c0 <prvInsertTimerInActiveList>
 8004808:	4603      	mov	r3, r0
 800480a:	2b00      	cmp	r3, #0
 800480c:	d06c      	beq.n	80048e8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800480e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004810:	6a1b      	ldr	r3, [r3, #32]
 8004812:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004814:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004818:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800481c:	f003 0304 	and.w	r3, r3, #4
 8004820:	2b00      	cmp	r3, #0
 8004822:	d061      	beq.n	80048e8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004824:	68ba      	ldr	r2, [r7, #8]
 8004826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004828:	699b      	ldr	r3, [r3, #24]
 800482a:	441a      	add	r2, r3
 800482c:	2300      	movs	r3, #0
 800482e:	9300      	str	r3, [sp, #0]
 8004830:	2300      	movs	r3, #0
 8004832:	2100      	movs	r1, #0
 8004834:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004836:	f7ff fe01 	bl	800443c <xTimerGenericCommand>
 800483a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800483c:	6a3b      	ldr	r3, [r7, #32]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d152      	bne.n	80048e8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8004842:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004846:	f383 8811 	msr	BASEPRI, r3
 800484a:	f3bf 8f6f 	isb	sy
 800484e:	f3bf 8f4f 	dsb	sy
 8004852:	61bb      	str	r3, [r7, #24]
}
 8004854:	bf00      	nop
 8004856:	bf00      	nop
 8004858:	e7fd      	b.n	8004856 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800485a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800485c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004860:	f023 0301 	bic.w	r3, r3, #1
 8004864:	b2da      	uxtb	r2, r3
 8004866:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004868:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800486c:	e03d      	b.n	80048ea <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800486e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004870:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004874:	f043 0301 	orr.w	r3, r3, #1
 8004878:	b2da      	uxtb	r2, r3
 800487a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800487c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004880:	68ba      	ldr	r2, [r7, #8]
 8004882:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004884:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004888:	699b      	ldr	r3, [r3, #24]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d10b      	bne.n	80048a6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800488e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004892:	f383 8811 	msr	BASEPRI, r3
 8004896:	f3bf 8f6f 	isb	sy
 800489a:	f3bf 8f4f 	dsb	sy
 800489e:	617b      	str	r3, [r7, #20]
}
 80048a0:	bf00      	nop
 80048a2:	bf00      	nop
 80048a4:	e7fd      	b.n	80048a2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80048a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048a8:	699a      	ldr	r2, [r3, #24]
 80048aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ac:	18d1      	adds	r1, r2, r3
 80048ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80048b4:	f7ff ff04 	bl	80046c0 <prvInsertTimerInActiveList>
					break;
 80048b8:	e017      	b.n	80048ea <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80048ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80048c0:	f003 0302 	and.w	r3, r3, #2
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d103      	bne.n	80048d0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80048c8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80048ca:	f000 fbe5 	bl	8005098 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80048ce:	e00c      	b.n	80048ea <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80048d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048d2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80048d6:	f023 0301 	bic.w	r3, r3, #1
 80048da:	b2da      	uxtb	r2, r3
 80048dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048de:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80048e2:	e002      	b.n	80048ea <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80048e4:	bf00      	nop
 80048e6:	e000      	b.n	80048ea <prvProcessReceivedCommands+0x1a6>
					break;
 80048e8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80048ea:	4b08      	ldr	r3, [pc, #32]	@ (800490c <prvProcessReceivedCommands+0x1c8>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	1d39      	adds	r1, r7, #4
 80048f0:	2200      	movs	r2, #0
 80048f2:	4618      	mov	r0, r3
 80048f4:	f7fe fbf4 	bl	80030e0 <xQueueReceive>
 80048f8:	4603      	mov	r3, r0
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	f47f af26 	bne.w	800474c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004900:	bf00      	nop
 8004902:	bf00      	nop
 8004904:	3730      	adds	r7, #48	@ 0x30
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}
 800490a:	bf00      	nop
 800490c:	20000cec 	.word	0x20000cec

08004910 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b088      	sub	sp, #32
 8004914:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004916:	e049      	b.n	80049ac <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004918:	4b2e      	ldr	r3, [pc, #184]	@ (80049d4 <prvSwitchTimerLists+0xc4>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	68db      	ldr	r3, [r3, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004922:	4b2c      	ldr	r3, [pc, #176]	@ (80049d4 <prvSwitchTimerLists+0xc4>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	68db      	ldr	r3, [r3, #12]
 8004928:	68db      	ldr	r3, [r3, #12]
 800492a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	3304      	adds	r3, #4
 8004930:	4618      	mov	r0, r3
 8004932:	f7fe f901 	bl	8002b38 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	6a1b      	ldr	r3, [r3, #32]
 800493a:	68f8      	ldr	r0, [r7, #12]
 800493c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004944:	f003 0304 	and.w	r3, r3, #4
 8004948:	2b00      	cmp	r3, #0
 800494a:	d02f      	beq.n	80049ac <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	699b      	ldr	r3, [r3, #24]
 8004950:	693a      	ldr	r2, [r7, #16]
 8004952:	4413      	add	r3, r2
 8004954:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004956:	68ba      	ldr	r2, [r7, #8]
 8004958:	693b      	ldr	r3, [r7, #16]
 800495a:	429a      	cmp	r2, r3
 800495c:	d90e      	bls.n	800497c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	68ba      	ldr	r2, [r7, #8]
 8004962:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	68fa      	ldr	r2, [r7, #12]
 8004968:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800496a:	4b1a      	ldr	r3, [pc, #104]	@ (80049d4 <prvSwitchTimerLists+0xc4>)
 800496c:	681a      	ldr	r2, [r3, #0]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	3304      	adds	r3, #4
 8004972:	4619      	mov	r1, r3
 8004974:	4610      	mov	r0, r2
 8004976:	f7fe f8a6 	bl	8002ac6 <vListInsert>
 800497a:	e017      	b.n	80049ac <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800497c:	2300      	movs	r3, #0
 800497e:	9300      	str	r3, [sp, #0]
 8004980:	2300      	movs	r3, #0
 8004982:	693a      	ldr	r2, [r7, #16]
 8004984:	2100      	movs	r1, #0
 8004986:	68f8      	ldr	r0, [r7, #12]
 8004988:	f7ff fd58 	bl	800443c <xTimerGenericCommand>
 800498c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d10b      	bne.n	80049ac <prvSwitchTimerLists+0x9c>
	__asm volatile
 8004994:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004998:	f383 8811 	msr	BASEPRI, r3
 800499c:	f3bf 8f6f 	isb	sy
 80049a0:	f3bf 8f4f 	dsb	sy
 80049a4:	603b      	str	r3, [r7, #0]
}
 80049a6:	bf00      	nop
 80049a8:	bf00      	nop
 80049aa:	e7fd      	b.n	80049a8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80049ac:	4b09      	ldr	r3, [pc, #36]	@ (80049d4 <prvSwitchTimerLists+0xc4>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d1b0      	bne.n	8004918 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80049b6:	4b07      	ldr	r3, [pc, #28]	@ (80049d4 <prvSwitchTimerLists+0xc4>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80049bc:	4b06      	ldr	r3, [pc, #24]	@ (80049d8 <prvSwitchTimerLists+0xc8>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a04      	ldr	r2, [pc, #16]	@ (80049d4 <prvSwitchTimerLists+0xc4>)
 80049c2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80049c4:	4a04      	ldr	r2, [pc, #16]	@ (80049d8 <prvSwitchTimerLists+0xc8>)
 80049c6:	697b      	ldr	r3, [r7, #20]
 80049c8:	6013      	str	r3, [r2, #0]
}
 80049ca:	bf00      	nop
 80049cc:	3718      	adds	r7, #24
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bd80      	pop	{r7, pc}
 80049d2:	bf00      	nop
 80049d4:	20000ce4 	.word	0x20000ce4
 80049d8:	20000ce8 	.word	0x20000ce8

080049dc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b082      	sub	sp, #8
 80049e0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80049e2:	f000 f969 	bl	8004cb8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80049e6:	4b15      	ldr	r3, [pc, #84]	@ (8004a3c <prvCheckForValidListAndQueue+0x60>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d120      	bne.n	8004a30 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80049ee:	4814      	ldr	r0, [pc, #80]	@ (8004a40 <prvCheckForValidListAndQueue+0x64>)
 80049f0:	f7fe f818 	bl	8002a24 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80049f4:	4813      	ldr	r0, [pc, #76]	@ (8004a44 <prvCheckForValidListAndQueue+0x68>)
 80049f6:	f7fe f815 	bl	8002a24 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80049fa:	4b13      	ldr	r3, [pc, #76]	@ (8004a48 <prvCheckForValidListAndQueue+0x6c>)
 80049fc:	4a10      	ldr	r2, [pc, #64]	@ (8004a40 <prvCheckForValidListAndQueue+0x64>)
 80049fe:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004a00:	4b12      	ldr	r3, [pc, #72]	@ (8004a4c <prvCheckForValidListAndQueue+0x70>)
 8004a02:	4a10      	ldr	r2, [pc, #64]	@ (8004a44 <prvCheckForValidListAndQueue+0x68>)
 8004a04:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004a06:	2300      	movs	r3, #0
 8004a08:	9300      	str	r3, [sp, #0]
 8004a0a:	4b11      	ldr	r3, [pc, #68]	@ (8004a50 <prvCheckForValidListAndQueue+0x74>)
 8004a0c:	4a11      	ldr	r2, [pc, #68]	@ (8004a54 <prvCheckForValidListAndQueue+0x78>)
 8004a0e:	2110      	movs	r1, #16
 8004a10:	200a      	movs	r0, #10
 8004a12:	f7fe f925 	bl	8002c60 <xQueueGenericCreateStatic>
 8004a16:	4603      	mov	r3, r0
 8004a18:	4a08      	ldr	r2, [pc, #32]	@ (8004a3c <prvCheckForValidListAndQueue+0x60>)
 8004a1a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004a1c:	4b07      	ldr	r3, [pc, #28]	@ (8004a3c <prvCheckForValidListAndQueue+0x60>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d005      	beq.n	8004a30 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004a24:	4b05      	ldr	r3, [pc, #20]	@ (8004a3c <prvCheckForValidListAndQueue+0x60>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	490b      	ldr	r1, [pc, #44]	@ (8004a58 <prvCheckForValidListAndQueue+0x7c>)
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	f7fe fd4a 	bl	80034c4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004a30:	f000 f974 	bl	8004d1c <vPortExitCritical>
}
 8004a34:	bf00      	nop
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bd80      	pop	{r7, pc}
 8004a3a:	bf00      	nop
 8004a3c:	20000cec 	.word	0x20000cec
 8004a40:	20000cbc 	.word	0x20000cbc
 8004a44:	20000cd0 	.word	0x20000cd0
 8004a48:	20000ce4 	.word	0x20000ce4
 8004a4c:	20000ce8 	.word	0x20000ce8
 8004a50:	20000d98 	.word	0x20000d98
 8004a54:	20000cf8 	.word	0x20000cf8
 8004a58:	0800539c 	.word	0x0800539c

08004a5c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b085      	sub	sp, #20
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	60f8      	str	r0, [r7, #12]
 8004a64:	60b9      	str	r1, [r7, #8]
 8004a66:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	3b04      	subs	r3, #4
 8004a6c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004a74:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	3b04      	subs	r3, #4
 8004a7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	f023 0201 	bic.w	r2, r3, #1
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	3b04      	subs	r3, #4
 8004a8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004a8c:	4a0c      	ldr	r2, [pc, #48]	@ (8004ac0 <pxPortInitialiseStack+0x64>)
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	3b14      	subs	r3, #20
 8004a96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004a98:	687a      	ldr	r2, [r7, #4]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	3b04      	subs	r3, #4
 8004aa2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	f06f 0202 	mvn.w	r2, #2
 8004aaa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	3b20      	subs	r3, #32
 8004ab0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	3714      	adds	r7, #20
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abe:	4770      	bx	lr
 8004ac0:	08004ac5 	.word	0x08004ac5

08004ac4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b085      	sub	sp, #20
 8004ac8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004aca:	2300      	movs	r3, #0
 8004acc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004ace:	4b13      	ldr	r3, [pc, #76]	@ (8004b1c <prvTaskExitError+0x58>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ad6:	d00b      	beq.n	8004af0 <prvTaskExitError+0x2c>
	__asm volatile
 8004ad8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004adc:	f383 8811 	msr	BASEPRI, r3
 8004ae0:	f3bf 8f6f 	isb	sy
 8004ae4:	f3bf 8f4f 	dsb	sy
 8004ae8:	60fb      	str	r3, [r7, #12]
}
 8004aea:	bf00      	nop
 8004aec:	bf00      	nop
 8004aee:	e7fd      	b.n	8004aec <prvTaskExitError+0x28>
	__asm volatile
 8004af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004af4:	f383 8811 	msr	BASEPRI, r3
 8004af8:	f3bf 8f6f 	isb	sy
 8004afc:	f3bf 8f4f 	dsb	sy
 8004b00:	60bb      	str	r3, [r7, #8]
}
 8004b02:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004b04:	bf00      	nop
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d0fc      	beq.n	8004b06 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004b0c:	bf00      	nop
 8004b0e:	bf00      	nop
 8004b10:	3714      	adds	r7, #20
 8004b12:	46bd      	mov	sp, r7
 8004b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b18:	4770      	bx	lr
 8004b1a:	bf00      	nop
 8004b1c:	2000000c 	.word	0x2000000c

08004b20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004b20:	4b07      	ldr	r3, [pc, #28]	@ (8004b40 <pxCurrentTCBConst2>)
 8004b22:	6819      	ldr	r1, [r3, #0]
 8004b24:	6808      	ldr	r0, [r1, #0]
 8004b26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b2a:	f380 8809 	msr	PSP, r0
 8004b2e:	f3bf 8f6f 	isb	sy
 8004b32:	f04f 0000 	mov.w	r0, #0
 8004b36:	f380 8811 	msr	BASEPRI, r0
 8004b3a:	4770      	bx	lr
 8004b3c:	f3af 8000 	nop.w

08004b40 <pxCurrentTCBConst2>:
 8004b40:	200007bc 	.word	0x200007bc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004b44:	bf00      	nop
 8004b46:	bf00      	nop

08004b48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004b48:	4808      	ldr	r0, [pc, #32]	@ (8004b6c <prvPortStartFirstTask+0x24>)
 8004b4a:	6800      	ldr	r0, [r0, #0]
 8004b4c:	6800      	ldr	r0, [r0, #0]
 8004b4e:	f380 8808 	msr	MSP, r0
 8004b52:	f04f 0000 	mov.w	r0, #0
 8004b56:	f380 8814 	msr	CONTROL, r0
 8004b5a:	b662      	cpsie	i
 8004b5c:	b661      	cpsie	f
 8004b5e:	f3bf 8f4f 	dsb	sy
 8004b62:	f3bf 8f6f 	isb	sy
 8004b66:	df00      	svc	0
 8004b68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004b6a:	bf00      	nop
 8004b6c:	e000ed08 	.word	0xe000ed08

08004b70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b086      	sub	sp, #24
 8004b74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004b76:	4b47      	ldr	r3, [pc, #284]	@ (8004c94 <xPortStartScheduler+0x124>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a47      	ldr	r2, [pc, #284]	@ (8004c98 <xPortStartScheduler+0x128>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d10b      	bne.n	8004b98 <xPortStartScheduler+0x28>
	__asm volatile
 8004b80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b84:	f383 8811 	msr	BASEPRI, r3
 8004b88:	f3bf 8f6f 	isb	sy
 8004b8c:	f3bf 8f4f 	dsb	sy
 8004b90:	60fb      	str	r3, [r7, #12]
}
 8004b92:	bf00      	nop
 8004b94:	bf00      	nop
 8004b96:	e7fd      	b.n	8004b94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004b98:	4b3e      	ldr	r3, [pc, #248]	@ (8004c94 <xPortStartScheduler+0x124>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a3f      	ldr	r2, [pc, #252]	@ (8004c9c <xPortStartScheduler+0x12c>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d10b      	bne.n	8004bba <xPortStartScheduler+0x4a>
	__asm volatile
 8004ba2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ba6:	f383 8811 	msr	BASEPRI, r3
 8004baa:	f3bf 8f6f 	isb	sy
 8004bae:	f3bf 8f4f 	dsb	sy
 8004bb2:	613b      	str	r3, [r7, #16]
}
 8004bb4:	bf00      	nop
 8004bb6:	bf00      	nop
 8004bb8:	e7fd      	b.n	8004bb6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004bba:	4b39      	ldr	r3, [pc, #228]	@ (8004ca0 <xPortStartScheduler+0x130>)
 8004bbc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004bbe:	697b      	ldr	r3, [r7, #20]
 8004bc0:	781b      	ldrb	r3, [r3, #0]
 8004bc2:	b2db      	uxtb	r3, r3
 8004bc4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	22ff      	movs	r2, #255	@ 0xff
 8004bca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	781b      	ldrb	r3, [r3, #0]
 8004bd0:	b2db      	uxtb	r3, r3
 8004bd2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004bd4:	78fb      	ldrb	r3, [r7, #3]
 8004bd6:	b2db      	uxtb	r3, r3
 8004bd8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004bdc:	b2da      	uxtb	r2, r3
 8004bde:	4b31      	ldr	r3, [pc, #196]	@ (8004ca4 <xPortStartScheduler+0x134>)
 8004be0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004be2:	4b31      	ldr	r3, [pc, #196]	@ (8004ca8 <xPortStartScheduler+0x138>)
 8004be4:	2207      	movs	r2, #7
 8004be6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004be8:	e009      	b.n	8004bfe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004bea:	4b2f      	ldr	r3, [pc, #188]	@ (8004ca8 <xPortStartScheduler+0x138>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	3b01      	subs	r3, #1
 8004bf0:	4a2d      	ldr	r2, [pc, #180]	@ (8004ca8 <xPortStartScheduler+0x138>)
 8004bf2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004bf4:	78fb      	ldrb	r3, [r7, #3]
 8004bf6:	b2db      	uxtb	r3, r3
 8004bf8:	005b      	lsls	r3, r3, #1
 8004bfa:	b2db      	uxtb	r3, r3
 8004bfc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004bfe:	78fb      	ldrb	r3, [r7, #3]
 8004c00:	b2db      	uxtb	r3, r3
 8004c02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c06:	2b80      	cmp	r3, #128	@ 0x80
 8004c08:	d0ef      	beq.n	8004bea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004c0a:	4b27      	ldr	r3, [pc, #156]	@ (8004ca8 <xPortStartScheduler+0x138>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f1c3 0307 	rsb	r3, r3, #7
 8004c12:	2b04      	cmp	r3, #4
 8004c14:	d00b      	beq.n	8004c2e <xPortStartScheduler+0xbe>
	__asm volatile
 8004c16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c1a:	f383 8811 	msr	BASEPRI, r3
 8004c1e:	f3bf 8f6f 	isb	sy
 8004c22:	f3bf 8f4f 	dsb	sy
 8004c26:	60bb      	str	r3, [r7, #8]
}
 8004c28:	bf00      	nop
 8004c2a:	bf00      	nop
 8004c2c:	e7fd      	b.n	8004c2a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004c2e:	4b1e      	ldr	r3, [pc, #120]	@ (8004ca8 <xPortStartScheduler+0x138>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	021b      	lsls	r3, r3, #8
 8004c34:	4a1c      	ldr	r2, [pc, #112]	@ (8004ca8 <xPortStartScheduler+0x138>)
 8004c36:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004c38:	4b1b      	ldr	r3, [pc, #108]	@ (8004ca8 <xPortStartScheduler+0x138>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004c40:	4a19      	ldr	r2, [pc, #100]	@ (8004ca8 <xPortStartScheduler+0x138>)
 8004c42:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	b2da      	uxtb	r2, r3
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004c4c:	4b17      	ldr	r3, [pc, #92]	@ (8004cac <xPortStartScheduler+0x13c>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a16      	ldr	r2, [pc, #88]	@ (8004cac <xPortStartScheduler+0x13c>)
 8004c52:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004c56:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004c58:	4b14      	ldr	r3, [pc, #80]	@ (8004cac <xPortStartScheduler+0x13c>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a13      	ldr	r2, [pc, #76]	@ (8004cac <xPortStartScheduler+0x13c>)
 8004c5e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004c62:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004c64:	f000 f8da 	bl	8004e1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004c68:	4b11      	ldr	r3, [pc, #68]	@ (8004cb0 <xPortStartScheduler+0x140>)
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004c6e:	f000 f8f9 	bl	8004e64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004c72:	4b10      	ldr	r3, [pc, #64]	@ (8004cb4 <xPortStartScheduler+0x144>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a0f      	ldr	r2, [pc, #60]	@ (8004cb4 <xPortStartScheduler+0x144>)
 8004c78:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004c7c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004c7e:	f7ff ff63 	bl	8004b48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004c82:	f7ff f83f 	bl	8003d04 <vTaskSwitchContext>
	prvTaskExitError();
 8004c86:	f7ff ff1d 	bl	8004ac4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004c8a:	2300      	movs	r3, #0
}
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	3718      	adds	r7, #24
 8004c90:	46bd      	mov	sp, r7
 8004c92:	bd80      	pop	{r7, pc}
 8004c94:	e000ed00 	.word	0xe000ed00
 8004c98:	410fc271 	.word	0x410fc271
 8004c9c:	410fc270 	.word	0x410fc270
 8004ca0:	e000e400 	.word	0xe000e400
 8004ca4:	20000de8 	.word	0x20000de8
 8004ca8:	20000dec 	.word	0x20000dec
 8004cac:	e000ed20 	.word	0xe000ed20
 8004cb0:	2000000c 	.word	0x2000000c
 8004cb4:	e000ef34 	.word	0xe000ef34

08004cb8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b083      	sub	sp, #12
 8004cbc:	af00      	add	r7, sp, #0
	__asm volatile
 8004cbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cc2:	f383 8811 	msr	BASEPRI, r3
 8004cc6:	f3bf 8f6f 	isb	sy
 8004cca:	f3bf 8f4f 	dsb	sy
 8004cce:	607b      	str	r3, [r7, #4]
}
 8004cd0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004cd2:	4b10      	ldr	r3, [pc, #64]	@ (8004d14 <vPortEnterCritical+0x5c>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	3301      	adds	r3, #1
 8004cd8:	4a0e      	ldr	r2, [pc, #56]	@ (8004d14 <vPortEnterCritical+0x5c>)
 8004cda:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004cdc:	4b0d      	ldr	r3, [pc, #52]	@ (8004d14 <vPortEnterCritical+0x5c>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	2b01      	cmp	r3, #1
 8004ce2:	d110      	bne.n	8004d06 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004ce4:	4b0c      	ldr	r3, [pc, #48]	@ (8004d18 <vPortEnterCritical+0x60>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	b2db      	uxtb	r3, r3
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d00b      	beq.n	8004d06 <vPortEnterCritical+0x4e>
	__asm volatile
 8004cee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cf2:	f383 8811 	msr	BASEPRI, r3
 8004cf6:	f3bf 8f6f 	isb	sy
 8004cfa:	f3bf 8f4f 	dsb	sy
 8004cfe:	603b      	str	r3, [r7, #0]
}
 8004d00:	bf00      	nop
 8004d02:	bf00      	nop
 8004d04:	e7fd      	b.n	8004d02 <vPortEnterCritical+0x4a>
	}
}
 8004d06:	bf00      	nop
 8004d08:	370c      	adds	r7, #12
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d10:	4770      	bx	lr
 8004d12:	bf00      	nop
 8004d14:	2000000c 	.word	0x2000000c
 8004d18:	e000ed04 	.word	0xe000ed04

08004d1c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	b083      	sub	sp, #12
 8004d20:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004d22:	4b12      	ldr	r3, [pc, #72]	@ (8004d6c <vPortExitCritical+0x50>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d10b      	bne.n	8004d42 <vPortExitCritical+0x26>
	__asm volatile
 8004d2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d2e:	f383 8811 	msr	BASEPRI, r3
 8004d32:	f3bf 8f6f 	isb	sy
 8004d36:	f3bf 8f4f 	dsb	sy
 8004d3a:	607b      	str	r3, [r7, #4]
}
 8004d3c:	bf00      	nop
 8004d3e:	bf00      	nop
 8004d40:	e7fd      	b.n	8004d3e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004d42:	4b0a      	ldr	r3, [pc, #40]	@ (8004d6c <vPortExitCritical+0x50>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	3b01      	subs	r3, #1
 8004d48:	4a08      	ldr	r2, [pc, #32]	@ (8004d6c <vPortExitCritical+0x50>)
 8004d4a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004d4c:	4b07      	ldr	r3, [pc, #28]	@ (8004d6c <vPortExitCritical+0x50>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d105      	bne.n	8004d60 <vPortExitCritical+0x44>
 8004d54:	2300      	movs	r3, #0
 8004d56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	f383 8811 	msr	BASEPRI, r3
}
 8004d5e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004d60:	bf00      	nop
 8004d62:	370c      	adds	r7, #12
 8004d64:	46bd      	mov	sp, r7
 8004d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6a:	4770      	bx	lr
 8004d6c:	2000000c 	.word	0x2000000c

08004d70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004d70:	f3ef 8009 	mrs	r0, PSP
 8004d74:	f3bf 8f6f 	isb	sy
 8004d78:	4b15      	ldr	r3, [pc, #84]	@ (8004dd0 <pxCurrentTCBConst>)
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	f01e 0f10 	tst.w	lr, #16
 8004d80:	bf08      	it	eq
 8004d82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004d86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d8a:	6010      	str	r0, [r2, #0]
 8004d8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004d90:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004d94:	f380 8811 	msr	BASEPRI, r0
 8004d98:	f3bf 8f4f 	dsb	sy
 8004d9c:	f3bf 8f6f 	isb	sy
 8004da0:	f7fe ffb0 	bl	8003d04 <vTaskSwitchContext>
 8004da4:	f04f 0000 	mov.w	r0, #0
 8004da8:	f380 8811 	msr	BASEPRI, r0
 8004dac:	bc09      	pop	{r0, r3}
 8004dae:	6819      	ldr	r1, [r3, #0]
 8004db0:	6808      	ldr	r0, [r1, #0]
 8004db2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004db6:	f01e 0f10 	tst.w	lr, #16
 8004dba:	bf08      	it	eq
 8004dbc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004dc0:	f380 8809 	msr	PSP, r0
 8004dc4:	f3bf 8f6f 	isb	sy
 8004dc8:	4770      	bx	lr
 8004dca:	bf00      	nop
 8004dcc:	f3af 8000 	nop.w

08004dd0 <pxCurrentTCBConst>:
 8004dd0:	200007bc 	.word	0x200007bc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004dd4:	bf00      	nop
 8004dd6:	bf00      	nop

08004dd8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b082      	sub	sp, #8
 8004ddc:	af00      	add	r7, sp, #0
	__asm volatile
 8004dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004de2:	f383 8811 	msr	BASEPRI, r3
 8004de6:	f3bf 8f6f 	isb	sy
 8004dea:	f3bf 8f4f 	dsb	sy
 8004dee:	607b      	str	r3, [r7, #4]
}
 8004df0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004df2:	f7fe fec5 	bl	8003b80 <xTaskIncrementTick>
 8004df6:	4603      	mov	r3, r0
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d003      	beq.n	8004e04 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004dfc:	4b06      	ldr	r3, [pc, #24]	@ (8004e18 <xPortSysTickHandler+0x40>)
 8004dfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e02:	601a      	str	r2, [r3, #0]
 8004e04:	2300      	movs	r3, #0
 8004e06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	f383 8811 	msr	BASEPRI, r3
}
 8004e0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004e10:	bf00      	nop
 8004e12:	3708      	adds	r7, #8
 8004e14:	46bd      	mov	sp, r7
 8004e16:	bd80      	pop	{r7, pc}
 8004e18:	e000ed04 	.word	0xe000ed04

08004e1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004e20:	4b0b      	ldr	r3, [pc, #44]	@ (8004e50 <vPortSetupTimerInterrupt+0x34>)
 8004e22:	2200      	movs	r2, #0
 8004e24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004e26:	4b0b      	ldr	r3, [pc, #44]	@ (8004e54 <vPortSetupTimerInterrupt+0x38>)
 8004e28:	2200      	movs	r2, #0
 8004e2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004e2c:	4b0a      	ldr	r3, [pc, #40]	@ (8004e58 <vPortSetupTimerInterrupt+0x3c>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a0a      	ldr	r2, [pc, #40]	@ (8004e5c <vPortSetupTimerInterrupt+0x40>)
 8004e32:	fba2 2303 	umull	r2, r3, r2, r3
 8004e36:	099b      	lsrs	r3, r3, #6
 8004e38:	4a09      	ldr	r2, [pc, #36]	@ (8004e60 <vPortSetupTimerInterrupt+0x44>)
 8004e3a:	3b01      	subs	r3, #1
 8004e3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004e3e:	4b04      	ldr	r3, [pc, #16]	@ (8004e50 <vPortSetupTimerInterrupt+0x34>)
 8004e40:	2207      	movs	r2, #7
 8004e42:	601a      	str	r2, [r3, #0]
}
 8004e44:	bf00      	nop
 8004e46:	46bd      	mov	sp, r7
 8004e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4c:	4770      	bx	lr
 8004e4e:	bf00      	nop
 8004e50:	e000e010 	.word	0xe000e010
 8004e54:	e000e018 	.word	0xe000e018
 8004e58:	20000000 	.word	0x20000000
 8004e5c:	10624dd3 	.word	0x10624dd3
 8004e60:	e000e014 	.word	0xe000e014

08004e64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004e64:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004e74 <vPortEnableVFP+0x10>
 8004e68:	6801      	ldr	r1, [r0, #0]
 8004e6a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004e6e:	6001      	str	r1, [r0, #0]
 8004e70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004e72:	bf00      	nop
 8004e74:	e000ed88 	.word	0xe000ed88

08004e78 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004e78:	b480      	push	{r7}
 8004e7a:	b085      	sub	sp, #20
 8004e7c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004e7e:	f3ef 8305 	mrs	r3, IPSR
 8004e82:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2b0f      	cmp	r3, #15
 8004e88:	d915      	bls.n	8004eb6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004e8a:	4a18      	ldr	r2, [pc, #96]	@ (8004eec <vPortValidateInterruptPriority+0x74>)
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	4413      	add	r3, r2
 8004e90:	781b      	ldrb	r3, [r3, #0]
 8004e92:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004e94:	4b16      	ldr	r3, [pc, #88]	@ (8004ef0 <vPortValidateInterruptPriority+0x78>)
 8004e96:	781b      	ldrb	r3, [r3, #0]
 8004e98:	7afa      	ldrb	r2, [r7, #11]
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	d20b      	bcs.n	8004eb6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8004e9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ea2:	f383 8811 	msr	BASEPRI, r3
 8004ea6:	f3bf 8f6f 	isb	sy
 8004eaa:	f3bf 8f4f 	dsb	sy
 8004eae:	607b      	str	r3, [r7, #4]
}
 8004eb0:	bf00      	nop
 8004eb2:	bf00      	nop
 8004eb4:	e7fd      	b.n	8004eb2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004eb6:	4b0f      	ldr	r3, [pc, #60]	@ (8004ef4 <vPortValidateInterruptPriority+0x7c>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004ebe:	4b0e      	ldr	r3, [pc, #56]	@ (8004ef8 <vPortValidateInterruptPriority+0x80>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	429a      	cmp	r2, r3
 8004ec4:	d90b      	bls.n	8004ede <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8004ec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eca:	f383 8811 	msr	BASEPRI, r3
 8004ece:	f3bf 8f6f 	isb	sy
 8004ed2:	f3bf 8f4f 	dsb	sy
 8004ed6:	603b      	str	r3, [r7, #0]
}
 8004ed8:	bf00      	nop
 8004eda:	bf00      	nop
 8004edc:	e7fd      	b.n	8004eda <vPortValidateInterruptPriority+0x62>
	}
 8004ede:	bf00      	nop
 8004ee0:	3714      	adds	r7, #20
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee8:	4770      	bx	lr
 8004eea:	bf00      	nop
 8004eec:	e000e3f0 	.word	0xe000e3f0
 8004ef0:	20000de8 	.word	0x20000de8
 8004ef4:	e000ed0c 	.word	0xe000ed0c
 8004ef8:	20000dec 	.word	0x20000dec

08004efc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b08a      	sub	sp, #40	@ 0x28
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004f04:	2300      	movs	r3, #0
 8004f06:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004f08:	f7fe fd7e 	bl	8003a08 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004f0c:	4b5c      	ldr	r3, [pc, #368]	@ (8005080 <pvPortMalloc+0x184>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d101      	bne.n	8004f18 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004f14:	f000 f924 	bl	8005160 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004f18:	4b5a      	ldr	r3, [pc, #360]	@ (8005084 <pvPortMalloc+0x188>)
 8004f1a:	681a      	ldr	r2, [r3, #0]
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	4013      	ands	r3, r2
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	f040 8095 	bne.w	8005050 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d01e      	beq.n	8004f6a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004f2c:	2208      	movs	r2, #8
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	4413      	add	r3, r2
 8004f32:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	f003 0307 	and.w	r3, r3, #7
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d015      	beq.n	8004f6a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	f023 0307 	bic.w	r3, r3, #7
 8004f44:	3308      	adds	r3, #8
 8004f46:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	f003 0307 	and.w	r3, r3, #7
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d00b      	beq.n	8004f6a <pvPortMalloc+0x6e>
	__asm volatile
 8004f52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f56:	f383 8811 	msr	BASEPRI, r3
 8004f5a:	f3bf 8f6f 	isb	sy
 8004f5e:	f3bf 8f4f 	dsb	sy
 8004f62:	617b      	str	r3, [r7, #20]
}
 8004f64:	bf00      	nop
 8004f66:	bf00      	nop
 8004f68:	e7fd      	b.n	8004f66 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d06f      	beq.n	8005050 <pvPortMalloc+0x154>
 8004f70:	4b45      	ldr	r3, [pc, #276]	@ (8005088 <pvPortMalloc+0x18c>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	687a      	ldr	r2, [r7, #4]
 8004f76:	429a      	cmp	r2, r3
 8004f78:	d86a      	bhi.n	8005050 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004f7a:	4b44      	ldr	r3, [pc, #272]	@ (800508c <pvPortMalloc+0x190>)
 8004f7c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004f7e:	4b43      	ldr	r3, [pc, #268]	@ (800508c <pvPortMalloc+0x190>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004f84:	e004      	b.n	8004f90 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f88:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004f90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	687a      	ldr	r2, [r7, #4]
 8004f96:	429a      	cmp	r2, r3
 8004f98:	d903      	bls.n	8004fa2 <pvPortMalloc+0xa6>
 8004f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d1f1      	bne.n	8004f86 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004fa2:	4b37      	ldr	r3, [pc, #220]	@ (8005080 <pvPortMalloc+0x184>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fa8:	429a      	cmp	r2, r3
 8004faa:	d051      	beq.n	8005050 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004fac:	6a3b      	ldr	r3, [r7, #32]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	2208      	movs	r2, #8
 8004fb2:	4413      	add	r3, r2
 8004fb4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb8:	681a      	ldr	r2, [r3, #0]
 8004fba:	6a3b      	ldr	r3, [r7, #32]
 8004fbc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc0:	685a      	ldr	r2, [r3, #4]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	1ad2      	subs	r2, r2, r3
 8004fc6:	2308      	movs	r3, #8
 8004fc8:	005b      	lsls	r3, r3, #1
 8004fca:	429a      	cmp	r2, r3
 8004fcc:	d920      	bls.n	8005010 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004fce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	4413      	add	r3, r2
 8004fd4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004fd6:	69bb      	ldr	r3, [r7, #24]
 8004fd8:	f003 0307 	and.w	r3, r3, #7
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d00b      	beq.n	8004ff8 <pvPortMalloc+0xfc>
	__asm volatile
 8004fe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fe4:	f383 8811 	msr	BASEPRI, r3
 8004fe8:	f3bf 8f6f 	isb	sy
 8004fec:	f3bf 8f4f 	dsb	sy
 8004ff0:	613b      	str	r3, [r7, #16]
}
 8004ff2:	bf00      	nop
 8004ff4:	bf00      	nop
 8004ff6:	e7fd      	b.n	8004ff4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ffa:	685a      	ldr	r2, [r3, #4]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	1ad2      	subs	r2, r2, r3
 8005000:	69bb      	ldr	r3, [r7, #24]
 8005002:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005006:	687a      	ldr	r2, [r7, #4]
 8005008:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800500a:	69b8      	ldr	r0, [r7, #24]
 800500c:	f000 f90a 	bl	8005224 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005010:	4b1d      	ldr	r3, [pc, #116]	@ (8005088 <pvPortMalloc+0x18c>)
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	1ad3      	subs	r3, r2, r3
 800501a:	4a1b      	ldr	r2, [pc, #108]	@ (8005088 <pvPortMalloc+0x18c>)
 800501c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800501e:	4b1a      	ldr	r3, [pc, #104]	@ (8005088 <pvPortMalloc+0x18c>)
 8005020:	681a      	ldr	r2, [r3, #0]
 8005022:	4b1b      	ldr	r3, [pc, #108]	@ (8005090 <pvPortMalloc+0x194>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	429a      	cmp	r2, r3
 8005028:	d203      	bcs.n	8005032 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800502a:	4b17      	ldr	r3, [pc, #92]	@ (8005088 <pvPortMalloc+0x18c>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4a18      	ldr	r2, [pc, #96]	@ (8005090 <pvPortMalloc+0x194>)
 8005030:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005034:	685a      	ldr	r2, [r3, #4]
 8005036:	4b13      	ldr	r3, [pc, #76]	@ (8005084 <pvPortMalloc+0x188>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	431a      	orrs	r2, r3
 800503c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800503e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005042:	2200      	movs	r2, #0
 8005044:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005046:	4b13      	ldr	r3, [pc, #76]	@ (8005094 <pvPortMalloc+0x198>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	3301      	adds	r3, #1
 800504c:	4a11      	ldr	r2, [pc, #68]	@ (8005094 <pvPortMalloc+0x198>)
 800504e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005050:	f7fe fce8 	bl	8003a24 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005054:	69fb      	ldr	r3, [r7, #28]
 8005056:	f003 0307 	and.w	r3, r3, #7
 800505a:	2b00      	cmp	r3, #0
 800505c:	d00b      	beq.n	8005076 <pvPortMalloc+0x17a>
	__asm volatile
 800505e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005062:	f383 8811 	msr	BASEPRI, r3
 8005066:	f3bf 8f6f 	isb	sy
 800506a:	f3bf 8f4f 	dsb	sy
 800506e:	60fb      	str	r3, [r7, #12]
}
 8005070:	bf00      	nop
 8005072:	bf00      	nop
 8005074:	e7fd      	b.n	8005072 <pvPortMalloc+0x176>
	return pvReturn;
 8005076:	69fb      	ldr	r3, [r7, #28]
}
 8005078:	4618      	mov	r0, r3
 800507a:	3728      	adds	r7, #40	@ 0x28
 800507c:	46bd      	mov	sp, r7
 800507e:	bd80      	pop	{r7, pc}
 8005080:	200019b0 	.word	0x200019b0
 8005084:	200019c4 	.word	0x200019c4
 8005088:	200019b4 	.word	0x200019b4
 800508c:	200019a8 	.word	0x200019a8
 8005090:	200019b8 	.word	0x200019b8
 8005094:	200019bc 	.word	0x200019bc

08005098 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b086      	sub	sp, #24
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d04f      	beq.n	800514a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80050aa:	2308      	movs	r3, #8
 80050ac:	425b      	negs	r3, r3
 80050ae:	697a      	ldr	r2, [r7, #20]
 80050b0:	4413      	add	r3, r2
 80050b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80050b4:	697b      	ldr	r3, [r7, #20]
 80050b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	685a      	ldr	r2, [r3, #4]
 80050bc:	4b25      	ldr	r3, [pc, #148]	@ (8005154 <vPortFree+0xbc>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4013      	ands	r3, r2
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d10b      	bne.n	80050de <vPortFree+0x46>
	__asm volatile
 80050c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050ca:	f383 8811 	msr	BASEPRI, r3
 80050ce:	f3bf 8f6f 	isb	sy
 80050d2:	f3bf 8f4f 	dsb	sy
 80050d6:	60fb      	str	r3, [r7, #12]
}
 80050d8:	bf00      	nop
 80050da:	bf00      	nop
 80050dc:	e7fd      	b.n	80050da <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80050de:	693b      	ldr	r3, [r7, #16]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d00b      	beq.n	80050fe <vPortFree+0x66>
	__asm volatile
 80050e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050ea:	f383 8811 	msr	BASEPRI, r3
 80050ee:	f3bf 8f6f 	isb	sy
 80050f2:	f3bf 8f4f 	dsb	sy
 80050f6:	60bb      	str	r3, [r7, #8]
}
 80050f8:	bf00      	nop
 80050fa:	bf00      	nop
 80050fc:	e7fd      	b.n	80050fa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80050fe:	693b      	ldr	r3, [r7, #16]
 8005100:	685a      	ldr	r2, [r3, #4]
 8005102:	4b14      	ldr	r3, [pc, #80]	@ (8005154 <vPortFree+0xbc>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4013      	ands	r3, r2
 8005108:	2b00      	cmp	r3, #0
 800510a:	d01e      	beq.n	800514a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800510c:	693b      	ldr	r3, [r7, #16]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d11a      	bne.n	800514a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005114:	693b      	ldr	r3, [r7, #16]
 8005116:	685a      	ldr	r2, [r3, #4]
 8005118:	4b0e      	ldr	r3, [pc, #56]	@ (8005154 <vPortFree+0xbc>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	43db      	mvns	r3, r3
 800511e:	401a      	ands	r2, r3
 8005120:	693b      	ldr	r3, [r7, #16]
 8005122:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005124:	f7fe fc70 	bl	8003a08 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005128:	693b      	ldr	r3, [r7, #16]
 800512a:	685a      	ldr	r2, [r3, #4]
 800512c:	4b0a      	ldr	r3, [pc, #40]	@ (8005158 <vPortFree+0xc0>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4413      	add	r3, r2
 8005132:	4a09      	ldr	r2, [pc, #36]	@ (8005158 <vPortFree+0xc0>)
 8005134:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005136:	6938      	ldr	r0, [r7, #16]
 8005138:	f000 f874 	bl	8005224 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800513c:	4b07      	ldr	r3, [pc, #28]	@ (800515c <vPortFree+0xc4>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	3301      	adds	r3, #1
 8005142:	4a06      	ldr	r2, [pc, #24]	@ (800515c <vPortFree+0xc4>)
 8005144:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005146:	f7fe fc6d 	bl	8003a24 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800514a:	bf00      	nop
 800514c:	3718      	adds	r7, #24
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}
 8005152:	bf00      	nop
 8005154:	200019c4 	.word	0x200019c4
 8005158:	200019b4 	.word	0x200019b4
 800515c:	200019c0 	.word	0x200019c0

08005160 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005160:	b480      	push	{r7}
 8005162:	b085      	sub	sp, #20
 8005164:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005166:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800516a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800516c:	4b27      	ldr	r3, [pc, #156]	@ (800520c <prvHeapInit+0xac>)
 800516e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f003 0307 	and.w	r3, r3, #7
 8005176:	2b00      	cmp	r3, #0
 8005178:	d00c      	beq.n	8005194 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	3307      	adds	r3, #7
 800517e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f023 0307 	bic.w	r3, r3, #7
 8005186:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005188:	68ba      	ldr	r2, [r7, #8]
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	4a1f      	ldr	r2, [pc, #124]	@ (800520c <prvHeapInit+0xac>)
 8005190:	4413      	add	r3, r2
 8005192:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005198:	4a1d      	ldr	r2, [pc, #116]	@ (8005210 <prvHeapInit+0xb0>)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800519e:	4b1c      	ldr	r3, [pc, #112]	@ (8005210 <prvHeapInit+0xb0>)
 80051a0:	2200      	movs	r2, #0
 80051a2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	68ba      	ldr	r2, [r7, #8]
 80051a8:	4413      	add	r3, r2
 80051aa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80051ac:	2208      	movs	r2, #8
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	1a9b      	subs	r3, r3, r2
 80051b2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	f023 0307 	bic.w	r3, r3, #7
 80051ba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	4a15      	ldr	r2, [pc, #84]	@ (8005214 <prvHeapInit+0xb4>)
 80051c0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80051c2:	4b14      	ldr	r3, [pc, #80]	@ (8005214 <prvHeapInit+0xb4>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	2200      	movs	r2, #0
 80051c8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80051ca:	4b12      	ldr	r3, [pc, #72]	@ (8005214 <prvHeapInit+0xb4>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	2200      	movs	r2, #0
 80051d0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	68fa      	ldr	r2, [r7, #12]
 80051da:	1ad2      	subs	r2, r2, r3
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80051e0:	4b0c      	ldr	r3, [pc, #48]	@ (8005214 <prvHeapInit+0xb4>)
 80051e2:	681a      	ldr	r2, [r3, #0]
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	4a0a      	ldr	r2, [pc, #40]	@ (8005218 <prvHeapInit+0xb8>)
 80051ee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	685b      	ldr	r3, [r3, #4]
 80051f4:	4a09      	ldr	r2, [pc, #36]	@ (800521c <prvHeapInit+0xbc>)
 80051f6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80051f8:	4b09      	ldr	r3, [pc, #36]	@ (8005220 <prvHeapInit+0xc0>)
 80051fa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80051fe:	601a      	str	r2, [r3, #0]
}
 8005200:	bf00      	nop
 8005202:	3714      	adds	r7, #20
 8005204:	46bd      	mov	sp, r7
 8005206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520a:	4770      	bx	lr
 800520c:	20000df0 	.word	0x20000df0
 8005210:	200019a8 	.word	0x200019a8
 8005214:	200019b0 	.word	0x200019b0
 8005218:	200019b8 	.word	0x200019b8
 800521c:	200019b4 	.word	0x200019b4
 8005220:	200019c4 	.word	0x200019c4

08005224 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005224:	b480      	push	{r7}
 8005226:	b085      	sub	sp, #20
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800522c:	4b28      	ldr	r3, [pc, #160]	@ (80052d0 <prvInsertBlockIntoFreeList+0xac>)
 800522e:	60fb      	str	r3, [r7, #12]
 8005230:	e002      	b.n	8005238 <prvInsertBlockIntoFreeList+0x14>
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	60fb      	str	r3, [r7, #12]
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	687a      	ldr	r2, [r7, #4]
 800523e:	429a      	cmp	r2, r3
 8005240:	d8f7      	bhi.n	8005232 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	68ba      	ldr	r2, [r7, #8]
 800524c:	4413      	add	r3, r2
 800524e:	687a      	ldr	r2, [r7, #4]
 8005250:	429a      	cmp	r2, r3
 8005252:	d108      	bne.n	8005266 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	685a      	ldr	r2, [r3, #4]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	685b      	ldr	r3, [r3, #4]
 800525c:	441a      	add	r2, r3
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	68ba      	ldr	r2, [r7, #8]
 8005270:	441a      	add	r2, r3
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	429a      	cmp	r2, r3
 8005278:	d118      	bne.n	80052ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	4b15      	ldr	r3, [pc, #84]	@ (80052d4 <prvInsertBlockIntoFreeList+0xb0>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	429a      	cmp	r2, r3
 8005284:	d00d      	beq.n	80052a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	685a      	ldr	r2, [r3, #4]
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	441a      	add	r2, r3
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	681a      	ldr	r2, [r3, #0]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	601a      	str	r2, [r3, #0]
 80052a0:	e008      	b.n	80052b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80052a2:	4b0c      	ldr	r3, [pc, #48]	@ (80052d4 <prvInsertBlockIntoFreeList+0xb0>)
 80052a4:	681a      	ldr	r2, [r3, #0]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	601a      	str	r2, [r3, #0]
 80052aa:	e003      	b.n	80052b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681a      	ldr	r2, [r3, #0]
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80052b4:	68fa      	ldr	r2, [r7, #12]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	429a      	cmp	r2, r3
 80052ba:	d002      	beq.n	80052c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	687a      	ldr	r2, [r7, #4]
 80052c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80052c2:	bf00      	nop
 80052c4:	3714      	adds	r7, #20
 80052c6:	46bd      	mov	sp, r7
 80052c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052cc:	4770      	bx	lr
 80052ce:	bf00      	nop
 80052d0:	200019a8 	.word	0x200019a8
 80052d4:	200019b0 	.word	0x200019b0

080052d8 <memset>:
 80052d8:	4402      	add	r2, r0
 80052da:	4603      	mov	r3, r0
 80052dc:	4293      	cmp	r3, r2
 80052de:	d100      	bne.n	80052e2 <memset+0xa>
 80052e0:	4770      	bx	lr
 80052e2:	f803 1b01 	strb.w	r1, [r3], #1
 80052e6:	e7f9      	b.n	80052dc <memset+0x4>

080052e8 <__libc_init_array>:
 80052e8:	b570      	push	{r4, r5, r6, lr}
 80052ea:	4d0d      	ldr	r5, [pc, #52]	@ (8005320 <__libc_init_array+0x38>)
 80052ec:	4c0d      	ldr	r4, [pc, #52]	@ (8005324 <__libc_init_array+0x3c>)
 80052ee:	1b64      	subs	r4, r4, r5
 80052f0:	10a4      	asrs	r4, r4, #2
 80052f2:	2600      	movs	r6, #0
 80052f4:	42a6      	cmp	r6, r4
 80052f6:	d109      	bne.n	800530c <__libc_init_array+0x24>
 80052f8:	4d0b      	ldr	r5, [pc, #44]	@ (8005328 <__libc_init_array+0x40>)
 80052fa:	4c0c      	ldr	r4, [pc, #48]	@ (800532c <__libc_init_array+0x44>)
 80052fc:	f000 f826 	bl	800534c <_init>
 8005300:	1b64      	subs	r4, r4, r5
 8005302:	10a4      	asrs	r4, r4, #2
 8005304:	2600      	movs	r6, #0
 8005306:	42a6      	cmp	r6, r4
 8005308:	d105      	bne.n	8005316 <__libc_init_array+0x2e>
 800530a:	bd70      	pop	{r4, r5, r6, pc}
 800530c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005310:	4798      	blx	r3
 8005312:	3601      	adds	r6, #1
 8005314:	e7ee      	b.n	80052f4 <__libc_init_array+0xc>
 8005316:	f855 3b04 	ldr.w	r3, [r5], #4
 800531a:	4798      	blx	r3
 800531c:	3601      	adds	r6, #1
 800531e:	e7f2      	b.n	8005306 <__libc_init_array+0x1e>
 8005320:	08005408 	.word	0x08005408
 8005324:	08005408 	.word	0x08005408
 8005328:	08005408 	.word	0x08005408
 800532c:	0800540c 	.word	0x0800540c

08005330 <memcpy>:
 8005330:	440a      	add	r2, r1
 8005332:	4291      	cmp	r1, r2
 8005334:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005338:	d100      	bne.n	800533c <memcpy+0xc>
 800533a:	4770      	bx	lr
 800533c:	b510      	push	{r4, lr}
 800533e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005342:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005346:	4291      	cmp	r1, r2
 8005348:	d1f9      	bne.n	800533e <memcpy+0xe>
 800534a:	bd10      	pop	{r4, pc}

0800534c <_init>:
 800534c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800534e:	bf00      	nop
 8005350:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005352:	bc08      	pop	{r3}
 8005354:	469e      	mov	lr, r3
 8005356:	4770      	bx	lr

08005358 <_fini>:
 8005358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800535a:	bf00      	nop
 800535c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800535e:	bc08      	pop	{r3}
 8005360:	469e      	mov	lr, r3
 8005362:	4770      	bx	lr
