Classic Timing Analyzer report for serial_adder
Tue Nov 19 19:05:00 2019
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'shift'
  7. Clock Setup: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                    ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------+----------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                 ; To                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------+----------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -0.218 ns                                      ; si                   ; shift_register:h1|h1 ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 14.933 ns                                      ; shift_register:h1|h4 ; checks               ; shift      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.067 ns                                       ; si                   ; shift_register:h1|h1 ; --         ; shift    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_register:h0|h4 ; h2                   ; clock      ; clock    ; 0            ;
; Clock Setup: 'shift'         ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_register:h0|h4 ; h2                   ; shift      ; shift    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                      ;                      ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------+----------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C3T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; shift           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'shift'                                                                                                                                                                                             ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                 ; To                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_register:h0|h4 ; h2                   ; shift      ; shift    ; None                        ; None                      ; 1.555 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_register:h1|h4 ; shift_register:h0|h1 ; shift      ; shift    ; None                        ; None                      ; 1.641 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_register:h1|h4 ; h2                   ; shift      ; shift    ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; h2                   ; shift_register:h0|h1 ; shift      ; shift    ; None                        ; None                      ; 1.455 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_register:h0|h4 ; shift_register:h0|h1 ; shift      ; shift    ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_register:h1|h1 ; shift_register:h1|h2 ; shift      ; shift    ; None                        ; None                      ; 0.833 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_register:h0|h3 ; shift_register:h0|h4 ; shift      ; shift    ; None                        ; None                      ; 0.827 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_register:h0|h2 ; shift_register:h0|h3 ; shift      ; shift    ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_register:h0|h1 ; shift_register:h0|h2 ; shift      ; shift    ; None                        ; None                      ; 0.654 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_register:h1|h3 ; shift_register:h1|h4 ; shift      ; shift    ; None                        ; None                      ; 0.652 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_register:h1|h2 ; shift_register:h1|h3 ; shift      ; shift    ; None                        ; None                      ; 0.652 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; h2                   ; h2                   ; shift      ; shift    ; None                        ; None                      ; 0.613 ns                ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                             ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                 ; To                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_register:h0|h4 ; h2                   ; clock      ; clock    ; None                        ; None                      ; 1.555 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_register:h1|h4 ; shift_register:h0|h1 ; clock      ; clock    ; None                        ; None                      ; 1.641 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_register:h1|h4 ; h2                   ; clock      ; clock    ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_register:h0|h4 ; shift_register:h0|h1 ; clock      ; clock    ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; h2                   ; shift_register:h0|h1 ; clock      ; clock    ; None                        ; None                      ; 1.455 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_register:h1|h1 ; shift_register:h1|h2 ; clock      ; clock    ; None                        ; None                      ; 0.833 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_register:h0|h3 ; shift_register:h0|h4 ; clock      ; clock    ; None                        ; None                      ; 0.827 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_register:h0|h2 ; shift_register:h0|h3 ; clock      ; clock    ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_register:h0|h1 ; shift_register:h0|h2 ; clock      ; clock    ; None                        ; None                      ; 0.654 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_register:h1|h3 ; shift_register:h1|h4 ; clock      ; clock    ; None                        ; None                      ; 0.652 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_register:h1|h2 ; shift_register:h1|h3 ; clock      ; clock    ; None                        ; None                      ; 0.652 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; h2                   ; h2                   ; clock      ; clock    ; None                        ; None                      ; 0.613 ns                ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------+
; tsu                                                                        ;
+-------+--------------+------------+------+----------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                   ; To Clock ;
+-------+--------------+------------+------+----------------------+----------+
; N/A   ; None         ; -0.218 ns  ; si   ; shift_register:h1|h1 ; clock    ;
; N/A   ; None         ; -1.015 ns  ; si   ; shift_register:h1|h1 ; shift    ;
+-------+--------------+------------+------+----------------------+----------+


+--------------------------------------------------------------------------------+
; tco                                                                            ;
+-------+--------------+------------+----------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                 ; To     ; From Clock ;
+-------+--------------+------------+----------------------+--------+------------+
; N/A   ; None         ; 14.933 ns  ; shift_register:h1|h4 ; checks ; shift      ;
; N/A   ; None         ; 14.595 ns  ; shift_register:h0|h4 ; checks ; shift      ;
; N/A   ; None         ; 14.563 ns  ; h2                   ; checks ; shift      ;
; N/A   ; None         ; 14.242 ns  ; shift_register:h0|h4 ; checkc ; shift      ;
; N/A   ; None         ; 14.136 ns  ; shift_register:h1|h4 ; checks ; clock      ;
; N/A   ; None         ; 13.824 ns  ; shift_register:h1|h4 ; checkc ; shift      ;
; N/A   ; None         ; 13.799 ns  ; shift_register:h0|h4 ; checks ; clock      ;
; N/A   ; None         ; 13.479 ns  ; h2                   ; checks ; clock      ;
; N/A   ; None         ; 13.446 ns  ; shift_register:h0|h4 ; checkc ; clock      ;
; N/A   ; None         ; 13.081 ns  ; h2                   ; checkc ; shift      ;
; N/A   ; None         ; 13.027 ns  ; shift_register:h1|h4 ; checkc ; clock      ;
; N/A   ; None         ; 11.997 ns  ; h2                   ; checkc ; clock      ;
+-------+--------------+------------+----------------------+--------+------------+


+----------------------------------------------------------------------------------+
; th                                                                               ;
+---------------+-------------+-----------+------+----------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                   ; To Clock ;
+---------------+-------------+-----------+------+----------------------+----------+
; N/A           ; None        ; 1.067 ns  ; si   ; shift_register:h1|h1 ; shift    ;
; N/A           ; None        ; 0.270 ns  ; si   ; shift_register:h1|h1 ; clock    ;
+---------------+-------------+-----------+------+----------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Nov 19 19:05:00 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off serial_adder -c serial_adder --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "shift" is an undefined clock
    Info: Assuming node "clock" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "comb~2" as buffer
    Info: Detected gated clock "comb~0" as buffer
    Info: Detected gated clock "comb~1" as buffer
Info: Clock "shift" Internal fmax is restricted to 275.03 MHz between source register "shift_register:h0|h4" and destination register "h2"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.555 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y5_N2; Fanout = 4; REG Node = 'shift_register:h0|h4'
            Info: 2: + IC(1.246 ns) + CELL(0.309 ns) = 1.555 ns; Loc. = LC_X7_Y4_N7; Fanout = 4; REG Node = 'h2'
            Info: Total cell delay = 0.309 ns ( 19.87 % )
            Info: Total interconnect delay = 1.246 ns ( 80.13 % )
        Info: - Smallest clock skew is -0.179 ns
            Info: + Shortest clock path from clock "shift" to destination register is 8.378 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_11; Fanout = 3; CLK Node = 'shift'
                Info: 2: + IC(3.556 ns) + CELL(0.442 ns) = 5.467 ns; Loc. = LC_X7_Y4_N4; Fanout = 1; COMB Node = 'comb~2'
                Info: 3: + IC(2.200 ns) + CELL(0.711 ns) = 8.378 ns; Loc. = LC_X7_Y4_N7; Fanout = 4; REG Node = 'h2'
                Info: Total cell delay = 2.622 ns ( 31.30 % )
                Info: Total interconnect delay = 5.756 ns ( 68.70 % )
            Info: - Longest clock path from clock "shift" to source register is 8.557 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_11; Fanout = 3; CLK Node = 'shift'
                Info: 2: + IC(2.348 ns) + CELL(0.114 ns) = 3.931 ns; Loc. = LC_X7_Y4_N6; Fanout = 4; COMB Node = 'comb~0'
                Info: 3: + IC(3.915 ns) + CELL(0.711 ns) = 8.557 ns; Loc. = LC_X7_Y5_N2; Fanout = 4; REG Node = 'shift_register:h0|h4'
                Info: Total cell delay = 2.294 ns ( 26.81 % )
                Info: Total interconnect delay = 6.263 ns ( 73.19 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: Clock "clock" Internal fmax is restricted to 275.03 MHz between source register "shift_register:h0|h4" and destination register "h2"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.555 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y5_N2; Fanout = 4; REG Node = 'shift_register:h0|h4'
            Info: 2: + IC(1.246 ns) + CELL(0.309 ns) = 1.555 ns; Loc. = LC_X7_Y4_N7; Fanout = 4; REG Node = 'h2'
            Info: Total cell delay = 0.309 ns ( 19.87 % )
            Info: Total interconnect delay = 1.246 ns ( 80.13 % )
        Info: - Smallest clock skew is -0.467 ns
            Info: + Shortest clock path from clock "clock" to destination register is 7.294 ns
                Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_48; Fanout = 3; CLK Node = 'clock'
                Info: 2: + IC(2.318 ns) + CELL(0.590 ns) = 4.383 ns; Loc. = LC_X7_Y4_N4; Fanout = 1; COMB Node = 'comb~2'
                Info: 3: + IC(2.200 ns) + CELL(0.711 ns) = 7.294 ns; Loc. = LC_X7_Y4_N7; Fanout = 4; REG Node = 'h2'
                Info: Total cell delay = 2.776 ns ( 38.06 % )
                Info: Total interconnect delay = 4.518 ns ( 61.94 % )
            Info: - Longest clock path from clock "clock" to source register is 7.761 ns
                Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_48; Fanout = 3; CLK Node = 'clock'
                Info: 2: + IC(1.368 ns) + CELL(0.292 ns) = 3.135 ns; Loc. = LC_X7_Y4_N6; Fanout = 4; COMB Node = 'comb~0'
                Info: 3: + IC(3.915 ns) + CELL(0.711 ns) = 7.761 ns; Loc. = LC_X7_Y5_N2; Fanout = 4; REG Node = 'shift_register:h0|h4'
                Info: Total cell delay = 2.478 ns ( 31.93 % )
                Info: Total interconnect delay = 5.283 ns ( 68.07 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "shift_register:h1|h1" (data pin = "si", clock pin = "clock") is -0.218 ns
    Info: + Longest pin to register delay is 7.501 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 1; PIN Node = 'si'
        Info: 2: + IC(5.917 ns) + CELL(0.115 ns) = 7.501 ns; Loc. = LC_X7_Y4_N3; Fanout = 1; REG Node = 'shift_register:h1|h1'
        Info: Total cell delay = 1.584 ns ( 21.12 % )
        Info: Total interconnect delay = 5.917 ns ( 78.88 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "clock" to destination register is 7.756 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_48; Fanout = 3; CLK Node = 'clock'
        Info: 2: + IC(1.371 ns) + CELL(0.292 ns) = 3.138 ns; Loc. = LC_X7_Y4_N2; Fanout = 4; COMB Node = 'comb~1'
        Info: 3: + IC(3.907 ns) + CELL(0.711 ns) = 7.756 ns; Loc. = LC_X7_Y4_N3; Fanout = 1; REG Node = 'shift_register:h1|h1'
        Info: Total cell delay = 2.478 ns ( 31.95 % )
        Info: Total interconnect delay = 5.278 ns ( 68.05 % )
Info: tco from clock "shift" to destination pin "checks" through register "shift_register:h1|h4" is 14.933 ns
    Info: + Longest clock path from clock "shift" to source register is 8.553 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_11; Fanout = 3; CLK Node = 'shift'
        Info: 2: + IC(2.352 ns) + CELL(0.114 ns) = 3.935 ns; Loc. = LC_X7_Y4_N2; Fanout = 4; COMB Node = 'comb~1'
        Info: 3: + IC(3.907 ns) + CELL(0.711 ns) = 8.553 ns; Loc. = LC_X7_Y4_N5; Fanout = 4; REG Node = 'shift_register:h1|h4'
        Info: Total cell delay = 2.294 ns ( 26.82 % )
        Info: Total interconnect delay = 6.259 ns ( 73.18 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 6.156 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y4_N5; Fanout = 4; REG Node = 'shift_register:h1|h4'
        Info: 2: + IC(1.163 ns) + CELL(0.292 ns) = 1.455 ns; Loc. = LC_X7_Y5_N4; Fanout = 1; COMB Node = 'adder:h3|s~2'
        Info: 3: + IC(2.577 ns) + CELL(2.124 ns) = 6.156 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'checks'
        Info: Total cell delay = 2.416 ns ( 39.25 % )
        Info: Total interconnect delay = 3.740 ns ( 60.75 % )
Info: th for register "shift_register:h1|h1" (data pin = "si", clock pin = "shift") is 1.067 ns
    Info: + Longest clock path from clock "shift" to destination register is 8.553 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_11; Fanout = 3; CLK Node = 'shift'
        Info: 2: + IC(2.352 ns) + CELL(0.114 ns) = 3.935 ns; Loc. = LC_X7_Y4_N2; Fanout = 4; COMB Node = 'comb~1'
        Info: 3: + IC(3.907 ns) + CELL(0.711 ns) = 8.553 ns; Loc. = LC_X7_Y4_N3; Fanout = 1; REG Node = 'shift_register:h1|h1'
        Info: Total cell delay = 2.294 ns ( 26.82 % )
        Info: Total interconnect delay = 6.259 ns ( 73.18 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 7.501 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 1; PIN Node = 'si'
        Info: 2: + IC(5.917 ns) + CELL(0.115 ns) = 7.501 ns; Loc. = LC_X7_Y4_N3; Fanout = 1; REG Node = 'shift_register:h1|h1'
        Info: Total cell delay = 1.584 ns ( 21.12 % )
        Info: Total interconnect delay = 5.917 ns ( 78.88 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 193 megabytes
    Info: Processing ended: Tue Nov 19 19:05:01 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


