Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Nov 24 17:45:45 2024
| Host         : DESKTOP-HH8TCLA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sccomp_timing_summary_routed.rpt -pb sccomp_timing_summary_routed.pb -rpx sccomp_timing_summary_routed.rpx -warn_on_violation
| Design       : sccomp
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 57 register/latch pins with no clock driven by root clock pin: sw_i[0] (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: sw_i[11] (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: sw_i[12] (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: sw_i[13] (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: sw_i[14] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: clkdiv_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: clkdiv_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_seg7x16/cnt_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 351 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.428        0.000                      0                   51        0.252        0.000                      0                   51       49.500        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        95.428        0.000                      0                   51        0.252        0.000                      0                   51       49.500        0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       95.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.428ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.014ns (22.395%)  route 3.514ns (77.605%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 104.938 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.634     5.237    u_seg7x16/CLK
    SLICE_X38Y86         FDCE                                         r  u_seg7x16/i_data_store_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDCE (Prop_fdce_C_Q)         0.518     5.755 r  u_seg7x16/i_data_store_reg[47]/Q
                         net (fo=1, routed)           0.850     6.605    u_seg7x16/i_data_store_reg_n_1_[47]
    SLICE_X38Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.729 r  u_seg7x16/o_seg_r[7]_i_5/O
                         net (fo=1, routed)           0.689     7.418    u_seg7x16/o_seg_r[7]_i_5_n_1
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.124     7.542 r  u_seg7x16/o_seg_r[7]_i_3/O
                         net (fo=3, routed)           0.987     8.530    u_seg7x16/o_seg_r[7]_i_3_n_1
    SLICE_X35Y85         LUT4 (Prop_lut4_I0_O)        0.124     8.654 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=6, routed)           0.987     9.640    u_seg7x16/o_seg_r[6]_i_3_n_1
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.764 r  u_seg7x16/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     9.764    u_seg7x16/o_seg_r[3]_i_1_n_1
    SLICE_X32Y86         FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.515   104.938    u_seg7x16/CLK
    SLICE_X32Y86         FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/C
                         clock pessimism              0.259   105.197    
                         clock uncertainty           -0.035   105.161    
    SLICE_X32Y86         FDPE (Setup_fdpe_C_D)        0.031   105.192    u_seg7x16/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.192    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                 95.428    

Slack (MET) :             95.448ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 1.014ns (22.496%)  route 3.493ns (77.504%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 104.938 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.634     5.237    u_seg7x16/CLK
    SLICE_X38Y86         FDCE                                         r  u_seg7x16/i_data_store_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDCE (Prop_fdce_C_Q)         0.518     5.755 r  u_seg7x16/i_data_store_reg[47]/Q
                         net (fo=1, routed)           0.850     6.605    u_seg7x16/i_data_store_reg_n_1_[47]
    SLICE_X38Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.729 r  u_seg7x16/o_seg_r[7]_i_5/O
                         net (fo=1, routed)           0.689     7.418    u_seg7x16/o_seg_r[7]_i_5_n_1
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.124     7.542 r  u_seg7x16/o_seg_r[7]_i_3/O
                         net (fo=3, routed)           0.987     8.530    u_seg7x16/o_seg_r[7]_i_3_n_1
    SLICE_X35Y85         LUT4 (Prop_lut4_I0_O)        0.124     8.654 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=6, routed)           0.966     9.620    u_seg7x16/o_seg_r[6]_i_3_n_1
    SLICE_X32Y86         LUT4 (Prop_lut4_I1_O)        0.124     9.744 r  u_seg7x16/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     9.744    u_seg7x16/o_seg_r[6]_i_1_n_1
    SLICE_X32Y86         FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.515   104.938    u_seg7x16/CLK
    SLICE_X32Y86         FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/C
                         clock pessimism              0.259   105.197    
                         clock uncertainty           -0.035   105.161    
    SLICE_X32Y86         FDPE (Setup_fdpe_C_D)        0.031   105.192    u_seg7x16/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.192    
                         arrival time                          -9.744    
  -------------------------------------------------------------------
                         slack                                 95.448    

Slack (MET) :             95.722ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 1.014ns (23.964%)  route 3.217ns (76.036%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 104.938 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.634     5.237    u_seg7x16/CLK
    SLICE_X38Y86         FDCE                                         r  u_seg7x16/i_data_store_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDCE (Prop_fdce_C_Q)         0.518     5.755 r  u_seg7x16/i_data_store_reg[47]/Q
                         net (fo=1, routed)           0.850     6.605    u_seg7x16/i_data_store_reg_n_1_[47]
    SLICE_X38Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.729 r  u_seg7x16/o_seg_r[7]_i_5/O
                         net (fo=1, routed)           0.689     7.418    u_seg7x16/o_seg_r[7]_i_5_n_1
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.124     7.542 r  u_seg7x16/o_seg_r[7]_i_3/O
                         net (fo=3, routed)           0.987     8.530    u_seg7x16/o_seg_r[7]_i_3_n_1
    SLICE_X35Y85         LUT4 (Prop_lut4_I0_O)        0.124     8.654 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=6, routed)           0.690     9.344    u_seg7x16/o_seg_r[6]_i_3_n_1
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  u_seg7x16/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     9.468    u_seg7x16/o_seg_r[2]_i_1_n_1
    SLICE_X32Y86         FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.515   104.938    u_seg7x16/CLK
    SLICE_X32Y86         FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/C
                         clock pessimism              0.259   105.197    
                         clock uncertainty           -0.035   105.161    
    SLICE_X32Y86         FDPE (Setup_fdpe_C_D)        0.029   105.190    u_seg7x16/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.190    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                 95.722    

Slack (MET) :             95.728ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 1.202ns (28.028%)  route 3.087ns (71.972%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.637     5.240    u_seg7x16/CLK
    SLICE_X37Y88         FDCE                                         r  u_seg7x16/i_data_store_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDCE (Prop_fdce_C_Q)         0.456     5.696 r  u_seg7x16/i_data_store_reg[16]/Q
                         net (fo=2, routed)           1.172     6.867    u_seg7x16/data4[0]
    SLICE_X39Y86         LUT6 (Prop_lut6_I5_O)        0.124     6.991 r  u_seg7x16/o_seg_r[3]_i_20/O
                         net (fo=1, routed)           0.655     7.647    u_seg7x16/o_seg_r[3]_i_20_n_1
    SLICE_X38Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.771 r  u_seg7x16/o_seg_r[3]_i_5/O
                         net (fo=8, routed)           0.974     8.745    u_seg7x16/data0[0]
    SLICE_X34Y85         LUT4 (Prop_lut4_I1_O)        0.150     8.895 r  u_seg7x16/o_seg_r[4]_i_4/O
                         net (fo=1, routed)           0.286     9.180    u_seg7x16/o_seg_r[4]_i_4_n_1
    SLICE_X34Y85         LUT4 (Prop_lut4_I2_O)        0.348     9.528 r  u_seg7x16/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     9.528    u_seg7x16/o_seg_r[4]_i_1_n_1
    SLICE_X34Y85         FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.514   104.937    u_seg7x16/CLK
    SLICE_X34Y85         FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/C
                         clock pessimism              0.276   105.213    
                         clock uncertainty           -0.035   105.177    
    SLICE_X34Y85         FDPE (Setup_fdpe_C_D)        0.079   105.256    u_seg7x16/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.256    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                 95.728    

Slack (MET) :             95.787ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 1.014ns (24.064%)  route 3.200ns (75.936%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.634     5.237    u_seg7x16/CLK
    SLICE_X38Y86         FDCE                                         r  u_seg7x16/i_data_store_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDCE (Prop_fdce_C_Q)         0.518     5.755 r  u_seg7x16/i_data_store_reg[47]/Q
                         net (fo=1, routed)           0.850     6.605    u_seg7x16/i_data_store_reg_n_1_[47]
    SLICE_X38Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.729 r  u_seg7x16/o_seg_r[7]_i_5/O
                         net (fo=1, routed)           0.689     7.418    u_seg7x16/o_seg_r[7]_i_5_n_1
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.124     7.542 r  u_seg7x16/o_seg_r[7]_i_3/O
                         net (fo=3, routed)           0.987     8.530    u_seg7x16/o_seg_r[7]_i_3_n_1
    SLICE_X35Y85         LUT4 (Prop_lut4_I0_O)        0.124     8.654 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=6, routed)           0.673     9.326    u_seg7x16/o_seg_r[6]_i_3_n_1
    SLICE_X34Y85         LUT4 (Prop_lut4_I1_O)        0.124     9.450 r  u_seg7x16/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     9.450    u_seg7x16/o_seg_r[5]_i_1_n_1
    SLICE_X34Y85         FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.514   104.937    u_seg7x16/CLK
    SLICE_X34Y85         FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/C
                         clock pessimism              0.259   105.196    
                         clock uncertainty           -0.035   105.160    
    SLICE_X34Y85         FDPE (Setup_fdpe_C_D)        0.077   105.237    u_seg7x16/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.237    
                         arrival time                          -9.450    
  -------------------------------------------------------------------
                         slack                                 95.787    

Slack (MET) :             96.071ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 1.014ns (26.117%)  route 2.869ns (73.883%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 104.938 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.634     5.237    u_seg7x16/CLK
    SLICE_X38Y86         FDCE                                         r  u_seg7x16/i_data_store_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDCE (Prop_fdce_C_Q)         0.518     5.755 r  u_seg7x16/i_data_store_reg[47]/Q
                         net (fo=1, routed)           0.850     6.605    u_seg7x16/i_data_store_reg_n_1_[47]
    SLICE_X38Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.729 r  u_seg7x16/o_seg_r[7]_i_5/O
                         net (fo=1, routed)           0.689     7.418    u_seg7x16/o_seg_r[7]_i_5_n_1
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.124     7.542 r  u_seg7x16/o_seg_r[7]_i_3/O
                         net (fo=3, routed)           0.987     8.530    u_seg7x16/o_seg_r[7]_i_3_n_1
    SLICE_X35Y85         LUT4 (Prop_lut4_I0_O)        0.124     8.654 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=6, routed)           0.342     8.995    u_seg7x16/o_seg_r[6]_i_3_n_1
    SLICE_X32Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.119 r  u_seg7x16/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     9.119    u_seg7x16/o_seg_r[1]_i_1_n_1
    SLICE_X32Y85         FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.515   104.938    u_seg7x16/CLK
    SLICE_X32Y85         FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/C
                         clock pessimism              0.259   105.197    
                         clock uncertainty           -0.035   105.161    
    SLICE_X32Y85         FDPE (Setup_fdpe_C_D)        0.029   105.190    u_seg7x16/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.190    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                 96.071    

Slack (MET) :             96.076ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 1.014ns (26.137%)  route 2.866ns (73.863%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 104.938 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.634     5.237    u_seg7x16/CLK
    SLICE_X38Y86         FDCE                                         r  u_seg7x16/i_data_store_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDCE (Prop_fdce_C_Q)         0.518     5.755 r  u_seg7x16/i_data_store_reg[47]/Q
                         net (fo=1, routed)           0.850     6.605    u_seg7x16/i_data_store_reg_n_1_[47]
    SLICE_X38Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.729 r  u_seg7x16/o_seg_r[7]_i_5/O
                         net (fo=1, routed)           0.689     7.418    u_seg7x16/o_seg_r[7]_i_5_n_1
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.124     7.542 r  u_seg7x16/o_seg_r[7]_i_3/O
                         net (fo=3, routed)           0.987     8.530    u_seg7x16/o_seg_r[7]_i_3_n_1
    SLICE_X35Y85         LUT4 (Prop_lut4_I0_O)        0.124     8.654 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=6, routed)           0.339     8.992    u_seg7x16/o_seg_r[6]_i_3_n_1
    SLICE_X32Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.116 r  u_seg7x16/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     9.116    u_seg7x16/o_seg_r[0]_i_1_n_1
    SLICE_X32Y85         FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.515   104.938    u_seg7x16/CLK
    SLICE_X32Y85         FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/C
                         clock pessimism              0.259   105.197    
                         clock uncertainty           -0.035   105.161    
    SLICE_X32Y85         FDPE (Setup_fdpe_C_D)        0.031   105.192    u_seg7x16/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.192    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                 96.076    

Slack (MET) :             96.723ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.919ns (28.049%)  route 2.357ns (71.951%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 104.938 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.634     5.237    u_seg7x16/CLK
    SLICE_X38Y86         FDCE                                         r  u_seg7x16/i_data_store_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDCE (Prop_fdce_C_Q)         0.518     5.755 r  u_seg7x16/i_data_store_reg[47]/Q
                         net (fo=1, routed)           0.850     6.605    u_seg7x16/i_data_store_reg_n_1_[47]
    SLICE_X38Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.729 r  u_seg7x16/o_seg_r[7]_i_5/O
                         net (fo=1, routed)           0.689     7.418    u_seg7x16/o_seg_r[7]_i_5_n_1
    SLICE_X38Y86         LUT4 (Prop_lut4_I3_O)        0.124     7.542 r  u_seg7x16/o_seg_r[7]_i_3/O
                         net (fo=3, routed)           0.818     8.360    u_seg7x16/o_seg_r[7]_i_3_n_1
    SLICE_X32Y86         LUT2 (Prop_lut2_I0_O)        0.153     8.513 r  u_seg7x16/o_seg_r[7]_i_1/O
                         net (fo=1, routed)           0.000     8.513    u_seg7x16/o_seg_r[7]_i_1_n_1
    SLICE_X32Y86         FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.515   104.938    u_seg7x16/CLK
    SLICE_X32Y86         FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/C
                         clock pessimism              0.259   105.197    
                         clock uncertainty           -0.035   105.161    
    SLICE_X32Y86         FDPE (Setup_fdpe_C_D)        0.075   105.236    u_seg7x16/o_seg_r_reg[7]
  -------------------------------------------------------------------
                         required time                        105.236    
                         arrival time                          -8.513    
  -------------------------------------------------------------------
                         slack                                 96.723    

Slack (MET) :             97.268ns  (required time - arrival time)
  Source:                 u_seg7x16/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.220ns (49.713%)  route 1.234ns (50.287%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 104.934 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.631     5.234    u_seg7x16/CLK
    SLICE_X37Y82         FDCE                                         r  u_seg7x16/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  u_seg7x16/cnt_reg[1]/Q
                         net (fo=1, routed)           0.582     6.271    u_seg7x16/cnt_reg_n_1_[1]
    SLICE_X36Y82         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     7.035 r  u_seg7x16/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.653     7.688    u_seg7x16/cnt_reg[0]_i_1_n_5
    SLICE_X37Y82         FDCE                                         r  u_seg7x16/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.511   104.934    u_seg7x16/CLK
    SLICE_X37Y82         FDCE                                         r  u_seg7x16/cnt_reg[3]/C
                         clock pessimism              0.300   105.234    
                         clock uncertainty           -0.035   105.198    
    SLICE_X37Y82         FDCE (Setup_fdce_C_D)       -0.243   104.955    u_seg7x16/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        104.955    
                         arrival time                          -7.688    
  -------------------------------------------------------------------
                         slack                                 97.268    

Slack (MET) :             97.440ns  (required time - arrival time)
  Source:                 u_seg7x16/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.160ns (51.209%)  route 1.105ns (48.791%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 104.934 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.631     5.234    u_seg7x16/CLK
    SLICE_X37Y82         FDCE                                         r  u_seg7x16/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  u_seg7x16/cnt_reg[1]/Q
                         net (fo=1, routed)           0.582     6.271    u_seg7x16/cnt_reg_n_1_[1]
    SLICE_X36Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     6.975 r  u_seg7x16/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.524     7.499    u_seg7x16/cnt_reg[0]_i_1_n_6
    SLICE_X37Y82         FDCE                                         r  u_seg7x16/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.511   104.934    u_seg7x16/CLK
    SLICE_X37Y82         FDCE                                         r  u_seg7x16/cnt_reg[2]/C
                         clock pessimism              0.300   105.234    
                         clock uncertainty           -0.035   105.198    
    SLICE_X37Y82         FDCE (Setup_fdce_C_D)       -0.259   104.939    u_seg7x16/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        104.939    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                 97.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X49Y92         FDCE                                         r  clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.734    clkdiv_reg_n_1_[11]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    clkdiv_reg[8]_i_1_n_5
    SLICE_X49Y92         FDCE                                         r  clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.836     2.001    clk_IBUF_BUFG
    SLICE_X49Y92         FDCE                                         r  clkdiv_reg[11]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X49Y92         FDCE (Hold_fdce_C_D)         0.105     1.589    clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.566     1.485    clk_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.735    clkdiv_reg_n_1_[15]
    SLICE_X49Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    clkdiv_reg[12]_i_1_n_5
    SLICE_X49Y93         FDCE                                         r  clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.837     2.002    clk_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  clkdiv_reg[15]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y93         FDCE (Hold_fdce_C_D)         0.105     1.590    clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.566     1.485    clk_IBUF_BUFG
    SLICE_X49Y94         FDCE                                         r  clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clkdiv_reg[19]/Q
                         net (fo=1, routed)           0.108     1.735    clkdiv_reg_n_1_[19]
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    clkdiv_reg[16]_i_1_n_5
    SLICE_X49Y94         FDCE                                         r  clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.837     2.002    clk_IBUF_BUFG
    SLICE_X49Y94         FDCE                                         r  clkdiv_reg[19]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y94         FDCE (Hold_fdce_C_D)         0.105     1.590    clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.566     1.485    clk_IBUF_BUFG
    SLICE_X49Y95         FDCE                                         r  clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clkdiv_reg[23]/Q
                         net (fo=1, routed)           0.108     1.735    clkdiv_reg_n_1_[23]
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    clkdiv_reg[20]_i_1_n_5
    SLICE_X49Y95         FDCE                                         r  clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.837     2.002    clk_IBUF_BUFG
    SLICE_X49Y95         FDCE                                         r  clkdiv_reg[23]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y95         FDCE (Hold_fdce_C_D)         0.105     1.590    clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X49Y90         FDCE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.734    clkdiv_reg_n_1_[3]
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    clkdiv_reg[0]_i_1_n_5
    SLICE_X49Y90         FDCE                                         r  clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.836     2.001    clk_IBUF_BUFG
    SLICE_X49Y90         FDCE                                         r  clkdiv_reg[3]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X49Y90         FDCE (Hold_fdce_C_D)         0.105     1.589    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X49Y91         FDCE                                         r  clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.734    clkdiv_reg_n_1_[7]
    SLICE_X49Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    clkdiv_reg[4]_i_1_n_5
    SLICE_X49Y91         FDCE                                         r  clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.836     2.001    clk_IBUF_BUFG
    SLICE_X49Y91         FDCE                                         r  clkdiv_reg[7]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X49Y91         FDCE (Hold_fdce_C_D)         0.105     1.589    clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkdiv_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.566     1.485    clk_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.105     1.732    clkdiv_reg_n_1_[12]
    SLICE_X49Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    clkdiv_reg[12]_i_1_n_8
    SLICE_X49Y93         FDCE                                         r  clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.837     2.002    clk_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  clkdiv_reg[12]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y93         FDCE (Hold_fdce_C_D)         0.105     1.590    clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkdiv_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.566     1.485    clk_IBUF_BUFG
    SLICE_X49Y94         FDCE                                         r  clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clkdiv_reg[16]/Q
                         net (fo=1, routed)           0.105     1.732    clkdiv_reg_n_1_[16]
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    clkdiv_reg[16]_i_1_n_8
    SLICE_X49Y94         FDCE                                         r  clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.837     2.002    clk_IBUF_BUFG
    SLICE_X49Y94         FDCE                                         r  clkdiv_reg[16]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y94         FDCE (Hold_fdce_C_D)         0.105     1.590    clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkdiv_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.566     1.485    clk_IBUF_BUFG
    SLICE_X49Y95         FDCE                                         r  clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clkdiv_reg[20]/Q
                         net (fo=1, routed)           0.105     1.732    clkdiv_reg_n_1_[20]
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    clkdiv_reg[20]_i_1_n_8
    SLICE_X49Y95         FDCE                                         r  clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.837     2.002    clk_IBUF_BUFG
    SLICE_X49Y95         FDCE                                         r  clkdiv_reg[20]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y95         FDCE (Hold_fdce_C_D)         0.105     1.590    clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkdiv_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.566     1.485    clk_IBUF_BUFG
    SLICE_X49Y96         FDCE                                         r  clkdiv_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clkdiv_reg[24]/Q
                         net (fo=1, routed)           0.105     1.732    clkdiv_reg_n_1_[24]
    SLICE_X49Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    clkdiv_reg[24]_i_1_n_8
    SLICE_X49Y96         FDCE                                         r  clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.837     2.002    clk_IBUF_BUFG
    SLICE_X49Y96         FDCE                                         r  clkdiv_reg[24]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y96         FDCE (Hold_fdce_C_D)         0.105     1.590    clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X49Y94    clkdiv_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X49Y94    clkdiv_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X49Y90    clkdiv_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X49Y95    clkdiv_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X49Y95    clkdiv_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X49Y95    clkdiv_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X49Y95    clkdiv_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X49Y96    clkdiv_reg[24]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X49Y96    clkdiv_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X49Y94    clkdiv_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X49Y94    clkdiv_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X49Y90    clkdiv_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X49Y95    clkdiv_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X49Y95    clkdiv_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X49Y95    clkdiv_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X49Y95    clkdiv_reg[23]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X49Y96    clkdiv_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X49Y96    clkdiv_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X49Y96    clkdiv_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X37Y82    u_seg7x16/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X37Y82    u_seg7x16/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X37Y82    u_seg7x16/cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y84    u_seg7x16/cnt_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y84    u_seg7x16/i_data_store_reg[59]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y82    u_seg7x16/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y84    u_seg7x16/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y84    u_seg7x16/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y84    u_seg7x16/cnt_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y84    u_seg7x16/i_data_store_reg[11]/C



