Release 13.4 Map O.87xd (lin64)
Xilinx Map Application Log File for Design 'mkBridge'

Design Information
------------------
Command Line   : map -o mkBridge_map.ncd -p xc5vlx110tff1136-1 -detail
mkBridge.ngd mkBridge.pcf 
Target Device  : xc5vlx110t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Wed May  1 19:27:09 2013

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1709@chastity.csail.mit.edu'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1709@fallacy.csail.mit.edu:1709@chastity.csail.mit.edu'.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file mkBridge_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_pcie_ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0
   ].ram_tdp2_inst
   of frag REGCLKAU connected to power/ground net
   scemi_pcie_ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0
   ].ram_tdp2_inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_pcie_ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0
   ].ram_tdp2_inst
   of frag REGCLKAL connected to power/ground net
   scemi_pcie_ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0
   ].ram_tdp2_inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_pcie_ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1
   ].ram_tdp2_inst
   of frag REGCLKAU connected to power/ground net
   scemi_pcie_ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1
   ].ram_tdp2_inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_pcie_ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1
   ].ram_tdp2_inst
   of frag REGCLKAL connected to power/ground net
   scemi_pcie_ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1
   ].ram_tdp2_inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_pcie_ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0
   ].ram_tdp2_inst
   of frag REGCLKAU connected to power/ground net
   scemi_pcie_ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0
   ].ram_tdp2_inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_pcie_ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0
   ].ram_tdp2_inst
   of frag REGCLKAL connected to power/ground net
   scemi_pcie_ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0
   ].ram_tdp2_inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_pcie_ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1
   ].ram_tdp2_inst
   of frag REGCLKAU connected to power/ground net
   scemi_pcie_ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1
   ].ram_tdp2_inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_pcie_ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1
   ].ram_tdp2_inst
   of frag REGCLKAL connected to power/ground net
   scemi_pcie_ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1
   ].ram_tdp2_inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_dma_rd_buffer_queue_memory/Mram_RAM1
   of frag REGCLKAU connected to power/ground net
   scemi_dma_rd_buffer_queue_memory/Mram_RAM1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_dma_rd_buffer_queue_memory/Mram_RAM1
   of frag REGCLKAL connected to power/ground net
   scemi_dma_rd_buffer_queue_memory/Mram_RAM1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_dma_rd_buffer_queue_memory/Mram_RAM1
   of frag REGCLKBU connected to power/ground net
   scemi_dma_rd_buffer_queue_memory/Mram_RAM1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_dma_rd_buffer_queue_memory/Mram_RAM1
   of frag REGCLKBL connected to power/ground net
   scemi_dma_rd_buffer_queue_memory/Mram_RAM1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_dma_rd_buffer_queue_memory/Mram_RAM2
   of frag REGCLKAU connected to power/ground net
   scemi_dma_rd_buffer_queue_memory/Mram_RAM2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_dma_rd_buffer_queue_memory/Mram_RAM2
   of frag REGCLKAL connected to power/ground net
   scemi_dma_rd_buffer_queue_memory/Mram_RAM2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_dma_rd_buffer_queue_memory/Mram_RAM2
   of frag REGCLKBU connected to power/ground net
   scemi_dma_rd_buffer_queue_memory/Mram_RAM2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_dma_rd_buffer_queue_memory/Mram_RAM2
   of frag REGCLKBL connected to power/ground net
   scemi_dma_rd_buffer_queue_memory/Mram_RAM2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_dma_rd_buffer_queue_memory/Mram_RAM3
   of frag REGCLKAU connected to power/ground net
   scemi_dma_rd_buffer_queue_memory/Mram_RAM3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_dma_rd_buffer_queue_memory/Mram_RAM3
   of frag REGCLKAL connected to power/ground net
   scemi_dma_rd_buffer_queue_memory/Mram_RAM3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_dma_rd_buffer_queue_memory/Mram_RAM3
   of frag REGCLKBU connected to power/ground net
   scemi_dma_rd_buffer_queue_memory/Mram_RAM3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_dma_rd_buffer_queue_memory/Mram_RAM3
   of frag REGCLKBL connected to power/ground net
   scemi_dma_rd_buffer_queue_memory/Mram_RAM3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_dma_wr_buffer_queue_memory/Mram_RAM1
   of frag REGCLKAU connected to power/ground net
   scemi_dma_wr_buffer_queue_memory/Mram_RAM1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_dma_wr_buffer_queue_memory/Mram_RAM1
   of frag REGCLKAL connected to power/ground net
   scemi_dma_wr_buffer_queue_memory/Mram_RAM1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_dma_wr_buffer_queue_memory/Mram_RAM1
   of frag REGCLKBU connected to power/ground net
   scemi_dma_wr_buffer_queue_memory/Mram_RAM1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_dma_wr_buffer_queue_memory/Mram_RAM1
   of frag REGCLKBL connected to power/ground net
   scemi_dma_wr_buffer_queue_memory/Mram_RAM1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_dma_wr_buffer_queue_memory/Mram_RAM2
   of frag REGCLKAU connected to power/ground net
   scemi_dma_wr_buffer_queue_memory/Mram_RAM2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_dma_wr_buffer_queue_memory/Mram_RAM2
   of frag REGCLKAL connected to power/ground net
   scemi_dma_wr_buffer_queue_memory/Mram_RAM2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_dma_wr_buffer_queue_memory/Mram_RAM2
   of frag REGCLKBU connected to power/ground net
   scemi_dma_wr_buffer_queue_memory/Mram_RAM2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_dma_wr_buffer_queue_memory/Mram_RAM2
   of frag REGCLKBL connected to power/ground net
   scemi_dma_wr_buffer_queue_memory/Mram_RAM2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_dma_wr_buffer_queue_memory/Mram_RAM3
   of frag REGCLKAU connected to power/ground net
   scemi_dma_wr_buffer_queue_memory/Mram_RAM3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_dma_wr_buffer_queue_memory/Mram_RAM3
   of frag REGCLKAL connected to power/ground net
   scemi_dma_wr_buffer_queue_memory/Mram_RAM3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_dma_wr_buffer_queue_memory/Mram_RAM3
   of frag REGCLKBU connected to power/ground net
   scemi_dma_wr_buffer_queue_memory/Mram_RAM3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_dma_wr_buffer_queue_memory/Mram_RAM3
   of frag REGCLKBL connected to power/ground net
   scemi_dma_wr_buffer_queue_memory/Mram_RAM3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_dut_dut_dutIfc_m_dut/m/iMem/bram_A_memory/Mram_RAM
   of frag REGCLKAU connected to power/ground net
   scemi_dut_dut_dutIfc_m_dut/m/iMem/bram_A_memory/Mram_RAM_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_dut_dut_dutIfc_m_dut/m/iMem/bram_A_memory/Mram_RAM
   of frag REGCLKAL connected to power/ground net
   scemi_dut_dut_dutIfc_m_dut/m/iMem/bram_A_memory/Mram_RAM_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_dut_dut_dutIfc_m_dut/m/iMem/bram_B_memory/Mram_RAM
   of frag REGCLKAU connected to power/ground net
   scemi_dut_dut_dutIfc_m_dut/m/iMem/bram_B_memory/Mram_RAM_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_dut_dut_dutIfc_m_dut/m/iMem/bram_B_memory/Mram_RAM
   of frag REGCLKAL connected to power/ground net
   scemi_dut_dut_dutIfc_m_dut/m/iMem/bram_B_memory/Mram_RAM_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_pcie_ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mram
   _regBank
   of frag RDRCLKU connected to power/ground net
   scemi_pcie_ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mram
   _regBank_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   scemi_pcie_ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mram
   _regBank
   of frag RDRCLKL connected to power/ground net
   scemi_pcie_ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mram
   _regBank_RDRCLKL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint TS_sync_uf_to_sf = MAXDELAY FROM TIMEGRP
   "uclock_flops" TO TIMEGRP "scemi_clock_flops" TS_scemi_clock DATAPATHONLY
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_sync_sf_to_nf = MAXDELAY FROM TIMEGRP
   "scemi_clock_flops" TO TIMEGRP "noc_flops" TS_scemi_clock DATAPATHONLY
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_sync_nf_to_sf = MAXDELAY FROM TIMEGRP
   "noc_flops" TO TIMEGRP "scemi_clock_flops" TS_scemi_clock DATAPATHONLY
   ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 58 secs 
Total CPU  time at the beginning of Placer: 1 mins 53 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:4d6f0422) REAL time: 2 mins 9 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: leds<0>   IOSTANDARD = LVCMOS33
   	 Comp: leds<1>   IOSTANDARD = LVCMOS33
   	 Comp: leds<2>   IOSTANDARD = LVCMOS25
   	 Comp: leds<3>   IOSTANDARD = LVCMOS25
   	 Comp: leds<4>   IOSTANDARD = LVCMOS25
   	 Comp: leds<5>   IOSTANDARD = LVCMOS18
   	 Comp: leds<6>   IOSTANDARD = LVCMOS25
   	 Comp: leds<7>   IOSTANDARD = LVCMOS18


Phase 2.7  Design Feasibility Check (Checksum:4d6f0422) REAL time: 2 mins 9 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:4d6f0422) REAL time: 2 mins 9 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:ffa303c3) REAL time: 2 mins 10 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:ffa303c3) REAL time: 5 mins 17 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:ffa303c3) REAL time: 5 mins 29 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:430ef456) REAL time: 5 mins 34 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:430ef456) REAL time: 5 mins 34 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:430ef456) REAL time: 5 mins 34 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:430ef456) REAL time: 5 mins 35 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:430ef456) REAL time: 5 mins 36 secs 

Phase 12.8  Global Placement
..................................
......................................................................................................................................................................................
.................................................................................................................
..................................................................................................................................................
....................................................................................................................
........................................................................................................
................
.............................................................................
Phase 12.8  Global Placement (Checksum:2abb6584) REAL time: 9 mins 30 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:2abb6584) REAL time: 9 mins 30 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:2abb6584) REAL time: 9 mins 32 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:307ded65) REAL time: 12 mins 24 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:307ded65) REAL time: 12 mins 26 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:307ded65) REAL time: 12 mins 28 secs 

Total REAL time to Placer completion: 12 mins 31 secs 
Total CPU  time to Placer completion: 12 mins 23 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:1841 - One or more GTPs are being used in this design.
   Evaluate the SelectIO-To-GTP Crosstalk section of the Virtex-5 RocketIO GTP
   Transceiver User Guide to ensure that the design SelectIO usage meets the
   guidelines to minimize the impact on GTP performance. 
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   scemi_pcie_ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/icdrreset<0> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   44
Slice Logic Utilization:
  Number of Slice Registers:                10,086 out of  69,120   14%
    Number used as Flip Flops:              10,082
    Number used as Latches:                      1
    Number used as Latch-thrus:                  3
  Number of Slice LUTs:                     15,291 out of  69,120   22%
    Number used as logic:                   14,938 out of  69,120   21%
      Number using O6 output only:          13,330
      Number using O5 output only:           1,089
      Number using O5 and O6:                  519
    Number used as Memory:                     288 out of  17,920    1%
      Number used as Dual Port RAM:            144
        Number using O6 output only:            16
        Number using O5 output only:             3
        Number using O5 and O6:                125
      Number used as Shift Register:           144
        Number using O6 output only:           144
    Number used as exclusive route-thru:        65
  Number of route-thrus:                     1,174
    Number using O6 output only:             1,152
    Number using O5 output only:                20
    Number using O5 and O6:                      2

Slice Logic Distribution:
  Number of occupied Slices:                 6,106 out of  17,280   35%
  Number of LUT Flip Flop pairs used:       17,320
    Number with an unused Flip Flop:         7,234 out of  17,320   41%
    Number with an unused LUT:               2,029 out of  17,320   11%
    Number of fully used LUT-FF pairs:       8,057 out of  17,320   46%
    Number of unique control sets:             830
    Number of slice register sites lost
      to control set restrictions:           1,796 out of  69,120    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        11 out of     640    1%
    Number of LOCed IOBs:                       11 out of      11  100%
    Number of bonded IPADs:                      4
      Number of LOCed IPADs:                     2 out of       4   50%
    Number of bonded OPADs:                      2

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      19 out of     148   12%
    Number using BlockRAM only:                 19
    Total primitives used:
      Number of 36k BlockRAM used:              14
      Number of 18k BlockRAM used:               7
    Total Memory used (KB):                    630 out of   5,328   11%
  Number of BUFG/BUFGCTRLs:                      8 out of      32   25%
    Number used as BUFGs:                        8
  Number of BUFDSs:                              1 out of       8   12%
    Number of LOCed BUFDSs:                      1 out of       1  100%
  Number of GTP_DUALs:                           1 out of       8   12%
    Number of LOCed GTP_DUALs:                   1 out of       1  100%
  Number of PCIEs:                               1 out of       1  100%
    Number of LOCed PCIEs:                       1 out of       1  100%
  Number of PLL_ADVs:                            2 out of       6   33%

Average Fanout of Non-Clock Nets:                4.15

Peak Memory Usage:  1345 MB
Total REAL time to MAP completion:  13 mins 5 secs 
Total CPU time to MAP completion:   12 mins 57 secs 

Mapping completed.
See MAP report file "mkBridge_map.mrp" for details.
