INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/prev_context_roi31/sim/prev_context_roi31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prev_context_roi31
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.ip_user_files/ip/delayLineBRAM/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/stream_halter_fifo/sim/stream_halter_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stream_halter_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/context_2x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_2x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/context_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/in_roi_check_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_roi_check_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_integrator_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module klt_integrator_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module klt_tracker_level
WARNING: [VRFC 10-1315] redeclaration of ansi port pyramidal_guess_x_int is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:89]
WARNING: [VRFC 10-1315] redeclaration of ansi port pyramidal_guess_y_int is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:90]
WARNING: [VRFC 10-1315] redeclaration of ansi port center is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:92]
WARNING: [VRFC 10-1315] redeclaration of ansi port pyramidal_guess_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:97]
WARNING: [VRFC 10-1315] redeclaration of ansi port x_pos is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:99]
WARNING: [VRFC 10-1315] redeclaration of ansi port y_pos is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port first_frame is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port in_extended_roi is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:103]
WARNING: [VRFC 10-1315] redeclaration of ansi port in_roi is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:104]
WARNING: [VRFC 10-1315] redeclaration of ansi port roi_end is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:105]
WARNING: [VRFC 10-1315] redeclaration of ansi port prev_center_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:107]
WARNING: [VRFC 10-1315] redeclaration of ansi port prev_left_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:108]
WARNING: [VRFC 10-1315] redeclaration of ansi port prev_right_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:109]
WARNING: [VRFC 10-1315] redeclaration of ansi port prev_up_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:110]
WARNING: [VRFC 10-1315] redeclaration of ansi port prev_down_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:111]
WARNING: [VRFC 10-1315] redeclaration of ansi port G11 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:114]
WARNING: [VRFC 10-1315] redeclaration of ansi port G12 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:115]
WARNING: [VRFC 10-1315] redeclaration of ansi port G21 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:116]
WARNING: [VRFC 10-1315] redeclaration of ansi port G22 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:117]
WARNING: [VRFC 10-1315] redeclaration of ansi port b1 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:118]
WARNING: [VRFC 10-1315] redeclaration of ansi port b2 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:119]
WARNING: [VRFC 10-756] identifier left is used before its declaration [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:80]
WARNING: [VRFC 10-756] identifier right is used before its declaration [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:81]
WARNING: [VRFC 10-756] identifier up is used before its declaration [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:82]
WARNING: [VRFC 10-756] identifier down is used before its declaration [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/linsolve.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module linsolve
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/modul_puz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modul_puz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/new/pixel_position.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_position
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prev_frame_context
WARNING: [VRFC 10-1315] redeclaration of ansi port read_offset is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:60]
WARNING: [VRFC 10-1315] redeclaration of ansi port delta_x0 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:66]
WARNING: [VRFC 10-1315] redeclaration of ansi port delta_y0 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/puz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/pyramidal_position_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pyramidal_position_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scale2x
WARNING: [VRFC 10-1315] redeclaration of ansi port context_2x2_valid is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:55]
WARNING: [VRFC 10-1315] redeclaration of ansi port A11 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:59]
WARNING: [VRFC 10-1315] redeclaration of ansi port A12 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:60]
WARNING: [VRFC 10-1315] redeclaration of ansi port A21 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:61]
WARNING: [VRFC 10-1315] redeclaration of ansi port A22 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:62]
WARNING: [VRFC 10-1315] redeclaration of ansi port A11pA12 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:64]
WARNING: [VRFC 10-1315] redeclaration of ansi port A21pA22 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:65]
WARNING: [VRFC 10-1315] redeclaration of ansi port sum is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:66]
WARNING: [VRFC 10-1315] redeclaration of ansi port round_sum is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/vision_stream_halter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vision_stream_halter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sim_1/imports/new/tb_pyramid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pyramid
