// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module TLAsyncCrossingSource(
  input         clock,
  input         reset,
  output        auto_in_a_ready,
  input         auto_in_a_valid,
  input  [3:0]  auto_in_a_bits_opcode,
  input  [8:0]  auto_in_a_bits_address,
  input  [31:0] auto_in_a_bits_data,
  input         auto_in_d_ready,
  output        auto_in_d_valid,
  output [3:0]  auto_in_d_bits_opcode,
  output        auto_in_d_bits_denied,
  output [31:0] auto_in_d_bits_data,
  output        auto_in_d_bits_corrupt,
  output [3:0]  auto_out_a_mem_0_opcode,
  output [8:0]  auto_out_a_mem_0_address,
  output [31:0] auto_out_a_mem_0_data,
  input         auto_out_a_ridx,
  output        auto_out_a_widx,
  input  [3:0]  auto_out_d_mem_0_opcode,
  input  [1:0]  auto_out_d_mem_0_size,
  input         auto_out_d_mem_0_source,
  input  [31:0] auto_out_d_mem_0_data,
  output        auto_out_d_ridx,
  input         auto_out_d_widx
);

  AsyncQueueSource nodeOut_a_source (
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (auto_in_a_ready),
    .io_enq_valid           (auto_in_a_valid),
    .io_enq_bits_opcode     (auto_in_a_bits_opcode),
    .io_enq_bits_address    (auto_in_a_bits_address),
    .io_enq_bits_data       (auto_in_a_bits_data),
    .io_async_mem_0_opcode  (auto_out_a_mem_0_opcode),
    .io_async_mem_0_address (auto_out_a_mem_0_address),
    .io_async_mem_0_data    (auto_out_a_mem_0_data),
    .io_async_ridx          (auto_out_a_ridx),
    .io_async_widx          (auto_out_a_widx)
  );
  AsyncQueueSink nodeIn_d_sink (
    .clock                 (clock),
    .reset                 (reset),
    .io_deq_ready          (auto_in_d_ready),
    .io_deq_valid          (auto_in_d_valid),
    .io_deq_bits_opcode    (auto_in_d_bits_opcode),
    .io_deq_bits_denied    (auto_in_d_bits_denied),
    .io_deq_bits_data      (auto_in_d_bits_data),
    .io_deq_bits_corrupt   (auto_in_d_bits_corrupt),
    .io_async_mem_0_opcode (auto_out_d_mem_0_opcode),
    .io_async_mem_0_size   (auto_out_d_mem_0_size),
    .io_async_mem_0_source (auto_out_d_mem_0_source),
    .io_async_mem_0_data   (auto_out_d_mem_0_data),
    .io_async_ridx         (auto_out_d_ridx),
    .io_async_widx         (auto_out_d_widx)
  );
endmodule

