/* Generated by Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os) */

module halfadder(in1, in4, out2, out3);
  wire _0_;
  input in1;
  wire in1;
  input in4;
  wire in4;
  output out2;
  wire out2;
  output out3;
  wire out3;
  sky130_fd_sc_hd__xor2_2 _1_ (
    .A(in4),
    .B(in1),
    .X(out3)
  );
  sky130_fd_sc_hd__and2_2 _2_ (
    .A(in4),
    .B(in1),
    .X(_0_)
  );
  sky130_fd_sc_hd__buf_1 _3_ (
    .A(_0_),
    .X(out2)
  );
endmodule
