vendor_name = ModelSim
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/AND_GATE.vhd
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/OR_GATE.vhd
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/OR_GATE.vwf
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/AND_GATE.vwf
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/XOR_GATE.vhd
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/XOR_GATE.vwf
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/MUX_GATES.bdf
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/MUX_GATES.vwf
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/MUX2T1_8.vhd
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/MUX2T1_8.vwf
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/HALF_ADDER.bdf
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/HALF_ADDER.vwf
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/FULL_ADDER_1.bdf
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/ADDITION.bdf
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/ADDITION.vwf
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/ADDITION_BUS.bdf
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/ADDITION_BUS.vwf
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/ALU.vhd
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/ALU.vwf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/db/GATES.cbx.xml
design_name = ALU
instance = comp, \RESULT[0]~output\, RESULT[0]~output, ALU, 1
instance = comp, \RESULT[1]~output\, RESULT[1]~output, ALU, 1
instance = comp, \RESULT[2]~output\, RESULT[2]~output, ALU, 1
instance = comp, \RESULT[3]~output\, RESULT[3]~output, ALU, 1
instance = comp, \RESULT[4]~output\, RESULT[4]~output, ALU, 1
instance = comp, \RESULT[5]~output\, RESULT[5]~output, ALU, 1
instance = comp, \RESULT[6]~output\, RESULT[6]~output, ALU, 1
instance = comp, \RESULT[7]~output\, RESULT[7]~output, ALU, 1
instance = comp, \CARRYOUT~output\, CARRYOUT~output, ALU, 1
instance = comp, \B[0]~input\, B[0]~input, ALU, 1
instance = comp, \A[0]~input\, A[0]~input, ALU, 1
instance = comp, \Add0~1\, Add0~1, ALU, 1
instance = comp, \Add1~1\, Add1~1, ALU, 1
instance = comp, \OP[0]~input\, OP[0]~input, ALU, 1
instance = comp, \OP[2]~input\, OP[2]~input, ALU, 1
instance = comp, \OP[1]~input\, OP[1]~input, ALU, 1
instance = comp, \Mux7~0\, Mux7~0, ALU, 1
instance = comp, \Mux7~1\, Mux7~1, ALU, 1
instance = comp, \B[1]~input\, B[1]~input, ALU, 1
instance = comp, \A[1]~input\, A[1]~input, ALU, 1
instance = comp, \Add1~5\, Add1~5, ALU, 1
instance = comp, \Add0~5\, Add0~5, ALU, 1
instance = comp, \Mux6~0\, Mux6~0, ALU, 1
instance = comp, \A[2]~input\, A[2]~input, ALU, 1
instance = comp, \B[2]~input\, B[2]~input, ALU, 1
instance = comp, \Add1~9\, Add1~9, ALU, 1
instance = comp, \Add0~9\, Add0~9, ALU, 1
instance = comp, \Mux5~0\, Mux5~0, ALU, 1
instance = comp, \A[3]~input\, A[3]~input, ALU, 1
instance = comp, \B[3]~input\, B[3]~input, ALU, 1
instance = comp, \Add0~13\, Add0~13, ALU, 1
instance = comp, \Add1~13\, Add1~13, ALU, 1
instance = comp, \Mux4~0\, Mux4~0, ALU, 1
instance = comp, \A[4]~input\, A[4]~input, ALU, 1
instance = comp, \B[4]~input\, B[4]~input, ALU, 1
instance = comp, \Add0~17\, Add0~17, ALU, 1
instance = comp, \Add1~17\, Add1~17, ALU, 1
instance = comp, \Mux3~0\, Mux3~0, ALU, 1
instance = comp, \A[5]~input\, A[5]~input, ALU, 1
instance = comp, \B[5]~input\, B[5]~input, ALU, 1
instance = comp, \Add0~21\, Add0~21, ALU, 1
instance = comp, \Add1~21\, Add1~21, ALU, 1
instance = comp, \Mux2~0\, Mux2~0, ALU, 1
instance = comp, \A[6]~input\, A[6]~input, ALU, 1
instance = comp, \B[6]~input\, B[6]~input, ALU, 1
instance = comp, \Add0~25\, Add0~25, ALU, 1
instance = comp, \Add1~25\, Add1~25, ALU, 1
instance = comp, \Mux1~0\, Mux1~0, ALU, 1
instance = comp, \A[7]~input\, A[7]~input, ALU, 1
instance = comp, \B[7]~input\, B[7]~input, ALU, 1
instance = comp, \Add0~29\, Add0~29, ALU, 1
instance = comp, \Add1~29\, Add1~29, ALU, 1
instance = comp, \Mux0~0\, Mux0~0, ALU, 1
instance = comp, \Add1~33\, Add1~33, ALU, 1
instance = comp, \Add0~33\, Add0~33, ALU, 1
instance = comp, \Mux8~0\, Mux8~0, ALU, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, ALU, 1
