/*
-- File : dlx_user_hdl_members.h
--
-- Contents : Header file for the inclusion of the Verilator model
--
-- Copyright (c) 2014-2021 Synopsys, Inc. This Synopsys processor model 
-- captures an ASIP Designer Design Technique. The model and all associated 
-- documentation are proprietary to Synopsys, Inc. and may only be used 
-- pursuant to the terms and conditions of a written license agreement with 
-- Synopsys, Inc.  All other use, reproduction, modification, or distribution 
-- of the Synopsys processor model or the associated  documentation is 
-- stricfly prohibited. 
*/

#ifndef _DLX_USER_HDL_MEMBERS_H
#define _DLX_USER_HDL_MEMBERS_H

//For instantiation of the Verilator model
Vuser_div* user_div_model;

#endif // _TRV32P3SDX_USER_HDL_MEMBERS_H