// tb.v
// Starter testbench template -- YOU complete this file.
//
// Goal: apply all 8 combinations of I0, I1, S (5 time units apart) to DUT
// and observe the output. Fill in every TODO below.

module tb;

  // TODO: declare the three DUT inputs as the appropriate variable type.
  // Use exactly these names: t_i0, t_i1, t_s (needed by $monitor below).
  reg  t_i0, t_i1, t_s;
  // TODO: declare the DUT output as the appropriate net type.
  // Use exactly this name: t_y (needed by $monitor below).
  wire  t_y;
  // TODO: instantiate DUT here, connecting t_i0, t_i1, t_s, t_y to its ports
DUT U1 (
  .I0 (t_i0),
  .I1 (t_i1),
  .S  (t_s),
  .Y  (t_y)
);

  // Waveform dump configuration
  string vcd_file;
  initial begin
    if ($value$plusargs("vcd=%s", vcd_file)) begin
      $dumpfile(vcd_file);
      $dumpvars(0, tb);
    end
  end

  initial begin
  // Apply all 8 combinations of t_i0, t_i1, t_s
  {t_i0, t_i1, t_s} = 3'b000; #5;
  {t_i0, t_i1, t_s} = 3'b001; #5;
  {t_i0, t_i1, t_s} = 3'b010; #5;
  {t_i0, t_i1, t_s} = 3'b011; #5;
  {t_i0, t_i1, t_s} = 3'b100; #5;
  {t_i0, t_i1, t_s} = 3'b101; #5;
  {t_i0, t_i1, t_s} = 3'b110; #5;
  {t_i0, t_i1, t_s} = 3'b111; #5;
  $finish;
  end


  initial
    $monitor($time, " I0=%b I1=%b S=%b | Y=%b", t_i0, t_i1, t_s, t_y);

endmodule

