
---------- Begin Simulation Statistics ----------
host_inst_rate                                 121370                       # Simulator instruction rate (inst/s)
host_mem_usage                                 327248                       # Number of bytes of host memory used
host_seconds                                   164.79                       # Real time elapsed on the host
host_tick_rate                              589026577                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.097063                       # Number of seconds simulated
sim_ticks                                 97063492000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4702239                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 89860.074501                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 88223.794603                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                1824161                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   258624303500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.612065                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              2878078                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            298055                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 227619331000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.548679                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         2580022                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1567315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 121029.486279                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 122930.101474                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                983010                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   70718133980                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.372806                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              584305                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            40030                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  66907780980                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.347266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         544275                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 22973.792515                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 54504.722751                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   1.281299                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs            187638                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           14716                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs   4310756480                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    802091500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6269554                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 95120.163621                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 94269.882786                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2807171                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    329342437480                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.552253                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3462383                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             338085                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 294527111980                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.498328                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3124297                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.999799                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000281                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1023.793754                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.287959                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6269554                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 95120.163621                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 94269.882786                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2807171                       # number of overall hits
system.cpu.dcache.overall_miss_latency   329342437480                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.552253                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3462383                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            338085                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 294527111980                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.498328                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3124297                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                2599021                       # number of replacements
system.cpu.dcache.sampled_refs                2600045                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1023.649775                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3331435                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500944440000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   543830                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13581088                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 64712.598425                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency        62532                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13580961                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        8218500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  127                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      7816500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             125                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               107785.404762                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13581088                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 64712.598425                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency        62532                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13580961                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         8218500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   127                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      7816500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              125                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.187113                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             95.801848                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13581088                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 64712.598425                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency        62532                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13580961                       # number of overall hits
system.cpu.icache.overall_miss_latency        8218500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  127                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      7816500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             125                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                    126                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 95.801848                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13580961                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 75260.673507                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     96876141023                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               1287208                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    20024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     62738.838829                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 62534.140146                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        10258                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            612707500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.487715                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       9766                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    3073                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       418541000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.334249                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  6693                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    2580149                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       163911.965034                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  156744.183636                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                        1298431                       # number of ReadReq hits
system.l2.ReadReq_miss_latency           210088916000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.496761                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                      1281718                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     80407                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency      188298198500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.465597                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                 1201309                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  524252                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    124264.766376                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 109030.026213                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         65146052302                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    524252                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    57159209302                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               524252                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   543830                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       543830                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.725772                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     2600173                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        163146.909679                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   156222.207827                       # average overall mshr miss latency
system.l2.demand_hits                         1308689                       # number of demand (read+write) hits
system.l2.demand_miss_latency            210701623500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.496692                       # miss rate for demand accesses
system.l2.demand_misses                       1291484                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      83480                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency       188716739500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.464585                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                  1208002                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.565850                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.220671                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   9270.883558                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3615.475960                       # Average occupied blocks per context
system.l2.overall_accesses                    2600173                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       163146.909679                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  114456.450769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                        1308689                       # number of overall hits
system.l2.overall_miss_latency           210701623500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.496692                       # miss rate for overall accesses
system.l2.overall_misses                      1291484                       # number of overall misses
system.l2.overall_mshr_hits                     83480                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      285592880523                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.959632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 2495210                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.923535                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                       1188781                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        98875                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      2646112                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          1356001                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit      1191233                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        2483872                       # number of replacements
system.l2.sampled_refs                        2494749                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      12886.359518                       # Cycle average of tags in use
system.l2.total_refs                          1810620                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   501394862500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           508614                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2980716                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2962770                       # DTB hits
system.switch_cpus.dtb.data_misses              17946                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2206932                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2189262                       # DTB read hits
system.switch_cpus.dtb.read_misses              17670                       # DTB read misses
system.switch_cpus.dtb.write_accesses          773784                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              773508                       # DTB write hits
system.switch_cpus.dtb.write_misses               276                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10017952                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10017948                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                114259505                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3733211                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1441310                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1576027                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       152333                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1626666                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1696596                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          24957                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1112239                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       587186                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     63126520                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.161351                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.917830                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     59905216     94.90%     94.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      1326295      2.10%     97.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       614652      0.97%     97.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       229935      0.36%     98.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       267839      0.42%     98.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        41379      0.07%     98.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       113771      0.18%     99.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        40247      0.06%     99.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       587186      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     63126520                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10185498                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3006543                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3800350                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       152324                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10185498                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      7249836                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     7.986744                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               7.986744                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     51397117                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           10                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        44335                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     25758908                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7420920                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4213026                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1219055                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           42                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        95456                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4878537                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4758621                       # DTB hits
system.switch_cpus_1.dtb.data_misses           119916                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3921802                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3804038                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           117764                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        956735                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            954583                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2152                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1696596                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3563138                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7981406                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       119542                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             26443342                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        710248                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.021243                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3563138                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1466267                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.331090                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     64345575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.410958                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.635172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       59927319     93.13%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          73179      0.11%     93.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         637344      0.99%     94.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          73688      0.11%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         715836      1.11%     95.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         131503      0.20%     95.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         319505      0.50%     96.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         301086      0.47%     96.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2166115      3.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     64345575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              15521903                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1203589                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              258215                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.168907                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6306281                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           956735                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8235577                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11958803                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.801714                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6602581                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.149733                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             12080080                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       153138                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      41655329                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      6100173                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2346757                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1670600                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     17460708                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5349546                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       927571                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13490203                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        46879                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       208684                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1219055                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       693882                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1364145                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        51295                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         4607                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3093625                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       876792                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         4607                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        23744                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       129394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.125207                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.125207                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4953964     34.36%     34.36% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     34.36% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     34.36% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1424453      9.88%     44.24% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       162626      1.13%     45.37% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        37520      0.26%     45.63% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1236066      8.57%     54.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            9      0.00%     54.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt           14      0.00%     54.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5533919     38.38%     92.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1069204      7.42%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14417775                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       364047                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.025250                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           17      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          393      0.11%      0.11% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp          508      0.14%      0.25% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       101387     27.85%     28.10% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       201381     55.32%     83.42% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        60361     16.58%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     64345575                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.224068                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.652181                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     54601580     84.86%     84.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7139954     11.10%     95.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1505211      2.34%     98.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       415616      0.65%     98.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       473374      0.74%     99.67% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       141651      0.22%     99.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        59630      0.09%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         7452      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         1107      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     64345575                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.180521                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17202493                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14417775                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7199386                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       401146                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      6945167                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3563150                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3563138                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       812601                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       260656                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      6100173                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1670600                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               79867478                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     48435283                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7339942                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       124762                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8006793                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      2724594                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        82342                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35734404                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     23819415                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     16282594                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3778648                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1219055                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2905795                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      8942582                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      5077705                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                376171                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
