<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MipsSEInstrInfo.cpp source code [llvm/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Mips</a>/<a href='MipsSEInstrInfo.cpp.html'>MipsSEInstrInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- MipsSEInstrInfo.cpp - Mips32/64 Instruction Information -----------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the Mips32/64 implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="MipsSEInstrInfo.h.html">"MipsSEInstrInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="MCTargetDesc/MipsInstPrinter.h.html">"MCTargetDesc/MipsInstPrinter.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="MipsAnalyzeImmediate.h.html">"MipsAnalyzeImmediate.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="MipsMachineFunction.h.html">"MipsMachineFunction.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="MipsTargetMachine.h.html">"MipsTargetMachine.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/Support/TargetRegistry.h.html">"llvm/Support/TargetRegistry.h"</a></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL22getUnconditionalBranchRKN4llvm13MipsSubtargetE" title='getUnconditionalBranch' data-type='unsigned int getUnconditionalBranch(const llvm::MipsSubtarget &amp; STI)' data-ref="_ZL22getUnconditionalBranchRKN4llvm13MipsSubtargetE">getUnconditionalBranch</dfn>(<em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col1 decl" id="1STI" title='STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="1STI">STI</dfn>) {</td></tr>
<tr><th id="29">29</th><td>  <b>if</b> (STI.inMicroMipsMode())</td></tr>
<tr><th id="30">30</th><td>    <b>return</b> STI.isPositionIndependent() ? Mips::<span class='error' title="no member named &apos;B_MM&apos; in namespace &apos;llvm::Mips&apos;">B_MM</span> : Mips::<span class='error' title="no member named &apos;J_MM&apos; in namespace &apos;llvm::Mips&apos;">J_MM</span>;</td></tr>
<tr><th id="31">31</th><td>  <b>return</b> STI.isPositionIndependent() ? Mips::<span class='error' title="no member named &apos;B&apos; in namespace &apos;llvm::Mips&apos;">B</span> : Mips::<span class='error' title="no member named &apos;J&apos; in namespace &apos;llvm::Mips&apos;">J</span>;</td></tr>
<tr><th id="32">32</th><td>}</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="decl def" id="_ZN4llvm15MipsSEInstrInfoC1ERKNS_13MipsSubtargetE" title='llvm::MipsSEInstrInfo::MipsSEInstrInfo' data-ref="_ZN4llvm15MipsSEInstrInfoC1ERKNS_13MipsSubtargetE">MipsSEInstrInfo</dfn>(<em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col2 decl" id="2STI" title='STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="2STI">STI</dfn>)</td></tr>
<tr><th id="35">35</th><td>    : <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a><a class="ref" href="MipsInstrInfo.h.html#_ZN4llvm13MipsInstrInfoC1ERKNS_13MipsSubtargetEj" title='llvm::MipsInstrInfo::MipsInstrInfo' data-ref="_ZN4llvm13MipsInstrInfoC1ERKNS_13MipsSubtargetEj">(</a><a class="local col2 ref" href="#2STI" title='STI' data-ref="2STI">STI</a>, <a class="tu ref" href="#_ZL22getUnconditionalBranchRKN4llvm13MipsSubtargetE" title='getUnconditionalBranch' data-use='c' data-ref="_ZL22getUnconditionalBranchRKN4llvm13MipsSubtargetE">getUnconditionalBranch</a>(<a class="local col2 ref" href="#2STI" title='STI' data-ref="2STI">STI</a>)), RI(STI) {}</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><em>const</em> <a class="type" href="MipsRegisterInfo.h.html#llvm::MipsRegisterInfo" title='llvm::MipsRegisterInfo' data-ref="llvm::MipsRegisterInfo">MipsRegisterInfo</a> &amp;<a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15MipsSEInstrInfo15getRegisterInfoEv" title='llvm::MipsSEInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm15MipsSEInstrInfo15getRegisterInfoEv">getRegisterInfo</dfn>() <em>const</em> {</td></tr>
<tr><th id="38">38</th><td>  <b>return</b> RI;</td></tr>
<tr><th id="39">39</th><td>}</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i class="doc">/// isLoadFromStackSlot - If the specified machine instruction is a direct</i></td></tr>
<tr><th id="42">42</th><td><i class="doc">/// load from a stack slot, return the virtual or physical register number of</i></td></tr>
<tr><th id="43">43</th><td><i class="doc">/// the destination along with the FrameIndex of the loaded stack slot.  If</i></td></tr>
<tr><th id="44">44</th><td><i class="doc">/// not, return 0.  This predicate must return 0 if the instruction has</i></td></tr>
<tr><th id="45">45</th><td><i class="doc">/// any side effects other than loading from the stack slot.</i></td></tr>
<tr><th id="46">46</th><td><em>unsigned</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15MipsSEInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::MipsSEInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm15MipsSEInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3MI">MI</dfn>,</td></tr>
<tr><th id="47">47</th><td>                                              <em>int</em> &amp;<dfn class="local col4 decl" id="4FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="4FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="48">48</th><td>  <b>if</b> (<a class="local col3 ref" href="#3MI" title='MI' data-ref="3MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>()) { <i>// Is a load...</i></td></tr>
<tr><th id="49">49</th><td>    <b>if</b> ((MI.getOperand(<var>1</var>).isFI()) &amp;&amp;  <i>// is a stack slot</i></td></tr>
<tr><th id="50">50</th><td>        (MI.getOperand(<var>2</var>).isImm()) &amp;&amp; <i>// the imm is zero</i></td></tr>
<tr><th id="51">51</th><td>        (<span class='error' title="cannot initialize object parameter of type &apos;const llvm::MipsInstrInfo&apos; with an expression of type &apos;const llvm::MipsSEInstrInfo&apos;">isZeroImm</span>(MI.getOperand(<var>2</var>)))) {</td></tr>
<tr><th id="52">52</th><td>      <a class="local col4 ref" href="#4FrameIndex" title='FrameIndex' data-ref="4FrameIndex">FrameIndex</a> = <a class="local col3 ref" href="#3MI" title='MI' data-ref="3MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="53">53</th><td>      <b>return</b> <a class="local col3 ref" href="#3MI" title='MI' data-ref="3MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="54">54</th><td>    }</td></tr>
<tr><th id="55">55</th><td>  }</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="58">58</th><td>}</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><i class="doc">/// isStoreToStackSlot - If the specified machine instruction is a direct</i></td></tr>
<tr><th id="61">61</th><td><i class="doc">/// store to a stack slot, return the virtual or physical register number of</i></td></tr>
<tr><th id="62">62</th><td><i class="doc">/// the source reg along with the FrameIndex of the loaded stack slot.  If</i></td></tr>
<tr><th id="63">63</th><td><i class="doc">/// not, return 0.  This predicate must return 0 if the instruction has</i></td></tr>
<tr><th id="64">64</th><td><i class="doc">/// any side effects other than storing to the stack slot.</i></td></tr>
<tr><th id="65">65</th><td><em>unsigned</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15MipsSEInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::MipsSEInstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm15MipsSEInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="5MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="5MI">MI</dfn>,</td></tr>
<tr><th id="66">66</th><td>                                             <em>int</em> &amp;<dfn class="local col6 decl" id="6FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="6FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="67">67</th><td>  <b>if</b> (<a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) { <i>// is a store...</i></td></tr>
<tr><th id="68">68</th><td>    <b>if</b> ((MI.getOperand(<var>1</var>).isFI()) &amp;&amp;  <i>// is a stack slot</i></td></tr>
<tr><th id="69">69</th><td>        (MI.getOperand(<var>2</var>).isImm()) &amp;&amp; <i>// the imm is zero</i></td></tr>
<tr><th id="70">70</th><td>        (<span class='error' title="cannot initialize object parameter of type &apos;const llvm::MipsInstrInfo&apos; with an expression of type &apos;const llvm::MipsSEInstrInfo&apos;">isZeroImm</span>(MI.getOperand(<var>2</var>)))) {</td></tr>
<tr><th id="71">71</th><td>      <a class="local col6 ref" href="#6FrameIndex" title='FrameIndex' data-ref="6FrameIndex">FrameIndex</a> = <a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="72">72</th><td>      <b>return</b> <a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="73">73</th><td>    }</td></tr>
<tr><th id="74">74</th><td>  }</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="77">77</th><td>}</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><em>void</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15MipsSEInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::MipsSEInstrInfo::copyPhysReg' data-ref="_ZNK4llvm15MipsSEInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="7MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="7MBB">MBB</dfn>,</td></tr>
<tr><th id="80">80</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="8I" title='I' data-type='MachineBasicBlock::iterator' data-ref="8I">I</dfn>,</td></tr>
<tr><th id="81">81</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="9DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="9DL">DL</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="10DestReg" title='DestReg' data-type='unsigned int' data-ref="10DestReg">DestReg</dfn>,</td></tr>
<tr><th id="82">82</th><td>                                  <em>unsigned</em> <dfn class="local col1 decl" id="11SrcReg" title='SrcReg' data-type='unsigned int' data-ref="11SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col2 decl" id="12KillSrc" title='KillSrc' data-type='bool' data-ref="12KillSrc">KillSrc</dfn>) <em>const</em> {</td></tr>
<tr><th id="83">83</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="13Opc" title='Opc' data-type='unsigned int' data-ref="13Opc">Opc</dfn> = <var>0</var>, <dfn class="local col4 decl" id="14ZeroReg" title='ZeroReg' data-type='unsigned int' data-ref="14ZeroReg">ZeroReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="84">84</th><td>  <em>bool</em> <dfn class="local col5 decl" id="15isMicroMips" title='isMicroMips' data-type='bool' data-ref="15isMicroMips">isMicroMips</dfn> = <a class="member" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv" title='llvm::MipsSubtarget::inMicroMipsMode' data-ref="_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv">inMicroMipsMode</a>();</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <b>if</b> (Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>.contains(DestReg)) { <i>// Copy to CPU Reg.</i></td></tr>
<tr><th id="87">87</th><td>    <b>if</b> (Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="88">88</th><td>      <b>if</b> (isMicroMips)</td></tr>
<tr><th id="89">89</th><td>        Opc = Mips::<span class='error' title="no member named &apos;MOVE16_MM&apos; in namespace &apos;llvm::Mips&apos;">MOVE16_MM</span>;</td></tr>
<tr><th id="90">90</th><td>      <b>else</b></td></tr>
<tr><th id="91">91</th><td>        Opc = Mips::<span class='error' title="no member named &apos;OR&apos; in namespace &apos;llvm::Mips&apos;">OR</span>, ZeroReg = Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>;</td></tr>
<tr><th id="92">92</th><td>    } <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;CCRRegClass&apos; in namespace &apos;llvm::Mips&apos;">CCRRegClass</span>.contains(SrcReg))</td></tr>
<tr><th id="93">93</th><td>      Opc = Mips::<span class='error' title="no member named &apos;CFC1&apos; in namespace &apos;llvm::Mips&apos;">CFC1</span>;</td></tr>
<tr><th id="94">94</th><td>    <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;FGR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">FGR32RegClass</span>.contains(SrcReg))</td></tr>
<tr><th id="95">95</th><td>      Opc = Mips::<span class='error' title="no member named &apos;MFC1&apos; in namespace &apos;llvm::Mips&apos;">MFC1</span>;</td></tr>
<tr><th id="96">96</th><td>    <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;HI32RegClass&apos; in namespace &apos;llvm::Mips&apos;">HI32RegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="97">97</th><td>      Opc = isMicroMips ? Mips::<span class='error' title="no member named &apos;MFHI16_MM&apos; in namespace &apos;llvm::Mips&apos;">MFHI16_MM</span> : Mips::<span class='error' title="no member named &apos;MFHI&apos; in namespace &apos;llvm::Mips&apos;">MFHI</span>;</td></tr>
<tr><th id="98">98</th><td>      <a class="local col1 ref" href="#11SrcReg" title='SrcReg' data-ref="11SrcReg">SrcReg</a> = <var>0</var>;</td></tr>
<tr><th id="99">99</th><td>    } <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;LO32RegClass&apos; in namespace &apos;llvm::Mips&apos;">LO32RegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="100">100</th><td>      Opc = isMicroMips ? Mips::<span class='error' title="no member named &apos;MFLO16_MM&apos; in namespace &apos;llvm::Mips&apos;">MFLO16_MM</span> : Mips::<span class='error' title="no member named &apos;MFLO&apos; in namespace &apos;llvm::Mips&apos;">MFLO</span>;</td></tr>
<tr><th id="101">101</th><td>      <a class="local col1 ref" href="#11SrcReg" title='SrcReg' data-ref="11SrcReg">SrcReg</a> = <var>0</var>;</td></tr>
<tr><th id="102">102</th><td>    } <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;HI32DSPRegClass&apos; in namespace &apos;llvm::Mips&apos;">HI32DSPRegClass</span>.contains(SrcReg))</td></tr>
<tr><th id="103">103</th><td>      Opc = Mips::<span class='error' title="no member named &apos;MFHI_DSP&apos; in namespace &apos;llvm::Mips&apos;">MFHI_DSP</span>;</td></tr>
<tr><th id="104">104</th><td>    <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;LO32DSPRegClass&apos; in namespace &apos;llvm::Mips&apos;">LO32DSPRegClass</span>.contains(SrcReg))</td></tr>
<tr><th id="105">105</th><td>      Opc = Mips::<span class='error' title="no member named &apos;MFLO_DSP&apos; in namespace &apos;llvm::Mips&apos;">MFLO_DSP</span>;</td></tr>
<tr><th id="106">106</th><td>    <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;DSPCCRegClass&apos; in namespace &apos;llvm::Mips&apos;">DSPCCRegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="107">107</th><td>      BuildMI(MBB, I, DL, get(Mips::<span class='error' title="no member named &apos;RDDSP&apos; in namespace &apos;llvm::Mips&apos;">RDDSP</span>), DestReg).addImm(<var>1</var> &lt;&lt; <var>4</var>)</td></tr>
<tr><th id="108">108</th><td>        .addReg(SrcReg, RegState::Implicit | getKillRegState(KillSrc));</td></tr>
<tr><th id="109">109</th><td>      <b>return</b>;</td></tr>
<tr><th id="110">110</th><td>    }</td></tr>
<tr><th id="111">111</th><td>    <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;MSACtrlRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSACtrlRegClass</span>.contains(SrcReg))</td></tr>
<tr><th id="112">112</th><td>      Opc = Mips::<span class='error' title="no member named &apos;CFCMSA&apos; in namespace &apos;llvm::Mips&apos;">CFCMSA</span>;</td></tr>
<tr><th id="113">113</th><td>  }</td></tr>
<tr><th id="114">114</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>.contains(SrcReg)) { <i>// Copy from CPU Reg.</i></td></tr>
<tr><th id="115">115</th><td>    <b>if</b> (Mips::<span class='error' title="no member named &apos;CCRRegClass&apos; in namespace &apos;llvm::Mips&apos;">CCRRegClass</span>.contains(DestReg))</td></tr>
<tr><th id="116">116</th><td>      Opc = Mips::<span class='error' title="no member named &apos;CTC1&apos; in namespace &apos;llvm::Mips&apos;">CTC1</span>;</td></tr>
<tr><th id="117">117</th><td>    <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;FGR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">FGR32RegClass</span>.contains(DestReg))</td></tr>
<tr><th id="118">118</th><td>      Opc = Mips::<span class='error' title="no member named &apos;MTC1&apos; in namespace &apos;llvm::Mips&apos;">MTC1</span>;</td></tr>
<tr><th id="119">119</th><td>    <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;HI32RegClass&apos; in namespace &apos;llvm::Mips&apos;">HI32RegClass</span>.contains(DestReg))</td></tr>
<tr><th id="120">120</th><td>      Opc = Mips::<span class='error' title="no member named &apos;MTHI&apos; in namespace &apos;llvm::Mips&apos;">MTHI</span>, DestReg = <var>0</var>;</td></tr>
<tr><th id="121">121</th><td>    <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;LO32RegClass&apos; in namespace &apos;llvm::Mips&apos;">LO32RegClass</span>.contains(DestReg))</td></tr>
<tr><th id="122">122</th><td>      Opc = Mips::<span class='error' title="no member named &apos;MTLO&apos; in namespace &apos;llvm::Mips&apos;">MTLO</span>, DestReg = <var>0</var>;</td></tr>
<tr><th id="123">123</th><td>    <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;HI32DSPRegClass&apos; in namespace &apos;llvm::Mips&apos;">HI32DSPRegClass</span>.contains(DestReg))</td></tr>
<tr><th id="124">124</th><td>      Opc = Mips::<span class='error' title="no member named &apos;MTHI_DSP&apos; in namespace &apos;llvm::Mips&apos;">MTHI_DSP</span>;</td></tr>
<tr><th id="125">125</th><td>    <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;LO32DSPRegClass&apos; in namespace &apos;llvm::Mips&apos;">LO32DSPRegClass</span>.contains(DestReg))</td></tr>
<tr><th id="126">126</th><td>      Opc = Mips::<span class='error' title="no member named &apos;MTLO_DSP&apos; in namespace &apos;llvm::Mips&apos;">MTLO_DSP</span>;</td></tr>
<tr><th id="127">127</th><td>    <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;DSPCCRegClass&apos; in namespace &apos;llvm::Mips&apos;">DSPCCRegClass</span>.contains(DestReg)) {</td></tr>
<tr><th id="128">128</th><td>      BuildMI(MBB, I, DL, get(Mips::<span class='error' title="no member named &apos;WRDSP&apos; in namespace &apos;llvm::Mips&apos;">WRDSP</span>))</td></tr>
<tr><th id="129">129</th><td>        .addReg(SrcReg, getKillRegState(KillSrc)).addImm(<var>1</var> &lt;&lt; <var>4</var>)</td></tr>
<tr><th id="130">130</th><td>        .addReg(DestReg, RegState::ImplicitDefine);</td></tr>
<tr><th id="131">131</th><td>      <b>return</b>;</td></tr>
<tr><th id="132">132</th><td>    } <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;MSACtrlRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSACtrlRegClass</span>.contains(DestReg)) {</td></tr>
<tr><th id="133">133</th><td>      BuildMI(MBB, I, DL, get(Mips::<span class='error' title="no member named &apos;CTCMSA&apos; in namespace &apos;llvm::Mips&apos;">CTCMSA</span>))</td></tr>
<tr><th id="134">134</th><td>          .addReg(DestReg)</td></tr>
<tr><th id="135">135</th><td>          .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="136">136</th><td>      <b>return</b>;</td></tr>
<tr><th id="137">137</th><td>    }</td></tr>
<tr><th id="138">138</th><td>  }</td></tr>
<tr><th id="139">139</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;FGR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">FGR32RegClass</span>.contains(DestReg, SrcReg))</td></tr>
<tr><th id="140">140</th><td>    Opc = Mips::<span class='error' title="no member named &apos;FMOV_S&apos; in namespace &apos;llvm::Mips&apos;">FMOV_S</span>;</td></tr>
<tr><th id="141">141</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;AFGR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">AFGR64RegClass</span>.contains(DestReg, SrcReg))</td></tr>
<tr><th id="142">142</th><td>    Opc = Mips::<span class='error' title="no member named &apos;FMOV_D32&apos; in namespace &apos;llvm::Mips&apos;">FMOV_D32</span>;</td></tr>
<tr><th id="143">143</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;FGR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">FGR64RegClass</span>.contains(DestReg, SrcReg))</td></tr>
<tr><th id="144">144</th><td>    Opc = Mips::<span class='error' title="no member named &apos;FMOV_D64&apos; in namespace &apos;llvm::Mips&apos;">FMOV_D64</span>;</td></tr>
<tr><th id="145">145</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR64RegClass</span>.contains(DestReg)) { <i>// Copy to CPU64 Reg.</i></td></tr>
<tr><th id="146">146</th><td>    <b>if</b> (Mips::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR64RegClass</span>.contains(SrcReg))</td></tr>
<tr><th id="147">147</th><td>      Opc = Mips::<span class='error' title="no member named &apos;OR64&apos; in namespace &apos;llvm::Mips&apos;">OR64</span>, ZeroReg = Mips::<span class='error' title="no member named &apos;ZERO_64&apos; in namespace &apos;llvm::Mips&apos;">ZERO_64</span>;</td></tr>
<tr><th id="148">148</th><td>    <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;HI64RegClass&apos; in namespace &apos;llvm::Mips&apos;">HI64RegClass</span>.contains(SrcReg))</td></tr>
<tr><th id="149">149</th><td>      Opc = Mips::<span class='error' title="no member named &apos;MFHI64&apos; in namespace &apos;llvm::Mips&apos;">MFHI64</span>, SrcReg = <var>0</var>;</td></tr>
<tr><th id="150">150</th><td>    <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;LO64RegClass&apos; in namespace &apos;llvm::Mips&apos;">LO64RegClass</span>.contains(SrcReg))</td></tr>
<tr><th id="151">151</th><td>      Opc = Mips::<span class='error' title="no member named &apos;MFLO64&apos; in namespace &apos;llvm::Mips&apos;">MFLO64</span>, SrcReg = <var>0</var>;</td></tr>
<tr><th id="152">152</th><td>    <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;FGR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">FGR64RegClass</span>.contains(SrcReg))</td></tr>
<tr><th id="153">153</th><td>      Opc = Mips::<span class='error' title="no member named &apos;DMFC1&apos; in namespace &apos;llvm::Mips&apos;">DMFC1</span>;</td></tr>
<tr><th id="154">154</th><td>  }</td></tr>
<tr><th id="155">155</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR64RegClass</span>.contains(SrcReg)) { <i>// Copy from CPU64 Reg.</i></td></tr>
<tr><th id="156">156</th><td>    <b>if</b> (Mips::<span class='error' title="no member named &apos;HI64RegClass&apos; in namespace &apos;llvm::Mips&apos;">HI64RegClass</span>.contains(DestReg))</td></tr>
<tr><th id="157">157</th><td>      Opc = Mips::<span class='error' title="no member named &apos;MTHI64&apos; in namespace &apos;llvm::Mips&apos;">MTHI64</span>, DestReg = <var>0</var>;</td></tr>
<tr><th id="158">158</th><td>    <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;LO64RegClass&apos; in namespace &apos;llvm::Mips&apos;">LO64RegClass</span>.contains(DestReg))</td></tr>
<tr><th id="159">159</th><td>      Opc = Mips::<span class='error' title="no member named &apos;MTLO64&apos; in namespace &apos;llvm::Mips&apos;">MTLO64</span>, DestReg = <var>0</var>;</td></tr>
<tr><th id="160">160</th><td>    <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;FGR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">FGR64RegClass</span>.contains(DestReg))</td></tr>
<tr><th id="161">161</th><td>      Opc = Mips::<span class='error' title="no member named &apos;DMTC1&apos; in namespace &apos;llvm::Mips&apos;">DMTC1</span>;</td></tr>
<tr><th id="162">162</th><td>  } <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;CheriGPROrCNullRegClass&apos; in namespace &apos;llvm::Mips&apos;">CheriGPROrCNullRegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="163">163</th><td>    BuildMI(MBB, I, DL, get(Mips::<span class='error' title="no member named &apos;CMove&apos; in namespace &apos;llvm::Mips&apos;">CMove</span>))</td></tr>
<tr><th id="164">164</th><td>        .addReg(DestReg, RegState::Define)</td></tr>
<tr><th id="165">165</th><td>        .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="166">166</th><td>    <b>return</b>;</td></tr>
<tr><th id="167">167</th><td>  } <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;CheriHWRegsRegClass&apos; in namespace &apos;llvm::Mips&apos;">CheriHWRegsRegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="168">168</th><td>    BuildMI(MBB, I, DL, get(Mips::<span class='error' title="no member named &apos;CReadHwr&apos; in namespace &apos;llvm::Mips&apos;">CReadHwr</span>))</td></tr>
<tr><th id="169">169</th><td>        .addReg(DestReg, RegState::Define)</td></tr>
<tr><th id="170">170</th><td>        .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="171">171</th><td>    <b>return</b>;</td></tr>
<tr><th id="172">172</th><td>  } <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;CheriHWRegsRegClass&apos; in namespace &apos;llvm::Mips&apos;">CheriHWRegsRegClass</span>.contains(DestReg)) {</td></tr>
<tr><th id="173">173</th><td>    BuildMI(MBB, I, DL, get(Mips::<span class='error' title="no member named &apos;CWriteHwr&apos; in namespace &apos;llvm::Mips&apos;">CWriteHwr</span>))</td></tr>
<tr><th id="174">174</th><td>        .addReg(SrcReg, RegState::Define)</td></tr>
<tr><th id="175">175</th><td>        .addReg(DestReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="176">176</th><td>    <b>return</b>;</td></tr>
<tr><th id="177">177</th><td>  } <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;MSA128BRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128BRegClass</span>.contains(DestReg)) { <i>// Copy to MSA reg</i></td></tr>
<tr><th id="178">178</th><td>    <b>if</b> (Mips::<span class='error' title="no member named &apos;MSA128BRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSA128BRegClass</span>.contains(SrcReg))</td></tr>
<tr><th id="179">179</th><td>      Opc = Mips::<span class='error' title="no member named &apos;MOVE_V&apos; in namespace &apos;llvm::Mips&apos;">MOVE_V</span>;</td></tr>
<tr><th id="180">180</th><td>  }</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Opc &amp;&amp; &quot;Cannot copy registers&quot;) ? void (0) : __assert_fail (&quot;Opc &amp;&amp; \&quot;Cannot copy registers\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp&quot;, 182, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#13Opc" title='Opc' data-ref="13Opc">Opc</a> &amp;&amp; <q>"Cannot copy registers"</q>);</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="16MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="16MIB">MIB</dfn> = BuildMI(MBB, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc));</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <b>if</b> (<a class="local col0 ref" href="#10DestReg" title='DestReg' data-ref="10DestReg">DestReg</a>)</td></tr>
<tr><th id="187">187</th><td>    <a class="local col6 ref" href="#16MIB" title='MIB' data-ref="16MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#10DestReg" title='DestReg' data-ref="10DestReg">DestReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a>);</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>  <b>if</b> (<a class="local col1 ref" href="#11SrcReg" title='SrcReg' data-ref="11SrcReg">SrcReg</a>)</td></tr>
<tr><th id="190">190</th><td>    <a class="local col6 ref" href="#16MIB" title='MIB' data-ref="16MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#11SrcReg" title='SrcReg' data-ref="11SrcReg">SrcReg</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#12KillSrc" title='KillSrc' data-ref="12KillSrc">KillSrc</a>));</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>  <b>if</b> (<a class="local col4 ref" href="#14ZeroReg" title='ZeroReg' data-ref="14ZeroReg">ZeroReg</a>)</td></tr>
<tr><th id="193">193</th><td>    <a class="local col6 ref" href="#16MIB" title='MIB' data-ref="16MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#14ZeroReg" title='ZeroReg' data-ref="14ZeroReg">ZeroReg</a>);</td></tr>
<tr><th id="194">194</th><td>}</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL12isORCopyInstRKN4llvm12MachineInstrE" title='isORCopyInst' data-type='bool isORCopyInst(const llvm::MachineInstr &amp; MI)' data-ref="_ZL12isORCopyInstRKN4llvm12MachineInstrE">isORCopyInst</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="17MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="17MI">MI</dfn>) {</td></tr>
<tr><th id="197">197</th><td>  <b>switch</b> (<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="198">198</th><td>  <b>default</b>:</td></tr>
<tr><th id="199">199</th><td>    <b>break</b>;</td></tr>
<tr><th id="200">200</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;OR_MM&apos; in namespace &apos;llvm::Mips&apos;">OR_MM</span>:</td></tr>
<tr><th id="201">201</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;OR&apos; in namespace &apos;llvm::Mips&apos;">OR</span>:</td></tr>
<tr><th id="202">202</th><td>    <b>if</b> (MI.getOperand(<var>2</var>).getReg() == Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>)</td></tr>
<tr><th id="203">203</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="204">204</th><td>    <b>break</b>;</td></tr>
<tr><th id="205">205</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;OR64&apos; in namespace &apos;llvm::Mips&apos;">OR64</span>:</td></tr>
<tr><th id="206">206</th><td>    <b>if</b> (MI.getOperand(<var>2</var>).getReg() == Mips::<span class='error' title="no member named &apos;ZERO_64&apos; in namespace &apos;llvm::Mips&apos;">ZERO_64</span>)</td></tr>
<tr><th id="207">207</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="208">208</th><td>    <b>break</b>;</td></tr>
<tr><th id="209">209</th><td>  }</td></tr>
<tr><th id="210">210</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="211">211</th><td>}</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL20isCIncOffsetCopyInstRKN4llvm12MachineInstrE" title='isCIncOffsetCopyInst' data-type='bool isCIncOffsetCopyInst(const llvm::MachineInstr &amp; MI)' data-ref="_ZL20isCIncOffsetCopyInstRKN4llvm12MachineInstrE">isCIncOffsetCopyInst</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="18MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="18MI">MI</dfn>) {</td></tr>
<tr><th id="214">214</th><td>  <b>if</b> (MI.getOpcode() == Mips::<span class='error' title="no member named &apos;CIncOffset&apos; in namespace &apos;llvm::Mips&apos;">CIncOffset</span> &amp;&amp;</td></tr>
<tr><th id="215">215</th><td>      MI.getOperand(<var>2</var>).getReg() == Mips::<span class='error' title="no member named &apos;ZERO_64&apos; in namespace &apos;llvm::Mips&apos;">ZERO_64</span>)</td></tr>
<tr><th id="216">216</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="217">217</th><td>  <b>if</b> (MI.getOpcode() == Mips::<span class='error' title="no member named &apos;CIncOffsetImm&apos; in namespace &apos;llvm::Mips&apos;">CIncOffsetImm</span> &amp;&amp; MI.getOperand(<var>2</var>).getImm() == <var>0</var>)</td></tr>
<tr><th id="218">218</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="219">219</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="220">220</th><td>}</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td><i class="doc" data-doc="_ZL21isReadOrWriteToDSPRegRKN4llvm12MachineInstrERb">/// If<span class="command"> @MI</span> is WRDSP/RRDSP instruction return true with<span class="command"> @isWrite</span> set to true</i></td></tr>
<tr><th id="223">223</th><td><i class="doc" data-doc="_ZL21isReadOrWriteToDSPRegRKN4llvm12MachineInstrERb">/// if it is WRDSP instruction.</i></td></tr>
<tr><th id="224">224</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL21isReadOrWriteToDSPRegRKN4llvm12MachineInstrERb" title='isReadOrWriteToDSPReg' data-type='bool isReadOrWriteToDSPReg(const llvm::MachineInstr &amp; MI, bool &amp; isWrite)' data-ref="_ZL21isReadOrWriteToDSPRegRKN4llvm12MachineInstrERb">isReadOrWriteToDSPReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="19MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="19MI">MI</dfn>, <em>bool</em> &amp;<dfn class="local col0 decl" id="20isWrite" title='isWrite' data-type='bool &amp;' data-ref="20isWrite">isWrite</dfn>) {</td></tr>
<tr><th id="225">225</th><td>  <b>switch</b> (<a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="226">226</th><td>  <b>default</b>:</td></tr>
<tr><th id="227">227</th><td>   <b>return</b> <b>false</b>;</td></tr>
<tr><th id="228">228</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;WRDSP&apos; in namespace &apos;llvm::Mips&apos;">WRDSP</span>:</td></tr>
<tr><th id="229">229</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;WRDSP_MM&apos; in namespace &apos;llvm::Mips&apos;">WRDSP_MM</span>:</td></tr>
<tr><th id="230">230</th><td>    isWrite = <b>true</b>;</td></tr>
<tr><th id="231">231</th><td>    <b>break</b>;</td></tr>
<tr><th id="232">232</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;RDDSP&apos; in namespace &apos;llvm::Mips&apos;">RDDSP</span>:</td></tr>
<tr><th id="233">233</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;RDDSP_MM&apos; in namespace &apos;llvm::Mips&apos;">RDDSP_MM</span>:</td></tr>
<tr><th id="234">234</th><td>    isWrite = <b>false</b>;</td></tr>
<tr><th id="235">235</th><td>    <b>break</b>;</td></tr>
<tr><th id="236">236</th><td>  }</td></tr>
<tr><th id="237">237</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="238">238</th><td>}</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><i class="doc">/// We check for the common case of 'or', as it's MIPS' preferred instruction</i></td></tr>
<tr><th id="241">241</th><td><i class="doc">/// for GPRs but we have to check the operands to ensure that is the case.</i></td></tr>
<tr><th id="242">242</th><td><i class="doc">/// Other move instructions for MIPS are directly identifiable.</i></td></tr>
<tr><th id="243">243</th><td><em>bool</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15MipsSEInstrInfo15isCopyInstrImplERKNS_12MachineInstrERPKNS_14MachineOperandES7_" title='llvm::MipsSEInstrInfo::isCopyInstrImpl' data-ref="_ZNK4llvm15MipsSEInstrInfo15isCopyInstrImplERKNS_12MachineInstrERPKNS_14MachineOperandES7_">isCopyInstrImpl</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="21MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="21MI">MI</dfn>,</td></tr>
<tr><th id="244">244</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col2 decl" id="22Src" title='Src' data-type='const llvm::MachineOperand *&amp;' data-ref="22Src">Src</dfn>,</td></tr>
<tr><th id="245">245</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col3 decl" id="23Dest" title='Dest' data-type='const llvm::MachineOperand *&amp;' data-ref="23Dest">Dest</dfn>) <em>const</em> {</td></tr>
<tr><th id="246">246</th><td>  <em>bool</em> <dfn class="local col4 decl" id="24isDSPControlWrite" title='isDSPControlWrite' data-type='bool' data-ref="24isDSPControlWrite">isDSPControlWrite</dfn> = <b>false</b>;</td></tr>
<tr><th id="247">247</th><td>  <i>// Condition is made to match the creation of WRDSP/RDDSP copy instruction</i></td></tr>
<tr><th id="248">248</th><td><i>  // from copyPhysReg function.</i></td></tr>
<tr><th id="249">249</th><td><i></i></td></tr>
<tr><th id="250">250</th><td><i>  // FIXME: Handle CRead/WriteHWR here as well?</i></td></tr>
<tr><th id="251">251</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL21isReadOrWriteToDSPRegRKN4llvm12MachineInstrERb" title='isReadOrWriteToDSPReg' data-use='c' data-ref="_ZL21isReadOrWriteToDSPRegRKN4llvm12MachineInstrERb">isReadOrWriteToDSPReg</a>(<a class="local col1 ref" href="#21MI" title='MI' data-ref="21MI">MI</a>, <span class='refarg'><a class="local col4 ref" href="#24isDSPControlWrite" title='isDSPControlWrite' data-ref="24isDSPControlWrite">isDSPControlWrite</a></span>)) {</td></tr>
<tr><th id="252">252</th><td>    <b>if</b> (!<a class="local col1 ref" href="#21MI" title='MI' data-ref="21MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || <a class="local col1 ref" href="#21MI" title='MI' data-ref="21MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != (<var>1</var>&lt;&lt;<var>4</var>))</td></tr>
<tr><th id="253">253</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="254">254</th><td>    <b>else</b> <b>if</b> (<a class="local col4 ref" href="#24isDSPControlWrite" title='isDSPControlWrite' data-ref="24isDSPControlWrite">isDSPControlWrite</a>) {</td></tr>
<tr><th id="255">255</th><td>      <a class="local col2 ref" href="#22Src" title='Src' data-ref="22Src">Src</a> = &amp;<a class="local col1 ref" href="#21MI" title='MI' data-ref="21MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="256">256</th><td>      <a class="local col3 ref" href="#23Dest" title='Dest' data-ref="23Dest">Dest</a> = &amp;<a class="local col1 ref" href="#21MI" title='MI' data-ref="21MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="257">257</th><td>    } <b>else</b> {</td></tr>
<tr><th id="258">258</th><td>      <a class="local col3 ref" href="#23Dest" title='Dest' data-ref="23Dest">Dest</a> = &amp;<a class="local col1 ref" href="#21MI" title='MI' data-ref="21MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="259">259</th><td>      <a class="local col2 ref" href="#22Src" title='Src' data-ref="22Src">Src</a> = &amp;<a class="local col1 ref" href="#21MI" title='MI' data-ref="21MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="260">260</th><td>    }</td></tr>
<tr><th id="261">261</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="262">262</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#21MI" title='MI' data-ref="21MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isMoveRegENS0_9QueryTypeE" title='llvm::MachineInstr::isMoveReg' data-ref="_ZNK4llvm12MachineInstr9isMoveRegENS0_9QueryTypeE">isMoveReg</a>() || <a class="tu ref" href="#_ZL12isORCopyInstRKN4llvm12MachineInstrE" title='isORCopyInst' data-use='c' data-ref="_ZL12isORCopyInstRKN4llvm12MachineInstrE">isORCopyInst</a>(<a class="local col1 ref" href="#21MI" title='MI' data-ref="21MI">MI</a>) || <a class="tu ref" href="#_ZL20isCIncOffsetCopyInstRKN4llvm12MachineInstrE" title='isCIncOffsetCopyInst' data-use='c' data-ref="_ZL20isCIncOffsetCopyInstRKN4llvm12MachineInstrE">isCIncOffsetCopyInst</a>(<a class="local col1 ref" href="#21MI" title='MI' data-ref="21MI">MI</a>)) {</td></tr>
<tr><th id="263">263</th><td>    <a class="local col3 ref" href="#23Dest" title='Dest' data-ref="23Dest">Dest</a> = &amp;<a class="local col1 ref" href="#21MI" title='MI' data-ref="21MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="264">264</th><td>    <a class="local col2 ref" href="#22Src" title='Src' data-ref="22Src">Src</a> = &amp;<a class="local col1 ref" href="#21MI" title='MI' data-ref="21MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="265">265</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="266">266</th><td>  }</td></tr>
<tr><th id="267">267</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="268">268</th><td>}</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td><em>void</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a>::</td></tr>
<tr><th id="271">271</th><td><dfn class="virtual decl def" id="_ZNK4llvm15MipsSEInstrInfo15storeRegToStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegisterCl4000876" title='llvm::MipsSEInstrInfo::storeRegToStack' data-ref="_ZNK4llvm15MipsSEInstrInfo15storeRegToStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegisterCl4000876">storeRegToStack</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="25MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="25MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="26I" title='I' data-type='MachineBasicBlock::iterator' data-ref="26I">I</dfn>,</td></tr>
<tr><th id="272">272</th><td>                <em>unsigned</em> <dfn class="local col7 decl" id="27SrcReg" title='SrcReg' data-type='unsigned int' data-ref="27SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col8 decl" id="28isKill" title='isKill' data-type='bool' data-ref="28isKill">isKill</dfn>, <em>int</em> <dfn class="local col9 decl" id="29FI" title='FI' data-type='int' data-ref="29FI">FI</dfn>,</td></tr>
<tr><th id="273">273</th><td>                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="30RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="30RC">RC</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="31TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="31TRI">TRI</dfn>,</td></tr>
<tr><th id="274">274</th><td>                <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="32Offset" title='Offset' data-type='int64_t' data-ref="32Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="275">275</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col3 decl" id="33DL" title='DL' data-type='llvm::DebugLoc' data-ref="33DL">DL</dfn>;</td></tr>
<tr><th id="276">276</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col4 decl" id="34MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="34MMO">MMO</dfn> = <span class='error' title="cannot initialize object parameter of type &apos;const llvm::MipsInstrInfo&apos; with an expression of type &apos;const llvm::MipsSEInstrInfo&apos;">GetMemOperand</span>(MBB, FI, MachineMemOperand::MOStore);</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="35Opc" title='Opc' data-type='unsigned int' data-ref="35Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>  <i>// The ACC64/128 registers are handled by STORE_ACC64/128 pseudos, which call this function again with more ordinary</i></td></tr>
<tr><th id="281">281</th><td><i>  // registers when they are lowered: so no special treatment for CHERI is required.</i></td></tr>
<tr><th id="282">282</th><td>  <b>if</b> (Subtarget.isABI_CheriPureCap() &amp;&amp;</td></tr>
<tr><th id="283">283</th><td>      !Mips::<span class='error' title="no member named &apos;ACC64RegClass&apos; in namespace &apos;llvm::Mips&apos;">ACC64RegClass</span>.hasSubClassEq(RC) &amp;&amp;</td></tr>
<tr><th id="284">284</th><td>      !Mips::<span class='error' title="no member named &apos;ACC128RegClass&apos; in namespace &apos;llvm::Mips&apos;">ACC128RegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="285">285</th><td>    <b>if</b> (Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="286">286</th><td>      Opc = Mips::<span class='error' title="no member named &apos;CAPSTORE32&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE32</span>;</td></tr>
<tr><th id="287">287</th><td>    <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR64RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="288">288</th><td>      Opc = Mips::<span class='error' title="no member named &apos;CAPSTORE64&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE64</span>;</td></tr>
<tr><th id="289">289</th><td>    <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;FGR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">FGR64RegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="290">290</th><td>      <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col6 decl" id="36DL" title='DL' data-type='llvm::DebugLoc' data-ref="36DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col6 ref" href="#26I" title='I' data-ref="26I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="291">291</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="37RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="37RegInfo">RegInfo</dfn> = <a class="local col5 ref" href="#25MBB" title='MBB' data-ref="25MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="292">292</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="38IntReg" title='IntReg' data-type='unsigned int' data-ref="38IntReg">IntReg</dfn> = RegInfo.createVirtualRegister(&amp;Mips::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR64RegClass</span>);</td></tr>
<tr><th id="293">293</th><td>      BuildMI(MBB, I, DL, get(Mips::<span class='error' title="no member named &apos;DMFC1&apos; in namespace &apos;llvm::Mips&apos;">DMFC1</span>), IntReg)</td></tr>
<tr><th id="294">294</th><td>        .addReg(SrcReg);</td></tr>
<tr><th id="295">295</th><td>      BuildMI(MBB, I, DL, get(Mips::<span class='error' title="no member named &apos;CAPSTORE64&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE64</span>)).addReg(IntReg, getKillRegState(<b>true</b>))</td></tr>
<tr><th id="296">296</th><td>        .addReg(Mips::<span class='error' title="no member named &apos;ZERO_64&apos; in namespace &apos;llvm::Mips&apos;">ZERO_64</span>).addFrameIndex(FI).addImm(Offset).addMemOperand(MMO);</td></tr>
<tr><th id="297">297</th><td>      <b>return</b>;</td></tr>
<tr><th id="298">298</th><td>    } <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;CheriGPROrCNullRegClass&apos; in namespace &apos;llvm::Mips&apos;">CheriGPROrCNullRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="299">299</th><td>      Opc = Mips::<span class='error' title="no member named &apos;STORECAP&apos; in namespace &apos;llvm::Mips&apos;">STORECAP</span>;</td></tr>
<tr><th id="300">300</th><td>      <i>// Ensure that capabilities have a 32-byte alignment</i></td></tr>
<tr><th id="301">301</th><td><i>      // FIXME: This shouldn't be needed.  Whatever is allocating the frame index</i></td></tr>
<tr><th id="302">302</th><td><i>      // ought to set it.</i></td></tr>
<tr><th id="303">303</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col9 decl" id="39MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="39MFI">MFI</dfn> = <a class="local col5 ref" href="#25MBB" title='MBB' data-ref="25MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="304">304</th><td>      <a class="local col9 ref" href="#39MFI" title='MFI' data-ref="39MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo18setObjectAlignmentEij" title='llvm::MachineFrameInfo::setObjectAlignment' data-ref="_ZN4llvm16MachineFrameInfo18setObjectAlignmentEij">setObjectAlignment</a>(<a class="local col9 ref" href="#29FI" title='FI' data-ref="29FI">FI</a>, <a class="member" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget10isCheri128Ev" title='llvm::MipsSubtarget::isCheri128' data-ref="_ZNK4llvm13MipsSubtarget10isCheri128Ev">isCheri128</a>() ? <var>16</var> : <var>32</var>);</td></tr>
<tr><th id="305">305</th><td>    } <b>else</b> {</td></tr>
<tr><th id="306">306</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected register type for CHERI!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp&quot;, 306)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected register type for CHERI!"</q>);</td></tr>
<tr><th id="307">307</th><td>    }</td></tr>
<tr><th id="308">308</th><td>    BuildMI(MBB, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc)).addReg(SrcReg, getKillRegState(isKill))</td></tr>
<tr><th id="309">309</th><td>      .addReg(Mips::<span class='error' title="no member named &apos;ZERO_64&apos; in namespace &apos;llvm::Mips&apos;">ZERO_64</span>).addFrameIndex(FI).addImm(Offset).addMemOperand(MMO);</td></tr>
<tr><th id="310">310</th><td>    <b>return</b>;</td></tr>
<tr><th id="311">311</th><td>  }</td></tr>
<tr><th id="312">312</th><td>  <b>if</b> (Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="313">313</th><td>    Opc = Mips::<span class='error' title="no member named &apos;SW&apos; in namespace &apos;llvm::Mips&apos;">SW</span>;</td></tr>
<tr><th id="314">314</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR64RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="315">315</th><td>    Opc = Mips::<span class='error' title="no member named &apos;SD&apos; in namespace &apos;llvm::Mips&apos;">SD</span>;</td></tr>
<tr><th id="316">316</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;ACC64RegClass&apos; in namespace &apos;llvm::Mips&apos;">ACC64RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="317">317</th><td>    Opc = Mips::<span class='error' title="no member named &apos;STORE_ACC64&apos; in namespace &apos;llvm::Mips&apos;">STORE_ACC64</span>;</td></tr>
<tr><th id="318">318</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;ACC64DSPRegClass&apos; in namespace &apos;llvm::Mips&apos;">ACC64DSPRegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="319">319</th><td>    Opc = Mips::<span class='error' title="no member named &apos;STORE_ACC64DSP&apos; in namespace &apos;llvm::Mips&apos;">STORE_ACC64DSP</span>;</td></tr>
<tr><th id="320">320</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;ACC128RegClass&apos; in namespace &apos;llvm::Mips&apos;">ACC128RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="321">321</th><td>    Opc = Mips::<span class='error' title="no member named &apos;STORE_ACC128&apos; in namespace &apos;llvm::Mips&apos;">STORE_ACC128</span>;</td></tr>
<tr><th id="322">322</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;DSPCCRegClass&apos; in namespace &apos;llvm::Mips&apos;">DSPCCRegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="323">323</th><td>    Opc = Mips::<span class='error' title="no member named &apos;STORE_CCOND_DSP&apos; in namespace &apos;llvm::Mips&apos;">STORE_CCOND_DSP</span>;</td></tr>
<tr><th id="324">324</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;FGR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">FGR32RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="325">325</th><td>    Opc = Mips::<span class='error' title="no member named &apos;SWC1&apos; in namespace &apos;llvm::Mips&apos;">SWC1</span>;</td></tr>
<tr><th id="326">326</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;AFGR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">AFGR64RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="327">327</th><td>    Opc = Mips::<span class='error' title="no member named &apos;SDC1&apos; in namespace &apos;llvm::Mips&apos;">SDC1</span>;</td></tr>
<tr><th id="328">328</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;FGR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">FGR64RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="329">329</th><td>    Opc = Mips::<span class='error' title="no member named &apos;SDC164&apos; in namespace &apos;llvm::Mips&apos;">SDC164</span>;</td></tr>
<tr><th id="330">330</th><td>  <b>else</b> <b>if</b> (<a class="local col1 ref" href="#31TRI" title='TRI' data-ref="31TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col0 ref" href="#30RC" title='RC' data-ref="30RC">RC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a>))</td></tr>
<tr><th id="331">331</th><td>    Opc = Mips::<span class='error' title="no member named &apos;ST_B&apos; in namespace &apos;llvm::Mips&apos;">ST_B</span>;</td></tr>
<tr><th id="332">332</th><td>  <b>else</b> <b>if</b> (<a class="local col1 ref" href="#31TRI" title='TRI' data-ref="31TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col0 ref" href="#30RC" title='RC' data-ref="30RC">RC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a>) ||</td></tr>
<tr><th id="333">333</th><td>           <a class="local col1 ref" href="#31TRI" title='TRI' data-ref="31TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col0 ref" href="#30RC" title='RC' data-ref="30RC">RC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>))</td></tr>
<tr><th id="334">334</th><td>    Opc = Mips::<span class='error' title="no member named &apos;ST_H&apos; in namespace &apos;llvm::Mips&apos;">ST_H</span>;</td></tr>
<tr><th id="335">335</th><td>  <b>else</b> <b>if</b> (<a class="local col1 ref" href="#31TRI" title='TRI' data-ref="31TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col0 ref" href="#30RC" title='RC' data-ref="30RC">RC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>) ||</td></tr>
<tr><th id="336">336</th><td>           <a class="local col1 ref" href="#31TRI" title='TRI' data-ref="31TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col0 ref" href="#30RC" title='RC' data-ref="30RC">RC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a>))</td></tr>
<tr><th id="337">337</th><td>    Opc = Mips::<span class='error' title="no member named &apos;ST_W&apos; in namespace &apos;llvm::Mips&apos;">ST_W</span>;</td></tr>
<tr><th id="338">338</th><td>  <b>else</b> <b>if</b> (<a class="local col1 ref" href="#31TRI" title='TRI' data-ref="31TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col0 ref" href="#30RC" title='RC' data-ref="30RC">RC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a>) ||</td></tr>
<tr><th id="339">339</th><td>           <a class="local col1 ref" href="#31TRI" title='TRI' data-ref="31TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col0 ref" href="#30RC" title='RC' data-ref="30RC">RC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f64" title='llvm::MVT::SimpleValueType::v2f64' data-ref="llvm::MVT::SimpleValueType::v2f64">v2f64</a>))</td></tr>
<tr><th id="340">340</th><td>    Opc = Mips::<span class='error' title="no member named &apos;ST_D&apos; in namespace &apos;llvm::Mips&apos;">ST_D</span>;</td></tr>
<tr><th id="341">341</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;CheriGPROrCNullRegClass&apos; in namespace &apos;llvm::Mips&apos;">CheriGPROrCNullRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="342">342</th><td>    Opc = Mips::<span class='error' title="no member named &apos;STORECAP&apos; in namespace &apos;llvm::Mips&apos;">STORECAP</span>;</td></tr>
<tr><th id="343">343</th><td>    <i>// Ensure that capabilities have a 32-byte alignment</i></td></tr>
<tr><th id="344">344</th><td><i>    // FIXME: This shouldn't be needed.  Whatever is allocating the frame index</i></td></tr>
<tr><th id="345">345</th><td><i>    // ought to set it.</i></td></tr>
<tr><th id="346">346</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col0 decl" id="40MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="40MFI">MFI</dfn> = <a class="local col5 ref" href="#25MBB" title='MBB' data-ref="25MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="347">347</th><td>    <a class="local col0 ref" href="#40MFI" title='MFI' data-ref="40MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo18setObjectAlignmentEij" title='llvm::MachineFrameInfo::setObjectAlignment' data-ref="_ZN4llvm16MachineFrameInfo18setObjectAlignmentEij">setObjectAlignment</a>(<a class="local col9 ref" href="#29FI" title='FI' data-ref="29FI">FI</a>, <a class="member" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget10isCheri128Ev" title='llvm::MipsSubtarget::isCheri128' data-ref="_ZNK4llvm13MipsSubtarget10isCheri128Ev">isCheri128</a>() ? <var>16</var> : <var>32</var>);</td></tr>
<tr><th id="348">348</th><td>    BuildMI(MBB, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc))</td></tr>
<tr><th id="349">349</th><td>        .addReg(SrcReg, getKillRegState(isKill))</td></tr>
<tr><th id="350">350</th><td>        .addFrameIndex(FI)</td></tr>
<tr><th id="351">351</th><td>        .addImm(Offset)</td></tr>
<tr><th id="352">352</th><td>        .addMemOperand(MMO)</td></tr>
<tr><th id="353">353</th><td>        .addReg(Mips::<span class='error' title="no member named &apos;DDC&apos; in namespace &apos;llvm::Mips&apos;">DDC</span>);</td></tr>
<tr><th id="354">354</th><td>    <b>return</b>;</td></tr>
<tr><th id="355">355</th><td>  } <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;LO32RegClass&apos; in namespace &apos;llvm::Mips&apos;">LO32RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="356">356</th><td>    Opc = Mips::<span class='error' title="no member named &apos;SW&apos; in namespace &apos;llvm::Mips&apos;">SW</span>;</td></tr>
<tr><th id="357">357</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;LO64RegClass&apos; in namespace &apos;llvm::Mips&apos;">LO64RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="358">358</th><td>    Opc = Mips::<span class='error' title="no member named &apos;SD&apos; in namespace &apos;llvm::Mips&apos;">SD</span>;</td></tr>
<tr><th id="359">359</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;HI32RegClass&apos; in namespace &apos;llvm::Mips&apos;">HI32RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="360">360</th><td>    Opc = Mips::<span class='error' title="no member named &apos;SW&apos; in namespace &apos;llvm::Mips&apos;">SW</span>;</td></tr>
<tr><th id="361">361</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;HI64RegClass&apos; in namespace &apos;llvm::Mips&apos;">HI64RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="362">362</th><td>    Opc = Mips::<span class='error' title="no member named &apos;SD&apos; in namespace &apos;llvm::Mips&apos;">SD</span>;</td></tr>
<tr><th id="363">363</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;DSPRRegClass&apos; in namespace &apos;llvm::Mips&apos;">DSPRRegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="364">364</th><td>    Opc = Mips::<span class='error' title="no member named &apos;SWDSP&apos; in namespace &apos;llvm::Mips&apos;">SWDSP</span>;</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>  <i>// Hi, Lo are normally caller save but they are callee save</i></td></tr>
<tr><th id="367">367</th><td><i>  // for interrupt handling.</i></td></tr>
<tr><th id="368">368</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col1 decl" id="41Func" title='Func' data-type='const llvm::Function &amp;' data-ref="41Func">Func</dfn> = <a class="local col5 ref" href="#25MBB" title='MBB' data-ref="25MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="369">369</th><td>  <b>if</b> (<a class="local col1 ref" href="#41Func" title='Func' data-ref="41Func">Func</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"interrupt"</q>)) {</td></tr>
<tr><th id="370">370</th><td>    <b>if</b> (Mips::<span class='error' title="no member named &apos;HI32RegClass&apos; in namespace &apos;llvm::Mips&apos;">HI32RegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="371">371</th><td>      BuildMI(MBB, I, DL, get(Mips::<span class='error' title="no member named &apos;MFHI&apos; in namespace &apos;llvm::Mips&apos;">MFHI</span>), Mips::<span class='error' title="no member named &apos;K0&apos; in namespace &apos;llvm::Mips&apos;">K0</span>);</td></tr>
<tr><th id="372">372</th><td>      SrcReg = Mips::<span class='error' title="no member named &apos;K0&apos; in namespace &apos;llvm::Mips&apos;">K0</span>;</td></tr>
<tr><th id="373">373</th><td>    } <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;HI64RegClass&apos; in namespace &apos;llvm::Mips&apos;">HI64RegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="374">374</th><td>      BuildMI(MBB, I, DL, get(Mips::<span class='error' title="no member named &apos;MFHI64&apos; in namespace &apos;llvm::Mips&apos;">MFHI64</span>), Mips::<span class='error' title="no member named &apos;K0_64&apos; in namespace &apos;llvm::Mips&apos;">K0_64</span>);</td></tr>
<tr><th id="375">375</th><td>      SrcReg = Mips::<span class='error' title="no member named &apos;K0_64&apos; in namespace &apos;llvm::Mips&apos;">K0_64</span>;</td></tr>
<tr><th id="376">376</th><td>    } <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;LO32RegClass&apos; in namespace &apos;llvm::Mips&apos;">LO32RegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="377">377</th><td>      BuildMI(MBB, I, DL, get(Mips::<span class='error' title="no member named &apos;MFLO&apos; in namespace &apos;llvm::Mips&apos;">MFLO</span>), Mips::<span class='error' title="no member named &apos;K0&apos; in namespace &apos;llvm::Mips&apos;">K0</span>);</td></tr>
<tr><th id="378">378</th><td>      SrcReg = Mips::<span class='error' title="no member named &apos;K0&apos; in namespace &apos;llvm::Mips&apos;">K0</span>;</td></tr>
<tr><th id="379">379</th><td>    } <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;LO64RegClass&apos; in namespace &apos;llvm::Mips&apos;">LO64RegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="380">380</th><td>      BuildMI(MBB, I, DL, get(Mips::<span class='error' title="no member named &apos;MFLO64&apos; in namespace &apos;llvm::Mips&apos;">MFLO64</span>), Mips::<span class='error' title="no member named &apos;K0_64&apos; in namespace &apos;llvm::Mips&apos;">K0_64</span>);</td></tr>
<tr><th id="381">381</th><td>      SrcReg = Mips::<span class='error' title="no member named &apos;K0_64&apos; in namespace &apos;llvm::Mips&apos;">K0_64</span>;</td></tr>
<tr><th id="382">382</th><td>    }</td></tr>
<tr><th id="383">383</th><td>  }</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Opc &amp;&amp; &quot;Register class not handled!&quot;) ? void (0) : __assert_fail (&quot;Opc &amp;&amp; \&quot;Register class not handled!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp&quot;, 385, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#35Opc" title='Opc' data-ref="35Opc">Opc</a> &amp;&amp; <q>"Register class not handled!"</q>);</td></tr>
<tr><th id="386">386</th><td>  BuildMI(MBB, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc)).addReg(SrcReg, getKillRegState(isKill))</td></tr>
<tr><th id="387">387</th><td>    .addFrameIndex(FI).addImm(Offset).addMemOperand(MMO);</td></tr>
<tr><th id="388">388</th><td>}</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td><em>void</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a>::</td></tr>
<tr><th id="391">391</th><td><dfn class="virtual decl def" id="_ZNK4llvm15MipsSEInstrInfo16loadRegFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegisterCl16297807" title='llvm::MipsSEInstrInfo::loadRegFromStack' data-ref="_ZNK4llvm15MipsSEInstrInfo16loadRegFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegisterCl16297807">loadRegFromStack</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="42MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="42MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="43I" title='I' data-type='MachineBasicBlock::iterator' data-ref="43I">I</dfn>,</td></tr>
<tr><th id="392">392</th><td>                 <em>unsigned</em> <dfn class="local col4 decl" id="44DestReg" title='DestReg' data-type='unsigned int' data-ref="44DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col5 decl" id="45FI" title='FI' data-type='int' data-ref="45FI">FI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="46RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="46RC">RC</dfn>,</td></tr>
<tr><th id="393">393</th><td>                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="47TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="47TRI">TRI</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="48Offset" title='Offset' data-type='int64_t' data-ref="48Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="394">394</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col9 decl" id="49DL" title='DL' data-type='llvm::DebugLoc' data-ref="49DL">DL</dfn>;</td></tr>
<tr><th id="395">395</th><td>  <b>if</b> (<a class="local col3 ref" href="#43I" title='I' data-ref="43I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#42MBB" title='MBB' data-ref="42MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) <a class="local col9 ref" href="#49DL" title='DL' data-ref="49DL">DL</a> <a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col3 ref" href="#43I" title='I' data-ref="43I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="396">396</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col0 decl" id="50MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="50MMO">MMO</dfn> = <span class='error' title="cannot initialize object parameter of type &apos;const llvm::MipsInstrInfo&apos; with an expression of type &apos;const llvm::MipsSEInstrInfo&apos;">GetMemOperand</span>(MBB, FI, MachineMemOperand::MOLoad);</td></tr>
<tr><th id="397">397</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="51Opc" title='Opc' data-type='unsigned int' data-ref="51Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td>  <i>// The ACC64/128 registers are handled by LOAD_ACC64/128 pseudos, which call this function again with more ordinary</i></td></tr>
<tr><th id="400">400</th><td><i>  // registers when they are lowered: so no special treatment for CHERI is required.</i></td></tr>
<tr><th id="401">401</th><td>  <b>if</b> (Subtarget.isABI_CheriPureCap() &amp;&amp;</td></tr>
<tr><th id="402">402</th><td>      !Mips::<span class='error' title="no member named &apos;ACC64RegClass&apos; in namespace &apos;llvm::Mips&apos;">ACC64RegClass</span>.hasSubClassEq(RC) &amp;&amp;</td></tr>
<tr><th id="403">403</th><td>      !Mips::<span class='error' title="no member named &apos;ACC128RegClass&apos; in namespace &apos;llvm::Mips&apos;">ACC128RegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="404">404</th><td>    <b>if</b> (Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="405">405</th><td>      Opc = Mips::<span class='error' title="no member named &apos;CAPLOAD32&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD32</span>;</td></tr>
<tr><th id="406">406</th><td>    <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR64RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="407">407</th><td>      Opc = Mips::<span class='error' title="no member named &apos;CAPLOAD64&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD64</span>;</td></tr>
<tr><th id="408">408</th><td>    <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;FGR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">FGR64RegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="409">409</th><td>      <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col2 decl" id="52DL" title='DL' data-type='llvm::DebugLoc' data-ref="52DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col3 ref" href="#43I" title='I' data-ref="43I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="410">410</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="53RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="53RegInfo">RegInfo</dfn> = <a class="local col2 ref" href="#42MBB" title='MBB' data-ref="42MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="411">411</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="54IntReg" title='IntReg' data-type='unsigned int' data-ref="54IntReg">IntReg</dfn> = RegInfo.createVirtualRegister(&amp;Mips::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR64RegClass</span>);</td></tr>
<tr><th id="412">412</th><td>      BuildMI(MBB, I, DL, get(Mips::<span class='error' title="no member named &apos;CAPLOAD64&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD64</span>), IntReg)</td></tr>
<tr><th id="413">413</th><td>        .addReg(Mips::<span class='error' title="no member named &apos;ZERO_64&apos; in namespace &apos;llvm::Mips&apos;">ZERO_64</span>).addFrameIndex(FI).addImm(Offset)</td></tr>
<tr><th id="414">414</th><td>        .addMemOperand(MMO);</td></tr>
<tr><th id="415">415</th><td>      BuildMI(MBB, I, DL, get(Mips::<span class='error' title="no member named &apos;DMTC1&apos; in namespace &apos;llvm::Mips&apos;">DMTC1</span>), DestReg)</td></tr>
<tr><th id="416">416</th><td>        .addReg(IntReg, getKillRegState(<b>true</b>));</td></tr>
<tr><th id="417">417</th><td>      <b>return</b>;</td></tr>
<tr><th id="418">418</th><td>    } <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;CheriGPROrCNullRegClass&apos; in namespace &apos;llvm::Mips&apos;">CheriGPROrCNullRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="419">419</th><td>      Opc = Mips::<span class='error' title="no member named &apos;LOADCAP&apos; in namespace &apos;llvm::Mips&apos;">LOADCAP</span>;</td></tr>
<tr><th id="420">420</th><td>    } <b>else</b> {</td></tr>
<tr><th id="421">421</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected register type for CHERI!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp&quot;, 421)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected register type for CHERI!"</q>);</td></tr>
<tr><th id="422">422</th><td>    }</td></tr>
<tr><th id="423">423</th><td>    BuildMI(MBB, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc), DestReg)</td></tr>
<tr><th id="424">424</th><td>      .addReg(Mips::<span class='error' title="no member named &apos;ZERO_64&apos; in namespace &apos;llvm::Mips&apos;">ZERO_64</span>).addFrameIndex(FI).addImm(Offset)</td></tr>
<tr><th id="425">425</th><td>      .addMemOperand(MMO);</td></tr>
<tr><th id="426">426</th><td>    <b>return</b>;</td></tr>
<tr><th id="427">427</th><td>  }</td></tr>
<tr><th id="428">428</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col5 decl" id="55Func" title='Func' data-type='const llvm::Function &amp;' data-ref="55Func">Func</dfn> = <a class="local col2 ref" href="#42MBB" title='MBB' data-ref="42MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="429">429</th><td>  <em>bool</em> <dfn class="local col6 decl" id="56ReqIndirectLoad" title='ReqIndirectLoad' data-type='bool' data-ref="56ReqIndirectLoad">ReqIndirectLoad</dfn> = Func.hasFnAttribute(<q>"interrupt"</q>) &amp;&amp;</td></tr>
<tr><th id="430">430</th><td>                         (DestReg == Mips::<span class='error' title="no member named &apos;LO0&apos; in namespace &apos;llvm::Mips&apos;">LO0</span> || DestReg == Mips::<span class='error' title="no member named &apos;LO0_64&apos; in namespace &apos;llvm::Mips&apos;">LO0_64</span> ||</td></tr>
<tr><th id="431">431</th><td>                          DestReg == Mips::<span class='error' title="no member named &apos;HI0&apos; in namespace &apos;llvm::Mips&apos;">HI0</span> || DestReg == Mips::<span class='error' title="no member named &apos;HI0_64&apos; in namespace &apos;llvm::Mips&apos;">HI0_64</span>);</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td>  <b>if</b> (Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="434">434</th><td>    Opc = Mips::<span class='error' title="no member named &apos;LW&apos; in namespace &apos;llvm::Mips&apos;">LW</span>;</td></tr>
<tr><th id="435">435</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR64RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="436">436</th><td>    Opc = Mips::<span class='error' title="no member named &apos;LD&apos; in namespace &apos;llvm::Mips&apos;">LD</span>;</td></tr>
<tr><th id="437">437</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;ACC64RegClass&apos; in namespace &apos;llvm::Mips&apos;">ACC64RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="438">438</th><td>    Opc = Mips::<span class='error' title="no member named &apos;LOAD_ACC64&apos; in namespace &apos;llvm::Mips&apos;">LOAD_ACC64</span>;</td></tr>
<tr><th id="439">439</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;ACC64DSPRegClass&apos; in namespace &apos;llvm::Mips&apos;">ACC64DSPRegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="440">440</th><td>    Opc = Mips::<span class='error' title="no member named &apos;LOAD_ACC64DSP&apos; in namespace &apos;llvm::Mips&apos;">LOAD_ACC64DSP</span>;</td></tr>
<tr><th id="441">441</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;ACC128RegClass&apos; in namespace &apos;llvm::Mips&apos;">ACC128RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="442">442</th><td>    Opc = Mips::<span class='error' title="no member named &apos;LOAD_ACC128&apos; in namespace &apos;llvm::Mips&apos;">LOAD_ACC128</span>;</td></tr>
<tr><th id="443">443</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;DSPCCRegClass&apos; in namespace &apos;llvm::Mips&apos;">DSPCCRegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="444">444</th><td>    Opc = Mips::<span class='error' title="no member named &apos;LOAD_CCOND_DSP&apos; in namespace &apos;llvm::Mips&apos;">LOAD_CCOND_DSP</span>;</td></tr>
<tr><th id="445">445</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;FGR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">FGR32RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="446">446</th><td>    Opc = Mips::<span class='error' title="no member named &apos;LWC1&apos; in namespace &apos;llvm::Mips&apos;">LWC1</span>;</td></tr>
<tr><th id="447">447</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;AFGR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">AFGR64RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="448">448</th><td>    Opc = Mips::<span class='error' title="no member named &apos;LDC1&apos; in namespace &apos;llvm::Mips&apos;">LDC1</span>;</td></tr>
<tr><th id="449">449</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;FGR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">FGR64RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="450">450</th><td>    Opc = Mips::<span class='error' title="no member named &apos;LDC164&apos; in namespace &apos;llvm::Mips&apos;">LDC164</span>;</td></tr>
<tr><th id="451">451</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#47TRI" title='TRI' data-ref="47TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col6 ref" href="#46RC" title='RC' data-ref="46RC">RC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a>))</td></tr>
<tr><th id="452">452</th><td>    Opc = Mips::<span class='error' title="no member named &apos;LD_B&apos; in namespace &apos;llvm::Mips&apos;">LD_B</span>;</td></tr>
<tr><th id="453">453</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#47TRI" title='TRI' data-ref="47TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col6 ref" href="#46RC" title='RC' data-ref="46RC">RC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a>) ||</td></tr>
<tr><th id="454">454</th><td>           <a class="local col7 ref" href="#47TRI" title='TRI' data-ref="47TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col6 ref" href="#46RC" title='RC' data-ref="46RC">RC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>))</td></tr>
<tr><th id="455">455</th><td>    Opc = Mips::<span class='error' title="no member named &apos;LD_H&apos; in namespace &apos;llvm::Mips&apos;">LD_H</span>;</td></tr>
<tr><th id="456">456</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#47TRI" title='TRI' data-ref="47TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col6 ref" href="#46RC" title='RC' data-ref="46RC">RC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>) ||</td></tr>
<tr><th id="457">457</th><td>           <a class="local col7 ref" href="#47TRI" title='TRI' data-ref="47TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col6 ref" href="#46RC" title='RC' data-ref="46RC">RC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a>))</td></tr>
<tr><th id="458">458</th><td>    Opc = Mips::<span class='error' title="no member named &apos;LD_W&apos; in namespace &apos;llvm::Mips&apos;">LD_W</span>;</td></tr>
<tr><th id="459">459</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#47TRI" title='TRI' data-ref="47TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col6 ref" href="#46RC" title='RC' data-ref="46RC">RC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a>) ||</td></tr>
<tr><th id="460">460</th><td>           <a class="local col7 ref" href="#47TRI" title='TRI' data-ref="47TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col6 ref" href="#46RC" title='RC' data-ref="46RC">RC</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f64" title='llvm::MVT::SimpleValueType::v2f64' data-ref="llvm::MVT::SimpleValueType::v2f64">v2f64</a>))</td></tr>
<tr><th id="461">461</th><td>    Opc = Mips::<span class='error' title="no member named &apos;LD_D&apos; in namespace &apos;llvm::Mips&apos;">LD_D</span>;</td></tr>
<tr><th id="462">462</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;CheriGPROrCNullRegClass&apos; in namespace &apos;llvm::Mips&apos;">CheriGPROrCNullRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="463">463</th><td>    Opc = Mips::<span class='error' title="no member named &apos;LOADCAP&apos; in namespace &apos;llvm::Mips&apos;">LOADCAP</span>;</td></tr>
<tr><th id="464">464</th><td>    BuildMI(MBB, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc), DestReg)</td></tr>
<tr><th id="465">465</th><td>        .addFrameIndex(FI)</td></tr>
<tr><th id="466">466</th><td>        .addImm(Offset)</td></tr>
<tr><th id="467">467</th><td>        .addMemOperand(MMO)</td></tr>
<tr><th id="468">468</th><td>        .addReg(Mips::<span class='error' title="no member named &apos;DDC&apos; in namespace &apos;llvm::Mips&apos;">DDC</span>);</td></tr>
<tr><th id="469">469</th><td>    <b>return</b>;</td></tr>
<tr><th id="470">470</th><td>  } <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;HI32RegClass&apos; in namespace &apos;llvm::Mips&apos;">HI32RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="471">471</th><td>    Opc = Mips::<span class='error' title="no member named &apos;LW&apos; in namespace &apos;llvm::Mips&apos;">LW</span>;</td></tr>
<tr><th id="472">472</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;HI64RegClass&apos; in namespace &apos;llvm::Mips&apos;">HI64RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="473">473</th><td>    Opc = Mips::<span class='error' title="no member named &apos;LD&apos; in namespace &apos;llvm::Mips&apos;">LD</span>;</td></tr>
<tr><th id="474">474</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;LO32RegClass&apos; in namespace &apos;llvm::Mips&apos;">LO32RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="475">475</th><td>    Opc = Mips::<span class='error' title="no member named &apos;LW&apos; in namespace &apos;llvm::Mips&apos;">LW</span>;</td></tr>
<tr><th id="476">476</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;LO64RegClass&apos; in namespace &apos;llvm::Mips&apos;">LO64RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="477">477</th><td>    Opc = Mips::<span class='error' title="no member named &apos;LD&apos; in namespace &apos;llvm::Mips&apos;">LD</span>;</td></tr>
<tr><th id="478">478</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;DSPRRegClass&apos; in namespace &apos;llvm::Mips&apos;">DSPRRegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="479">479</th><td>    Opc = Mips::<span class='error' title="no member named &apos;LWDSP&apos; in namespace &apos;llvm::Mips&apos;">LWDSP</span>;</td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Opc &amp;&amp; &quot;Register class not handled!&quot;) ? void (0) : __assert_fail (&quot;Opc &amp;&amp; \&quot;Register class not handled!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp&quot;, 481, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#51Opc" title='Opc' data-ref="51Opc">Opc</a> &amp;&amp; <q>"Register class not handled!"</q>);</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td>  <b>if</b> (!<a class="local col6 ref" href="#56ReqIndirectLoad" title='ReqIndirectLoad' data-ref="56ReqIndirectLoad">ReqIndirectLoad</a>)</td></tr>
<tr><th id="484">484</th><td>    BuildMI(MBB, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc), DestReg)</td></tr>
<tr><th id="485">485</th><td>        .addFrameIndex(FI)</td></tr>
<tr><th id="486">486</th><td>        .addImm(Offset)</td></tr>
<tr><th id="487">487</th><td>        .addMemOperand(MMO);</td></tr>
<tr><th id="488">488</th><td>  <b>else</b> {</td></tr>
<tr><th id="489">489</th><td>    <i>// Load HI/LO through K0. Notably the DestReg is encoded into the</i></td></tr>
<tr><th id="490">490</th><td><i>    // instruction itself.</i></td></tr>
<tr><th id="491">491</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="57Reg" title='Reg' data-type='unsigned int' data-ref="57Reg">Reg</dfn> = Mips::<span class='error' title="no member named &apos;K0&apos; in namespace &apos;llvm::Mips&apos;">K0</span>;</td></tr>
<tr><th id="492">492</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="58LdOp" title='LdOp' data-type='unsigned int' data-ref="58LdOp">LdOp</dfn> = Mips::<span class='error' title="no member named &apos;MTLO&apos; in namespace &apos;llvm::Mips&apos;">MTLO</span>;</td></tr>
<tr><th id="493">493</th><td>    <b>if</b> (DestReg == Mips::<span class='error' title="no member named &apos;HI0&apos; in namespace &apos;llvm::Mips&apos;">HI0</span>)</td></tr>
<tr><th id="494">494</th><td>      LdOp = Mips::<span class='error' title="no member named &apos;MTHI&apos; in namespace &apos;llvm::Mips&apos;">MTHI</span>;</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td>    <b>if</b> (<a class="member" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6getABIEv" title='llvm::MipsSubtarget::getABI' data-ref="_ZNK4llvm13MipsSubtarget6getABIEv">getABI</a>().<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo12ArePtrs64bitEv" title='llvm::MipsABIInfo::ArePtrs64bit' data-ref="_ZNK4llvm11MipsABIInfo12ArePtrs64bitEv">ArePtrs64bit</a>()) {</td></tr>
<tr><th id="497">497</th><td>      Reg = Mips::<span class='error' title="no member named &apos;K0_64&apos; in namespace &apos;llvm::Mips&apos;">K0_64</span>;</td></tr>
<tr><th id="498">498</th><td>      <b>if</b> (DestReg == Mips::<span class='error' title="no member named &apos;HI0_64&apos; in namespace &apos;llvm::Mips&apos;">HI0_64</span>)</td></tr>
<tr><th id="499">499</th><td>        LdOp = Mips::<span class='error' title="no member named &apos;MTHI64&apos; in namespace &apos;llvm::Mips&apos;">MTHI64</span>;</td></tr>
<tr><th id="500">500</th><td>      <b>else</b></td></tr>
<tr><th id="501">501</th><td>        LdOp = Mips::<span class='error' title="no member named &apos;MTLO64&apos; in namespace &apos;llvm::Mips&apos;">MTLO64</span>;</td></tr>
<tr><th id="502">502</th><td>    }</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>    BuildMI(MBB, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc), Reg)</td></tr>
<tr><th id="505">505</th><td>        .addFrameIndex(FI)</td></tr>
<tr><th id="506">506</th><td>        .addImm(Offset)</td></tr>
<tr><th id="507">507</th><td>        .addMemOperand(MMO);</td></tr>
<tr><th id="508">508</th><td>    BuildMI(MBB, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(LdOp)).addReg(Reg);</td></tr>
<tr><th id="509">509</th><td>  }</td></tr>
<tr><th id="510">510</th><td>}</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td><em>bool</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15MipsSEInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::MipsSEInstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm15MipsSEInstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="59MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="59MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="513">513</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="60MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="60MBB">MBB</dfn> = *<a class="local col9 ref" href="#59MI" title='MI' data-ref="59MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="514">514</th><td>  <em>bool</em> <dfn class="local col1 decl" id="61isMicroMips" title='isMicroMips' data-type='bool' data-ref="61isMicroMips">isMicroMips</dfn> = <a class="member" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv" title='llvm::MipsSubtarget::inMicroMipsMode' data-ref="_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv">inMicroMipsMode</a>();</td></tr>
<tr><th id="515">515</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="62Opc" title='Opc' data-type='unsigned int' data-ref="62Opc">Opc</dfn>;</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>  <b>switch</b> (<a class="local col9 ref" href="#59MI" title='MI' data-ref="59MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="518">518</th><td>  <b>default</b>:</td></tr>
<tr><th id="519">519</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="520">520</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;RetRA&apos; in namespace &apos;llvm::Mips&apos;">RetRA</span>:</td></tr>
<tr><th id="521">521</th><td>    expandRetRA(MBB, MI);</td></tr>
<tr><th id="522">522</th><td>    <b>break</b>;</td></tr>
<tr><th id="523">523</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ERet&apos; in namespace &apos;llvm::Mips&apos;">ERet</span>:</td></tr>
<tr><th id="524">524</th><td>    expandERet(MBB, MI);</td></tr>
<tr><th id="525">525</th><td>    <b>break</b>;</td></tr>
<tr><th id="526">526</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;PseudoMFHI&apos; in namespace &apos;llvm::Mips&apos;">PseudoMFHI</span>:</td></tr>
<tr><th id="527">527</th><td>    expandPseudoMFHiLo(MBB, MI, Mips::<span class='error' title="no member named &apos;MFHI&apos; in namespace &apos;llvm::Mips&apos;">MFHI</span>);</td></tr>
<tr><th id="528">528</th><td>    <b>break</b>;</td></tr>
<tr><th id="529">529</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;PseudoMFHI_MM&apos; in namespace &apos;llvm::Mips&apos;">PseudoMFHI_MM</span>:</td></tr>
<tr><th id="530">530</th><td>    expandPseudoMFHiLo(MBB, MI, Mips::<span class='error' title="no member named &apos;MFHI16_MM&apos; in namespace &apos;llvm::Mips&apos;">MFHI16_MM</span>);</td></tr>
<tr><th id="531">531</th><td>    <b>break</b>;</td></tr>
<tr><th id="532">532</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;PseudoMFLO&apos; in namespace &apos;llvm::Mips&apos;">PseudoMFLO</span>:</td></tr>
<tr><th id="533">533</th><td>    expandPseudoMFHiLo(MBB, MI, Mips::<span class='error' title="no member named &apos;MFLO&apos; in namespace &apos;llvm::Mips&apos;">MFLO</span>);</td></tr>
<tr><th id="534">534</th><td>    <b>break</b>;</td></tr>
<tr><th id="535">535</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;PseudoMFLO_MM&apos; in namespace &apos;llvm::Mips&apos;">PseudoMFLO_MM</span>:</td></tr>
<tr><th id="536">536</th><td>    expandPseudoMFHiLo(MBB, MI, Mips::<span class='error' title="no member named &apos;MFLO16_MM&apos; in namespace &apos;llvm::Mips&apos;">MFLO16_MM</span>);</td></tr>
<tr><th id="537">537</th><td>    <b>break</b>;</td></tr>
<tr><th id="538">538</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;PseudoMFHI64&apos; in namespace &apos;llvm::Mips&apos;">PseudoMFHI64</span>:</td></tr>
<tr><th id="539">539</th><td>    expandPseudoMFHiLo(MBB, MI, Mips::<span class='error' title="no member named &apos;MFHI64&apos; in namespace &apos;llvm::Mips&apos;">MFHI64</span>);</td></tr>
<tr><th id="540">540</th><td>    <b>break</b>;</td></tr>
<tr><th id="541">541</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;PseudoMFLO64&apos; in namespace &apos;llvm::Mips&apos;">PseudoMFLO64</span>:</td></tr>
<tr><th id="542">542</th><td>    expandPseudoMFHiLo(MBB, MI, Mips::<span class='error' title="no member named &apos;MFLO64&apos; in namespace &apos;llvm::Mips&apos;">MFLO64</span>);</td></tr>
<tr><th id="543">543</th><td>    <b>break</b>;</td></tr>
<tr><th id="544">544</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;PseudoMTLOHI&apos; in namespace &apos;llvm::Mips&apos;">PseudoMTLOHI</span>:</td></tr>
<tr><th id="545">545</th><td>    expandPseudoMTLoHi(MBB, MI, Mips::<span class='error' title="no member named &apos;MTLO&apos; in namespace &apos;llvm::Mips&apos;">MTLO</span>, Mips::<span class='error' title="no member named &apos;MTHI&apos; in namespace &apos;llvm::Mips&apos;">MTHI</span>, <b>false</b>);</td></tr>
<tr><th id="546">546</th><td>    <b>break</b>;</td></tr>
<tr><th id="547">547</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;PseudoMTLOHI64&apos; in namespace &apos;llvm::Mips&apos;">PseudoMTLOHI64</span>:</td></tr>
<tr><th id="548">548</th><td>    expandPseudoMTLoHi(MBB, MI, Mips::<span class='error' title="no member named &apos;MTLO64&apos; in namespace &apos;llvm::Mips&apos;">MTLO64</span>, Mips::<span class='error' title="no member named &apos;MTHI64&apos; in namespace &apos;llvm::Mips&apos;">MTHI64</span>, <b>false</b>);</td></tr>
<tr><th id="549">549</th><td>    <b>break</b>;</td></tr>
<tr><th id="550">550</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;PseudoMTLOHI_DSP&apos; in namespace &apos;llvm::Mips&apos;">PseudoMTLOHI_DSP</span>:</td></tr>
<tr><th id="551">551</th><td>    expandPseudoMTLoHi(MBB, MI, Mips::<span class='error' title="no member named &apos;MTLO_DSP&apos; in namespace &apos;llvm::Mips&apos;">MTLO_DSP</span>, Mips::<span class='error' title="no member named &apos;MTHI_DSP&apos; in namespace &apos;llvm::Mips&apos;">MTHI_DSP</span>, <b>true</b>);</td></tr>
<tr><th id="552">552</th><td>    <b>break</b>;</td></tr>
<tr><th id="553">553</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;PseudoMTLOHI_MM&apos; in namespace &apos;llvm::Mips&apos;">PseudoMTLOHI_MM</span>:</td></tr>
<tr><th id="554">554</th><td>    expandPseudoMTLoHi(MBB, MI, Mips::<span class='error' title="no member named &apos;MTLO_MM&apos; in namespace &apos;llvm::Mips&apos;">MTLO_MM</span>, Mips::<span class='error' title="no member named &apos;MTHI_MM&apos; in namespace &apos;llvm::Mips&apos;">MTHI_MM</span>, <b>false</b>);</td></tr>
<tr><th id="555">555</th><td>    <b>break</b>;</td></tr>
<tr><th id="556">556</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;PseudoCVT_S_W&apos; in namespace &apos;llvm::Mips&apos;">PseudoCVT_S_W</span>:</td></tr>
<tr><th id="557">557</th><td>    expandCvtFPInt(MBB, MI, Mips::<span class='error' title="no member named &apos;CVT_S_W&apos; in namespace &apos;llvm::Mips&apos;">CVT_S_W</span>, Mips::<span class='error' title="no member named &apos;MTC1&apos; in namespace &apos;llvm::Mips&apos;">MTC1</span>, <b>false</b>);</td></tr>
<tr><th id="558">558</th><td>    <b>break</b>;</td></tr>
<tr><th id="559">559</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;PseudoCVT_D32_W&apos; in namespace &apos;llvm::Mips&apos;">PseudoCVT_D32_W</span>:</td></tr>
<tr><th id="560">560</th><td>    Opc = isMicroMips ? Mips::<span class='error' title="no member named &apos;CVT_D32_W_MM&apos; in namespace &apos;llvm::Mips&apos;">CVT_D32_W_MM</span> : Mips::<span class='error' title="no member named &apos;CVT_D32_W&apos; in namespace &apos;llvm::Mips&apos;">CVT_D32_W</span>;</td></tr>
<tr><th id="561">561</th><td>    expandCvtFPInt(MBB, MI, Opc, Mips::<span class='error' title="no member named &apos;MTC1&apos; in namespace &apos;llvm::Mips&apos;">MTC1</span>, <b>false</b>);</td></tr>
<tr><th id="562">562</th><td>    <b>break</b>;</td></tr>
<tr><th id="563">563</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;PseudoCVT_S_L&apos; in namespace &apos;llvm::Mips&apos;">PseudoCVT_S_L</span>:</td></tr>
<tr><th id="564">564</th><td>    expandCvtFPInt(MBB, MI, Mips::<span class='error' title="no member named &apos;CVT_S_L&apos; in namespace &apos;llvm::Mips&apos;">CVT_S_L</span>, Mips::<span class='error' title="no member named &apos;DMTC1&apos; in namespace &apos;llvm::Mips&apos;">DMTC1</span>, <b>true</b>);</td></tr>
<tr><th id="565">565</th><td>    <b>break</b>;</td></tr>
<tr><th id="566">566</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;PseudoCVT_D64_W&apos; in namespace &apos;llvm::Mips&apos;">PseudoCVT_D64_W</span>:</td></tr>
<tr><th id="567">567</th><td>    Opc = isMicroMips ? Mips::<span class='error' title="no member named &apos;CVT_D64_W_MM&apos; in namespace &apos;llvm::Mips&apos;">CVT_D64_W_MM</span> : Mips::<span class='error' title="no member named &apos;CVT_D64_W&apos; in namespace &apos;llvm::Mips&apos;">CVT_D64_W</span>;</td></tr>
<tr><th id="568">568</th><td>    expandCvtFPInt(MBB, MI, Opc, Mips::<span class='error' title="no member named &apos;MTC1&apos; in namespace &apos;llvm::Mips&apos;">MTC1</span>, <b>true</b>);</td></tr>
<tr><th id="569">569</th><td>    <b>break</b>;</td></tr>
<tr><th id="570">570</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;PseudoCVT_D64_L&apos; in namespace &apos;llvm::Mips&apos;">PseudoCVT_D64_L</span>:</td></tr>
<tr><th id="571">571</th><td>    expandCvtFPInt(MBB, MI, Mips::<span class='error' title="no member named &apos;CVT_D64_L&apos; in namespace &apos;llvm::Mips&apos;">CVT_D64_L</span>, Mips::<span class='error' title="no member named &apos;DMTC1&apos; in namespace &apos;llvm::Mips&apos;">DMTC1</span>, <b>true</b>);</td></tr>
<tr><th id="572">572</th><td>    <b>break</b>;</td></tr>
<tr><th id="573">573</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BuildPairF64&apos; in namespace &apos;llvm::Mips&apos;">BuildPairF64</span>:</td></tr>
<tr><th id="574">574</th><td>    expandBuildPairF64(MBB, MI, isMicroMips, <b>false</b>);</td></tr>
<tr><th id="575">575</th><td>    <b>break</b>;</td></tr>
<tr><th id="576">576</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BuildPairF64_64&apos; in namespace &apos;llvm::Mips&apos;">BuildPairF64_64</span>:</td></tr>
<tr><th id="577">577</th><td>    expandBuildPairF64(MBB, MI, isMicroMips, <b>true</b>);</td></tr>
<tr><th id="578">578</th><td>    <b>break</b>;</td></tr>
<tr><th id="579">579</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ExtractElementF64&apos; in namespace &apos;llvm::Mips&apos;">ExtractElementF64</span>:</td></tr>
<tr><th id="580">580</th><td>    expandExtractElementF64(MBB, MI, isMicroMips, <b>false</b>);</td></tr>
<tr><th id="581">581</th><td>    <b>break</b>;</td></tr>
<tr><th id="582">582</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ExtractElementF64_64&apos; in namespace &apos;llvm::Mips&apos;">ExtractElementF64_64</span>:</td></tr>
<tr><th id="583">583</th><td>    expandExtractElementF64(MBB, MI, isMicroMips, <b>true</b>);</td></tr>
<tr><th id="584">584</th><td>    <b>break</b>;</td></tr>
<tr><th id="585">585</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;MIPSeh_return32&apos; in namespace &apos;llvm::Mips&apos;">MIPSeh_return32</span>:</td></tr>
<tr><th id="586">586</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;MIPSeh_return64&apos; in namespace &apos;llvm::Mips&apos;">MIPSeh_return64</span>:</td></tr>
<tr><th id="587">587</th><td>    expandEhReturn(MBB, MI);</td></tr>
<tr><th id="588">588</th><td>    <b>break</b>;</td></tr>
<tr><th id="589">589</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CapRetPseudo&apos; in namespace &apos;llvm::Mips&apos;">CapRetPseudo</span>:</td></tr>
<tr><th id="590">590</th><td>    BuildMI(MBB, MI, MI.getDebugLoc(), get(Mips::<span class='error' title="no member named &apos;PseudoReturnCap&apos; in namespace &apos;llvm::Mips&apos;">PseudoReturnCap</span>))</td></tr>
<tr><th id="591">591</th><td>      .addReg(Mips::<span class='error' title="no member named &apos;C17&apos; in namespace &apos;llvm::Mips&apos;">C17</span>);</td></tr>
<tr><th id="592">592</th><td>    <b>break</b>;</td></tr>
<tr><th id="593">593</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CheriBoundedStackPseudo&apos; in namespace &apos;llvm::Mips&apos;">CheriBoundedStackPseudo</span>: {</td></tr>
<tr><th id="594">594</th><td>    <em>auto</em> Op = MI.getOperand(<var>3</var>).isImm() ? Mips::<span class='error' title="no member named &apos;CSetBoundsImm&apos; in namespace &apos;llvm::Mips&apos;">CSetBoundsImm</span> : Mips::<span class='error' title="no member named &apos;CSetBounds&apos; in namespace &apos;llvm::Mips&apos;">CSetBounds</span>;</td></tr>
<tr><th id="595">595</th><td>    <b>if</b> (Op == Mips::<span class='error' title="no member named &apos;CSetBoundsImm&apos; in namespace &apos;llvm::Mips&apos;">CSetBoundsImm</span>)</td></tr>
<tr><th id="596">596</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isInt&lt;11&gt;(MI.getOperand(3).getImm())) ? void (0) : __assert_fail (&quot;isInt&lt;11&gt;(MI.getOperand(3).getImm())&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp&quot;, 596, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(isInt&lt;<var>11</var>&gt;(MI.getOperand(<var>3</var>).getImm()));</td></tr>
<tr><th id="597">597</th><td>    <b>else</b></td></tr>
<tr><th id="598">598</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(3).isReg()) ? void (0) : __assert_fail (&quot;MI.getOperand(3).isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp&quot;, 598, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI.getOperand(<var>3</var>).isReg());</td></tr>
<tr><th id="599">599</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(2).getImm() == 0 &amp;&amp; &quot;This operand is a dummy and must be zero!&quot;) ? void (0) : __assert_fail (&quot;MI.getOperand(2).getImm() == 0 &amp;&amp; \&quot;This operand is a dummy and must be zero!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp&quot;, 599, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI.getOperand(<var>2</var>).getImm() == <var>0</var> &amp;&amp; <q>"This operand is a dummy and must be zero!"</q>);</td></tr>
<tr><th id="600">600</th><td>    BuildMI(MBB, MI, MI.getDebugLoc(), get(Op), MI.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="601">601</th><td>      .addReg(MI.getOperand(<var>1</var>).getReg()).add(MI.getOperand(<var>3</var>));</td></tr>
<tr><th id="602">602</th><td>    <b>break</b>;</td></tr>
<tr><th id="603">603</th><td>  }</td></tr>
<tr><th id="604">604</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CPSETUP&apos; in namespace &apos;llvm::Mips&apos;">CPSETUP</span>:</td></tr>
<tr><th id="605">605</th><td>    expandCPSETUP(MBB, MI);</td></tr>
<tr><th id="606">606</th><td>    <b>break</b>;</td></tr>
<tr><th id="607">607</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CCallPseudo&apos; in namespace &apos;llvm::Mips&apos;">CCallPseudo</span>:</td></tr>
<tr><th id="608">608</th><td>    expandCCallPseudo(MBB, MI);</td></tr>
<tr><th id="609">609</th><td>    <b>break</b>;</td></tr>
<tr><th id="610">610</th><td>  }</td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td>  <a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col9 ref" href="#59MI" title='MI' data-ref="59MI">MI</a>);</td></tr>
<tr><th id="613">613</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="614">614</th><td>}</td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td><i class="doc">/// getOppositeBranchOpc - Return the inverse of the specified</i></td></tr>
<tr><th id="617">617</th><td><i class="doc">/// opcode, e.g. turning BEQ to BNE.</i></td></tr>
<tr><th id="618">618</th><td><em>unsigned</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15MipsSEInstrInfo20getOppositeBranchOpcEj" title='llvm::MipsSEInstrInfo::getOppositeBranchOpc' data-ref="_ZNK4llvm15MipsSEInstrInfo20getOppositeBranchOpcEj">getOppositeBranchOpc</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="63Opc" title='Opc' data-type='unsigned int' data-ref="63Opc">Opc</dfn>) <em>const</em> {</td></tr>
<tr><th id="619">619</th><td>  <b>switch</b> (<a class="local col3 ref" href="#63Opc" title='Opc' data-ref="63Opc">Opc</a>) {</td></tr>
<tr><th id="620">620</th><td>  <b>default</b>:           <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Illegal opcode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp&quot;, 620)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Illegal opcode!"</q>);</td></tr>
<tr><th id="621">621</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BEQ&apos; in namespace &apos;llvm::Mips&apos;">BEQ</span>:    <b>return</b> Mips::<span class='error' title="no member named &apos;BNE&apos; in namespace &apos;llvm::Mips&apos;">BNE</span>;</td></tr>
<tr><th id="622">622</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BEQ_MM&apos; in namespace &apos;llvm::Mips&apos;">BEQ_MM</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;BNE_MM&apos; in namespace &apos;llvm::Mips&apos;">BNE_MM</span>;</td></tr>
<tr><th id="623">623</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNE&apos; in namespace &apos;llvm::Mips&apos;">BNE</span>:    <b>return</b> Mips::<span class='error' title="no member named &apos;BEQ&apos; in namespace &apos;llvm::Mips&apos;">BEQ</span>;</td></tr>
<tr><th id="624">624</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNE_MM&apos; in namespace &apos;llvm::Mips&apos;">BNE_MM</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;BEQ_MM&apos; in namespace &apos;llvm::Mips&apos;">BEQ_MM</span>;</td></tr>
<tr><th id="625">625</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGTZ&apos; in namespace &apos;llvm::Mips&apos;">BGTZ</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;BLEZ&apos; in namespace &apos;llvm::Mips&apos;">BLEZ</span>;</td></tr>
<tr><th id="626">626</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGEZ&apos; in namespace &apos;llvm::Mips&apos;">BGEZ</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;BLTZ&apos; in namespace &apos;llvm::Mips&apos;">BLTZ</span>;</td></tr>
<tr><th id="627">627</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLTZ&apos; in namespace &apos;llvm::Mips&apos;">BLTZ</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;BGEZ&apos; in namespace &apos;llvm::Mips&apos;">BGEZ</span>;</td></tr>
<tr><th id="628">628</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLEZ&apos; in namespace &apos;llvm::Mips&apos;">BLEZ</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;BGTZ&apos; in namespace &apos;llvm::Mips&apos;">BGTZ</span>;</td></tr>
<tr><th id="629">629</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGTZ_MM&apos; in namespace &apos;llvm::Mips&apos;">BGTZ_MM</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;BLEZ_MM&apos; in namespace &apos;llvm::Mips&apos;">BLEZ_MM</span>;</td></tr>
<tr><th id="630">630</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGEZ_MM&apos; in namespace &apos;llvm::Mips&apos;">BGEZ_MM</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;BLTZ_MM&apos; in namespace &apos;llvm::Mips&apos;">BLTZ_MM</span>;</td></tr>
<tr><th id="631">631</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLTZ_MM&apos; in namespace &apos;llvm::Mips&apos;">BLTZ_MM</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;BGEZ_MM&apos; in namespace &apos;llvm::Mips&apos;">BGEZ_MM</span>;</td></tr>
<tr><th id="632">632</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLEZ_MM&apos; in namespace &apos;llvm::Mips&apos;">BLEZ_MM</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;BGTZ_MM&apos; in namespace &apos;llvm::Mips&apos;">BGTZ_MM</span>;</td></tr>
<tr><th id="633">633</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BEQ64&apos; in namespace &apos;llvm::Mips&apos;">BEQ64</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BNE64&apos; in namespace &apos;llvm::Mips&apos;">BNE64</span>;</td></tr>
<tr><th id="634">634</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNE64&apos; in namespace &apos;llvm::Mips&apos;">BNE64</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BEQ64&apos; in namespace &apos;llvm::Mips&apos;">BEQ64</span>;</td></tr>
<tr><th id="635">635</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGTZ64&apos; in namespace &apos;llvm::Mips&apos;">BGTZ64</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;BLEZ64&apos; in namespace &apos;llvm::Mips&apos;">BLEZ64</span>;</td></tr>
<tr><th id="636">636</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGEZ64&apos; in namespace &apos;llvm::Mips&apos;">BGEZ64</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;BLTZ64&apos; in namespace &apos;llvm::Mips&apos;">BLTZ64</span>;</td></tr>
<tr><th id="637">637</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLTZ64&apos; in namespace &apos;llvm::Mips&apos;">BLTZ64</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;BGEZ64&apos; in namespace &apos;llvm::Mips&apos;">BGEZ64</span>;</td></tr>
<tr><th id="638">638</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLEZ64&apos; in namespace &apos;llvm::Mips&apos;">BLEZ64</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;BGTZ64&apos; in namespace &apos;llvm::Mips&apos;">BGTZ64</span>;</td></tr>
<tr><th id="639">639</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BC1T&apos; in namespace &apos;llvm::Mips&apos;">BC1T</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;BC1F&apos; in namespace &apos;llvm::Mips&apos;">BC1F</span>;</td></tr>
<tr><th id="640">640</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BC1F&apos; in namespace &apos;llvm::Mips&apos;">BC1F</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;BC1T&apos; in namespace &apos;llvm::Mips&apos;">BC1T</span>;</td></tr>
<tr><th id="641">641</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BC1T_MM&apos; in namespace &apos;llvm::Mips&apos;">BC1T_MM</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;BC1F_MM&apos; in namespace &apos;llvm::Mips&apos;">BC1F_MM</span>;</td></tr>
<tr><th id="642">642</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BC1F_MM&apos; in namespace &apos;llvm::Mips&apos;">BC1F_MM</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;BC1T_MM&apos; in namespace &apos;llvm::Mips&apos;">BC1T_MM</span>;</td></tr>
<tr><th id="643">643</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BEQZ16_MM&apos; in namespace &apos;llvm::Mips&apos;">BEQZ16_MM</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;BNEZ16_MM&apos; in namespace &apos;llvm::Mips&apos;">BNEZ16_MM</span>;</td></tr>
<tr><th id="644">644</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNEZ16_MM&apos; in namespace &apos;llvm::Mips&apos;">BNEZ16_MM</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;BEQZ16_MM&apos; in namespace &apos;llvm::Mips&apos;">BEQZ16_MM</span>;</td></tr>
<tr><th id="645">645</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BEQZC_MM&apos; in namespace &apos;llvm::Mips&apos;">BEQZC_MM</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BNEZC_MM&apos; in namespace &apos;llvm::Mips&apos;">BNEZC_MM</span>;</td></tr>
<tr><th id="646">646</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNEZC_MM&apos; in namespace &apos;llvm::Mips&apos;">BNEZC_MM</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BEQZC_MM&apos; in namespace &apos;llvm::Mips&apos;">BEQZC_MM</span>;</td></tr>
<tr><th id="647">647</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BEQZC&apos; in namespace &apos;llvm::Mips&apos;">BEQZC</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BNEZC&apos; in namespace &apos;llvm::Mips&apos;">BNEZC</span>;</td></tr>
<tr><th id="648">648</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNEZC&apos; in namespace &apos;llvm::Mips&apos;">BNEZC</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BEQZC&apos; in namespace &apos;llvm::Mips&apos;">BEQZC</span>;</td></tr>
<tr><th id="649">649</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLEZC&apos; in namespace &apos;llvm::Mips&apos;">BLEZC</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BGTZC&apos; in namespace &apos;llvm::Mips&apos;">BGTZC</span>;</td></tr>
<tr><th id="650">650</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGEZC&apos; in namespace &apos;llvm::Mips&apos;">BGEZC</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BLTZC&apos; in namespace &apos;llvm::Mips&apos;">BLTZC</span>;</td></tr>
<tr><th id="651">651</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGEC&apos; in namespace &apos;llvm::Mips&apos;">BGEC</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;BLTC&apos; in namespace &apos;llvm::Mips&apos;">BLTC</span>;</td></tr>
<tr><th id="652">652</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGTZC&apos; in namespace &apos;llvm::Mips&apos;">BGTZC</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BLEZC&apos; in namespace &apos;llvm::Mips&apos;">BLEZC</span>;</td></tr>
<tr><th id="653">653</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLTZC&apos; in namespace &apos;llvm::Mips&apos;">BLTZC</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BGEZC&apos; in namespace &apos;llvm::Mips&apos;">BGEZC</span>;</td></tr>
<tr><th id="654">654</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLTC&apos; in namespace &apos;llvm::Mips&apos;">BLTC</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;BGEC&apos; in namespace &apos;llvm::Mips&apos;">BGEC</span>;</td></tr>
<tr><th id="655">655</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGEUC&apos; in namespace &apos;llvm::Mips&apos;">BGEUC</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BLTUC&apos; in namespace &apos;llvm::Mips&apos;">BLTUC</span>;</td></tr>
<tr><th id="656">656</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLTUC&apos; in namespace &apos;llvm::Mips&apos;">BLTUC</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BGEUC&apos; in namespace &apos;llvm::Mips&apos;">BGEUC</span>;</td></tr>
<tr><th id="657">657</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BEQC&apos; in namespace &apos;llvm::Mips&apos;">BEQC</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;BNEC&apos; in namespace &apos;llvm::Mips&apos;">BNEC</span>;</td></tr>
<tr><th id="658">658</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNEC&apos; in namespace &apos;llvm::Mips&apos;">BNEC</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;BEQC&apos; in namespace &apos;llvm::Mips&apos;">BEQC</span>;</td></tr>
<tr><th id="659">659</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BC1EQZ&apos; in namespace &apos;llvm::Mips&apos;">BC1EQZ</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;BC1NEZ&apos; in namespace &apos;llvm::Mips&apos;">BC1NEZ</span>;</td></tr>
<tr><th id="660">660</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BC1NEZ&apos; in namespace &apos;llvm::Mips&apos;">BC1NEZ</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;BC1EQZ&apos; in namespace &apos;llvm::Mips&apos;">BC1EQZ</span>;</td></tr>
<tr><th id="661">661</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BEQZC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BEQZC_MMR6</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BNEZC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BNEZC_MMR6</span>;</td></tr>
<tr><th id="662">662</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNEZC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BNEZC_MMR6</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BEQZC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BEQZC_MMR6</span>;</td></tr>
<tr><th id="663">663</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLEZC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BLEZC_MMR6</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BGTZC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BGTZC_MMR6</span>;</td></tr>
<tr><th id="664">664</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGEZC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BGEZC_MMR6</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BLTZC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BLTZC_MMR6</span>;</td></tr>
<tr><th id="665">665</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGEC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BGEC_MMR6</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;BLTC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BLTC_MMR6</span>;</td></tr>
<tr><th id="666">666</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGTZC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BGTZC_MMR6</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BLEZC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BLEZC_MMR6</span>;</td></tr>
<tr><th id="667">667</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLTZC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BLTZC_MMR6</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BGEZC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BGEZC_MMR6</span>;</td></tr>
<tr><th id="668">668</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLTC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BLTC_MMR6</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;BGEC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BGEC_MMR6</span>;</td></tr>
<tr><th id="669">669</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGEUC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BGEUC_MMR6</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BLTUC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BLTUC_MMR6</span>;</td></tr>
<tr><th id="670">670</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLTUC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BLTUC_MMR6</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BGEUC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BGEUC_MMR6</span>;</td></tr>
<tr><th id="671">671</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BEQC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BEQC_MMR6</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;BNEC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BNEC_MMR6</span>;</td></tr>
<tr><th id="672">672</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNEC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BNEC_MMR6</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;BEQC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BEQC_MMR6</span>;</td></tr>
<tr><th id="673">673</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BC1EQZC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BC1EQZC_MMR6</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;BC1NEZC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BC1NEZC_MMR6</span>;</td></tr>
<tr><th id="674">674</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BC1NEZC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BC1NEZC_MMR6</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;BC1EQZC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BC1EQZC_MMR6</span>;</td></tr>
<tr><th id="675">675</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BEQZC64&apos; in namespace &apos;llvm::Mips&apos;">BEQZC64</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BNEZC64&apos; in namespace &apos;llvm::Mips&apos;">BNEZC64</span>;</td></tr>
<tr><th id="676">676</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNEZC64&apos; in namespace &apos;llvm::Mips&apos;">BNEZC64</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BEQZC64&apos; in namespace &apos;llvm::Mips&apos;">BEQZC64</span>;</td></tr>
<tr><th id="677">677</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BEQC64&apos; in namespace &apos;llvm::Mips&apos;">BEQC64</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;BNEC64&apos; in namespace &apos;llvm::Mips&apos;">BNEC64</span>;</td></tr>
<tr><th id="678">678</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNEC64&apos; in namespace &apos;llvm::Mips&apos;">BNEC64</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;BEQC64&apos; in namespace &apos;llvm::Mips&apos;">BEQC64</span>;</td></tr>
<tr><th id="679">679</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGEC64&apos; in namespace &apos;llvm::Mips&apos;">BGEC64</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;BLTC64&apos; in namespace &apos;llvm::Mips&apos;">BLTC64</span>;</td></tr>
<tr><th id="680">680</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGEUC64&apos; in namespace &apos;llvm::Mips&apos;">BGEUC64</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BLTUC64&apos; in namespace &apos;llvm::Mips&apos;">BLTUC64</span>;</td></tr>
<tr><th id="681">681</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLTC64&apos; in namespace &apos;llvm::Mips&apos;">BLTC64</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;BGEC64&apos; in namespace &apos;llvm::Mips&apos;">BGEC64</span>;</td></tr>
<tr><th id="682">682</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLTUC64&apos; in namespace &apos;llvm::Mips&apos;">BLTUC64</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BGEUC64&apos; in namespace &apos;llvm::Mips&apos;">BGEUC64</span>;</td></tr>
<tr><th id="683">683</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGTZC64&apos; in namespace &apos;llvm::Mips&apos;">BGTZC64</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BLEZC64&apos; in namespace &apos;llvm::Mips&apos;">BLEZC64</span>;</td></tr>
<tr><th id="684">684</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGEZC64&apos; in namespace &apos;llvm::Mips&apos;">BGEZC64</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BLTZC64&apos; in namespace &apos;llvm::Mips&apos;">BLTZC64</span>;</td></tr>
<tr><th id="685">685</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLTZC64&apos; in namespace &apos;llvm::Mips&apos;">BLTZC64</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BGEZC64&apos; in namespace &apos;llvm::Mips&apos;">BGEZC64</span>;</td></tr>
<tr><th id="686">686</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLEZC64&apos; in namespace &apos;llvm::Mips&apos;">BLEZC64</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BGTZC64&apos; in namespace &apos;llvm::Mips&apos;">BGTZC64</span>;</td></tr>
<tr><th id="687">687</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BBIT0&apos; in namespace &apos;llvm::Mips&apos;">BBIT0</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BBIT1&apos; in namespace &apos;llvm::Mips&apos;">BBIT1</span>;</td></tr>
<tr><th id="688">688</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BBIT1&apos; in namespace &apos;llvm::Mips&apos;">BBIT1</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BBIT0&apos; in namespace &apos;llvm::Mips&apos;">BBIT0</span>;</td></tr>
<tr><th id="689">689</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BBIT032&apos; in namespace &apos;llvm::Mips&apos;">BBIT032</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BBIT132&apos; in namespace &apos;llvm::Mips&apos;">BBIT132</span>;</td></tr>
<tr><th id="690">690</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BBIT132&apos; in namespace &apos;llvm::Mips&apos;">BBIT132</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BBIT032&apos; in namespace &apos;llvm::Mips&apos;">BBIT032</span>;</td></tr>
<tr><th id="691">691</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BZ_B&apos; in namespace &apos;llvm::Mips&apos;">BZ_B</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;BNZ_B&apos; in namespace &apos;llvm::Mips&apos;">BNZ_B</span>;</td></tr>
<tr><th id="692">692</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BZ_H&apos; in namespace &apos;llvm::Mips&apos;">BZ_H</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;BNZ_H&apos; in namespace &apos;llvm::Mips&apos;">BNZ_H</span>;</td></tr>
<tr><th id="693">693</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BZ_W&apos; in namespace &apos;llvm::Mips&apos;">BZ_W</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;BNZ_W&apos; in namespace &apos;llvm::Mips&apos;">BNZ_W</span>;</td></tr>
<tr><th id="694">694</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BZ_D&apos; in namespace &apos;llvm::Mips&apos;">BZ_D</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;BNZ_D&apos; in namespace &apos;llvm::Mips&apos;">BNZ_D</span>;</td></tr>
<tr><th id="695">695</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BZ_V&apos; in namespace &apos;llvm::Mips&apos;">BZ_V</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;BNZ_V&apos; in namespace &apos;llvm::Mips&apos;">BNZ_V</span>;</td></tr>
<tr><th id="696">696</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNZ_B&apos; in namespace &apos;llvm::Mips&apos;">BNZ_B</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BZ_B&apos; in namespace &apos;llvm::Mips&apos;">BZ_B</span>;</td></tr>
<tr><th id="697">697</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNZ_H&apos; in namespace &apos;llvm::Mips&apos;">BNZ_H</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BZ_H&apos; in namespace &apos;llvm::Mips&apos;">BZ_H</span>;</td></tr>
<tr><th id="698">698</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNZ_W&apos; in namespace &apos;llvm::Mips&apos;">BNZ_W</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BZ_W&apos; in namespace &apos;llvm::Mips&apos;">BZ_W</span>;</td></tr>
<tr><th id="699">699</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNZ_D&apos; in namespace &apos;llvm::Mips&apos;">BNZ_D</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BZ_D&apos; in namespace &apos;llvm::Mips&apos;">BZ_D</span>;</td></tr>
<tr><th id="700">700</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNZ_V&apos; in namespace &apos;llvm::Mips&apos;">BNZ_V</span>:  <b>return</b> Mips::<span class='error' title="no member named &apos;BZ_V&apos; in namespace &apos;llvm::Mips&apos;">BZ_V</span>;</td></tr>
<tr><th id="701">701</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CBTS&apos; in namespace &apos;llvm::Mips&apos;">CBTS</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;CBTU&apos; in namespace &apos;llvm::Mips&apos;">CBTU</span>;</td></tr>
<tr><th id="702">702</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CBTU&apos; in namespace &apos;llvm::Mips&apos;">CBTU</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;CBTS&apos; in namespace &apos;llvm::Mips&apos;">CBTS</span>;</td></tr>
<tr><th id="703">703</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CBEZ&apos; in namespace &apos;llvm::Mips&apos;">CBEZ</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;CBNZ&apos; in namespace &apos;llvm::Mips&apos;">CBNZ</span>;</td></tr>
<tr><th id="704">704</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CBNZ&apos; in namespace &apos;llvm::Mips&apos;">CBNZ</span>:   <b>return</b> Mips::<span class='error' title="no member named &apos;CBEZ&apos; in namespace &apos;llvm::Mips&apos;">CBEZ</span>;</td></tr>
<tr><th id="705">705</th><td>  }</td></tr>
<tr><th id="706">706</th><td>}</td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td><i class="doc">/// Adjust SP by Amount bytes.</i></td></tr>
<tr><th id="709">709</th><td><em>void</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15MipsSEInstrInfo14adjustStackPtrEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsSEInstrInfo::adjustStackPtr' data-ref="_ZNK4llvm15MipsSEInstrInfo14adjustStackPtrEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">adjustStackPtr</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="64SP" title='SP' data-type='unsigned int' data-ref="64SP">SP</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col5 decl" id="65Amount" title='Amount' data-type='int64_t' data-ref="65Amount">Amount</dfn>,</td></tr>
<tr><th id="710">710</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="66MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="66MBB">MBB</dfn>,</td></tr>
<tr><th id="711">711</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="67I" title='I' data-type='MachineBasicBlock::iterator' data-ref="67I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="712">712</th><td>  <a class="type" href="MCTargetDesc/MipsABIInfo.h.html#llvm::MipsABIInfo" title='llvm::MipsABIInfo' data-ref="llvm::MipsABIInfo">MipsABIInfo</a> <dfn class="local col8 decl" id="68ABI" title='ABI' data-type='llvm::MipsABIInfo' data-ref="68ABI">ABI</dfn> = <a class="ref fake" href="MCTargetDesc/MipsABIInfo.h.html#25" title='llvm::MipsABIInfo::MipsABIInfo' data-ref="_ZN4llvm11MipsABIInfoC1ERKS0_"></a><a class="member" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6getABIEv" title='llvm::MipsSubtarget::getABI' data-ref="_ZNK4llvm13MipsSubtarget6getABIEv">getABI</a>();</td></tr>
<tr><th id="713">713</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col9 decl" id="69DL" title='DL' data-type='llvm::DebugLoc' data-ref="69DL">DL</dfn>;</td></tr>
<tr><th id="714">714</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="70ADDiu" title='ADDiu' data-type='unsigned int' data-ref="70ADDiu">ADDiu</dfn> = <a class="local col8 ref" href="#68ABI" title='ABI' data-ref="68ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo13GetPtrAddiuOpEv" title='llvm::MipsABIInfo::GetPtrAddiuOp' data-ref="_ZNK4llvm11MipsABIInfo13GetPtrAddiuOpEv">GetPtrAddiuOp</a>();</td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td>  <b>if</b> (<a class="local col5 ref" href="#65Amount" title='Amount' data-ref="65Amount">Amount</a> == <var>0</var>)</td></tr>
<tr><th id="717">717</th><td>    <b>return</b>;</td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td>  <b>if</b> (<a class="local col8 ref" href="#68ABI" title='ABI' data-ref="68ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo14IsCheriPureCapEv" title='llvm::MipsABIInfo::IsCheriPureCap' data-ref="_ZNK4llvm11MipsABIInfo14IsCheriPureCapEv">IsCheriPureCap</a>()) {</td></tr>
<tr><th id="720">720</th><td>    <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>11</var>&gt;(<a class="local col5 ref" href="#65Amount" title='Amount' data-ref="65Amount">Amount</a>)) {</td></tr>
<tr><th id="721">721</th><td>      BuildMI(MBB, I, DL, get(Mips::<span class='error' title="no member named &apos;CIncOffsetImm&apos; in namespace &apos;llvm::Mips&apos;">CIncOffsetImm</span>), SP)</td></tr>
<tr><th id="722">722</th><td>        .addReg(SP).addImm(Amount);</td></tr>
<tr><th id="723">723</th><td>    } <b>else</b> {</td></tr>
<tr><th id="724">724</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="71Reg" title='Reg' data-type='unsigned int' data-ref="71Reg">Reg</dfn> = <a class="member" href="#_ZNK4llvm15MipsSEInstrInfo13loadImmediateElRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEPj" title='llvm::MipsSEInstrInfo::loadImmediate' data-ref="_ZNK4llvm15MipsSEInstrInfo13loadImmediateElRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEPj">loadImmediate</a>(<a class="local col5 ref" href="#65Amount" title='Amount' data-ref="65Amount">Amount</a>, <span class='refarg'><a class="local col6 ref" href="#66MBB" title='MBB' data-ref="66MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#67I" title='I' data-ref="67I">I</a>, <a class="local col9 ref" href="#69DL" title='DL' data-ref="69DL">DL</a>, <b>nullptr</b>);</td></tr>
<tr><th id="725">725</th><td>      BuildMI(MBB, I, DL, get(Mips::<span class='error' title="no member named &apos;CIncOffset&apos; in namespace &apos;llvm::Mips&apos;">CIncOffset</span>), SP)</td></tr>
<tr><th id="726">726</th><td>        .addReg(SP).addReg(Reg, RegState::Kill);</td></tr>
<tr><th id="727">727</th><td>    }</td></tr>
<tr><th id="728">728</th><td>  } <b>else</b> <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col5 ref" href="#65Amount" title='Amount' data-ref="65Amount">Amount</a>)) {</td></tr>
<tr><th id="729">729</th><td>    <i>// addi sp, sp, amount</i></td></tr>
<tr><th id="730">730</th><td>    BuildMI(MBB, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(ADDiu), SP).addReg(SP).addImm(Amount);</td></tr>
<tr><th id="731">731</th><td>  } <b>else</b> {</td></tr>
<tr><th id="732">732</th><td>    <i>// For numbers which are not 16bit integers we synthesize Amount inline</i></td></tr>
<tr><th id="733">733</th><td><i>    // then add or subtract it from sp.</i></td></tr>
<tr><th id="734">734</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="72Opc" title='Opc' data-type='unsigned int' data-ref="72Opc">Opc</dfn> = <a class="local col8 ref" href="#68ABI" title='ABI' data-ref="68ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo12GetPtrAdduOpEv" title='llvm::MipsABIInfo::GetPtrAdduOp' data-ref="_ZNK4llvm11MipsABIInfo12GetPtrAdduOpEv">GetPtrAdduOp</a>();</td></tr>
<tr><th id="735">735</th><td>    <b>if</b> (<a class="local col5 ref" href="#65Amount" title='Amount' data-ref="65Amount">Amount</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="736">736</th><td>      <a class="local col2 ref" href="#72Opc" title='Opc' data-ref="72Opc">Opc</a> = <a class="local col8 ref" href="#68ABI" title='ABI' data-ref="68ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo12GetPtrSubuOpEv" title='llvm::MipsABIInfo::GetPtrSubuOp' data-ref="_ZNK4llvm11MipsABIInfo12GetPtrSubuOpEv">GetPtrSubuOp</a>();</td></tr>
<tr><th id="737">737</th><td>      <a class="local col5 ref" href="#65Amount" title='Amount' data-ref="65Amount">Amount</a> = -<a class="local col5 ref" href="#65Amount" title='Amount' data-ref="65Amount">Amount</a>;</td></tr>
<tr><th id="738">738</th><td>    }</td></tr>
<tr><th id="739">739</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="73Reg" title='Reg' data-type='unsigned int' data-ref="73Reg">Reg</dfn> = <a class="member" href="#_ZNK4llvm15MipsSEInstrInfo13loadImmediateElRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEPj" title='llvm::MipsSEInstrInfo::loadImmediate' data-ref="_ZNK4llvm15MipsSEInstrInfo13loadImmediateElRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEPj">loadImmediate</a>(<a class="local col5 ref" href="#65Amount" title='Amount' data-ref="65Amount">Amount</a>, <span class='refarg'><a class="local col6 ref" href="#66MBB" title='MBB' data-ref="66MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#67I" title='I' data-ref="67I">I</a>, <a class="local col9 ref" href="#69DL" title='DL' data-ref="69DL">DL</a>, <b>nullptr</b>);</td></tr>
<tr><th id="740">740</th><td>    BuildMI(MBB, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc), SP).addReg(SP).addReg(Reg, RegState::Kill);</td></tr>
<tr><th id="741">741</th><td>  }</td></tr>
<tr><th id="742">742</th><td>}</td></tr>
<tr><th id="743">743</th><td></td></tr>
<tr><th id="744">744</th><td><i class="doc">/// This function generates the sequence of instructions needed to get the</i></td></tr>
<tr><th id="745">745</th><td><i class="doc">/// result of adding register REG and immediate IMM.</i></td></tr>
<tr><th id="746">746</th><td><em>unsigned</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15MipsSEInstrInfo13loadImmediateElRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEPj" title='llvm::MipsSEInstrInfo::loadImmediate' data-ref="_ZNK4llvm15MipsSEInstrInfo13loadImmediateElRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEPj">loadImmediate</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="74Imm" title='Imm' data-type='int64_t' data-ref="74Imm">Imm</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="75MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="75MBB">MBB</dfn>,</td></tr>
<tr><th id="747">747</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="76II" title='II' data-type='MachineBasicBlock::iterator' data-ref="76II">II</dfn>,</td></tr>
<tr><th id="748">748</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="77DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="77DL">DL</dfn>,</td></tr>
<tr><th id="749">749</th><td>                                        <em>unsigned</em> *<dfn class="local col8 decl" id="78NewImm" title='NewImm' data-type='unsigned int *' data-ref="78NewImm">NewImm</dfn>) <em>const</em> {</td></tr>
<tr><th id="750">750</th><td>  <a class="type" href="MipsAnalyzeImmediate.h.html#llvm::MipsAnalyzeImmediate" title='llvm::MipsAnalyzeImmediate' data-ref="llvm::MipsAnalyzeImmediate">MipsAnalyzeImmediate</a> <a class="ref fake" href="MipsAnalyzeImmediate.h.html#17" title='llvm::MipsAnalyzeImmediate::MipsAnalyzeImmediate' data-ref="_ZN4llvm20MipsAnalyzeImmediateC1Ev"></a><dfn class="local col9 decl" id="79AnalyzeImm" title='AnalyzeImm' data-type='llvm::MipsAnalyzeImmediate' data-ref="79AnalyzeImm">AnalyzeImm</dfn>;</td></tr>
<tr><th id="751">751</th><td>  <em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col0 decl" id="80STI" title='STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="80STI">STI</dfn> = <a class="member" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget">Subtarget</a>;</td></tr>
<tr><th id="752">752</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="81RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="81RegInfo">RegInfo</dfn> = <a class="local col5 ref" href="#75MBB" title='MBB' data-ref="75MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="753">753</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="82Size" title='Size' data-type='unsigned int' data-ref="82Size">Size</dfn> = <a class="local col0 ref" href="#80STI" title='STI' data-ref="80STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9isABI_N64Ev" title='llvm::MipsSubtarget::isABI_N64' data-ref="_ZNK4llvm13MipsSubtarget9isABI_N64Ev">isABI_N64</a>() ? <var>64</var> : <var>32</var>;</td></tr>
<tr><th id="754">754</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="83LUi" title='LUi' data-type='unsigned int' data-ref="83LUi">LUi</dfn> = STI.isABI_N64() ? Mips::<span class='error' title="no member named &apos;LUi64&apos; in namespace &apos;llvm::Mips&apos;">LUi64</span> : Mips::<span class='error' title="no member named &apos;LUi&apos; in namespace &apos;llvm::Mips&apos;">LUi</span>;</td></tr>
<tr><th id="755">755</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="84ZEROReg" title='ZEROReg' data-type='unsigned int' data-ref="84ZEROReg">ZEROReg</dfn> = STI.isABI_N64() ? Mips::<span class='error' title="no member named &apos;ZERO_64&apos; in namespace &apos;llvm::Mips&apos;">ZERO_64</span> : Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>;</td></tr>
<tr><th id="756">756</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="85RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="85RC">RC</dfn> = STI.isABI_N64() ?</td></tr>
<tr><th id="757">757</th><td>    &amp;Mips::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR64RegClass</span> : &amp;Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>;</td></tr>
<tr><th id="758">758</th><td>  <em>bool</em> <dfn class="local col6 decl" id="86LastInstrIsADDiu" title='LastInstrIsADDiu' data-type='bool' data-ref="86LastInstrIsADDiu">LastInstrIsADDiu</dfn> = <a class="local col8 ref" href="#78NewImm" title='NewImm' data-ref="78NewImm">NewImm</a>;</td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td>  <em>const</em> <a class="type" href="MipsAnalyzeImmediate.h.html#llvm::MipsAnalyzeImmediate" title='llvm::MipsAnalyzeImmediate' data-ref="llvm::MipsAnalyzeImmediate">MipsAnalyzeImmediate</a>::<a class="typedef" href="MipsAnalyzeImmediate.h.html#llvm::MipsAnalyzeImmediate::InstSeq" title='llvm::MipsAnalyzeImmediate::InstSeq' data-type='SmallVector&lt;llvm::MipsAnalyzeImmediate::Inst, 7&gt;' data-ref="llvm::MipsAnalyzeImmediate::InstSeq">InstSeq</a> &amp;<dfn class="local col7 decl" id="87Seq" title='Seq' data-type='const MipsAnalyzeImmediate::InstSeq &amp;' data-ref="87Seq">Seq</dfn> =</td></tr>
<tr><th id="761">761</th><td>    <a class="local col9 ref" href="#79AnalyzeImm" title='AnalyzeImm' data-ref="79AnalyzeImm">AnalyzeImm</a>.<a class="ref" href="MipsAnalyzeImmediate.h.html#_ZN4llvm20MipsAnalyzeImmediate7AnalyzeEmjb" title='llvm::MipsAnalyzeImmediate::Analyze' data-ref="_ZN4llvm20MipsAnalyzeImmediate7AnalyzeEmjb">Analyze</a>(<a class="local col4 ref" href="#74Imm" title='Imm' data-ref="74Imm">Imm</a>, <a class="local col2 ref" href="#82Size" title='Size' data-ref="82Size">Size</a>, <a class="local col6 ref" href="#86LastInstrIsADDiu" title='LastInstrIsADDiu' data-ref="86LastInstrIsADDiu">LastInstrIsADDiu</a>);</td></tr>
<tr><th id="762">762</th><td>  <a class="type" href="MipsAnalyzeImmediate.h.html#llvm::MipsAnalyzeImmediate" title='llvm::MipsAnalyzeImmediate' data-ref="llvm::MipsAnalyzeImmediate">MipsAnalyzeImmediate</a>::<a class="typedef" href="MipsAnalyzeImmediate.h.html#llvm::MipsAnalyzeImmediate::InstSeq" title='llvm::MipsAnalyzeImmediate::InstSeq' data-type='SmallVector&lt;llvm::MipsAnalyzeImmediate::Inst, 7&gt;' data-ref="llvm::MipsAnalyzeImmediate::InstSeq">InstSeq</a>::<a class="typedef" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{llvm::MipsAnalyzeImmediate::Inst}::const_iterator" title='llvm::SmallVectorImpl&lt;llvm::MipsAnalyzeImmediate::Inst&gt;::const_iterator' data-type='typename SuperClass::const_iterator' data-ref="llvm::SmallVectorImpl{llvm::MipsAnalyzeImmediate::Inst}::const_iterator">const_iterator</a> <dfn class="local col8 decl" id="88Inst" title='Inst' data-type='MipsAnalyzeImmediate::InstSeq::const_iterator' data-ref="88Inst">Inst</dfn> = <a class="local col7 ref" href="#87Seq" title='Seq' data-ref="87Seq">Seq</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZNK4llvm25SmallVectorTemplateCommon5beginEv">begin</a>();</td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Seq.size() &amp;&amp; (!LastInstrIsADDiu || (Seq.size() &gt; 1))) ? void (0) : __assert_fail (&quot;Seq.size() &amp;&amp; (!LastInstrIsADDiu || (Seq.size() &gt; 1))&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp&quot;, 764, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#87Seq" title='Seq' data-ref="87Seq">Seq</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &amp;&amp; (!<a class="local col6 ref" href="#86LastInstrIsADDiu" title='LastInstrIsADDiu' data-ref="86LastInstrIsADDiu">LastInstrIsADDiu</a> || (<a class="local col7 ref" href="#87Seq" title='Seq' data-ref="87Seq">Seq</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt; <var>1</var>)));</td></tr>
<tr><th id="765">765</th><td></td></tr>
<tr><th id="766">766</th><td>  <i>// The first instruction can be a LUi, which is different from other</i></td></tr>
<tr><th id="767">767</th><td><i>  // instructions (ADDiu, ORI and SLL) in that it does not have a register</i></td></tr>
<tr><th id="768">768</th><td><i>  // operand.</i></td></tr>
<tr><th id="769">769</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="89Reg" title='Reg' data-type='unsigned int' data-ref="89Reg">Reg</dfn> = <a class="local col1 ref" href="#81RegInfo" title='RegInfo' data-ref="81RegInfo">RegInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col5 ref" href="#85RC" title='RC' data-ref="85RC">RC</a>);</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td>  <b>if</b> (Inst-&gt;Opc == LUi)</td></tr>
<tr><th id="772">772</th><td>    BuildMI(MBB, II, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(LUi), Reg).addImm(SignExtend64&lt;<var>16</var>&gt;(Inst-&gt;ImmOpnd));</td></tr>
<tr><th id="773">773</th><td>  <b>else</b></td></tr>
<tr><th id="774">774</th><td>    BuildMI(MBB, II, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Inst-&gt;Opc), Reg).addReg(ZEROReg)</td></tr>
<tr><th id="775">775</th><td>      .addImm(SignExtend64&lt;<var>16</var>&gt;(Inst-&gt;ImmOpnd));</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td>  <i>// Build the remaining instructions in Seq.</i></td></tr>
<tr><th id="778">778</th><td>  <b>for</b> (++Inst; Inst != Seq.end() - LastInstrIsADDiu; ++Inst)</td></tr>
<tr><th id="779">779</th><td>    BuildMI(MBB, II, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Inst-&gt;Opc), Reg).addReg(Reg, RegState::Kill)</td></tr>
<tr><th id="780">780</th><td>      .addImm(SignExtend64&lt;<var>16</var>&gt;(Inst-&gt;ImmOpnd));</td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td>  <b>if</b> (<a class="local col6 ref" href="#86LastInstrIsADDiu" title='LastInstrIsADDiu' data-ref="86LastInstrIsADDiu">LastInstrIsADDiu</a>)</td></tr>
<tr><th id="783">783</th><td>    *<a class="local col8 ref" href="#78NewImm" title='NewImm' data-ref="78NewImm">NewImm</a> = <a class="local col8 ref" href="#88Inst" title='Inst' data-ref="88Inst">Inst</a>-&gt;<a class="ref" href="MipsAnalyzeImmediate.h.html#llvm::MipsAnalyzeImmediate::Inst::ImmOpnd" title='llvm::MipsAnalyzeImmediate::Inst::ImmOpnd' data-ref="llvm::MipsAnalyzeImmediate::Inst::ImmOpnd">ImmOpnd</a>;</td></tr>
<tr><th id="784">784</th><td></td></tr>
<tr><th id="785">785</th><td>  <b>return</b> <a class="local col9 ref" href="#89Reg" title='Reg' data-ref="89Reg">Reg</a>;</td></tr>
<tr><th id="786">786</th><td>}</td></tr>
<tr><th id="787">787</th><td></td></tr>
<tr><th id="788">788</th><td><em>unsigned</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15MipsSEInstrInfo18getAnalyzableBrOpcEj" title='llvm::MipsSEInstrInfo::getAnalyzableBrOpc' data-ref="_ZNK4llvm15MipsSEInstrInfo18getAnalyzableBrOpcEj">getAnalyzableBrOpc</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="90Opc" title='Opc' data-type='unsigned int' data-ref="90Opc">Opc</dfn>) <em>const</em> {</td></tr>
<tr><th id="789">789</th><td>  <b>return</b> (Opc == Mips::<span class='error' title="no member named &apos;BEQ&apos; in namespace &apos;llvm::Mips&apos;">BEQ</span>    || Opc == Mips::<span class='error' title="no member named &apos;BEQ_MM&apos; in namespace &apos;llvm::Mips&apos;">BEQ_MM</span> || Opc == Mips::<span class='error' title="no member named &apos;BNE&apos; in namespace &apos;llvm::Mips&apos;">BNE</span>    ||</td></tr>
<tr><th id="790">790</th><td>          Opc == Mips::<span class='error' title="no member named &apos;BNE_MM&apos; in namespace &apos;llvm::Mips&apos;">BNE_MM</span> || Opc == Mips::<span class='error' title="no member named &apos;BGTZ&apos; in namespace &apos;llvm::Mips&apos;">BGTZ</span>   || Opc == Mips::<span class='error' title="no member named &apos;BGEZ&apos; in namespace &apos;llvm::Mips&apos;">BGEZ</span>   ||</td></tr>
<tr><th id="791">791</th><td>          Opc == Mips::<span class='error' title="no member named &apos;BLTZ&apos; in namespace &apos;llvm::Mips&apos;">BLTZ</span>   || Opc == Mips::<span class='error' title="no member named &apos;BLEZ&apos; in namespace &apos;llvm::Mips&apos;">BLEZ</span>   || Opc == Mips::<span class='error' title="no member named &apos;BEQ64&apos; in namespace &apos;llvm::Mips&apos;">BEQ64</span>  ||</td></tr>
<tr><th id="792">792</th><td>          Opc == Mips::<span class='error' title="no member named &apos;BNE64&apos; in namespace &apos;llvm::Mips&apos;">BNE64</span>  || Opc == Mips::<span class='error' title="no member named &apos;BGTZ64&apos; in namespace &apos;llvm::Mips&apos;">BGTZ64</span> || Opc == Mips::<span class='error' title="no member named &apos;BGEZ64&apos; in namespace &apos;llvm::Mips&apos;">BGEZ64</span> ||</td></tr>
<tr><th id="793">793</th><td>          Opc == Mips::<span class='error' title="no member named &apos;BLTZ64&apos; in namespace &apos;llvm::Mips&apos;">BLTZ64</span> || Opc == Mips::<span class='error' title="no member named &apos;BLEZ64&apos; in namespace &apos;llvm::Mips&apos;">BLEZ64</span> || Opc == Mips::<span class='error' title="no member named &apos;BC1T&apos; in namespace &apos;llvm::Mips&apos;">BC1T</span>   ||</td></tr>
<tr><th id="794">794</th><td>          Opc == Mips::<span class='error' title="no member named &apos;CBTS&apos; in namespace &apos;llvm::Mips&apos;">CBTS</span>   || Opc == Mips::<span class='error' title="no member named &apos;CBTU&apos; in namespace &apos;llvm::Mips&apos;">CBTU</span>   || Opc == Mips::<span class='error' title="no member named &apos;CBEZ&apos; in namespace &apos;llvm::Mips&apos;">CBEZ</span>   ||</td></tr>
<tr><th id="795">795</th><td>          Opc == Mips::<span class='error' title="no member named &apos;CBNZ&apos; in namespace &apos;llvm::Mips&apos;">CBNZ</span>   ||</td></tr>
<tr><th id="796">796</th><td>          Opc == Mips::<span class='error' title="no member named &apos;BC1F&apos; in namespace &apos;llvm::Mips&apos;">BC1F</span>   || Opc == Mips::<span class='error' title="no member named &apos;B&apos; in namespace &apos;llvm::Mips&apos;">B</span>      || Opc == Mips::<span class='error' title="no member named &apos;J&apos; in namespace &apos;llvm::Mips&apos;">J</span>      ||</td></tr>
<tr><th id="797">797</th><td>          Opc == Mips::<span class='error' title="no member named &apos;J_MM&apos; in namespace &apos;llvm::Mips&apos;">J_MM</span>   || Opc == Mips::<span class='error' title="no member named &apos;B_MM&apos; in namespace &apos;llvm::Mips&apos;">B_MM</span>   || Opc == Mips::<span class='error' title="no member named &apos;BEQZC_MM&apos; in namespace &apos;llvm::Mips&apos;">BEQZC_MM</span> ||</td></tr>
<tr><th id="798">798</th><td>          Opc == Mips::<span class='error' title="no member named &apos;BNEZC_MM&apos; in namespace &apos;llvm::Mips&apos;">BNEZC_MM</span> || Opc == Mips::<span class='error' title="no member named &apos;BEQC&apos; in namespace &apos;llvm::Mips&apos;">BEQC</span> || Opc == Mips::<span class='error' title="no member named &apos;BNEC&apos; in namespace &apos;llvm::Mips&apos;">BNEC</span>   ||</td></tr>
<tr><th id="799">799</th><td>          Opc == Mips::<span class='error' title="no member named &apos;BLTC&apos; in namespace &apos;llvm::Mips&apos;">BLTC</span>   || Opc == Mips::<span class='error' title="no member named &apos;BGEC&apos; in namespace &apos;llvm::Mips&apos;">BGEC</span>   || Opc == Mips::<span class='error' title="no member named &apos;BLTUC&apos; in namespace &apos;llvm::Mips&apos;">BLTUC</span>  ||</td></tr>
<tr><th id="800">800</th><td>          Opc == Mips::<span class='error' title="no member named &apos;BGEUC&apos; in namespace &apos;llvm::Mips&apos;">BGEUC</span>  || Opc == Mips::<span class='error' title="no member named &apos;BGTZC&apos; in namespace &apos;llvm::Mips&apos;">BGTZC</span>  || Opc == Mips::<span class='error' title="no member named &apos;BLEZC&apos; in namespace &apos;llvm::Mips&apos;">BLEZC</span>  ||</td></tr>
<tr><th id="801">801</th><td>          Opc == Mips::<span class='error' title="no member named &apos;BGEZC&apos; in namespace &apos;llvm::Mips&apos;">BGEZC</span>  || Opc == Mips::<span class='error' title="no member named &apos;BLTZC&apos; in namespace &apos;llvm::Mips&apos;">BLTZC</span>  || Opc == Mips::<span class='error' title="no member named &apos;BEQZC&apos; in namespace &apos;llvm::Mips&apos;">BEQZC</span>  ||</td></tr>
<tr><th id="802">802</th><td>          Opc == Mips::<span class='error' title="no member named &apos;BNEZC&apos; in namespace &apos;llvm::Mips&apos;">BNEZC</span>  || Opc == Mips::<span class='error' title="no member named &apos;BEQZC64&apos; in namespace &apos;llvm::Mips&apos;">BEQZC64</span> || Opc == Mips::<span class='error' title="no member named &apos;BNEZC64&apos; in namespace &apos;llvm::Mips&apos;">BNEZC64</span> ||</td></tr>
<tr><th id="803">803</th><td>          Opc == Mips::<span class='error' title="no member named &apos;BEQC64&apos; in namespace &apos;llvm::Mips&apos;">BEQC64</span> || Opc == Mips::<span class='error' title="no member named &apos;BNEC64&apos; in namespace &apos;llvm::Mips&apos;">BNEC64</span> || Opc == Mips::<span class='error' title="no member named &apos;BGEC64&apos; in namespace &apos;llvm::Mips&apos;">BGEC64</span> ||</td></tr>
<tr><th id="804">804</th><td>          Opc == Mips::<span class='error' title="no member named &apos;BGEUC64&apos; in namespace &apos;llvm::Mips&apos;">BGEUC64</span> || Opc == Mips::<span class='error' title="no member named &apos;BLTC64&apos; in namespace &apos;llvm::Mips&apos;">BLTC64</span> || Opc == Mips::<span class='error' title="no member named &apos;BLTUC64&apos; in namespace &apos;llvm::Mips&apos;">BLTUC64</span> ||</td></tr>
<tr><th id="805">805</th><td>          Opc == Mips::<span class='error' title="no member named &apos;BGTZC64&apos; in namespace &apos;llvm::Mips&apos;">BGTZC64</span> || Opc == Mips::<span class='error' title="no member named &apos;BGEZC64&apos; in namespace &apos;llvm::Mips&apos;">BGEZC64</span> ||</td></tr>
<tr><th id="806">806</th><td>          Opc == Mips::<span class='error' title="no member named &apos;BLTZC64&apos; in namespace &apos;llvm::Mips&apos;">BLTZC64</span> || Opc == Mips::<span class='error' title="no member named &apos;BLEZC64&apos; in namespace &apos;llvm::Mips&apos;">BLEZC64</span> || Opc == Mips::<span class='error' title="no member named &apos;BC&apos; in namespace &apos;llvm::Mips&apos;">BC</span> ||</td></tr>
<tr><th id="807">807</th><td>          Opc == Mips::<span class='error' title="no member named &apos;BBIT0&apos; in namespace &apos;llvm::Mips&apos;">BBIT0</span> || Opc == Mips::<span class='error' title="no member named &apos;BBIT1&apos; in namespace &apos;llvm::Mips&apos;">BBIT1</span> || Opc == Mips::<span class='error' title="no member named &apos;BBIT032&apos; in namespace &apos;llvm::Mips&apos;">BBIT032</span> ||</td></tr>
<tr><th id="808">808</th><td>          Opc == Mips::<span class='error' title="no member named &apos;BBIT132&apos; in namespace &apos;llvm::Mips&apos;">BBIT132</span> ||  Opc == Mips::<span class='error' title="no member named &apos;BC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BC_MMR6</span> ||</td></tr>
<tr><th id="809">809</th><td>          Opc == Mips::<span class='error' title="no member named &apos;BEQC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BEQC_MMR6</span> || Opc == Mips::<span class='error' title="no member named &apos;BNEC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BNEC_MMR6</span> ||</td></tr>
<tr><th id="810">810</th><td>          Opc == Mips::<span class='error' title="no member named &apos;BLTC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BLTC_MMR6</span> || Opc == Mips::<span class='error' title="no member named &apos;BGEC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BGEC_MMR6</span> ||</td></tr>
<tr><th id="811">811</th><td>          Opc == Mips::<span class='error' title="no member named &apos;BLTUC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BLTUC_MMR6</span> || Opc == Mips::<span class='error' title="no member named &apos;BGEUC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BGEUC_MMR6</span> ||</td></tr>
<tr><th id="812">812</th><td>          Opc == Mips::<span class='error' title="no member named &apos;BGTZC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BGTZC_MMR6</span> || Opc == Mips::<span class='error' title="no member named &apos;BLEZC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BLEZC_MMR6</span> ||</td></tr>
<tr><th id="813">813</th><td>          Opc == Mips::<span class='error' title="no member named &apos;BGEZC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BGEZC_MMR6</span> || Opc == Mips::<span class='error' title="no member named &apos;BLTZC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BLTZC_MMR6</span> ||</td></tr>
<tr><th id="814">814</th><td>          Opc == Mips::<span class='error' title="no member named &apos;BEQZC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BEQZC_MMR6</span> || Opc == Mips::<span class='error' title="no member named &apos;BNEZC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BNEZC_MMR6</span>) ? Opc : <var>0</var>;</td></tr>
<tr><th id="815">815</th><td>}</td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td><em>void</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15MipsSEInstrInfo11expandRetRAERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsSEInstrInfo::expandRetRA' data-ref="_ZNK4llvm15MipsSEInstrInfo11expandRetRAERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">expandRetRA</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="91MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="91MBB">MBB</dfn>,</td></tr>
<tr><th id="818">818</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="92I" title='I' data-type='MachineBasicBlock::iterator' data-ref="92I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="819">819</th><td></td></tr>
<tr><th id="820">820</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col3 decl" id="93MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="93MIB">MIB</dfn>;</td></tr>
<tr><th id="821">821</th><td>  <b>if</b> (Subtarget.isGP64bit())</td></tr>
<tr><th id="822">822</th><td>    MIB = BuildMI(MBB, I, I-&gt;getDebugLoc(), get(Mips::<span class='error' title="no member named &apos;PseudoReturn64&apos; in namespace &apos;llvm::Mips&apos;">PseudoReturn64</span>))</td></tr>
<tr><th id="823">823</th><td>              .addReg(Mips::<span class='error' title="no member named &apos;RA_64&apos; in namespace &apos;llvm::Mips&apos;">RA_64</span>, RegState::Undef);</td></tr>
<tr><th id="824">824</th><td>  <b>else</b></td></tr>
<tr><th id="825">825</th><td>    MIB = BuildMI(MBB, I, I-&gt;getDebugLoc(), get(Mips::<span class='error' title="no member named &apos;PseudoReturn&apos; in namespace &apos;llvm::Mips&apos;">PseudoReturn</span>))</td></tr>
<tr><th id="826">826</th><td>              .addReg(Mips::<span class='error' title="no member named &apos;RA&apos; in namespace &apos;llvm::Mips&apos;">RA</span>, RegState::Undef);</td></tr>
<tr><th id="827">827</th><td></td></tr>
<tr><th id="828">828</th><td>  <i>// Retain any imp-use flags.</i></td></tr>
<tr><th id="829">829</th><td>  <b>for</b> (<em>auto</em> &amp; <dfn class="local col4 decl" id="94MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="94MO">MO</dfn> : <a class="local col2 ref" href="#92I" title='I' data-ref="92I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="830">830</th><td>    <b>if</b> (<a class="local col4 ref" href="#94MO" title='MO' data-ref="94MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="831">831</th><td>      <a class="local col3 ref" href="#93MIB" title='MIB' data-ref="93MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col4 ref" href="#94MO" title='MO' data-ref="94MO">MO</a>);</td></tr>
<tr><th id="832">832</th><td>  }</td></tr>
<tr><th id="833">833</th><td>}</td></tr>
<tr><th id="834">834</th><td></td></tr>
<tr><th id="835">835</th><td><em>void</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15MipsSEInstrInfo10expandERetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsSEInstrInfo::expandERet' data-ref="_ZNK4llvm15MipsSEInstrInfo10expandERetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">expandERet</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="95MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="95MBB">MBB</dfn>,</td></tr>
<tr><th id="836">836</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="96I" title='I' data-type='MachineBasicBlock::iterator' data-ref="96I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="837">837</th><td>  BuildMI(MBB, I, I-&gt;getDebugLoc(), get(Mips::<span class='error' title="no member named &apos;ERET&apos; in namespace &apos;llvm::Mips&apos;">ERET</span>));</td></tr>
<tr><th id="838">838</th><td>}</td></tr>
<tr><th id="839">839</th><td></td></tr>
<tr><th id="840">840</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>bool</em>, <em>bool</em>&gt;</td></tr>
<tr><th id="841">841</th><td><a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15MipsSEInstrInfo15compareOpndSizeEjRKNS_15MachineFunctionE" title='llvm::MipsSEInstrInfo::compareOpndSize' data-ref="_ZNK4llvm15MipsSEInstrInfo15compareOpndSizeEjRKNS_15MachineFunctionE">compareOpndSize</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="97Opc" title='Opc' data-type='unsigned int' data-ref="97Opc">Opc</dfn>,</td></tr>
<tr><th id="842">842</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="98MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="98MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="843">843</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="99Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="99Desc">Desc</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc);</td></tr>
<tr><th id="844">844</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Desc.NumOperands == 2 &amp;&amp; &quot;Unary instruction expected.&quot;) ? void (0) : __assert_fail (&quot;Desc.NumOperands == 2 &amp;&amp; \&quot;Unary instruction expected.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp&quot;, 844, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#99Desc" title='Desc' data-ref="99Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::NumOperands" title='llvm::MCInstrDesc::NumOperands' data-ref="llvm::MCInstrDesc::NumOperands">NumOperands</a> == <var>2</var> &amp;&amp; <q>"Unary instruction expected."</q>);</td></tr>
<tr><th id="845">845</th><td>  <em>const</em> <a class="type" href="MipsRegisterInfo.h.html#llvm::MipsRegisterInfo" title='llvm::MipsRegisterInfo' data-ref="llvm::MipsRegisterInfo">MipsRegisterInfo</a> *<dfn class="local col0 decl" id="100RI" title='RI' data-type='const llvm::MipsRegisterInfo *' data-ref="100RI">RI</dfn> = &amp;<a class="virtual member" href="#_ZNK4llvm15MipsSEInstrInfo15getRegisterInfoEv" title='llvm::MipsSEInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm15MipsSEInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="846">846</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="101DstRegSize" title='DstRegSize' data-type='unsigned int' data-ref="101DstRegSize">DstRegSize</dfn> = RI-&gt;<span class='error' title="no member named &apos;getRegSizeInBits&apos; in &apos;llvm::MipsRegisterInfo&apos;">getRegSizeInBits</span>(*<span class='error' title="use of undeclared identifier &apos;getRegClass&apos;">getRegClass</span>(Desc, <var>0</var>, RI, MF));</td></tr>
<tr><th id="847">847</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="102SrcRegSize" title='SrcRegSize' data-type='unsigned int' data-ref="102SrcRegSize">SrcRegSize</dfn> = RI-&gt;<span class='error' title="no member named &apos;getRegSizeInBits&apos; in &apos;llvm::MipsRegisterInfo&apos;">getRegSizeInBits</span>(*<span class='error' title="use of undeclared identifier &apos;getRegClass&apos;">getRegClass</span>(Desc, <var>1</var>, RI, MF));</td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td>  <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="local col1 ref" href="#101DstRegSize" title='DstRegSize' data-ref="101DstRegSize">DstRegSize</a> &gt; <a class="local col2 ref" href="#102SrcRegSize" title='SrcRegSize' data-ref="102SrcRegSize">SrcRegSize</a>, <a class="local col1 ref" href="#101DstRegSize" title='DstRegSize' data-ref="101DstRegSize">DstRegSize</a> &lt; <a class="local col2 ref" href="#102SrcRegSize" title='SrcRegSize' data-ref="102SrcRegSize">SrcRegSize</a>);</td></tr>
<tr><th id="850">850</th><td>}</td></tr>
<tr><th id="851">851</th><td></td></tr>
<tr><th id="852">852</th><td><em>void</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15MipsSEInstrInfo18expandPseudoMFHiLoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::MipsSEInstrInfo::expandPseudoMFHiLo' data-ref="_ZNK4llvm15MipsSEInstrInfo18expandPseudoMFHiLoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">expandPseudoMFHiLo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="103MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="103MBB">MBB</dfn>,</td></tr>
<tr><th id="853">853</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="104I" title='I' data-type='MachineBasicBlock::iterator' data-ref="104I">I</dfn>,</td></tr>
<tr><th id="854">854</th><td>                                         <em>unsigned</em> <dfn class="local col5 decl" id="105NewOpc" title='NewOpc' data-type='unsigned int' data-ref="105NewOpc">NewOpc</dfn>) <em>const</em> {</td></tr>
<tr><th id="855">855</th><td>  BuildMI(MBB, I, I-&gt;getDebugLoc(), <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(NewOpc), I-&gt;getOperand(<var>0</var>).getReg());</td></tr>
<tr><th id="856">856</th><td>}</td></tr>
<tr><th id="857">857</th><td></td></tr>
<tr><th id="858">858</th><td><em>void</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15MipsSEInstrInfo18expandPseudoMTLoHiERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb" title='llvm::MipsSEInstrInfo::expandPseudoMTLoHi' data-ref="_ZNK4llvm15MipsSEInstrInfo18expandPseudoMTLoHiERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb">expandPseudoMTLoHi</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="106MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="106MBB">MBB</dfn>,</td></tr>
<tr><th id="859">859</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="107I" title='I' data-type='MachineBasicBlock::iterator' data-ref="107I">I</dfn>,</td></tr>
<tr><th id="860">860</th><td>                                         <em>unsigned</em> <dfn class="local col8 decl" id="108LoOpc" title='LoOpc' data-type='unsigned int' data-ref="108LoOpc">LoOpc</dfn>,</td></tr>
<tr><th id="861">861</th><td>                                         <em>unsigned</em> <dfn class="local col9 decl" id="109HiOpc" title='HiOpc' data-type='unsigned int' data-ref="109HiOpc">HiOpc</dfn>,</td></tr>
<tr><th id="862">862</th><td>                                         <em>bool</em> <dfn class="local col0 decl" id="110HasExplicitDef" title='HasExplicitDef' data-type='bool' data-ref="110HasExplicitDef">HasExplicitDef</dfn>) <em>const</em> {</td></tr>
<tr><th id="863">863</th><td>  <i>// Expand</i></td></tr>
<tr><th id="864">864</th><td><i>  //  lo_hi pseudomtlohi $gpr0, $gpr1</i></td></tr>
<tr><th id="865">865</th><td><i>  // to these two instructions:</i></td></tr>
<tr><th id="866">866</th><td><i>  //  mtlo $gpr0</i></td></tr>
<tr><th id="867">867</th><td><i>  //  mthi $gpr1</i></td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col1 decl" id="111DL" title='DL' data-type='llvm::DebugLoc' data-ref="111DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col7 ref" href="#107I" title='I' data-ref="107I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="870">870</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="112SrcLo" title='SrcLo' data-type='const llvm::MachineOperand &amp;' data-ref="112SrcLo">SrcLo</dfn> = <a class="local col7 ref" href="#107I" title='I' data-ref="107I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>), &amp;<dfn class="local col3 decl" id="113SrcHi" title='SrcHi' data-type='const llvm::MachineOperand &amp;' data-ref="113SrcHi">SrcHi</dfn> = <a class="local col7 ref" href="#107I" title='I' data-ref="107I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="871">871</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col4 decl" id="114LoInst" title='LoInst' data-type='llvm::MachineInstrBuilder' data-ref="114LoInst">LoInst</dfn> = BuildMI(MBB, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(LoOpc));</td></tr>
<tr><th id="872">872</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col5 decl" id="115HiInst" title='HiInst' data-type='llvm::MachineInstrBuilder' data-ref="115HiInst">HiInst</dfn> = BuildMI(MBB, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(HiOpc));</td></tr>
<tr><th id="873">873</th><td></td></tr>
<tr><th id="874">874</th><td>  <i>// Add lo/hi registers if the mtlo/hi instructions created have explicit</i></td></tr>
<tr><th id="875">875</th><td><i>  // def registers.</i></td></tr>
<tr><th id="876">876</th><td>  <b>if</b> (<a class="local col0 ref" href="#110HasExplicitDef" title='HasExplicitDef' data-ref="110HasExplicitDef">HasExplicitDef</a>) {</td></tr>
<tr><th id="877">877</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="116DstReg" title='DstReg' data-type='unsigned int' data-ref="116DstReg">DstReg</dfn> = <a class="local col7 ref" href="#107I" title='I' data-ref="107I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="878">878</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="117DstLo" title='DstLo' data-type='unsigned int' data-ref="117DstLo">DstLo</dfn> = getRegisterInfo().<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::MipsRegisterInfo&apos;">getSubReg</span>(DstReg, Mips::<span class='error' title="no member named &apos;sub_lo&apos; in namespace &apos;llvm::Mips&apos;">sub_lo</span>);</td></tr>
<tr><th id="879">879</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="118DstHi" title='DstHi' data-type='unsigned int' data-ref="118DstHi">DstHi</dfn> = getRegisterInfo().<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::MipsRegisterInfo&apos;">getSubReg</span>(DstReg, Mips::<span class='error' title="no member named &apos;sub_hi&apos; in namespace &apos;llvm::Mips&apos;">sub_hi</span>);</td></tr>
<tr><th id="880">880</th><td>    <a class="local col4 ref" href="#114LoInst" title='LoInst' data-ref="114LoInst">LoInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#117DstLo" title='DstLo' data-ref="117DstLo">DstLo</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a>);</td></tr>
<tr><th id="881">881</th><td>    <a class="local col5 ref" href="#115HiInst" title='HiInst' data-ref="115HiInst">HiInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col8 ref" href="#118DstHi" title='DstHi' data-ref="118DstHi">DstHi</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a>);</td></tr>
<tr><th id="882">882</th><td>  }</td></tr>
<tr><th id="883">883</th><td></td></tr>
<tr><th id="884">884</th><td>  <a class="local col4 ref" href="#114LoInst" title='LoInst' data-ref="114LoInst">LoInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#112SrcLo" title='SrcLo' data-ref="112SrcLo">SrcLo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#112SrcLo" title='SrcLo' data-ref="112SrcLo">SrcLo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()));</td></tr>
<tr><th id="885">885</th><td>  <a class="local col5 ref" href="#115HiInst" title='HiInst' data-ref="115HiInst">HiInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#113SrcHi" title='SrcHi' data-ref="113SrcHi">SrcHi</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col3 ref" href="#113SrcHi" title='SrcHi' data-ref="113SrcHi">SrcHi</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()));</td></tr>
<tr><th id="886">886</th><td>}</td></tr>
<tr><th id="887">887</th><td></td></tr>
<tr><th id="888">888</th><td><em>void</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15MipsSEInstrInfo14expandCvtFPIntERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb" title='llvm::MipsSEInstrInfo::expandCvtFPInt' data-ref="_ZNK4llvm15MipsSEInstrInfo14expandCvtFPIntERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb">expandCvtFPInt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="119MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="119MBB">MBB</dfn>,</td></tr>
<tr><th id="889">889</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="120I" title='I' data-type='MachineBasicBlock::iterator' data-ref="120I">I</dfn>,</td></tr>
<tr><th id="890">890</th><td>                                     <em>unsigned</em> <dfn class="local col1 decl" id="121CvtOpc" title='CvtOpc' data-type='unsigned int' data-ref="121CvtOpc">CvtOpc</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="122MovOpc" title='MovOpc' data-type='unsigned int' data-ref="122MovOpc">MovOpc</dfn>,</td></tr>
<tr><th id="891">891</th><td>                                     <em>bool</em> <dfn class="local col3 decl" id="123IsI64" title='IsI64' data-type='bool' data-ref="123IsI64">IsI64</dfn>) <em>const</em> {</td></tr>
<tr><th id="892">892</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="124CvtDesc" title='CvtDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="124CvtDesc">CvtDesc</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(CvtOpc), &amp;<dfn class="local col5 decl" id="125MovDesc" title='MovDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="125MovDesc">MovDesc</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(MovOpc);</td></tr>
<tr><th id="893">893</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="126Dst" title='Dst' data-type='const llvm::MachineOperand &amp;' data-ref="126Dst">Dst</dfn> = <a class="local col0 ref" href="#120I" title='I' data-ref="120I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>), &amp;<dfn class="local col7 decl" id="127Src" title='Src' data-type='const llvm::MachineOperand &amp;' data-ref="127Src">Src</dfn> = <a class="local col0 ref" href="#120I" title='I' data-ref="120I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="894">894</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="128DstReg" title='DstReg' data-type='unsigned int' data-ref="128DstReg">DstReg</dfn> = <a class="local col6 ref" href="#126Dst" title='Dst' data-ref="126Dst">Dst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <dfn class="local col9 decl" id="129SrcReg" title='SrcReg' data-type='unsigned int' data-ref="129SrcReg">SrcReg</dfn> = <a class="local col7 ref" href="#127Src" title='Src' data-ref="127Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <dfn class="local col0 decl" id="130TmpReg" title='TmpReg' data-type='unsigned int' data-ref="130TmpReg">TmpReg</dfn> = <a class="local col8 ref" href="#128DstReg" title='DstReg' data-ref="128DstReg">DstReg</a>;</td></tr>
<tr><th id="895">895</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="131KillSrc" title='KillSrc' data-type='unsigned int' data-ref="131KillSrc">KillSrc</dfn> =  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col7 ref" href="#127Src" title='Src' data-ref="127Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="896">896</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col2 decl" id="132DL" title='DL' data-type='llvm::DebugLoc' data-ref="132DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col0 ref" href="#120I" title='I' data-ref="120I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="897">897</th><td>  <em>bool</em> <dfn class="local col3 decl" id="133DstIsLarger" title='DstIsLarger' data-type='bool' data-ref="133DstIsLarger">DstIsLarger</dfn>, <dfn class="local col4 decl" id="134SrcIsLarger" title='SrcIsLarger' data-type='bool' data-ref="134SrcIsLarger">SrcIsLarger</dfn>;</td></tr>
<tr><th id="898">898</th><td></td></tr>
<tr><th id="899">899</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col3 ref" href="#133DstIsLarger" title='DstIsLarger' data-ref="133DstIsLarger">DstIsLarger</a></span>, <span class='refarg'><a class="local col4 ref" href="#134SrcIsLarger" title='SrcIsLarger' data-ref="134SrcIsLarger">SrcIsLarger</a></span>) <a class="ref" href="../../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a></td></tr>
<tr><th id="900">900</th><td>      <a class="member" href="#_ZNK4llvm15MipsSEInstrInfo15compareOpndSizeEjRKNS_15MachineFunctionE" title='llvm::MipsSEInstrInfo::compareOpndSize' data-ref="_ZNK4llvm15MipsSEInstrInfo15compareOpndSizeEjRKNS_15MachineFunctionE">compareOpndSize</a>(<a class="local col1 ref" href="#121CvtOpc" title='CvtOpc' data-ref="121CvtOpc">CvtOpc</a>, *<a class="local col9 ref" href="#119MBB" title='MBB' data-ref="119MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>());</td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td>  <b>if</b> (DstIsLarger)</td></tr>
<tr><th id="903">903</th><td>    TmpReg = getRegisterInfo().<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::MipsRegisterInfo&apos;">getSubReg</span>(DstReg, Mips::<span class='error' title="no member named &apos;sub_lo&apos; in namespace &apos;llvm::Mips&apos;">sub_lo</span>);</td></tr>
<tr><th id="904">904</th><td></td></tr>
<tr><th id="905">905</th><td>  <b>if</b> (SrcIsLarger)</td></tr>
<tr><th id="906">906</th><td>    DstReg = getRegisterInfo().<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::MipsRegisterInfo&apos;">getSubReg</span>(DstReg, Mips::<span class='error' title="no member named &apos;sub_lo&apos; in namespace &apos;llvm::Mips&apos;">sub_lo</span>);</td></tr>
<tr><th id="907">907</th><td></td></tr>
<tr><th id="908">908</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#119MBB" title='MBB' data-ref="119MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#120I" title='I' data-ref="120I">I</a>, <a class="local col2 ref" href="#132DL" title='DL' data-ref="132DL">DL</a>, <a class="local col5 ref" href="#125MovDesc" title='MovDesc' data-ref="125MovDesc">MovDesc</a>, <a class="local col0 ref" href="#130TmpReg" title='TmpReg' data-ref="130TmpReg">TmpReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#129SrcReg" title='SrcReg' data-ref="129SrcReg">SrcReg</a>, <a class="local col1 ref" href="#131KillSrc" title='KillSrc' data-ref="131KillSrc">KillSrc</a>);</td></tr>
<tr><th id="909">909</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#119MBB" title='MBB' data-ref="119MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#120I" title='I' data-ref="120I">I</a>, <a class="local col2 ref" href="#132DL" title='DL' data-ref="132DL">DL</a>, <a class="local col4 ref" href="#124CvtDesc" title='CvtDesc' data-ref="124CvtDesc">CvtDesc</a>, <a class="local col8 ref" href="#128DstReg" title='DstReg' data-ref="128DstReg">DstReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#130TmpReg" title='TmpReg' data-ref="130TmpReg">TmpReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill">Kill</a>);</td></tr>
<tr><th id="910">910</th><td>}</td></tr>
<tr><th id="911">911</th><td></td></tr>
<tr><th id="912">912</th><td><em>void</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15MipsSEInstrInfo23expandExtractElementF64ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbb" title='llvm::MipsSEInstrInfo::expandExtractElementF64' data-ref="_ZNK4llvm15MipsSEInstrInfo23expandExtractElementF64ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbb">expandExtractElementF64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="135MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="135MBB">MBB</dfn>,</td></tr>
<tr><th id="913">913</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="136I" title='I' data-type='MachineBasicBlock::iterator' data-ref="136I">I</dfn>,</td></tr>
<tr><th id="914">914</th><td>                                              <em>bool</em> <dfn class="local col7 decl" id="137isMicroMips" title='isMicroMips' data-type='bool' data-ref="137isMicroMips">isMicroMips</dfn>,</td></tr>
<tr><th id="915">915</th><td>                                              <em>bool</em> <dfn class="local col8 decl" id="138FP64" title='FP64' data-type='bool' data-ref="138FP64">FP64</dfn>) <em>const</em> {</td></tr>
<tr><th id="916">916</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="139DstReg" title='DstReg' data-type='unsigned int' data-ref="139DstReg">DstReg</dfn> = <a class="local col6 ref" href="#136I" title='I' data-ref="136I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="917">917</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="140SrcReg" title='SrcReg' data-type='unsigned int' data-ref="140SrcReg">SrcReg</dfn> = <a class="local col6 ref" href="#136I" title='I' data-ref="136I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="918">918</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="141N" title='N' data-type='unsigned int' data-ref="141N">N</dfn> = <a class="local col6 ref" href="#136I" title='I' data-ref="136I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="919">919</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col2 decl" id="142dl" title='dl' data-type='llvm::DebugLoc' data-ref="142dl">dl</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col6 ref" href="#136I" title='I' data-ref="136I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="920">920</th><td></td></tr>
<tr><th id="921">921</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (N &lt; 2 &amp;&amp; &quot;Invalid immediate&quot;) ? void (0) : __assert_fail (&quot;N &lt; 2 &amp;&amp; \&quot;Invalid immediate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp&quot;, 921, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#141N" title='N' data-ref="141N">N</a> &lt; <var>2</var> &amp;&amp; <q>"Invalid immediate"</q>);</td></tr>
<tr><th id="922">922</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="143SubIdx" title='SubIdx' data-type='unsigned int' data-ref="143SubIdx">SubIdx</dfn> = N ? Mips::<span class='error' title="no member named &apos;sub_hi&apos; in namespace &apos;llvm::Mips&apos;">sub_hi</span> : Mips::<span class='error' title="no member named &apos;sub_lo&apos; in namespace &apos;llvm::Mips&apos;">sub_lo</span>;</td></tr>
<tr><th id="923">923</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="144SubReg" title='SubReg' data-type='unsigned int' data-ref="144SubReg">SubReg</dfn> = getRegisterInfo().<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::MipsRegisterInfo&apos;">getSubReg</span>(SrcReg, SubIdx);</td></tr>
<tr><th id="924">924</th><td></td></tr>
<tr><th id="925">925</th><td>  <i>// FPXX on MIPS-II or MIPS32r1 should have been handled with a spill/reload</i></td></tr>
<tr><th id="926">926</th><td><i>  // in MipsSEFrameLowering.cpp.</i></td></tr>
<tr><th id="927">927</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!(Subtarget.isABI_FPXX() &amp;&amp; !Subtarget.hasMips32r2())) ? void (0) : __assert_fail (&quot;!(Subtarget.isABI_FPXX() &amp;&amp; !Subtarget.hasMips32r2())&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp&quot;, 927, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!(<a class="member" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget10isABI_FPXXEv" title='llvm::MipsSubtarget::isABI_FPXX' data-ref="_ZNK4llvm13MipsSubtarget10isABI_FPXXEv">isABI_FPXX</a>() &amp;&amp; !<a class="member" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget11hasMips32r2Ev" title='llvm::MipsSubtarget::hasMips32r2' data-ref="_ZNK4llvm13MipsSubtarget11hasMips32r2Ev">hasMips32r2</a>()));</td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td>  <i>// FP64A (FP64 with nooddspreg) should have been handled with a spill/reload</i></td></tr>
<tr><th id="930">930</th><td><i>  // in MipsSEFrameLowering.cpp.</i></td></tr>
<tr><th id="931">931</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!(Subtarget.isFP64bit() &amp;&amp; !Subtarget.useOddSPReg())) ? void (0) : __assert_fail (&quot;!(Subtarget.isFP64bit() &amp;&amp; !Subtarget.useOddSPReg())&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp&quot;, 931, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!(<a class="member" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9isFP64bitEv" title='llvm::MipsSubtarget::isFP64bit' data-ref="_ZNK4llvm13MipsSubtarget9isFP64bitEv">isFP64bit</a>() &amp;&amp; !<a class="member" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget11useOddSPRegEv" title='llvm::MipsSubtarget::useOddSPReg' data-ref="_ZNK4llvm13MipsSubtarget11useOddSPRegEv">useOddSPReg</a>()));</td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td>  <b>if</b> (SubIdx == Mips::<span class='error' title="no member named &apos;sub_hi&apos; in namespace &apos;llvm::Mips&apos;">sub_hi</span> &amp;&amp; Subtarget.hasMTHC1()) {</td></tr>
<tr><th id="934">934</th><td>    <i>// FIXME: Strictly speaking MFHC1 only reads the top 32-bits however, we</i></td></tr>
<tr><th id="935">935</th><td><i>    //        claim to read the whole 64-bits as part of a white lie used to</i></td></tr>
<tr><th id="936">936</th><td><i>    //        temporarily work around a widespread bug in the -mfp64 support.</i></td></tr>
<tr><th id="937">937</th><td><i>    //        The problem is that none of the 32-bit fpu ops mention the fact</i></td></tr>
<tr><th id="938">938</th><td><i>    //        that they clobber the upper 32-bits of the 64-bit FPR. Fixing that</i></td></tr>
<tr><th id="939">939</th><td><i>    //        requires a major overhaul of the FPU implementation which can't</i></td></tr>
<tr><th id="940">940</th><td><i>    //        be done right now due to time constraints.</i></td></tr>
<tr><th id="941">941</th><td><i>    //        MFHC1 is one of two instructions that are affected since they are</i></td></tr>
<tr><th id="942">942</th><td><i>    //        the only instructions that don't read the lower 32-bits.</i></td></tr>
<tr><th id="943">943</th><td><i>    //        We therefore pretend that it reads the bottom 32-bits to</i></td></tr>
<tr><th id="944">944</th><td><i>    //        artificially create a dependency and prevent the scheduler</i></td></tr>
<tr><th id="945">945</th><td><i>    //        changing the behaviour of the code.</i></td></tr>
<tr><th id="946">946</th><td>    BuildMI(MBB, I, dl,</td></tr>
<tr><th id="947">947</th><td>            get(isMicroMips ? (FP64 ? Mips::<span class='error' title="no member named &apos;MFHC1_D64_MM&apos; in namespace &apos;llvm::Mips&apos;">MFHC1_D64_MM</span> : Mips::<span class='error' title="no member named &apos;MFHC1_D32_MM&apos; in namespace &apos;llvm::Mips&apos;">MFHC1_D32_MM</span>)</td></tr>
<tr><th id="948">948</th><td>                            : (FP64 ? Mips::<span class='error' title="no member named &apos;MFHC1_D64&apos; in namespace &apos;llvm::Mips&apos;">MFHC1_D64</span> : Mips::<span class='error' title="no member named &apos;MFHC1_D32&apos; in namespace &apos;llvm::Mips&apos;">MFHC1_D32</span>)),</td></tr>
<tr><th id="949">949</th><td>            DstReg)</td></tr>
<tr><th id="950">950</th><td>        .addReg(SrcReg);</td></tr>
<tr><th id="951">951</th><td>  } <b>else</b></td></tr>
<tr><th id="952">952</th><td>    BuildMI(MBB, I, dl, get(Mips::<span class='error' title="no member named &apos;MFC1&apos; in namespace &apos;llvm::Mips&apos;">MFC1</span>), DstReg).addReg(SubReg);</td></tr>
<tr><th id="953">953</th><td>}</td></tr>
<tr><th id="954">954</th><td></td></tr>
<tr><th id="955">955</th><td><em>void</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15MipsSEInstrInfo18expandBuildPairF64ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbb" title='llvm::MipsSEInstrInfo::expandBuildPairF64' data-ref="_ZNK4llvm15MipsSEInstrInfo18expandBuildPairF64ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbb">expandBuildPairF64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="145MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="145MBB">MBB</dfn>,</td></tr>
<tr><th id="956">956</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="146I" title='I' data-type='MachineBasicBlock::iterator' data-ref="146I">I</dfn>,</td></tr>
<tr><th id="957">957</th><td>                                         <em>bool</em> <dfn class="local col7 decl" id="147isMicroMips" title='isMicroMips' data-type='bool' data-ref="147isMicroMips">isMicroMips</dfn>, <em>bool</em> <dfn class="local col8 decl" id="148FP64" title='FP64' data-type='bool' data-ref="148FP64">FP64</dfn>) <em>const</em> {</td></tr>
<tr><th id="958">958</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="149DstReg" title='DstReg' data-type='unsigned int' data-ref="149DstReg">DstReg</dfn> = <a class="local col6 ref" href="#146I" title='I' data-ref="146I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="959">959</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="150LoReg" title='LoReg' data-type='unsigned int' data-ref="150LoReg">LoReg</dfn> = <a class="local col6 ref" href="#146I" title='I' data-ref="146I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <dfn class="local col1 decl" id="151HiReg" title='HiReg' data-type='unsigned int' data-ref="151HiReg">HiReg</dfn> = <a class="local col6 ref" href="#146I" title='I' data-ref="146I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="960">960</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a>&amp; <dfn class="local col2 decl" id="152Mtc1Tdd" title='Mtc1Tdd' data-type='const llvm::MCInstrDesc &amp;' data-ref="152Mtc1Tdd">Mtc1Tdd</dfn> = get(Mips::<span class='error' title="no member named &apos;MTC1&apos; in namespace &apos;llvm::Mips&apos;">MTC1</span>);</td></tr>
<tr><th id="961">961</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="153dl" title='dl' data-type='llvm::DebugLoc' data-ref="153dl">dl</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col6 ref" href="#146I" title='I' data-ref="146I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="962">962</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<span class='error' title="no viable conversion from &apos;const llvm::MipsRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;"><dfn class="local col4 decl" id="154TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="154TRI">TRI</dfn></span> = getRegisterInfo();</td></tr>
<tr><th id="963">963</th><td></td></tr>
<tr><th id="964">964</th><td>  <i>// When mthc1 is available, use:</i></td></tr>
<tr><th id="965">965</th><td><i>  //   mtc1 Lo, $fp</i></td></tr>
<tr><th id="966">966</th><td><i>  //   mthc1 Hi, $fp</i></td></tr>
<tr><th id="967">967</th><td><i>  //</i></td></tr>
<tr><th id="968">968</th><td><i>  // Otherwise, for O32 FPXX ABI:</i></td></tr>
<tr><th id="969">969</th><td><i>  //   spill + reload via ldc1</i></td></tr>
<tr><th id="970">970</th><td><i>  // This case is handled by the frame lowering code.</i></td></tr>
<tr><th id="971">971</th><td><i>  //</i></td></tr>
<tr><th id="972">972</th><td><i>  // Otherwise, for FP32:</i></td></tr>
<tr><th id="973">973</th><td><i>  //   mtc1 Lo, $fp</i></td></tr>
<tr><th id="974">974</th><td><i>  //   mtc1 Hi, $fp + 1</i></td></tr>
<tr><th id="975">975</th><td><i>  //</i></td></tr>
<tr><th id="976">976</th><td><i>  // The case where dmtc1 is available doesn't need to be handled here</i></td></tr>
<tr><th id="977">977</th><td><i>  // because it never creates a BuildPairF64 node.</i></td></tr>
<tr><th id="978">978</th><td><i></i></td></tr>
<tr><th id="979">979</th><td><i>  // FPXX on MIPS-II or MIPS32r1 should have been handled with a spill/reload</i></td></tr>
<tr><th id="980">980</th><td><i>  // in MipsSEFrameLowering.cpp.</i></td></tr>
<tr><th id="981">981</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!(Subtarget.isABI_FPXX() &amp;&amp; !Subtarget.hasMips32r2())) ? void (0) : __assert_fail (&quot;!(Subtarget.isABI_FPXX() &amp;&amp; !Subtarget.hasMips32r2())&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp&quot;, 981, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!(<a class="member" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget10isABI_FPXXEv" title='llvm::MipsSubtarget::isABI_FPXX' data-ref="_ZNK4llvm13MipsSubtarget10isABI_FPXXEv">isABI_FPXX</a>() &amp;&amp; !<a class="member" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget11hasMips32r2Ev" title='llvm::MipsSubtarget::hasMips32r2' data-ref="_ZNK4llvm13MipsSubtarget11hasMips32r2Ev">hasMips32r2</a>()));</td></tr>
<tr><th id="982">982</th><td></td></tr>
<tr><th id="983">983</th><td>  <i>// FP64A (FP64 with nooddspreg) should have been handled with a spill/reload</i></td></tr>
<tr><th id="984">984</th><td><i>  // in MipsSEFrameLowering.cpp.</i></td></tr>
<tr><th id="985">985</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!(Subtarget.isFP64bit() &amp;&amp; !Subtarget.useOddSPReg())) ? void (0) : __assert_fail (&quot;!(Subtarget.isFP64bit() &amp;&amp; !Subtarget.useOddSPReg())&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp&quot;, 985, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!(<a class="member" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9isFP64bitEv" title='llvm::MipsSubtarget::isFP64bit' data-ref="_ZNK4llvm13MipsSubtarget9isFP64bitEv">isFP64bit</a>() &amp;&amp; !<a class="member" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget11useOddSPRegEv" title='llvm::MipsSubtarget::useOddSPReg' data-ref="_ZNK4llvm13MipsSubtarget11useOddSPRegEv">useOddSPReg</a>()));</td></tr>
<tr><th id="986">986</th><td></td></tr>
<tr><th id="987">987</th><td>  BuildMI(MBB, I, dl, Mtc1Tdd, TRI.getSubReg(DstReg, Mips::<span class='error' title="no member named &apos;sub_lo&apos; in namespace &apos;llvm::Mips&apos;">sub_lo</span>))</td></tr>
<tr><th id="988">988</th><td>    .addReg(LoReg);</td></tr>
<tr><th id="989">989</th><td></td></tr>
<tr><th id="990">990</th><td>  <b>if</b> (<a class="member" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget8hasMTHC1Ev" title='llvm::MipsSubtarget::hasMTHC1' data-ref="_ZNK4llvm13MipsSubtarget8hasMTHC1Ev">hasMTHC1</a>()) {</td></tr>
<tr><th id="991">991</th><td>    <i>// FIXME: The .addReg(DstReg) is a white lie used to temporarily work</i></td></tr>
<tr><th id="992">992</th><td><i>    //        around a widespread bug in the -mfp64 support.</i></td></tr>
<tr><th id="993">993</th><td><i>    //        The problem is that none of the 32-bit fpu ops mention the fact</i></td></tr>
<tr><th id="994">994</th><td><i>    //        that they clobber the upper 32-bits of the 64-bit FPR. Fixing that</i></td></tr>
<tr><th id="995">995</th><td><i>    //        requires a major overhaul of the FPU implementation which can't</i></td></tr>
<tr><th id="996">996</th><td><i>    //        be done right now due to time constraints.</i></td></tr>
<tr><th id="997">997</th><td><i>    //        MTHC1 is one of two instructions that are affected since they are</i></td></tr>
<tr><th id="998">998</th><td><i>    //        the only instructions that don't read the lower 32-bits.</i></td></tr>
<tr><th id="999">999</th><td><i>    //        We therefore pretend that it reads the bottom 32-bits to</i></td></tr>
<tr><th id="1000">1000</th><td><i>    //        artificially create a dependency and prevent the scheduler</i></td></tr>
<tr><th id="1001">1001</th><td><i>    //        changing the behaviour of the code.</i></td></tr>
<tr><th id="1002">1002</th><td>    BuildMI(MBB, I, dl,</td></tr>
<tr><th id="1003">1003</th><td>            get(isMicroMips ? (FP64 ? Mips::<span class='error' title="no member named &apos;MTHC1_D64_MM&apos; in namespace &apos;llvm::Mips&apos;">MTHC1_D64_MM</span> : Mips::<span class='error' title="no member named &apos;MTHC1_D32_MM&apos; in namespace &apos;llvm::Mips&apos;">MTHC1_D32_MM</span>)</td></tr>
<tr><th id="1004">1004</th><td>                            : (FP64 ? Mips::<span class='error' title="no member named &apos;MTHC1_D64&apos; in namespace &apos;llvm::Mips&apos;">MTHC1_D64</span> : Mips::<span class='error' title="no member named &apos;MTHC1_D32&apos; in namespace &apos;llvm::Mips&apos;">MTHC1_D32</span>)),</td></tr>
<tr><th id="1005">1005</th><td>            DstReg)</td></tr>
<tr><th id="1006">1006</th><td>        .addReg(DstReg)</td></tr>
<tr><th id="1007">1007</th><td>        .addReg(HiReg);</td></tr>
<tr><th id="1008">1008</th><td>  } <b>else</b> <b>if</b> (<a class="member" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget10isABI_FPXXEv" title='llvm::MipsSubtarget::isABI_FPXX' data-ref="_ZNK4llvm13MipsSubtarget10isABI_FPXXEv">isABI_FPXX</a>())</td></tr>
<tr><th id="1009">1009</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;BuildPairF64 not expanded in frame lowering code!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp&quot;, 1009)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"BuildPairF64 not expanded in frame lowering code!"</q>);</td></tr>
<tr><th id="1010">1010</th><td>  <b>else</b></td></tr>
<tr><th id="1011">1011</th><td>    BuildMI(MBB, I, dl, Mtc1Tdd, TRI.getSubReg(DstReg, Mips::<span class='error' title="no member named &apos;sub_hi&apos; in namespace &apos;llvm::Mips&apos;">sub_hi</span>))</td></tr>
<tr><th id="1012">1012</th><td>      .addReg(HiReg);</td></tr>
<tr><th id="1013">1013</th><td>}</td></tr>
<tr><th id="1014">1014</th><td></td></tr>
<tr><th id="1015">1015</th><td><em>void</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15MipsSEInstrInfo14expandEhReturnERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsSEInstrInfo::expandEhReturn' data-ref="_ZNK4llvm15MipsSEInstrInfo14expandEhReturnERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">expandEhReturn</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="155MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="155MBB">MBB</dfn>,</td></tr>
<tr><th id="1016">1016</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="156I" title='I' data-type='MachineBasicBlock::iterator' data-ref="156I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="1017">1017</th><td>  <i>// This pseudo instruction is generated as part of the lowering of</i></td></tr>
<tr><th id="1018">1018</th><td><i>  // ISD::EH_RETURN. We convert it to a stack increment by OffsetReg, and</i></td></tr>
<tr><th id="1019">1019</th><td><i>  // indirect jump to TargetReg</i></td></tr>
<tr><th id="1020">1020</th><td>  <a class="type" href="MCTargetDesc/MipsABIInfo.h.html#llvm::MipsABIInfo" title='llvm::MipsABIInfo' data-ref="llvm::MipsABIInfo">MipsABIInfo</a> <dfn class="local col7 decl" id="157ABI" title='ABI' data-type='llvm::MipsABIInfo' data-ref="157ABI">ABI</dfn> = <a class="ref fake" href="MCTargetDesc/MipsABIInfo.h.html#25" title='llvm::MipsABIInfo::MipsABIInfo' data-ref="_ZN4llvm11MipsABIInfoC1ERKS0_"></a><a class="member" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6getABIEv" title='llvm::MipsSubtarget::getABI' data-ref="_ZNK4llvm13MipsSubtarget6getABIEv">getABI</a>();</td></tr>
<tr><th id="1021">1021</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="158ADDU" title='ADDU' data-type='unsigned int' data-ref="158ADDU">ADDU</dfn> = <a class="local col7 ref" href="#157ABI" title='ABI' data-ref="157ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo12GetPtrAdduOpEv" title='llvm::MipsABIInfo::GetPtrAdduOp' data-ref="_ZNK4llvm11MipsABIInfo12GetPtrAdduOpEv">GetPtrAdduOp</a>();</td></tr>
<tr><th id="1022">1022</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="159SP" title='SP' data-type='unsigned int' data-ref="159SP">SP</dfn> = Subtarget.isGP64bit() ? Mips::<span class='error' title="no member named &apos;SP_64&apos; in namespace &apos;llvm::Mips&apos;">SP_64</span> : Mips::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::Mips&apos;">SP</span>;</td></tr>
<tr><th id="1023">1023</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="160RA" title='RA' data-type='unsigned int' data-ref="160RA">RA</dfn> = Subtarget.isGP64bit() ? Mips::<span class='error' title="no member named &apos;RA_64&apos; in namespace &apos;llvm::Mips&apos;">RA_64</span> : Mips::<span class='error' title="no member named &apos;RA&apos; in namespace &apos;llvm::Mips&apos;">RA</span>;</td></tr>
<tr><th id="1024">1024</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="161T9" title='T9' data-type='unsigned int' data-ref="161T9">T9</dfn> = Subtarget.isGP64bit() ? Mips::<span class='error' title="no member named &apos;T9_64&apos; in namespace &apos;llvm::Mips&apos;">T9_64</span> : Mips::<span class='error' title="no member named &apos;T9&apos; in namespace &apos;llvm::Mips&apos;">T9</span>;</td></tr>
<tr><th id="1025">1025</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="162ZERO" title='ZERO' data-type='unsigned int' data-ref="162ZERO">ZERO</dfn> = Subtarget.isGP64bit() ? Mips::<span class='error' title="no member named &apos;ZERO_64&apos; in namespace &apos;llvm::Mips&apos;">ZERO_64</span> : Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>;</td></tr>
<tr><th id="1026">1026</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="163OffsetReg" title='OffsetReg' data-type='unsigned int' data-ref="163OffsetReg">OffsetReg</dfn> = <a class="local col6 ref" href="#156I" title='I' data-ref="156I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1027">1027</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="164TargetReg" title='TargetReg' data-type='unsigned int' data-ref="164TargetReg">TargetReg</dfn> = <a class="local col6 ref" href="#156I" title='I' data-ref="156I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1028">1028</th><td></td></tr>
<tr><th id="1029">1029</th><td>  <i>// addu $ra, $v0, $zero</i></td></tr>
<tr><th id="1030">1030</th><td><i>  // addu $sp, $sp, $v1</i></td></tr>
<tr><th id="1031">1031</th><td><i>  // jr   $ra (via RetRA)</i></td></tr>
<tr><th id="1032">1032</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> &amp;<dfn class="local col5 decl" id="165TM" title='TM' data-type='const llvm::TargetMachine &amp;' data-ref="165TM">TM</dfn> = <a class="local col5 ref" href="#155MBB" title='MBB' data-ref="155MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>();</td></tr>
<tr><th id="1033">1033</th><td>  <b>if</b> (TM.isPositionIndependent())</td></tr>
<tr><th id="1034">1034</th><td>    BuildMI(MBB, I, I-&gt;getDebugLoc(), <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(ADDU), T9)</td></tr>
<tr><th id="1035">1035</th><td>        .addReg(TargetReg)</td></tr>
<tr><th id="1036">1036</th><td>        .addReg(ZERO);</td></tr>
<tr><th id="1037">1037</th><td>  BuildMI(MBB, I, I-&gt;getDebugLoc(), <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(ADDU), RA)</td></tr>
<tr><th id="1038">1038</th><td>      .addReg(TargetReg)</td></tr>
<tr><th id="1039">1039</th><td>      .addReg(ZERO);</td></tr>
<tr><th id="1040">1040</th><td>  BuildMI(MBB, I, I-&gt;getDebugLoc(), <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(ADDU), SP).addReg(SP).addReg(OffsetReg);</td></tr>
<tr><th id="1041">1041</th><td>  <a class="member" href="#_ZNK4llvm15MipsSEInstrInfo11expandRetRAERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsSEInstrInfo::expandRetRA' data-ref="_ZNK4llvm15MipsSEInstrInfo11expandRetRAERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">expandRetRA</a>(<span class='refarg'><a class="local col5 ref" href="#155MBB" title='MBB' data-ref="155MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#156I" title='I' data-ref="156I">I</a>);</td></tr>
<tr><th id="1042">1042</th><td>}</td></tr>
<tr><th id="1043">1043</th><td></td></tr>
<tr><th id="1044">1044</th><td><em>void</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15MipsSEInstrInfo17expandCCallPseudoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsSEInstrInfo::expandCCallPseudo' data-ref="_ZNK4llvm15MipsSEInstrInfo17expandCCallPseudoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">expandCCallPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="166MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="166MBB">MBB</dfn>,</td></tr>
<tr><th id="1045">1045</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="167I" title='I' data-type='MachineBasicBlock::iterator' data-ref="167I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="1046">1046</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetInstrInfo *&apos; with an rvalue of type &apos;const llvm::MipsInstrInfo *&apos;"><dfn class="local col8 decl" id="168TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="168TII">TII</dfn></span> = Subtarget.getInstrInfo();</td></tr>
<tr><th id="1047">1047</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col9 decl" id="169DL" title='DL' data-type='llvm::DebugLoc' data-ref="169DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col7 ref" href="#167I" title='I' data-ref="167I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1048">1048</th><td>  <i>// Operand 1 contains the mask of registers to clear, with the top 16 bits</i></td></tr>
<tr><th id="1049">1049</th><td><i>  // containing the capability registers and the bottom 16 bits containing the</i></td></tr>
<tr><th id="1050">1050</th><td><i>  // integer registers (floating point are currently ignored).</i></td></tr>
<tr><th id="1051">1051</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="170ClearMask" title='ClearMask' data-type='uint32_t' data-ref="170ClearMask">ClearMask</dfn> = <a class="local col7 ref" href="#167I" title='I' data-ref="167I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1052">1052</th><td>  <i>// Clear the capability registers</i></td></tr>
<tr><th id="1053">1053</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="171BundleStart" title='BundleStart' data-type='MachineBasicBlock::iterator' data-ref="171BundleStart">BundleStart</dfn> = BuildMI(MBB, I, DL,</td></tr>
<tr><th id="1054">1054</th><td>      TII-&gt;get(Mips::<span class='error' title="no member named &apos;CClearLo&apos; in namespace &apos;llvm::Mips&apos;">CClearLo</span>)).addImm(ClearMask &gt;&gt; <var>16</var>);</td></tr>
<tr><th id="1055">1055</th><td>  <i>// Emit the jump</i></td></tr>
<tr><th id="1056">1056</th><td>  BuildMI(MBB, I, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;JALR64&apos; in namespace &apos;llvm::Mips&apos;">JALR64</span>),</td></tr>
<tr><th id="1057">1057</th><td>      Mips::<span class='error' title="no member named &apos;RA_64&apos; in namespace &apos;llvm::Mips&apos;">RA_64</span>).addReg(I-&gt;getOperand(<var>0</var>).getReg());</td></tr>
<tr><th id="1058">1058</th><td>  <i>// Clear the integer registers (in the delay slot)</i></td></tr>
<tr><th id="1059">1059</th><td>  BuildMI(MBB, I, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;ClearLo&apos; in namespace &apos;llvm::Mips&apos;">ClearLo</span>)).addImm(ClearMask &amp; <var>0xffff</var>);</td></tr>
<tr><th id="1060">1060</th><td>  <i>// Ensure that the jump and the delay slot are not split</i></td></tr>
<tr><th id="1061">1061</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MIBundleBuilder" title='llvm::MIBundleBuilder' data-ref="llvm::MIBundleBuilder">MIBundleBuilder</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15MIBundleBuilderC1ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_" title='llvm::MIBundleBuilder::MIBundleBuilder' data-ref="_ZN4llvm15MIBundleBuilderC1ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_">(</a><a class="local col6 ref" href="#166MBB" title='MBB' data-ref="166MBB">MBB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#171BundleStart" title='BundleStart' data-ref="171BundleStart">BundleStart</a>, <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#171BundleStart" title='BundleStart' data-ref="171BundleStart">BundleStart</a>, <var>3</var>));</td></tr>
<tr><th id="1062">1062</th><td>}</td></tr>
<tr><th id="1063">1063</th><td></td></tr>
<tr><th id="1064">1064</th><td><i>// For opcodes with the ReMaterializable flag set, this function is called to</i></td></tr>
<tr><th id="1065">1065</th><td><i>// verify the instruction is really rematable.</i></td></tr>
<tr><th id="1066">1066</th><td><em>bool</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15MipsSEInstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE" title='llvm::MipsSEInstrInfo::isReallyTriviallyReMaterializable' data-ref="_ZNK4llvm15MipsSEInstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE">isReallyTriviallyReMaterializable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="172MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="172MI">MI</dfn>,</td></tr>
<tr><th id="1067">1067</th><td>                                                        <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col3 decl" id="173AA" title='AA' data-type='AliasAnalysis *' data-ref="173AA">AA</dfn>) <em>const</em> {</td></tr>
<tr><th id="1068">1068</th><td>  <b>switch</b>(<a class="local col2 ref" href="#172MI" title='MI' data-ref="172MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1069">1069</th><td>    <i>// To allow moving CSetBounds on the stack as late as possible.</i></td></tr>
<tr><th id="1070">1070</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CheriBoundedStackPseudo&apos; in namespace &apos;llvm::Mips&apos;">CheriBoundedStackPseudo</span>:</td></tr>
<tr><th id="1071">1071</th><td>      <i>// LLVM_DEBUG(dbgs() &lt;&lt; "isReallyTriviallyReMaterializable: CHECKING "; MI.dump();)</i></td></tr>
<tr><th id="1072">1072</th><td><i>      // We cannot trivially rematerialize if the size operand is a GPR since</i></td></tr>
<tr><th id="1073">1073</th><td><i>      // That might be dead by the time we use it. Only remat</i></td></tr>
<tr><th id="1074">1074</th><td>      <b>return</b> MI.getOperand(<var>3</var>).isImm();</td></tr>
<tr><th id="1075">1075</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CIncOffsetImm&apos; in namespace &apos;llvm::Mips&apos;">CIncOffsetImm</span>:</td></tr>
<tr><th id="1076">1076</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CMove&apos; in namespace &apos;llvm::Mips&apos;">CMove</span>:</td></tr>
<tr><th id="1077">1077</th><td>      <b>return</b> MI.getOperand(<var>1</var>).isReg() &amp;&amp; MI.getOperand(<var>1</var>).getReg() == Mips::<span class='error' title="no member named &apos;CNULL&apos; in namespace &apos;llvm::Mips&apos;">CNULL</span>;</td></tr>
<tr><th id="1078">1078</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;LUi64&apos; in namespace &apos;llvm::Mips&apos;">LUi64</span>: {</td></tr>
<tr><th id="1079">1079</th><td>      <em>auto</em> Flags = MI.getOperand(<var>1</var>).getTargetFlags();</td></tr>
<tr><th id="1080">1080</th><td>      <b>if</b> (Flags == MipsII::MO_CAPTABLE_OFF_HI) {</td></tr>
<tr><th id="1081">1081</th><td>         <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1082">1082</th><td>      }</td></tr>
<tr><th id="1083">1083</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1084">1084</th><td>    }</td></tr>
<tr><th id="1085">1085</th><td>  <b>default</b>:</td></tr>
<tr><th id="1086">1086</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1087">1087</th><td>  }</td></tr>
<tr><th id="1088">1088</th><td>}</td></tr>
<tr><th id="1089">1089</th><td></td></tr>
<tr><th id="1090">1090</th><td><em>void</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15MipsSEInstrInfo13expandCPSETUPERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsSEInstrInfo::expandCPSETUP' data-ref="_ZNK4llvm15MipsSEInstrInfo13expandCPSETUPERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">expandCPSETUP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="174MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="174MBB">MBB</dfn>,</td></tr>
<tr><th id="1091">1091</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="175I" title='I' data-type='MachineBasicBlock::iterator' data-ref="175I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="1092">1092</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="176GP" title='GP' data-type='unsigned int' data-ref="176GP">GP</dfn> = <a class="local col5 ref" href="#175I" title='I' data-ref="175I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1093">1093</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (GP != Mips::T9_64) ? void (0) : __assert_fail (&quot;GP != Mips::T9_64&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp&quot;, 1093, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(GP != Mips::<span class='error' title="no member named &apos;T9_64&apos; in namespace &apos;llvm::Mips&apos;">T9_64</span>);</td></tr>
<tr><th id="1094">1094</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col7 decl" id="177DL" title='DL' data-type='llvm::DebugLoc' data-ref="177DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col5 ref" href="#175I" title='I' data-ref="175I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1095">1095</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetInstrInfo *&apos; with an rvalue of type &apos;const llvm::MipsInstrInfo *&apos;"><dfn class="local col8 decl" id="178TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="178TII">TII</dfn></span> = Subtarget.getInstrInfo();</td></tr>
<tr><th id="1096">1096</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a>&amp; <dfn class="local col9 decl" id="179FName" title='FName' data-type='const llvm::GlobalValue &amp;' data-ref="179FName">FName</dfn> = <a class="local col4 ref" href="#174MBB" title='MBB' data-ref="174MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="1097">1097</th><td>  BuildMI(MBB, I, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;LUi64&apos; in namespace &apos;llvm::Mips&apos;">LUi64</span>), GP)</td></tr>
<tr><th id="1098">1098</th><td>    .addGlobalAddress(&amp;FName, <var>0</var>, MipsII::MO_GPOFF_HI);</td></tr>
<tr><th id="1099">1099</th><td>  BuildMI(MBB, I, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;DADDu&apos; in namespace &apos;llvm::Mips&apos;">DADDu</span>), GP).addReg(GP)</td></tr>
<tr><th id="1100">1100</th><td>    .addReg(Mips::<span class='error' title="no member named &apos;T9_64&apos; in namespace &apos;llvm::Mips&apos;">T9_64</span>);</td></tr>
<tr><th id="1101">1101</th><td>  BuildMI(MBB, I, DL, TII-&gt;get(Mips::<span class='error' title="no member named &apos;DADDiu&apos; in namespace &apos;llvm::Mips&apos;">DADDiu</span>), GP).addReg(GP)</td></tr>
<tr><th id="1102">1102</th><td>    .addGlobalAddress(&amp;FName, <var>0</var>, MipsII::MO_GPOFF_LO);</td></tr>
<tr><th id="1103">1103</th><td>}</td></tr>
<tr><th id="1104">1104</th><td></td></tr>
<tr><th id="1105">1105</th><td><em>const</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm21createMipsSEInstrInfoERKNS_13MipsSubtargetE" title='llvm::createMipsSEInstrInfo' data-ref="_ZN4llvm21createMipsSEInstrInfoERKNS_13MipsSubtargetE">createMipsSEInstrInfo</dfn>(<em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col0 decl" id="180STI" title='STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="180STI">STI</dfn>) {</td></tr>
<tr><th id="1106">1106</th><td>  <b>return</b> <span class='error' title="cannot initialize return object of type &apos;const llvm::MipsInstrInfo *&apos; with an rvalue of type &apos;llvm::MipsSEInstrInfo *&apos;"><b>new</b></span> MipsSEInstrInfo(STI);</td></tr>
<tr><th id="1107">1107</th><td>}</td></tr>
<tr><th id="1108">1108</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
