
simul_press.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000032fc  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  080033bc  080033bc  000043bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003490  08003490  0000502c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003490  08003490  0000502c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003490  08003490  0000502c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003490  08003490  00004490  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003494  08003494  00004494  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000002c  20000000  08003498  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000130  2000002c  080034c4  0000502c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000015c  080034c4  0000515c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000502c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e9f4  00000000  00000000  00005054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d44  00000000  00000000  00013a48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cf8  00000000  00000000  00015790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a3d  00000000  00000000  00016488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000142b4  00000000  00000000  00016ec5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fce9  00000000  00000000  0002b179  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000802f8  00000000  00000000  0003ae62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bb15a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f18  00000000  00000000  000bb1a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000be0b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000002c 	.word	0x2000002c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080033a4 	.word	0x080033a4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000030 	.word	0x20000030
 8000104:	080033a4 	.word	0x080033a4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000226:	f000 fdfb 	bl	8000e20 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800022a:	f000 f95f 	bl	80004ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022e:	f000 fa25 	bl	800067c <MX_GPIO_Init>
  MX_TIM3_Init();
 8000232:	f000 f9a3 	bl	800057c <MX_TIM3_Init>

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000236:	4b9c      	ldr	r3, [pc, #624]	@ (80004a8 <main+0x288>)
 8000238:	2104      	movs	r1, #4
 800023a:	0018      	movs	r0, r3
 800023c:	f001 fd98 	bl	8001d70 <HAL_TIM_PWM_Start>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000240:	2000      	movs	r0, #0
 8000242:	f000 fc15 	bl	8000a70 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000246:	2101      	movs	r1, #1
 8000248:	2000      	movs	r0, #0
 800024a:	f000 fc7b 	bl	8000b44 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 800024e:	4b97      	ldr	r3, [pc, #604]	@ (80004ac <main+0x28c>)
 8000250:	22e1      	movs	r2, #225	@ 0xe1
 8000252:	0252      	lsls	r2, r2, #9
 8000254:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000256:	4b95      	ldr	r3, [pc, #596]	@ (80004ac <main+0x28c>)
 8000258:	2200      	movs	r2, #0
 800025a:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 800025c:	4b93      	ldr	r3, [pc, #588]	@ (80004ac <main+0x28c>)
 800025e:	2200      	movs	r2, #0
 8000260:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000262:	4b92      	ldr	r3, [pc, #584]	@ (80004ac <main+0x28c>)
 8000264:	2200      	movs	r2, #0
 8000266:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000268:	4b90      	ldr	r3, [pc, #576]	@ (80004ac <main+0x28c>)
 800026a:	2200      	movs	r2, #0
 800026c:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 800026e:	4b8f      	ldr	r3, [pc, #572]	@ (80004ac <main+0x28c>)
 8000270:	0019      	movs	r1, r3
 8000272:	2000      	movs	r0, #0
 8000274:	f000 fd0c 	bl	8000c90 <BSP_COM_Init>
 8000278:	1e03      	subs	r3, r0, #0
 800027a:	d001      	beq.n	8000280 <main+0x60>
  {
    Error_Handler();
 800027c:	f000 fb1a 	bl	80008b4 <Error_Handler>
  }

   // Inicializa com frequência de "vazio"
   PWM_SetFrequency(FREQ_VAZIO);
 8000280:	4b8b      	ldr	r3, [pc, #556]	@ (80004b0 <main+0x290>)
 8000282:	0018      	movs	r0, r3
 8000284:	f000 fa96 	bl	80007b4 <PWM_SetFrequency>
   // Desliga todos os LEDs inicialmente
   HAL_GPIO_WritePin(GPIOA, extra_baixo_Pin, GPIO_PIN_RESET);
 8000288:	2380      	movs	r3, #128	@ 0x80
 800028a:	0099      	lsls	r1, r3, #2
 800028c:	23a0      	movs	r3, #160	@ 0xa0
 800028e:	05db      	lsls	r3, r3, #23
 8000290:	2200      	movs	r2, #0
 8000292:	0018      	movs	r0, r3
 8000294:	f001 f93d 	bl	8001512 <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(GPIOA, baixo_Pin, GPIO_PIN_RESET);
 8000298:	2380      	movs	r3, #128	@ 0x80
 800029a:	0219      	lsls	r1, r3, #8
 800029c:	23a0      	movs	r3, #160	@ 0xa0
 800029e:	05db      	lsls	r3, r3, #23
 80002a0:	2200      	movs	r2, #0
 80002a2:	0018      	movs	r0, r3
 80002a4:	f001 f935 	bl	8001512 <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(GPIOB, medio_Pin, GPIO_PIN_RESET);
 80002a8:	4b82      	ldr	r3, [pc, #520]	@ (80004b4 <main+0x294>)
 80002aa:	2200      	movs	r2, #0
 80002ac:	2120      	movs	r1, #32
 80002ae:	0018      	movs	r0, r3
 80002b0:	f001 f92f 	bl	8001512 <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(GPIOB, alto_Pin, GPIO_PIN_RESET);
 80002b4:	4b7f      	ldr	r3, [pc, #508]	@ (80004b4 <main+0x294>)
 80002b6:	2200      	movs	r2, #0
 80002b8:	2110      	movs	r1, #16
 80002ba:	0018      	movs	r0, r3
 80002bc:	f001 f929 	bl	8001512 <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
   while (1)
     {
         uint32_t current_time = HAL_GetTick();
 80002c0:	f000 fe22 	bl	8000f08 <HAL_GetTick>
 80002c4:	0003      	movs	r3, r0
 80002c6:	607b      	str	r3, [r7, #4]

         // Lógica para o botão "selecionar nível"
         if (HAL_GPIO_ReadPin(GPIOB, bt_nivel_Pin) == GPIO_PIN_RESET &&
 80002c8:	2380      	movs	r3, #128	@ 0x80
 80002ca:	00db      	lsls	r3, r3, #3
 80002cc:	4a79      	ldr	r2, [pc, #484]	@ (80004b4 <main+0x294>)
 80002ce:	0019      	movs	r1, r3
 80002d0:	0010      	movs	r0, r2
 80002d2:	f001 f901 	bl	80014d8 <HAL_GPIO_ReadPin>
 80002d6:	1e03      	subs	r3, r0, #0
 80002d8:	d158      	bne.n	800038c <main+0x16c>
             (current_time - last_nivel_press_time) > DEBOUNCE_TIME)
 80002da:	4b77      	ldr	r3, [pc, #476]	@ (80004b8 <main+0x298>)
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	687a      	ldr	r2, [r7, #4]
 80002e0:	1ad3      	subs	r3, r2, r3
 80002e2:	22c8      	movs	r2, #200	@ 0xc8
         if (HAL_GPIO_ReadPin(GPIOB, bt_nivel_Pin) == GPIO_PIN_RESET &&
 80002e4:	4293      	cmp	r3, r2
 80002e6:	d951      	bls.n	800038c <main+0x16c>
         {
             last_nivel_press_time = current_time;
 80002e8:	4b73      	ldr	r3, [pc, #460]	@ (80004b8 <main+0x298>)
 80002ea:	687a      	ldr	r2, [r7, #4]
 80002ec:	601a      	str	r2, [r3, #0]

             // Avança para o próximo nível, sem passar por "NENHUM"
             if (nivelAtual == NIVEL_ALTO || nivelAtual == NIVEL_NENHUM) {
 80002ee:	4b73      	ldr	r3, [pc, #460]	@ (80004bc <main+0x29c>)
 80002f0:	781b      	ldrb	r3, [r3, #0]
 80002f2:	2b04      	cmp	r3, #4
 80002f4:	d003      	beq.n	80002fe <main+0xde>
 80002f6:	4b71      	ldr	r3, [pc, #452]	@ (80004bc <main+0x29c>)
 80002f8:	781b      	ldrb	r3, [r3, #0]
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d103      	bne.n	8000306 <main+0xe6>
                 nivelAtual = NIVEL_EXTRA_BAIXO;
 80002fe:	4b6f      	ldr	r3, [pc, #444]	@ (80004bc <main+0x29c>)
 8000300:	2201      	movs	r2, #1
 8000302:	701a      	strb	r2, [r3, #0]
 8000304:	e005      	b.n	8000312 <main+0xf2>
             } else {
                 nivelAtual++;
 8000306:	4b6d      	ldr	r3, [pc, #436]	@ (80004bc <main+0x29c>)
 8000308:	781b      	ldrb	r3, [r3, #0]
 800030a:	3301      	adds	r3, #1
 800030c:	b2da      	uxtb	r2, r3
 800030e:	4b6b      	ldr	r3, [pc, #428]	@ (80004bc <main+0x29c>)
 8000310:	701a      	strb	r2, [r3, #0]
             }

             // Atualiza a frequência alvo conforme nível escolhido
             switch (nivelAtual) {
 8000312:	4b6a      	ldr	r3, [pc, #424]	@ (80004bc <main+0x29c>)
 8000314:	781b      	ldrb	r3, [r3, #0]
 8000316:	2b04      	cmp	r3, #4
 8000318:	d014      	beq.n	8000344 <main+0x124>
 800031a:	dc17      	bgt.n	800034c <main+0x12c>
 800031c:	2b03      	cmp	r3, #3
 800031e:	d00d      	beq.n	800033c <main+0x11c>
 8000320:	dc14      	bgt.n	800034c <main+0x12c>
 8000322:	2b01      	cmp	r3, #1
 8000324:	d002      	beq.n	800032c <main+0x10c>
 8000326:	2b02      	cmp	r3, #2
 8000328:	d004      	beq.n	8000334 <main+0x114>
 800032a:	e00f      	b.n	800034c <main+0x12c>
                 case NIVEL_EXTRA_BAIXO: freqAlvo = FREQ_EXTRA_BAIXO; break;
 800032c:	4b64      	ldr	r3, [pc, #400]	@ (80004c0 <main+0x2a0>)
 800032e:	4a65      	ldr	r2, [pc, #404]	@ (80004c4 <main+0x2a4>)
 8000330:	601a      	str	r2, [r3, #0]
 8000332:	e00f      	b.n	8000354 <main+0x134>
                 case NIVEL_BAIXO:       freqAlvo = FREQ_BAIXO;       break;
 8000334:	4b62      	ldr	r3, [pc, #392]	@ (80004c0 <main+0x2a0>)
 8000336:	4a64      	ldr	r2, [pc, #400]	@ (80004c8 <main+0x2a8>)
 8000338:	601a      	str	r2, [r3, #0]
 800033a:	e00b      	b.n	8000354 <main+0x134>
                 case NIVEL_MEDIO:       freqAlvo = FREQ_MEDIO;       break;
 800033c:	4b60      	ldr	r3, [pc, #384]	@ (80004c0 <main+0x2a0>)
 800033e:	4a63      	ldr	r2, [pc, #396]	@ (80004cc <main+0x2ac>)
 8000340:	601a      	str	r2, [r3, #0]
 8000342:	e007      	b.n	8000354 <main+0x134>
                 case NIVEL_ALTO:        freqAlvo = FREQ_ALTO;        break;
 8000344:	4b5e      	ldr	r3, [pc, #376]	@ (80004c0 <main+0x2a0>)
 8000346:	4a62      	ldr	r2, [pc, #392]	@ (80004d0 <main+0x2b0>)
 8000348:	601a      	str	r2, [r3, #0]
 800034a:	e003      	b.n	8000354 <main+0x134>
                 default:                freqAlvo = FREQ_VAZIO;       break; // fallback
 800034c:	4b5c      	ldr	r3, [pc, #368]	@ (80004c0 <main+0x2a0>)
 800034e:	4a58      	ldr	r2, [pc, #352]	@ (80004b0 <main+0x290>)
 8000350:	601a      	str	r2, [r3, #0]
 8000352:	46c0      	nop			@ (mov r8, r8)
             }

             // Desliga todos os LEDs até atingir a frequência do nível
             HAL_GPIO_WritePin(GPIOA, extra_baixo_Pin, GPIO_PIN_RESET);
 8000354:	2380      	movs	r3, #128	@ 0x80
 8000356:	0099      	lsls	r1, r3, #2
 8000358:	23a0      	movs	r3, #160	@ 0xa0
 800035a:	05db      	lsls	r3, r3, #23
 800035c:	2200      	movs	r2, #0
 800035e:	0018      	movs	r0, r3
 8000360:	f001 f8d7 	bl	8001512 <HAL_GPIO_WritePin>
             HAL_GPIO_WritePin(GPIOA, baixo_Pin, GPIO_PIN_RESET);
 8000364:	2380      	movs	r3, #128	@ 0x80
 8000366:	0219      	lsls	r1, r3, #8
 8000368:	23a0      	movs	r3, #160	@ 0xa0
 800036a:	05db      	lsls	r3, r3, #23
 800036c:	2200      	movs	r2, #0
 800036e:	0018      	movs	r0, r3
 8000370:	f001 f8cf 	bl	8001512 <HAL_GPIO_WritePin>
             HAL_GPIO_WritePin(GPIOB, medio_Pin, GPIO_PIN_RESET);
 8000374:	4b4f      	ldr	r3, [pc, #316]	@ (80004b4 <main+0x294>)
 8000376:	2200      	movs	r2, #0
 8000378:	2120      	movs	r1, #32
 800037a:	0018      	movs	r0, r3
 800037c:	f001 f8c9 	bl	8001512 <HAL_GPIO_WritePin>
             HAL_GPIO_WritePin(GPIOB, alto_Pin, GPIO_PIN_RESET);
 8000380:	4b4c      	ldr	r3, [pc, #304]	@ (80004b4 <main+0x294>)
 8000382:	2200      	movs	r2, #0
 8000384:	2110      	movs	r1, #16
 8000386:	0018      	movs	r0, r3
 8000388:	f001 f8c3 	bl	8001512 <HAL_GPIO_WritePin>
         }

         // Lógica para o botão "encher"
         if (HAL_GPIO_ReadPin(GPIOB, bt_encher_Pin) == GPIO_PIN_RESET && (current_time - last_esvaziar_press_time) > DEBOUNCE_TIME) {
 800038c:	4b49      	ldr	r3, [pc, #292]	@ (80004b4 <main+0x294>)
 800038e:	2108      	movs	r1, #8
 8000390:	0018      	movs	r0, r3
 8000392:	f001 f8a1 	bl	80014d8 <HAL_GPIO_ReadPin>
 8000396:	1e03      	subs	r3, r0, #0
 8000398:	d10f      	bne.n	80003ba <main+0x19a>
 800039a:	4b4e      	ldr	r3, [pc, #312]	@ (80004d4 <main+0x2b4>)
 800039c:	681b      	ldr	r3, [r3, #0]
 800039e:	687a      	ldr	r2, [r7, #4]
 80003a0:	1ad3      	subs	r3, r2, r3
 80003a2:	22c8      	movs	r2, #200	@ 0xc8
 80003a4:	4293      	cmp	r3, r2
 80003a6:	d908      	bls.n	80003ba <main+0x19a>
        	 last_encher_press_time  = current_time;
 80003a8:	4b4b      	ldr	r3, [pc, #300]	@ (80004d8 <main+0x2b8>)
 80003aa:	687a      	ldr	r2, [r7, #4]
 80003ac:	601a      	str	r2, [r3, #0]
             enchendo = 1;
 80003ae:	4b4b      	ldr	r3, [pc, #300]	@ (80004dc <main+0x2bc>)
 80003b0:	2201      	movs	r2, #1
 80003b2:	701a      	strb	r2, [r3, #0]
             esvaziando = 0;
 80003b4:	4b4a      	ldr	r3, [pc, #296]	@ (80004e0 <main+0x2c0>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	701a      	strb	r2, [r3, #0]
         }

         // Lógica para o botão "esvaziar"
         if (HAL_GPIO_ReadPin(bt_esvaziar_GPIO_Port, bt_esvaziar_Pin) == GPIO_PIN_RESET && (current_time - last_esvaziar_press_time) > DEBOUNCE_TIME) {
 80003ba:	2380      	movs	r3, #128	@ 0x80
 80003bc:	00da      	lsls	r2, r3, #3
 80003be:	23a0      	movs	r3, #160	@ 0xa0
 80003c0:	05db      	lsls	r3, r3, #23
 80003c2:	0011      	movs	r1, r2
 80003c4:	0018      	movs	r0, r3
 80003c6:	f001 f887 	bl	80014d8 <HAL_GPIO_ReadPin>
 80003ca:	1e03      	subs	r3, r0, #0
 80003cc:	d10f      	bne.n	80003ee <main+0x1ce>
 80003ce:	4b41      	ldr	r3, [pc, #260]	@ (80004d4 <main+0x2b4>)
 80003d0:	681b      	ldr	r3, [r3, #0]
 80003d2:	687a      	ldr	r2, [r7, #4]
 80003d4:	1ad3      	subs	r3, r2, r3
 80003d6:	22c8      	movs	r2, #200	@ 0xc8
 80003d8:	4293      	cmp	r3, r2
 80003da:	d908      	bls.n	80003ee <main+0x1ce>
             last_esvaziar_press_time = current_time;
 80003dc:	4b3d      	ldr	r3, [pc, #244]	@ (80004d4 <main+0x2b4>)
 80003de:	687a      	ldr	r2, [r7, #4]
 80003e0:	601a      	str	r2, [r3, #0]
             enchendo = 0;
 80003e2:	4b3e      	ldr	r3, [pc, #248]	@ (80004dc <main+0x2bc>)
 80003e4:	2200      	movs	r2, #0
 80003e6:	701a      	strb	r2, [r3, #0]
             esvaziando = 1;
 80003e8:	4b3d      	ldr	r3, [pc, #244]	@ (80004e0 <main+0x2c0>)
 80003ea:	2201      	movs	r2, #1
 80003ec:	701a      	strb	r2, [r3, #0]
         }


             if (enchendo) {
 80003ee:	4b3b      	ldr	r3, [pc, #236]	@ (80004dc <main+0x2bc>)
 80003f0:	781b      	ldrb	r3, [r3, #0]
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d029      	beq.n	800044a <main+0x22a>
                 if (freqAtual > freqAlvo) {
 80003f6:	4b3b      	ldr	r3, [pc, #236]	@ (80004e4 <main+0x2c4>)
 80003f8:	681a      	ldr	r2, [r3, #0]
 80003fa:	4b31      	ldr	r3, [pc, #196]	@ (80004c0 <main+0x2a0>)
 80003fc:	681b      	ldr	r3, [r3, #0]
 80003fe:	429a      	cmp	r2, r3
 8000400:	d915      	bls.n	800042e <main+0x20e>
                     freqAtual -= 100;  // vai diminuindo até o alvo
 8000402:	4b38      	ldr	r3, [pc, #224]	@ (80004e4 <main+0x2c4>)
 8000404:	681b      	ldr	r3, [r3, #0]
 8000406:	3b64      	subs	r3, #100	@ 0x64
 8000408:	001a      	movs	r2, r3
 800040a:	4b36      	ldr	r3, [pc, #216]	@ (80004e4 <main+0x2c4>)
 800040c:	601a      	str	r2, [r3, #0]
                     if (freqAtual < freqAlvo) freqAtual = freqAlvo;
 800040e:	4b35      	ldr	r3, [pc, #212]	@ (80004e4 <main+0x2c4>)
 8000410:	681a      	ldr	r2, [r3, #0]
 8000412:	4b2b      	ldr	r3, [pc, #172]	@ (80004c0 <main+0x2a0>)
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	429a      	cmp	r2, r3
 8000418:	d203      	bcs.n	8000422 <main+0x202>
 800041a:	4b29      	ldr	r3, [pc, #164]	@ (80004c0 <main+0x2a0>)
 800041c:	681a      	ldr	r2, [r3, #0]
 800041e:	4b31      	ldr	r3, [pc, #196]	@ (80004e4 <main+0x2c4>)
 8000420:	601a      	str	r2, [r3, #0]
                     PWM_SetFrequency(freqAtual);
 8000422:	4b30      	ldr	r3, [pc, #192]	@ (80004e4 <main+0x2c4>)
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	0018      	movs	r0, r3
 8000428:	f000 f9c4 	bl	80007b4 <PWM_SetFrequency>
 800042c:	e748      	b.n	80002c0 <main+0xa0>
                 } else {
                     enchendo = 0;
 800042e:	4b2b      	ldr	r3, [pc, #172]	@ (80004dc <main+0x2bc>)
 8000430:	2200      	movs	r2, #0
 8000432:	701a      	strb	r2, [r3, #0]
                     PWM_SetFrequency(freqAtual);
 8000434:	4b2b      	ldr	r3, [pc, #172]	@ (80004e4 <main+0x2c4>)
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	0018      	movs	r0, r3
 800043a:	f000 f9bb 	bl	80007b4 <PWM_SetFrequency>
                     AtualizaLEDs(nivelAtual);
 800043e:	4b1f      	ldr	r3, [pc, #124]	@ (80004bc <main+0x29c>)
 8000440:	781b      	ldrb	r3, [r3, #0]
 8000442:	0018      	movs	r0, r3
 8000444:	f000 f9e0 	bl	8000808 <AtualizaLEDs>
 8000448:	e73a      	b.n	80002c0 <main+0xa0>
                 }
             } else if (esvaziando) {
 800044a:	4b25      	ldr	r3, [pc, #148]	@ (80004e0 <main+0x2c0>)
 800044c:	781b      	ldrb	r3, [r3, #0]
 800044e:	2b00      	cmp	r3, #0
 8000450:	d100      	bne.n	8000454 <main+0x234>
 8000452:	e735      	b.n	80002c0 <main+0xa0>
                 if (freqAtual < FREQ_VAZIO) {
 8000454:	4b23      	ldr	r3, [pc, #140]	@ (80004e4 <main+0x2c4>)
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	4a23      	ldr	r2, [pc, #140]	@ (80004e8 <main+0x2c8>)
 800045a:	4293      	cmp	r3, r2
 800045c:	d813      	bhi.n	8000486 <main+0x266>
                     freqAtual += 100;  // vai subindo até "vazio"
 800045e:	4b21      	ldr	r3, [pc, #132]	@ (80004e4 <main+0x2c4>)
 8000460:	681b      	ldr	r3, [r3, #0]
 8000462:	3364      	adds	r3, #100	@ 0x64
 8000464:	001a      	movs	r2, r3
 8000466:	4b1f      	ldr	r3, [pc, #124]	@ (80004e4 <main+0x2c4>)
 8000468:	601a      	str	r2, [r3, #0]
                     if (freqAtual > FREQ_VAZIO) freqAtual = FREQ_VAZIO;
 800046a:	4b1e      	ldr	r3, [pc, #120]	@ (80004e4 <main+0x2c4>)
 800046c:	681b      	ldr	r3, [r3, #0]
 800046e:	4a10      	ldr	r2, [pc, #64]	@ (80004b0 <main+0x290>)
 8000470:	4293      	cmp	r3, r2
 8000472:	d902      	bls.n	800047a <main+0x25a>
 8000474:	4b1b      	ldr	r3, [pc, #108]	@ (80004e4 <main+0x2c4>)
 8000476:	4a0e      	ldr	r2, [pc, #56]	@ (80004b0 <main+0x290>)
 8000478:	601a      	str	r2, [r3, #0]
                     PWM_SetFrequency(freqAtual);
 800047a:	4b1a      	ldr	r3, [pc, #104]	@ (80004e4 <main+0x2c4>)
 800047c:	681b      	ldr	r3, [r3, #0]
 800047e:	0018      	movs	r0, r3
 8000480:	f000 f998 	bl	80007b4 <PWM_SetFrequency>
 8000484:	e71c      	b.n	80002c0 <main+0xa0>
                 } else {
                     esvaziando = 0;
 8000486:	4b16      	ldr	r3, [pc, #88]	@ (80004e0 <main+0x2c0>)
 8000488:	2200      	movs	r2, #0
 800048a:	701a      	strb	r2, [r3, #0]
                     nivelAtual = NIVEL_NENHUM;
 800048c:	4b0b      	ldr	r3, [pc, #44]	@ (80004bc <main+0x29c>)
 800048e:	2200      	movs	r2, #0
 8000490:	701a      	strb	r2, [r3, #0]
                     PWM_SetFrequency(FREQ_VAZIO);
 8000492:	4b07      	ldr	r3, [pc, #28]	@ (80004b0 <main+0x290>)
 8000494:	0018      	movs	r0, r3
 8000496:	f000 f98d 	bl	80007b4 <PWM_SetFrequency>
                     AtualizaLEDs(nivelAtual);
 800049a:	4b08      	ldr	r3, [pc, #32]	@ (80004bc <main+0x29c>)
 800049c:	781b      	ldrb	r3, [r3, #0]
 800049e:	0018      	movs	r0, r3
 80004a0:	f000 f9b2 	bl	8000808 <AtualizaLEDs>
     {
 80004a4:	e70c      	b.n	80002c0 <main+0xa0>
 80004a6:	46c0      	nop			@ (mov r8, r8)
 80004a8:	2000005c 	.word	0x2000005c
 80004ac:	2000004c 	.word	0x2000004c
 80004b0:	00006784 	.word	0x00006784
 80004b4:	50000400 	.word	0x50000400
 80004b8:	200000ac 	.word	0x200000ac
 80004bc:	20000048 	.word	0x20000048
 80004c0:	20000000 	.word	0x20000000
 80004c4:	00006112 	.word	0x00006112
 80004c8:	00005eec 	.word	0x00005eec
 80004cc:	00005bcc 	.word	0x00005bcc
 80004d0:	00005744 	.word	0x00005744
 80004d4:	200000b4 	.word	0x200000b4
 80004d8:	200000b0 	.word	0x200000b0
 80004dc:	200000a8 	.word	0x200000a8
 80004e0:	200000a9 	.word	0x200000a9
 80004e4:	20000004 	.word	0x20000004
 80004e8:	00006783 	.word	0x00006783

080004ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004ec:	b590      	push	{r4, r7, lr}
 80004ee:	b08d      	sub	sp, #52	@ 0x34
 80004f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004f2:	2414      	movs	r4, #20
 80004f4:	193b      	adds	r3, r7, r4
 80004f6:	0018      	movs	r0, r3
 80004f8:	231c      	movs	r3, #28
 80004fa:	001a      	movs	r2, r3
 80004fc:	2100      	movs	r1, #0
 80004fe:	f002 ff25 	bl	800334c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000502:	003b      	movs	r3, r7
 8000504:	0018      	movs	r0, r3
 8000506:	2314      	movs	r3, #20
 8000508:	001a      	movs	r2, r3
 800050a:	2100      	movs	r1, #0
 800050c:	f002 ff1e 	bl	800334c <memset>

  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 8000510:	4b19      	ldr	r3, [pc, #100]	@ (8000578 <SystemClock_Config+0x8c>)
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	2207      	movs	r2, #7
 8000516:	4393      	bics	r3, r2
 8000518:	001a      	movs	r2, r3
 800051a:	4b17      	ldr	r3, [pc, #92]	@ (8000578 <SystemClock_Config+0x8c>)
 800051c:	2101      	movs	r1, #1
 800051e:	430a      	orrs	r2, r1
 8000520:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000522:	193b      	adds	r3, r7, r4
 8000524:	2201      	movs	r2, #1
 8000526:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000528:	193b      	adds	r3, r7, r4
 800052a:	2280      	movs	r2, #128	@ 0x80
 800052c:	0252      	lsls	r2, r2, #9
 800052e:	605a      	str	r2, [r3, #4]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000530:	193b      	adds	r3, r7, r4
 8000532:	0018      	movs	r0, r3
 8000534:	f001 f80a 	bl	800154c <HAL_RCC_OscConfig>
 8000538:	1e03      	subs	r3, r0, #0
 800053a:	d001      	beq.n	8000540 <SystemClock_Config+0x54>
  {
    Error_Handler();
 800053c:	f000 f9ba 	bl	80008b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000540:	003b      	movs	r3, r7
 8000542:	2207      	movs	r2, #7
 8000544:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000546:	003b      	movs	r3, r7
 8000548:	2201      	movs	r2, #1
 800054a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800054c:	003b      	movs	r3, r7
 800054e:	2200      	movs	r2, #0
 8000550:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000552:	003b      	movs	r3, r7
 8000554:	2200      	movs	r2, #0
 8000556:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000558:	003b      	movs	r3, r7
 800055a:	2200      	movs	r2, #0
 800055c:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800055e:	003b      	movs	r3, r7
 8000560:	2101      	movs	r1, #1
 8000562:	0018      	movs	r0, r3
 8000564:	f001 f9d6 	bl	8001914 <HAL_RCC_ClockConfig>
 8000568:	1e03      	subs	r3, r0, #0
 800056a:	d001      	beq.n	8000570 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800056c:	f000 f9a2 	bl	80008b4 <Error_Handler>
  }
}
 8000570:	46c0      	nop			@ (mov r8, r8)
 8000572:	46bd      	mov	sp, r7
 8000574:	b00d      	add	sp, #52	@ 0x34
 8000576:	bd90      	pop	{r4, r7, pc}
 8000578:	40022000 	.word	0x40022000

0800057c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b08e      	sub	sp, #56	@ 0x38
 8000580:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000582:	2328      	movs	r3, #40	@ 0x28
 8000584:	18fb      	adds	r3, r7, r3
 8000586:	0018      	movs	r0, r3
 8000588:	2310      	movs	r3, #16
 800058a:	001a      	movs	r2, r3
 800058c:	2100      	movs	r1, #0
 800058e:	f002 fedd 	bl	800334c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000592:	231c      	movs	r3, #28
 8000594:	18fb      	adds	r3, r7, r3
 8000596:	0018      	movs	r0, r3
 8000598:	230c      	movs	r3, #12
 800059a:	001a      	movs	r2, r3
 800059c:	2100      	movs	r1, #0
 800059e:	f002 fed5 	bl	800334c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80005a2:	003b      	movs	r3, r7
 80005a4:	0018      	movs	r0, r3
 80005a6:	231c      	movs	r3, #28
 80005a8:	001a      	movs	r2, r3
 80005aa:	2100      	movs	r1, #0
 80005ac:	f002 fece 	bl	800334c <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80005b0:	4b2f      	ldr	r3, [pc, #188]	@ (8000670 <MX_TIM3_Init+0xf4>)
 80005b2:	4a30      	ldr	r2, [pc, #192]	@ (8000674 <MX_TIM3_Init+0xf8>)
 80005b4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80005b6:	4b2e      	ldr	r3, [pc, #184]	@ (8000670 <MX_TIM3_Init+0xf4>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005bc:	4b2c      	ldr	r3, [pc, #176]	@ (8000670 <MX_TIM3_Init+0xf4>)
 80005be:	2200      	movs	r2, #0
 80005c0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1810;
 80005c2:	4b2b      	ldr	r3, [pc, #172]	@ (8000670 <MX_TIM3_Init+0xf4>)
 80005c4:	4a2c      	ldr	r2, [pc, #176]	@ (8000678 <MX_TIM3_Init+0xfc>)
 80005c6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005c8:	4b29      	ldr	r3, [pc, #164]	@ (8000670 <MX_TIM3_Init+0xf4>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005ce:	4b28      	ldr	r3, [pc, #160]	@ (8000670 <MX_TIM3_Init+0xf4>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80005d4:	4b26      	ldr	r3, [pc, #152]	@ (8000670 <MX_TIM3_Init+0xf4>)
 80005d6:	0018      	movs	r0, r3
 80005d8:	f001 fb12 	bl	8001c00 <HAL_TIM_Base_Init>
 80005dc:	1e03      	subs	r3, r0, #0
 80005de:	d001      	beq.n	80005e4 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80005e0:	f000 f968 	bl	80008b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005e4:	2128      	movs	r1, #40	@ 0x28
 80005e6:	187b      	adds	r3, r7, r1
 80005e8:	2280      	movs	r2, #128	@ 0x80
 80005ea:	0152      	lsls	r2, r2, #5
 80005ec:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80005ee:	187a      	adds	r2, r7, r1
 80005f0:	4b1f      	ldr	r3, [pc, #124]	@ (8000670 <MX_TIM3_Init+0xf4>)
 80005f2:	0011      	movs	r1, r2
 80005f4:	0018      	movs	r0, r3
 80005f6:	f001 fd93 	bl	8002120 <HAL_TIM_ConfigClockSource>
 80005fa:	1e03      	subs	r3, r0, #0
 80005fc:	d001      	beq.n	8000602 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 80005fe:	f000 f959 	bl	80008b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000602:	4b1b      	ldr	r3, [pc, #108]	@ (8000670 <MX_TIM3_Init+0xf4>)
 8000604:	0018      	movs	r0, r3
 8000606:	f001 fb53 	bl	8001cb0 <HAL_TIM_PWM_Init>
 800060a:	1e03      	subs	r3, r0, #0
 800060c:	d001      	beq.n	8000612 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 800060e:	f000 f951 	bl	80008b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000612:	211c      	movs	r1, #28
 8000614:	187b      	adds	r3, r7, r1
 8000616:	2200      	movs	r2, #0
 8000618:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800061a:	187b      	adds	r3, r7, r1
 800061c:	2200      	movs	r2, #0
 800061e:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000620:	187a      	adds	r2, r7, r1
 8000622:	4b13      	ldr	r3, [pc, #76]	@ (8000670 <MX_TIM3_Init+0xf4>)
 8000624:	0011      	movs	r1, r2
 8000626:	0018      	movs	r0, r3
 8000628:	f002 fa1e 	bl	8002a68 <HAL_TIMEx_MasterConfigSynchronization>
 800062c:	1e03      	subs	r3, r0, #0
 800062e:	d001      	beq.n	8000634 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 8000630:	f000 f940 	bl	80008b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000634:	003b      	movs	r3, r7
 8000636:	2260      	movs	r2, #96	@ 0x60
 8000638:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800063a:	003b      	movs	r3, r7
 800063c:	2200      	movs	r2, #0
 800063e:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000640:	003b      	movs	r3, r7
 8000642:	2200      	movs	r2, #0
 8000644:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000646:	003b      	movs	r3, r7
 8000648:	2200      	movs	r2, #0
 800064a:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800064c:	0039      	movs	r1, r7
 800064e:	4b08      	ldr	r3, [pc, #32]	@ (8000670 <MX_TIM3_Init+0xf4>)
 8000650:	2204      	movs	r2, #4
 8000652:	0018      	movs	r0, r3
 8000654:	f001 fc64 	bl	8001f20 <HAL_TIM_PWM_ConfigChannel>
 8000658:	1e03      	subs	r3, r0, #0
 800065a:	d001      	beq.n	8000660 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 800065c:	f000 f92a 	bl	80008b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000660:	4b03      	ldr	r3, [pc, #12]	@ (8000670 <MX_TIM3_Init+0xf4>)
 8000662:	0018      	movs	r0, r3
 8000664:	f000 f96e 	bl	8000944 <HAL_TIM_MspPostInit>

}
 8000668:	46c0      	nop			@ (mov r8, r8)
 800066a:	46bd      	mov	sp, r7
 800066c:	b00e      	add	sp, #56	@ 0x38
 800066e:	bd80      	pop	{r7, pc}
 8000670:	2000005c 	.word	0x2000005c
 8000674:	40000400 	.word	0x40000400
 8000678:	00000712 	.word	0x00000712

0800067c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800067c:	b590      	push	{r4, r7, lr}
 800067e:	b08b      	sub	sp, #44	@ 0x2c
 8000680:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000682:	2414      	movs	r4, #20
 8000684:	193b      	adds	r3, r7, r4
 8000686:	0018      	movs	r0, r3
 8000688:	2314      	movs	r3, #20
 800068a:	001a      	movs	r2, r3
 800068c:	2100      	movs	r1, #0
 800068e:	f002 fe5d 	bl	800334c <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000692:	4b46      	ldr	r3, [pc, #280]	@ (80007ac <MX_GPIO_Init+0x130>)
 8000694:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000696:	4b45      	ldr	r3, [pc, #276]	@ (80007ac <MX_GPIO_Init+0x130>)
 8000698:	2104      	movs	r1, #4
 800069a:	430a      	orrs	r2, r1
 800069c:	635a      	str	r2, [r3, #52]	@ 0x34
 800069e:	4b43      	ldr	r3, [pc, #268]	@ (80007ac <MX_GPIO_Init+0x130>)
 80006a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80006a2:	2204      	movs	r2, #4
 80006a4:	4013      	ands	r3, r2
 80006a6:	613b      	str	r3, [r7, #16]
 80006a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006aa:	4b40      	ldr	r3, [pc, #256]	@ (80007ac <MX_GPIO_Init+0x130>)
 80006ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80006ae:	4b3f      	ldr	r3, [pc, #252]	@ (80007ac <MX_GPIO_Init+0x130>)
 80006b0:	2120      	movs	r1, #32
 80006b2:	430a      	orrs	r2, r1
 80006b4:	635a      	str	r2, [r3, #52]	@ 0x34
 80006b6:	4b3d      	ldr	r3, [pc, #244]	@ (80007ac <MX_GPIO_Init+0x130>)
 80006b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80006ba:	2220      	movs	r2, #32
 80006bc:	4013      	ands	r3, r2
 80006be:	60fb      	str	r3, [r7, #12]
 80006c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006c2:	4b3a      	ldr	r3, [pc, #232]	@ (80007ac <MX_GPIO_Init+0x130>)
 80006c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80006c6:	4b39      	ldr	r3, [pc, #228]	@ (80007ac <MX_GPIO_Init+0x130>)
 80006c8:	2102      	movs	r1, #2
 80006ca:	430a      	orrs	r2, r1
 80006cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80006ce:	4b37      	ldr	r3, [pc, #220]	@ (80007ac <MX_GPIO_Init+0x130>)
 80006d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80006d2:	2202      	movs	r2, #2
 80006d4:	4013      	ands	r3, r2
 80006d6:	60bb      	str	r3, [r7, #8]
 80006d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006da:	4b34      	ldr	r3, [pc, #208]	@ (80007ac <MX_GPIO_Init+0x130>)
 80006dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80006de:	4b33      	ldr	r3, [pc, #204]	@ (80007ac <MX_GPIO_Init+0x130>)
 80006e0:	2101      	movs	r1, #1
 80006e2:	430a      	orrs	r2, r1
 80006e4:	635a      	str	r2, [r3, #52]	@ 0x34
 80006e6:	4b31      	ldr	r3, [pc, #196]	@ (80007ac <MX_GPIO_Init+0x130>)
 80006e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80006ea:	2201      	movs	r2, #1
 80006ec:	4013      	ands	r3, r2
 80006ee:	607b      	str	r3, [r7, #4]
 80006f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, extra_baixo_Pin|baixo_Pin, GPIO_PIN_RESET);
 80006f2:	2382      	movs	r3, #130	@ 0x82
 80006f4:	0219      	lsls	r1, r3, #8
 80006f6:	23a0      	movs	r3, #160	@ 0xa0
 80006f8:	05db      	lsls	r3, r3, #23
 80006fa:	2200      	movs	r2, #0
 80006fc:	0018      	movs	r0, r3
 80006fe:	f000 ff08 	bl	8001512 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, alto_Pin|medio_Pin, GPIO_PIN_RESET);
 8000702:	4b2b      	ldr	r3, [pc, #172]	@ (80007b0 <MX_GPIO_Init+0x134>)
 8000704:	2200      	movs	r2, #0
 8000706:	2130      	movs	r1, #48	@ 0x30
 8000708:	0018      	movs	r0, r3
 800070a:	f000 ff02 	bl	8001512 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : bt_nivel_Pin bt_encher_Pin */
  GPIO_InitStruct.Pin = bt_nivel_Pin|bt_encher_Pin;
 800070e:	193b      	adds	r3, r7, r4
 8000710:	2281      	movs	r2, #129	@ 0x81
 8000712:	00d2      	lsls	r2, r2, #3
 8000714:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000716:	193b      	adds	r3, r7, r4
 8000718:	2200      	movs	r2, #0
 800071a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800071c:	193b      	adds	r3, r7, r4
 800071e:	2201      	movs	r2, #1
 8000720:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000722:	193b      	adds	r3, r7, r4
 8000724:	4a22      	ldr	r2, [pc, #136]	@ (80007b0 <MX_GPIO_Init+0x134>)
 8000726:	0019      	movs	r1, r3
 8000728:	0010      	movs	r0, r2
 800072a:	f000 fd63 	bl	80011f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : extra_baixo_Pin baixo_Pin */
  GPIO_InitStruct.Pin = extra_baixo_Pin|baixo_Pin;
 800072e:	0021      	movs	r1, r4
 8000730:	187b      	adds	r3, r7, r1
 8000732:	2282      	movs	r2, #130	@ 0x82
 8000734:	0212      	lsls	r2, r2, #8
 8000736:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000738:	000c      	movs	r4, r1
 800073a:	193b      	adds	r3, r7, r4
 800073c:	2201      	movs	r2, #1
 800073e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000740:	193b      	adds	r3, r7, r4
 8000742:	2200      	movs	r2, #0
 8000744:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000746:	193b      	adds	r3, r7, r4
 8000748:	2200      	movs	r2, #0
 800074a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800074c:	193a      	adds	r2, r7, r4
 800074e:	23a0      	movs	r3, #160	@ 0xa0
 8000750:	05db      	lsls	r3, r3, #23
 8000752:	0011      	movs	r1, r2
 8000754:	0018      	movs	r0, r3
 8000756:	f000 fd4d 	bl	80011f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : bt_esvaziar_Pin */
  GPIO_InitStruct.Pin = bt_esvaziar_Pin;
 800075a:	193b      	adds	r3, r7, r4
 800075c:	2280      	movs	r2, #128	@ 0x80
 800075e:	00d2      	lsls	r2, r2, #3
 8000760:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000762:	193b      	adds	r3, r7, r4
 8000764:	2200      	movs	r2, #0
 8000766:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000768:	193b      	adds	r3, r7, r4
 800076a:	2201      	movs	r2, #1
 800076c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(bt_esvaziar_GPIO_Port, &GPIO_InitStruct);
 800076e:	193a      	adds	r2, r7, r4
 8000770:	23a0      	movs	r3, #160	@ 0xa0
 8000772:	05db      	lsls	r3, r3, #23
 8000774:	0011      	movs	r1, r2
 8000776:	0018      	movs	r0, r3
 8000778:	f000 fd3c 	bl	80011f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : alto_Pin medio_Pin */
  GPIO_InitStruct.Pin = alto_Pin|medio_Pin;
 800077c:	0021      	movs	r1, r4
 800077e:	187b      	adds	r3, r7, r1
 8000780:	2230      	movs	r2, #48	@ 0x30
 8000782:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000784:	187b      	adds	r3, r7, r1
 8000786:	2201      	movs	r2, #1
 8000788:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078a:	187b      	adds	r3, r7, r1
 800078c:	2200      	movs	r2, #0
 800078e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000790:	187b      	adds	r3, r7, r1
 8000792:	2200      	movs	r2, #0
 8000794:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000796:	187b      	adds	r3, r7, r1
 8000798:	4a05      	ldr	r2, [pc, #20]	@ (80007b0 <MX_GPIO_Init+0x134>)
 800079a:	0019      	movs	r1, r3
 800079c:	0010      	movs	r0, r2
 800079e:	f000 fd29 	bl	80011f4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80007a2:	46c0      	nop			@ (mov r8, r8)
 80007a4:	46bd      	mov	sp, r7
 80007a6:	b00b      	add	sp, #44	@ 0x2c
 80007a8:	bd90      	pop	{r4, r7, pc}
 80007aa:	46c0      	nop			@ (mov r8, r8)
 80007ac:	40021000 	.word	0x40021000
 80007b0:	50000400 	.word	0x50000400

080007b4 <PWM_SetFrequency>:

/* USER CODE BEGIN 4 */
void PWM_SetFrequency(uint32_t freq)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b086      	sub	sp, #24
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
    uint32_t timer_clock = 48000000; // APB1 Timer clock
 80007bc:	4b10      	ldr	r3, [pc, #64]	@ (8000800 <PWM_SetFrequency+0x4c>)
 80007be:	617b      	str	r3, [r7, #20]
    uint32_t prescaler = 0;
 80007c0:	2300      	movs	r3, #0
 80007c2:	613b      	str	r3, [r7, #16]

    uint32_t arr = (timer_clock / (prescaler + 1)) / freq - 1;
 80007c4:	693b      	ldr	r3, [r7, #16]
 80007c6:	3301      	adds	r3, #1
 80007c8:	0019      	movs	r1, r3
 80007ca:	6978      	ldr	r0, [r7, #20]
 80007cc:	f7ff fc9c 	bl	8000108 <__udivsi3>
 80007d0:	0003      	movs	r3, r0
 80007d2:	6879      	ldr	r1, [r7, #4]
 80007d4:	0018      	movs	r0, r3
 80007d6:	f7ff fc97 	bl	8000108 <__udivsi3>
 80007da:	0003      	movs	r3, r0
 80007dc:	3b01      	subs	r3, #1
 80007de:	60fb      	str	r3, [r7, #12]

    __HAL_TIM_SET_AUTORELOAD(&htim3, arr); //sobrescreve arr para chegar na frequencia desejada
 80007e0:	4b08      	ldr	r3, [pc, #32]	@ (8000804 <PWM_SetFrequency+0x50>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	68fa      	ldr	r2, [r7, #12]
 80007e6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80007e8:	4b06      	ldr	r3, [pc, #24]	@ (8000804 <PWM_SetFrequency+0x50>)
 80007ea:	68fa      	ldr	r2, [r7, #12]
 80007ec:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, arr/2); // duty 50%
 80007ee:	4b05      	ldr	r3, [pc, #20]	@ (8000804 <PWM_SetFrequency+0x50>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	68fa      	ldr	r2, [r7, #12]
 80007f4:	0852      	lsrs	r2, r2, #1
 80007f6:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80007f8:	46c0      	nop			@ (mov r8, r8)
 80007fa:	46bd      	mov	sp, r7
 80007fc:	b006      	add	sp, #24
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	02dc6c00 	.word	0x02dc6c00
 8000804:	2000005c 	.word	0x2000005c

08000808 <AtualizaLEDs>:

void AtualizaLEDs(NivelPressostato nivel)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0
 800080e:	0002      	movs	r2, r0
 8000810:	1dfb      	adds	r3, r7, #7
 8000812:	701a      	strb	r2, [r3, #0]
    // Desliga todos os LEDs primeiro
	HAL_GPIO_WritePin(GPIOA, extra_baixo_Pin, GPIO_PIN_RESET);
 8000814:	2380      	movs	r3, #128	@ 0x80
 8000816:	0099      	lsls	r1, r3, #2
 8000818:	23a0      	movs	r3, #160	@ 0xa0
 800081a:	05db      	lsls	r3, r3, #23
 800081c:	2200      	movs	r2, #0
 800081e:	0018      	movs	r0, r3
 8000820:	f000 fe77 	bl	8001512 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, baixo_Pin, GPIO_PIN_RESET);
 8000824:	2380      	movs	r3, #128	@ 0x80
 8000826:	0219      	lsls	r1, r3, #8
 8000828:	23a0      	movs	r3, #160	@ 0xa0
 800082a:	05db      	lsls	r3, r3, #23
 800082c:	2200      	movs	r2, #0
 800082e:	0018      	movs	r0, r3
 8000830:	f000 fe6f 	bl	8001512 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, medio_Pin, GPIO_PIN_RESET);
 8000834:	4b1e      	ldr	r3, [pc, #120]	@ (80008b0 <AtualizaLEDs+0xa8>)
 8000836:	2200      	movs	r2, #0
 8000838:	2120      	movs	r1, #32
 800083a:	0018      	movs	r0, r3
 800083c:	f000 fe69 	bl	8001512 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, alto_Pin, GPIO_PIN_RESET);
 8000840:	4b1b      	ldr	r3, [pc, #108]	@ (80008b0 <AtualizaLEDs+0xa8>)
 8000842:	2200      	movs	r2, #0
 8000844:	2110      	movs	r1, #16
 8000846:	0018      	movs	r0, r3
 8000848:	f000 fe63 	bl	8001512 <HAL_GPIO_WritePin>

    // Acende apenas o LED correspondente ao nível atingido
    switch (nivel) {
 800084c:	1dfb      	adds	r3, r7, #7
 800084e:	781b      	ldrb	r3, [r3, #0]
 8000850:	2b04      	cmp	r3, #4
 8000852:	d021      	beq.n	8000898 <AtualizaLEDs+0x90>
 8000854:	dc27      	bgt.n	80008a6 <AtualizaLEDs+0x9e>
 8000856:	2b03      	cmp	r3, #3
 8000858:	d017      	beq.n	800088a <AtualizaLEDs+0x82>
 800085a:	dc24      	bgt.n	80008a6 <AtualizaLEDs+0x9e>
 800085c:	2b01      	cmp	r3, #1
 800085e:	d002      	beq.n	8000866 <AtualizaLEDs+0x5e>
 8000860:	2b02      	cmp	r3, #2
 8000862:	d009      	beq.n	8000878 <AtualizaLEDs+0x70>
        case NIVEL_ALTO:
            HAL_GPIO_WritePin(GPIOB, alto_Pin, GPIO_PIN_SET);
            break;
        default:
            // Nenhum LED para NIVEL_NENHUM
            break;
 8000864:	e01f      	b.n	80008a6 <AtualizaLEDs+0x9e>
            HAL_GPIO_WritePin(GPIOA, extra_baixo_Pin, GPIO_PIN_SET);
 8000866:	2380      	movs	r3, #128	@ 0x80
 8000868:	0099      	lsls	r1, r3, #2
 800086a:	23a0      	movs	r3, #160	@ 0xa0
 800086c:	05db      	lsls	r3, r3, #23
 800086e:	2201      	movs	r2, #1
 8000870:	0018      	movs	r0, r3
 8000872:	f000 fe4e 	bl	8001512 <HAL_GPIO_WritePin>
            break;
 8000876:	e017      	b.n	80008a8 <AtualizaLEDs+0xa0>
            HAL_GPIO_WritePin(GPIOA, baixo_Pin, GPIO_PIN_SET);
 8000878:	2380      	movs	r3, #128	@ 0x80
 800087a:	0219      	lsls	r1, r3, #8
 800087c:	23a0      	movs	r3, #160	@ 0xa0
 800087e:	05db      	lsls	r3, r3, #23
 8000880:	2201      	movs	r2, #1
 8000882:	0018      	movs	r0, r3
 8000884:	f000 fe45 	bl	8001512 <HAL_GPIO_WritePin>
            break;
 8000888:	e00e      	b.n	80008a8 <AtualizaLEDs+0xa0>
            HAL_GPIO_WritePin(GPIOB, medio_Pin, GPIO_PIN_SET);
 800088a:	4b09      	ldr	r3, [pc, #36]	@ (80008b0 <AtualizaLEDs+0xa8>)
 800088c:	2201      	movs	r2, #1
 800088e:	2120      	movs	r1, #32
 8000890:	0018      	movs	r0, r3
 8000892:	f000 fe3e 	bl	8001512 <HAL_GPIO_WritePin>
            break;
 8000896:	e007      	b.n	80008a8 <AtualizaLEDs+0xa0>
            HAL_GPIO_WritePin(GPIOB, alto_Pin, GPIO_PIN_SET);
 8000898:	4b05      	ldr	r3, [pc, #20]	@ (80008b0 <AtualizaLEDs+0xa8>)
 800089a:	2201      	movs	r2, #1
 800089c:	2110      	movs	r1, #16
 800089e:	0018      	movs	r0, r3
 80008a0:	f000 fe37 	bl	8001512 <HAL_GPIO_WritePin>
            break;
 80008a4:	e000      	b.n	80008a8 <AtualizaLEDs+0xa0>
            break;
 80008a6:	46c0      	nop			@ (mov r8, r8)
    }
}
 80008a8:	46c0      	nop			@ (mov r8, r8)
 80008aa:	46bd      	mov	sp, r7
 80008ac:	b002      	add	sp, #8
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	50000400 	.word	0x50000400

080008b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008b8:	b672      	cpsid	i
}
 80008ba:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008bc:	46c0      	nop			@ (mov r8, r8)
 80008be:	e7fd      	b.n	80008bc <Error_Handler+0x8>

080008c0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b082      	sub	sp, #8
 80008c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008c6:	4b0f      	ldr	r3, [pc, #60]	@ (8000904 <HAL_MspInit+0x44>)
 80008c8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80008ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000904 <HAL_MspInit+0x44>)
 80008cc:	2101      	movs	r1, #1
 80008ce:	430a      	orrs	r2, r1
 80008d0:	641a      	str	r2, [r3, #64]	@ 0x40
 80008d2:	4b0c      	ldr	r3, [pc, #48]	@ (8000904 <HAL_MspInit+0x44>)
 80008d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008d6:	2201      	movs	r2, #1
 80008d8:	4013      	ands	r3, r2
 80008da:	607b      	str	r3, [r7, #4]
 80008dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008de:	4b09      	ldr	r3, [pc, #36]	@ (8000904 <HAL_MspInit+0x44>)
 80008e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80008e2:	4b08      	ldr	r3, [pc, #32]	@ (8000904 <HAL_MspInit+0x44>)
 80008e4:	2180      	movs	r1, #128	@ 0x80
 80008e6:	0549      	lsls	r1, r1, #21
 80008e8:	430a      	orrs	r2, r1
 80008ea:	63da      	str	r2, [r3, #60]	@ 0x3c
 80008ec:	4b05      	ldr	r3, [pc, #20]	@ (8000904 <HAL_MspInit+0x44>)
 80008ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80008f0:	2380      	movs	r3, #128	@ 0x80
 80008f2:	055b      	lsls	r3, r3, #21
 80008f4:	4013      	ands	r3, r2
 80008f6:	603b      	str	r3, [r7, #0]
 80008f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008fa:	46c0      	nop			@ (mov r8, r8)
 80008fc:	46bd      	mov	sp, r7
 80008fe:	b002      	add	sp, #8
 8000900:	bd80      	pop	{r7, pc}
 8000902:	46c0      	nop			@ (mov r8, r8)
 8000904:	40021000 	.word	0x40021000

08000908 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b084      	sub	sp, #16
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	4a09      	ldr	r2, [pc, #36]	@ (800093c <HAL_TIM_Base_MspInit+0x34>)
 8000916:	4293      	cmp	r3, r2
 8000918:	d10b      	bne.n	8000932 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800091a:	4b09      	ldr	r3, [pc, #36]	@ (8000940 <HAL_TIM_Base_MspInit+0x38>)
 800091c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800091e:	4b08      	ldr	r3, [pc, #32]	@ (8000940 <HAL_TIM_Base_MspInit+0x38>)
 8000920:	2102      	movs	r1, #2
 8000922:	430a      	orrs	r2, r1
 8000924:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000926:	4b06      	ldr	r3, [pc, #24]	@ (8000940 <HAL_TIM_Base_MspInit+0x38>)
 8000928:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800092a:	2202      	movs	r2, #2
 800092c:	4013      	ands	r3, r2
 800092e:	60fb      	str	r3, [r7, #12]
 8000930:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000932:	46c0      	nop			@ (mov r8, r8)
 8000934:	46bd      	mov	sp, r7
 8000936:	b004      	add	sp, #16
 8000938:	bd80      	pop	{r7, pc}
 800093a:	46c0      	nop			@ (mov r8, r8)
 800093c:	40000400 	.word	0x40000400
 8000940:	40021000 	.word	0x40021000

08000944 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000944:	b590      	push	{r4, r7, lr}
 8000946:	b089      	sub	sp, #36	@ 0x24
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800094c:	240c      	movs	r4, #12
 800094e:	193b      	adds	r3, r7, r4
 8000950:	0018      	movs	r0, r3
 8000952:	2314      	movs	r3, #20
 8000954:	001a      	movs	r2, r3
 8000956:	2100      	movs	r1, #0
 8000958:	f002 fcf8 	bl	800334c <memset>
  if(htim->Instance==TIM3)
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	4a14      	ldr	r2, [pc, #80]	@ (80009b4 <HAL_TIM_MspPostInit+0x70>)
 8000962:	4293      	cmp	r3, r2
 8000964:	d121      	bne.n	80009aa <HAL_TIM_MspPostInit+0x66>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000966:	4b14      	ldr	r3, [pc, #80]	@ (80009b8 <HAL_TIM_MspPostInit+0x74>)
 8000968:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800096a:	4b13      	ldr	r3, [pc, #76]	@ (80009b8 <HAL_TIM_MspPostInit+0x74>)
 800096c:	2104      	movs	r1, #4
 800096e:	430a      	orrs	r2, r1
 8000970:	635a      	str	r2, [r3, #52]	@ 0x34
 8000972:	4b11      	ldr	r3, [pc, #68]	@ (80009b8 <HAL_TIM_MspPostInit+0x74>)
 8000974:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000976:	2204      	movs	r2, #4
 8000978:	4013      	ands	r3, r2
 800097a:	60bb      	str	r3, [r7, #8]
 800097c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800097e:	0021      	movs	r1, r4
 8000980:	187b      	adds	r3, r7, r1
 8000982:	2280      	movs	r2, #128	@ 0x80
 8000984:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000986:	187b      	adds	r3, r7, r1
 8000988:	2202      	movs	r2, #2
 800098a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098c:	187b      	adds	r3, r7, r1
 800098e:	2200      	movs	r2, #0
 8000990:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000992:	187b      	adds	r3, r7, r1
 8000994:	2200      	movs	r2, #0
 8000996:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8000998:	187b      	adds	r3, r7, r1
 800099a:	2201      	movs	r2, #1
 800099c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800099e:	187b      	adds	r3, r7, r1
 80009a0:	4a06      	ldr	r2, [pc, #24]	@ (80009bc <HAL_TIM_MspPostInit+0x78>)
 80009a2:	0019      	movs	r1, r3
 80009a4:	0010      	movs	r0, r2
 80009a6:	f000 fc25 	bl	80011f4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80009aa:	46c0      	nop			@ (mov r8, r8)
 80009ac:	46bd      	mov	sp, r7
 80009ae:	b009      	add	sp, #36	@ 0x24
 80009b0:	bd90      	pop	{r4, r7, pc}
 80009b2:	46c0      	nop			@ (mov r8, r8)
 80009b4:	40000400 	.word	0x40000400
 80009b8:	40021000 	.word	0x40021000
 80009bc:	50000800 	.word	0x50000800

080009c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009c4:	46c0      	nop			@ (mov r8, r8)
 80009c6:	e7fd      	b.n	80009c4 <NMI_Handler+0x4>

080009c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009cc:	46c0      	nop			@ (mov r8, r8)
 80009ce:	e7fd      	b.n	80009cc <HardFault_Handler+0x4>

080009d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80009d4:	46c0      	nop			@ (mov r8, r8)
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}

080009da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009da:	b580      	push	{r7, lr}
 80009dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009de:	46c0      	nop			@ (mov r8, r8)
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}

080009e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009e8:	f000 fa7c 	bl	8000ee4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009ec:	46c0      	nop			@ (mov r8, r8)
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}

080009f2 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80009f2:	b580      	push	{r7, lr}
 80009f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 80009f6:	2000      	movs	r0, #0
 80009f8:	f000 f928 	bl	8000c4c <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80009fc:	46c0      	nop			@ (mov r8, r8)
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
	...

08000a04 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000a08:	4b03      	ldr	r3, [pc, #12]	@ (8000a18 <SystemInit+0x14>)
 8000a0a:	2280      	movs	r2, #128	@ 0x80
 8000a0c:	0512      	lsls	r2, r2, #20
 8000a0e:	609a      	str	r2, [r3, #8]
#endif
}
 8000a10:	46c0      	nop			@ (mov r8, r8)
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	46c0      	nop			@ (mov r8, r8)
 8000a18:	e000ed00 	.word	0xe000ed00

08000a1c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a1c:	480d      	ldr	r0, [pc, #52]	@ (8000a54 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a1e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a20:	f7ff fff0 	bl	8000a04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000a24:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000a26:	e003      	b.n	8000a30 <LoopCopyDataInit>

08000a28 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000a28:	4b0b      	ldr	r3, [pc, #44]	@ (8000a58 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8000a2a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000a2c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000a2e:	3104      	adds	r1, #4

08000a30 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000a30:	480a      	ldr	r0, [pc, #40]	@ (8000a5c <LoopForever+0xa>)
  ldr r3, =_edata
 8000a32:	4b0b      	ldr	r3, [pc, #44]	@ (8000a60 <LoopForever+0xe>)
  adds r2, r0, r1
 8000a34:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000a36:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000a38:	d3f6      	bcc.n	8000a28 <CopyDataInit>
  ldr r2, =_sbss
 8000a3a:	4a0a      	ldr	r2, [pc, #40]	@ (8000a64 <LoopForever+0x12>)
  b LoopFillZerobss
 8000a3c:	e002      	b.n	8000a44 <LoopFillZerobss>

08000a3e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000a3e:	2300      	movs	r3, #0
  str  r3, [r2]
 8000a40:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a42:	3204      	adds	r2, #4

08000a44 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8000a44:	4b08      	ldr	r3, [pc, #32]	@ (8000a68 <LoopForever+0x16>)
  cmp r2, r3
 8000a46:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000a48:	d3f9      	bcc.n	8000a3e <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000a4a:	f002 fc87 	bl	800335c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a4e:	f7ff fbe7 	bl	8000220 <main>

08000a52 <LoopForever>:

LoopForever:
    b LoopForever
 8000a52:	e7fe      	b.n	8000a52 <LoopForever>
  ldr   r0, =_estack
 8000a54:	20003000 	.word	0x20003000
  ldr r3, =_sidata
 8000a58:	08003498 	.word	0x08003498
  ldr r0, =_sdata
 8000a5c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000a60:	2000002c 	.word	0x2000002c
  ldr r2, =_sbss
 8000a64:	2000002c 	.word	0x2000002c
  ldr r3, = _ebss
 8000a68:	2000015c 	.word	0x2000015c

08000a6c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a6c:	e7fe      	b.n	8000a6c <ADC1_IRQHandler>
	...

08000a70 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED4
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b08a      	sub	sp, #40	@ 0x28
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	0002      	movs	r2, r0
 8000a78:	1dfb      	adds	r3, r7, #7
 8000a7a:	701a      	strb	r2, [r3, #0]
  int32_t ret = BSP_ERROR_NONE;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitTypeDef  gpio_init_structure;

#if defined (USE_NUCLEO_64)
  if ((Led != LED1)
 8000a80:	1dfb      	adds	r3, r7, #7
 8000a82:	781b      	ldrb	r3, [r3, #0]
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d007      	beq.n	8000a98 <BSP_LED_Init+0x28>
      && (Led != LED2))
 8000a88:	1dfb      	adds	r3, r7, #7
 8000a8a:	781b      	ldrb	r3, [r3, #0]
 8000a8c:	2b01      	cmp	r3, #1
 8000a8e:	d003      	beq.n	8000a98 <BSP_LED_Init+0x28>
#else
  if (Led != LED4)
#endif /* defined (USE_NUCLEO_64) */
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000a90:	2302      	movs	r3, #2
 8000a92:	425b      	negs	r3, r3
 8000a94:	627b      	str	r3, [r7, #36]	@ 0x24
 8000a96:	e04a      	b.n	8000b2e <BSP_LED_Init+0xbe>
  }
  else
  {
    /* Enable the GPIO LED Clock */
#if defined (USE_NUCLEO_64)
    if (Led == LED1)
 8000a98:	1dfb      	adds	r3, r7, #7
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d10c      	bne.n	8000aba <BSP_LED_Init+0x4a>
    {
      LED1_GPIO_CLK_ENABLE();
 8000aa0:	4b25      	ldr	r3, [pc, #148]	@ (8000b38 <BSP_LED_Init+0xc8>)
 8000aa2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000aa4:	4b24      	ldr	r3, [pc, #144]	@ (8000b38 <BSP_LED_Init+0xc8>)
 8000aa6:	2101      	movs	r1, #1
 8000aa8:	430a      	orrs	r2, r1
 8000aaa:	635a      	str	r2, [r3, #52]	@ 0x34
 8000aac:	4b22      	ldr	r3, [pc, #136]	@ (8000b38 <BSP_LED_Init+0xc8>)
 8000aae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ab0:	2201      	movs	r2, #1
 8000ab2:	4013      	ands	r3, r2
 8000ab4:	60fb      	str	r3, [r7, #12]
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	e00b      	b.n	8000ad2 <BSP_LED_Init+0x62>
    }
    else
    {
      LED2_GPIO_CLK_ENABLE();
 8000aba:	4b1f      	ldr	r3, [pc, #124]	@ (8000b38 <BSP_LED_Init+0xc8>)
 8000abc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000abe:	4b1e      	ldr	r3, [pc, #120]	@ (8000b38 <BSP_LED_Init+0xc8>)
 8000ac0:	2104      	movs	r1, #4
 8000ac2:	430a      	orrs	r2, r1
 8000ac4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ac6:	4b1c      	ldr	r3, [pc, #112]	@ (8000b38 <BSP_LED_Init+0xc8>)
 8000ac8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000aca:	2204      	movs	r2, #4
 8000acc:	4013      	ands	r3, r2
 8000ace:	60bb      	str	r3, [r7, #8]
 8000ad0:	68bb      	ldr	r3, [r7, #8]
      LED4_GPIO_CLK_ENABLE();
    }
#endif /* defined (USE_NUCLEO_64) */

    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8000ad2:	1dfb      	adds	r3, r7, #7
 8000ad4:	781a      	ldrb	r2, [r3, #0]
 8000ad6:	4b19      	ldr	r3, [pc, #100]	@ (8000b3c <BSP_LED_Init+0xcc>)
 8000ad8:	0052      	lsls	r2, r2, #1
 8000ada:	5ad3      	ldrh	r3, [r2, r3]
 8000adc:	001a      	movs	r2, r3
 8000ade:	2110      	movs	r1, #16
 8000ae0:	187b      	adds	r3, r7, r1
 8000ae2:	601a      	str	r2, [r3, #0]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000ae4:	187b      	adds	r3, r7, r1
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	605a      	str	r2, [r3, #4]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8000aea:	187b      	adds	r3, r7, r1
 8000aec:	2200      	movs	r2, #0
 8000aee:	609a      	str	r2, [r3, #8]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000af0:	187b      	adds	r3, r7, r1
 8000af2:	2203      	movs	r2, #3
 8000af4:	60da      	str	r2, [r3, #12]

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000af6:	1dfb      	adds	r3, r7, #7
 8000af8:	781a      	ldrb	r2, [r3, #0]
 8000afa:	4b11      	ldr	r3, [pc, #68]	@ (8000b40 <BSP_LED_Init+0xd0>)
 8000afc:	0092      	lsls	r2, r2, #2
 8000afe:	58d3      	ldr	r3, [r2, r3]
 8000b00:	187a      	adds	r2, r7, r1
 8000b02:	0011      	movs	r1, r2
 8000b04:	0018      	movs	r0, r3
 8000b06:	f000 fb75 	bl	80011f4 <HAL_GPIO_Init>
#if defined (USE_NUCLEO_64)
    if (Led == LED2)
 8000b0a:	1dfb      	adds	r3, r7, #7
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	2b01      	cmp	r3, #1
 8000b10:	d10d      	bne.n	8000b2e <BSP_LED_Init+0xbe>
    {
     HAL_GPIO_WritePin(LED_PORT [Led], (uint16_t)LED_PIN[Led], GPIO_PIN_SET);
 8000b12:	1dfb      	adds	r3, r7, #7
 8000b14:	781a      	ldrb	r2, [r3, #0]
 8000b16:	4b0a      	ldr	r3, [pc, #40]	@ (8000b40 <BSP_LED_Init+0xd0>)
 8000b18:	0092      	lsls	r2, r2, #2
 8000b1a:	58d0      	ldr	r0, [r2, r3]
 8000b1c:	1dfb      	adds	r3, r7, #7
 8000b1e:	781a      	ldrb	r2, [r3, #0]
 8000b20:	4b06      	ldr	r3, [pc, #24]	@ (8000b3c <BSP_LED_Init+0xcc>)
 8000b22:	0052      	lsls	r2, r2, #1
 8000b24:	5ad3      	ldrh	r3, [r2, r3]
 8000b26:	2201      	movs	r2, #1
 8000b28:	0019      	movs	r1, r3
 8000b2a:	f000 fcf2 	bl	8001512 <HAL_GPIO_WritePin>
    }
#endif
  }
  return ret;
 8000b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8000b30:	0018      	movs	r0, r3
 8000b32:	46bd      	mov	sp, r7
 8000b34:	b00a      	add	sp, #40	@ 0x28
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	40021000 	.word	0x40021000
 8000b3c:	0800341c 	.word	0x0800341c
 8000b40:	20000010 	.word	0x20000010

08000b44 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b088      	sub	sp, #32
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	0002      	movs	r2, r0
 8000b4c:	1dfb      	adds	r3, r7, #7
 8000b4e:	701a      	strb	r2, [r3, #0]
 8000b50:	1dbb      	adds	r3, r7, #6
 8000b52:	1c0a      	adds	r2, r1, #0
 8000b54:	701a      	strb	r2, [r3, #0]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8000b56:	4b36      	ldr	r3, [pc, #216]	@ (8000c30 <BSP_PB_Init+0xec>)
 8000b58:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b5a:	4b35      	ldr	r3, [pc, #212]	@ (8000c30 <BSP_PB_Init+0xec>)
 8000b5c:	2104      	movs	r1, #4
 8000b5e:	430a      	orrs	r2, r1
 8000b60:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b62:	4b33      	ldr	r3, [pc, #204]	@ (8000c30 <BSP_PB_Init+0xec>)
 8000b64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b66:	2204      	movs	r2, #4
 8000b68:	4013      	ands	r3, r2
 8000b6a:	60bb      	str	r3, [r7, #8]
 8000b6c:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8000b6e:	2380      	movs	r3, #128	@ 0x80
 8000b70:	019b      	lsls	r3, r3, #6
 8000b72:	001a      	movs	r2, r3
 8000b74:	210c      	movs	r1, #12
 8000b76:	187b      	adds	r3, r7, r1
 8000b78:	601a      	str	r2, [r3, #0]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8000b7a:	187b      	adds	r3, r7, r1
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	609a      	str	r2, [r3, #8]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b80:	187b      	adds	r3, r7, r1
 8000b82:	2202      	movs	r2, #2
 8000b84:	60da      	str	r2, [r3, #12]

  if (ButtonMode == BUTTON_MODE_GPIO)
 8000b86:	1dbb      	adds	r3, r7, #6
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d10d      	bne.n	8000baa <BSP_PB_Init+0x66>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8000b8e:	187b      	adds	r3, r7, r1
 8000b90:	2200      	movs	r2, #0
 8000b92:	605a      	str	r2, [r3, #4]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8000b94:	1dfb      	adds	r3, r7, #7
 8000b96:	781a      	ldrb	r2, [r3, #0]
 8000b98:	4b26      	ldr	r3, [pc, #152]	@ (8000c34 <BSP_PB_Init+0xf0>)
 8000b9a:	0092      	lsls	r2, r2, #2
 8000b9c:	58d3      	ldr	r3, [r2, r3]
 8000b9e:	187a      	adds	r2, r7, r1
 8000ba0:	0011      	movs	r1, r2
 8000ba2:	0018      	movs	r0, r3
 8000ba4:	f000 fb26 	bl	80011f4 <HAL_GPIO_Init>
 8000ba8:	e03c      	b.n	8000c24 <BSP_PB_Init+0xe0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 8000baa:	210c      	movs	r1, #12
 8000bac:	187b      	adds	r3, r7, r1
 8000bae:	4a22      	ldr	r2, [pc, #136]	@ (8000c38 <BSP_PB_Init+0xf4>)
 8000bb0:	605a      	str	r2, [r3, #4]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000bb2:	1dfb      	adds	r3, r7, #7
 8000bb4:	781a      	ldrb	r2, [r3, #0]
 8000bb6:	4b1f      	ldr	r3, [pc, #124]	@ (8000c34 <BSP_PB_Init+0xf0>)
 8000bb8:	0092      	lsls	r2, r2, #2
 8000bba:	58d3      	ldr	r3, [r2, r3]
 8000bbc:	187a      	adds	r2, r7, r1
 8000bbe:	0011      	movs	r1, r2
 8000bc0:	0018      	movs	r0, r3
 8000bc2:	f000 fb17 	bl	80011f4 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8000bc6:	1dfb      	adds	r3, r7, #7
 8000bc8:	781a      	ldrb	r2, [r3, #0]
 8000bca:	0013      	movs	r3, r2
 8000bcc:	005b      	lsls	r3, r3, #1
 8000bce:	189b      	adds	r3, r3, r2
 8000bd0:	009b      	lsls	r3, r3, #2
 8000bd2:	4a1a      	ldr	r2, [pc, #104]	@ (8000c3c <BSP_PB_Init+0xf8>)
 8000bd4:	1898      	adds	r0, r3, r2
 8000bd6:	1dfb      	adds	r3, r7, #7
 8000bd8:	781a      	ldrb	r2, [r3, #0]
 8000bda:	4b19      	ldr	r3, [pc, #100]	@ (8000c40 <BSP_PB_Init+0xfc>)
 8000bdc:	0092      	lsls	r2, r2, #2
 8000bde:	58d3      	ldr	r3, [r2, r3]
 8000be0:	0019      	movs	r1, r3
 8000be2:	f000 faab 	bl	800113c <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8000be6:	1dfb      	adds	r3, r7, #7
 8000be8:	781a      	ldrb	r2, [r3, #0]
 8000bea:	0013      	movs	r3, r2
 8000bec:	005b      	lsls	r3, r3, #1
 8000bee:	189b      	adds	r3, r3, r2
 8000bf0:	009b      	lsls	r3, r3, #2
 8000bf2:	4a12      	ldr	r2, [pc, #72]	@ (8000c3c <BSP_PB_Init+0xf8>)
 8000bf4:	1898      	adds	r0, r3, r2
 8000bf6:	1dfb      	adds	r3, r7, #7
 8000bf8:	781a      	ldrb	r2, [r3, #0]
 8000bfa:	4b12      	ldr	r3, [pc, #72]	@ (8000c44 <BSP_PB_Init+0x100>)
 8000bfc:	0092      	lsls	r2, r2, #2
 8000bfe:	58d3      	ldr	r3, [r2, r3]
 8000c00:	001a      	movs	r2, r3
 8000c02:	2100      	movs	r1, #0
 8000c04:	f000 fa68 	bl	80010d8 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8000c08:	2007      	movs	r0, #7
 8000c0a:	1dfb      	adds	r3, r7, #7
 8000c0c:	781a      	ldrb	r2, [r3, #0]
 8000c0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000c48 <BSP_PB_Init+0x104>)
 8000c10:	0092      	lsls	r2, r2, #2
 8000c12:	58d3      	ldr	r3, [r2, r3]
 8000c14:	2200      	movs	r2, #0
 8000c16:	0019      	movs	r1, r3
 8000c18:	f000 fa2c 	bl	8001074 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8000c1c:	2307      	movs	r3, #7
 8000c1e:	0018      	movs	r0, r3
 8000c20:	f000 fa3d 	bl	800109e <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8000c24:	2300      	movs	r3, #0
}
 8000c26:	0018      	movs	r0, r3
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	b008      	add	sp, #32
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	46c0      	nop			@ (mov r8, r8)
 8000c30:	40021000 	.word	0x40021000
 8000c34:	20000018 	.word	0x20000018
 8000c38:	10210000 	.word	0x10210000
 8000c3c:	200000b8 	.word	0x200000b8
 8000c40:	08003420 	.word	0x08003420
 8000c44:	2000001c 	.word	0x2000001c
 8000c48:	20000020 	.word	0x20000020

08000c4c <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	0002      	movs	r2, r0
 8000c54:	1dfb      	adds	r3, r7, #7
 8000c56:	701a      	strb	r2, [r3, #0]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8000c58:	1dfb      	adds	r3, r7, #7
 8000c5a:	781a      	ldrb	r2, [r3, #0]
 8000c5c:	0013      	movs	r3, r2
 8000c5e:	005b      	lsls	r3, r3, #1
 8000c60:	189b      	adds	r3, r3, r2
 8000c62:	009b      	lsls	r3, r3, #2
 8000c64:	4a04      	ldr	r2, [pc, #16]	@ (8000c78 <BSP_PB_IRQHandler+0x2c>)
 8000c66:	189b      	adds	r3, r3, r2
 8000c68:	0018      	movs	r0, r3
 8000c6a:	f000 fa79 	bl	8001160 <HAL_EXTI_IRQHandler>
}
 8000c6e:	46c0      	nop			@ (mov r8, r8)
 8000c70:	46bd      	mov	sp, r7
 8000c72:	b002      	add	sp, #8
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	46c0      	nop			@ (mov r8, r8)
 8000c78:	200000b8 	.word	0x200000b8

08000c7c <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	0002      	movs	r2, r0
 8000c84:	1dfb      	adds	r3, r7, #7
 8000c86:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8000c88:	46c0      	nop			@ (mov r8, r8)
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	b002      	add	sp, #8
 8000c8e:	bd80      	pop	{r7, pc}

08000c90 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b084      	sub	sp, #16
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	0002      	movs	r2, r0
 8000c98:	6039      	str	r1, [r7, #0]
 8000c9a:	1dfb      	adds	r3, r7, #7
 8000c9c:	701a      	strb	r2, [r3, #0]
  int32_t ret = BSP_ERROR_NONE;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	60fb      	str	r3, [r7, #12]

  if (COM >= COMn)
 8000ca2:	1dfb      	adds	r3, r7, #7
 8000ca4:	781b      	ldrb	r3, [r3, #0]
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d003      	beq.n	8000cb2 <BSP_COM_Init+0x22>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000caa:	2302      	movs	r3, #2
 8000cac:	425b      	negs	r3, r3
 8000cae:	60fb      	str	r3, [r7, #12]
 8000cb0:	e018      	b.n	8000ce4 <BSP_COM_Init+0x54>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8000cb2:	1dfb      	adds	r3, r7, #7
 8000cb4:	781b      	ldrb	r3, [r3, #0]
 8000cb6:	2294      	movs	r2, #148	@ 0x94
 8000cb8:	435a      	muls	r2, r3
 8000cba:	4b0d      	ldr	r3, [pc, #52]	@ (8000cf0 <BSP_COM_Init+0x60>)
 8000cbc:	18d3      	adds	r3, r2, r3
 8000cbe:	0018      	movs	r0, r3
 8000cc0:	f000 f856 	bl	8000d70 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS == 0) */

    if (MX_USART2_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8000cc4:	1dfb      	adds	r3, r7, #7
 8000cc6:	781b      	ldrb	r3, [r3, #0]
 8000cc8:	2294      	movs	r2, #148	@ 0x94
 8000cca:	435a      	muls	r2, r3
 8000ccc:	4b08      	ldr	r3, [pc, #32]	@ (8000cf0 <BSP_COM_Init+0x60>)
 8000cce:	18d3      	adds	r3, r2, r3
 8000cd0:	683a      	ldr	r2, [r7, #0]
 8000cd2:	0011      	movs	r1, r2
 8000cd4:	0018      	movs	r0, r3
 8000cd6:	f000 f80d 	bl	8000cf4 <MX_USART2_Init>
 8000cda:	1e03      	subs	r3, r0, #0
 8000cdc:	d002      	beq.n	8000ce4 <BSP_COM_Init+0x54>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8000cde:	2304      	movs	r3, #4
 8000ce0:	425b      	negs	r3, r3
 8000ce2:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8000ce4:	68fb      	ldr	r3, [r7, #12]
}
 8000ce6:	0018      	movs	r0, r3
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	b004      	add	sp, #16
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	46c0      	nop			@ (mov r8, r8)
 8000cf0:	200000c4 	.word	0x200000c4

08000cf4 <MX_USART2_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART2_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b082      	sub	sp, #8
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
 8000cfc:	6039      	str	r1, [r7, #0]
  /* USART configuration */
  huart->Instance                = COM_USART[COM1];
 8000cfe:	4b17      	ldr	r3, [pc, #92]	@ (8000d5c <MX_USART2_Init+0x68>)
 8000d00:	681a      	ldr	r2, [r3, #0]
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate           = COM_Init->BaudRate;
 8000d06:	683b      	ldr	r3, [r7, #0]
 8000d08:	681a      	ldr	r2, [r3, #0]
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	605a      	str	r2, [r3, #4]
  huart->Init.Mode               = UART_MODE_TX_RX;
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	220c      	movs	r2, #12
 8000d12:	615a      	str	r2, [r3, #20]
  huart->Init.Parity             = (uint32_t)COM_Init->Parity;
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	895b      	ldrh	r3, [r3, #10]
 8000d18:	001a      	movs	r2, r3
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	611a      	str	r2, [r3, #16]
  huart->Init.WordLength         = (uint32_t)COM_Init->WordLength;
 8000d1e:	683b      	ldr	r3, [r7, #0]
 8000d20:	685a      	ldr	r2, [r3, #4]
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits           = (uint32_t)COM_Init->StopBits;
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	891b      	ldrh	r3, [r3, #8]
 8000d2a:	001a      	movs	r2, r3
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	60da      	str	r2, [r3, #12]
  huart->Init.HwFlowCtl          = (uint32_t)COM_Init->HwFlowCtl;
 8000d30:	683b      	ldr	r3, [r7, #0]
 8000d32:	899b      	ldrh	r3, [r3, #12]
 8000d34:	001a      	movs	r2, r3
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling       = UART_OVERSAMPLING_8;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	2280      	movs	r2, #128	@ 0x80
 8000d3e:	0212      	lsls	r2, r2, #8
 8000d40:	61da      	str	r2, [r3, #28]
  huart->Init.ClockPrescaler     = UART_PRESCALER_DIV1;
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	2200      	movs	r2, #0
 8000d46:	625a      	str	r2, [r3, #36]	@ 0x24
  return HAL_UART_Init(huart);
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	0018      	movs	r0, r3
 8000d4c:	f001 feee 	bl	8002b2c <HAL_UART_Init>
 8000d50:	0003      	movs	r3, r0
}
 8000d52:	0018      	movs	r0, r3
 8000d54:	46bd      	mov	sp, r7
 8000d56:	b002      	add	sp, #8
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	46c0      	nop			@ (mov r8, r8)
 8000d5c:	2000000c 	.word	0x2000000c

08000d60 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8000d64:	2000      	movs	r0, #0
 8000d66:	f7ff ff89 	bl	8000c7c <BSP_PB_Callback>
}
 8000d6a:	46c0      	nop			@ (mov r8, r8)
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}

08000d70 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8000d70:	b590      	push	{r4, r7, lr}
 8000d72:	b08b      	sub	sp, #44	@ 0x2c
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8000d78:	4b28      	ldr	r3, [pc, #160]	@ (8000e1c <COM1_MspInit+0xac>)
 8000d7a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d7c:	4b27      	ldr	r3, [pc, #156]	@ (8000e1c <COM1_MspInit+0xac>)
 8000d7e:	2101      	movs	r1, #1
 8000d80:	430a      	orrs	r2, r1
 8000d82:	635a      	str	r2, [r3, #52]	@ 0x34
 8000d84:	4b25      	ldr	r3, [pc, #148]	@ (8000e1c <COM1_MspInit+0xac>)
 8000d86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d88:	2201      	movs	r2, #1
 8000d8a:	4013      	ands	r3, r2
 8000d8c:	613b      	str	r3, [r7, #16]
 8000d8e:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8000d90:	4b22      	ldr	r3, [pc, #136]	@ (8000e1c <COM1_MspInit+0xac>)
 8000d92:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d94:	4b21      	ldr	r3, [pc, #132]	@ (8000e1c <COM1_MspInit+0xac>)
 8000d96:	2101      	movs	r1, #1
 8000d98:	430a      	orrs	r2, r1
 8000d9a:	635a      	str	r2, [r3, #52]	@ 0x34
 8000d9c:	4b1f      	ldr	r3, [pc, #124]	@ (8000e1c <COM1_MspInit+0xac>)
 8000d9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000da0:	2201      	movs	r2, #1
 8000da2:	4013      	ands	r3, r2
 8000da4:	60fb      	str	r3, [r7, #12]
 8000da6:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8000da8:	4b1c      	ldr	r3, [pc, #112]	@ (8000e1c <COM1_MspInit+0xac>)
 8000daa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000dac:	4b1b      	ldr	r3, [pc, #108]	@ (8000e1c <COM1_MspInit+0xac>)
 8000dae:	2180      	movs	r1, #128	@ 0x80
 8000db0:	0289      	lsls	r1, r1, #10
 8000db2:	430a      	orrs	r2, r1
 8000db4:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000db6:	4b19      	ldr	r3, [pc, #100]	@ (8000e1c <COM1_MspInit+0xac>)
 8000db8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000dba:	2380      	movs	r3, #128	@ 0x80
 8000dbc:	029b      	lsls	r3, r3, #10
 8000dbe:	4013      	ands	r3, r2
 8000dc0:	60bb      	str	r3, [r7, #8]
 8000dc2:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 8000dc4:	2414      	movs	r4, #20
 8000dc6:	193b      	adds	r3, r7, r4
 8000dc8:	2204      	movs	r2, #4
 8000dca:	601a      	str	r2, [r3, #0]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8000dcc:	193b      	adds	r3, r7, r4
 8000dce:	2202      	movs	r2, #2
 8000dd0:	605a      	str	r2, [r3, #4]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000dd2:	193b      	adds	r3, r7, r4
 8000dd4:	2202      	movs	r2, #2
 8000dd6:	60da      	str	r2, [r3, #12]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8000dd8:	193b      	adds	r3, r7, r4
 8000dda:	2201      	movs	r2, #1
 8000ddc:	609a      	str	r2, [r3, #8]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8000dde:	193b      	adds	r3, r7, r4
 8000de0:	2201      	movs	r2, #1
 8000de2:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8000de4:	193a      	adds	r2, r7, r4
 8000de6:	23a0      	movs	r3, #160	@ 0xa0
 8000de8:	05db      	lsls	r3, r3, #23
 8000dea:	0011      	movs	r1, r2
 8000dec:	0018      	movs	r0, r3
 8000dee:	f000 fa01 	bl	80011f4 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin       = COM1_RX_PIN;
 8000df2:	193b      	adds	r3, r7, r4
 8000df4:	2208      	movs	r2, #8
 8000df6:	601a      	str	r2, [r3, #0]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8000df8:	193b      	adds	r3, r7, r4
 8000dfa:	2202      	movs	r2, #2
 8000dfc:	605a      	str	r2, [r3, #4]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8000dfe:	193b      	adds	r3, r7, r4
 8000e00:	2201      	movs	r2, #1
 8000e02:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8000e04:	193a      	adds	r2, r7, r4
 8000e06:	23a0      	movs	r3, #160	@ 0xa0
 8000e08:	05db      	lsls	r3, r3, #23
 8000e0a:	0011      	movs	r1, r2
 8000e0c:	0018      	movs	r0, r3
 8000e0e:	f000 f9f1 	bl	80011f4 <HAL_GPIO_Init>
}
 8000e12:	46c0      	nop			@ (mov r8, r8)
 8000e14:	46bd      	mov	sp, r7
 8000e16:	b00b      	add	sp, #44	@ 0x2c
 8000e18:	bd90      	pop	{r4, r7, pc}
 8000e1a:	46c0      	nop			@ (mov r8, r8)
 8000e1c:	40021000 	.word	0x40021000

08000e20 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e26:	1dfb      	adds	r3, r7, #7
 8000e28:	2200      	movs	r2, #0
 8000e2a:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e2c:	2003      	movs	r0, #3
 8000e2e:	f000 f80f 	bl	8000e50 <HAL_InitTick>
 8000e32:	1e03      	subs	r3, r0, #0
 8000e34:	d003      	beq.n	8000e3e <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8000e36:	1dfb      	adds	r3, r7, #7
 8000e38:	2201      	movs	r2, #1
 8000e3a:	701a      	strb	r2, [r3, #0]
 8000e3c:	e001      	b.n	8000e42 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e3e:	f7ff fd3f 	bl	80008c0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e42:	1dfb      	adds	r3, r7, #7
 8000e44:	781b      	ldrb	r3, [r3, #0]
}
 8000e46:	0018      	movs	r0, r3
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	b002      	add	sp, #8
 8000e4c:	bd80      	pop	{r7, pc}
	...

08000e50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e50:	b590      	push	{r4, r7, lr}
 8000e52:	b085      	sub	sp, #20
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e58:	230f      	movs	r3, #15
 8000e5a:	18fb      	adds	r3, r7, r3
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8000e60:	4b1d      	ldr	r3, [pc, #116]	@ (8000ed8 <HAL_InitTick+0x88>)
 8000e62:	781b      	ldrb	r3, [r3, #0]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d02b      	beq.n	8000ec0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8000e68:	4b1c      	ldr	r3, [pc, #112]	@ (8000edc <HAL_InitTick+0x8c>)
 8000e6a:	681c      	ldr	r4, [r3, #0]
 8000e6c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ed8 <HAL_InitTick+0x88>)
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	0019      	movs	r1, r3
 8000e72:	23fa      	movs	r3, #250	@ 0xfa
 8000e74:	0098      	lsls	r0, r3, #2
 8000e76:	f7ff f947 	bl	8000108 <__udivsi3>
 8000e7a:	0003      	movs	r3, r0
 8000e7c:	0019      	movs	r1, r3
 8000e7e:	0020      	movs	r0, r4
 8000e80:	f7ff f942 	bl	8000108 <__udivsi3>
 8000e84:	0003      	movs	r3, r0
 8000e86:	0018      	movs	r0, r3
 8000e88:	f000 f919 	bl	80010be <HAL_SYSTICK_Config>
 8000e8c:	1e03      	subs	r3, r0, #0
 8000e8e:	d112      	bne.n	8000eb6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	2b03      	cmp	r3, #3
 8000e94:	d80a      	bhi.n	8000eac <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e96:	6879      	ldr	r1, [r7, #4]
 8000e98:	2301      	movs	r3, #1
 8000e9a:	425b      	negs	r3, r3
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	0018      	movs	r0, r3
 8000ea0:	f000 f8e8 	bl	8001074 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ea4:	4b0e      	ldr	r3, [pc, #56]	@ (8000ee0 <HAL_InitTick+0x90>)
 8000ea6:	687a      	ldr	r2, [r7, #4]
 8000ea8:	601a      	str	r2, [r3, #0]
 8000eaa:	e00d      	b.n	8000ec8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000eac:	230f      	movs	r3, #15
 8000eae:	18fb      	adds	r3, r7, r3
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	701a      	strb	r2, [r3, #0]
 8000eb4:	e008      	b.n	8000ec8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000eb6:	230f      	movs	r3, #15
 8000eb8:	18fb      	adds	r3, r7, r3
 8000eba:	2201      	movs	r2, #1
 8000ebc:	701a      	strb	r2, [r3, #0]
 8000ebe:	e003      	b.n	8000ec8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ec0:	230f      	movs	r3, #15
 8000ec2:	18fb      	adds	r3, r7, r3
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000ec8:	230f      	movs	r3, #15
 8000eca:	18fb      	adds	r3, r7, r3
 8000ecc:	781b      	ldrb	r3, [r3, #0]
}
 8000ece:	0018      	movs	r0, r3
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	b005      	add	sp, #20
 8000ed4:	bd90      	pop	{r4, r7, pc}
 8000ed6:	46c0      	nop			@ (mov r8, r8)
 8000ed8:	20000028 	.word	0x20000028
 8000edc:	20000008 	.word	0x20000008
 8000ee0:	20000024 	.word	0x20000024

08000ee4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ee8:	4b05      	ldr	r3, [pc, #20]	@ (8000f00 <HAL_IncTick+0x1c>)
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	001a      	movs	r2, r3
 8000eee:	4b05      	ldr	r3, [pc, #20]	@ (8000f04 <HAL_IncTick+0x20>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	18d2      	adds	r2, r2, r3
 8000ef4:	4b03      	ldr	r3, [pc, #12]	@ (8000f04 <HAL_IncTick+0x20>)
 8000ef6:	601a      	str	r2, [r3, #0]
}
 8000ef8:	46c0      	nop			@ (mov r8, r8)
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	46c0      	nop			@ (mov r8, r8)
 8000f00:	20000028 	.word	0x20000028
 8000f04:	20000158 	.word	0x20000158

08000f08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f0c:	4b02      	ldr	r3, [pc, #8]	@ (8000f18 <HAL_GetTick+0x10>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
}
 8000f10:	0018      	movs	r0, r3
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	46c0      	nop			@ (mov r8, r8)
 8000f18:	20000158 	.word	0x20000158

08000f1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	0002      	movs	r2, r0
 8000f24:	1dfb      	adds	r3, r7, #7
 8000f26:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f28:	1dfb      	adds	r3, r7, #7
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f2e:	d809      	bhi.n	8000f44 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f30:	1dfb      	adds	r3, r7, #7
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	001a      	movs	r2, r3
 8000f36:	231f      	movs	r3, #31
 8000f38:	401a      	ands	r2, r3
 8000f3a:	4b04      	ldr	r3, [pc, #16]	@ (8000f4c <__NVIC_EnableIRQ+0x30>)
 8000f3c:	2101      	movs	r1, #1
 8000f3e:	4091      	lsls	r1, r2
 8000f40:	000a      	movs	r2, r1
 8000f42:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000f44:	46c0      	nop			@ (mov r8, r8)
 8000f46:	46bd      	mov	sp, r7
 8000f48:	b002      	add	sp, #8
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	e000e100 	.word	0xe000e100

08000f50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f50:	b590      	push	{r4, r7, lr}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	0002      	movs	r2, r0
 8000f58:	6039      	str	r1, [r7, #0]
 8000f5a:	1dfb      	adds	r3, r7, #7
 8000f5c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f5e:	1dfb      	adds	r3, r7, #7
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f64:	d828      	bhi.n	8000fb8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f66:	4a2f      	ldr	r2, [pc, #188]	@ (8001024 <__NVIC_SetPriority+0xd4>)
 8000f68:	1dfb      	adds	r3, r7, #7
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	b25b      	sxtb	r3, r3
 8000f6e:	089b      	lsrs	r3, r3, #2
 8000f70:	33c0      	adds	r3, #192	@ 0xc0
 8000f72:	009b      	lsls	r3, r3, #2
 8000f74:	589b      	ldr	r3, [r3, r2]
 8000f76:	1dfa      	adds	r2, r7, #7
 8000f78:	7812      	ldrb	r2, [r2, #0]
 8000f7a:	0011      	movs	r1, r2
 8000f7c:	2203      	movs	r2, #3
 8000f7e:	400a      	ands	r2, r1
 8000f80:	00d2      	lsls	r2, r2, #3
 8000f82:	21ff      	movs	r1, #255	@ 0xff
 8000f84:	4091      	lsls	r1, r2
 8000f86:	000a      	movs	r2, r1
 8000f88:	43d2      	mvns	r2, r2
 8000f8a:	401a      	ands	r2, r3
 8000f8c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	019b      	lsls	r3, r3, #6
 8000f92:	22ff      	movs	r2, #255	@ 0xff
 8000f94:	401a      	ands	r2, r3
 8000f96:	1dfb      	adds	r3, r7, #7
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	0018      	movs	r0, r3
 8000f9c:	2303      	movs	r3, #3
 8000f9e:	4003      	ands	r3, r0
 8000fa0:	00db      	lsls	r3, r3, #3
 8000fa2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fa4:	481f      	ldr	r0, [pc, #124]	@ (8001024 <__NVIC_SetPriority+0xd4>)
 8000fa6:	1dfb      	adds	r3, r7, #7
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	b25b      	sxtb	r3, r3
 8000fac:	089b      	lsrs	r3, r3, #2
 8000fae:	430a      	orrs	r2, r1
 8000fb0:	33c0      	adds	r3, #192	@ 0xc0
 8000fb2:	009b      	lsls	r3, r3, #2
 8000fb4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000fb6:	e031      	b.n	800101c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fb8:	4a1b      	ldr	r2, [pc, #108]	@ (8001028 <__NVIC_SetPriority+0xd8>)
 8000fba:	1dfb      	adds	r3, r7, #7
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	0019      	movs	r1, r3
 8000fc0:	230f      	movs	r3, #15
 8000fc2:	400b      	ands	r3, r1
 8000fc4:	3b08      	subs	r3, #8
 8000fc6:	089b      	lsrs	r3, r3, #2
 8000fc8:	3306      	adds	r3, #6
 8000fca:	009b      	lsls	r3, r3, #2
 8000fcc:	18d3      	adds	r3, r2, r3
 8000fce:	3304      	adds	r3, #4
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	1dfa      	adds	r2, r7, #7
 8000fd4:	7812      	ldrb	r2, [r2, #0]
 8000fd6:	0011      	movs	r1, r2
 8000fd8:	2203      	movs	r2, #3
 8000fda:	400a      	ands	r2, r1
 8000fdc:	00d2      	lsls	r2, r2, #3
 8000fde:	21ff      	movs	r1, #255	@ 0xff
 8000fe0:	4091      	lsls	r1, r2
 8000fe2:	000a      	movs	r2, r1
 8000fe4:	43d2      	mvns	r2, r2
 8000fe6:	401a      	ands	r2, r3
 8000fe8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	019b      	lsls	r3, r3, #6
 8000fee:	22ff      	movs	r2, #255	@ 0xff
 8000ff0:	401a      	ands	r2, r3
 8000ff2:	1dfb      	adds	r3, r7, #7
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	0018      	movs	r0, r3
 8000ff8:	2303      	movs	r3, #3
 8000ffa:	4003      	ands	r3, r0
 8000ffc:	00db      	lsls	r3, r3, #3
 8000ffe:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001000:	4809      	ldr	r0, [pc, #36]	@ (8001028 <__NVIC_SetPriority+0xd8>)
 8001002:	1dfb      	adds	r3, r7, #7
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	001c      	movs	r4, r3
 8001008:	230f      	movs	r3, #15
 800100a:	4023      	ands	r3, r4
 800100c:	3b08      	subs	r3, #8
 800100e:	089b      	lsrs	r3, r3, #2
 8001010:	430a      	orrs	r2, r1
 8001012:	3306      	adds	r3, #6
 8001014:	009b      	lsls	r3, r3, #2
 8001016:	18c3      	adds	r3, r0, r3
 8001018:	3304      	adds	r3, #4
 800101a:	601a      	str	r2, [r3, #0]
}
 800101c:	46c0      	nop			@ (mov r8, r8)
 800101e:	46bd      	mov	sp, r7
 8001020:	b003      	add	sp, #12
 8001022:	bd90      	pop	{r4, r7, pc}
 8001024:	e000e100 	.word	0xe000e100
 8001028:	e000ed00 	.word	0xe000ed00

0800102c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	1e5a      	subs	r2, r3, #1
 8001038:	2380      	movs	r3, #128	@ 0x80
 800103a:	045b      	lsls	r3, r3, #17
 800103c:	429a      	cmp	r2, r3
 800103e:	d301      	bcc.n	8001044 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001040:	2301      	movs	r3, #1
 8001042:	e010      	b.n	8001066 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001044:	4b0a      	ldr	r3, [pc, #40]	@ (8001070 <SysTick_Config+0x44>)
 8001046:	687a      	ldr	r2, [r7, #4]
 8001048:	3a01      	subs	r2, #1
 800104a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800104c:	2301      	movs	r3, #1
 800104e:	425b      	negs	r3, r3
 8001050:	2103      	movs	r1, #3
 8001052:	0018      	movs	r0, r3
 8001054:	f7ff ff7c 	bl	8000f50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001058:	4b05      	ldr	r3, [pc, #20]	@ (8001070 <SysTick_Config+0x44>)
 800105a:	2200      	movs	r2, #0
 800105c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800105e:	4b04      	ldr	r3, [pc, #16]	@ (8001070 <SysTick_Config+0x44>)
 8001060:	2207      	movs	r2, #7
 8001062:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001064:	2300      	movs	r3, #0
}
 8001066:	0018      	movs	r0, r3
 8001068:	46bd      	mov	sp, r7
 800106a:	b002      	add	sp, #8
 800106c:	bd80      	pop	{r7, pc}
 800106e:	46c0      	nop			@ (mov r8, r8)
 8001070:	e000e010 	.word	0xe000e010

08001074 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0
 800107a:	60b9      	str	r1, [r7, #8]
 800107c:	607a      	str	r2, [r7, #4]
 800107e:	210f      	movs	r1, #15
 8001080:	187b      	adds	r3, r7, r1
 8001082:	1c02      	adds	r2, r0, #0
 8001084:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001086:	68ba      	ldr	r2, [r7, #8]
 8001088:	187b      	adds	r3, r7, r1
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	b25b      	sxtb	r3, r3
 800108e:	0011      	movs	r1, r2
 8001090:	0018      	movs	r0, r3
 8001092:	f7ff ff5d 	bl	8000f50 <__NVIC_SetPriority>
}
 8001096:	46c0      	nop			@ (mov r8, r8)
 8001098:	46bd      	mov	sp, r7
 800109a:	b004      	add	sp, #16
 800109c:	bd80      	pop	{r7, pc}

0800109e <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800109e:	b580      	push	{r7, lr}
 80010a0:	b082      	sub	sp, #8
 80010a2:	af00      	add	r7, sp, #0
 80010a4:	0002      	movs	r2, r0
 80010a6:	1dfb      	adds	r3, r7, #7
 80010a8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010aa:	1dfb      	adds	r3, r7, #7
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	b25b      	sxtb	r3, r3
 80010b0:	0018      	movs	r0, r3
 80010b2:	f7ff ff33 	bl	8000f1c <__NVIC_EnableIRQ>
}
 80010b6:	46c0      	nop			@ (mov r8, r8)
 80010b8:	46bd      	mov	sp, r7
 80010ba:	b002      	add	sp, #8
 80010bc:	bd80      	pop	{r7, pc}

080010be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010be:	b580      	push	{r7, lr}
 80010c0:	b082      	sub	sp, #8
 80010c2:	af00      	add	r7, sp, #0
 80010c4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	0018      	movs	r0, r3
 80010ca:	f7ff ffaf 	bl	800102c <SysTick_Config>
 80010ce:	0003      	movs	r3, r0
}
 80010d0:	0018      	movs	r0, r3
 80010d2:	46bd      	mov	sp, r7
 80010d4:	b002      	add	sp, #8
 80010d6:	bd80      	pop	{r7, pc}

080010d8 <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b086      	sub	sp, #24
 80010dc:	af00      	add	r7, sp, #0
 80010de:	60f8      	str	r0, [r7, #12]
 80010e0:	607a      	str	r2, [r7, #4]
 80010e2:	200b      	movs	r0, #11
 80010e4:	183b      	adds	r3, r7, r0
 80010e6:	1c0a      	adds	r2, r1, #0
 80010e8:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80010ea:	2317      	movs	r3, #23
 80010ec:	18fb      	adds	r3, r7, r3
 80010ee:	2200      	movs	r2, #0
 80010f0:	701a      	strb	r2, [r3, #0]

  switch (CallbackID)
 80010f2:	183b      	adds	r3, r7, r0
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	2b02      	cmp	r3, #2
 80010f8:	d010      	beq.n	800111c <HAL_EXTI_RegisterCallback+0x44>
 80010fa:	dc13      	bgt.n	8001124 <HAL_EXTI_RegisterCallback+0x4c>
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d002      	beq.n	8001106 <HAL_EXTI_RegisterCallback+0x2e>
 8001100:	2b01      	cmp	r3, #1
 8001102:	d007      	beq.n	8001114 <HAL_EXTI_RegisterCallback+0x3c>
 8001104:	e00e      	b.n	8001124 <HAL_EXTI_RegisterCallback+0x4c>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	687a      	ldr	r2, [r7, #4]
 800110a:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	687a      	ldr	r2, [r7, #4]
 8001110:	609a      	str	r2, [r3, #8]
      break;
 8001112:	e00c      	b.n	800112e <HAL_EXTI_RegisterCallback+0x56>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	687a      	ldr	r2, [r7, #4]
 8001118:	605a      	str	r2, [r3, #4]
      break;
 800111a:	e008      	b.n	800112e <HAL_EXTI_RegisterCallback+0x56>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	687a      	ldr	r2, [r7, #4]
 8001120:	609a      	str	r2, [r3, #8]
      break;
 8001122:	e004      	b.n	800112e <HAL_EXTI_RegisterCallback+0x56>

    default:
      status = HAL_ERROR;
 8001124:	2317      	movs	r3, #23
 8001126:	18fb      	adds	r3, r7, r3
 8001128:	2201      	movs	r2, #1
 800112a:	701a      	strb	r2, [r3, #0]
      break;
 800112c:	46c0      	nop			@ (mov r8, r8)
  }

  return status;
 800112e:	2317      	movs	r3, #23
 8001130:	18fb      	adds	r3, r7, r3
 8001132:	781b      	ldrb	r3, [r3, #0]
}
 8001134:	0018      	movs	r0, r3
 8001136:	46bd      	mov	sp, r7
 8001138:	b006      	add	sp, #24
 800113a:	bd80      	pop	{r7, pc}

0800113c <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
 8001144:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d101      	bne.n	8001150 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 800114c:	2301      	movs	r3, #1
 800114e:	e003      	b.n	8001158 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	683a      	ldr	r2, [r7, #0]
 8001154:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8001156:	2300      	movs	r3, #0
  }
}
 8001158:	0018      	movs	r0, r3
 800115a:	46bd      	mov	sp, r7
 800115c:	b002      	add	sp, #8
 800115e:	bd80      	pop	{r7, pc}

08001160 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b086      	sub	sp, #24
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	0c1b      	lsrs	r3, r3, #16
 800116e:	2201      	movs	r2, #1
 8001170:	4013      	ands	r3, r2
 8001172:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	221f      	movs	r2, #31
 800117a:	4013      	ands	r3, r2
 800117c:	2201      	movs	r2, #1
 800117e:	409a      	lsls	r2, r3
 8001180:	0013      	movs	r3, r2
 8001182:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	015b      	lsls	r3, r3, #5
 8001188:	4a18      	ldr	r2, [pc, #96]	@ (80011ec <HAL_EXTI_IRQHandler+0x8c>)
 800118a:	4694      	mov	ip, r2
 800118c:	4463      	add	r3, ip
 800118e:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	681a      	ldr	r2, [r3, #0]
 8001194:	693b      	ldr	r3, [r7, #16]
 8001196:	4013      	ands	r3, r2
 8001198:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 800119a:	68bb      	ldr	r3, [r7, #8]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d009      	beq.n	80011b4 <HAL_EXTI_IRQHandler+0x54>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	693a      	ldr	r2, [r7, #16]
 80011a4:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d002      	beq.n	80011b4 <HAL_EXTI_IRQHandler+0x54>
    {
      hexti->RisingCallback();
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	015b      	lsls	r3, r3, #5
 80011b8:	4a0d      	ldr	r2, [pc, #52]	@ (80011f0 <HAL_EXTI_IRQHandler+0x90>)
 80011ba:	4694      	mov	ip, r2
 80011bc:	4463      	add	r3, ip
 80011be:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	681a      	ldr	r2, [r3, #0]
 80011c4:	693b      	ldr	r3, [r7, #16]
 80011c6:	4013      	ands	r3, r2
 80011c8:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 80011ca:	68bb      	ldr	r3, [r7, #8]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d009      	beq.n	80011e4 <HAL_EXTI_IRQHandler+0x84>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	693a      	ldr	r2, [r7, #16]
 80011d4:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	689b      	ldr	r3, [r3, #8]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d002      	beq.n	80011e4 <HAL_EXTI_IRQHandler+0x84>
    {
      hexti->FallingCallback();
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	689b      	ldr	r3, [r3, #8]
 80011e2:	4798      	blx	r3
    }
  }
}
 80011e4:	46c0      	nop			@ (mov r8, r8)
 80011e6:	46bd      	mov	sp, r7
 80011e8:	b006      	add	sp, #24
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	4002180c 	.word	0x4002180c
 80011f0:	40021810 	.word	0x40021810

080011f4 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b086      	sub	sp, #24
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80011fe:	2300      	movs	r3, #0
 8001200:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001202:	e153      	b.n	80014ac <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	2101      	movs	r1, #1
 800120a:	693a      	ldr	r2, [r7, #16]
 800120c:	4091      	lsls	r1, r2
 800120e:	000a      	movs	r2, r1
 8001210:	4013      	ands	r3, r2
 8001212:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d100      	bne.n	800121c <HAL_GPIO_Init+0x28>
 800121a:	e144      	b.n	80014a6 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	2b02      	cmp	r3, #2
 8001222:	d003      	beq.n	800122c <HAL_GPIO_Init+0x38>
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	2b12      	cmp	r3, #18
 800122a:	d125      	bne.n	8001278 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 800122c:	693b      	ldr	r3, [r7, #16]
 800122e:	08da      	lsrs	r2, r3, #3
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	3208      	adds	r2, #8
 8001234:	0092      	lsls	r2, r2, #2
 8001236:	58d3      	ldr	r3, [r2, r3]
 8001238:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	2207      	movs	r2, #7
 800123e:	4013      	ands	r3, r2
 8001240:	009b      	lsls	r3, r3, #2
 8001242:	220f      	movs	r2, #15
 8001244:	409a      	lsls	r2, r3
 8001246:	0013      	movs	r3, r2
 8001248:	43da      	mvns	r2, r3
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	4013      	ands	r3, r2
 800124e:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	691b      	ldr	r3, [r3, #16]
 8001254:	220f      	movs	r2, #15
 8001256:	401a      	ands	r2, r3
 8001258:	693b      	ldr	r3, [r7, #16]
 800125a:	2107      	movs	r1, #7
 800125c:	400b      	ands	r3, r1
 800125e:	009b      	lsls	r3, r3, #2
 8001260:	409a      	lsls	r2, r3
 8001262:	0013      	movs	r3, r2
 8001264:	697a      	ldr	r2, [r7, #20]
 8001266:	4313      	orrs	r3, r2
 8001268:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800126a:	693b      	ldr	r3, [r7, #16]
 800126c:	08da      	lsrs	r2, r3, #3
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	3208      	adds	r2, #8
 8001272:	0092      	lsls	r2, r2, #2
 8001274:	6979      	ldr	r1, [r7, #20]
 8001276:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800127e:	693b      	ldr	r3, [r7, #16]
 8001280:	005b      	lsls	r3, r3, #1
 8001282:	2203      	movs	r2, #3
 8001284:	409a      	lsls	r2, r3
 8001286:	0013      	movs	r3, r2
 8001288:	43da      	mvns	r2, r3
 800128a:	697b      	ldr	r3, [r7, #20]
 800128c:	4013      	ands	r3, r2
 800128e:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	2203      	movs	r2, #3
 8001296:	401a      	ands	r2, r3
 8001298:	693b      	ldr	r3, [r7, #16]
 800129a:	005b      	lsls	r3, r3, #1
 800129c:	409a      	lsls	r2, r3
 800129e:	0013      	movs	r3, r2
 80012a0:	697a      	ldr	r2, [r7, #20]
 80012a2:	4313      	orrs	r3, r2
 80012a4:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	697a      	ldr	r2, [r7, #20]
 80012aa:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	2b01      	cmp	r3, #1
 80012b2:	d00b      	beq.n	80012cc <HAL_GPIO_Init+0xd8>
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	2b02      	cmp	r3, #2
 80012ba:	d007      	beq.n	80012cc <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80012c0:	2b11      	cmp	r3, #17
 80012c2:	d003      	beq.n	80012cc <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	2b12      	cmp	r3, #18
 80012ca:	d130      	bne.n	800132e <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	689b      	ldr	r3, [r3, #8]
 80012d0:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80012d2:	693b      	ldr	r3, [r7, #16]
 80012d4:	005b      	lsls	r3, r3, #1
 80012d6:	2203      	movs	r2, #3
 80012d8:	409a      	lsls	r2, r3
 80012da:	0013      	movs	r3, r2
 80012dc:	43da      	mvns	r2, r3
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	4013      	ands	r3, r2
 80012e2:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	68da      	ldr	r2, [r3, #12]
 80012e8:	693b      	ldr	r3, [r7, #16]
 80012ea:	005b      	lsls	r3, r3, #1
 80012ec:	409a      	lsls	r2, r3
 80012ee:	0013      	movs	r3, r2
 80012f0:	697a      	ldr	r2, [r7, #20]
 80012f2:	4313      	orrs	r3, r2
 80012f4:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	697a      	ldr	r2, [r7, #20]
 80012fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001302:	2201      	movs	r2, #1
 8001304:	693b      	ldr	r3, [r7, #16]
 8001306:	409a      	lsls	r2, r3
 8001308:	0013      	movs	r3, r2
 800130a:	43da      	mvns	r2, r3
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	4013      	ands	r3, r2
 8001310:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	091b      	lsrs	r3, r3, #4
 8001318:	2201      	movs	r2, #1
 800131a:	401a      	ands	r2, r3
 800131c:	693b      	ldr	r3, [r7, #16]
 800131e:	409a      	lsls	r2, r3
 8001320:	0013      	movs	r3, r2
 8001322:	697a      	ldr	r2, [r7, #20]
 8001324:	4313      	orrs	r3, r2
 8001326:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	697a      	ldr	r2, [r7, #20]
 800132c:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	2b03      	cmp	r3, #3
 8001334:	d017      	beq.n	8001366 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	68db      	ldr	r3, [r3, #12]
 800133a:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 800133c:	693b      	ldr	r3, [r7, #16]
 800133e:	005b      	lsls	r3, r3, #1
 8001340:	2203      	movs	r2, #3
 8001342:	409a      	lsls	r2, r3
 8001344:	0013      	movs	r3, r2
 8001346:	43da      	mvns	r2, r3
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	4013      	ands	r3, r2
 800134c:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	689a      	ldr	r2, [r3, #8]
 8001352:	693b      	ldr	r3, [r7, #16]
 8001354:	005b      	lsls	r3, r3, #1
 8001356:	409a      	lsls	r2, r3
 8001358:	0013      	movs	r3, r2
 800135a:	697a      	ldr	r2, [r7, #20]
 800135c:	4313      	orrs	r3, r2
 800135e:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	697a      	ldr	r2, [r7, #20]
 8001364:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	685a      	ldr	r2, [r3, #4]
 800136a:	2380      	movs	r3, #128	@ 0x80
 800136c:	055b      	lsls	r3, r3, #21
 800136e:	4013      	ands	r3, r2
 8001370:	d100      	bne.n	8001374 <HAL_GPIO_Init+0x180>
 8001372:	e098      	b.n	80014a6 <HAL_GPIO_Init+0x2b2>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001374:	4a53      	ldr	r2, [pc, #332]	@ (80014c4 <HAL_GPIO_Init+0x2d0>)
 8001376:	693b      	ldr	r3, [r7, #16]
 8001378:	089b      	lsrs	r3, r3, #2
 800137a:	3318      	adds	r3, #24
 800137c:	009b      	lsls	r3, r3, #2
 800137e:	589b      	ldr	r3, [r3, r2]
 8001380:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001382:	693b      	ldr	r3, [r7, #16]
 8001384:	2203      	movs	r2, #3
 8001386:	4013      	ands	r3, r2
 8001388:	00db      	lsls	r3, r3, #3
 800138a:	220f      	movs	r2, #15
 800138c:	409a      	lsls	r2, r3
 800138e:	0013      	movs	r3, r2
 8001390:	43da      	mvns	r2, r3
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	4013      	ands	r3, r2
 8001396:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001398:	687a      	ldr	r2, [r7, #4]
 800139a:	23a0      	movs	r3, #160	@ 0xa0
 800139c:	05db      	lsls	r3, r3, #23
 800139e:	429a      	cmp	r2, r3
 80013a0:	d019      	beq.n	80013d6 <HAL_GPIO_Init+0x1e2>
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	4a48      	ldr	r2, [pc, #288]	@ (80014c8 <HAL_GPIO_Init+0x2d4>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d013      	beq.n	80013d2 <HAL_GPIO_Init+0x1de>
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	4a47      	ldr	r2, [pc, #284]	@ (80014cc <HAL_GPIO_Init+0x2d8>)
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d00d      	beq.n	80013ce <HAL_GPIO_Init+0x1da>
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	4a46      	ldr	r2, [pc, #280]	@ (80014d0 <HAL_GPIO_Init+0x2dc>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d007      	beq.n	80013ca <HAL_GPIO_Init+0x1d6>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	4a45      	ldr	r2, [pc, #276]	@ (80014d4 <HAL_GPIO_Init+0x2e0>)
 80013be:	4293      	cmp	r3, r2
 80013c0:	d101      	bne.n	80013c6 <HAL_GPIO_Init+0x1d2>
 80013c2:	2305      	movs	r3, #5
 80013c4:	e008      	b.n	80013d8 <HAL_GPIO_Init+0x1e4>
 80013c6:	2306      	movs	r3, #6
 80013c8:	e006      	b.n	80013d8 <HAL_GPIO_Init+0x1e4>
 80013ca:	2303      	movs	r3, #3
 80013cc:	e004      	b.n	80013d8 <HAL_GPIO_Init+0x1e4>
 80013ce:	2302      	movs	r3, #2
 80013d0:	e002      	b.n	80013d8 <HAL_GPIO_Init+0x1e4>
 80013d2:	2301      	movs	r3, #1
 80013d4:	e000      	b.n	80013d8 <HAL_GPIO_Init+0x1e4>
 80013d6:	2300      	movs	r3, #0
 80013d8:	693a      	ldr	r2, [r7, #16]
 80013da:	2103      	movs	r1, #3
 80013dc:	400a      	ands	r2, r1
 80013de:	00d2      	lsls	r2, r2, #3
 80013e0:	4093      	lsls	r3, r2
 80013e2:	697a      	ldr	r2, [r7, #20]
 80013e4:	4313      	orrs	r3, r2
 80013e6:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80013e8:	4936      	ldr	r1, [pc, #216]	@ (80014c4 <HAL_GPIO_Init+0x2d0>)
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	089b      	lsrs	r3, r3, #2
 80013ee:	3318      	adds	r3, #24
 80013f0:	009b      	lsls	r3, r3, #2
 80013f2:	697a      	ldr	r2, [r7, #20]
 80013f4:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 80013f6:	4a33      	ldr	r2, [pc, #204]	@ (80014c4 <HAL_GPIO_Init+0x2d0>)
 80013f8:	2380      	movs	r3, #128	@ 0x80
 80013fa:	58d3      	ldr	r3, [r2, r3]
 80013fc:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	43da      	mvns	r2, r3
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	4013      	ands	r3, r2
 8001406:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	685a      	ldr	r2, [r3, #4]
 800140c:	2380      	movs	r3, #128	@ 0x80
 800140e:	025b      	lsls	r3, r3, #9
 8001410:	4013      	ands	r3, r2
 8001412:	d003      	beq.n	800141c <HAL_GPIO_Init+0x228>
        {
          tmp |= iocurrent;
 8001414:	697a      	ldr	r2, [r7, #20]
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	4313      	orrs	r3, r2
 800141a:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 800141c:	4929      	ldr	r1, [pc, #164]	@ (80014c4 <HAL_GPIO_Init+0x2d0>)
 800141e:	2280      	movs	r2, #128	@ 0x80
 8001420:	697b      	ldr	r3, [r7, #20]
 8001422:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8001424:	4a27      	ldr	r2, [pc, #156]	@ (80014c4 <HAL_GPIO_Init+0x2d0>)
 8001426:	2384      	movs	r3, #132	@ 0x84
 8001428:	58d3      	ldr	r3, [r2, r3]
 800142a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	43da      	mvns	r2, r3
 8001430:	697b      	ldr	r3, [r7, #20]
 8001432:	4013      	ands	r3, r2
 8001434:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	685a      	ldr	r2, [r3, #4]
 800143a:	2380      	movs	r3, #128	@ 0x80
 800143c:	029b      	lsls	r3, r3, #10
 800143e:	4013      	ands	r3, r2
 8001440:	d003      	beq.n	800144a <HAL_GPIO_Init+0x256>
        {
          tmp |= iocurrent;
 8001442:	697a      	ldr	r2, [r7, #20]
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	4313      	orrs	r3, r2
 8001448:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 800144a:	491e      	ldr	r1, [pc, #120]	@ (80014c4 <HAL_GPIO_Init+0x2d0>)
 800144c:	2284      	movs	r2, #132	@ 0x84
 800144e:	697b      	ldr	r3, [r7, #20]
 8001450:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001452:	4b1c      	ldr	r3, [pc, #112]	@ (80014c4 <HAL_GPIO_Init+0x2d0>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	43da      	mvns	r2, r3
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	4013      	ands	r3, r2
 8001460:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	685a      	ldr	r2, [r3, #4]
 8001466:	2380      	movs	r3, #128	@ 0x80
 8001468:	035b      	lsls	r3, r3, #13
 800146a:	4013      	ands	r3, r2
 800146c:	d003      	beq.n	8001476 <HAL_GPIO_Init+0x282>
        {
          tmp |= iocurrent;
 800146e:	697a      	ldr	r2, [r7, #20]
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	4313      	orrs	r3, r2
 8001474:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8001476:	4b13      	ldr	r3, [pc, #76]	@ (80014c4 <HAL_GPIO_Init+0x2d0>)
 8001478:	697a      	ldr	r2, [r7, #20]
 800147a:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 800147c:	4b11      	ldr	r3, [pc, #68]	@ (80014c4 <HAL_GPIO_Init+0x2d0>)
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	43da      	mvns	r2, r3
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	4013      	ands	r3, r2
 800148a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	685a      	ldr	r2, [r3, #4]
 8001490:	2380      	movs	r3, #128	@ 0x80
 8001492:	039b      	lsls	r3, r3, #14
 8001494:	4013      	ands	r3, r2
 8001496:	d003      	beq.n	80014a0 <HAL_GPIO_Init+0x2ac>
        {
          tmp |= iocurrent;
 8001498:	697a      	ldr	r2, [r7, #20]
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	4313      	orrs	r3, r2
 800149e:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80014a0:	4b08      	ldr	r3, [pc, #32]	@ (80014c4 <HAL_GPIO_Init+0x2d0>)
 80014a2:	697a      	ldr	r2, [r7, #20]
 80014a4:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	3301      	adds	r3, #1
 80014aa:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	40da      	lsrs	r2, r3
 80014b4:	1e13      	subs	r3, r2, #0
 80014b6:	d000      	beq.n	80014ba <HAL_GPIO_Init+0x2c6>
 80014b8:	e6a4      	b.n	8001204 <HAL_GPIO_Init+0x10>
  }
}
 80014ba:	46c0      	nop			@ (mov r8, r8)
 80014bc:	46c0      	nop			@ (mov r8, r8)
 80014be:	46bd      	mov	sp, r7
 80014c0:	b006      	add	sp, #24
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	40021800 	.word	0x40021800
 80014c8:	50000400 	.word	0x50000400
 80014cc:	50000800 	.word	0x50000800
 80014d0:	50000c00 	.word	0x50000c00
 80014d4:	50001400 	.word	0x50001400

080014d8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b084      	sub	sp, #16
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
 80014e0:	000a      	movs	r2, r1
 80014e2:	1cbb      	adds	r3, r7, #2
 80014e4:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	691b      	ldr	r3, [r3, #16]
 80014ea:	1cba      	adds	r2, r7, #2
 80014ec:	8812      	ldrh	r2, [r2, #0]
 80014ee:	4013      	ands	r3, r2
 80014f0:	d004      	beq.n	80014fc <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80014f2:	230f      	movs	r3, #15
 80014f4:	18fb      	adds	r3, r7, r3
 80014f6:	2201      	movs	r2, #1
 80014f8:	701a      	strb	r2, [r3, #0]
 80014fa:	e003      	b.n	8001504 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80014fc:	230f      	movs	r3, #15
 80014fe:	18fb      	adds	r3, r7, r3
 8001500:	2200      	movs	r2, #0
 8001502:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001504:	230f      	movs	r3, #15
 8001506:	18fb      	adds	r3, r7, r3
 8001508:	781b      	ldrb	r3, [r3, #0]
}
 800150a:	0018      	movs	r0, r3
 800150c:	46bd      	mov	sp, r7
 800150e:	b004      	add	sp, #16
 8001510:	bd80      	pop	{r7, pc}

08001512 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001512:	b580      	push	{r7, lr}
 8001514:	b082      	sub	sp, #8
 8001516:	af00      	add	r7, sp, #0
 8001518:	6078      	str	r0, [r7, #4]
 800151a:	0008      	movs	r0, r1
 800151c:	0011      	movs	r1, r2
 800151e:	1cbb      	adds	r3, r7, #2
 8001520:	1c02      	adds	r2, r0, #0
 8001522:	801a      	strh	r2, [r3, #0]
 8001524:	1c7b      	adds	r3, r7, #1
 8001526:	1c0a      	adds	r2, r1, #0
 8001528:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800152a:	1c7b      	adds	r3, r7, #1
 800152c:	781b      	ldrb	r3, [r3, #0]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d004      	beq.n	800153c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001532:	1cbb      	adds	r3, r7, #2
 8001534:	881a      	ldrh	r2, [r3, #0]
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800153a:	e003      	b.n	8001544 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800153c:	1cbb      	adds	r3, r7, #2
 800153e:	881a      	ldrh	r2, [r3, #0]
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001544:	46c0      	nop			@ (mov r8, r8)
 8001546:	46bd      	mov	sp, r7
 8001548:	b002      	add	sp, #8
 800154a:	bd80      	pop	{r7, pc}

0800154c <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b086      	sub	sp, #24
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d101      	bne.n	800155e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800155a:	2301      	movs	r3, #1
 800155c:	e1d0      	b.n	8001900 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	2201      	movs	r2, #1
 8001564:	4013      	ands	r3, r2
 8001566:	d100      	bne.n	800156a <HAL_RCC_OscConfig+0x1e>
 8001568:	e069      	b.n	800163e <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800156a:	4bc8      	ldr	r3, [pc, #800]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 800156c:	689b      	ldr	r3, [r3, #8]
 800156e:	2238      	movs	r2, #56	@ 0x38
 8001570:	4013      	ands	r3, r2
 8001572:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8001574:	697b      	ldr	r3, [r7, #20]
 8001576:	2b08      	cmp	r3, #8
 8001578:	d105      	bne.n	8001586 <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d15d      	bne.n	800163e <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 8001582:	2301      	movs	r3, #1
 8001584:	e1bc      	b.n	8001900 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	685a      	ldr	r2, [r3, #4]
 800158a:	2380      	movs	r3, #128	@ 0x80
 800158c:	025b      	lsls	r3, r3, #9
 800158e:	429a      	cmp	r2, r3
 8001590:	d107      	bne.n	80015a2 <HAL_RCC_OscConfig+0x56>
 8001592:	4bbe      	ldr	r3, [pc, #760]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	4bbd      	ldr	r3, [pc, #756]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 8001598:	2180      	movs	r1, #128	@ 0x80
 800159a:	0249      	lsls	r1, r1, #9
 800159c:	430a      	orrs	r2, r1
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	e020      	b.n	80015e4 <HAL_RCC_OscConfig+0x98>
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	685a      	ldr	r2, [r3, #4]
 80015a6:	23a0      	movs	r3, #160	@ 0xa0
 80015a8:	02db      	lsls	r3, r3, #11
 80015aa:	429a      	cmp	r2, r3
 80015ac:	d10e      	bne.n	80015cc <HAL_RCC_OscConfig+0x80>
 80015ae:	4bb7      	ldr	r3, [pc, #732]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 80015b0:	681a      	ldr	r2, [r3, #0]
 80015b2:	4bb6      	ldr	r3, [pc, #728]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 80015b4:	2180      	movs	r1, #128	@ 0x80
 80015b6:	02c9      	lsls	r1, r1, #11
 80015b8:	430a      	orrs	r2, r1
 80015ba:	601a      	str	r2, [r3, #0]
 80015bc:	4bb3      	ldr	r3, [pc, #716]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 80015be:	681a      	ldr	r2, [r3, #0]
 80015c0:	4bb2      	ldr	r3, [pc, #712]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 80015c2:	2180      	movs	r1, #128	@ 0x80
 80015c4:	0249      	lsls	r1, r1, #9
 80015c6:	430a      	orrs	r2, r1
 80015c8:	601a      	str	r2, [r3, #0]
 80015ca:	e00b      	b.n	80015e4 <HAL_RCC_OscConfig+0x98>
 80015cc:	4baf      	ldr	r3, [pc, #700]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	4bae      	ldr	r3, [pc, #696]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 80015d2:	49af      	ldr	r1, [pc, #700]	@ (8001890 <HAL_RCC_OscConfig+0x344>)
 80015d4:	400a      	ands	r2, r1
 80015d6:	601a      	str	r2, [r3, #0]
 80015d8:	4bac      	ldr	r3, [pc, #688]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 80015da:	681a      	ldr	r2, [r3, #0]
 80015dc:	4bab      	ldr	r3, [pc, #684]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 80015de:	49ad      	ldr	r1, [pc, #692]	@ (8001894 <HAL_RCC_OscConfig+0x348>)
 80015e0:	400a      	ands	r2, r1
 80015e2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d014      	beq.n	8001616 <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015ec:	f7ff fc8c 	bl	8000f08 <HAL_GetTick>
 80015f0:	0003      	movs	r3, r0
 80015f2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015f4:	e008      	b.n	8001608 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80015f6:	f7ff fc87 	bl	8000f08 <HAL_GetTick>
 80015fa:	0002      	movs	r2, r0
 80015fc:	693b      	ldr	r3, [r7, #16]
 80015fe:	1ad3      	subs	r3, r2, r3
 8001600:	2b64      	cmp	r3, #100	@ 0x64
 8001602:	d901      	bls.n	8001608 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8001604:	2303      	movs	r3, #3
 8001606:	e17b      	b.n	8001900 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001608:	4ba0      	ldr	r3, [pc, #640]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	2380      	movs	r3, #128	@ 0x80
 800160e:	029b      	lsls	r3, r3, #10
 8001610:	4013      	ands	r3, r2
 8001612:	d0f0      	beq.n	80015f6 <HAL_RCC_OscConfig+0xaa>
 8001614:	e013      	b.n	800163e <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001616:	f7ff fc77 	bl	8000f08 <HAL_GetTick>
 800161a:	0003      	movs	r3, r0
 800161c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800161e:	e008      	b.n	8001632 <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001620:	f7ff fc72 	bl	8000f08 <HAL_GetTick>
 8001624:	0002      	movs	r2, r0
 8001626:	693b      	ldr	r3, [r7, #16]
 8001628:	1ad3      	subs	r3, r2, r3
 800162a:	2b64      	cmp	r3, #100	@ 0x64
 800162c:	d901      	bls.n	8001632 <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 800162e:	2303      	movs	r3, #3
 8001630:	e166      	b.n	8001900 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001632:	4b96      	ldr	r3, [pc, #600]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 8001634:	681a      	ldr	r2, [r3, #0]
 8001636:	2380      	movs	r3, #128	@ 0x80
 8001638:	029b      	lsls	r3, r3, #10
 800163a:	4013      	ands	r3, r2
 800163c:	d1f0      	bne.n	8001620 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	2202      	movs	r2, #2
 8001644:	4013      	ands	r3, r2
 8001646:	d100      	bne.n	800164a <HAL_RCC_OscConfig+0xfe>
 8001648:	e086      	b.n	8001758 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800164a:	4b90      	ldr	r3, [pc, #576]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 800164c:	689b      	ldr	r3, [r3, #8]
 800164e:	2238      	movs	r2, #56	@ 0x38
 8001650:	4013      	ands	r3, r2
 8001652:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d12f      	bne.n	80016ba <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	68db      	ldr	r3, [r3, #12]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d101      	bne.n	8001666 <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 8001662:	2301      	movs	r3, #1
 8001664:	e14c      	b.n	8001900 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001666:	4b89      	ldr	r3, [pc, #548]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	4a8b      	ldr	r2, [pc, #556]	@ (8001898 <HAL_RCC_OscConfig+0x34c>)
 800166c:	4013      	ands	r3, r2
 800166e:	0019      	movs	r1, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	695b      	ldr	r3, [r3, #20]
 8001674:	021a      	lsls	r2, r3, #8
 8001676:	4b85      	ldr	r3, [pc, #532]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 8001678:	430a      	orrs	r2, r1
 800167a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d112      	bne.n	80016a8 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001682:	4b82      	ldr	r3, [pc, #520]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a85      	ldr	r2, [pc, #532]	@ (800189c <HAL_RCC_OscConfig+0x350>)
 8001688:	4013      	ands	r3, r2
 800168a:	0019      	movs	r1, r3
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	691a      	ldr	r2, [r3, #16]
 8001690:	4b7e      	ldr	r3, [pc, #504]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 8001692:	430a      	orrs	r2, r1
 8001694:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001696:	4b7d      	ldr	r3, [pc, #500]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	0adb      	lsrs	r3, r3, #11
 800169c:	2207      	movs	r2, #7
 800169e:	4013      	ands	r3, r2
 80016a0:	4a7f      	ldr	r2, [pc, #508]	@ (80018a0 <HAL_RCC_OscConfig+0x354>)
 80016a2:	40da      	lsrs	r2, r3
 80016a4:	4b7f      	ldr	r3, [pc, #508]	@ (80018a4 <HAL_RCC_OscConfig+0x358>)
 80016a6:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80016a8:	4b7f      	ldr	r3, [pc, #508]	@ (80018a8 <HAL_RCC_OscConfig+0x35c>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	0018      	movs	r0, r3
 80016ae:	f7ff fbcf 	bl	8000e50 <HAL_InitTick>
 80016b2:	1e03      	subs	r3, r0, #0
 80016b4:	d050      	beq.n	8001758 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 80016b6:	2301      	movs	r3, #1
 80016b8:	e122      	b.n	8001900 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	68db      	ldr	r3, [r3, #12]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d030      	beq.n	8001724 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80016c2:	4b72      	ldr	r3, [pc, #456]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a75      	ldr	r2, [pc, #468]	@ (800189c <HAL_RCC_OscConfig+0x350>)
 80016c8:	4013      	ands	r3, r2
 80016ca:	0019      	movs	r1, r3
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	691a      	ldr	r2, [r3, #16]
 80016d0:	4b6e      	ldr	r3, [pc, #440]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 80016d2:	430a      	orrs	r2, r1
 80016d4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 80016d6:	4b6d      	ldr	r3, [pc, #436]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	4b6c      	ldr	r3, [pc, #432]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 80016dc:	2180      	movs	r1, #128	@ 0x80
 80016de:	0049      	lsls	r1, r1, #1
 80016e0:	430a      	orrs	r2, r1
 80016e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016e4:	f7ff fc10 	bl	8000f08 <HAL_GetTick>
 80016e8:	0003      	movs	r3, r0
 80016ea:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016ec:	e008      	b.n	8001700 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80016ee:	f7ff fc0b 	bl	8000f08 <HAL_GetTick>
 80016f2:	0002      	movs	r2, r0
 80016f4:	693b      	ldr	r3, [r7, #16]
 80016f6:	1ad3      	subs	r3, r2, r3
 80016f8:	2b02      	cmp	r3, #2
 80016fa:	d901      	bls.n	8001700 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80016fc:	2303      	movs	r3, #3
 80016fe:	e0ff      	b.n	8001900 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001700:	4b62      	ldr	r3, [pc, #392]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 8001702:	681a      	ldr	r2, [r3, #0]
 8001704:	2380      	movs	r3, #128	@ 0x80
 8001706:	00db      	lsls	r3, r3, #3
 8001708:	4013      	ands	r3, r2
 800170a:	d0f0      	beq.n	80016ee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800170c:	4b5f      	ldr	r3, [pc, #380]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	4a61      	ldr	r2, [pc, #388]	@ (8001898 <HAL_RCC_OscConfig+0x34c>)
 8001712:	4013      	ands	r3, r2
 8001714:	0019      	movs	r1, r3
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	695b      	ldr	r3, [r3, #20]
 800171a:	021a      	lsls	r2, r3, #8
 800171c:	4b5b      	ldr	r3, [pc, #364]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 800171e:	430a      	orrs	r2, r1
 8001720:	605a      	str	r2, [r3, #4]
 8001722:	e019      	b.n	8001758 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8001724:	4b59      	ldr	r3, [pc, #356]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	4b58      	ldr	r3, [pc, #352]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 800172a:	4960      	ldr	r1, [pc, #384]	@ (80018ac <HAL_RCC_OscConfig+0x360>)
 800172c:	400a      	ands	r2, r1
 800172e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001730:	f7ff fbea 	bl	8000f08 <HAL_GetTick>
 8001734:	0003      	movs	r3, r0
 8001736:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001738:	e008      	b.n	800174c <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800173a:	f7ff fbe5 	bl	8000f08 <HAL_GetTick>
 800173e:	0002      	movs	r2, r0
 8001740:	693b      	ldr	r3, [r7, #16]
 8001742:	1ad3      	subs	r3, r2, r3
 8001744:	2b02      	cmp	r3, #2
 8001746:	d901      	bls.n	800174c <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8001748:	2303      	movs	r3, #3
 800174a:	e0d9      	b.n	8001900 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800174c:	4b4f      	ldr	r3, [pc, #316]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 800174e:	681a      	ldr	r2, [r3, #0]
 8001750:	2380      	movs	r3, #128	@ 0x80
 8001752:	00db      	lsls	r3, r3, #3
 8001754:	4013      	ands	r3, r2
 8001756:	d1f0      	bne.n	800173a <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	2208      	movs	r2, #8
 800175e:	4013      	ands	r3, r2
 8001760:	d042      	beq.n	80017e8 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001762:	4b4a      	ldr	r3, [pc, #296]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 8001764:	689b      	ldr	r3, [r3, #8]
 8001766:	2238      	movs	r2, #56	@ 0x38
 8001768:	4013      	ands	r3, r2
 800176a:	2b18      	cmp	r3, #24
 800176c:	d105      	bne.n	800177a <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	699b      	ldr	r3, [r3, #24]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d138      	bne.n	80017e8 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001776:	2301      	movs	r3, #1
 8001778:	e0c2      	b.n	8001900 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	699b      	ldr	r3, [r3, #24]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d019      	beq.n	80017b6 <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001782:	4b42      	ldr	r3, [pc, #264]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 8001784:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001786:	4b41      	ldr	r3, [pc, #260]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 8001788:	2101      	movs	r1, #1
 800178a:	430a      	orrs	r2, r1
 800178c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800178e:	f7ff fbbb 	bl	8000f08 <HAL_GetTick>
 8001792:	0003      	movs	r3, r0
 8001794:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001796:	e008      	b.n	80017aa <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001798:	f7ff fbb6 	bl	8000f08 <HAL_GetTick>
 800179c:	0002      	movs	r2, r0
 800179e:	693b      	ldr	r3, [r7, #16]
 80017a0:	1ad3      	subs	r3, r2, r3
 80017a2:	2b02      	cmp	r3, #2
 80017a4:	d901      	bls.n	80017aa <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 80017a6:	2303      	movs	r3, #3
 80017a8:	e0aa      	b.n	8001900 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80017aa:	4b38      	ldr	r3, [pc, #224]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 80017ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017ae:	2202      	movs	r2, #2
 80017b0:	4013      	ands	r3, r2
 80017b2:	d0f1      	beq.n	8001798 <HAL_RCC_OscConfig+0x24c>
 80017b4:	e018      	b.n	80017e8 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80017b6:	4b35      	ldr	r3, [pc, #212]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 80017b8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80017ba:	4b34      	ldr	r3, [pc, #208]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 80017bc:	2101      	movs	r1, #1
 80017be:	438a      	bics	r2, r1
 80017c0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017c2:	f7ff fba1 	bl	8000f08 <HAL_GetTick>
 80017c6:	0003      	movs	r3, r0
 80017c8:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 80017ca:	e008      	b.n	80017de <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80017cc:	f7ff fb9c 	bl	8000f08 <HAL_GetTick>
 80017d0:	0002      	movs	r2, r0
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	2b02      	cmp	r3, #2
 80017d8:	d901      	bls.n	80017de <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 80017da:	2303      	movs	r3, #3
 80017dc:	e090      	b.n	8001900 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 80017de:	4b2b      	ldr	r3, [pc, #172]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 80017e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017e2:	2202      	movs	r2, #2
 80017e4:	4013      	ands	r3, r2
 80017e6:	d1f1      	bne.n	80017cc <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	2204      	movs	r2, #4
 80017ee:	4013      	ands	r3, r2
 80017f0:	d100      	bne.n	80017f4 <HAL_RCC_OscConfig+0x2a8>
 80017f2:	e084      	b.n	80018fe <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017f4:	230f      	movs	r3, #15
 80017f6:	18fb      	adds	r3, r7, r3
 80017f8:	2200      	movs	r2, #0
 80017fa:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80017fc:	4b23      	ldr	r3, [pc, #140]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 80017fe:	689b      	ldr	r3, [r3, #8]
 8001800:	2238      	movs	r2, #56	@ 0x38
 8001802:	4013      	ands	r3, r2
 8001804:	2b20      	cmp	r3, #32
 8001806:	d106      	bne.n	8001816 <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	689b      	ldr	r3, [r3, #8]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d000      	beq.n	8001812 <HAL_RCC_OscConfig+0x2c6>
 8001810:	e075      	b.n	80018fe <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 8001812:	2301      	movs	r3, #1
 8001814:	e074      	b.n	8001900 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	689b      	ldr	r3, [r3, #8]
 800181a:	2b01      	cmp	r3, #1
 800181c:	d106      	bne.n	800182c <HAL_RCC_OscConfig+0x2e0>
 800181e:	4b1b      	ldr	r3, [pc, #108]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 8001820:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001822:	4b1a      	ldr	r3, [pc, #104]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 8001824:	2101      	movs	r1, #1
 8001826:	430a      	orrs	r2, r1
 8001828:	65da      	str	r2, [r3, #92]	@ 0x5c
 800182a:	e01c      	b.n	8001866 <HAL_RCC_OscConfig+0x31a>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	689b      	ldr	r3, [r3, #8]
 8001830:	2b05      	cmp	r3, #5
 8001832:	d10c      	bne.n	800184e <HAL_RCC_OscConfig+0x302>
 8001834:	4b15      	ldr	r3, [pc, #84]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 8001836:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001838:	4b14      	ldr	r3, [pc, #80]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 800183a:	2104      	movs	r1, #4
 800183c:	430a      	orrs	r2, r1
 800183e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001840:	4b12      	ldr	r3, [pc, #72]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 8001842:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001844:	4b11      	ldr	r3, [pc, #68]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 8001846:	2101      	movs	r1, #1
 8001848:	430a      	orrs	r2, r1
 800184a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800184c:	e00b      	b.n	8001866 <HAL_RCC_OscConfig+0x31a>
 800184e:	4b0f      	ldr	r3, [pc, #60]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 8001850:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001852:	4b0e      	ldr	r3, [pc, #56]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 8001854:	2101      	movs	r1, #1
 8001856:	438a      	bics	r2, r1
 8001858:	65da      	str	r2, [r3, #92]	@ 0x5c
 800185a:	4b0c      	ldr	r3, [pc, #48]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 800185c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800185e:	4b0b      	ldr	r3, [pc, #44]	@ (800188c <HAL_RCC_OscConfig+0x340>)
 8001860:	2104      	movs	r1, #4
 8001862:	438a      	bics	r2, r1
 8001864:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d028      	beq.n	80018c0 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800186e:	f7ff fb4b 	bl	8000f08 <HAL_GetTick>
 8001872:	0003      	movs	r3, r0
 8001874:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001876:	e01d      	b.n	80018b4 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001878:	f7ff fb46 	bl	8000f08 <HAL_GetTick>
 800187c:	0002      	movs	r2, r0
 800187e:	693b      	ldr	r3, [r7, #16]
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	4a0b      	ldr	r2, [pc, #44]	@ (80018b0 <HAL_RCC_OscConfig+0x364>)
 8001884:	4293      	cmp	r3, r2
 8001886:	d915      	bls.n	80018b4 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 8001888:	2303      	movs	r3, #3
 800188a:	e039      	b.n	8001900 <HAL_RCC_OscConfig+0x3b4>
 800188c:	40021000 	.word	0x40021000
 8001890:	fffeffff 	.word	0xfffeffff
 8001894:	fffbffff 	.word	0xfffbffff
 8001898:	ffff80ff 	.word	0xffff80ff
 800189c:	ffffc7ff 	.word	0xffffc7ff
 80018a0:	02dc6c00 	.word	0x02dc6c00
 80018a4:	20000008 	.word	0x20000008
 80018a8:	20000024 	.word	0x20000024
 80018ac:	fffffeff 	.word	0xfffffeff
 80018b0:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80018b4:	4b14      	ldr	r3, [pc, #80]	@ (8001908 <HAL_RCC_OscConfig+0x3bc>)
 80018b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018b8:	2202      	movs	r2, #2
 80018ba:	4013      	ands	r3, r2
 80018bc:	d0dc      	beq.n	8001878 <HAL_RCC_OscConfig+0x32c>
 80018be:	e013      	b.n	80018e8 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018c0:	f7ff fb22 	bl	8000f08 <HAL_GetTick>
 80018c4:	0003      	movs	r3, r0
 80018c6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80018c8:	e009      	b.n	80018de <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018ca:	f7ff fb1d 	bl	8000f08 <HAL_GetTick>
 80018ce:	0002      	movs	r2, r0
 80018d0:	693b      	ldr	r3, [r7, #16]
 80018d2:	1ad3      	subs	r3, r2, r3
 80018d4:	4a0d      	ldr	r2, [pc, #52]	@ (800190c <HAL_RCC_OscConfig+0x3c0>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d901      	bls.n	80018de <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 80018da:	2303      	movs	r3, #3
 80018dc:	e010      	b.n	8001900 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80018de:	4b0a      	ldr	r3, [pc, #40]	@ (8001908 <HAL_RCC_OscConfig+0x3bc>)
 80018e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018e2:	2202      	movs	r2, #2
 80018e4:	4013      	ands	r3, r2
 80018e6:	d1f0      	bne.n	80018ca <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80018e8:	230f      	movs	r3, #15
 80018ea:	18fb      	adds	r3, r7, r3
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	2b01      	cmp	r3, #1
 80018f0:	d105      	bne.n	80018fe <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80018f2:	4b05      	ldr	r3, [pc, #20]	@ (8001908 <HAL_RCC_OscConfig+0x3bc>)
 80018f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80018f6:	4b04      	ldr	r3, [pc, #16]	@ (8001908 <HAL_RCC_OscConfig+0x3bc>)
 80018f8:	4905      	ldr	r1, [pc, #20]	@ (8001910 <HAL_RCC_OscConfig+0x3c4>)
 80018fa:	400a      	ands	r2, r1
 80018fc:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 80018fe:	2300      	movs	r3, #0
}
 8001900:	0018      	movs	r0, r3
 8001902:	46bd      	mov	sp, r7
 8001904:	b006      	add	sp, #24
 8001906:	bd80      	pop	{r7, pc}
 8001908:	40021000 	.word	0x40021000
 800190c:	00001388 	.word	0x00001388
 8001910:	efffffff 	.word	0xefffffff

08001914 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b084      	sub	sp, #16
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
 800191c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d101      	bne.n	8001928 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001924:	2301      	movs	r3, #1
 8001926:	e0df      	b.n	8001ae8 <HAL_RCC_ClockConfig+0x1d4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001928:	4b71      	ldr	r3, [pc, #452]	@ (8001af0 <HAL_RCC_ClockConfig+0x1dc>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	2207      	movs	r2, #7
 800192e:	4013      	ands	r3, r2
 8001930:	683a      	ldr	r2, [r7, #0]
 8001932:	429a      	cmp	r2, r3
 8001934:	d91e      	bls.n	8001974 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001936:	4b6e      	ldr	r3, [pc, #440]	@ (8001af0 <HAL_RCC_ClockConfig+0x1dc>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	2207      	movs	r2, #7
 800193c:	4393      	bics	r3, r2
 800193e:	0019      	movs	r1, r3
 8001940:	4b6b      	ldr	r3, [pc, #428]	@ (8001af0 <HAL_RCC_ClockConfig+0x1dc>)
 8001942:	683a      	ldr	r2, [r7, #0]
 8001944:	430a      	orrs	r2, r1
 8001946:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001948:	f7ff fade 	bl	8000f08 <HAL_GetTick>
 800194c:	0003      	movs	r3, r0
 800194e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001950:	e009      	b.n	8001966 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001952:	f7ff fad9 	bl	8000f08 <HAL_GetTick>
 8001956:	0002      	movs	r2, r0
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	1ad3      	subs	r3, r2, r3
 800195c:	4a65      	ldr	r2, [pc, #404]	@ (8001af4 <HAL_RCC_ClockConfig+0x1e0>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d901      	bls.n	8001966 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001962:	2303      	movs	r3, #3
 8001964:	e0c0      	b.n	8001ae8 <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001966:	4b62      	ldr	r3, [pc, #392]	@ (8001af0 <HAL_RCC_ClockConfig+0x1dc>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	2207      	movs	r2, #7
 800196c:	4013      	ands	r3, r2
 800196e:	683a      	ldr	r2, [r7, #0]
 8001970:	429a      	cmp	r2, r3
 8001972:	d1ee      	bne.n	8001952 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	2202      	movs	r2, #2
 800197a:	4013      	ands	r3, r2
 800197c:	d017      	beq.n	80019ae <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	2204      	movs	r2, #4
 8001984:	4013      	ands	r3, r2
 8001986:	d008      	beq.n	800199a <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001988:	4b5b      	ldr	r3, [pc, #364]	@ (8001af8 <HAL_RCC_ClockConfig+0x1e4>)
 800198a:	689b      	ldr	r3, [r3, #8]
 800198c:	4a5b      	ldr	r2, [pc, #364]	@ (8001afc <HAL_RCC_ClockConfig+0x1e8>)
 800198e:	401a      	ands	r2, r3
 8001990:	4b59      	ldr	r3, [pc, #356]	@ (8001af8 <HAL_RCC_ClockConfig+0x1e4>)
 8001992:	21b0      	movs	r1, #176	@ 0xb0
 8001994:	0109      	lsls	r1, r1, #4
 8001996:	430a      	orrs	r2, r1
 8001998:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800199a:	4b57      	ldr	r3, [pc, #348]	@ (8001af8 <HAL_RCC_ClockConfig+0x1e4>)
 800199c:	689b      	ldr	r3, [r3, #8]
 800199e:	4a58      	ldr	r2, [pc, #352]	@ (8001b00 <HAL_RCC_ClockConfig+0x1ec>)
 80019a0:	4013      	ands	r3, r2
 80019a2:	0019      	movs	r1, r3
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	68da      	ldr	r2, [r3, #12]
 80019a8:	4b53      	ldr	r3, [pc, #332]	@ (8001af8 <HAL_RCC_ClockConfig+0x1e4>)
 80019aa:	430a      	orrs	r2, r1
 80019ac:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	2201      	movs	r2, #1
 80019b4:	4013      	ands	r3, r2
 80019b6:	d04b      	beq.n	8001a50 <HAL_RCC_ClockConfig+0x13c>
#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	2b01      	cmp	r3, #1
 80019be:	d107      	bne.n	80019d0 <HAL_RCC_ClockConfig+0xbc>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80019c0:	4b4d      	ldr	r3, [pc, #308]	@ (8001af8 <HAL_RCC_ClockConfig+0x1e4>)
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	2380      	movs	r3, #128	@ 0x80
 80019c6:	029b      	lsls	r3, r3, #10
 80019c8:	4013      	ands	r3, r2
 80019ca:	d11f      	bne.n	8001a0c <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 80019cc:	2301      	movs	r3, #1
 80019ce:	e08b      	b.n	8001ae8 <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d107      	bne.n	80019e8 <HAL_RCC_ClockConfig+0xd4>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80019d8:	4b47      	ldr	r3, [pc, #284]	@ (8001af8 <HAL_RCC_ClockConfig+0x1e4>)
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	2380      	movs	r3, #128	@ 0x80
 80019de:	00db      	lsls	r3, r3, #3
 80019e0:	4013      	ands	r3, r2
 80019e2:	d113      	bne.n	8001a0c <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 80019e4:	2301      	movs	r3, #1
 80019e6:	e07f      	b.n	8001ae8 <HAL_RCC_ClockConfig+0x1d4>
        return HAL_ERROR;
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	2b03      	cmp	r3, #3
 80019ee:	d106      	bne.n	80019fe <HAL_RCC_ClockConfig+0xea>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80019f0:	4b41      	ldr	r3, [pc, #260]	@ (8001af8 <HAL_RCC_ClockConfig+0x1e4>)
 80019f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019f4:	2202      	movs	r2, #2
 80019f6:	4013      	ands	r3, r2
 80019f8:	d108      	bne.n	8001a0c <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 80019fa:	2301      	movs	r3, #1
 80019fc:	e074      	b.n	8001ae8 <HAL_RCC_ClockConfig+0x1d4>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80019fe:	4b3e      	ldr	r3, [pc, #248]	@ (8001af8 <HAL_RCC_ClockConfig+0x1e4>)
 8001a00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a02:	2202      	movs	r2, #2
 8001a04:	4013      	ands	r3, r2
 8001a06:	d101      	bne.n	8001a0c <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	e06d      	b.n	8001ae8 <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001a0c:	4b3a      	ldr	r3, [pc, #232]	@ (8001af8 <HAL_RCC_ClockConfig+0x1e4>)
 8001a0e:	689b      	ldr	r3, [r3, #8]
 8001a10:	2207      	movs	r2, #7
 8001a12:	4393      	bics	r3, r2
 8001a14:	0019      	movs	r1, r3
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	685a      	ldr	r2, [r3, #4]
 8001a1a:	4b37      	ldr	r3, [pc, #220]	@ (8001af8 <HAL_RCC_ClockConfig+0x1e4>)
 8001a1c:	430a      	orrs	r2, r1
 8001a1e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001a20:	f7ff fa72 	bl	8000f08 <HAL_GetTick>
 8001a24:	0003      	movs	r3, r0
 8001a26:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a28:	e009      	b.n	8001a3e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001a2a:	f7ff fa6d 	bl	8000f08 <HAL_GetTick>
 8001a2e:	0002      	movs	r2, r0
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	1ad3      	subs	r3, r2, r3
 8001a34:	4a2f      	ldr	r2, [pc, #188]	@ (8001af4 <HAL_RCC_ClockConfig+0x1e0>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d901      	bls.n	8001a3e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001a3a:	2303      	movs	r3, #3
 8001a3c:	e054      	b.n	8001ae8 <HAL_RCC_ClockConfig+0x1d4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a3e:	4b2e      	ldr	r3, [pc, #184]	@ (8001af8 <HAL_RCC_ClockConfig+0x1e4>)
 8001a40:	689b      	ldr	r3, [r3, #8]
 8001a42:	2238      	movs	r2, #56	@ 0x38
 8001a44:	401a      	ands	r2, r3
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	00db      	lsls	r3, r3, #3
 8001a4c:	429a      	cmp	r2, r3
 8001a4e:	d1ec      	bne.n	8001a2a <HAL_RCC_ClockConfig+0x116>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a50:	4b27      	ldr	r3, [pc, #156]	@ (8001af0 <HAL_RCC_ClockConfig+0x1dc>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	2207      	movs	r2, #7
 8001a56:	4013      	ands	r3, r2
 8001a58:	683a      	ldr	r2, [r7, #0]
 8001a5a:	429a      	cmp	r2, r3
 8001a5c:	d21e      	bcs.n	8001a9c <HAL_RCC_ClockConfig+0x188>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a5e:	4b24      	ldr	r3, [pc, #144]	@ (8001af0 <HAL_RCC_ClockConfig+0x1dc>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	2207      	movs	r2, #7
 8001a64:	4393      	bics	r3, r2
 8001a66:	0019      	movs	r1, r3
 8001a68:	4b21      	ldr	r3, [pc, #132]	@ (8001af0 <HAL_RCC_ClockConfig+0x1dc>)
 8001a6a:	683a      	ldr	r2, [r7, #0]
 8001a6c:	430a      	orrs	r2, r1
 8001a6e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001a70:	f7ff fa4a 	bl	8000f08 <HAL_GetTick>
 8001a74:	0003      	movs	r3, r0
 8001a76:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001a78:	e009      	b.n	8001a8e <HAL_RCC_ClockConfig+0x17a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001a7a:	f7ff fa45 	bl	8000f08 <HAL_GetTick>
 8001a7e:	0002      	movs	r2, r0
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	1ad3      	subs	r3, r2, r3
 8001a84:	4a1b      	ldr	r2, [pc, #108]	@ (8001af4 <HAL_RCC_ClockConfig+0x1e0>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d901      	bls.n	8001a8e <HAL_RCC_ClockConfig+0x17a>
      {
        return HAL_TIMEOUT;
 8001a8a:	2303      	movs	r3, #3
 8001a8c:	e02c      	b.n	8001ae8 <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001a8e:	4b18      	ldr	r3, [pc, #96]	@ (8001af0 <HAL_RCC_ClockConfig+0x1dc>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	2207      	movs	r2, #7
 8001a94:	4013      	ands	r3, r2
 8001a96:	683a      	ldr	r2, [r7, #0]
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	d1ee      	bne.n	8001a7a <HAL_RCC_ClockConfig+0x166>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	2204      	movs	r2, #4
 8001aa2:	4013      	ands	r3, r2
 8001aa4:	d009      	beq.n	8001aba <HAL_RCC_ClockConfig+0x1a6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001aa6:	4b14      	ldr	r3, [pc, #80]	@ (8001af8 <HAL_RCC_ClockConfig+0x1e4>)
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	4a16      	ldr	r2, [pc, #88]	@ (8001b04 <HAL_RCC_ClockConfig+0x1f0>)
 8001aac:	4013      	ands	r3, r2
 8001aae:	0019      	movs	r1, r3
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	691a      	ldr	r2, [r3, #16]
 8001ab4:	4b10      	ldr	r3, [pc, #64]	@ (8001af8 <HAL_RCC_ClockConfig+0x1e4>)
 8001ab6:	430a      	orrs	r2, r1
 8001ab8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001aba:	f000 f82b 	bl	8001b14 <HAL_RCC_GetSysClockFreq>
 8001abe:	0001      	movs	r1, r0
 8001ac0:	4b0d      	ldr	r3, [pc, #52]	@ (8001af8 <HAL_RCC_ClockConfig+0x1e4>)
 8001ac2:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001ac4:	0a1b      	lsrs	r3, r3, #8
 8001ac6:	220f      	movs	r2, #15
 8001ac8:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001aca:	4b0f      	ldr	r3, [pc, #60]	@ (8001b08 <HAL_RCC_ClockConfig+0x1f4>)
 8001acc:	0092      	lsls	r2, r2, #2
 8001ace:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001ad0:	221f      	movs	r2, #31
 8001ad2:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001ad4:	000a      	movs	r2, r1
 8001ad6:	40da      	lsrs	r2, r3
 8001ad8:	4b0c      	ldr	r3, [pc, #48]	@ (8001b0c <HAL_RCC_ClockConfig+0x1f8>)
 8001ada:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001adc:	4b0c      	ldr	r3, [pc, #48]	@ (8001b10 <HAL_RCC_ClockConfig+0x1fc>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	0018      	movs	r0, r3
 8001ae2:	f7ff f9b5 	bl	8000e50 <HAL_InitTick>
 8001ae6:	0003      	movs	r3, r0
}
 8001ae8:	0018      	movs	r0, r3
 8001aea:	46bd      	mov	sp, r7
 8001aec:	b004      	add	sp, #16
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	40022000 	.word	0x40022000
 8001af4:	00001388 	.word	0x00001388
 8001af8:	40021000 	.word	0x40021000
 8001afc:	ffff84ff 	.word	0xffff84ff
 8001b00:	fffff0ff 	.word	0xfffff0ff
 8001b04:	ffff8fff 	.word	0xffff8fff
 8001b08:	080033bc 	.word	0x080033bc
 8001b0c:	20000008 	.word	0x20000008
 8001b10:	20000024 	.word	0x20000024

08001b14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b082      	sub	sp, #8
 8001b18:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001b1a:	4b1c      	ldr	r3, [pc, #112]	@ (8001b8c <HAL_RCC_GetSysClockFreq+0x78>)
 8001b1c:	689b      	ldr	r3, [r3, #8]
 8001b1e:	2238      	movs	r2, #56	@ 0x38
 8001b20:	4013      	ands	r3, r2
 8001b22:	d10f      	bne.n	8001b44 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001b24:	4b19      	ldr	r3, [pc, #100]	@ (8001b8c <HAL_RCC_GetSysClockFreq+0x78>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	0adb      	lsrs	r3, r3, #11
 8001b2a:	2207      	movs	r2, #7
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	2201      	movs	r2, #1
 8001b30:	409a      	lsls	r2, r3
 8001b32:	0013      	movs	r3, r2
 8001b34:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001b36:	6839      	ldr	r1, [r7, #0]
 8001b38:	4815      	ldr	r0, [pc, #84]	@ (8001b90 <HAL_RCC_GetSysClockFreq+0x7c>)
 8001b3a:	f7fe fae5 	bl	8000108 <__udivsi3>
 8001b3e:	0003      	movs	r3, r0
 8001b40:	607b      	str	r3, [r7, #4]
 8001b42:	e01e      	b.n	8001b82 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001b44:	4b11      	ldr	r3, [pc, #68]	@ (8001b8c <HAL_RCC_GetSysClockFreq+0x78>)
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	2238      	movs	r2, #56	@ 0x38
 8001b4a:	4013      	ands	r3, r2
 8001b4c:	2b08      	cmp	r3, #8
 8001b4e:	d102      	bne.n	8001b56 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001b50:	4b0f      	ldr	r3, [pc, #60]	@ (8001b90 <HAL_RCC_GetSysClockFreq+0x7c>)
 8001b52:	607b      	str	r3, [r7, #4]
 8001b54:	e015      	b.n	8001b82 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001b56:	4b0d      	ldr	r3, [pc, #52]	@ (8001b8c <HAL_RCC_GetSysClockFreq+0x78>)
 8001b58:	689b      	ldr	r3, [r3, #8]
 8001b5a:	2238      	movs	r2, #56	@ 0x38
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	2b20      	cmp	r3, #32
 8001b60:	d103      	bne.n	8001b6a <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001b62:	2380      	movs	r3, #128	@ 0x80
 8001b64:	021b      	lsls	r3, r3, #8
 8001b66:	607b      	str	r3, [r7, #4]
 8001b68:	e00b      	b.n	8001b82 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001b6a:	4b08      	ldr	r3, [pc, #32]	@ (8001b8c <HAL_RCC_GetSysClockFreq+0x78>)
 8001b6c:	689b      	ldr	r3, [r3, #8]
 8001b6e:	2238      	movs	r2, #56	@ 0x38
 8001b70:	4013      	ands	r3, r2
 8001b72:	2b18      	cmp	r3, #24
 8001b74:	d103      	bne.n	8001b7e <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001b76:	23fa      	movs	r3, #250	@ 0xfa
 8001b78:	01db      	lsls	r3, r3, #7
 8001b7a:	607b      	str	r3, [r7, #4]
 8001b7c:	e001      	b.n	8001b82 <HAL_RCC_GetSysClockFreq+0x6e>
    sysclockfreq = HSI48_VALUE;
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	607b      	str	r3, [r7, #4]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 8001b82:	687b      	ldr	r3, [r7, #4]
}
 8001b84:	0018      	movs	r0, r3
 8001b86:	46bd      	mov	sp, r7
 8001b88:	b002      	add	sp, #8
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	40021000 	.word	0x40021000
 8001b90:	02dc6c00 	.word	0x02dc6c00

08001b94 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001b98:	f7ff ffbc 	bl	8001b14 <HAL_RCC_GetSysClockFreq>
 8001b9c:	0001      	movs	r1, r0
 8001b9e:	4b09      	ldr	r3, [pc, #36]	@ (8001bc4 <HAL_RCC_GetHCLKFreq+0x30>)
 8001ba0:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001ba2:	0a1b      	lsrs	r3, r3, #8
 8001ba4:	220f      	movs	r2, #15
 8001ba6:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001ba8:	4b07      	ldr	r3, [pc, #28]	@ (8001bc8 <HAL_RCC_GetHCLKFreq+0x34>)
 8001baa:	0092      	lsls	r2, r2, #2
 8001bac:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001bae:	221f      	movs	r2, #31
 8001bb0:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001bb2:	000a      	movs	r2, r1
 8001bb4:	40da      	lsrs	r2, r3
 8001bb6:	4b05      	ldr	r3, [pc, #20]	@ (8001bcc <HAL_RCC_GetHCLKFreq+0x38>)
 8001bb8:	601a      	str	r2, [r3, #0]
  return SystemCoreClock;
 8001bba:	4b04      	ldr	r3, [pc, #16]	@ (8001bcc <HAL_RCC_GetHCLKFreq+0x38>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
}
 8001bbe:	0018      	movs	r0, r3
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	40021000 	.word	0x40021000
 8001bc8:	080033bc 	.word	0x080033bc
 8001bcc:	20000008 	.word	0x20000008

08001bd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 8001bd4:	f7ff ffde 	bl	8001b94 <HAL_RCC_GetHCLKFreq>
 8001bd8:	0001      	movs	r1, r0
 8001bda:	4b07      	ldr	r3, [pc, #28]	@ (8001bf8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	0b1b      	lsrs	r3, r3, #12
 8001be0:	2207      	movs	r2, #7
 8001be2:	401a      	ands	r2, r3
 8001be4:	4b05      	ldr	r3, [pc, #20]	@ (8001bfc <HAL_RCC_GetPCLK1Freq+0x2c>)
 8001be6:	0092      	lsls	r2, r2, #2
 8001be8:	58d3      	ldr	r3, [r2, r3]
 8001bea:	221f      	movs	r2, #31
 8001bec:	4013      	ands	r3, r2
 8001bee:	40d9      	lsrs	r1, r3
 8001bf0:	000b      	movs	r3, r1
}
 8001bf2:	0018      	movs	r0, r3
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	40021000 	.word	0x40021000
 8001bfc:	080033fc 	.word	0x080033fc

08001c00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d101      	bne.n	8001c12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e04a      	b.n	8001ca8 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	223d      	movs	r2, #61	@ 0x3d
 8001c16:	5c9b      	ldrb	r3, [r3, r2]
 8001c18:	b2db      	uxtb	r3, r3
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d107      	bne.n	8001c2e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	223c      	movs	r2, #60	@ 0x3c
 8001c22:	2100      	movs	r1, #0
 8001c24:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	0018      	movs	r0, r3
 8001c2a:	f7fe fe6d 	bl	8000908 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	223d      	movs	r2, #61	@ 0x3d
 8001c32:	2102      	movs	r1, #2
 8001c34:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	3304      	adds	r3, #4
 8001c3e:	0019      	movs	r1, r3
 8001c40:	0010      	movs	r0, r2
 8001c42:	f000 fb43 	bl	80022cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2248      	movs	r2, #72	@ 0x48
 8001c4a:	2101      	movs	r1, #1
 8001c4c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	223e      	movs	r2, #62	@ 0x3e
 8001c52:	2101      	movs	r1, #1
 8001c54:	5499      	strb	r1, [r3, r2]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	223f      	movs	r2, #63	@ 0x3f
 8001c5a:	2101      	movs	r1, #1
 8001c5c:	5499      	strb	r1, [r3, r2]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2240      	movs	r2, #64	@ 0x40
 8001c62:	2101      	movs	r1, #1
 8001c64:	5499      	strb	r1, [r3, r2]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2241      	movs	r2, #65	@ 0x41
 8001c6a:	2101      	movs	r1, #1
 8001c6c:	5499      	strb	r1, [r3, r2]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2242      	movs	r2, #66	@ 0x42
 8001c72:	2101      	movs	r1, #1
 8001c74:	5499      	strb	r1, [r3, r2]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2243      	movs	r2, #67	@ 0x43
 8001c7a:	2101      	movs	r1, #1
 8001c7c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2244      	movs	r2, #68	@ 0x44
 8001c82:	2101      	movs	r1, #1
 8001c84:	5499      	strb	r1, [r3, r2]
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2245      	movs	r2, #69	@ 0x45
 8001c8a:	2101      	movs	r1, #1
 8001c8c:	5499      	strb	r1, [r3, r2]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	2246      	movs	r2, #70	@ 0x46
 8001c92:	2101      	movs	r1, #1
 8001c94:	5499      	strb	r1, [r3, r2]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2247      	movs	r2, #71	@ 0x47
 8001c9a:	2101      	movs	r1, #1
 8001c9c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	223d      	movs	r2, #61	@ 0x3d
 8001ca2:	2101      	movs	r1, #1
 8001ca4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001ca6:	2300      	movs	r3, #0
}
 8001ca8:	0018      	movs	r0, r3
 8001caa:	46bd      	mov	sp, r7
 8001cac:	b002      	add	sp, #8
 8001cae:	bd80      	pop	{r7, pc}

08001cb0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d101      	bne.n	8001cc2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e04a      	b.n	8001d58 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	223d      	movs	r2, #61	@ 0x3d
 8001cc6:	5c9b      	ldrb	r3, [r3, r2]
 8001cc8:	b2db      	uxtb	r3, r3
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d107      	bne.n	8001cde <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	223c      	movs	r2, #60	@ 0x3c
 8001cd2:	2100      	movs	r1, #0
 8001cd4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	0018      	movs	r0, r3
 8001cda:	f000 f841 	bl	8001d60 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	223d      	movs	r2, #61	@ 0x3d
 8001ce2:	2102      	movs	r1, #2
 8001ce4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681a      	ldr	r2, [r3, #0]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	3304      	adds	r3, #4
 8001cee:	0019      	movs	r1, r3
 8001cf0:	0010      	movs	r0, r2
 8001cf2:	f000 faeb 	bl	80022cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2248      	movs	r2, #72	@ 0x48
 8001cfa:	2101      	movs	r1, #1
 8001cfc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	223e      	movs	r2, #62	@ 0x3e
 8001d02:	2101      	movs	r1, #1
 8001d04:	5499      	strb	r1, [r3, r2]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	223f      	movs	r2, #63	@ 0x3f
 8001d0a:	2101      	movs	r1, #1
 8001d0c:	5499      	strb	r1, [r3, r2]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2240      	movs	r2, #64	@ 0x40
 8001d12:	2101      	movs	r1, #1
 8001d14:	5499      	strb	r1, [r3, r2]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2241      	movs	r2, #65	@ 0x41
 8001d1a:	2101      	movs	r1, #1
 8001d1c:	5499      	strb	r1, [r3, r2]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2242      	movs	r2, #66	@ 0x42
 8001d22:	2101      	movs	r1, #1
 8001d24:	5499      	strb	r1, [r3, r2]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2243      	movs	r2, #67	@ 0x43
 8001d2a:	2101      	movs	r1, #1
 8001d2c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2244      	movs	r2, #68	@ 0x44
 8001d32:	2101      	movs	r1, #1
 8001d34:	5499      	strb	r1, [r3, r2]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2245      	movs	r2, #69	@ 0x45
 8001d3a:	2101      	movs	r1, #1
 8001d3c:	5499      	strb	r1, [r3, r2]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2246      	movs	r2, #70	@ 0x46
 8001d42:	2101      	movs	r1, #1
 8001d44:	5499      	strb	r1, [r3, r2]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2247      	movs	r2, #71	@ 0x47
 8001d4a:	2101      	movs	r1, #1
 8001d4c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	223d      	movs	r2, #61	@ 0x3d
 8001d52:	2101      	movs	r1, #1
 8001d54:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001d56:	2300      	movs	r3, #0
}
 8001d58:	0018      	movs	r0, r3
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	b002      	add	sp, #8
 8001d5e:	bd80      	pop	{r7, pc}

08001d60 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b082      	sub	sp, #8
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001d68:	46c0      	nop			@ (mov r8, r8)
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	b002      	add	sp, #8
 8001d6e:	bd80      	pop	{r7, pc}

08001d70 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
 8001d78:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d108      	bne.n	8001d92 <HAL_TIM_PWM_Start+0x22>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	223e      	movs	r2, #62	@ 0x3e
 8001d84:	5c9b      	ldrb	r3, [r3, r2]
 8001d86:	b2db      	uxtb	r3, r3
 8001d88:	3b01      	subs	r3, #1
 8001d8a:	1e5a      	subs	r2, r3, #1
 8001d8c:	4193      	sbcs	r3, r2
 8001d8e:	b2db      	uxtb	r3, r3
 8001d90:	e037      	b.n	8001e02 <HAL_TIM_PWM_Start+0x92>
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	2b04      	cmp	r3, #4
 8001d96:	d108      	bne.n	8001daa <HAL_TIM_PWM_Start+0x3a>
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	223f      	movs	r2, #63	@ 0x3f
 8001d9c:	5c9b      	ldrb	r3, [r3, r2]
 8001d9e:	b2db      	uxtb	r3, r3
 8001da0:	3b01      	subs	r3, #1
 8001da2:	1e5a      	subs	r2, r3, #1
 8001da4:	4193      	sbcs	r3, r2
 8001da6:	b2db      	uxtb	r3, r3
 8001da8:	e02b      	b.n	8001e02 <HAL_TIM_PWM_Start+0x92>
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	2b08      	cmp	r3, #8
 8001dae:	d108      	bne.n	8001dc2 <HAL_TIM_PWM_Start+0x52>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2240      	movs	r2, #64	@ 0x40
 8001db4:	5c9b      	ldrb	r3, [r3, r2]
 8001db6:	b2db      	uxtb	r3, r3
 8001db8:	3b01      	subs	r3, #1
 8001dba:	1e5a      	subs	r2, r3, #1
 8001dbc:	4193      	sbcs	r3, r2
 8001dbe:	b2db      	uxtb	r3, r3
 8001dc0:	e01f      	b.n	8001e02 <HAL_TIM_PWM_Start+0x92>
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	2b0c      	cmp	r3, #12
 8001dc6:	d108      	bne.n	8001dda <HAL_TIM_PWM_Start+0x6a>
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2241      	movs	r2, #65	@ 0x41
 8001dcc:	5c9b      	ldrb	r3, [r3, r2]
 8001dce:	b2db      	uxtb	r3, r3
 8001dd0:	3b01      	subs	r3, #1
 8001dd2:	1e5a      	subs	r2, r3, #1
 8001dd4:	4193      	sbcs	r3, r2
 8001dd6:	b2db      	uxtb	r3, r3
 8001dd8:	e013      	b.n	8001e02 <HAL_TIM_PWM_Start+0x92>
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	2b10      	cmp	r3, #16
 8001dde:	d108      	bne.n	8001df2 <HAL_TIM_PWM_Start+0x82>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2242      	movs	r2, #66	@ 0x42
 8001de4:	5c9b      	ldrb	r3, [r3, r2]
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	3b01      	subs	r3, #1
 8001dea:	1e5a      	subs	r2, r3, #1
 8001dec:	4193      	sbcs	r3, r2
 8001dee:	b2db      	uxtb	r3, r3
 8001df0:	e007      	b.n	8001e02 <HAL_TIM_PWM_Start+0x92>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2243      	movs	r2, #67	@ 0x43
 8001df6:	5c9b      	ldrb	r3, [r3, r2]
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	3b01      	subs	r3, #1
 8001dfc:	1e5a      	subs	r2, r3, #1
 8001dfe:	4193      	sbcs	r3, r2
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d001      	beq.n	8001e0a <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	e07b      	b.n	8001f02 <HAL_TIM_PWM_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d104      	bne.n	8001e1a <HAL_TIM_PWM_Start+0xaa>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	223e      	movs	r2, #62	@ 0x3e
 8001e14:	2102      	movs	r1, #2
 8001e16:	5499      	strb	r1, [r3, r2]
 8001e18:	e023      	b.n	8001e62 <HAL_TIM_PWM_Start+0xf2>
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	2b04      	cmp	r3, #4
 8001e1e:	d104      	bne.n	8001e2a <HAL_TIM_PWM_Start+0xba>
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	223f      	movs	r2, #63	@ 0x3f
 8001e24:	2102      	movs	r1, #2
 8001e26:	5499      	strb	r1, [r3, r2]
 8001e28:	e01b      	b.n	8001e62 <HAL_TIM_PWM_Start+0xf2>
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	2b08      	cmp	r3, #8
 8001e2e:	d104      	bne.n	8001e3a <HAL_TIM_PWM_Start+0xca>
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2240      	movs	r2, #64	@ 0x40
 8001e34:	2102      	movs	r1, #2
 8001e36:	5499      	strb	r1, [r3, r2]
 8001e38:	e013      	b.n	8001e62 <HAL_TIM_PWM_Start+0xf2>
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	2b0c      	cmp	r3, #12
 8001e3e:	d104      	bne.n	8001e4a <HAL_TIM_PWM_Start+0xda>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2241      	movs	r2, #65	@ 0x41
 8001e44:	2102      	movs	r1, #2
 8001e46:	5499      	strb	r1, [r3, r2]
 8001e48:	e00b      	b.n	8001e62 <HAL_TIM_PWM_Start+0xf2>
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	2b10      	cmp	r3, #16
 8001e4e:	d104      	bne.n	8001e5a <HAL_TIM_PWM_Start+0xea>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2242      	movs	r2, #66	@ 0x42
 8001e54:	2102      	movs	r1, #2
 8001e56:	5499      	strb	r1, [r3, r2]
 8001e58:	e003      	b.n	8001e62 <HAL_TIM_PWM_Start+0xf2>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2243      	movs	r2, #67	@ 0x43
 8001e5e:	2102      	movs	r1, #2
 8001e60:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	6839      	ldr	r1, [r7, #0]
 8001e68:	2201      	movs	r2, #1
 8001e6a:	0018      	movs	r0, r3
 8001e6c:	f000 fdd8 	bl	8002a20 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a25      	ldr	r2, [pc, #148]	@ (8001f0c <HAL_TIM_PWM_Start+0x19c>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d009      	beq.n	8001e8e <HAL_TIM_PWM_Start+0x11e>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a24      	ldr	r2, [pc, #144]	@ (8001f10 <HAL_TIM_PWM_Start+0x1a0>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d004      	beq.n	8001e8e <HAL_TIM_PWM_Start+0x11e>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a22      	ldr	r2, [pc, #136]	@ (8001f14 <HAL_TIM_PWM_Start+0x1a4>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d101      	bne.n	8001e92 <HAL_TIM_PWM_Start+0x122>
 8001e8e:	2301      	movs	r3, #1
 8001e90:	e000      	b.n	8001e94 <HAL_TIM_PWM_Start+0x124>
 8001e92:	2300      	movs	r3, #0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d008      	beq.n	8001eaa <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	2180      	movs	r1, #128	@ 0x80
 8001ea4:	0209      	lsls	r1, r1, #8
 8001ea6:	430a      	orrs	r2, r1
 8001ea8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4a17      	ldr	r2, [pc, #92]	@ (8001f0c <HAL_TIM_PWM_Start+0x19c>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d004      	beq.n	8001ebe <HAL_TIM_PWM_Start+0x14e>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a17      	ldr	r2, [pc, #92]	@ (8001f18 <HAL_TIM_PWM_Start+0x1a8>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d116      	bne.n	8001eec <HAL_TIM_PWM_Start+0x17c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	689b      	ldr	r3, [r3, #8]
 8001ec4:	4a15      	ldr	r2, [pc, #84]	@ (8001f1c <HAL_TIM_PWM_Start+0x1ac>)
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	2b06      	cmp	r3, #6
 8001ece:	d016      	beq.n	8001efe <HAL_TIM_PWM_Start+0x18e>
 8001ed0:	68fa      	ldr	r2, [r7, #12]
 8001ed2:	2380      	movs	r3, #128	@ 0x80
 8001ed4:	025b      	lsls	r3, r3, #9
 8001ed6:	429a      	cmp	r2, r3
 8001ed8:	d011      	beq.n	8001efe <HAL_TIM_PWM_Start+0x18e>
    {
      __HAL_TIM_ENABLE(htim);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	2101      	movs	r1, #1
 8001ee6:	430a      	orrs	r2, r1
 8001ee8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001eea:	e008      	b.n	8001efe <HAL_TIM_PWM_Start+0x18e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	2101      	movs	r1, #1
 8001ef8:	430a      	orrs	r2, r1
 8001efa:	601a      	str	r2, [r3, #0]
 8001efc:	e000      	b.n	8001f00 <HAL_TIM_PWM_Start+0x190>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001efe:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8001f00:	2300      	movs	r3, #0
}
 8001f02:	0018      	movs	r0, r3
 8001f04:	46bd      	mov	sp, r7
 8001f06:	b004      	add	sp, #16
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	46c0      	nop			@ (mov r8, r8)
 8001f0c:	40012c00 	.word	0x40012c00
 8001f10:	40014400 	.word	0x40014400
 8001f14:	40014800 	.word	0x40014800
 8001f18:	40000400 	.word	0x40000400
 8001f1c:	00010007 	.word	0x00010007

08001f20 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b086      	sub	sp, #24
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	60f8      	str	r0, [r7, #12]
 8001f28:	60b9      	str	r1, [r7, #8]
 8001f2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f2c:	2317      	movs	r3, #23
 8001f2e:	18fb      	adds	r3, r7, r3
 8001f30:	2200      	movs	r2, #0
 8001f32:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	223c      	movs	r2, #60	@ 0x3c
 8001f38:	5c9b      	ldrb	r3, [r3, r2]
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d101      	bne.n	8001f42 <HAL_TIM_PWM_ConfigChannel+0x22>
 8001f3e:	2302      	movs	r3, #2
 8001f40:	e0e5      	b.n	800210e <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	223c      	movs	r2, #60	@ 0x3c
 8001f46:	2101      	movs	r1, #1
 8001f48:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2b14      	cmp	r3, #20
 8001f4e:	d900      	bls.n	8001f52 <HAL_TIM_PWM_ConfigChannel+0x32>
 8001f50:	e0d1      	b.n	80020f6 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	009a      	lsls	r2, r3, #2
 8001f56:	4b70      	ldr	r3, [pc, #448]	@ (8002118 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8001f58:	18d3      	adds	r3, r2, r3
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	68ba      	ldr	r2, [r7, #8]
 8001f64:	0011      	movs	r1, r2
 8001f66:	0018      	movs	r0, r3
 8001f68:	f000 fa22 	bl	80023b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	699a      	ldr	r2, [r3, #24]
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	2108      	movs	r1, #8
 8001f78:	430a      	orrs	r2, r1
 8001f7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	699a      	ldr	r2, [r3, #24]
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	2104      	movs	r1, #4
 8001f88:	438a      	bics	r2, r1
 8001f8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	6999      	ldr	r1, [r3, #24]
 8001f92:	68bb      	ldr	r3, [r7, #8]
 8001f94:	691a      	ldr	r2, [r3, #16]
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	430a      	orrs	r2, r1
 8001f9c:	619a      	str	r2, [r3, #24]
      break;
 8001f9e:	e0af      	b.n	8002100 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	68ba      	ldr	r2, [r7, #8]
 8001fa6:	0011      	movs	r1, r2
 8001fa8:	0018      	movs	r0, r3
 8001faa:	f000 fa81 	bl	80024b0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	699a      	ldr	r2, [r3, #24]
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	2180      	movs	r1, #128	@ 0x80
 8001fba:	0109      	lsls	r1, r1, #4
 8001fbc:	430a      	orrs	r2, r1
 8001fbe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	699a      	ldr	r2, [r3, #24]
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4954      	ldr	r1, [pc, #336]	@ (800211c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8001fcc:	400a      	ands	r2, r1
 8001fce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	6999      	ldr	r1, [r3, #24]
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	691b      	ldr	r3, [r3, #16]
 8001fda:	021a      	lsls	r2, r3, #8
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	430a      	orrs	r2, r1
 8001fe2:	619a      	str	r2, [r3, #24]
      break;
 8001fe4:	e08c      	b.n	8002100 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	68ba      	ldr	r2, [r7, #8]
 8001fec:	0011      	movs	r1, r2
 8001fee:	0018      	movs	r0, r3
 8001ff0:	f000 fadc 	bl	80025ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	69da      	ldr	r2, [r3, #28]
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	2108      	movs	r1, #8
 8002000:	430a      	orrs	r2, r1
 8002002:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	69da      	ldr	r2, [r3, #28]
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	2104      	movs	r1, #4
 8002010:	438a      	bics	r2, r1
 8002012:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	69d9      	ldr	r1, [r3, #28]
 800201a:	68bb      	ldr	r3, [r7, #8]
 800201c:	691a      	ldr	r2, [r3, #16]
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	430a      	orrs	r2, r1
 8002024:	61da      	str	r2, [r3, #28]
      break;
 8002026:	e06b      	b.n	8002100 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	68ba      	ldr	r2, [r7, #8]
 800202e:	0011      	movs	r1, r2
 8002030:	0018      	movs	r0, r3
 8002032:	f000 fb3d 	bl	80026b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	69da      	ldr	r2, [r3, #28]
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	2180      	movs	r1, #128	@ 0x80
 8002042:	0109      	lsls	r1, r1, #4
 8002044:	430a      	orrs	r2, r1
 8002046:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	69da      	ldr	r2, [r3, #28]
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4932      	ldr	r1, [pc, #200]	@ (800211c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8002054:	400a      	ands	r2, r1
 8002056:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	69d9      	ldr	r1, [r3, #28]
 800205e:	68bb      	ldr	r3, [r7, #8]
 8002060:	691b      	ldr	r3, [r3, #16]
 8002062:	021a      	lsls	r2, r3, #8
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	430a      	orrs	r2, r1
 800206a:	61da      	str	r2, [r3, #28]
      break;
 800206c:	e048      	b.n	8002100 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	68ba      	ldr	r2, [r7, #8]
 8002074:	0011      	movs	r1, r2
 8002076:	0018      	movs	r0, r3
 8002078:	f000 fb7e 	bl	8002778 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	2108      	movs	r1, #8
 8002088:	430a      	orrs	r2, r1
 800208a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	2104      	movs	r1, #4
 8002098:	438a      	bics	r2, r1
 800209a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	691a      	ldr	r2, [r3, #16]
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	430a      	orrs	r2, r1
 80020ac:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80020ae:	e027      	b.n	8002100 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	68ba      	ldr	r2, [r7, #8]
 80020b6:	0011      	movs	r1, r2
 80020b8:	0018      	movs	r0, r3
 80020ba:	f000 fbb7 	bl	800282c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	2180      	movs	r1, #128	@ 0x80
 80020ca:	0109      	lsls	r1, r1, #4
 80020cc:	430a      	orrs	r2, r1
 80020ce:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4910      	ldr	r1, [pc, #64]	@ (800211c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80020dc:	400a      	ands	r2, r1
 80020de:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80020e6:	68bb      	ldr	r3, [r7, #8]
 80020e8:	691b      	ldr	r3, [r3, #16]
 80020ea:	021a      	lsls	r2, r3, #8
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	430a      	orrs	r2, r1
 80020f2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80020f4:	e004      	b.n	8002100 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 80020f6:	2317      	movs	r3, #23
 80020f8:	18fb      	adds	r3, r7, r3
 80020fa:	2201      	movs	r2, #1
 80020fc:	701a      	strb	r2, [r3, #0]
      break;
 80020fe:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	223c      	movs	r2, #60	@ 0x3c
 8002104:	2100      	movs	r1, #0
 8002106:	5499      	strb	r1, [r3, r2]

  return status;
 8002108:	2317      	movs	r3, #23
 800210a:	18fb      	adds	r3, r7, r3
 800210c:	781b      	ldrb	r3, [r3, #0]
}
 800210e:	0018      	movs	r0, r3
 8002110:	46bd      	mov	sp, r7
 8002112:	b006      	add	sp, #24
 8002114:	bd80      	pop	{r7, pc}
 8002116:	46c0      	nop			@ (mov r8, r8)
 8002118:	08003424 	.word	0x08003424
 800211c:	fffffbff 	.word	0xfffffbff

08002120 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b084      	sub	sp, #16
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
 8002128:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800212a:	230f      	movs	r3, #15
 800212c:	18fb      	adds	r3, r7, r3
 800212e:	2200      	movs	r2, #0
 8002130:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	223c      	movs	r2, #60	@ 0x3c
 8002136:	5c9b      	ldrb	r3, [r3, r2]
 8002138:	2b01      	cmp	r3, #1
 800213a:	d101      	bne.n	8002140 <HAL_TIM_ConfigClockSource+0x20>
 800213c:	2302      	movs	r3, #2
 800213e:	e0bc      	b.n	80022ba <HAL_TIM_ConfigClockSource+0x19a>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	223c      	movs	r2, #60	@ 0x3c
 8002144:	2101      	movs	r1, #1
 8002146:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	223d      	movs	r2, #61	@ 0x3d
 800214c:	2102      	movs	r1, #2
 800214e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	4a5a      	ldr	r2, [pc, #360]	@ (80022c4 <HAL_TIM_ConfigClockSource+0x1a4>)
 800215c:	4013      	ands	r3, r2
 800215e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	4a59      	ldr	r2, [pc, #356]	@ (80022c8 <HAL_TIM_ConfigClockSource+0x1a8>)
 8002164:	4013      	ands	r3, r2
 8002166:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	68ba      	ldr	r2, [r7, #8]
 800216e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	2280      	movs	r2, #128	@ 0x80
 8002176:	0192      	lsls	r2, r2, #6
 8002178:	4293      	cmp	r3, r2
 800217a:	d040      	beq.n	80021fe <HAL_TIM_ConfigClockSource+0xde>
 800217c:	2280      	movs	r2, #128	@ 0x80
 800217e:	0192      	lsls	r2, r2, #6
 8002180:	4293      	cmp	r3, r2
 8002182:	d900      	bls.n	8002186 <HAL_TIM_ConfigClockSource+0x66>
 8002184:	e088      	b.n	8002298 <HAL_TIM_ConfigClockSource+0x178>
 8002186:	2280      	movs	r2, #128	@ 0x80
 8002188:	0152      	lsls	r2, r2, #5
 800218a:	4293      	cmp	r3, r2
 800218c:	d100      	bne.n	8002190 <HAL_TIM_ConfigClockSource+0x70>
 800218e:	e088      	b.n	80022a2 <HAL_TIM_ConfigClockSource+0x182>
 8002190:	2280      	movs	r2, #128	@ 0x80
 8002192:	0152      	lsls	r2, r2, #5
 8002194:	4293      	cmp	r3, r2
 8002196:	d900      	bls.n	800219a <HAL_TIM_ConfigClockSource+0x7a>
 8002198:	e07e      	b.n	8002298 <HAL_TIM_ConfigClockSource+0x178>
 800219a:	2b70      	cmp	r3, #112	@ 0x70
 800219c:	d018      	beq.n	80021d0 <HAL_TIM_ConfigClockSource+0xb0>
 800219e:	d900      	bls.n	80021a2 <HAL_TIM_ConfigClockSource+0x82>
 80021a0:	e07a      	b.n	8002298 <HAL_TIM_ConfigClockSource+0x178>
 80021a2:	2b60      	cmp	r3, #96	@ 0x60
 80021a4:	d04f      	beq.n	8002246 <HAL_TIM_ConfigClockSource+0x126>
 80021a6:	d900      	bls.n	80021aa <HAL_TIM_ConfigClockSource+0x8a>
 80021a8:	e076      	b.n	8002298 <HAL_TIM_ConfigClockSource+0x178>
 80021aa:	2b50      	cmp	r3, #80	@ 0x50
 80021ac:	d03b      	beq.n	8002226 <HAL_TIM_ConfigClockSource+0x106>
 80021ae:	d900      	bls.n	80021b2 <HAL_TIM_ConfigClockSource+0x92>
 80021b0:	e072      	b.n	8002298 <HAL_TIM_ConfigClockSource+0x178>
 80021b2:	2b40      	cmp	r3, #64	@ 0x40
 80021b4:	d057      	beq.n	8002266 <HAL_TIM_ConfigClockSource+0x146>
 80021b6:	d900      	bls.n	80021ba <HAL_TIM_ConfigClockSource+0x9a>
 80021b8:	e06e      	b.n	8002298 <HAL_TIM_ConfigClockSource+0x178>
 80021ba:	2b30      	cmp	r3, #48	@ 0x30
 80021bc:	d063      	beq.n	8002286 <HAL_TIM_ConfigClockSource+0x166>
 80021be:	d86b      	bhi.n	8002298 <HAL_TIM_ConfigClockSource+0x178>
 80021c0:	2b20      	cmp	r3, #32
 80021c2:	d060      	beq.n	8002286 <HAL_TIM_ConfigClockSource+0x166>
 80021c4:	d868      	bhi.n	8002298 <HAL_TIM_ConfigClockSource+0x178>
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d05d      	beq.n	8002286 <HAL_TIM_ConfigClockSource+0x166>
 80021ca:	2b10      	cmp	r3, #16
 80021cc:	d05b      	beq.n	8002286 <HAL_TIM_ConfigClockSource+0x166>
 80021ce:	e063      	b.n	8002298 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80021e0:	f000 fbfe 	bl	80029e0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	2277      	movs	r2, #119	@ 0x77
 80021f0:	4313      	orrs	r3, r2
 80021f2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	68ba      	ldr	r2, [r7, #8]
 80021fa:	609a      	str	r2, [r3, #8]
      break;
 80021fc:	e052      	b.n	80022a4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800220e:	f000 fbe7 	bl	80029e0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	689a      	ldr	r2, [r3, #8]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	2180      	movs	r1, #128	@ 0x80
 800221e:	01c9      	lsls	r1, r1, #7
 8002220:	430a      	orrs	r2, r1
 8002222:	609a      	str	r2, [r3, #8]
      break;
 8002224:	e03e      	b.n	80022a4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002232:	001a      	movs	r2, r3
 8002234:	f000 fb58 	bl	80028e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	2150      	movs	r1, #80	@ 0x50
 800223e:	0018      	movs	r0, r3
 8002240:	f000 fbb2 	bl	80029a8 <TIM_ITRx_SetConfig>
      break;
 8002244:	e02e      	b.n	80022a4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002252:	001a      	movs	r2, r3
 8002254:	f000 fb76 	bl	8002944 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	2160      	movs	r1, #96	@ 0x60
 800225e:	0018      	movs	r0, r3
 8002260:	f000 fba2 	bl	80029a8 <TIM_ITRx_SetConfig>
      break;
 8002264:	e01e      	b.n	80022a4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002272:	001a      	movs	r2, r3
 8002274:	f000 fb38 	bl	80028e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	2140      	movs	r1, #64	@ 0x40
 800227e:	0018      	movs	r0, r3
 8002280:	f000 fb92 	bl	80029a8 <TIM_ITRx_SetConfig>
      break;
 8002284:	e00e      	b.n	80022a4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	0019      	movs	r1, r3
 8002290:	0010      	movs	r0, r2
 8002292:	f000 fb89 	bl	80029a8 <TIM_ITRx_SetConfig>
      break;
 8002296:	e005      	b.n	80022a4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002298:	230f      	movs	r3, #15
 800229a:	18fb      	adds	r3, r7, r3
 800229c:	2201      	movs	r2, #1
 800229e:	701a      	strb	r2, [r3, #0]
      break;
 80022a0:	e000      	b.n	80022a4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80022a2:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	223d      	movs	r2, #61	@ 0x3d
 80022a8:	2101      	movs	r1, #1
 80022aa:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	223c      	movs	r2, #60	@ 0x3c
 80022b0:	2100      	movs	r1, #0
 80022b2:	5499      	strb	r1, [r3, r2]

  return status;
 80022b4:	230f      	movs	r3, #15
 80022b6:	18fb      	adds	r3, r7, r3
 80022b8:	781b      	ldrb	r3, [r3, #0]
}
 80022ba:	0018      	movs	r0, r3
 80022bc:	46bd      	mov	sp, r7
 80022be:	b004      	add	sp, #16
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	46c0      	nop			@ (mov r8, r8)
 80022c4:	ffceff88 	.word	0xffceff88
 80022c8:	ffff00ff 	.word	0xffff00ff

080022cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b084      	sub	sp, #16
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
 80022d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	4a2e      	ldr	r2, [pc, #184]	@ (8002398 <TIM_Base_SetConfig+0xcc>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d003      	beq.n	80022ec <TIM_Base_SetConfig+0x20>
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	4a2d      	ldr	r2, [pc, #180]	@ (800239c <TIM_Base_SetConfig+0xd0>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d108      	bne.n	80022fe <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	2270      	movs	r2, #112	@ 0x70
 80022f0:	4393      	bics	r3, r2
 80022f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	68fa      	ldr	r2, [r7, #12]
 80022fa:	4313      	orrs	r3, r2
 80022fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4a25      	ldr	r2, [pc, #148]	@ (8002398 <TIM_Base_SetConfig+0xcc>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d00f      	beq.n	8002326 <TIM_Base_SetConfig+0x5a>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4a24      	ldr	r2, [pc, #144]	@ (800239c <TIM_Base_SetConfig+0xd0>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d00b      	beq.n	8002326 <TIM_Base_SetConfig+0x5a>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4a23      	ldr	r2, [pc, #140]	@ (80023a0 <TIM_Base_SetConfig+0xd4>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d007      	beq.n	8002326 <TIM_Base_SetConfig+0x5a>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4a22      	ldr	r2, [pc, #136]	@ (80023a4 <TIM_Base_SetConfig+0xd8>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d003      	beq.n	8002326 <TIM_Base_SetConfig+0x5a>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4a21      	ldr	r2, [pc, #132]	@ (80023a8 <TIM_Base_SetConfig+0xdc>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d108      	bne.n	8002338 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	4a20      	ldr	r2, [pc, #128]	@ (80023ac <TIM_Base_SetConfig+0xe0>)
 800232a:	4013      	ands	r3, r2
 800232c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	68fa      	ldr	r2, [r7, #12]
 8002334:	4313      	orrs	r3, r2
 8002336:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2280      	movs	r2, #128	@ 0x80
 800233c:	4393      	bics	r3, r2
 800233e:	001a      	movs	r2, r3
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	695b      	ldr	r3, [r3, #20]
 8002344:	4313      	orrs	r3, r2
 8002346:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	689a      	ldr	r2, [r3, #8]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	4a0f      	ldr	r2, [pc, #60]	@ (8002398 <TIM_Base_SetConfig+0xcc>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d007      	beq.n	8002370 <TIM_Base_SetConfig+0xa4>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	4a10      	ldr	r2, [pc, #64]	@ (80023a4 <TIM_Base_SetConfig+0xd8>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d003      	beq.n	8002370 <TIM_Base_SetConfig+0xa4>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	4a0f      	ldr	r2, [pc, #60]	@ (80023a8 <TIM_Base_SetConfig+0xdc>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d103      	bne.n	8002378 <TIM_Base_SetConfig+0xac>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	691a      	ldr	r2, [r3, #16]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	2204      	movs	r2, #4
 800237e:	431a      	orrs	r2, r3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2201      	movs	r2, #1
 8002388:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	68fa      	ldr	r2, [r7, #12]
 800238e:	601a      	str	r2, [r3, #0]
}
 8002390:	46c0      	nop			@ (mov r8, r8)
 8002392:	46bd      	mov	sp, r7
 8002394:	b004      	add	sp, #16
 8002396:	bd80      	pop	{r7, pc}
 8002398:	40012c00 	.word	0x40012c00
 800239c:	40000400 	.word	0x40000400
 80023a0:	40002000 	.word	0x40002000
 80023a4:	40014400 	.word	0x40014400
 80023a8:	40014800 	.word	0x40014800
 80023ac:	fffffcff 	.word	0xfffffcff

080023b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b086      	sub	sp, #24
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
 80023b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6a1b      	ldr	r3, [r3, #32]
 80023be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6a1b      	ldr	r3, [r3, #32]
 80023c4:	2201      	movs	r2, #1
 80023c6:	4393      	bics	r3, r2
 80023c8:	001a      	movs	r2, r3
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	699b      	ldr	r3, [r3, #24]
 80023d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	4a2e      	ldr	r2, [pc, #184]	@ (8002498 <TIM_OC1_SetConfig+0xe8>)
 80023de:	4013      	ands	r3, r2
 80023e0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	2203      	movs	r2, #3
 80023e6:	4393      	bics	r3, r2
 80023e8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	68fa      	ldr	r2, [r7, #12]
 80023f0:	4313      	orrs	r3, r2
 80023f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	2202      	movs	r2, #2
 80023f8:	4393      	bics	r3, r2
 80023fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	697a      	ldr	r2, [r7, #20]
 8002402:	4313      	orrs	r3, r2
 8002404:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	4a24      	ldr	r2, [pc, #144]	@ (800249c <TIM_OC1_SetConfig+0xec>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d007      	beq.n	800241e <TIM_OC1_SetConfig+0x6e>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	4a23      	ldr	r2, [pc, #140]	@ (80024a0 <TIM_OC1_SetConfig+0xf0>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d003      	beq.n	800241e <TIM_OC1_SetConfig+0x6e>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	4a22      	ldr	r2, [pc, #136]	@ (80024a4 <TIM_OC1_SetConfig+0xf4>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d10c      	bne.n	8002438 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	2208      	movs	r2, #8
 8002422:	4393      	bics	r3, r2
 8002424:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	68db      	ldr	r3, [r3, #12]
 800242a:	697a      	ldr	r2, [r7, #20]
 800242c:	4313      	orrs	r3, r2
 800242e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	2204      	movs	r2, #4
 8002434:	4393      	bics	r3, r2
 8002436:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	4a18      	ldr	r2, [pc, #96]	@ (800249c <TIM_OC1_SetConfig+0xec>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d007      	beq.n	8002450 <TIM_OC1_SetConfig+0xa0>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	4a17      	ldr	r2, [pc, #92]	@ (80024a0 <TIM_OC1_SetConfig+0xf0>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d003      	beq.n	8002450 <TIM_OC1_SetConfig+0xa0>
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	4a16      	ldr	r2, [pc, #88]	@ (80024a4 <TIM_OC1_SetConfig+0xf4>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d111      	bne.n	8002474 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	4a15      	ldr	r2, [pc, #84]	@ (80024a8 <TIM_OC1_SetConfig+0xf8>)
 8002454:	4013      	ands	r3, r2
 8002456:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	4a14      	ldr	r2, [pc, #80]	@ (80024ac <TIM_OC1_SetConfig+0xfc>)
 800245c:	4013      	ands	r3, r2
 800245e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	695b      	ldr	r3, [r3, #20]
 8002464:	693a      	ldr	r2, [r7, #16]
 8002466:	4313      	orrs	r3, r2
 8002468:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	699b      	ldr	r3, [r3, #24]
 800246e:	693a      	ldr	r2, [r7, #16]
 8002470:	4313      	orrs	r3, r2
 8002472:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	693a      	ldr	r2, [r7, #16]
 8002478:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	68fa      	ldr	r2, [r7, #12]
 800247e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	685a      	ldr	r2, [r3, #4]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	697a      	ldr	r2, [r7, #20]
 800248c:	621a      	str	r2, [r3, #32]
}
 800248e:	46c0      	nop			@ (mov r8, r8)
 8002490:	46bd      	mov	sp, r7
 8002492:	b006      	add	sp, #24
 8002494:	bd80      	pop	{r7, pc}
 8002496:	46c0      	nop			@ (mov r8, r8)
 8002498:	fffeff8f 	.word	0xfffeff8f
 800249c:	40012c00 	.word	0x40012c00
 80024a0:	40014400 	.word	0x40014400
 80024a4:	40014800 	.word	0x40014800
 80024a8:	fffffeff 	.word	0xfffffeff
 80024ac:	fffffdff 	.word	0xfffffdff

080024b0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b086      	sub	sp, #24
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
 80024b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6a1b      	ldr	r3, [r3, #32]
 80024be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6a1b      	ldr	r3, [r3, #32]
 80024c4:	2210      	movs	r2, #16
 80024c6:	4393      	bics	r3, r2
 80024c8:	001a      	movs	r2, r3
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	699b      	ldr	r3, [r3, #24]
 80024d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	4a2c      	ldr	r2, [pc, #176]	@ (8002590 <TIM_OC2_SetConfig+0xe0>)
 80024de:	4013      	ands	r3, r2
 80024e0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	4a2b      	ldr	r2, [pc, #172]	@ (8002594 <TIM_OC2_SetConfig+0xe4>)
 80024e6:	4013      	ands	r3, r2
 80024e8:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	021b      	lsls	r3, r3, #8
 80024f0:	68fa      	ldr	r2, [r7, #12]
 80024f2:	4313      	orrs	r3, r2
 80024f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	2220      	movs	r2, #32
 80024fa:	4393      	bics	r3, r2
 80024fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	689b      	ldr	r3, [r3, #8]
 8002502:	011b      	lsls	r3, r3, #4
 8002504:	697a      	ldr	r2, [r7, #20]
 8002506:	4313      	orrs	r3, r2
 8002508:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	4a22      	ldr	r2, [pc, #136]	@ (8002598 <TIM_OC2_SetConfig+0xe8>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d10d      	bne.n	800252e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	2280      	movs	r2, #128	@ 0x80
 8002516:	4393      	bics	r3, r2
 8002518:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	68db      	ldr	r3, [r3, #12]
 800251e:	011b      	lsls	r3, r3, #4
 8002520:	697a      	ldr	r2, [r7, #20]
 8002522:	4313      	orrs	r3, r2
 8002524:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	2240      	movs	r2, #64	@ 0x40
 800252a:	4393      	bics	r3, r2
 800252c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	4a19      	ldr	r2, [pc, #100]	@ (8002598 <TIM_OC2_SetConfig+0xe8>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d007      	beq.n	8002546 <TIM_OC2_SetConfig+0x96>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	4a18      	ldr	r2, [pc, #96]	@ (800259c <TIM_OC2_SetConfig+0xec>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d003      	beq.n	8002546 <TIM_OC2_SetConfig+0x96>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4a17      	ldr	r2, [pc, #92]	@ (80025a0 <TIM_OC2_SetConfig+0xf0>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d113      	bne.n	800256e <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	4a16      	ldr	r2, [pc, #88]	@ (80025a4 <TIM_OC2_SetConfig+0xf4>)
 800254a:	4013      	ands	r3, r2
 800254c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800254e:	693b      	ldr	r3, [r7, #16]
 8002550:	4a15      	ldr	r2, [pc, #84]	@ (80025a8 <TIM_OC2_SetConfig+0xf8>)
 8002552:	4013      	ands	r3, r2
 8002554:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	695b      	ldr	r3, [r3, #20]
 800255a:	009b      	lsls	r3, r3, #2
 800255c:	693a      	ldr	r2, [r7, #16]
 800255e:	4313      	orrs	r3, r2
 8002560:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	699b      	ldr	r3, [r3, #24]
 8002566:	009b      	lsls	r3, r3, #2
 8002568:	693a      	ldr	r2, [r7, #16]
 800256a:	4313      	orrs	r3, r2
 800256c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	693a      	ldr	r2, [r7, #16]
 8002572:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	68fa      	ldr	r2, [r7, #12]
 8002578:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	685a      	ldr	r2, [r3, #4]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	697a      	ldr	r2, [r7, #20]
 8002586:	621a      	str	r2, [r3, #32]
}
 8002588:	46c0      	nop			@ (mov r8, r8)
 800258a:	46bd      	mov	sp, r7
 800258c:	b006      	add	sp, #24
 800258e:	bd80      	pop	{r7, pc}
 8002590:	feff8fff 	.word	0xfeff8fff
 8002594:	fffffcff 	.word	0xfffffcff
 8002598:	40012c00 	.word	0x40012c00
 800259c:	40014400 	.word	0x40014400
 80025a0:	40014800 	.word	0x40014800
 80025a4:	fffffbff 	.word	0xfffffbff
 80025a8:	fffff7ff 	.word	0xfffff7ff

080025ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b086      	sub	sp, #24
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
 80025b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6a1b      	ldr	r3, [r3, #32]
 80025ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6a1b      	ldr	r3, [r3, #32]
 80025c0:	4a31      	ldr	r2, [pc, #196]	@ (8002688 <TIM_OC3_SetConfig+0xdc>)
 80025c2:	401a      	ands	r2, r3
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	69db      	ldr	r3, [r3, #28]
 80025d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	4a2d      	ldr	r2, [pc, #180]	@ (800268c <TIM_OC3_SetConfig+0xe0>)
 80025d8:	4013      	ands	r3, r2
 80025da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	2203      	movs	r2, #3
 80025e0:	4393      	bics	r3, r2
 80025e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	68fa      	ldr	r2, [r7, #12]
 80025ea:	4313      	orrs	r3, r2
 80025ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	4a27      	ldr	r2, [pc, #156]	@ (8002690 <TIM_OC3_SetConfig+0xe4>)
 80025f2:	4013      	ands	r3, r2
 80025f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	021b      	lsls	r3, r3, #8
 80025fc:	697a      	ldr	r2, [r7, #20]
 80025fe:	4313      	orrs	r3, r2
 8002600:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4a23      	ldr	r2, [pc, #140]	@ (8002694 <TIM_OC3_SetConfig+0xe8>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d10d      	bne.n	8002626 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	4a22      	ldr	r2, [pc, #136]	@ (8002698 <TIM_OC3_SetConfig+0xec>)
 800260e:	4013      	ands	r3, r2
 8002610:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	68db      	ldr	r3, [r3, #12]
 8002616:	021b      	lsls	r3, r3, #8
 8002618:	697a      	ldr	r2, [r7, #20]
 800261a:	4313      	orrs	r3, r2
 800261c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	4a1e      	ldr	r2, [pc, #120]	@ (800269c <TIM_OC3_SetConfig+0xf0>)
 8002622:	4013      	ands	r3, r2
 8002624:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	4a1a      	ldr	r2, [pc, #104]	@ (8002694 <TIM_OC3_SetConfig+0xe8>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d007      	beq.n	800263e <TIM_OC3_SetConfig+0x92>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	4a1b      	ldr	r2, [pc, #108]	@ (80026a0 <TIM_OC3_SetConfig+0xf4>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d003      	beq.n	800263e <TIM_OC3_SetConfig+0x92>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	4a1a      	ldr	r2, [pc, #104]	@ (80026a4 <TIM_OC3_SetConfig+0xf8>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d113      	bne.n	8002666 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	4a19      	ldr	r2, [pc, #100]	@ (80026a8 <TIM_OC3_SetConfig+0xfc>)
 8002642:	4013      	ands	r3, r2
 8002644:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	4a18      	ldr	r2, [pc, #96]	@ (80026ac <TIM_OC3_SetConfig+0x100>)
 800264a:	4013      	ands	r3, r2
 800264c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	695b      	ldr	r3, [r3, #20]
 8002652:	011b      	lsls	r3, r3, #4
 8002654:	693a      	ldr	r2, [r7, #16]
 8002656:	4313      	orrs	r3, r2
 8002658:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	699b      	ldr	r3, [r3, #24]
 800265e:	011b      	lsls	r3, r3, #4
 8002660:	693a      	ldr	r2, [r7, #16]
 8002662:	4313      	orrs	r3, r2
 8002664:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	693a      	ldr	r2, [r7, #16]
 800266a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	68fa      	ldr	r2, [r7, #12]
 8002670:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	685a      	ldr	r2, [r3, #4]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	697a      	ldr	r2, [r7, #20]
 800267e:	621a      	str	r2, [r3, #32]
}
 8002680:	46c0      	nop			@ (mov r8, r8)
 8002682:	46bd      	mov	sp, r7
 8002684:	b006      	add	sp, #24
 8002686:	bd80      	pop	{r7, pc}
 8002688:	fffffeff 	.word	0xfffffeff
 800268c:	fffeff8f 	.word	0xfffeff8f
 8002690:	fffffdff 	.word	0xfffffdff
 8002694:	40012c00 	.word	0x40012c00
 8002698:	fffff7ff 	.word	0xfffff7ff
 800269c:	fffffbff 	.word	0xfffffbff
 80026a0:	40014400 	.word	0x40014400
 80026a4:	40014800 	.word	0x40014800
 80026a8:	ffffefff 	.word	0xffffefff
 80026ac:	ffffdfff 	.word	0xffffdfff

080026b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b086      	sub	sp, #24
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
 80026b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6a1b      	ldr	r3, [r3, #32]
 80026be:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6a1b      	ldr	r3, [r3, #32]
 80026c4:	4a24      	ldr	r2, [pc, #144]	@ (8002758 <TIM_OC4_SetConfig+0xa8>)
 80026c6:	401a      	ands	r2, r3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	69db      	ldr	r3, [r3, #28]
 80026d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	4a20      	ldr	r2, [pc, #128]	@ (800275c <TIM_OC4_SetConfig+0xac>)
 80026dc:	4013      	ands	r3, r2
 80026de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	4a1f      	ldr	r2, [pc, #124]	@ (8002760 <TIM_OC4_SetConfig+0xb0>)
 80026e4:	4013      	ands	r3, r2
 80026e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	021b      	lsls	r3, r3, #8
 80026ee:	68fa      	ldr	r2, [r7, #12]
 80026f0:	4313      	orrs	r3, r2
 80026f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	4a1b      	ldr	r2, [pc, #108]	@ (8002764 <TIM_OC4_SetConfig+0xb4>)
 80026f8:	4013      	ands	r3, r2
 80026fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	031b      	lsls	r3, r3, #12
 8002702:	693a      	ldr	r2, [r7, #16]
 8002704:	4313      	orrs	r3, r2
 8002706:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	4a17      	ldr	r2, [pc, #92]	@ (8002768 <TIM_OC4_SetConfig+0xb8>)
 800270c:	4293      	cmp	r3, r2
 800270e:	d007      	beq.n	8002720 <TIM_OC4_SetConfig+0x70>
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	4a16      	ldr	r2, [pc, #88]	@ (800276c <TIM_OC4_SetConfig+0xbc>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d003      	beq.n	8002720 <TIM_OC4_SetConfig+0x70>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	4a15      	ldr	r2, [pc, #84]	@ (8002770 <TIM_OC4_SetConfig+0xc0>)
 800271c:	4293      	cmp	r3, r2
 800271e:	d109      	bne.n	8002734 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	4a14      	ldr	r2, [pc, #80]	@ (8002774 <TIM_OC4_SetConfig+0xc4>)
 8002724:	4013      	ands	r3, r2
 8002726:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	695b      	ldr	r3, [r3, #20]
 800272c:	019b      	lsls	r3, r3, #6
 800272e:	697a      	ldr	r2, [r7, #20]
 8002730:	4313      	orrs	r3, r2
 8002732:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	697a      	ldr	r2, [r7, #20]
 8002738:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	68fa      	ldr	r2, [r7, #12]
 800273e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	685a      	ldr	r2, [r3, #4]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	693a      	ldr	r2, [r7, #16]
 800274c:	621a      	str	r2, [r3, #32]
}
 800274e:	46c0      	nop			@ (mov r8, r8)
 8002750:	46bd      	mov	sp, r7
 8002752:	b006      	add	sp, #24
 8002754:	bd80      	pop	{r7, pc}
 8002756:	46c0      	nop			@ (mov r8, r8)
 8002758:	ffffefff 	.word	0xffffefff
 800275c:	feff8fff 	.word	0xfeff8fff
 8002760:	fffffcff 	.word	0xfffffcff
 8002764:	ffffdfff 	.word	0xffffdfff
 8002768:	40012c00 	.word	0x40012c00
 800276c:	40014400 	.word	0x40014400
 8002770:	40014800 	.word	0x40014800
 8002774:	ffffbfff 	.word	0xffffbfff

08002778 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b086      	sub	sp, #24
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6a1b      	ldr	r3, [r3, #32]
 8002786:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6a1b      	ldr	r3, [r3, #32]
 800278c:	4a21      	ldr	r2, [pc, #132]	@ (8002814 <TIM_OC5_SetConfig+0x9c>)
 800278e:	401a      	ands	r2, r3
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800279e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	4a1d      	ldr	r2, [pc, #116]	@ (8002818 <TIM_OC5_SetConfig+0xa0>)
 80027a4:	4013      	ands	r3, r2
 80027a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	68fa      	ldr	r2, [r7, #12]
 80027ae:	4313      	orrs	r3, r2
 80027b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80027b2:	693b      	ldr	r3, [r7, #16]
 80027b4:	4a19      	ldr	r2, [pc, #100]	@ (800281c <TIM_OC5_SetConfig+0xa4>)
 80027b6:	4013      	ands	r3, r2
 80027b8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	041b      	lsls	r3, r3, #16
 80027c0:	693a      	ldr	r2, [r7, #16]
 80027c2:	4313      	orrs	r3, r2
 80027c4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	4a15      	ldr	r2, [pc, #84]	@ (8002820 <TIM_OC5_SetConfig+0xa8>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d007      	beq.n	80027de <TIM_OC5_SetConfig+0x66>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4a14      	ldr	r2, [pc, #80]	@ (8002824 <TIM_OC5_SetConfig+0xac>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d003      	beq.n	80027de <TIM_OC5_SetConfig+0x66>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	4a13      	ldr	r2, [pc, #76]	@ (8002828 <TIM_OC5_SetConfig+0xb0>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d109      	bne.n	80027f2 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80027de:	697b      	ldr	r3, [r7, #20]
 80027e0:	4a0c      	ldr	r2, [pc, #48]	@ (8002814 <TIM_OC5_SetConfig+0x9c>)
 80027e2:	4013      	ands	r3, r2
 80027e4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	695b      	ldr	r3, [r3, #20]
 80027ea:	021b      	lsls	r3, r3, #8
 80027ec:	697a      	ldr	r2, [r7, #20]
 80027ee:	4313      	orrs	r3, r2
 80027f0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	697a      	ldr	r2, [r7, #20]
 80027f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	68fa      	ldr	r2, [r7, #12]
 80027fc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	685a      	ldr	r2, [r3, #4]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	693a      	ldr	r2, [r7, #16]
 800280a:	621a      	str	r2, [r3, #32]
}
 800280c:	46c0      	nop			@ (mov r8, r8)
 800280e:	46bd      	mov	sp, r7
 8002810:	b006      	add	sp, #24
 8002812:	bd80      	pop	{r7, pc}
 8002814:	fffeffff 	.word	0xfffeffff
 8002818:	fffeff8f 	.word	0xfffeff8f
 800281c:	fffdffff 	.word	0xfffdffff
 8002820:	40012c00 	.word	0x40012c00
 8002824:	40014400 	.word	0x40014400
 8002828:	40014800 	.word	0x40014800

0800282c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b086      	sub	sp, #24
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
 8002834:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6a1b      	ldr	r3, [r3, #32]
 800283a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6a1b      	ldr	r3, [r3, #32]
 8002840:	4a22      	ldr	r2, [pc, #136]	@ (80028cc <TIM_OC6_SetConfig+0xa0>)
 8002842:	401a      	ands	r2, r3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002852:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	4a1e      	ldr	r2, [pc, #120]	@ (80028d0 <TIM_OC6_SetConfig+0xa4>)
 8002858:	4013      	ands	r3, r2
 800285a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	021b      	lsls	r3, r3, #8
 8002862:	68fa      	ldr	r2, [r7, #12]
 8002864:	4313      	orrs	r3, r2
 8002866:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	4a1a      	ldr	r2, [pc, #104]	@ (80028d4 <TIM_OC6_SetConfig+0xa8>)
 800286c:	4013      	ands	r3, r2
 800286e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	689b      	ldr	r3, [r3, #8]
 8002874:	051b      	lsls	r3, r3, #20
 8002876:	693a      	ldr	r2, [r7, #16]
 8002878:	4313      	orrs	r3, r2
 800287a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	4a16      	ldr	r2, [pc, #88]	@ (80028d8 <TIM_OC6_SetConfig+0xac>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d007      	beq.n	8002894 <TIM_OC6_SetConfig+0x68>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	4a15      	ldr	r2, [pc, #84]	@ (80028dc <TIM_OC6_SetConfig+0xb0>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d003      	beq.n	8002894 <TIM_OC6_SetConfig+0x68>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	4a14      	ldr	r2, [pc, #80]	@ (80028e0 <TIM_OC6_SetConfig+0xb4>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d109      	bne.n	80028a8 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	4a13      	ldr	r2, [pc, #76]	@ (80028e4 <TIM_OC6_SetConfig+0xb8>)
 8002898:	4013      	ands	r3, r2
 800289a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	695b      	ldr	r3, [r3, #20]
 80028a0:	029b      	lsls	r3, r3, #10
 80028a2:	697a      	ldr	r2, [r7, #20]
 80028a4:	4313      	orrs	r3, r2
 80028a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	697a      	ldr	r2, [r7, #20]
 80028ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	68fa      	ldr	r2, [r7, #12]
 80028b2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	685a      	ldr	r2, [r3, #4]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	693a      	ldr	r2, [r7, #16]
 80028c0:	621a      	str	r2, [r3, #32]
}
 80028c2:	46c0      	nop			@ (mov r8, r8)
 80028c4:	46bd      	mov	sp, r7
 80028c6:	b006      	add	sp, #24
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	46c0      	nop			@ (mov r8, r8)
 80028cc:	ffefffff 	.word	0xffefffff
 80028d0:	feff8fff 	.word	0xfeff8fff
 80028d4:	ffdfffff 	.word	0xffdfffff
 80028d8:	40012c00 	.word	0x40012c00
 80028dc:	40014400 	.word	0x40014400
 80028e0:	40014800 	.word	0x40014800
 80028e4:	fffbffff 	.word	0xfffbffff

080028e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b086      	sub	sp, #24
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	60f8      	str	r0, [r7, #12]
 80028f0:	60b9      	str	r1, [r7, #8]
 80028f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	6a1b      	ldr	r3, [r3, #32]
 80028f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	6a1b      	ldr	r3, [r3, #32]
 80028fe:	2201      	movs	r2, #1
 8002900:	4393      	bics	r3, r2
 8002902:	001a      	movs	r2, r3
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	699b      	ldr	r3, [r3, #24]
 800290c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	22f0      	movs	r2, #240	@ 0xf0
 8002912:	4393      	bics	r3, r2
 8002914:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	011b      	lsls	r3, r3, #4
 800291a:	693a      	ldr	r2, [r7, #16]
 800291c:	4313      	orrs	r3, r2
 800291e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	220a      	movs	r2, #10
 8002924:	4393      	bics	r3, r2
 8002926:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002928:	697a      	ldr	r2, [r7, #20]
 800292a:	68bb      	ldr	r3, [r7, #8]
 800292c:	4313      	orrs	r3, r2
 800292e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	693a      	ldr	r2, [r7, #16]
 8002934:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	697a      	ldr	r2, [r7, #20]
 800293a:	621a      	str	r2, [r3, #32]
}
 800293c:	46c0      	nop			@ (mov r8, r8)
 800293e:	46bd      	mov	sp, r7
 8002940:	b006      	add	sp, #24
 8002942:	bd80      	pop	{r7, pc}

08002944 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b086      	sub	sp, #24
 8002948:	af00      	add	r7, sp, #0
 800294a:	60f8      	str	r0, [r7, #12]
 800294c:	60b9      	str	r1, [r7, #8]
 800294e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	6a1b      	ldr	r3, [r3, #32]
 8002954:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	6a1b      	ldr	r3, [r3, #32]
 800295a:	2210      	movs	r2, #16
 800295c:	4393      	bics	r3, r2
 800295e:	001a      	movs	r2, r3
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	699b      	ldr	r3, [r3, #24]
 8002968:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	4a0d      	ldr	r2, [pc, #52]	@ (80029a4 <TIM_TI2_ConfigInputStage+0x60>)
 800296e:	4013      	ands	r3, r2
 8002970:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	031b      	lsls	r3, r3, #12
 8002976:	693a      	ldr	r2, [r7, #16]
 8002978:	4313      	orrs	r3, r2
 800297a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	22a0      	movs	r2, #160	@ 0xa0
 8002980:	4393      	bics	r3, r2
 8002982:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	011b      	lsls	r3, r3, #4
 8002988:	697a      	ldr	r2, [r7, #20]
 800298a:	4313      	orrs	r3, r2
 800298c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	693a      	ldr	r2, [r7, #16]
 8002992:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	697a      	ldr	r2, [r7, #20]
 8002998:	621a      	str	r2, [r3, #32]
}
 800299a:	46c0      	nop			@ (mov r8, r8)
 800299c:	46bd      	mov	sp, r7
 800299e:	b006      	add	sp, #24
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	46c0      	nop			@ (mov r8, r8)
 80029a4:	ffff0fff 	.word	0xffff0fff

080029a8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
 80029b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	4a08      	ldr	r2, [pc, #32]	@ (80029dc <TIM_ITRx_SetConfig+0x34>)
 80029bc:	4013      	ands	r3, r2
 80029be:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80029c0:	683a      	ldr	r2, [r7, #0]
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	2207      	movs	r2, #7
 80029c8:	4313      	orrs	r3, r2
 80029ca:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	68fa      	ldr	r2, [r7, #12]
 80029d0:	609a      	str	r2, [r3, #8]
}
 80029d2:	46c0      	nop			@ (mov r8, r8)
 80029d4:	46bd      	mov	sp, r7
 80029d6:	b004      	add	sp, #16
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	46c0      	nop			@ (mov r8, r8)
 80029dc:	ffcfff8f 	.word	0xffcfff8f

080029e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b086      	sub	sp, #24
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	60f8      	str	r0, [r7, #12]
 80029e8:	60b9      	str	r1, [r7, #8]
 80029ea:	607a      	str	r2, [r7, #4]
 80029ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	689b      	ldr	r3, [r3, #8]
 80029f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	4a09      	ldr	r2, [pc, #36]	@ (8002a1c <TIM_ETR_SetConfig+0x3c>)
 80029f8:	4013      	ands	r3, r2
 80029fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	021a      	lsls	r2, r3, #8
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	431a      	orrs	r2, r3
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	4313      	orrs	r3, r2
 8002a08:	697a      	ldr	r2, [r7, #20]
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	697a      	ldr	r2, [r7, #20]
 8002a12:	609a      	str	r2, [r3, #8]
}
 8002a14:	46c0      	nop			@ (mov r8, r8)
 8002a16:	46bd      	mov	sp, r7
 8002a18:	b006      	add	sp, #24
 8002a1a:	bd80      	pop	{r7, pc}
 8002a1c:	ffff00ff 	.word	0xffff00ff

08002a20 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b086      	sub	sp, #24
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	60f8      	str	r0, [r7, #12]
 8002a28:	60b9      	str	r1, [r7, #8]
 8002a2a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	221f      	movs	r2, #31
 8002a30:	4013      	ands	r3, r2
 8002a32:	2201      	movs	r2, #1
 8002a34:	409a      	lsls	r2, r3
 8002a36:	0013      	movs	r3, r2
 8002a38:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	6a1b      	ldr	r3, [r3, #32]
 8002a3e:	697a      	ldr	r2, [r7, #20]
 8002a40:	43d2      	mvns	r2, r2
 8002a42:	401a      	ands	r2, r3
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	6a1a      	ldr	r2, [r3, #32]
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	211f      	movs	r1, #31
 8002a50:	400b      	ands	r3, r1
 8002a52:	6879      	ldr	r1, [r7, #4]
 8002a54:	4099      	lsls	r1, r3
 8002a56:	000b      	movs	r3, r1
 8002a58:	431a      	orrs	r2, r3
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	621a      	str	r2, [r3, #32]
}
 8002a5e:	46c0      	nop			@ (mov r8, r8)
 8002a60:	46bd      	mov	sp, r7
 8002a62:	b006      	add	sp, #24
 8002a64:	bd80      	pop	{r7, pc}
	...

08002a68 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b084      	sub	sp, #16
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
 8002a70:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	223c      	movs	r2, #60	@ 0x3c
 8002a76:	5c9b      	ldrb	r3, [r3, r2]
 8002a78:	2b01      	cmp	r3, #1
 8002a7a:	d101      	bne.n	8002a80 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002a7c:	2302      	movs	r3, #2
 8002a7e:	e04a      	b.n	8002b16 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	223c      	movs	r2, #60	@ 0x3c
 8002a84:	2101      	movs	r1, #1
 8002a86:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	223d      	movs	r2, #61	@ 0x3d
 8002a8c:	2102      	movs	r1, #2
 8002a8e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a1e      	ldr	r2, [pc, #120]	@ (8002b20 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d108      	bne.n	8002abc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	4a1d      	ldr	r2, [pc, #116]	@ (8002b24 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8002aae:	4013      	ands	r3, r2
 8002ab0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	68fa      	ldr	r2, [r7, #12]
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	2270      	movs	r2, #112	@ 0x70
 8002ac0:	4393      	bics	r3, r2
 8002ac2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	68fa      	ldr	r2, [r7, #12]
 8002aca:	4313      	orrs	r3, r2
 8002acc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	68fa      	ldr	r2, [r7, #12]
 8002ad4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a11      	ldr	r2, [pc, #68]	@ (8002b20 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d004      	beq.n	8002aea <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a10      	ldr	r2, [pc, #64]	@ (8002b28 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d10c      	bne.n	8002b04 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	2280      	movs	r2, #128	@ 0x80
 8002aee:	4393      	bics	r3, r2
 8002af0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	689b      	ldr	r3, [r3, #8]
 8002af6:	68ba      	ldr	r2, [r7, #8]
 8002af8:	4313      	orrs	r3, r2
 8002afa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	68ba      	ldr	r2, [r7, #8]
 8002b02:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	223d      	movs	r2, #61	@ 0x3d
 8002b08:	2101      	movs	r1, #1
 8002b0a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	223c      	movs	r2, #60	@ 0x3c
 8002b10:	2100      	movs	r1, #0
 8002b12:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002b14:	2300      	movs	r3, #0
}
 8002b16:	0018      	movs	r0, r3
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	b004      	add	sp, #16
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	46c0      	nop			@ (mov r8, r8)
 8002b20:	40012c00 	.word	0x40012c00
 8002b24:	ff0fffff 	.word	0xff0fffff
 8002b28:	40000400 	.word	0x40000400

08002b2c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b082      	sub	sp, #8
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d101      	bne.n	8002b3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e046      	b.n	8002bcc <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2288      	movs	r2, #136	@ 0x88
 8002b42:	589b      	ldr	r3, [r3, r2]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d107      	bne.n	8002b58 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2284      	movs	r2, #132	@ 0x84
 8002b4c:	2100      	movs	r1, #0
 8002b4e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	0018      	movs	r0, r3
 8002b54:	f000 f840 	bl	8002bd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2288      	movs	r2, #136	@ 0x88
 8002b5c:	2124      	movs	r1, #36	@ 0x24
 8002b5e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	2101      	movs	r1, #1
 8002b6c:	438a      	bics	r2, r1
 8002b6e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d003      	beq.n	8002b80 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	0018      	movs	r0, r3
 8002b7c:	f000 f9b2 	bl	8002ee4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	0018      	movs	r0, r3
 8002b84:	f000 f830 	bl	8002be8 <UART_SetConfig>
 8002b88:	0003      	movs	r3, r0
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d101      	bne.n	8002b92 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e01c      	b.n	8002bcc <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	685a      	ldr	r2, [r3, #4]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	490d      	ldr	r1, [pc, #52]	@ (8002bd4 <HAL_UART_Init+0xa8>)
 8002b9e:	400a      	ands	r2, r1
 8002ba0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	689a      	ldr	r2, [r3, #8]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	212a      	movs	r1, #42	@ 0x2a
 8002bae:	438a      	bics	r2, r1
 8002bb0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	2101      	movs	r1, #1
 8002bbe:	430a      	orrs	r2, r1
 8002bc0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	0018      	movs	r0, r3
 8002bc6:	f000 fa41 	bl	800304c <UART_CheckIdleState>
 8002bca:	0003      	movs	r3, r0
}
 8002bcc:	0018      	movs	r0, r3
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	b002      	add	sp, #8
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	ffffb7ff 	.word	0xffffb7ff

08002bd8 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b082      	sub	sp, #8
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8002be0:	46c0      	nop			@ (mov r8, r8)
 8002be2:	46bd      	mov	sp, r7
 8002be4:	b002      	add	sp, #8
 8002be6:	bd80      	pop	{r7, pc}

08002be8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b088      	sub	sp, #32
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002bf0:	231e      	movs	r3, #30
 8002bf2:	18fb      	adds	r3, r7, r3
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	689a      	ldr	r2, [r3, #8]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	691b      	ldr	r3, [r3, #16]
 8002c00:	431a      	orrs	r2, r3
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	695b      	ldr	r3, [r3, #20]
 8002c06:	431a      	orrs	r2, r3
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	69db      	ldr	r3, [r3, #28]
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4aab      	ldr	r2, [pc, #684]	@ (8002ec4 <UART_SetConfig+0x2dc>)
 8002c18:	4013      	ands	r3, r2
 8002c1a:	0019      	movs	r1, r3
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	697a      	ldr	r2, [r7, #20]
 8002c22:	430a      	orrs	r2, r1
 8002c24:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	4aa6      	ldr	r2, [pc, #664]	@ (8002ec8 <UART_SetConfig+0x2e0>)
 8002c2e:	4013      	ands	r3, r2
 8002c30:	0019      	movs	r1, r3
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	68da      	ldr	r2, [r3, #12]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	430a      	orrs	r2, r1
 8002c3c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	699b      	ldr	r3, [r3, #24]
 8002c42:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6a1b      	ldr	r3, [r3, #32]
 8002c48:	697a      	ldr	r2, [r7, #20]
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	4a9d      	ldr	r2, [pc, #628]	@ (8002ecc <UART_SetConfig+0x2e4>)
 8002c56:	4013      	ands	r3, r2
 8002c58:	0019      	movs	r1, r3
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	697a      	ldr	r2, [r7, #20]
 8002c60:	430a      	orrs	r2, r1
 8002c62:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c6a:	220f      	movs	r2, #15
 8002c6c:	4393      	bics	r3, r2
 8002c6e:	0019      	movs	r1, r3
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	430a      	orrs	r2, r1
 8002c7a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a93      	ldr	r2, [pc, #588]	@ (8002ed0 <UART_SetConfig+0x2e8>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d127      	bne.n	8002cd6 <UART_SetConfig+0xee>
 8002c86:	4b93      	ldr	r3, [pc, #588]	@ (8002ed4 <UART_SetConfig+0x2ec>)
 8002c88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c8a:	2203      	movs	r2, #3
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	2b03      	cmp	r3, #3
 8002c90:	d017      	beq.n	8002cc2 <UART_SetConfig+0xda>
 8002c92:	d81b      	bhi.n	8002ccc <UART_SetConfig+0xe4>
 8002c94:	2b02      	cmp	r3, #2
 8002c96:	d00a      	beq.n	8002cae <UART_SetConfig+0xc6>
 8002c98:	d818      	bhi.n	8002ccc <UART_SetConfig+0xe4>
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d002      	beq.n	8002ca4 <UART_SetConfig+0xbc>
 8002c9e:	2b01      	cmp	r3, #1
 8002ca0:	d00a      	beq.n	8002cb8 <UART_SetConfig+0xd0>
 8002ca2:	e013      	b.n	8002ccc <UART_SetConfig+0xe4>
 8002ca4:	231f      	movs	r3, #31
 8002ca6:	18fb      	adds	r3, r7, r3
 8002ca8:	2200      	movs	r2, #0
 8002caa:	701a      	strb	r2, [r3, #0]
 8002cac:	e021      	b.n	8002cf2 <UART_SetConfig+0x10a>
 8002cae:	231f      	movs	r3, #31
 8002cb0:	18fb      	adds	r3, r7, r3
 8002cb2:	2202      	movs	r2, #2
 8002cb4:	701a      	strb	r2, [r3, #0]
 8002cb6:	e01c      	b.n	8002cf2 <UART_SetConfig+0x10a>
 8002cb8:	231f      	movs	r3, #31
 8002cba:	18fb      	adds	r3, r7, r3
 8002cbc:	2204      	movs	r2, #4
 8002cbe:	701a      	strb	r2, [r3, #0]
 8002cc0:	e017      	b.n	8002cf2 <UART_SetConfig+0x10a>
 8002cc2:	231f      	movs	r3, #31
 8002cc4:	18fb      	adds	r3, r7, r3
 8002cc6:	2208      	movs	r2, #8
 8002cc8:	701a      	strb	r2, [r3, #0]
 8002cca:	e012      	b.n	8002cf2 <UART_SetConfig+0x10a>
 8002ccc:	231f      	movs	r3, #31
 8002cce:	18fb      	adds	r3, r7, r3
 8002cd0:	2210      	movs	r2, #16
 8002cd2:	701a      	strb	r2, [r3, #0]
 8002cd4:	e00d      	b.n	8002cf2 <UART_SetConfig+0x10a>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a7f      	ldr	r2, [pc, #508]	@ (8002ed8 <UART_SetConfig+0x2f0>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d104      	bne.n	8002cea <UART_SetConfig+0x102>
 8002ce0:	231f      	movs	r3, #31
 8002ce2:	18fb      	adds	r3, r7, r3
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	701a      	strb	r2, [r3, #0]
 8002ce8:	e003      	b.n	8002cf2 <UART_SetConfig+0x10a>
 8002cea:	231f      	movs	r3, #31
 8002cec:	18fb      	adds	r3, r7, r3
 8002cee:	2210      	movs	r2, #16
 8002cf0:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	69da      	ldr	r2, [r3, #28]
 8002cf6:	2380      	movs	r3, #128	@ 0x80
 8002cf8:	021b      	lsls	r3, r3, #8
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d000      	beq.n	8002d00 <UART_SetConfig+0x118>
 8002cfe:	e06f      	b.n	8002de0 <UART_SetConfig+0x1f8>
  {
    switch (clocksource)
 8002d00:	231f      	movs	r3, #31
 8002d02:	18fb      	adds	r3, r7, r3
 8002d04:	781b      	ldrb	r3, [r3, #0]
 8002d06:	2b08      	cmp	r3, #8
 8002d08:	d01f      	beq.n	8002d4a <UART_SetConfig+0x162>
 8002d0a:	dc22      	bgt.n	8002d52 <UART_SetConfig+0x16a>
 8002d0c:	2b04      	cmp	r3, #4
 8002d0e:	d017      	beq.n	8002d40 <UART_SetConfig+0x158>
 8002d10:	dc1f      	bgt.n	8002d52 <UART_SetConfig+0x16a>
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d002      	beq.n	8002d1c <UART_SetConfig+0x134>
 8002d16:	2b02      	cmp	r3, #2
 8002d18:	d005      	beq.n	8002d26 <UART_SetConfig+0x13e>
 8002d1a:	e01a      	b.n	8002d52 <UART_SetConfig+0x16a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d1c:	f7fe ff58 	bl	8001bd0 <HAL_RCC_GetPCLK1Freq>
 8002d20:	0003      	movs	r3, r0
 8002d22:	61bb      	str	r3, [r7, #24]
        break;
 8002d24:	e01c      	b.n	8002d60 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8002d26:	4b6b      	ldr	r3, [pc, #428]	@ (8002ed4 <UART_SetConfig+0x2ec>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	095b      	lsrs	r3, r3, #5
 8002d2c:	2207      	movs	r2, #7
 8002d2e:	4013      	ands	r3, r2
 8002d30:	3301      	adds	r3, #1
 8002d32:	0019      	movs	r1, r3
 8002d34:	4869      	ldr	r0, [pc, #420]	@ (8002edc <UART_SetConfig+0x2f4>)
 8002d36:	f7fd f9e7 	bl	8000108 <__udivsi3>
 8002d3a:	0003      	movs	r3, r0
 8002d3c:	61bb      	str	r3, [r7, #24]
        break;
 8002d3e:	e00f      	b.n	8002d60 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d40:	f7fe fee8 	bl	8001b14 <HAL_RCC_GetSysClockFreq>
 8002d44:	0003      	movs	r3, r0
 8002d46:	61bb      	str	r3, [r7, #24]
        break;
 8002d48:	e00a      	b.n	8002d60 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d4a:	2380      	movs	r3, #128	@ 0x80
 8002d4c:	021b      	lsls	r3, r3, #8
 8002d4e:	61bb      	str	r3, [r7, #24]
        break;
 8002d50:	e006      	b.n	8002d60 <UART_SetConfig+0x178>
      default:
        pclk = 0U;
 8002d52:	2300      	movs	r3, #0
 8002d54:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002d56:	231e      	movs	r3, #30
 8002d58:	18fb      	adds	r3, r7, r3
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	701a      	strb	r2, [r3, #0]
        break;
 8002d5e:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002d60:	69bb      	ldr	r3, [r7, #24]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d100      	bne.n	8002d68 <UART_SetConfig+0x180>
 8002d66:	e097      	b.n	8002e98 <UART_SetConfig+0x2b0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002d6c:	4b5c      	ldr	r3, [pc, #368]	@ (8002ee0 <UART_SetConfig+0x2f8>)
 8002d6e:	0052      	lsls	r2, r2, #1
 8002d70:	5ad3      	ldrh	r3, [r2, r3]
 8002d72:	0019      	movs	r1, r3
 8002d74:	69b8      	ldr	r0, [r7, #24]
 8002d76:	f7fd f9c7 	bl	8000108 <__udivsi3>
 8002d7a:	0003      	movs	r3, r0
 8002d7c:	005a      	lsls	r2, r3, #1
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	085b      	lsrs	r3, r3, #1
 8002d84:	18d2      	adds	r2, r2, r3
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	0019      	movs	r1, r3
 8002d8c:	0010      	movs	r0, r2
 8002d8e:	f7fd f9bb 	bl	8000108 <__udivsi3>
 8002d92:	0003      	movs	r3, r0
 8002d94:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	2b0f      	cmp	r3, #15
 8002d9a:	d91c      	bls.n	8002dd6 <UART_SetConfig+0x1ee>
 8002d9c:	693a      	ldr	r2, [r7, #16]
 8002d9e:	2380      	movs	r3, #128	@ 0x80
 8002da0:	025b      	lsls	r3, r3, #9
 8002da2:	429a      	cmp	r2, r3
 8002da4:	d217      	bcs.n	8002dd6 <UART_SetConfig+0x1ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002da6:	693b      	ldr	r3, [r7, #16]
 8002da8:	b29a      	uxth	r2, r3
 8002daa:	200e      	movs	r0, #14
 8002dac:	183b      	adds	r3, r7, r0
 8002dae:	210f      	movs	r1, #15
 8002db0:	438a      	bics	r2, r1
 8002db2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	085b      	lsrs	r3, r3, #1
 8002db8:	b29b      	uxth	r3, r3
 8002dba:	2207      	movs	r2, #7
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	b299      	uxth	r1, r3
 8002dc0:	183b      	adds	r3, r7, r0
 8002dc2:	183a      	adds	r2, r7, r0
 8002dc4:	8812      	ldrh	r2, [r2, #0]
 8002dc6:	430a      	orrs	r2, r1
 8002dc8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	183a      	adds	r2, r7, r0
 8002dd0:	8812      	ldrh	r2, [r2, #0]
 8002dd2:	60da      	str	r2, [r3, #12]
 8002dd4:	e060      	b.n	8002e98 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8002dd6:	231e      	movs	r3, #30
 8002dd8:	18fb      	adds	r3, r7, r3
 8002dda:	2201      	movs	r2, #1
 8002ddc:	701a      	strb	r2, [r3, #0]
 8002dde:	e05b      	b.n	8002e98 <UART_SetConfig+0x2b0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002de0:	231f      	movs	r3, #31
 8002de2:	18fb      	adds	r3, r7, r3
 8002de4:	781b      	ldrb	r3, [r3, #0]
 8002de6:	2b08      	cmp	r3, #8
 8002de8:	d01f      	beq.n	8002e2a <UART_SetConfig+0x242>
 8002dea:	dc22      	bgt.n	8002e32 <UART_SetConfig+0x24a>
 8002dec:	2b04      	cmp	r3, #4
 8002dee:	d017      	beq.n	8002e20 <UART_SetConfig+0x238>
 8002df0:	dc1f      	bgt.n	8002e32 <UART_SetConfig+0x24a>
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d002      	beq.n	8002dfc <UART_SetConfig+0x214>
 8002df6:	2b02      	cmp	r3, #2
 8002df8:	d005      	beq.n	8002e06 <UART_SetConfig+0x21e>
 8002dfa:	e01a      	b.n	8002e32 <UART_SetConfig+0x24a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002dfc:	f7fe fee8 	bl	8001bd0 <HAL_RCC_GetPCLK1Freq>
 8002e00:	0003      	movs	r3, r0
 8002e02:	61bb      	str	r3, [r7, #24]
        break;
 8002e04:	e01c      	b.n	8002e40 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8002e06:	4b33      	ldr	r3, [pc, #204]	@ (8002ed4 <UART_SetConfig+0x2ec>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	095b      	lsrs	r3, r3, #5
 8002e0c:	2207      	movs	r2, #7
 8002e0e:	4013      	ands	r3, r2
 8002e10:	3301      	adds	r3, #1
 8002e12:	0019      	movs	r1, r3
 8002e14:	4831      	ldr	r0, [pc, #196]	@ (8002edc <UART_SetConfig+0x2f4>)
 8002e16:	f7fd f977 	bl	8000108 <__udivsi3>
 8002e1a:	0003      	movs	r3, r0
 8002e1c:	61bb      	str	r3, [r7, #24]
        break;
 8002e1e:	e00f      	b.n	8002e40 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e20:	f7fe fe78 	bl	8001b14 <HAL_RCC_GetSysClockFreq>
 8002e24:	0003      	movs	r3, r0
 8002e26:	61bb      	str	r3, [r7, #24]
        break;
 8002e28:	e00a      	b.n	8002e40 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002e2a:	2380      	movs	r3, #128	@ 0x80
 8002e2c:	021b      	lsls	r3, r3, #8
 8002e2e:	61bb      	str	r3, [r7, #24]
        break;
 8002e30:	e006      	b.n	8002e40 <UART_SetConfig+0x258>
      default:
        pclk = 0U;
 8002e32:	2300      	movs	r3, #0
 8002e34:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002e36:	231e      	movs	r3, #30
 8002e38:	18fb      	adds	r3, r7, r3
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	701a      	strb	r2, [r3, #0]
        break;
 8002e3e:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8002e40:	69bb      	ldr	r3, [r7, #24]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d028      	beq.n	8002e98 <UART_SetConfig+0x2b0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002e4a:	4b25      	ldr	r3, [pc, #148]	@ (8002ee0 <UART_SetConfig+0x2f8>)
 8002e4c:	0052      	lsls	r2, r2, #1
 8002e4e:	5ad3      	ldrh	r3, [r2, r3]
 8002e50:	0019      	movs	r1, r3
 8002e52:	69b8      	ldr	r0, [r7, #24]
 8002e54:	f7fd f958 	bl	8000108 <__udivsi3>
 8002e58:	0003      	movs	r3, r0
 8002e5a:	001a      	movs	r2, r3
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	085b      	lsrs	r3, r3, #1
 8002e62:	18d2      	adds	r2, r2, r3
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	0019      	movs	r1, r3
 8002e6a:	0010      	movs	r0, r2
 8002e6c:	f7fd f94c 	bl	8000108 <__udivsi3>
 8002e70:	0003      	movs	r3, r0
 8002e72:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e74:	693b      	ldr	r3, [r7, #16]
 8002e76:	2b0f      	cmp	r3, #15
 8002e78:	d90a      	bls.n	8002e90 <UART_SetConfig+0x2a8>
 8002e7a:	693a      	ldr	r2, [r7, #16]
 8002e7c:	2380      	movs	r3, #128	@ 0x80
 8002e7e:	025b      	lsls	r3, r3, #9
 8002e80:	429a      	cmp	r2, r3
 8002e82:	d205      	bcs.n	8002e90 <UART_SetConfig+0x2a8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	b29a      	uxth	r2, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	60da      	str	r2, [r3, #12]
 8002e8e:	e003      	b.n	8002e98 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8002e90:	231e      	movs	r3, #30
 8002e92:	18fb      	adds	r3, r7, r3
 8002e94:	2201      	movs	r2, #1
 8002e96:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	226a      	movs	r2, #106	@ 0x6a
 8002e9c:	2101      	movs	r1, #1
 8002e9e:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2268      	movs	r2, #104	@ 0x68
 8002ea4:	2101      	movs	r1, #1
 8002ea6:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8002eb4:	231e      	movs	r3, #30
 8002eb6:	18fb      	adds	r3, r7, r3
 8002eb8:	781b      	ldrb	r3, [r3, #0]
}
 8002eba:	0018      	movs	r0, r3
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	b008      	add	sp, #32
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	46c0      	nop			@ (mov r8, r8)
 8002ec4:	cfff69f3 	.word	0xcfff69f3
 8002ec8:	ffffcfff 	.word	0xffffcfff
 8002ecc:	11fff4ff 	.word	0x11fff4ff
 8002ed0:	40013800 	.word	0x40013800
 8002ed4:	40021000 	.word	0x40021000
 8002ed8:	40004400 	.word	0x40004400
 8002edc:	02dc6c00 	.word	0x02dc6c00
 8002ee0:	08003478 	.word	0x08003478

08002ee4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b082      	sub	sp, #8
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ef0:	2208      	movs	r2, #8
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	d00b      	beq.n	8002f0e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	4a4a      	ldr	r2, [pc, #296]	@ (8003028 <UART_AdvFeatureConfig+0x144>)
 8002efe:	4013      	ands	r3, r2
 8002f00:	0019      	movs	r1, r3
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	430a      	orrs	r2, r1
 8002f0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f12:	2201      	movs	r2, #1
 8002f14:	4013      	ands	r3, r2
 8002f16:	d00b      	beq.n	8002f30 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	4a43      	ldr	r2, [pc, #268]	@ (800302c <UART_AdvFeatureConfig+0x148>)
 8002f20:	4013      	ands	r3, r2
 8002f22:	0019      	movs	r1, r3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	430a      	orrs	r2, r1
 8002f2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f34:	2202      	movs	r2, #2
 8002f36:	4013      	ands	r3, r2
 8002f38:	d00b      	beq.n	8002f52 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	4a3b      	ldr	r2, [pc, #236]	@ (8003030 <UART_AdvFeatureConfig+0x14c>)
 8002f42:	4013      	ands	r3, r2
 8002f44:	0019      	movs	r1, r3
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	430a      	orrs	r2, r1
 8002f50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f56:	2204      	movs	r2, #4
 8002f58:	4013      	ands	r3, r2
 8002f5a:	d00b      	beq.n	8002f74 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	4a34      	ldr	r2, [pc, #208]	@ (8003034 <UART_AdvFeatureConfig+0x150>)
 8002f64:	4013      	ands	r3, r2
 8002f66:	0019      	movs	r1, r3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	430a      	orrs	r2, r1
 8002f72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f78:	2210      	movs	r2, #16
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	d00b      	beq.n	8002f96 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	689b      	ldr	r3, [r3, #8]
 8002f84:	4a2c      	ldr	r2, [pc, #176]	@ (8003038 <UART_AdvFeatureConfig+0x154>)
 8002f86:	4013      	ands	r3, r2
 8002f88:	0019      	movs	r1, r3
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	430a      	orrs	r2, r1
 8002f94:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f9a:	2220      	movs	r2, #32
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	d00b      	beq.n	8002fb8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	689b      	ldr	r3, [r3, #8]
 8002fa6:	4a25      	ldr	r2, [pc, #148]	@ (800303c <UART_AdvFeatureConfig+0x158>)
 8002fa8:	4013      	ands	r3, r2
 8002faa:	0019      	movs	r1, r3
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	430a      	orrs	r2, r1
 8002fb6:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fbc:	2240      	movs	r2, #64	@ 0x40
 8002fbe:	4013      	ands	r3, r2
 8002fc0:	d01d      	beq.n	8002ffe <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	4a1d      	ldr	r2, [pc, #116]	@ (8003040 <UART_AdvFeatureConfig+0x15c>)
 8002fca:	4013      	ands	r3, r2
 8002fcc:	0019      	movs	r1, r3
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	430a      	orrs	r2, r1
 8002fd8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002fde:	2380      	movs	r3, #128	@ 0x80
 8002fe0:	035b      	lsls	r3, r3, #13
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d10b      	bne.n	8002ffe <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	4a15      	ldr	r2, [pc, #84]	@ (8003044 <UART_AdvFeatureConfig+0x160>)
 8002fee:	4013      	ands	r3, r2
 8002ff0:	0019      	movs	r1, r3
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	430a      	orrs	r2, r1
 8002ffc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003002:	2280      	movs	r2, #128	@ 0x80
 8003004:	4013      	ands	r3, r2
 8003006:	d00b      	beq.n	8003020 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	4a0e      	ldr	r2, [pc, #56]	@ (8003048 <UART_AdvFeatureConfig+0x164>)
 8003010:	4013      	ands	r3, r2
 8003012:	0019      	movs	r1, r3
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	430a      	orrs	r2, r1
 800301e:	605a      	str	r2, [r3, #4]
  }
}
 8003020:	46c0      	nop			@ (mov r8, r8)
 8003022:	46bd      	mov	sp, r7
 8003024:	b002      	add	sp, #8
 8003026:	bd80      	pop	{r7, pc}
 8003028:	ffff7fff 	.word	0xffff7fff
 800302c:	fffdffff 	.word	0xfffdffff
 8003030:	fffeffff 	.word	0xfffeffff
 8003034:	fffbffff 	.word	0xfffbffff
 8003038:	ffffefff 	.word	0xffffefff
 800303c:	ffffdfff 	.word	0xffffdfff
 8003040:	ffefffff 	.word	0xffefffff
 8003044:	ff9fffff 	.word	0xff9fffff
 8003048:	fff7ffff 	.word	0xfff7ffff

0800304c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b092      	sub	sp, #72	@ 0x48
 8003050:	af02      	add	r7, sp, #8
 8003052:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2290      	movs	r2, #144	@ 0x90
 8003058:	2100      	movs	r1, #0
 800305a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800305c:	f7fd ff54 	bl	8000f08 <HAL_GetTick>
 8003060:	0003      	movs	r3, r0
 8003062:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	2208      	movs	r2, #8
 800306c:	4013      	ands	r3, r2
 800306e:	2b08      	cmp	r3, #8
 8003070:	d12d      	bne.n	80030ce <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003072:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003074:	2280      	movs	r2, #128	@ 0x80
 8003076:	0391      	lsls	r1, r2, #14
 8003078:	6878      	ldr	r0, [r7, #4]
 800307a:	4a47      	ldr	r2, [pc, #284]	@ (8003198 <UART_CheckIdleState+0x14c>)
 800307c:	9200      	str	r2, [sp, #0]
 800307e:	2200      	movs	r2, #0
 8003080:	f000 f88e 	bl	80031a0 <UART_WaitOnFlagUntilTimeout>
 8003084:	1e03      	subs	r3, r0, #0
 8003086:	d022      	beq.n	80030ce <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003088:	f3ef 8310 	mrs	r3, PRIMASK
 800308c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800308e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003090:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003092:	2301      	movs	r3, #1
 8003094:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003098:	f383 8810 	msr	PRIMASK, r3
}
 800309c:	46c0      	nop			@ (mov r8, r8)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2180      	movs	r1, #128	@ 0x80
 80030aa:	438a      	bics	r2, r1
 80030ac:	601a      	str	r2, [r3, #0]
 80030ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030b4:	f383 8810 	msr	PRIMASK, r3
}
 80030b8:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2288      	movs	r2, #136	@ 0x88
 80030be:	2120      	movs	r1, #32
 80030c0:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2284      	movs	r2, #132	@ 0x84
 80030c6:	2100      	movs	r1, #0
 80030c8:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80030ca:	2303      	movs	r3, #3
 80030cc:	e060      	b.n	8003190 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	2204      	movs	r2, #4
 80030d6:	4013      	ands	r3, r2
 80030d8:	2b04      	cmp	r3, #4
 80030da:	d146      	bne.n	800316a <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80030dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030de:	2280      	movs	r2, #128	@ 0x80
 80030e0:	03d1      	lsls	r1, r2, #15
 80030e2:	6878      	ldr	r0, [r7, #4]
 80030e4:	4a2c      	ldr	r2, [pc, #176]	@ (8003198 <UART_CheckIdleState+0x14c>)
 80030e6:	9200      	str	r2, [sp, #0]
 80030e8:	2200      	movs	r2, #0
 80030ea:	f000 f859 	bl	80031a0 <UART_WaitOnFlagUntilTimeout>
 80030ee:	1e03      	subs	r3, r0, #0
 80030f0:	d03b      	beq.n	800316a <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80030f2:	f3ef 8310 	mrs	r3, PRIMASK
 80030f6:	60fb      	str	r3, [r7, #12]
  return(result);
 80030f8:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80030fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80030fc:	2301      	movs	r3, #1
 80030fe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	f383 8810 	msr	PRIMASK, r3
}
 8003106:	46c0      	nop			@ (mov r8, r8)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4922      	ldr	r1, [pc, #136]	@ (800319c <UART_CheckIdleState+0x150>)
 8003114:	400a      	ands	r2, r1
 8003116:	601a      	str	r2, [r3, #0]
 8003118:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800311a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	f383 8810 	msr	PRIMASK, r3
}
 8003122:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003124:	f3ef 8310 	mrs	r3, PRIMASK
 8003128:	61bb      	str	r3, [r7, #24]
  return(result);
 800312a:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800312c:	633b      	str	r3, [r7, #48]	@ 0x30
 800312e:	2301      	movs	r3, #1
 8003130:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003132:	69fb      	ldr	r3, [r7, #28]
 8003134:	f383 8810 	msr	PRIMASK, r3
}
 8003138:	46c0      	nop			@ (mov r8, r8)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	689a      	ldr	r2, [r3, #8]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	2101      	movs	r1, #1
 8003146:	438a      	bics	r2, r1
 8003148:	609a      	str	r2, [r3, #8]
 800314a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800314c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800314e:	6a3b      	ldr	r3, [r7, #32]
 8003150:	f383 8810 	msr	PRIMASK, r3
}
 8003154:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	228c      	movs	r2, #140	@ 0x8c
 800315a:	2120      	movs	r1, #32
 800315c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2284      	movs	r2, #132	@ 0x84
 8003162:	2100      	movs	r1, #0
 8003164:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003166:	2303      	movs	r3, #3
 8003168:	e012      	b.n	8003190 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2288      	movs	r2, #136	@ 0x88
 800316e:	2120      	movs	r1, #32
 8003170:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	228c      	movs	r2, #140	@ 0x8c
 8003176:	2120      	movs	r1, #32
 8003178:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2200      	movs	r2, #0
 800317e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2200      	movs	r2, #0
 8003184:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2284      	movs	r2, #132	@ 0x84
 800318a:	2100      	movs	r1, #0
 800318c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800318e:	2300      	movs	r3, #0
}
 8003190:	0018      	movs	r0, r3
 8003192:	46bd      	mov	sp, r7
 8003194:	b010      	add	sp, #64	@ 0x40
 8003196:	bd80      	pop	{r7, pc}
 8003198:	01ffffff 	.word	0x01ffffff
 800319c:	fffffedf 	.word	0xfffffedf

080031a0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b084      	sub	sp, #16
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	60f8      	str	r0, [r7, #12]
 80031a8:	60b9      	str	r1, [r7, #8]
 80031aa:	603b      	str	r3, [r7, #0]
 80031ac:	1dfb      	adds	r3, r7, #7
 80031ae:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031b0:	e051      	b.n	8003256 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031b2:	69bb      	ldr	r3, [r7, #24]
 80031b4:	3301      	adds	r3, #1
 80031b6:	d04e      	beq.n	8003256 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031b8:	f7fd fea6 	bl	8000f08 <HAL_GetTick>
 80031bc:	0002      	movs	r2, r0
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	1ad3      	subs	r3, r2, r3
 80031c2:	69ba      	ldr	r2, [r7, #24]
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d302      	bcc.n	80031ce <UART_WaitOnFlagUntilTimeout+0x2e>
 80031c8:	69bb      	ldr	r3, [r7, #24]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d101      	bne.n	80031d2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80031ce:	2303      	movs	r3, #3
 80031d0:	e051      	b.n	8003276 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	2204      	movs	r2, #4
 80031da:	4013      	ands	r3, r2
 80031dc:	d03b      	beq.n	8003256 <UART_WaitOnFlagUntilTimeout+0xb6>
 80031de:	68bb      	ldr	r3, [r7, #8]
 80031e0:	2b80      	cmp	r3, #128	@ 0x80
 80031e2:	d038      	beq.n	8003256 <UART_WaitOnFlagUntilTimeout+0xb6>
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	2b40      	cmp	r3, #64	@ 0x40
 80031e8:	d035      	beq.n	8003256 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	69db      	ldr	r3, [r3, #28]
 80031f0:	2208      	movs	r2, #8
 80031f2:	4013      	ands	r3, r2
 80031f4:	2b08      	cmp	r3, #8
 80031f6:	d111      	bne.n	800321c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	2208      	movs	r2, #8
 80031fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	0018      	movs	r0, r3
 8003204:	f000 f83c 	bl	8003280 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2290      	movs	r2, #144	@ 0x90
 800320c:	2108      	movs	r1, #8
 800320e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2284      	movs	r2, #132	@ 0x84
 8003214:	2100      	movs	r1, #0
 8003216:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003218:	2301      	movs	r3, #1
 800321a:	e02c      	b.n	8003276 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	69da      	ldr	r2, [r3, #28]
 8003222:	2380      	movs	r3, #128	@ 0x80
 8003224:	011b      	lsls	r3, r3, #4
 8003226:	401a      	ands	r2, r3
 8003228:	2380      	movs	r3, #128	@ 0x80
 800322a:	011b      	lsls	r3, r3, #4
 800322c:	429a      	cmp	r2, r3
 800322e:	d112      	bne.n	8003256 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	2280      	movs	r2, #128	@ 0x80
 8003236:	0112      	lsls	r2, r2, #4
 8003238:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	0018      	movs	r0, r3
 800323e:	f000 f81f 	bl	8003280 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	2290      	movs	r2, #144	@ 0x90
 8003246:	2120      	movs	r1, #32
 8003248:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	2284      	movs	r2, #132	@ 0x84
 800324e:	2100      	movs	r1, #0
 8003250:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003252:	2303      	movs	r3, #3
 8003254:	e00f      	b.n	8003276 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	69db      	ldr	r3, [r3, #28]
 800325c:	68ba      	ldr	r2, [r7, #8]
 800325e:	4013      	ands	r3, r2
 8003260:	68ba      	ldr	r2, [r7, #8]
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	425a      	negs	r2, r3
 8003266:	4153      	adcs	r3, r2
 8003268:	b2db      	uxtb	r3, r3
 800326a:	001a      	movs	r2, r3
 800326c:	1dfb      	adds	r3, r7, #7
 800326e:	781b      	ldrb	r3, [r3, #0]
 8003270:	429a      	cmp	r2, r3
 8003272:	d09e      	beq.n	80031b2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003274:	2300      	movs	r3, #0
}
 8003276:	0018      	movs	r0, r3
 8003278:	46bd      	mov	sp, r7
 800327a:	b004      	add	sp, #16
 800327c:	bd80      	pop	{r7, pc}
	...

08003280 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b08e      	sub	sp, #56	@ 0x38
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003288:	f3ef 8310 	mrs	r3, PRIMASK
 800328c:	617b      	str	r3, [r7, #20]
  return(result);
 800328e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003290:	637b      	str	r3, [r7, #52]	@ 0x34
 8003292:	2301      	movs	r3, #1
 8003294:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003296:	69bb      	ldr	r3, [r7, #24]
 8003298:	f383 8810 	msr	PRIMASK, r3
}
 800329c:	46c0      	nop			@ (mov r8, r8)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	681a      	ldr	r2, [r3, #0]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4926      	ldr	r1, [pc, #152]	@ (8003344 <UART_EndRxTransfer+0xc4>)
 80032aa:	400a      	ands	r2, r1
 80032ac:	601a      	str	r2, [r3, #0]
 80032ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032b0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032b2:	69fb      	ldr	r3, [r7, #28]
 80032b4:	f383 8810 	msr	PRIMASK, r3
}
 80032b8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80032ba:	f3ef 8310 	mrs	r3, PRIMASK
 80032be:	623b      	str	r3, [r7, #32]
  return(result);
 80032c0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80032c2:	633b      	str	r3, [r7, #48]	@ 0x30
 80032c4:	2301      	movs	r3, #1
 80032c6:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ca:	f383 8810 	msr	PRIMASK, r3
}
 80032ce:	46c0      	nop			@ (mov r8, r8)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	689a      	ldr	r2, [r3, #8]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	491b      	ldr	r1, [pc, #108]	@ (8003348 <UART_EndRxTransfer+0xc8>)
 80032dc:	400a      	ands	r2, r1
 80032de:	609a      	str	r2, [r3, #8]
 80032e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032e6:	f383 8810 	msr	PRIMASK, r3
}
 80032ea:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d118      	bne.n	8003326 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80032f4:	f3ef 8310 	mrs	r3, PRIMASK
 80032f8:	60bb      	str	r3, [r7, #8]
  return(result);
 80032fa:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80032fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80032fe:	2301      	movs	r3, #1
 8003300:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	f383 8810 	msr	PRIMASK, r3
}
 8003308:	46c0      	nop			@ (mov r8, r8)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	2110      	movs	r1, #16
 8003316:	438a      	bics	r2, r1
 8003318:	601a      	str	r2, [r3, #0]
 800331a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800331c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	f383 8810 	msr	PRIMASK, r3
}
 8003324:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	228c      	movs	r2, #140	@ 0x8c
 800332a:	2120      	movs	r1, #32
 800332c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2200      	movs	r2, #0
 8003332:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2200      	movs	r2, #0
 8003338:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800333a:	46c0      	nop			@ (mov r8, r8)
 800333c:	46bd      	mov	sp, r7
 800333e:	b00e      	add	sp, #56	@ 0x38
 8003340:	bd80      	pop	{r7, pc}
 8003342:	46c0      	nop			@ (mov r8, r8)
 8003344:	fffffedf 	.word	0xfffffedf
 8003348:	effffffe 	.word	0xeffffffe

0800334c <memset>:
 800334c:	0003      	movs	r3, r0
 800334e:	1882      	adds	r2, r0, r2
 8003350:	4293      	cmp	r3, r2
 8003352:	d100      	bne.n	8003356 <memset+0xa>
 8003354:	4770      	bx	lr
 8003356:	7019      	strb	r1, [r3, #0]
 8003358:	3301      	adds	r3, #1
 800335a:	e7f9      	b.n	8003350 <memset+0x4>

0800335c <__libc_init_array>:
 800335c:	b570      	push	{r4, r5, r6, lr}
 800335e:	2600      	movs	r6, #0
 8003360:	4c0c      	ldr	r4, [pc, #48]	@ (8003394 <__libc_init_array+0x38>)
 8003362:	4d0d      	ldr	r5, [pc, #52]	@ (8003398 <__libc_init_array+0x3c>)
 8003364:	1b64      	subs	r4, r4, r5
 8003366:	10a4      	asrs	r4, r4, #2
 8003368:	42a6      	cmp	r6, r4
 800336a:	d109      	bne.n	8003380 <__libc_init_array+0x24>
 800336c:	2600      	movs	r6, #0
 800336e:	f000 f819 	bl	80033a4 <_init>
 8003372:	4c0a      	ldr	r4, [pc, #40]	@ (800339c <__libc_init_array+0x40>)
 8003374:	4d0a      	ldr	r5, [pc, #40]	@ (80033a0 <__libc_init_array+0x44>)
 8003376:	1b64      	subs	r4, r4, r5
 8003378:	10a4      	asrs	r4, r4, #2
 800337a:	42a6      	cmp	r6, r4
 800337c:	d105      	bne.n	800338a <__libc_init_array+0x2e>
 800337e:	bd70      	pop	{r4, r5, r6, pc}
 8003380:	00b3      	lsls	r3, r6, #2
 8003382:	58eb      	ldr	r3, [r5, r3]
 8003384:	4798      	blx	r3
 8003386:	3601      	adds	r6, #1
 8003388:	e7ee      	b.n	8003368 <__libc_init_array+0xc>
 800338a:	00b3      	lsls	r3, r6, #2
 800338c:	58eb      	ldr	r3, [r5, r3]
 800338e:	4798      	blx	r3
 8003390:	3601      	adds	r6, #1
 8003392:	e7f2      	b.n	800337a <__libc_init_array+0x1e>
 8003394:	08003490 	.word	0x08003490
 8003398:	08003490 	.word	0x08003490
 800339c:	08003494 	.word	0x08003494
 80033a0:	08003490 	.word	0x08003490

080033a4 <_init>:
 80033a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033a6:	46c0      	nop			@ (mov r8, r8)
 80033a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033aa:	bc08      	pop	{r3}
 80033ac:	469e      	mov	lr, r3
 80033ae:	4770      	bx	lr

080033b0 <_fini>:
 80033b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033b2:	46c0      	nop			@ (mov r8, r8)
 80033b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033b6:	bc08      	pop	{r3}
 80033b8:	469e      	mov	lr, r3
 80033ba:	4770      	bx	lr
