// Seed: 1479125234
module module_0 (
    output wire id_0,
    input supply0 id_1,
    input uwire id_2,
    output tri id_3,
    input wand id_4,
    input tri0 id_5,
    output uwire id_6,
    output tri0 id_7,
    input tri0 id_8,
    output wand id_9,
    output supply0 id_10,
    input tri1 id_11,
    input tri id_12,
    output wor id_13
);
  assign id_13 = id_11;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri1  id_1,
    input  uwire id_2,
    output tri   id_3,
    input  wire  id_4
    , id_7,
    output tri0  id_5
);
  always begin
    begin
      @(posedge id_4 or id_7);
    end
  end
  module_0(
      id_3, id_1, id_7, id_3, id_7, id_0, id_5, id_5, id_2, id_5, id_3, id_2, id_7, id_7
  );
endmodule
