# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do accum4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/liuyu/Desktop/experimrnt\ for\ 08sam/22.accum4 {C:/Users/liuyu/Desktop/experimrnt for 08sam/22.accum4/shift.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:39 on Nov 16,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/liuyu/Desktop/experimrnt for 08sam/22.accum4" C:/Users/liuyu/Desktop/experimrnt for 08sam/22.accum4/shift.v 
# -- Compiling module shift
# 
# Top level modules:
# 	shift
# End time: 10:23:39 on Nov 16,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/liuyu/Desktop/experimrnt\ for\ 08sam/22.accum4 {C:/Users/liuyu/Desktop/experimrnt for 08sam/22.accum4/jk_ff.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:39 on Nov 16,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/liuyu/Desktop/experimrnt for 08sam/22.accum4" C:/Users/liuyu/Desktop/experimrnt for 08sam/22.accum4/jk_ff.v 
# -- Compiling module jk_ff
# 
# Top level modules:
# 	jk_ff
# End time: 10:23:39 on Nov 16,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/liuyu/Desktop/experimrnt\ for\ 08sam/22.accum4 {C:/Users/liuyu/Desktop/experimrnt for 08sam/22.accum4/ahead.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:39 on Nov 16,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/liuyu/Desktop/experimrnt for 08sam/22.accum4" C:/Users/liuyu/Desktop/experimrnt for 08sam/22.accum4/ahead.v 
# -- Compiling module ahead
# 
# Top level modules:
# 	ahead
# End time: 10:23:39 on Nov 16,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/liuyu/Desktop/experimrnt\ for\ 08sam/22.accum4 {C:/Users/liuyu/Desktop/experimrnt for 08sam/22.accum4/adder1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:39 on Nov 16,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/liuyu/Desktop/experimrnt for 08sam/22.accum4" C:/Users/liuyu/Desktop/experimrnt for 08sam/22.accum4/adder1.v 
# -- Compiling module adder1
# 
# Top level modules:
# 	adder1
# End time: 10:23:39 on Nov 16,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/liuyu/Desktop/experimrnt\ for\ 08sam/22.accum4 {C:/Users/liuyu/Desktop/experimrnt for 08sam/22.accum4/accum4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:39 on Nov 16,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/liuyu/Desktop/experimrnt for 08sam/22.accum4" C:/Users/liuyu/Desktop/experimrnt for 08sam/22.accum4/accum4.v 
# -- Compiling module accum4
# 
# Top level modules:
# 	accum4
# End time: 10:23:40 on Nov 16,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/liuyu/Desktop/experimrnt\ for\ 08sam/22.accum4 {C:/Users/liuyu/Desktop/experimrnt for 08sam/22.accum4/accum4_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:40 on Nov 16,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/liuyu/Desktop/experimrnt for 08sam/22.accum4" C:/Users/liuyu/Desktop/experimrnt for 08sam/22.accum4/accum4_tb.v 
# -- Compiling module accum4_tb
# ** Warning: (vlog-2121) C:/Users/liuyu/Desktop/experimrnt for 08sam/22.accum4/accum4_tb.v(38): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# 
# Top level modules:
# 	accum4_tb
# End time: 10:23:40 on Nov 16,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  accum4_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" accum4_tb 
# Start time: 10:23:40 on Nov 16,2018
# Loading work.accum4_tb
# Loading work.accum4
# Loading work.shift
# Loading work.adder1
# Loading work.ahead
# Loading work.jk_ff
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 10:24:07 on Nov 16,2018, Elapsed time: 0:00:27
# Errors: 0, Warnings: 0
