Loading plugins phase: Elapsed time ==> 0s.537ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\ext\psoc_dual\nanoNxt_ICM3\ext_pim.cydsn\ext_pim.cyprj -d CY8C5267LTI-LP089 -s D:\ext\psoc_dual\nanoNxt_ICM3\ext_pim.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "SW1.analog_0" on TopDesign is unconnected.
 * D:\ext\psoc_dual\nanoNxt_ICM3\ext_pim.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2220)
 * D:\ext\psoc_dual\nanoNxt_ICM3\ext_pim.cydsn\TopDesign\TopDesign.cysch (Shape_1282.3)

ADD: sdb.M0065: information: Analog terminal "RESET_SWBTN.analog_0" on TopDesign is unconnected.
 * D:\ext\psoc_dual\nanoNxt_ICM3\ext_pim.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2208)
 * D:\ext\psoc_dual\nanoNxt_ICM3\ext_pim.cydsn\TopDesign\TopDesign.cysch (Shape_1264.2)
 * D:\ext\psoc_dual\nanoNxt_ICM3\ext_pim.cydsn\TopDesign\TopDesign.cysch (Shape_1284)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 6s.857ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.257ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  ext_pim.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\ext\psoc_dual\nanoNxt_ICM3\ext_pim.cydsn\ext_pim.cyprj -dcpsoc3 ext_pim.v -verilog
======================================================================

======================================================================
Compiling:  ext_pim.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\ext\psoc_dual\nanoNxt_ICM3\ext_pim.cydsn\ext_pim.cyprj -dcpsoc3 ext_pim.v -verilog
======================================================================

======================================================================
Compiling:  ext_pim.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\ext\psoc_dual\nanoNxt_ICM3\ext_pim.cydsn\ext_pim.cyprj -dcpsoc3 -verilog ext_pim.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Feb 25 13:44:36 2019


======================================================================
Compiling:  ext_pim.v
Program  :   vpp
Options  :    -yv2 -q10 ext_pim.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Feb 25 13:44:36 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'ext_pim.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 836, col 120):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 915, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  ext_pim.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\ext\psoc_dual\nanoNxt_ICM3\ext_pim.cydsn\ext_pim.cyprj -dcpsoc3 -verilog ext_pim.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Feb 25 13:44:39 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\ext\psoc_dual\nanoNxt_ICM3\ext_pim.cydsn\codegentemp\ext_pim.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\ext\psoc_dual\nanoNxt_ICM3\ext_pim.cydsn\codegentemp\ext_pim.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  ext_pim.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\ext\psoc_dual\nanoNxt_ICM3\ext_pim.cydsn\ext_pim.cyprj -dcpsoc3 -verilog ext_pim.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Feb 25 13:44:42 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\ext\psoc_dual\nanoNxt_ICM3\ext_pim.cydsn\codegentemp\ext_pim.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\ext\psoc_dual\nanoNxt_ICM3\ext_pim.cydsn\codegentemp\ext_pim.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_TIMER:Net_260\
	Net_2148
	\UART_TIMER:Net_53\
	\UART_TIMER:TimerUDB:ctrl_ten\
	\UART_TIMER:TimerUDB:ctrl_cmode_0\
	\UART_TIMER:TimerUDB:ctrl_tmode_1\
	\UART_TIMER:TimerUDB:ctrl_tmode_0\
	\UART_TIMER:TimerUDB:ctrl_ic_1\
	\UART_TIMER:TimerUDB:ctrl_ic_0\
	Net_2147
	\UART_TIMER:Net_102\
	\UART_TIMER:Net_266\
	\demux_1:tmp__demux_1_1_reg\
	Net_662
	\UART_1:BUART:reset_sr\
	Net_1219
	Net_1220
	\UART_1:BUART:rx_bitclk_pre16x\
	\UART_1:BUART:rx_count7_bit8_wire\
	Net_1215
	\UART_1:BUART:sRX:MODULE_3:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_4:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_4:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_4:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_4:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_4:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_4:lt\
	\UART_1:BUART:sRX:MODULE_4:eq\
	\UART_1:BUART:sRX:MODULE_4:gt\
	\UART_1:BUART:sRX:MODULE_4:gte\
	\UART_1:BUART:sRX:MODULE_4:lte\
	Net_1002
	Net_1003
	Net_1004
	Net_1005
	Net_1006
	Net_1007
	Net_2153
	Net_2158
	Net_1630
	\UART_ACS:BUART:sRX:s23Poll:MODULE_5:g2:a0:b_1\
	\UART_ACS:BUART:sRX:s23Poll:MODULE_5:g2:a0:b_0\
	\UART_ACS:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_0\
	\UART_ACS:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	Net_1628
	\UART_ACS:BUART:sRX:MODULE_8:g2:a0:gta_0\
	\UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:albi_1\
	\UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:agbi_1\
	\UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:lt_0\
	\UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:gt_0\
	\UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:lti_0\
	\UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:gti_0\
	\UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:albi_0\
	\UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:agbi_0\
	\UART_ACS:BUART:sRX:MODULE_9:g1:a0:xeq\
	\UART_ACS:BUART:sRX:MODULE_9:g1:a0:xlt\
	\UART_ACS:BUART:sRX:MODULE_9:g1:a0:xlte\
	\UART_ACS:BUART:sRX:MODULE_9:g1:a0:xgt\
	\UART_ACS:BUART:sRX:MODULE_9:g1:a0:xgte\
	\UART_ACS:BUART:sRX:MODULE_9:lt\
	\UART_ACS:BUART:sRX:MODULE_9:eq\
	\UART_ACS:BUART:sRX:MODULE_9:gt\
	\UART_ACS:BUART:sRX:MODULE_9:gte\
	\UART_ACS:BUART:sRX:MODULE_9:lte\
	\UART_ACS:BUART:sRX:MODULE_10:g2:a0:gta_0\
	\UART_ACS:BUART:sRX:MODULE_11:g2:a0:gta_0\
	Net_1641
	\UART_READER:BUART:sRX:s23Poll:MODULE_12:g2:a0:b_1\
	\UART_READER:BUART:sRX:s23Poll:MODULE_12:g2:a0:b_0\
	\UART_READER:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\
	\UART_READER:BUART:sRX:s23Poll:MODULE_14:g2:a0:gta_0\
	Net_1639
	\UART_READER:BUART:sRX:MODULE_15:g2:a0:gta_0\
	\UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:albi_1\
	\UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:agbi_1\
	\UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:lt_0\
	\UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:gt_0\
	\UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:lti_0\
	\UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:gti_0\
	\UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:albi_0\
	\UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:agbi_0\
	\UART_READER:BUART:sRX:MODULE_16:g1:a0:xeq\
	\UART_READER:BUART:sRX:MODULE_16:g1:a0:xlt\
	\UART_READER:BUART:sRX:MODULE_16:g1:a0:xlte\
	\UART_READER:BUART:sRX:MODULE_16:g1:a0:xgt\
	\UART_READER:BUART:sRX:MODULE_16:g1:a0:xgte\
	\UART_READER:BUART:sRX:MODULE_16:lt\
	\UART_READER:BUART:sRX:MODULE_16:eq\
	\UART_READER:BUART:sRX:MODULE_16:gt\
	\UART_READER:BUART:sRX:MODULE_16:gte\
	\UART_READER:BUART:sRX:MODULE_16:lte\
	\UART_READER:BUART:sRX:MODULE_17:g2:a0:gta_0\
	\UART_READER:BUART:sRX:MODULE_18:g2:a0:gta_0\
	\OSDPReaderTimer:Net_260\
	Net_2163
	\OSDPReaderTimer:Net_53\
	\OSDPReaderTimer:TimerUDB:ctrl_ten\
	\OSDPReaderTimer:TimerUDB:ctrl_cmode_0\
	\OSDPReaderTimer:TimerUDB:ctrl_tmode_1\
	\OSDPReaderTimer:TimerUDB:ctrl_tmode_0\
	\OSDPReaderTimer:TimerUDB:ctrl_ic_1\
	\OSDPReaderTimer:TimerUDB:ctrl_ic_0\
	Net_2162
	\OSDPReaderTimer:TimerUDB:zeros_3\
	\OSDPReaderTimer:TimerUDB:zeros_2\
	\OSDPReaderTimer:Net_102\
	\OSDPReaderTimer:Net_266\
	Net_1803
	\Pulse_50us:Net_260\
	Net_2168
	\Pulse_50us:Net_53\
	\Pulse_50us:TimerUDB:ctrl_ten\
	\Pulse_50us:TimerUDB:ctrl_cmode_0\
	\Pulse_50us:TimerUDB:ctrl_tmode_1\
	\Pulse_50us:TimerUDB:ctrl_tmode_0\
	\Pulse_50us:TimerUDB:ctrl_ic_1\
	\Pulse_50us:TimerUDB:ctrl_ic_0\
	Net_2167
	\Pulse_50us:Net_102\
	\Pulse_50us:Net_266\
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	\I2C_Master:bI2C_UDB:ctrl_hw_addr_en\
	\I2C_Master:bI2C_UDB:scl_went_high\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_1:lt\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_1:eq\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_1:gt\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_1:gte\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_1:lte\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_2:lt\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_2:gt\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_2:gte\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_2:lte\
	\I2C_Master:bI2C_UDB:genblk6:MODULE_2:neq\
	Net_2195
	\I2C_Master:Net_973\
	Net_2196
	\I2C_Master:Net_974\
	\I2C_Master:timeout_clk\
	Net_2201
	\I2C_Master:Net_975\
	Net_2199
	Net_2200


Deleted 191 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__RELAY_B_net_0
Aliasing tmpOE__LED_GRN_net_0 to tmpOE__RELAY_B_net_0
Aliasing tmpOE__SOUND_OUT_net_0 to tmpOE__RELAY_B_net_0
Aliasing Net_12 to zero
Aliasing \UART_TIMER:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \UART_TIMER:TimerUDB:trigger_enable\ to tmpOE__RELAY_B_net_0
Aliasing \UART_TIMER:TimerUDB:status_6\ to zero
Aliasing \UART_TIMER:TimerUDB:status_5\ to zero
Aliasing \UART_TIMER:TimerUDB:status_4\ to zero
Aliasing \UART_TIMER:TimerUDB:status_0\ to \UART_TIMER:TimerUDB:tc_i\
Aliasing Net_1275 to zero
Aliasing tmpOE__PS_D0_net_0 to tmpOE__RELAY_B_net_0
Aliasing tmpOE__PS_D1_net_0 to tmpOE__RELAY_B_net_0
Aliasing tmpOE__Pin_WD0_net_0 to tmpOE__RELAY_B_net_0
Aliasing tmpOE__Pin_WD1_net_0 to tmpOE__RELAY_B_net_0
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_3:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_3:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_3:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_2\ to tmpOE__RELAY_B_net_0
Aliasing \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_1\ to tmpOE__RELAY_B_net_0
Aliasing \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_0\ to tmpOE__RELAY_B_net_0
Aliasing tmpOE__TAMPER_OUT_net_0 to tmpOE__RELAY_B_net_0
Aliasing tmpOE__LEDG_OUT_net_0 to tmpOE__RELAY_B_net_0
Aliasing tmpOE__SOUND_IN_net_0 to tmpOE__RELAY_B_net_0
Aliasing tmpOE__LEDG_IN_net_0 to tmpOE__RELAY_B_net_0
Aliasing tmpOE__TAMPER_IN_net_0 to tmpOE__RELAY_B_net_0
Aliasing tmpOE__SW_Rst_net_0 to tmpOE__RELAY_B_net_0
Aliasing tmpOE__LED_RED_net_0 to tmpOE__RELAY_B_net_0
Aliasing tmpOE__LEDR_IN_net_0 to tmpOE__RELAY_B_net_0
Aliasing tmpOE__LEDR_OUT_net_0 to tmpOE__RELAY_B_net_0
Aliasing tmpOE__REED_1_net_0 to tmpOE__RELAY_B_net_0
Aliasing tmpOE__REED_2_net_0 to tmpOE__RELAY_B_net_0
Aliasing tmpOE__RELAY_A_net_0 to tmpOE__RELAY_B_net_0
Aliasing tmpOE__Pin_VRef_net_0 to tmpOE__RELAY_B_net_0
Aliasing Net_1605 to tmpOE__RELAY_B_net_0
Aliasing tmpOE__LED_YEL_net_0 to tmpOE__RELAY_B_net_0
Aliasing \OptSelect:clk\ to zero
Aliasing \OptSelect:rst\ to zero
Aliasing tmpOE__Mode_Sel_ACS_net_0 to tmpOE__RELAY_B_net_0
Aliasing \Tamper_Timer:Net_260\ to zero
Aliasing \Tamper_Timer:Net_102\ to tmpOE__RELAY_B_net_0
Aliasing tmpOE__ACS_Tx_net_0 to tmpOE__RELAY_B_net_0
Aliasing tmpOE__ACS_Rx_net_0 to tmpOE__RELAY_B_net_0
Aliasing \Timeout_Timer:Net_260\ to zero
Aliasing Net_1403 to zero
Aliasing \Timeout_Timer:Net_102\ to tmpOE__RELAY_B_net_0
Aliasing \FilterReg:status_2\ to zero
Aliasing \FilterReg:status_3\ to zero
Aliasing \FilterReg:status_4\ to zero
Aliasing \FilterReg:status_5\ to zero
Aliasing \FilterReg:status_6\ to zero
Aliasing \FilterReg:status_7\ to zero
Aliasing Net_1629 to zero
Aliasing \UART_ACS:BUART:FinalParityType_1\ to zero
Aliasing \UART_ACS:BUART:FinalParityType_0\ to zero
Aliasing \UART_ACS:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_ACS:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_ACS:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_ACS:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_ACS:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_ACS:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RELAY_B_net_0
Aliasing MODIN3_1 to MODIN2_1
Aliasing MODIN3_0 to MODIN2_0
Aliasing \UART_ACS:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_1\ to zero
Aliasing \UART_ACS:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_0\ to tmpOE__RELAY_B_net_0
Aliasing MODIN4_1 to MODIN2_1
Aliasing MODIN4_0 to MODIN2_0
Aliasing \UART_ACS:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to tmpOE__RELAY_B_net_0
Aliasing \UART_ACS:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to zero
Aliasing \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newa_6\ to zero
Aliasing \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newa_5\ to zero
Aliasing \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newa_4\ to zero
Aliasing \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newb_6\ to zero
Aliasing \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newb_5\ to zero
Aliasing \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newb_4\ to zero
Aliasing \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newb_3\ to zero
Aliasing \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newb_2\ to tmpOE__RELAY_B_net_0
Aliasing \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newb_1\ to tmpOE__RELAY_B_net_0
Aliasing \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_0\ to tmpOE__RELAY_B_net_0
Aliasing \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newa_6\ to zero
Aliasing \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newa_5\ to zero
Aliasing \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newa_4\ to zero
Aliasing MODIN6_6 to MODIN5_6
Aliasing MODIN6_5 to MODIN5_5
Aliasing MODIN6_4 to MODIN5_4
Aliasing MODIN6_3 to MODIN5_3
Aliasing \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newb_6\ to zero
Aliasing \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newb_5\ to zero
Aliasing \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newb_4\ to zero
Aliasing \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newb_3\ to zero
Aliasing \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newb_2\ to tmpOE__RELAY_B_net_0
Aliasing \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newb_1\ to zero
Aliasing \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newb_0\ to tmpOE__RELAY_B_net_0
Aliasing \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newa_6\ to zero
Aliasing \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newa_5\ to zero
Aliasing \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newa_4\ to zero
Aliasing MODIN7_6 to MODIN5_6
Aliasing MODIN7_5 to MODIN5_5
Aliasing MODIN7_4 to MODIN5_4
Aliasing MODIN7_3 to MODIN5_3
Aliasing \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newb_6\ to zero
Aliasing \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newb_5\ to zero
Aliasing \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newb_4\ to zero
Aliasing \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newb_3\ to zero
Aliasing \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newb_2\ to zero
Aliasing \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newb_1\ to zero
Aliasing \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newb_0\ to tmpOE__RELAY_B_net_0
Aliasing tmpOE__TX_EN_net_0 to tmpOE__RELAY_B_net_0
Aliasing tmpOE__CR_DE_net_0 to tmpOE__RELAY_B_net_0
Aliasing \UART_READER:BUART:FinalParityType_1\ to zero
Aliasing \UART_READER:BUART:FinalParityType_0\ to zero
Aliasing \UART_READER:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_READER:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_READER:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_READER:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_READER:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_READER:BUART:sRX:s23Poll:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RELAY_B_net_0
Aliasing \UART_READER:BUART:sRX:s23Poll:MODIN9_1\ to \UART_READER:BUART:sRX:s23Poll:MODIN8_1\
Aliasing \UART_READER:BUART:sRX:s23Poll:MODIN9_0\ to \UART_READER:BUART:sRX:s23Poll:MODIN8_0\
Aliasing \UART_READER:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ to zero
Aliasing \UART_READER:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ to tmpOE__RELAY_B_net_0
Aliasing \UART_READER:BUART:sRX:s23Poll:MODIN10_1\ to \UART_READER:BUART:sRX:s23Poll:MODIN8_1\
Aliasing \UART_READER:BUART:sRX:s23Poll:MODIN10_0\ to \UART_READER:BUART:sRX:s23Poll:MODIN8_0\
Aliasing \UART_READER:BUART:sRX:s23Poll:MODULE_14:g2:a0:newb_1\ to tmpOE__RELAY_B_net_0
Aliasing \UART_READER:BUART:sRX:s23Poll:MODULE_14:g2:a0:newb_0\ to zero
Aliasing \UART_READER:BUART:sRX:MODULE_15:g2:a0:newa_6\ to zero
Aliasing \UART_READER:BUART:sRX:MODULE_15:g2:a0:newa_5\ to zero
Aliasing \UART_READER:BUART:sRX:MODULE_15:g2:a0:newa_4\ to zero
Aliasing \UART_READER:BUART:sRX:MODULE_15:g2:a0:newb_6\ to zero
Aliasing \UART_READER:BUART:sRX:MODULE_15:g2:a0:newb_5\ to zero
Aliasing \UART_READER:BUART:sRX:MODULE_15:g2:a0:newb_4\ to zero
Aliasing \UART_READER:BUART:sRX:MODULE_15:g2:a0:newb_3\ to zero
Aliasing \UART_READER:BUART:sRX:MODULE_15:g2:a0:newb_2\ to tmpOE__RELAY_B_net_0
Aliasing \UART_READER:BUART:sRX:MODULE_15:g2:a0:newb_1\ to tmpOE__RELAY_B_net_0
Aliasing \UART_READER:BUART:sRX:MODULE_15:g2:a0:newb_0\ to zero
Aliasing \UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:aeqb_0\ to tmpOE__RELAY_B_net_0
Aliasing \UART_READER:BUART:sRX:MODULE_17:g2:a0:newa_6\ to zero
Aliasing \UART_READER:BUART:sRX:MODULE_17:g2:a0:newa_5\ to zero
Aliasing \UART_READER:BUART:sRX:MODULE_17:g2:a0:newa_4\ to zero
Aliasing \UART_READER:BUART:sRX:MODIN12_6\ to \UART_READER:BUART:sRX:MODIN11_6\
Aliasing \UART_READER:BUART:sRX:MODIN12_5\ to \UART_READER:BUART:sRX:MODIN11_5\
Aliasing \UART_READER:BUART:sRX:MODIN12_4\ to \UART_READER:BUART:sRX:MODIN11_4\
Aliasing \UART_READER:BUART:sRX:MODIN12_3\ to \UART_READER:BUART:sRX:MODIN11_3\
Aliasing \UART_READER:BUART:sRX:MODULE_17:g2:a0:newb_6\ to zero
Aliasing \UART_READER:BUART:sRX:MODULE_17:g2:a0:newb_5\ to zero
Aliasing \UART_READER:BUART:sRX:MODULE_17:g2:a0:newb_4\ to zero
Aliasing \UART_READER:BUART:sRX:MODULE_17:g2:a0:newb_3\ to zero
Aliasing \UART_READER:BUART:sRX:MODULE_17:g2:a0:newb_2\ to tmpOE__RELAY_B_net_0
Aliasing \UART_READER:BUART:sRX:MODULE_17:g2:a0:newb_1\ to zero
Aliasing \UART_READER:BUART:sRX:MODULE_17:g2:a0:newb_0\ to tmpOE__RELAY_B_net_0
Aliasing \UART_READER:BUART:sRX:MODULE_18:g2:a0:newa_6\ to zero
Aliasing \UART_READER:BUART:sRX:MODULE_18:g2:a0:newa_5\ to zero
Aliasing \UART_READER:BUART:sRX:MODULE_18:g2:a0:newa_4\ to zero
Aliasing \UART_READER:BUART:sRX:MODIN13_6\ to \UART_READER:BUART:sRX:MODIN11_6\
Aliasing \UART_READER:BUART:sRX:MODIN13_5\ to \UART_READER:BUART:sRX:MODIN11_5\
Aliasing \UART_READER:BUART:sRX:MODIN13_4\ to \UART_READER:BUART:sRX:MODIN11_4\
Aliasing \UART_READER:BUART:sRX:MODIN13_3\ to \UART_READER:BUART:sRX:MODIN11_3\
Aliasing \UART_READER:BUART:sRX:MODULE_18:g2:a0:newb_6\ to zero
Aliasing \UART_READER:BUART:sRX:MODULE_18:g2:a0:newb_5\ to zero
Aliasing \UART_READER:BUART:sRX:MODULE_18:g2:a0:newb_4\ to zero
Aliasing \UART_READER:BUART:sRX:MODULE_18:g2:a0:newb_3\ to zero
Aliasing \UART_READER:BUART:sRX:MODULE_18:g2:a0:newb_2\ to zero
Aliasing \UART_READER:BUART:sRX:MODULE_18:g2:a0:newb_1\ to zero
Aliasing \UART_READER:BUART:sRX:MODULE_18:g2:a0:newb_0\ to tmpOE__RELAY_B_net_0
Aliasing tmpOE__CR_Rx_net_0 to tmpOE__RELAY_B_net_0
Aliasing tmpOE__CR_Tx_net_0 to tmpOE__RELAY_B_net_0
Aliasing tmpOE__Mode_Sel_CR_net_0 to tmpOE__RELAY_B_net_0
Aliasing \OSDPReaderTimer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \OSDPReaderTimer:TimerUDB:trigger_enable\ to tmpOE__RELAY_B_net_0
Aliasing \OSDPReaderTimer:TimerUDB:status_6\ to zero
Aliasing \OSDPReaderTimer:TimerUDB:status_5\ to zero
Aliasing \OSDPReaderTimer:TimerUDB:status_4\ to zero
Aliasing \OSDPReaderTimer:TimerUDB:status_0\ to \OSDPReaderTimer:TimerUDB:tc_i\
Aliasing Net_1749 to zero
Aliasing tmpOE__EZI2CPin_net_1 to tmpOE__RELAY_B_net_0
Aliasing tmpOE__EZI2CPin_net_0 to tmpOE__RELAY_B_net_0
Aliasing \EZI2Cs:Net_128\ to zero
Aliasing \EZI2Cs:Net_190\ to tmpOE__RELAY_B_net_0
Aliasing \EZI2Cs:Net_145\ to tmpOE__RELAY_B_net_0
Aliasing \FltrReg:status_2\ to zero
Aliasing \FltrReg:status_3\ to zero
Aliasing \FltrReg:status_4\ to zero
Aliasing \FltrReg:status_5\ to zero
Aliasing \FltrReg:status_6\ to zero
Aliasing \FltrReg:status_7\ to zero
Aliasing Net_2010 to zero
Aliasing \Pulse_50us:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Pulse_50us:TimerUDB:trigger_enable\ to tmpOE__RELAY_B_net_0
Aliasing \Pulse_50us:TimerUDB:status_6\ to zero
Aliasing \Pulse_50us:TimerUDB:status_5\ to zero
Aliasing \Pulse_50us:TimerUDB:status_4\ to zero
Aliasing \Pulse_50us:TimerUDB:status_0\ to \Pulse_50us:TimerUDB:tc_i\
Aliasing tmpOE__SF2F_net_0 to tmpOE__RELAY_B_net_0
Aliasing tmpOE__POE_RST_net_0 to tmpOE__RELAY_B_net_0
Aliasing tmpOE__POE_OIM_SDn_net_0 to tmpOE__RELAY_B_net_0
Aliasing tmpOE__ST_LED_0_net_0 to tmpOE__RELAY_B_net_0
Aliasing \USBUART:tmpOE__Dm_net_0\ to tmpOE__RELAY_B_net_0
Aliasing \USBUART:tmpOE__Dp_net_0\ to tmpOE__RELAY_B_net_0
Aliasing tmpOE__SDA_RTC_net_0 to tmpOE__RELAY_B_net_0
Aliasing tmpOE__SCL_RTC_net_0 to tmpOE__RELAY_B_net_0
Aliasing Net_2194 to zero
Aliasing \I2C_Master:bI2C_UDB:status_6\ to zero
Aliasing \I2C_Master:bI2C_UDB:cs_addr_shifter_2\ to zero
Aliasing \I2C_Master:bI2C_UDB:cs_addr_clkgen_2\ to zero
Aliasing \I2C_Master:bI2C_UDB:bus_busy\ to zero
Aliasing \I2C_Master:bI2C_UDB:lost_arb\ to zero
Aliasing \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ to \I2C_Master:sda_x_wire\
Aliasing \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ to tmpOE__RELAY_B_net_0
Aliasing \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ to tmpOE__RELAY_B_net_0
Aliasing \I2C_Master:scl_x_wire\ to \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\
Aliasing \I2C_Master:Net_969\ to tmpOE__RELAY_B_net_0
Aliasing \I2C_Master:Net_968\ to tmpOE__RELAY_B_net_0
Aliasing tmpOE__ST_LED_1_net_0 to tmpOE__RELAY_B_net_0
Aliasing tmpOE__ST_LED_2_net_0 to tmpOE__RELAY_B_net_0
Aliasing tmpOE__RESET_SWBTN_net_0 to tmpOE__RELAY_B_net_0
Aliasing tmpOE__SW1_net_0 to tmpOE__RELAY_B_net_0
Aliasing \Status_Reg_HwPort:status_7\ to zero
Aliasing \Status_Reg_HwPort:status_6\ to zero
Aliasing \Status_Reg_HwPort:status_5\ to zero
Aliasing \Status_Reg_HwPort:status_4\ to zero
Aliasing \Status_Reg_HwPort:status_3\ to zero
Aliasing Net_2234_2 to zero
Aliasing Net_2234_1 to zero
Aliasing Net_2234_0 to zero
Aliasing \UART_TIMER:TimerUDB:capture_last\\D\ to zero
Aliasing \UART_TIMER:TimerUDB:hwEnable_reg\\D\ to \UART_TIMER:TimerUDB:run_mode\
Aliasing \UART_TIMER:TimerUDB:capture_out_reg_i\\D\ to \UART_TIMER:TimerUDB:capt_fifo_load_int\
Aliasing \UART_1:BUART:reset_reg\\D\ to zero
Aliasing Net_1216D to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Aliasing \D0_debounce:DEBOUNCER[0]:d_sync_1\\D\ to WD0_dbnc
Aliasing \UART_ACS:BUART:rx_break_status\\D\ to zero
Aliasing \UART_READER:BUART:reset_reg\\D\ to zero
Aliasing \UART_READER:BUART:rx_break_status\\D\ to zero
Aliasing \OSDPReaderTimer:TimerUDB:capture_last\\D\ to zero
Aliasing \OSDPReaderTimer:TimerUDB:hwEnable_reg\\D\ to \OSDPReaderTimer:TimerUDB:run_mode\
Aliasing \OSDPReaderTimer:TimerUDB:capture_out_reg_i\\D\ to \OSDPReaderTimer:TimerUDB:capt_fifo_load_int\
Aliasing \Pulse_50us:TimerUDB:capture_last\\D\ to zero
Aliasing \Pulse_50us:TimerUDB:hwEnable_reg\\D\ to \Pulse_50us:TimerUDB:run_mode\
Aliasing \Pulse_50us:TimerUDB:capture_out_reg_i\\D\ to \Pulse_50us:TimerUDB:capt_fifo_load_int\
Aliasing \I2C_Master:bI2C_UDB:scl_in_reg\\D\ to \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\
Aliasing \I2C_Master:bI2C_UDB:sda_in_last_reg\\D\ to \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\
Removing Lhs of wire one[6] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__LED_GRN_net_0[9] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__SOUND_OUT_net_0[15] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire Net_12[20] = zero[2]
Removing Rhs of wire Net_1292[22] = \UART_TIMER:Net_55\[23]
Removing Lhs of wire \UART_TIMER:TimerUDB:ctrl_enable\[40] = \UART_TIMER:TimerUDB:control_7\[32]
Removing Lhs of wire \UART_TIMER:TimerUDB:ctrl_cmode_1\[42] = zero[2]
Removing Rhs of wire \UART_TIMER:TimerUDB:timer_enable\[51] = \UART_TIMER:TimerUDB:runmode_enable\[63]
Removing Rhs of wire \UART_TIMER:TimerUDB:run_mode\[52] = \UART_TIMER:TimerUDB:hwEnable\[53]
Removing Lhs of wire \UART_TIMER:TimerUDB:run_mode\[52] = \UART_TIMER:TimerUDB:control_7\[32]
Removing Lhs of wire \UART_TIMER:TimerUDB:trigger_enable\[55] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_TIMER:TimerUDB:tc_i\[57] = \UART_TIMER:TimerUDB:status_tc\[54]
Removing Lhs of wire \UART_TIMER:TimerUDB:capt_fifo_load_int\[62] = \UART_TIMER:TimerUDB:capt_fifo_load\[50]
Removing Lhs of wire \UART_TIMER:TimerUDB:status_6\[65] = zero[2]
Removing Lhs of wire \UART_TIMER:TimerUDB:status_5\[66] = zero[2]
Removing Lhs of wire \UART_TIMER:TimerUDB:status_4\[67] = zero[2]
Removing Lhs of wire \UART_TIMER:TimerUDB:status_0\[68] = \UART_TIMER:TimerUDB:status_tc\[54]
Removing Lhs of wire \UART_TIMER:TimerUDB:status_1\[69] = \UART_TIMER:TimerUDB:capt_fifo_load\[50]
Removing Rhs of wire \UART_TIMER:TimerUDB:status_2\[70] = \UART_TIMER:TimerUDB:fifo_full\[71]
Removing Rhs of wire \UART_TIMER:TimerUDB:status_3\[72] = \UART_TIMER:TimerUDB:fifo_nempty\[73]
Removing Lhs of wire Net_1275[75] = zero[2]
Removing Lhs of wire \UART_TIMER:TimerUDB:cs_addr_2\[76] = zero[2]
Removing Lhs of wire \UART_TIMER:TimerUDB:cs_addr_1\[77] = \UART_TIMER:TimerUDB:trig_reg\[64]
Removing Lhs of wire \UART_TIMER:TimerUDB:cs_addr_0\[78] = \UART_TIMER:TimerUDB:per_zero\[56]
Removing Lhs of wire tmpOE__PS_D0_net_0[112] = tmpOE__RELAY_B_net_0[1]
Removing Rhs of wire Net_2189[113] = \mux_1:tmp__mux_1_reg\[474]
Removing Lhs of wire tmpOE__PS_D1_net_0[119] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__Pin_WD0_net_0[125] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__Pin_WD1_net_0[131] = tmpOE__RELAY_B_net_0[1]
Removing Rhs of wire Net_1087[137] = \OptSelect:control_out_1\[479]
Removing Rhs of wire Net_1087[137] = \OptSelect:control_1\[499]
Removing Rhs of wire WD0_dbnc[138] = \D0_debounce:DEBOUNCER[0]:d_sync_0\[550]
Removing Rhs of wire Net_1841[140] = \demux_1:tmp__demux_1_0_reg\[136]
Removing Lhs of wire \UART_1:Net_61\[142] = OSDP_RDR[143]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[156] = zero[2]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[157] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[158] = \UART_1:BUART:control_4\[150]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[159] = \UART_1:BUART:control_3\[151]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[160] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[161] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[162] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[163] = \UART_1:BUART:control_2\[152]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[175] = \UART_1:BUART:tx_bitclk_dp\[211]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[221] = \UART_1:BUART:tx_counter_dp\[212]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[222] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[223] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[224] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[226] = \UART_1:BUART:tx_fifo_empty\[189]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[228] = \UART_1:BUART:tx_fifo_notfull\[188]
Removing Lhs of wire \UART_1:BUART:rx_postpoll\[242] = Net_1841[140]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[293] = zero[2]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[294] = \UART_1:BUART:rx_parity_error_status\[295]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[296] = \UART_1:BUART:rx_stop_bit_error\[297]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[307] = \UART_1:BUART:sRX:MODULE_3:g2:a0:lta_0\[356]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[311] = \UART_1:BUART:sRX:MODULE_4:g1:a0:xneq\[378]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:newa_6\[312] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:newa_5\[313] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:newa_4\[314] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:newa_3\[315] = MODIN1_6[316]
Removing Rhs of wire MODIN1_6[316] = \UART_1:BUART:rx_count_6\[283]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:newa_2\[317] = MODIN1_5[318]
Removing Rhs of wire MODIN1_5[318] = \UART_1:BUART:rx_count_5\[284]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:newa_1\[319] = MODIN1_4[320]
Removing Rhs of wire MODIN1_4[320] = \UART_1:BUART:rx_count_4\[285]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:newa_0\[321] = MODIN1_3[322]
Removing Rhs of wire MODIN1_3[322] = \UART_1:BUART:rx_count_3\[286]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_6\[323] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_5\[324] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_4\[325] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_3\[326] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_2\[327] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_1\[328] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_0\[329] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:dataa_6\[330] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:dataa_5\[331] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:dataa_4\[332] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:dataa_3\[333] = MODIN1_6[316]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:dataa_2\[334] = MODIN1_5[318]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:dataa_1\[335] = MODIN1_4[320]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:dataa_0\[336] = MODIN1_3[322]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:datab_6\[337] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:datab_5\[338] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:datab_4\[339] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:datab_3\[340] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:datab_2\[341] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:datab_1\[342] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:datab_0\[343] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g1:a0:newa_0\[358] = Net_1841[140]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g1:a0:newb_0\[359] = \UART_1:BUART:rx_parity_bit\[310]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g1:a0:dataa_0\[360] = Net_1841[140]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g1:a0:datab_0\[361] = \UART_1:BUART:rx_parity_bit\[310]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:a_0\[362] = Net_1841[140]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:b_0\[363] = \UART_1:BUART:rx_parity_bit\[310]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_0\[365] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:eq_0\[366] = \UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\[364]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:eqi_0\[367] = \UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\[364]
Removing Lhs of wire tmpOE__TAMPER_OUT_net_0[389] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__LEDG_OUT_net_0[395] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__SOUND_IN_net_0[401] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__LEDG_IN_net_0[407] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__TAMPER_IN_net_0[413] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__SW_Rst_net_0[419] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__LED_RED_net_0[425] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__LEDR_IN_net_0[431] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__LEDR_OUT_net_0[437] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__REED_1_net_0[443] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__REED_2_net_0[449] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__RELAY_A_net_0[455] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__Pin_VRef_net_0[461] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire Net_1605[462] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__LED_YEL_net_0[468] = tmpOE__RELAY_B_net_0[1]
Removing Rhs of wire Net_878[475] = \OptSelect:control_out_0\[478]
Removing Rhs of wire Net_878[475] = \OptSelect:control_0\[500]
Removing Lhs of wire \OptSelect:clk\[476] = zero[2]
Removing Lhs of wire \OptSelect:rst\[477] = zero[2]
Removing Lhs of wire tmpOE__Mode_Sel_ACS_net_0[504] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \Tamper_Timer:Net_260\[510] = zero[2]
Removing Lhs of wire \Tamper_Timer:Net_266\[511] = tmpOE__RELAY_B_net_0[1]
Removing Rhs of wire Net_1559[515] = \Tamper_Timer:Net_57\[514]
Removing Lhs of wire \Tamper_Timer:Net_102\[517] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__ACS_Tx_net_0[523] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__ACS_Rx_net_0[530] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \Timeout_Timer:Net_260\[538] = zero[2]
Removing Lhs of wire \Timeout_Timer:Net_266\[539] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire Net_1403[540] = zero[2]
Removing Rhs of wire Net_1852[544] = \Timeout_Timer:Net_57\[543]
Removing Lhs of wire \Timeout_Timer:Net_102\[546] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \FilterReg:status_0\[555] = Net_1512[552]
Removing Lhs of wire \FilterReg:status_1\[556] = Net_1513[553]
Removing Lhs of wire \FilterReg:status_2\[557] = zero[2]
Removing Lhs of wire \FilterReg:status_3\[558] = zero[2]
Removing Lhs of wire \FilterReg:status_4\[559] = zero[2]
Removing Lhs of wire \FilterReg:status_5\[560] = zero[2]
Removing Lhs of wire \FilterReg:status_6\[561] = zero[2]
Removing Lhs of wire \FilterReg:status_7\[562] = zero[2]
Removing Rhs of wire Net_1631[568] = \UART_ACS:BUART:rx_interrupt_out\[595]
Removing Lhs of wire \UART_ACS:Net_61\[569] = Net_2170[521]
Removing Lhs of wire Net_1629[582] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:tx_hd_send_break\[583] = \UART_ACS:BUART:control_1\[579]
Removing Lhs of wire \UART_ACS:BUART:HalfDuplexSend\[584] = \UART_ACS:BUART:control_0\[580]
Removing Lhs of wire \UART_ACS:BUART:FinalParityType_1\[585] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:FinalParityType_0\[586] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:FinalAddrMode_2\[587] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:FinalAddrMode_1\[588] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:FinalAddrMode_0\[589] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:tx_ctrl_mark\[590] = zero[2]
Removing Rhs of wire \UART_ACS:BUART:rx_addressmatch\[596] = \UART_ACS:BUART:rx_addressmatch1\[597]
Removing Lhs of wire \UART_ACS:BUART:rx_count7_bit8_wire\[650] = zero[2]
Removing Rhs of wire add_vv_vv_MODGEN_5_1[656] = \UART_ACS:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_1\[667]
Removing Rhs of wire add_vv_vv_MODGEN_5_0[658] = \UART_ACS:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_0\[668]
Removing Lhs of wire cmp_vv_vv_MODGEN_6[659] = \UART_ACS:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\[684]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[660] = \UART_ACS:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[698]
Removing Lhs of wire \UART_ACS:BUART:sRX:s23Poll:MODULE_5:g2:a0:a_1\[661] = MODIN2_1[662]
Removing Rhs of wire MODIN2_1[662] = \UART_ACS:BUART:pollcount_1\[655]
Removing Lhs of wire \UART_ACS:BUART:sRX:s23Poll:MODULE_5:g2:a0:a_0\[663] = MODIN2_0[664]
Removing Rhs of wire MODIN2_0[664] = \UART_ACS:BUART:pollcount_0\[657]
Removing Lhs of wire \UART_ACS:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[670] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_ACS:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[671] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_ACS:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_1\[672] = MODIN2_1[662]
Removing Lhs of wire MODIN3_1[673] = MODIN2_1[662]
Removing Lhs of wire \UART_ACS:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_0\[674] = MODIN2_0[664]
Removing Lhs of wire MODIN3_0[675] = MODIN2_0[664]
Removing Lhs of wire \UART_ACS:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_1\[676] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_0\[677] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_ACS:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_1\[678] = MODIN2_1[662]
Removing Lhs of wire \UART_ACS:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_0\[679] = MODIN2_0[664]
Removing Lhs of wire \UART_ACS:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_1\[680] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_0\[681] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_ACS:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[686] = MODIN2_1[662]
Removing Lhs of wire MODIN4_1[687] = MODIN2_1[662]
Removing Lhs of wire \UART_ACS:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[688] = MODIN2_0[664]
Removing Lhs of wire MODIN4_0[689] = MODIN2_0[664]
Removing Lhs of wire \UART_ACS:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[690] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_ACS:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[691] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[692] = MODIN2_1[662]
Removing Lhs of wire \UART_ACS:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[693] = MODIN2_0[664]
Removing Lhs of wire \UART_ACS:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[694] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_ACS:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[695] = zero[2]
Removing Rhs of wire \UART_ACS:BUART:rx_status_2\[703] = \UART_ACS:BUART:rx_parity_error_status\[704]
Removing Rhs of wire \UART_ACS:BUART:rx_status_3\[705] = \UART_ACS:BUART:rx_stop_bit_error\[706]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[716] = \UART_ACS:BUART:sRX:MODULE_10:g2:a0:lta_0\[846]
Removing Lhs of wire cmp_vv_vv_MODGEN_11[717] = \UART_ACS:BUART:sRX:MODULE_11:g2:a0:lta_0\[892]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[721] = \UART_ACS:BUART:sRX:MODULE_8:g2:a0:lta_0\[770]
Removing Lhs of wire cmp_vv_vv_MODGEN_9[725] = \UART_ACS:BUART:sRX:MODULE_9:g1:a0:xneq\[792]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newa_6\[726] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newa_5\[727] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newa_4\[728] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newa_3\[729] = MODIN5_6[730]
Removing Rhs of wire MODIN5_6[730] = \UART_ACS:BUART:rx_count_6\[645]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newa_2\[731] = MODIN5_5[732]
Removing Rhs of wire MODIN5_5[732] = \UART_ACS:BUART:rx_count_5\[646]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newa_1\[733] = MODIN5_4[734]
Removing Rhs of wire MODIN5_4[734] = \UART_ACS:BUART:rx_count_4\[647]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newa_0\[735] = MODIN5_3[736]
Removing Rhs of wire MODIN5_3[736] = \UART_ACS:BUART:rx_count_3\[648]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newb_6\[737] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newb_5\[738] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newb_4\[739] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newb_3\[740] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newb_2\[741] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newb_1\[742] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newb_0\[743] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_8:g2:a0:dataa_6\[744] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_8:g2:a0:dataa_5\[745] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_8:g2:a0:dataa_4\[746] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_8:g2:a0:dataa_3\[747] = MODIN5_6[730]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_8:g2:a0:dataa_2\[748] = MODIN5_5[732]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_8:g2:a0:dataa_1\[749] = MODIN5_4[734]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_8:g2:a0:dataa_0\[750] = MODIN5_3[736]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_8:g2:a0:datab_6\[751] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_8:g2:a0:datab_5\[752] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_8:g2:a0:datab_4\[753] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_8:g2:a0:datab_3\[754] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_8:g2:a0:datab_2\[755] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_8:g2:a0:datab_1\[756] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_8:g2:a0:datab_0\[757] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_9:g1:a0:newa_0\[772] = \UART_ACS:BUART:rx_postpoll\[602]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_9:g1:a0:newb_0\[773] = \UART_ACS:BUART:rx_parity_bit\[724]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_9:g1:a0:dataa_0\[774] = \UART_ACS:BUART:rx_postpoll\[602]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_9:g1:a0:datab_0\[775] = \UART_ACS:BUART:rx_parity_bit\[724]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:a_0\[776] = \UART_ACS:BUART:rx_postpoll\[602]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:b_0\[777] = \UART_ACS:BUART:rx_parity_bit\[724]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_0\[779] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:eq_0\[780] = \UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:xnor_array_0\[778]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:eqi_0\[781] = \UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:xnor_array_0\[778]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newa_6\[802] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newa_5\[803] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newa_4\[804] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newa_3\[805] = MODIN5_6[730]
Removing Lhs of wire MODIN6_6[806] = MODIN5_6[730]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newa_2\[807] = MODIN5_5[732]
Removing Lhs of wire MODIN6_5[808] = MODIN5_5[732]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newa_1\[809] = MODIN5_4[734]
Removing Lhs of wire MODIN6_4[810] = MODIN5_4[734]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newa_0\[811] = MODIN5_3[736]
Removing Lhs of wire MODIN6_3[812] = MODIN5_3[736]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newb_6\[813] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newb_5\[814] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newb_4\[815] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newb_3\[816] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newb_2\[817] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newb_1\[818] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newb_0\[819] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_10:g2:a0:dataa_6\[820] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_10:g2:a0:dataa_5\[821] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_10:g2:a0:dataa_4\[822] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_10:g2:a0:dataa_3\[823] = MODIN5_6[730]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_10:g2:a0:dataa_2\[824] = MODIN5_5[732]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_10:g2:a0:dataa_1\[825] = MODIN5_4[734]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_10:g2:a0:dataa_0\[826] = MODIN5_3[736]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_10:g2:a0:datab_6\[827] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_10:g2:a0:datab_5\[828] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_10:g2:a0:datab_4\[829] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_10:g2:a0:datab_3\[830] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_10:g2:a0:datab_2\[831] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_10:g2:a0:datab_1\[832] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_10:g2:a0:datab_0\[833] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newa_6\[848] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newa_5\[849] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newa_4\[850] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newa_3\[851] = MODIN5_6[730]
Removing Lhs of wire MODIN7_6[852] = MODIN5_6[730]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newa_2\[853] = MODIN5_5[732]
Removing Lhs of wire MODIN7_5[854] = MODIN5_5[732]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newa_1\[855] = MODIN5_4[734]
Removing Lhs of wire MODIN7_4[856] = MODIN5_4[734]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newa_0\[857] = MODIN5_3[736]
Removing Lhs of wire MODIN7_3[858] = MODIN5_3[736]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newb_6\[859] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newb_5\[860] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newb_4\[861] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newb_3\[862] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newb_2\[863] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newb_1\[864] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newb_0\[865] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_11:g2:a0:dataa_6\[866] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_11:g2:a0:dataa_5\[867] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_11:g2:a0:dataa_4\[868] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_11:g2:a0:dataa_3\[869] = MODIN5_6[730]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_11:g2:a0:dataa_2\[870] = MODIN5_5[732]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_11:g2:a0:dataa_1\[871] = MODIN5_4[734]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_11:g2:a0:dataa_0\[872] = MODIN5_3[736]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_11:g2:a0:datab_6\[873] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_11:g2:a0:datab_5\[874] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_11:g2:a0:datab_4\[875] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_11:g2:a0:datab_3\[876] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_11:g2:a0:datab_2\[877] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_11:g2:a0:datab_1\[878] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:sRX:MODULE_11:g2:a0:datab_0\[879] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__TX_EN_net_0[895] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__CR_DE_net_0[901] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_READER:Net_61\[906] = Net_1616[907]
Removing Lhs of wire \UART_READER:BUART:tx_hd_send_break\[920] = \UART_READER:BUART:control_1\[917]
Removing Lhs of wire \UART_READER:BUART:HalfDuplexSend\[921] = \UART_READER:BUART:control_0\[918]
Removing Lhs of wire \UART_READER:BUART:FinalParityType_1\[922] = zero[2]
Removing Lhs of wire \UART_READER:BUART:FinalParityType_0\[923] = zero[2]
Removing Lhs of wire \UART_READER:BUART:FinalAddrMode_2\[924] = zero[2]
Removing Lhs of wire \UART_READER:BUART:FinalAddrMode_1\[925] = zero[2]
Removing Lhs of wire \UART_READER:BUART:FinalAddrMode_0\[926] = zero[2]
Removing Lhs of wire \UART_READER:BUART:tx_ctrl_mark\[927] = zero[2]
Removing Rhs of wire Net_1974[933] = \UART_READER:BUART:rx_interrupt_out\[934]
Removing Rhs of wire \UART_READER:BUART:rx_addressmatch\[935] = \UART_READER:BUART:rx_addressmatch1\[936]
Removing Lhs of wire \UART_READER:BUART:rx_count7_bit8_wire\[989] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:s23Poll:add_vv_vv_MODGEN_12_1\[996] = \UART_READER:BUART:sRX:s23Poll:MODULE_12:g2:a0:s_1\[1007]
Removing Lhs of wire \UART_READER:BUART:sRX:s23Poll:add_vv_vv_MODGEN_12_0\[998] = \UART_READER:BUART:sRX:s23Poll:MODULE_12:g2:a0:s_0\[1008]
Removing Lhs of wire \UART_READER:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_13\[999] = \UART_READER:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\[1024]
Removing Lhs of wire \UART_READER:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_14\[1000] = \UART_READER:BUART:sRX:s23Poll:MODULE_14:g2:a0:lta_0\[1038]
Removing Lhs of wire \UART_READER:BUART:sRX:s23Poll:MODULE_12:g2:a0:a_1\[1001] = \UART_READER:BUART:sRX:s23Poll:MODIN8_1\[1002]
Removing Lhs of wire \UART_READER:BUART:sRX:s23Poll:MODIN8_1\[1002] = \UART_READER:BUART:pollcount_1\[994]
Removing Lhs of wire \UART_READER:BUART:sRX:s23Poll:MODULE_12:g2:a0:a_0\[1003] = \UART_READER:BUART:sRX:s23Poll:MODIN8_0\[1004]
Removing Lhs of wire \UART_READER:BUART:sRX:s23Poll:MODIN8_0\[1004] = \UART_READER:BUART:pollcount_0\[997]
Removing Lhs of wire \UART_READER:BUART:sRX:s23Poll:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_0\[1010] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_READER:BUART:sRX:s23Poll:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\[1011] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_READER:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\[1012] = \UART_READER:BUART:pollcount_1\[994]
Removing Lhs of wire \UART_READER:BUART:sRX:s23Poll:MODIN9_1\[1013] = \UART_READER:BUART:pollcount_1\[994]
Removing Lhs of wire \UART_READER:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\[1014] = \UART_READER:BUART:pollcount_0\[997]
Removing Lhs of wire \UART_READER:BUART:sRX:s23Poll:MODIN9_0\[1015] = \UART_READER:BUART:pollcount_0\[997]
Removing Lhs of wire \UART_READER:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\[1016] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\[1017] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_READER:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\[1018] = \UART_READER:BUART:pollcount_1\[994]
Removing Lhs of wire \UART_READER:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\[1019] = \UART_READER:BUART:pollcount_0\[997]
Removing Lhs of wire \UART_READER:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\[1020] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\[1021] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_READER:BUART:sRX:s23Poll:MODULE_14:g2:a0:newa_1\[1026] = \UART_READER:BUART:pollcount_1\[994]
Removing Lhs of wire \UART_READER:BUART:sRX:s23Poll:MODIN10_1\[1027] = \UART_READER:BUART:pollcount_1\[994]
Removing Lhs of wire \UART_READER:BUART:sRX:s23Poll:MODULE_14:g2:a0:newa_0\[1028] = \UART_READER:BUART:pollcount_0\[997]
Removing Lhs of wire \UART_READER:BUART:sRX:s23Poll:MODIN10_0\[1029] = \UART_READER:BUART:pollcount_0\[997]
Removing Lhs of wire \UART_READER:BUART:sRX:s23Poll:MODULE_14:g2:a0:newb_1\[1030] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_READER:BUART:sRX:s23Poll:MODULE_14:g2:a0:newb_0\[1031] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:s23Poll:MODULE_14:g2:a0:dataa_1\[1032] = \UART_READER:BUART:pollcount_1\[994]
Removing Lhs of wire \UART_READER:BUART:sRX:s23Poll:MODULE_14:g2:a0:dataa_0\[1033] = \UART_READER:BUART:pollcount_0\[997]
Removing Lhs of wire \UART_READER:BUART:sRX:s23Poll:MODULE_14:g2:a0:datab_1\[1034] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_READER:BUART:sRX:s23Poll:MODULE_14:g2:a0:datab_0\[1035] = zero[2]
Removing Rhs of wire \UART_READER:BUART:rx_status_2\[1043] = \UART_READER:BUART:rx_parity_error_status\[1044]
Removing Rhs of wire \UART_READER:BUART:rx_status_3\[1045] = \UART_READER:BUART:rx_stop_bit_error\[1046]
Removing Lhs of wire \UART_READER:BUART:sRX:cmp_vv_vv_MODGEN_17\[1056] = \UART_READER:BUART:sRX:MODULE_17:g2:a0:lta_0\[1186]
Removing Lhs of wire \UART_READER:BUART:sRX:cmp_vv_vv_MODGEN_18\[1057] = \UART_READER:BUART:sRX:MODULE_18:g2:a0:lta_0\[1232]
Removing Lhs of wire \UART_READER:BUART:sRX:cmp_vv_vv_MODGEN_15\[1061] = \UART_READER:BUART:sRX:MODULE_15:g2:a0:lta_0\[1110]
Removing Lhs of wire \UART_READER:BUART:sRX:cmp_vv_vv_MODGEN_16\[1065] = \UART_READER:BUART:sRX:MODULE_16:g1:a0:xneq\[1132]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_15:g2:a0:newa_6\[1066] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_15:g2:a0:newa_5\[1067] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_15:g2:a0:newa_4\[1068] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_15:g2:a0:newa_3\[1069] = \UART_READER:BUART:sRX:MODIN11_6\[1070]
Removing Lhs of wire \UART_READER:BUART:sRX:MODIN11_6\[1070] = \UART_READER:BUART:rx_count_6\[984]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_15:g2:a0:newa_2\[1071] = \UART_READER:BUART:sRX:MODIN11_5\[1072]
Removing Lhs of wire \UART_READER:BUART:sRX:MODIN11_5\[1072] = \UART_READER:BUART:rx_count_5\[985]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_15:g2:a0:newa_1\[1073] = \UART_READER:BUART:sRX:MODIN11_4\[1074]
Removing Lhs of wire \UART_READER:BUART:sRX:MODIN11_4\[1074] = \UART_READER:BUART:rx_count_4\[986]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_15:g2:a0:newa_0\[1075] = \UART_READER:BUART:sRX:MODIN11_3\[1076]
Removing Lhs of wire \UART_READER:BUART:sRX:MODIN11_3\[1076] = \UART_READER:BUART:rx_count_3\[987]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_15:g2:a0:newb_6\[1077] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_15:g2:a0:newb_5\[1078] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_15:g2:a0:newb_4\[1079] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_15:g2:a0:newb_3\[1080] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_15:g2:a0:newb_2\[1081] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_15:g2:a0:newb_1\[1082] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_15:g2:a0:newb_0\[1083] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_15:g2:a0:dataa_6\[1084] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_15:g2:a0:dataa_5\[1085] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_15:g2:a0:dataa_4\[1086] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_15:g2:a0:dataa_3\[1087] = \UART_READER:BUART:rx_count_6\[984]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_15:g2:a0:dataa_2\[1088] = \UART_READER:BUART:rx_count_5\[985]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_15:g2:a0:dataa_1\[1089] = \UART_READER:BUART:rx_count_4\[986]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_15:g2:a0:dataa_0\[1090] = \UART_READER:BUART:rx_count_3\[987]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_15:g2:a0:datab_6\[1091] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_15:g2:a0:datab_5\[1092] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_15:g2:a0:datab_4\[1093] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_15:g2:a0:datab_3\[1094] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_15:g2:a0:datab_2\[1095] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_15:g2:a0:datab_1\[1096] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_15:g2:a0:datab_0\[1097] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_16:g1:a0:newa_0\[1112] = \UART_READER:BUART:rx_postpoll\[941]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_16:g1:a0:newb_0\[1113] = \UART_READER:BUART:rx_parity_bit\[1064]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_16:g1:a0:dataa_0\[1114] = \UART_READER:BUART:rx_postpoll\[941]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_16:g1:a0:datab_0\[1115] = \UART_READER:BUART:rx_parity_bit\[1064]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:a_0\[1116] = \UART_READER:BUART:rx_postpoll\[941]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:b_0\[1117] = \UART_READER:BUART:rx_parity_bit\[1064]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:aeqb_0\[1119] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:eq_0\[1120] = \UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:xnor_array_0\[1118]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:eqi_0\[1121] = \UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:xnor_array_0\[1118]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_17:g2:a0:newa_6\[1142] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_17:g2:a0:newa_5\[1143] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_17:g2:a0:newa_4\[1144] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_17:g2:a0:newa_3\[1145] = \UART_READER:BUART:rx_count_6\[984]
Removing Lhs of wire \UART_READER:BUART:sRX:MODIN12_6\[1146] = \UART_READER:BUART:rx_count_6\[984]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_17:g2:a0:newa_2\[1147] = \UART_READER:BUART:rx_count_5\[985]
Removing Lhs of wire \UART_READER:BUART:sRX:MODIN12_5\[1148] = \UART_READER:BUART:rx_count_5\[985]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_17:g2:a0:newa_1\[1149] = \UART_READER:BUART:rx_count_4\[986]
Removing Lhs of wire \UART_READER:BUART:sRX:MODIN12_4\[1150] = \UART_READER:BUART:rx_count_4\[986]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_17:g2:a0:newa_0\[1151] = \UART_READER:BUART:rx_count_3\[987]
Removing Lhs of wire \UART_READER:BUART:sRX:MODIN12_3\[1152] = \UART_READER:BUART:rx_count_3\[987]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_17:g2:a0:newb_6\[1153] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_17:g2:a0:newb_5\[1154] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_17:g2:a0:newb_4\[1155] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_17:g2:a0:newb_3\[1156] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_17:g2:a0:newb_2\[1157] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_17:g2:a0:newb_1\[1158] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_17:g2:a0:newb_0\[1159] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_17:g2:a0:dataa_6\[1160] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_17:g2:a0:dataa_5\[1161] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_17:g2:a0:dataa_4\[1162] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_17:g2:a0:dataa_3\[1163] = \UART_READER:BUART:rx_count_6\[984]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_17:g2:a0:dataa_2\[1164] = \UART_READER:BUART:rx_count_5\[985]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_17:g2:a0:dataa_1\[1165] = \UART_READER:BUART:rx_count_4\[986]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_17:g2:a0:dataa_0\[1166] = \UART_READER:BUART:rx_count_3\[987]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_17:g2:a0:datab_6\[1167] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_17:g2:a0:datab_5\[1168] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_17:g2:a0:datab_4\[1169] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_17:g2:a0:datab_3\[1170] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_17:g2:a0:datab_2\[1171] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_17:g2:a0:datab_1\[1172] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_17:g2:a0:datab_0\[1173] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_18:g2:a0:newa_6\[1188] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_18:g2:a0:newa_5\[1189] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_18:g2:a0:newa_4\[1190] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_18:g2:a0:newa_3\[1191] = \UART_READER:BUART:rx_count_6\[984]
Removing Lhs of wire \UART_READER:BUART:sRX:MODIN13_6\[1192] = \UART_READER:BUART:rx_count_6\[984]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_18:g2:a0:newa_2\[1193] = \UART_READER:BUART:rx_count_5\[985]
Removing Lhs of wire \UART_READER:BUART:sRX:MODIN13_5\[1194] = \UART_READER:BUART:rx_count_5\[985]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_18:g2:a0:newa_1\[1195] = \UART_READER:BUART:rx_count_4\[986]
Removing Lhs of wire \UART_READER:BUART:sRX:MODIN13_4\[1196] = \UART_READER:BUART:rx_count_4\[986]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_18:g2:a0:newa_0\[1197] = \UART_READER:BUART:rx_count_3\[987]
Removing Lhs of wire \UART_READER:BUART:sRX:MODIN13_3\[1198] = \UART_READER:BUART:rx_count_3\[987]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_18:g2:a0:newb_6\[1199] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_18:g2:a0:newb_5\[1200] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_18:g2:a0:newb_4\[1201] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_18:g2:a0:newb_3\[1202] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_18:g2:a0:newb_2\[1203] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_18:g2:a0:newb_1\[1204] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_18:g2:a0:newb_0\[1205] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_18:g2:a0:dataa_6\[1206] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_18:g2:a0:dataa_5\[1207] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_18:g2:a0:dataa_4\[1208] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_18:g2:a0:dataa_3\[1209] = \UART_READER:BUART:rx_count_6\[984]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_18:g2:a0:dataa_2\[1210] = \UART_READER:BUART:rx_count_5\[985]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_18:g2:a0:dataa_1\[1211] = \UART_READER:BUART:rx_count_4\[986]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_18:g2:a0:dataa_0\[1212] = \UART_READER:BUART:rx_count_3\[987]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_18:g2:a0:datab_6\[1213] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_18:g2:a0:datab_5\[1214] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_18:g2:a0:datab_4\[1215] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_18:g2:a0:datab_3\[1216] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_18:g2:a0:datab_2\[1217] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_18:g2:a0:datab_1\[1218] = zero[2]
Removing Lhs of wire \UART_READER:BUART:sRX:MODULE_18:g2:a0:datab_0\[1219] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__CR_Rx_net_0[1235] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__CR_Tx_net_0[1240] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__Mode_Sel_CR_net_0[1247] = tmpOE__RELAY_B_net_0[1]
Removing Rhs of wire Net_1728[1253] = \OSDPReaderTimer:Net_55\[1254]
Removing Lhs of wire \OSDPReaderTimer:TimerUDB:ctrl_enable\[1270] = \OSDPReaderTimer:TimerUDB:control_7\[1262]
Removing Lhs of wire \OSDPReaderTimer:TimerUDB:ctrl_cmode_1\[1272] = zero[2]
Removing Rhs of wire \OSDPReaderTimer:TimerUDB:timer_enable\[1281] = \OSDPReaderTimer:TimerUDB:runmode_enable\[1293]
Removing Rhs of wire \OSDPReaderTimer:TimerUDB:run_mode\[1282] = \OSDPReaderTimer:TimerUDB:hwEnable\[1283]
Removing Lhs of wire \OSDPReaderTimer:TimerUDB:run_mode\[1282] = \OSDPReaderTimer:TimerUDB:control_7\[1262]
Removing Lhs of wire \OSDPReaderTimer:TimerUDB:trigger_enable\[1285] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \OSDPReaderTimer:TimerUDB:tc_i\[1287] = \OSDPReaderTimer:TimerUDB:status_tc\[1284]
Removing Lhs of wire \OSDPReaderTimer:TimerUDB:capt_fifo_load_int\[1292] = \OSDPReaderTimer:TimerUDB:capt_fifo_load\[1280]
Removing Lhs of wire \OSDPReaderTimer:TimerUDB:status_6\[1295] = zero[2]
Removing Lhs of wire \OSDPReaderTimer:TimerUDB:status_5\[1296] = zero[2]
Removing Lhs of wire \OSDPReaderTimer:TimerUDB:status_4\[1297] = zero[2]
Removing Lhs of wire \OSDPReaderTimer:TimerUDB:status_0\[1298] = \OSDPReaderTimer:TimerUDB:status_tc\[1284]
Removing Lhs of wire \OSDPReaderTimer:TimerUDB:status_1\[1299] = \OSDPReaderTimer:TimerUDB:capt_fifo_load\[1280]
Removing Rhs of wire \OSDPReaderTimer:TimerUDB:status_2\[1300] = \OSDPReaderTimer:TimerUDB:fifo_full\[1301]
Removing Rhs of wire \OSDPReaderTimer:TimerUDB:status_3\[1302] = \OSDPReaderTimer:TimerUDB:fifo_nempty\[1303]
Removing Lhs of wire Net_1749[1305] = zero[2]
Removing Lhs of wire \OSDPReaderTimer:TimerUDB:cs_addr_2\[1306] = zero[2]
Removing Lhs of wire \OSDPReaderTimer:TimerUDB:cs_addr_1\[1307] = \OSDPReaderTimer:TimerUDB:trig_reg\[1294]
Removing Lhs of wire \OSDPReaderTimer:TimerUDB:cs_addr_0\[1308] = \OSDPReaderTimer:TimerUDB:per_zero\[1286]
Removing Lhs of wire tmpOE__EZI2CPin_net_1[1393] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__EZI2CPin_net_0[1394] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \EZI2Cs:Net_128\[1402] = zero[2]
Removing Lhs of wire \EZI2Cs:tmpOE__cy_bufoe_1_net_0\[1409] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \EZI2Cs:Net_190\[1410] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \EZI2Cs:tmpOE__cy_bufoe_2_net_0\[1412] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \EZI2Cs:Net_145\[1413] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \FltrReg:status_0\[1426] = Net_77[1422]
Removing Lhs of wire \FltrReg:status_1\[1427] = Net_78[1423]
Removing Lhs of wire \FltrReg:status_2\[1428] = zero[2]
Removing Lhs of wire \FltrReg:status_3\[1429] = zero[2]
Removing Lhs of wire \FltrReg:status_4\[1430] = zero[2]
Removing Lhs of wire \FltrReg:status_5\[1431] = zero[2]
Removing Lhs of wire \FltrReg:status_6\[1432] = zero[2]
Removing Lhs of wire \FltrReg:status_7\[1433] = zero[2]
Removing Lhs of wire Net_2010[1441] = zero[2]
Removing Rhs of wire Net_2044[1443] = \Pulse_50us:Net_55\[1445]
Removing Lhs of wire \Pulse_50us:TimerUDB:ctrl_enable\[1461] = \Pulse_50us:TimerUDB:control_7\[1453]
Removing Lhs of wire \Pulse_50us:TimerUDB:ctrl_cmode_1\[1463] = zero[2]
Removing Rhs of wire \Pulse_50us:TimerUDB:timer_enable\[1472] = \Pulse_50us:TimerUDB:runmode_enable\[1484]
Removing Rhs of wire \Pulse_50us:TimerUDB:run_mode\[1473] = \Pulse_50us:TimerUDB:hwEnable\[1474]
Removing Lhs of wire \Pulse_50us:TimerUDB:run_mode\[1473] = \Pulse_50us:TimerUDB:control_7\[1453]
Removing Lhs of wire \Pulse_50us:TimerUDB:trigger_enable\[1476] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \Pulse_50us:TimerUDB:tc_i\[1478] = \Pulse_50us:TimerUDB:status_tc\[1475]
Removing Lhs of wire \Pulse_50us:TimerUDB:capt_fifo_load_int\[1483] = \Pulse_50us:TimerUDB:capt_fifo_load\[1471]
Removing Lhs of wire \Pulse_50us:TimerUDB:status_6\[1486] = zero[2]
Removing Lhs of wire \Pulse_50us:TimerUDB:status_5\[1487] = zero[2]
Removing Lhs of wire \Pulse_50us:TimerUDB:status_4\[1488] = zero[2]
Removing Lhs of wire \Pulse_50us:TimerUDB:status_0\[1489] = \Pulse_50us:TimerUDB:status_tc\[1475]
Removing Lhs of wire \Pulse_50us:TimerUDB:status_1\[1490] = \Pulse_50us:TimerUDB:capt_fifo_load\[1471]
Removing Rhs of wire \Pulse_50us:TimerUDB:status_2\[1491] = \Pulse_50us:TimerUDB:fifo_full\[1492]
Removing Rhs of wire \Pulse_50us:TimerUDB:status_3\[1493] = \Pulse_50us:TimerUDB:fifo_nempty\[1494]
Removing Lhs of wire \Pulse_50us:TimerUDB:cs_addr_2\[1496] = zero[2]
Removing Lhs of wire \Pulse_50us:TimerUDB:cs_addr_1\[1497] = \Pulse_50us:TimerUDB:trig_reg\[1485]
Removing Lhs of wire \Pulse_50us:TimerUDB:cs_addr_0\[1498] = \Pulse_50us:TimerUDB:per_zero\[1477]
Removing Lhs of wire tmpOE__SF2F_net_0[1532] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__POE_RST_net_0[1538] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__POE_OIM_SDn_net_0[1544] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__ST_LED_0_net_0[1550] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[1558] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[1565] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__SDA_RTC_net_0[1620] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__SCL_RTC_net_0[1626] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire Net_2194[1631] = zero[2]
Removing Rhs of wire \I2C_Master:sda_x_wire\[1632] = \I2C_Master:Net_643_4\[1633]
Removing Rhs of wire \I2C_Master:sda_x_wire\[1632] = \I2C_Master:bI2C_UDB:m_sda_out_reg\[1845]
Removing Rhs of wire \I2C_Master:Net_697\[1635] = \I2C_Master:Net_643_5\[1636]
Removing Rhs of wire \I2C_Master:Net_697\[1635] = \I2C_Master:bI2C_UDB:sts_irq\[1659]
Removing Lhs of wire \I2C_Master:udb_clk\[1640] = \I2C_Master:Net_970\[1638]
Removing Lhs of wire \I2C_Master:bI2C_UDB:status_6\[1652] = zero[2]
Removing Rhs of wire \I2C_Master:bI2C_UDB:status_5\[1653] = \I2C_Master:bI2C_UDB:stop_detect\[1741]
Removing Rhs of wire \I2C_Master:bI2C_UDB:status_3\[1655] = \I2C_Master:bI2C_UDB:m_address_reg\[1747]
Removing Rhs of wire \I2C_Master:bI2C_UDB:status_2\[1656] = \I2C_Master:bI2C_UDB:master_mode_reg\[1748]
Removing Rhs of wire \I2C_Master:bI2C_UDB:status_1\[1657] = \I2C_Master:bI2C_UDB:m_lrb_reg\[1749]
Removing Rhs of wire \I2C_Master:bI2C_UDB:status_0\[1658] = \I2C_Master:bI2C_UDB:m_byte_complete_reg\[1750]
Removing Lhs of wire \I2C_Master:bI2C_UDB:cs_addr_shifter_2\[1661] = zero[2]
Removing Rhs of wire \I2C_Master:bI2C_UDB:cs_addr_shifter_1\[1662] = \I2C_Master:bI2C_UDB:m_load_dummy\[1770]
Removing Rhs of wire \I2C_Master:bI2C_UDB:cs_addr_shifter_0\[1663] = \I2C_Master:bI2C_UDB:m_shift_en\[1783]
Removing Lhs of wire \I2C_Master:bI2C_UDB:cs_addr_clkgen_2\[1698] = zero[2]
Removing Rhs of wire \I2C_Master:bI2C_UDB:cs_addr_clkgen_0\[1700] = \I2C_Master:bI2C_UDB:clkgen_en\[1782]
Removing Lhs of wire \I2C_Master:bI2C_UDB:ctrl_start_gen\[1733] = \I2C_Master:bI2C_UDB:control_7\[1643]
Removing Lhs of wire \I2C_Master:bI2C_UDB:ctrl_stop_gen\[1734] = \I2C_Master:bI2C_UDB:control_6\[1644]
Removing Lhs of wire \I2C_Master:bI2C_UDB:ctrl_restart_gen\[1735] = \I2C_Master:bI2C_UDB:control_5\[1645]
Removing Lhs of wire \I2C_Master:bI2C_UDB:ctrl_nack\[1736] = \I2C_Master:bI2C_UDB:control_4\[1646]
Removing Lhs of wire \I2C_Master:bI2C_UDB:ctrl_transmit\[1738] = \I2C_Master:bI2C_UDB:control_2\[1648]
Removing Lhs of wire \I2C_Master:bI2C_UDB:ctrl_master_en\[1739] = \I2C_Master:bI2C_UDB:control_1\[1649]
Removing Lhs of wire \I2C_Master:bI2C_UDB:ctrl_slave_en\[1740] = \I2C_Master:bI2C_UDB:control_0\[1650]
Removing Rhs of wire \I2C_Master:Net_1109_0\[1752] = \I2C_Master:scl_yfb\[1856]
Removing Rhs of wire \I2C_Master:Net_1109_1\[1755] = \I2C_Master:sda_yfb\[1857]
Removing Rhs of wire \I2C_Master:bI2C_UDB:m_reset\[1763] = \I2C_Master:bI2C_UDB:master_rst_reg\[1847]
Removing Lhs of wire \I2C_Master:bI2C_UDB:bus_busy\[1765] = zero[2]
Removing Lhs of wire \I2C_Master:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_1\[1773] = \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\[1804]
Removing Lhs of wire \I2C_Master:bI2C_UDB:lost_arb\[1775] = zero[2]
Removing Lhs of wire \I2C_Master:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_2\[1780] = \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[1833]
Removing Rhs of wire \I2C_Master:Net_643_3\[1781] = \I2C_Master:bI2C_UDB:m_scl_out_reg\[1844]
Removing Lhs of wire \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\[1784] = \I2C_Master:sda_x_wire\[1632]
Removing Lhs of wire \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\[1785] = \I2C_Master:bI2C_UDB:sda_in_reg\[1664]
Removing Lhs of wire \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\[1786] = \I2C_Master:sda_x_wire\[1632]
Removing Lhs of wire \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\[1787] = \I2C_Master:bI2C_UDB:sda_in_reg\[1664]
Removing Lhs of wire \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\[1788] = \I2C_Master:sda_x_wire\[1632]
Removing Lhs of wire \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\[1789] = \I2C_Master:bI2C_UDB:sda_in_reg\[1664]
Removing Lhs of wire \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\[1791] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\[1792] = \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[1790]
Removing Lhs of wire \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\[1793] = \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[1790]
Removing Lhs of wire \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\[1814] = \I2C_Master:Net_643_3\[1781]
Removing Lhs of wire \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\[1815] = \I2C_Master:Net_1109_0\[1752]
Removing Lhs of wire \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\[1816] = \I2C_Master:Net_643_3\[1781]
Removing Lhs of wire \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\[1817] = \I2C_Master:Net_1109_0\[1752]
Removing Lhs of wire \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\[1818] = \I2C_Master:Net_643_3\[1781]
Removing Lhs of wire \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\[1819] = \I2C_Master:Net_1109_0\[1752]
Removing Lhs of wire \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\[1821] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\[1822] = \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[1820]
Removing Lhs of wire \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\[1823] = \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[1820]
Removing Rhs of wire \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[1833] = \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\[1824]
Removing Lhs of wire \I2C_Master:scl_x_wire\[1848] = \I2C_Master:Net_643_3\[1781]
Removing Lhs of wire \I2C_Master:Net_969\[1849] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \I2C_Master:Net_968\[1850] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \I2C_Master:tmpOE__Bufoe_scl_net_0\[1859] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \I2C_Master:tmpOE__Bufoe_sda_net_0\[1861] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__ST_LED_1_net_0[1868] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__ST_LED_2_net_0[1874] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__RESET_SWBTN_net_0[1880] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire tmpOE__SW1_net_0[1887] = tmpOE__RELAY_B_net_0[1]
Removing Lhs of wire \Status_Reg_HwPort:status_7\[1895] = zero[2]
Removing Lhs of wire \Status_Reg_HwPort:status_6\[1896] = zero[2]
Removing Lhs of wire \Status_Reg_HwPort:status_5\[1897] = zero[2]
Removing Lhs of wire \Status_Reg_HwPort:status_4\[1898] = zero[2]
Removing Lhs of wire \Status_Reg_HwPort:status_3\[1899] = zero[2]
Removing Lhs of wire \Status_Reg_HwPort:status_2\[1900] = zero[2]
Removing Lhs of wire Net_2234_2[1901] = zero[2]
Removing Lhs of wire \Status_Reg_HwPort:status_1\[1902] = zero[2]
Removing Lhs of wire Net_2234_1[1903] = zero[2]
Removing Lhs of wire \Status_Reg_HwPort:status_0\[1904] = zero[2]
Removing Lhs of wire Net_2234_0[1905] = zero[2]
Removing Lhs of wire \UART_TIMER:TimerUDB:capture_last\\D\[1907] = zero[2]
Removing Lhs of wire \UART_TIMER:TimerUDB:tc_reg_i\\D\[1908] = \UART_TIMER:TimerUDB:status_tc\[54]
Removing Lhs of wire \UART_TIMER:TimerUDB:hwEnable_reg\\D\[1909] = \UART_TIMER:TimerUDB:control_7\[32]
Removing Lhs of wire \UART_TIMER:TimerUDB:capture_out_reg_i\\D\[1910] = \UART_TIMER:TimerUDB:capt_fifo_load\[50]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1911] = zero[2]
Removing Lhs of wire Net_1216D[1916] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1926] = \UART_1:BUART:rx_bitclk_pre\[277]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1934] = zero[2]
Removing Lhs of wire \D0_debounce:DEBOUNCER[0]:d_sync_0\\D\[1938] = WD0_in[126]
Removing Lhs of wire \D0_debounce:DEBOUNCER[0]:d_sync_1\\D\[1939] = WD0_dbnc[138]
Removing Lhs of wire \UART_ACS:BUART:reset_reg\\D\[1943] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:HalfDuplexSend_last\\D\[1944] = \UART_ACS:BUART:control_0\[580]
Removing Lhs of wire \UART_ACS:BUART:rx_bitclk\\D\[1951] = \UART_ACS:BUART:rx_bitclk_pre\[639]
Removing Lhs of wire \UART_ACS:BUART:rx_parity_error_pre\\D\[1963] = \UART_ACS:BUART:rx_parity_error_pre\[719]
Removing Lhs of wire \UART_ACS:BUART:rx_break_status\\D\[1964] = zero[2]
Removing Lhs of wire \UART_READER:BUART:reset_reg\\D\[1968] = zero[2]
Removing Lhs of wire \UART_READER:BUART:HalfDuplexSend_last\\D\[1969] = \UART_READER:BUART:control_0\[918]
Removing Lhs of wire \UART_READER:BUART:rx_bitclk\\D\[1976] = \UART_READER:BUART:rx_bitclk_pre\[978]
Removing Lhs of wire \UART_READER:BUART:rx_parity_error_pre\\D\[1988] = \UART_READER:BUART:rx_parity_error_pre\[1059]
Removing Lhs of wire \UART_READER:BUART:rx_break_status\\D\[1989] = zero[2]
Removing Lhs of wire \OSDPReaderTimer:TimerUDB:capture_last\\D\[1993] = zero[2]
Removing Lhs of wire \OSDPReaderTimer:TimerUDB:tc_reg_i\\D\[1994] = \OSDPReaderTimer:TimerUDB:status_tc\[1284]
Removing Lhs of wire \OSDPReaderTimer:TimerUDB:hwEnable_reg\\D\[1995] = \OSDPReaderTimer:TimerUDB:control_7\[1262]
Removing Lhs of wire \OSDPReaderTimer:TimerUDB:capture_out_reg_i\\D\[1996] = \OSDPReaderTimer:TimerUDB:capt_fifo_load\[1280]
Removing Lhs of wire \Debtn:DEBOUNCER[0]:d_sync_0\\D\[1997] = Net_39[1419]
Removing Lhs of wire \Debtn:DEBOUNCER[0]:d_sync_1\\D\[1998] = \Debtn:DEBOUNCER[0]:d_sync_0\[1418]
Removing Lhs of wire \Pulse_50us:TimerUDB:capture_last\\D\[2002] = zero[2]
Removing Lhs of wire \Pulse_50us:TimerUDB:tc_reg_i\\D\[2003] = \Pulse_50us:TimerUDB:status_tc\[1475]
Removing Lhs of wire \Pulse_50us:TimerUDB:hwEnable_reg\\D\[2004] = \Pulse_50us:TimerUDB:control_7\[1453]
Removing Lhs of wire \Pulse_50us:TimerUDB:capture_out_reg_i\\D\[2005] = \Pulse_50us:TimerUDB:capt_fifo_load\[1471]
Removing Lhs of wire \I2C_Master:bI2C_UDB:sda_in_reg\\D\[2006] = \I2C_Master:Net_1109_1\[1755]
Removing Lhs of wire \I2C_Master:bI2C_UDB:scl_in_reg\\D\[2016] = \I2C_Master:Net_1109_0\[1752]
Removing Lhs of wire \I2C_Master:bI2C_UDB:scl_in_last_reg\\D\[2017] = \I2C_Master:bI2C_UDB:scl_in_reg\[1751]
Removing Lhs of wire \I2C_Master:bI2C_UDB:scl_in_last2_reg\\D\[2018] = \I2C_Master:bI2C_UDB:scl_in_last_reg\[1753]
Removing Lhs of wire \I2C_Master:bI2C_UDB:sda_in_last_reg\\D\[2019] = \I2C_Master:bI2C_UDB:sda_in_reg\[1664]
Removing Lhs of wire \I2C_Master:bI2C_UDB:sda_in_last2_reg\\D\[2020] = \I2C_Master:bI2C_UDB:sda_in_last_reg\[1756]
Removing Lhs of wire \I2C_Master:bI2C_UDB:clk_eq_reg\\D\[2027] = \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[1833]

------------------------------------------------------
Aliased 0 equations, 618 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__RELAY_B_net_0' (cost = 0):
tmpOE__RELAY_B_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TIMER:TimerUDB:fifo_load_polarized\' (cost = 0):
\UART_TIMER:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TIMER:TimerUDB:timer_enable\' (cost = 0):
\UART_TIMER:TimerUDB:timer_enable\ <= (\UART_TIMER:TimerUDB:control_7\);

Note:  Virtual signal Net_1841 with ( cost: 180 or cost_inv: 2)  > 90 or with size: 1 > 102 has been made a (soft) node.
Net_1841 <= ((not Net_1087 and WD0_dbnc));

Note:  Expanding virtual equation for 'Net_389' (cost = 0):
Net_389 <= (not \UART_1:BUART:txn\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_3:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_3:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_3:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_3:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_3:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_3:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_3:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_3:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_3:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_3:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_3:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_3:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_3:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_3:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_3:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_3:g2:a0:gta_3\ <= (MODIN1_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_3:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_3:g2:a0:lta_2\ <= ((not MODIN1_6 and not MODIN1_5));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_3:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_3:g2:a0:gta_2\ <= (MODIN1_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_3:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_3:g2:a0:lta_1\ <= ((not MODIN1_6 and not MODIN1_4)
	OR (not MODIN1_6 and not MODIN1_5));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_3:g2:a0:gta_1\ <= (MODIN1_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_3:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_3:g2:a0:lta_0\ <= ((not MODIN1_6 and not MODIN1_4)
	OR (not MODIN1_6 and not MODIN1_5));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_1841 and not \UART_1:BUART:rx_parity_bit\)
	OR (Net_1841 and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_1\ <= ((not Net_1841 and not \UART_1:BUART:rx_parity_bit\)
	OR (Net_1841 and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g1:a0:xneq\' (cost = 4):
\UART_1:BUART:sRX:MODULE_4:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_1841)
	OR (not Net_1841 and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_ACS:BUART:rx_bitclk_pre\' (cost = 36):
\UART_ACS:BUART:rx_bitclk_pre\ <= ((not \UART_ACS:BUART:rx_state_3\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and \UART_ACS:BUART:control_0\ and \UART_ACS:BUART:rx_state_1\ and \UART_ACS:BUART:rx_state_0\ and \UART_ACS:BUART:rx_state_2\ and \UART_ACS:BUART:rx_count_0\)
	OR (not \UART_ACS:BUART:rx_state_2\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not \UART_ACS:BUART:rx_count_0\)
	OR (not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not \UART_ACS:BUART:rx_count_0\ and \UART_ACS:BUART:rx_state_3\)
	OR (not \UART_ACS:BUART:rx_state_0\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not \UART_ACS:BUART:rx_count_0\)
	OR (not \UART_ACS:BUART:rx_state_1\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not \UART_ACS:BUART:rx_count_0\)
	OR (not \UART_ACS:BUART:control_0\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not \UART_ACS:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_ACS:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_ACS:BUART:rx_bitclk_pre16x\ <= ((not \UART_ACS:BUART:rx_count_2\ and \UART_ACS:BUART:rx_count_1\ and \UART_ACS:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_ACS:BUART:rx_poll_bit1\' (cost = 1):
\UART_ACS:BUART:rx_poll_bit1\ <= ((not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and \UART_ACS:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_ACS:BUART:rx_poll_bit2\' (cost = 6):
\UART_ACS:BUART:rx_poll_bit2\ <= ((not \UART_ACS:BUART:rx_state_3\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and \UART_ACS:BUART:control_0\ and \UART_ACS:BUART:rx_state_1\ and \UART_ACS:BUART:rx_state_0\ and \UART_ACS:BUART:rx_state_2\ and \UART_ACS:BUART:rx_count_0\)
	OR (not \UART_ACS:BUART:rx_state_2\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not \UART_ACS:BUART:rx_count_0\)
	OR (not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not \UART_ACS:BUART:rx_count_0\ and \UART_ACS:BUART:rx_state_3\)
	OR (not \UART_ACS:BUART:rx_state_0\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not \UART_ACS:BUART:rx_count_0\)
	OR (not \UART_ACS:BUART:rx_state_1\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not \UART_ACS:BUART:rx_count_0\)
	OR (not \UART_ACS:BUART:control_0\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not \UART_ACS:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_ACS:BUART:pollingrange\' (cost = 48):
\UART_ACS:BUART:pollingrange\ <= ((not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and \UART_ACS:BUART:rx_count_0\)
	OR (not \UART_ACS:BUART:rx_state_2\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\)
	OR (not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and \UART_ACS:BUART:rx_state_3\)
	OR (not \UART_ACS:BUART:rx_state_0\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\)
	OR (not \UART_ACS:BUART:rx_state_1\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\)
	OR (not \UART_ACS:BUART:control_0\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_ACS:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN2_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_5_0' (cost = 0):
add_vv_vv_MODGEN_5_0 <= (not MODIN2_0);

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_1\' (cost = 0):
\UART_ACS:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART_ACS:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_1\ <= (MODIN2_1);

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART_ACS:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <= (not MODIN2_1);

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART_ACS:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_8:g2:a0:lta_6\' (cost = 0):
\UART_ACS:BUART:sRX:MODULE_8:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_8:g2:a0:gta_6\' (cost = 0):
\UART_ACS:BUART:sRX:MODULE_8:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_8:g2:a0:lta_5\' (cost = 0):
\UART_ACS:BUART:sRX:MODULE_8:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_8:g2:a0:gta_5\' (cost = 0):
\UART_ACS:BUART:sRX:MODULE_8:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_8:g2:a0:lta_4\' (cost = 0):
\UART_ACS:BUART:sRX:MODULE_8:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_8:g2:a0:gta_4\' (cost = 0):
\UART_ACS:BUART:sRX:MODULE_8:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_8:g2:a0:lta_3\' (cost = 0):
\UART_ACS:BUART:sRX:MODULE_8:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_8:g2:a0:gta_3\' (cost = 0):
\UART_ACS:BUART:sRX:MODULE_8:g2:a0:gta_3\ <= (MODIN5_6);

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_8:g2:a0:lta_2\' (cost = 1):
\UART_ACS:BUART:sRX:MODULE_8:g2:a0:lta_2\ <= ((not MODIN5_6 and not MODIN5_5));

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_8:g2:a0:gta_2\' (cost = 0):
\UART_ACS:BUART:sRX:MODULE_8:g2:a0:gta_2\ <= (MODIN5_6);

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_8:g2:a0:lta_1\' (cost = 2):
\UART_ACS:BUART:sRX:MODULE_8:g2:a0:lta_1\ <= ((not MODIN5_6 and not MODIN5_4)
	OR (not MODIN5_6 and not MODIN5_5));

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UART_ACS:BUART:sRX:MODULE_8:g2:a0:gta_1\ <= (MODIN5_6);

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_8:g2:a0:lta_0\' (cost = 8):
\UART_ACS:BUART:sRX:MODULE_8:g2:a0:lta_0\ <= ((not MODIN5_6 and not MODIN5_4)
	OR (not MODIN5_6 and not MODIN5_5));

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_10:g2:a0:lta_6\' (cost = 0):
\UART_ACS:BUART:sRX:MODULE_10:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_10:g2:a0:gta_6\' (cost = 0):
\UART_ACS:BUART:sRX:MODULE_10:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_10:g2:a0:lta_5\' (cost = 0):
\UART_ACS:BUART:sRX:MODULE_10:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_10:g2:a0:gta_5\' (cost = 0):
\UART_ACS:BUART:sRX:MODULE_10:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_10:g2:a0:lta_4\' (cost = 0):
\UART_ACS:BUART:sRX:MODULE_10:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_10:g2:a0:gta_4\' (cost = 0):
\UART_ACS:BUART:sRX:MODULE_10:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_10:g2:a0:lta_3\' (cost = 0):
\UART_ACS:BUART:sRX:MODULE_10:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_10:g2:a0:gta_3\' (cost = 0):
\UART_ACS:BUART:sRX:MODULE_10:g2:a0:gta_3\ <= (MODIN5_6);

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_10:g2:a0:lta_2\' (cost = 3):
\UART_ACS:BUART:sRX:MODULE_10:g2:a0:lta_2\ <= ((not MODIN5_6 and not MODIN5_5));

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_10:g2:a0:gta_2\' (cost = 0):
\UART_ACS:BUART:sRX:MODULE_10:g2:a0:gta_2\ <= (MODIN5_6);

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_10:g2:a0:lta_1\' (cost = 1):
\UART_ACS:BUART:sRX:MODULE_10:g2:a0:lta_1\ <= ((not MODIN5_6 and not MODIN5_5));

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_10:g2:a0:gta_1\' (cost = 2):
\UART_ACS:BUART:sRX:MODULE_10:g2:a0:gta_1\ <= (MODIN5_6
	OR (MODIN5_5 and MODIN5_4));

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_10:g2:a0:lta_0\' (cost = 8):
\UART_ACS:BUART:sRX:MODULE_10:g2:a0:lta_0\ <= ((not MODIN5_6 and not MODIN5_5)
	OR (not MODIN5_6 and not MODIN5_4 and not MODIN5_3));

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_11:g2:a0:lta_6\' (cost = 0):
\UART_ACS:BUART:sRX:MODULE_11:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_11:g2:a0:gta_6\' (cost = 0):
\UART_ACS:BUART:sRX:MODULE_11:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_11:g2:a0:lta_5\' (cost = 0):
\UART_ACS:BUART:sRX:MODULE_11:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_11:g2:a0:gta_5\' (cost = 0):
\UART_ACS:BUART:sRX:MODULE_11:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_11:g2:a0:lta_4\' (cost = 0):
\UART_ACS:BUART:sRX:MODULE_11:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_11:g2:a0:gta_4\' (cost = 0):
\UART_ACS:BUART:sRX:MODULE_11:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_11:g2:a0:lta_3\' (cost = 0):
\UART_ACS:BUART:sRX:MODULE_11:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_11:g2:a0:gta_3\' (cost = 0):
\UART_ACS:BUART:sRX:MODULE_11:g2:a0:gta_3\ <= (MODIN5_6);

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_11:g2:a0:lta_2\' (cost = 0):
\UART_ACS:BUART:sRX:MODULE_11:g2:a0:lta_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_11:g2:a0:gta_2\' (cost = 2):
\UART_ACS:BUART:sRX:MODULE_11:g2:a0:gta_2\ <= (MODIN5_5
	OR MODIN5_6);

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_11:g2:a0:lta_1\' (cost = 0):
\UART_ACS:BUART:sRX:MODULE_11:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_11:g2:a0:gta_1\' (cost = 1):
\UART_ACS:BUART:sRX:MODULE_11:g2:a0:gta_1\ <= (MODIN5_4
	OR MODIN5_5
	OR MODIN5_6);

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_11:g2:a0:lta_0\' (cost = 9):
\UART_ACS:BUART:sRX:MODULE_11:g2:a0:lta_0\ <= ((not MODIN5_6 and not MODIN5_5 and not MODIN5_4 and not MODIN5_3));

Note:  Expanding virtual equation for '\UART_READER:BUART:rx_bitclk_pre\' (cost = 36):
\UART_READER:BUART:rx_bitclk_pre\ <= ((not \UART_READER:BUART:rx_state_3\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and \UART_READER:BUART:control_0\ and \UART_READER:BUART:rx_state_1\ and \UART_READER:BUART:rx_state_0\ and \UART_READER:BUART:rx_state_2\ and \UART_READER:BUART:rx_count_0\)
	OR (not \UART_READER:BUART:rx_state_2\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:rx_count_0\)
	OR (not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:rx_count_0\ and \UART_READER:BUART:rx_state_3\)
	OR (not \UART_READER:BUART:rx_state_0\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:rx_count_0\)
	OR (not \UART_READER:BUART:rx_state_1\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:rx_count_0\)
	OR (not \UART_READER:BUART:control_0\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_READER:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_READER:BUART:rx_bitclk_pre16x\ <= ((not \UART_READER:BUART:rx_count_2\ and \UART_READER:BUART:rx_count_1\ and \UART_READER:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_READER:BUART:rx_poll_bit1\' (cost = 1):
\UART_READER:BUART:rx_poll_bit1\ <= ((not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and \UART_READER:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_READER:BUART:rx_poll_bit2\' (cost = 6):
\UART_READER:BUART:rx_poll_bit2\ <= ((not \UART_READER:BUART:rx_state_3\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and \UART_READER:BUART:control_0\ and \UART_READER:BUART:rx_state_1\ and \UART_READER:BUART:rx_state_0\ and \UART_READER:BUART:rx_state_2\ and \UART_READER:BUART:rx_count_0\)
	OR (not \UART_READER:BUART:rx_state_2\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:rx_count_0\)
	OR (not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:rx_count_0\ and \UART_READER:BUART:rx_state_3\)
	OR (not \UART_READER:BUART:rx_state_0\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:rx_count_0\)
	OR (not \UART_READER:BUART:rx_state_1\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:rx_count_0\)
	OR (not \UART_READER:BUART:control_0\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_READER:BUART:pollingrange\' (cost = 48):
\UART_READER:BUART:pollingrange\ <= ((not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and \UART_READER:BUART:rx_count_0\)
	OR (not \UART_READER:BUART:rx_state_2\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\)
	OR (not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and \UART_READER:BUART:rx_state_3\)
	OR (not \UART_READER:BUART:rx_state_0\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\)
	OR (not \UART_READER:BUART:rx_state_1\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\)
	OR (not \UART_READER:BUART:control_0\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:s23Poll:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_READER:BUART:sRX:s23Poll:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_READER:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:s23Poll:MODULE_12:g2:a0:s_0\' (cost = 0):
\UART_READER:BUART:sRX:s23Poll:MODULE_12:g2:a0:s_0\ <= (not \UART_READER:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\' (cost = 0):
\UART_READER:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\' (cost = 0):
\UART_READER:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ <= (\UART_READER:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:s23Poll:MODULE_14:g2:a0:lta_1\' (cost = 0):
\UART_READER:BUART:sRX:s23Poll:MODULE_14:g2:a0:lta_1\ <= (not \UART_READER:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:s23Poll:MODULE_14:g2:a0:gta_1\' (cost = 0):
\UART_READER:BUART:sRX:s23Poll:MODULE_14:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_15:g2:a0:lta_6\' (cost = 0):
\UART_READER:BUART:sRX:MODULE_15:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_15:g2:a0:gta_6\' (cost = 0):
\UART_READER:BUART:sRX:MODULE_15:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_15:g2:a0:lta_5\' (cost = 0):
\UART_READER:BUART:sRX:MODULE_15:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_15:g2:a0:gta_5\' (cost = 0):
\UART_READER:BUART:sRX:MODULE_15:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_15:g2:a0:lta_4\' (cost = 0):
\UART_READER:BUART:sRX:MODULE_15:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_15:g2:a0:gta_4\' (cost = 0):
\UART_READER:BUART:sRX:MODULE_15:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_15:g2:a0:lta_3\' (cost = 0):
\UART_READER:BUART:sRX:MODULE_15:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_15:g2:a0:gta_3\' (cost = 0):
\UART_READER:BUART:sRX:MODULE_15:g2:a0:gta_3\ <= (\UART_READER:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_15:g2:a0:lta_2\' (cost = 1):
\UART_READER:BUART:sRX:MODULE_15:g2:a0:lta_2\ <= ((not \UART_READER:BUART:rx_count_6\ and not \UART_READER:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_15:g2:a0:gta_2\' (cost = 0):
\UART_READER:BUART:sRX:MODULE_15:g2:a0:gta_2\ <= (\UART_READER:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_15:g2:a0:lta_1\' (cost = 2):
\UART_READER:BUART:sRX:MODULE_15:g2:a0:lta_1\ <= ((not \UART_READER:BUART:rx_count_6\ and not \UART_READER:BUART:rx_count_4\)
	OR (not \UART_READER:BUART:rx_count_6\ and not \UART_READER:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_15:g2:a0:gta_1\' (cost = 0):
\UART_READER:BUART:sRX:MODULE_15:g2:a0:gta_1\ <= (\UART_READER:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_15:g2:a0:lta_0\' (cost = 8):
\UART_READER:BUART:sRX:MODULE_15:g2:a0:lta_0\ <= ((not \UART_READER:BUART:rx_count_6\ and not \UART_READER:BUART:rx_count_4\)
	OR (not \UART_READER:BUART:rx_count_6\ and not \UART_READER:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_17:g2:a0:lta_6\' (cost = 0):
\UART_READER:BUART:sRX:MODULE_17:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_17:g2:a0:gta_6\' (cost = 0):
\UART_READER:BUART:sRX:MODULE_17:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_17:g2:a0:lta_5\' (cost = 0):
\UART_READER:BUART:sRX:MODULE_17:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_17:g2:a0:gta_5\' (cost = 0):
\UART_READER:BUART:sRX:MODULE_17:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_17:g2:a0:lta_4\' (cost = 0):
\UART_READER:BUART:sRX:MODULE_17:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_17:g2:a0:gta_4\' (cost = 0):
\UART_READER:BUART:sRX:MODULE_17:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_17:g2:a0:lta_3\' (cost = 0):
\UART_READER:BUART:sRX:MODULE_17:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_17:g2:a0:gta_3\' (cost = 0):
\UART_READER:BUART:sRX:MODULE_17:g2:a0:gta_3\ <= (\UART_READER:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_17:g2:a0:lta_2\' (cost = 3):
\UART_READER:BUART:sRX:MODULE_17:g2:a0:lta_2\ <= ((not \UART_READER:BUART:rx_count_6\ and not \UART_READER:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_17:g2:a0:gta_2\' (cost = 0):
\UART_READER:BUART:sRX:MODULE_17:g2:a0:gta_2\ <= (\UART_READER:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_17:g2:a0:lta_1\' (cost = 1):
\UART_READER:BUART:sRX:MODULE_17:g2:a0:lta_1\ <= ((not \UART_READER:BUART:rx_count_6\ and not \UART_READER:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_17:g2:a0:gta_1\' (cost = 2):
\UART_READER:BUART:sRX:MODULE_17:g2:a0:gta_1\ <= (\UART_READER:BUART:rx_count_6\
	OR (\UART_READER:BUART:rx_count_5\ and \UART_READER:BUART:rx_count_4\));

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_17:g2:a0:lta_0\' (cost = 8):
\UART_READER:BUART:sRX:MODULE_17:g2:a0:lta_0\ <= ((not \UART_READER:BUART:rx_count_6\ and not \UART_READER:BUART:rx_count_5\)
	OR (not \UART_READER:BUART:rx_count_6\ and not \UART_READER:BUART:rx_count_4\ and not \UART_READER:BUART:rx_count_3\));

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_18:g2:a0:lta_6\' (cost = 0):
\UART_READER:BUART:sRX:MODULE_18:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_18:g2:a0:gta_6\' (cost = 0):
\UART_READER:BUART:sRX:MODULE_18:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_18:g2:a0:lta_5\' (cost = 0):
\UART_READER:BUART:sRX:MODULE_18:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_18:g2:a0:gta_5\' (cost = 0):
\UART_READER:BUART:sRX:MODULE_18:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_18:g2:a0:lta_4\' (cost = 0):
\UART_READER:BUART:sRX:MODULE_18:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_18:g2:a0:gta_4\' (cost = 0):
\UART_READER:BUART:sRX:MODULE_18:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_18:g2:a0:lta_3\' (cost = 0):
\UART_READER:BUART:sRX:MODULE_18:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_18:g2:a0:gta_3\' (cost = 0):
\UART_READER:BUART:sRX:MODULE_18:g2:a0:gta_3\ <= (\UART_READER:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_18:g2:a0:lta_2\' (cost = 0):
\UART_READER:BUART:sRX:MODULE_18:g2:a0:lta_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_18:g2:a0:gta_2\' (cost = 2):
\UART_READER:BUART:sRX:MODULE_18:g2:a0:gta_2\ <= (\UART_READER:BUART:rx_count_5\
	OR \UART_READER:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_18:g2:a0:lta_1\' (cost = 0):
\UART_READER:BUART:sRX:MODULE_18:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_18:g2:a0:gta_1\' (cost = 1):
\UART_READER:BUART:sRX:MODULE_18:g2:a0:gta_1\ <= (\UART_READER:BUART:rx_count_4\
	OR \UART_READER:BUART:rx_count_5\
	OR \UART_READER:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_18:g2:a0:lta_0\' (cost = 9):
\UART_READER:BUART:sRX:MODULE_18:g2:a0:lta_0\ <= ((not \UART_READER:BUART:rx_count_6\ and not \UART_READER:BUART:rx_count_5\ and not \UART_READER:BUART:rx_count_4\ and not \UART_READER:BUART:rx_count_3\));

Note:  Expanding virtual equation for '\OSDPReaderTimer:TimerUDB:fifo_load_polarized\' (cost = 0):
\OSDPReaderTimer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\OSDPReaderTimer:TimerUDB:timer_enable\' (cost = 0):
\OSDPReaderTimer:TimerUDB:timer_enable\ <= (\OSDPReaderTimer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Pulse_50us:TimerUDB:fifo_load_polarized\' (cost = 0):
\Pulse_50us:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pulse_50us:TimerUDB:timer_enable\' (cost = 0):
\Pulse_50us:TimerUDB:timer_enable\ <= (\Pulse_50us:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\I2C_Master:bI2C_UDB:sda_went_high\' (cost = 1):
\I2C_Master:bI2C_UDB:sda_went_high\ <= ((not \I2C_Master:bI2C_UDB:sda_in_last2_reg\ and \I2C_Master:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C_Master:bI2C_UDB:cs_addr_shifter_1\ with ( cost: 108 or cost_inv: 3)  > 90 or with size: 5 > 102 has been made a (soft) node.
\I2C_Master:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2C_Master:bI2C_UDB:tx_reg_empty\ and \I2C_Master:bI2C_UDB:m_state_0\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Master:bI2C_UDB:tx_reg_empty\ and \I2C_Master:bI2C_UDB:m_state_1\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Master:bI2C_UDB:tx_reg_empty\ and \I2C_Master:bI2C_UDB:m_state_2\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Master:bI2C_UDB:tx_reg_empty\ and \I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Master:bI2C_UDB:tx_reg_empty\ and \I2C_Master:bI2C_UDB:m_state_4\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\));

Note:  Expanding virtual equation for '\I2C_Master:bI2C_UDB:txdata\' (cost = 54):
\I2C_Master:bI2C_UDB:txdata\ <= ((not \I2C_Master:bI2C_UDB:m_state_4\ and \I2C_Master:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\I2C_Master:bI2C_UDB:rxdata\' (cost = 2):
\I2C_Master:bI2C_UDB:rxdata\ <= ((not \I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:m_state_4\));

Note:  Expanding virtual equation for '\I2C_Master:bI2C_UDB:sda_went_low\' (cost = 1):
\I2C_Master:bI2C_UDB:sda_went_low\ <= ((not \I2C_Master:bI2C_UDB:sda_in_last_reg\ and \I2C_Master:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C_Master:bI2C_UDB:scl_went_low\' (cost = 4):
\I2C_Master:bI2C_UDB:scl_went_low\ <= ((not \I2C_Master:bI2C_UDB:scl_in_reg\ and \I2C_Master:bI2C_UDB:scl_in_last_reg\));

Note:  Expanding virtual equation for '\I2C_Master:bI2C_UDB:start_detect\' (cost = 2):
\I2C_Master:bI2C_UDB:start_detect\ <= ((not \I2C_Master:bI2C_UDB:sda_in_last_reg\ and \I2C_Master:bI2C_UDB:scl_in_reg\ and \I2C_Master:bI2C_UDB:scl_in_last_reg\ and \I2C_Master:bI2C_UDB:scl_in_last2_reg\ and \I2C_Master:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C_Master:bI2C_UDB:stalled\' (cost = 16):
\I2C_Master:bI2C_UDB:stalled\ <= ((not \I2C_Master:bI2C_UDB:m_state_4\ and not \I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:m_state_2\ and \I2C_Master:bI2C_UDB:m_state_1\));

Note:  Expanding virtual equation for '\I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C_Master:sda_x_wire\ and not \I2C_Master:bI2C_UDB:sda_in_reg\)
	OR (\I2C_Master:sda_x_wire\ and \I2C_Master:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ <= ((not \I2C_Master:sda_x_wire\ and not \I2C_Master:bI2C_UDB:sda_in_reg\)
	OR (\I2C_Master:sda_x_wire\ and \I2C_Master:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C_Master:Net_1109_0\ and not \I2C_Master:Net_643_3\)
	OR (\I2C_Master:Net_1109_0\ and \I2C_Master:Net_643_3\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'Net_877' (cost = 0):
Net_877 <= (\UART_1:BUART:txn\);

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\' (cost = 4):
\UART_ACS:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\ <= ((not MODIN2_1 and not MODIN2_0));

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 0):
\UART_ACS:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= (not MODIN2_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_5_1' (cost = 12):
add_vv_vv_MODGEN_5_1 <= ((not MODIN2_0 and MODIN2_1)
	OR (not MODIN2_1 and MODIN2_0));

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\' (cost = 4):
\UART_READER:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ <= ((not \UART_READER:BUART:pollcount_1\ and not \UART_READER:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:s23Poll:MODULE_14:g2:a0:lta_0\' (cost = 0):
\UART_READER:BUART:sRX:s23Poll:MODULE_14:g2:a0:lta_0\ <= (not \UART_READER:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:s23Poll:MODULE_12:g2:a0:s_1\' (cost = 12):
\UART_READER:BUART:sRX:s23Poll:MODULE_12:g2:a0:s_1\ <= ((not \UART_READER:BUART:pollcount_0\ and \UART_READER:BUART:pollcount_1\)
	OR (not \UART_READER:BUART:pollcount_1\ and \UART_READER:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\I2C_Master:bI2C_UDB:status_5\' (cost = 10):
\I2C_Master:bI2C_UDB:status_5\ <= ((not \I2C_Master:bI2C_UDB:sda_in_last2_reg\ and \I2C_Master:bI2C_UDB:scl_in_reg\ and \I2C_Master:bI2C_UDB:scl_in_last_reg\ and \I2C_Master:bI2C_UDB:scl_in_last2_reg\ and \I2C_Master:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C_Master:bI2C_UDB:cnt_reset\ with ( cost: 330 or cost_inv: 6)  > 90 or with size: 4 > 102 has been made a (soft) node.
\I2C_Master:bI2C_UDB:cnt_reset\ <= ((not \I2C_Master:bI2C_UDB:scl_in_reg\ and not \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ and \I2C_Master:bI2C_UDB:m_state_1\ and \I2C_Master:bI2C_UDB:m_state_0\ and \I2C_Master:bI2C_UDB:scl_in_last_reg\ and \I2C_Master:Net_643_3\)
	OR (not \I2C_Master:bI2C_UDB:scl_in_reg\ and not \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ and \I2C_Master:bI2C_UDB:m_state_2\ and \I2C_Master:bI2C_UDB:scl_in_last_reg\ and \I2C_Master:Net_643_3\)
	OR (not \I2C_Master:bI2C_UDB:scl_in_reg\ and not \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ and \I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:scl_in_last_reg\ and \I2C_Master:Net_643_3\)
	OR (not \I2C_Master:bI2C_UDB:scl_in_reg\ and not \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ and \I2C_Master:bI2C_UDB:m_state_4\ and \I2C_Master:bI2C_UDB:scl_in_last_reg\ and \I2C_Master:Net_643_3\));

Note:  Expanding virtual equation for '\I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\' (cost = 8):
\I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ <= ((not \I2C_Master:bI2C_UDB:sda_in_reg\ and \I2C_Master:sda_x_wire\)
	OR (not \I2C_Master:sda_x_wire\ and \I2C_Master:bI2C_UDB:sda_in_reg\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_ACS:BUART:rx_postpoll\' (cost = 72):
\UART_ACS:BUART:rx_postpoll\ <= (MODIN2_1
	OR (Net_1361 and MODIN2_0));

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_1361 and not MODIN2_1 and not \UART_ACS:BUART:rx_parity_bit\)
	OR (not MODIN2_1 and not MODIN2_0 and not \UART_ACS:BUART:rx_parity_bit\)
	OR (MODIN2_1 and \UART_ACS:BUART:rx_parity_bit\)
	OR (Net_1361 and MODIN2_0 and \UART_ACS:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_1\ <= ((not Net_1361 and not MODIN2_1 and not \UART_ACS:BUART:rx_parity_bit\)
	OR (not MODIN2_1 and not MODIN2_0 and not \UART_ACS:BUART:rx_parity_bit\)
	OR (MODIN2_1 and \UART_ACS:BUART:rx_parity_bit\)
	OR (Net_1361 and MODIN2_0 and \UART_ACS:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_READER:BUART:rx_postpoll\' (cost = 72):
\UART_READER:BUART:rx_postpoll\ <= (\UART_READER:BUART:pollcount_1\
	OR (Net_1618 and \UART_READER:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_READER:BUART:pollcount_1\ and not Net_1618 and not \UART_READER:BUART:rx_parity_bit\)
	OR (not \UART_READER:BUART:pollcount_1\ and not \UART_READER:BUART:pollcount_0\ and not \UART_READER:BUART:rx_parity_bit\)
	OR (\UART_READER:BUART:pollcount_1\ and \UART_READER:BUART:rx_parity_bit\)
	OR (Net_1618 and \UART_READER:BUART:pollcount_0\ and \UART_READER:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_READER:BUART:pollcount_1\ and not Net_1618 and not \UART_READER:BUART:rx_parity_bit\)
	OR (not \UART_READER:BUART:pollcount_1\ and not \UART_READER:BUART:pollcount_0\ and not \UART_READER:BUART:rx_parity_bit\)
	OR (\UART_READER:BUART:pollcount_1\ and \UART_READER:BUART:rx_parity_bit\)
	OR (Net_1618 and \UART_READER:BUART:pollcount_0\ and \UART_READER:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\I2C_Master:bI2C_UDB:contention\' (cost = 8):
\I2C_Master:bI2C_UDB:contention\ <= ((not \I2C_Master:bI2C_UDB:sda_in_reg\ and not \I2C_Master:bI2C_UDB:m_state_2\ and not \I2C_Master:bI2C_UDB:m_state_1\ and not \I2C_Master:bI2C_UDB:m_state_0\ and \I2C_Master:sda_x_wire\ and \I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:cnt_reset\)
	OR (not \I2C_Master:sda_x_wire\ and not \I2C_Master:bI2C_UDB:m_state_2\ and not \I2C_Master:bI2C_UDB:m_state_1\ and not \I2C_Master:bI2C_UDB:m_state_0\ and \I2C_Master:bI2C_UDB:sda_in_reg\ and \I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:cnt_reset\)
	OR (not \I2C_Master:bI2C_UDB:sda_in_reg\ and not \I2C_Master:bI2C_UDB:m_state_2\ and not \I2C_Master:bI2C_UDB:m_state_1\ and not \I2C_Master:bI2C_UDB:m_state_0\ and \I2C_Master:sda_x_wire\ and \I2C_Master:bI2C_UDB:clkgen_tc\ and \I2C_Master:bI2C_UDB:m_state_3\)
	OR (not \I2C_Master:sda_x_wire\ and not \I2C_Master:bI2C_UDB:m_state_2\ and not \I2C_Master:bI2C_UDB:m_state_1\ and not \I2C_Master:bI2C_UDB:m_state_0\ and \I2C_Master:bI2C_UDB:sda_in_reg\ and \I2C_Master:bI2C_UDB:clkgen_tc\ and \I2C_Master:bI2C_UDB:m_state_3\)
	OR (not \I2C_Master:bI2C_UDB:sda_in_reg\ and not \I2C_Master:bI2C_UDB:m_state_4\ and \I2C_Master:sda_x_wire\ and \I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:cnt_reset\)
	OR (not \I2C_Master:sda_x_wire\ and not \I2C_Master:bI2C_UDB:m_state_4\ and \I2C_Master:bI2C_UDB:sda_in_reg\ and \I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:cnt_reset\)
	OR (not \I2C_Master:bI2C_UDB:sda_in_reg\ and not \I2C_Master:bI2C_UDB:m_state_4\ and \I2C_Master:sda_x_wire\ and \I2C_Master:bI2C_UDB:clkgen_tc\ and \I2C_Master:bI2C_UDB:m_state_3\)
	OR (not \I2C_Master:sda_x_wire\ and not \I2C_Master:bI2C_UDB:m_state_4\ and \I2C_Master:bI2C_UDB:sda_in_reg\ and \I2C_Master:bI2C_UDB:clkgen_tc\ and \I2C_Master:bI2C_UDB:m_state_3\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 153 signals.
	Turned 3 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_TIMER:TimerUDB:capt_fifo_load\ to zero
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \UART_ACS:BUART:rx_status_6\ to zero
Aliasing \UART_READER:BUART:rx_status_6\ to zero
Aliasing \OSDPReaderTimer:TimerUDB:capt_fifo_load\ to zero
Aliasing \Pulse_50us:TimerUDB:capt_fifo_load\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_ACS:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_ACS:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_ACS:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_READER:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_READER:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_READER:BUART:rx_addr_match_status\\D\ to zero
Aliasing \I2C_Master:bI2C_UDB:lost_arb2_reg\\D\ to zero
Removing Lhs of wire \UART_TIMER:TimerUDB:capt_fifo_load\[50] = zero[2]
Removing Lhs of wire \UART_TIMER:TimerUDB:trig_reg\[64] = \UART_TIMER:TimerUDB:control_7\[32]
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[241] = \UART_1:BUART:rx_bitclk\[289]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[291] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[300] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:rx_status_6\[709] = zero[2]
Removing Lhs of wire \UART_READER:BUART:rx_status_6\[1049] = zero[2]
Removing Lhs of wire \OSDPReaderTimer:TimerUDB:capt_fifo_load\[1280] = zero[2]
Removing Lhs of wire \OSDPReaderTimer:TimerUDB:trig_reg\[1294] = \OSDPReaderTimer:TimerUDB:control_7\[1262]
Removing Lhs of wire \Pulse_50us:TimerUDB:capt_fifo_load\[1471] = zero[2]
Removing Lhs of wire \Pulse_50us:TimerUDB:trig_reg\[1485] = \Pulse_50us:TimerUDB:control_7\[1453]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1931] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:rx_markspace_status\\D\[1955] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:rx_parity_error_status\\D\[1956] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:rx_addr_match_status\\D\[1958] = zero[2]
Removing Lhs of wire \UART_ACS:BUART:tx_ctrl_mark_last\\D\[1960] = \UART_ACS:BUART:tx_ctrl_mark_last\[714]
Removing Lhs of wire \UART_ACS:BUART:rx_markspace_pre\\D\[1962] = \UART_ACS:BUART:rx_markspace_pre\[718]
Removing Lhs of wire \UART_ACS:BUART:rx_parity_bit\\D\[1967] = \UART_ACS:BUART:rx_parity_bit\[724]
Removing Lhs of wire \UART_READER:BUART:rx_markspace_status\\D\[1980] = zero[2]
Removing Lhs of wire \UART_READER:BUART:rx_parity_error_status\\D\[1981] = zero[2]
Removing Lhs of wire \UART_READER:BUART:rx_addr_match_status\\D\[1983] = zero[2]
Removing Lhs of wire \UART_READER:BUART:tx_ctrl_mark_last\\D\[1985] = \UART_READER:BUART:tx_ctrl_mark_last\[1054]
Removing Lhs of wire \UART_READER:BUART:rx_markspace_pre\\D\[1987] = \UART_READER:BUART:rx_markspace_pre\[1058]
Removing Lhs of wire \UART_READER:BUART:rx_parity_bit\\D\[1992] = \UART_READER:BUART:rx_parity_bit\[1064]
Removing Lhs of wire \I2C_Master:bI2C_UDB:lost_arb2_reg\\D\[2023] = zero[2]

------------------------------------------------------
Aliased 0 equations, 25 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_ACS:BUART:sRX:MODULE_9:g1:a0:xneq\ <= ((not \UART_ACS:BUART:rx_parity_bit\ and Net_1361 and MODIN2_0)
	OR (not MODIN2_1 and not MODIN2_0 and \UART_ACS:BUART:rx_parity_bit\)
	OR (not Net_1361 and not MODIN2_1 and \UART_ACS:BUART:rx_parity_bit\)
	OR (not \UART_ACS:BUART:rx_parity_bit\ and MODIN2_1));

Note:  Deleted unused equation:
\UART_READER:BUART:sRX:MODULE_16:g1:a0:xneq\ <= ((not \UART_READER:BUART:rx_parity_bit\ and Net_1618 and \UART_READER:BUART:pollcount_0\)
	OR (not \UART_READER:BUART:pollcount_1\ and not \UART_READER:BUART:pollcount_0\ and \UART_READER:BUART:rx_parity_bit\)
	OR (not \UART_READER:BUART:pollcount_1\ and not Net_1618 and \UART_READER:BUART:rx_parity_bit\)
	OR (not \UART_READER:BUART:rx_parity_bit\ and \UART_READER:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\ext\psoc_dual\nanoNxt_ICM3\ext_pim.cydsn\ext_pim.cyprj -dcpsoc3 ext_pim.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 11s.146ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Monday, 25 February 2019 13:44:45
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\ext\psoc_dual\nanoNxt_ICM3\ext_pim.cydsn\ext_pim.cyprj -d CY8C5267LTI-LP089 ext_pim.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.218ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART_TIMER:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \UART_TIMER:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_1216 from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_ACS:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_ACS:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_ACS:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_ACS:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_ACS:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_READER:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_READER:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_READER:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_READER:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_READER:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \OSDPReaderTimer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \OSDPReaderTimer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Pulse_50us:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Pulse_50us:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \I2C_Master:bI2C_UDB:lost_arb2_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_3'. Fanout=2, Signal=CLK24M
    Analog  Clock 0: Automatic-assigning  clock 'Clock_6'. Fanout=1, Signal=Net_1616
    Digital Clock 1: Automatic-assigning  clock 'I2C_Master_IntClock'. Fanout=1, Signal=\I2C_Master:Net_970\
    Digital Clock 2: Automatic-assigning  clock 'timer_clock'. Fanout=3, Signal=Net_1573
    Digital Clock 3: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_10
    Digital Clock 4: Automatic-assigning  clock 'Clock_5'. Fanout=1, Signal=Net_2170
    Digital Clock 5: Automatic-assigning  clock 'Clock_4'. Fanout=4, Signal=OSDP_RDR
    Digital Clock 6: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_45
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_TIMER:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \UART_TIMER:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \D0_debounce:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \UART_ACS:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_5, EnableOut: Constant 1
    UDB Clk/Enable \UART_READER:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_6 was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_1616_local__SYNC:synccell.out
    UDB Clk/Enable \OSDPReaderTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \OSDPReaderTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \Debtn:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Pulse_50us:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \Pulse_50us:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \I2C_Master:bI2C_UDB:ClkSync0\: with output requested to be synchronous
        ClockIn: I2C_Master_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: I2C_Master_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 7 pin(s) will be assigned a location by the fitter: \USBUART:Dm(0)\, \USBUART:Dp(0)\, EZI2CPin(0), EZI2CPin(1), REED_1(0), REED_2(0), RESET_SWBTN(0)

Info: plm.M0038: The pin named SCL_RTC(0) at location P12[0] prevents usage of special purposes: I2C:SCL. (App=cydsfit)
Info: plm.M0038: The pin named ST_LED_1(0) at location P12[4] prevents usage of special purposes: I2C:SCL. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_READER:BUART:rx_parity_bit\, Duplicate of \UART_READER:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_READER:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_READER:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_READER:BUART:rx_address_detected\, Duplicate of \UART_READER:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_READER:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_READER:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_READER:BUART:rx_parity_error_pre\, Duplicate of \UART_READER:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_READER:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_READER:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_READER:BUART:rx_markspace_pre\, Duplicate of \UART_READER:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_READER:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_READER:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_READER:BUART:tx_mark\, Duplicate of \UART_READER:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_READER:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_READER:BUART:tx_mark\ (fanout=0)

    Removing \UART_ACS:BUART:rx_parity_bit\, Duplicate of \UART_ACS:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_ACS:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_ACS:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_ACS:BUART:rx_address_detected\, Duplicate of \UART_ACS:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_ACS:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_ACS:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_ACS:BUART:rx_parity_error_pre\, Duplicate of \UART_ACS:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_ACS:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_ACS:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_ACS:BUART:rx_markspace_pre\, Duplicate of \UART_ACS:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_ACS:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_ACS:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_ACS:BUART:tx_mark\, Duplicate of \UART_ACS:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_ACS:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_ACS:BUART:tx_mark\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:rx_state_1\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = RELAY_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RELAY_B(0)__PA ,
            pad => RELAY_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_GRN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_GRN(0)__PA ,
            pad => LED_GRN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SOUND_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SOUND_OUT(0)__PA ,
            pad => SOUND_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PS_D0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PS_D0(0)__PA ,
            pin_input => Net_2189 ,
            pad => PS_D0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PS_D1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PS_D1(0)__PA ,
            pad => PS_D1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_WD0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_WD0(0)__PA ,
            fb => WD0_in ,
            pad => Pin_WD0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_WD1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_WD1(0)__PA ,
            fb => WD1_in ,
            pad => Pin_WD1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TAMPER_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TAMPER_OUT(0)__PA ,
            pad => TAMPER_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LEDG_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LEDG_OUT(0)__PA ,
            pad => LEDG_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SOUND_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SOUND_IN(0)__PA ,
            pad => SOUND_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LEDG_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LEDG_IN(0)__PA ,
            pad => LEDG_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TAMPER_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TAMPER_IN(0)__PA ,
            pad => TAMPER_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW_Rst(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW_Rst(0)__PA ,
            fb => Net_1830 ,
            pad => SW_Rst(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_RED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_RED(0)__PA ,
            pad => LED_RED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LEDR_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LEDR_IN(0)__PA ,
            pad => LEDR_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LEDR_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LEDR_OUT(0)__PA ,
            pad => LEDR_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = REED_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => REED_1(0)__PA ,
            pad => REED_1(0)_PAD );

    Pin : Name = REED_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => REED_2(0)__PA ,
            pad => REED_2(0)_PAD );

    Pin : Name = RELAY_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RELAY_A(0)__PA ,
            pad => RELAY_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_VRef(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_VRef(0)__PA ,
            pin_input => __ONE__ ,
            pad => Pin_VRef(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_YEL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_YEL(0)__PA ,
            pad => LED_YEL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Mode_Sel_ACS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Mode_Sel_ACS(0)__PA ,
            pad => Mode_Sel_ACS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ACS_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ACS_Tx(0)__PA ,
            pin_input => Net_1356 ,
            pad => ACS_Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ACS_Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ACS_Rx(0)__PA ,
            fb => Net_1361 ,
            pad => ACS_Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TX_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TX_EN(0)__PA ,
            pin_input => Net_1610 ,
            pad => TX_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CR_DE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CR_DE(0)__PA ,
            pad => CR_DE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CR_Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CR_Rx(0)__PA ,
            fb => Net_1618 ,
            pad => CR_Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CR_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CR_Tx(0)__PA ,
            pin_input => Net_1613 ,
            pad => CR_Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Mode_Sel_CR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Mode_Sel_CR(0)__PA ,
            pad => Mode_Sel_CR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EZI2CPin(0)
        Attributes:
            Alias: scl
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE, SIO, HOTSWAP
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => EZI2CPin(0)__PA ,
            fb => \EZI2Cs:Net_175\ ,
            pin_input => \EZI2Cs:Net_174\ ,
            pad => EZI2CPin(0)_PAD );

    Pin : Name = EZI2CPin(1)
        Attributes:
            Alias: sda
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE, SIO, HOTSWAP
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => EZI2CPin(1)__PA ,
            fb => \EZI2Cs:Net_181\ ,
            pin_input => \EZI2Cs:Net_173\ ,
            pad => EZI2CPin(1)_PAD );

    Pin : Name = SF2F(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SF2F(0)__PA ,
            pad => SF2F(0)_PAD );
        Properties:
        {
        }

    Pin : Name = POE_RST(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => POE_RST(0)__PA ,
            pad => POE_RST(0)_PAD );
        Properties:
        {
        }

    Pin : Name = POE_OIM_SDn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => POE_OIM_SDn(0)__PA ,
            pad => POE_OIM_SDn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ST_LED_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ST_LED_0(0)__PA ,
            pad => ST_LED_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );

    Pin : Name = SDA_RTC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_RTC(0)__PA ,
            fb => \I2C_Master:Net_1109_1\ ,
            pin_input => \I2C_Master:sda_x_wire\ ,
            pad => SDA_RTC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_RTC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_RTC(0)__PA ,
            fb => \I2C_Master:Net_1109_0\ ,
            pin_input => \I2C_Master:Net_643_3\ ,
            pad => SCL_RTC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ST_LED_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ST_LED_1(0)__PA ,
            pad => ST_LED_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ST_LED_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ST_LED_2(0)__PA ,
            pad => ST_LED_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RESET_SWBTN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RESET_SWBTN(0)__PA ,
            pad => RESET_SWBTN(0)_PAD );

    Pin : Name = SW1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW1(0)__PA ,
            pin_input => Net_1361 ,
            pad => SW1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\UART_1:BUART:txn_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\ * 
              \UART_1:BUART:tx_parity_bit\
            + !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * \UART_1:BUART:tx_counter_dp\ * 
              !\UART_1:BUART:tx_parity_bit\
            + \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\ * 
              \UART_1:BUART:tx_parity_bit\
            + \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * \UART_1:BUART:tx_counter_dp\ * 
              !\UART_1:BUART:tx_parity_bit\
            + \UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_counter_dp\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_mark\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn_split\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)

    MacroCell: Name=\UART_TIMER:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_TIMER:TimerUDB:control_7\ * 
              \UART_TIMER:TimerUDB:per_zero\
        );
        Output = \UART_TIMER:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_1841, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1087 * WD0_dbnc
        );
        Output = Net_1841 (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_2189, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1087 * \UART_1:BUART:txn\
            + Net_1087 * Net_878
        );
        Output = Net_2189 (fanout=1)

    MacroCell: Name=\UART_ACS:BUART:reset_sr\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_ACS:BUART:control_0\ * 
              \UART_ACS:BUART:HalfDuplexSend_last\
            + \UART_ACS:BUART:control_0\ * 
              !\UART_ACS:BUART:HalfDuplexSend_last\
        );
        Output = \UART_ACS:BUART:reset_sr\ (fanout=1)

    MacroCell: Name=Net_1356, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_ACS:BUART:txn\
        );
        Output = Net_1356 (fanout=1)

    MacroCell: Name=\UART_ACS:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_state_1\ * 
              \UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_state_3\ * 
              \UART_ACS:BUART:rx_state_2\ * \UART_ACS:BUART:rx_bitclk\
            + !\UART_ACS:BUART:rx_state_1\ * !\UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\
        );
        Output = \UART_ACS:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_ACS:BUART:rx_bitclk_enable\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_bitclk\
            + \UART_ACS:BUART:control_0\ * !\UART_ACS:BUART:rx_state_1\ * 
              !\UART_ACS:BUART:rx_count_2\ * !\UART_ACS:BUART:rx_count_1\ * 
              !\UART_ACS:BUART:rx_count_0\
            + \UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_state_1\ * 
              \UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_state_3\ * 
              \UART_ACS:BUART:rx_state_2\ * !\UART_ACS:BUART:rx_count_2\ * 
              !\UART_ACS:BUART:rx_count_1\ * \UART_ACS:BUART:rx_count_0\
            + \UART_ACS:BUART:control_0\ * !\UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:rx_count_2\ * !\UART_ACS:BUART:rx_count_1\ * 
              !\UART_ACS:BUART:rx_count_0\
            + \UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_state_3\ * 
              !\UART_ACS:BUART:rx_count_2\ * !\UART_ACS:BUART:rx_count_1\ * 
              !\UART_ACS:BUART:rx_count_0\
            + \UART_ACS:BUART:control_0\ * !\UART_ACS:BUART:rx_state_2\ * 
              !\UART_ACS:BUART:rx_count_2\ * !\UART_ACS:BUART:rx_count_1\ * 
              !\UART_ACS:BUART:rx_count_0\
        );
        Output = \UART_ACS:BUART:rx_bitclk_enable\ (fanout=1)

    MacroCell: Name=\UART_ACS:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN2_1
            + MODIN2_0 * Net_1361_SYNCOUT
        );
        Output = \UART_ACS:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_ACS:BUART:rx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_state_1\ * 
              \UART_ACS:BUART:rx_state_0\ * \UART_ACS:BUART:hd_tx_fifo_empty\ * 
              !\UART_ACS:BUART:rx_state_3\ * \UART_ACS:BUART:rx_state_2\ * 
              \UART_ACS:BUART:rx_bitclk\
        );
        Output = \UART_ACS:BUART:rx_status_0\ (fanout=1)

    MacroCell: Name=\UART_ACS:BUART:rx_status_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_ACS:BUART:control_0\ * \UART_ACS:BUART:hd_tx_fifo_empty\
        );
        Output = \UART_ACS:BUART:rx_status_1\ (fanout=1)

    MacroCell: Name=\UART_ACS:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_ACS:BUART:rx_load_fifo\ * \UART_ACS:BUART:rx_fifofull\
        );
        Output = \UART_ACS:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_ACS:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_fifonotempty\ * 
              \UART_ACS:BUART:rx_state_stop1_reg\
            + \UART_ACS:BUART:control_0\ * 
              !\UART_ACS:BUART:hd_tx_fifo_notfull\
        );
        Output = \UART_ACS:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_READER:BUART:reset_sr\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_READER:BUART:control_0\ * 
              \UART_READER:BUART:HalfDuplexSend_last\
            + \UART_READER:BUART:control_0\ * 
              !\UART_READER:BUART:HalfDuplexSend_last\
        );
        Output = \UART_READER:BUART:reset_sr\ (fanout=1)

    MacroCell: Name=Net_1613, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_READER:BUART:txn\
        );
        Output = Net_1613 (fanout=1)

    MacroCell: Name=\UART_READER:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_READER:BUART:control_0\ * \UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              \UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\
            + !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\
        );
        Output = \UART_READER:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_READER:BUART:rx_bitclk_enable\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_READER:BUART:control_0\ * \UART_READER:BUART:rx_bitclk\
            + \UART_READER:BUART:control_0\ * !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_count_2\ * 
              !\UART_READER:BUART:rx_count_1\ * 
              !\UART_READER:BUART:rx_count_0\
            + \UART_READER:BUART:control_0\ * \UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              \UART_READER:BUART:rx_state_2\ * 
              !\UART_READER:BUART:rx_count_2\ * 
              !\UART_READER:BUART:rx_count_1\ * 
              \UART_READER:BUART:rx_count_0\
            + \UART_READER:BUART:control_0\ * !\UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_count_2\ * 
              !\UART_READER:BUART:rx_count_1\ * 
              !\UART_READER:BUART:rx_count_0\
            + \UART_READER:BUART:control_0\ * \UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_count_2\ * 
              !\UART_READER:BUART:rx_count_1\ * 
              !\UART_READER:BUART:rx_count_0\
            + \UART_READER:BUART:control_0\ * !\UART_READER:BUART:rx_state_2\ * 
              !\UART_READER:BUART:rx_count_2\ * 
              !\UART_READER:BUART:rx_count_1\ * 
              !\UART_READER:BUART:rx_count_0\
        );
        Output = \UART_READER:BUART:rx_bitclk_enable\ (fanout=1)

    MacroCell: Name=\UART_READER:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_READER:BUART:pollcount_1\
            + \UART_READER:BUART:pollcount_0\ * Net_1618_SYNCOUT
        );
        Output = \UART_READER:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_READER:BUART:rx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_READER:BUART:control_0\ * \UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              \UART_READER:BUART:hd_tx_fifo_empty\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              \UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\
        );
        Output = \UART_READER:BUART:rx_status_0\ (fanout=1)

    MacroCell: Name=\UART_READER:BUART:rx_status_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_READER:BUART:control_0\ * 
              \UART_READER:BUART:hd_tx_fifo_empty\
        );
        Output = \UART_READER:BUART:rx_status_1\ (fanout=1)

    MacroCell: Name=\UART_READER:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_READER:BUART:rx_load_fifo\ * 
              \UART_READER:BUART:rx_fifofull\
        );
        Output = \UART_READER:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_READER:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_READER:BUART:control_0\ * 
              \UART_READER:BUART:rx_fifonotempty\ * 
              \UART_READER:BUART:rx_state_stop1_reg\
            + \UART_READER:BUART:control_0\ * 
              !\UART_READER:BUART:hd_tx_fifo_notfull\
        );
        Output = \UART_READER:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\OSDPReaderTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSDPReaderTimer:TimerUDB:control_7\ * 
              \OSDPReaderTimer:TimerUDB:per_zero\
        );
        Output = \OSDPReaderTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Pulse_50us:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Pulse_50us:TimerUDB:control_7\ * 
              \Pulse_50us:TimerUDB:per_zero\
        );
        Output = \Pulse_50us:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\I2C_Master:bI2C_UDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_Master:bI2C_UDB:scl_in_reg\ * 
              \I2C_Master:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_Master:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_Master:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_Master:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C_Master:bI2C_UDB:status_5\ (fanout=1)

    MacroCell: Name=\I2C_Master:bI2C_UDB:status_4\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\
        );
        Output = \I2C_Master:bI2C_UDB:status_4\ (fanout=1)

    MacroCell: Name=\I2C_Master:bI2C_UDB:cnt_reset\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:scl_in_reg\ * 
              \I2C_Master:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_Master:bI2C_UDB:clkgen_tc1_reg\ * \I2C_Master:Net_643_3\
            + \I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:scl_in_reg\ * 
              \I2C_Master:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_Master:bI2C_UDB:clkgen_tc1_reg\ * \I2C_Master:Net_643_3\
            + \I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:scl_in_reg\ * 
              \I2C_Master:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_Master:bI2C_UDB:clkgen_tc1_reg\ * \I2C_Master:Net_643_3\
            + \I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:scl_in_reg\ * 
              \I2C_Master:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_Master:bI2C_UDB:clkgen_tc1_reg\ * \I2C_Master:Net_643_3\
        );
        Output = \I2C_Master:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C_Master:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_Master:bI2C_UDB:clkgen_tc\ * 
              !\I2C_Master:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_Master:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)

    MacroCell: Name=\I2C_Master:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C_Master:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\
            + !\I2C_Master:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C_Master:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)

    MacroCell: Name=\I2C_Master:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C_Master:bI2C_UDB:tx_reg_empty\
            + !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\
            + !\I2C_Master:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_Master:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C_Master:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C_Master:bI2C_UDB:clkgen_tc\ * 
              !\I2C_Master:bI2C_UDB:cnt_reset\
            + !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\
            + \I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\
        );
        Output = \I2C_Master:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)

    MacroCell: Name=Net_2223, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              WD0_in_SYNCOUT * WD1_in_SYNCOUT
        );
        Output = Net_2223 (fanout=1)

    MacroCell: Name=\I2C_Master:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_Master:bI2C_UDB:control_7\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Master:bI2C_UDB:control_6\ * 
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              !\I2C_Master:bI2C_UDB:lost_arb_reg\
            + !\I2C_Master:bI2C_UDB:control_5\ * 
              \I2C_Master:bI2C_UDB:control_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + !\I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + !\I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_Master:bI2C_UDB:m_state_0_split\ (fanout=1)

    MacroCell: Name=\I2C_Master:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C_Master:bI2C_UDB:control_6\ * 
              !\I2C_Master:bI2C_UDB:control_5\ * 
              !\I2C_Master:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Master:bI2C_UDB:control_4\ * 
              \I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_Master:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_Master:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C_Master:bI2C_UDB:lost_arb_reg\
            + !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_Master:bI2C_UDB:m_state_2_split\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:txn_split\
        );
        Output = \UART_1:BUART:txn\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=11)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \UART_1:BUART:control_4\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_counter_dp\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:control_3\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_counter_dp\ * 
              \UART_1:BUART:tx_bitclk\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=10)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=10)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:control_2\ * \UART_1:BUART:tx_ctrl_mark_last\
            + \UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              \UART_1:BUART:control_2\ * !\UART_1:BUART:tx_ctrl_mark_last\
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              \UART_1:BUART:control_2\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:tx_mark\
            + \UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_counter_dp\ * 
              \UART_1:BUART:tx_bitclk\ * \UART_1:BUART:tx_mark\
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
            + !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\ * 
              \UART_1:BUART:tx_parity_bit\
            + \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\ * 
              !\UART_1:BUART:tx_parity_bit\
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=12)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1841 * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN1_6 * !MODIN1_5
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN1_6 * !MODIN1_4
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=12)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN1_6 * !MODIN1_5
            + !\UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN1_6 * !MODIN1_4
            + !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN1_6 * !MODIN1_5
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN1_6 * !MODIN1_4
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=11)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1841 * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN1_6 * !MODIN1_5
            + !\UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN1_6 * !MODIN1_4
            + !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=11)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=10)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_2\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_parity_error_pre\
            + \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_parity_error_pre\
        );
        Output = \UART_1:BUART:rx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1841 * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1841 * \UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_markspace_pre\
            + !Net_1841 * \UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_markspace_pre\
            + Net_1841 * \UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_markspace_pre\
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !Net_1841 * !\UART_1:BUART:control_4\ * 
              \UART_1:BUART:control_3\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_parity_error_pre\
            + !Net_1841 * !\UART_1:BUART:control_4\ * 
              \UART_1:BUART:control_3\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_parity_error_pre\ * 
              \UART_1:BUART:rx_parity_bit\
            + !Net_1841 * \UART_1:BUART:control_4\ * 
              !\UART_1:BUART:control_3\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_parity_error_pre\
            + !Net_1841 * \UART_1:BUART:control_4\ * 
              !\UART_1:BUART:control_3\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_parity_error_pre\ * 
              \UART_1:BUART:rx_parity_bit\
            + Net_1841 * !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_parity_error_pre\ * 
              !\UART_1:BUART:rx_parity_bit\
            + Net_1841 * \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_parity_error_pre\ * 
              !\UART_1:BUART:rx_parity_bit\
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1087 * WD0_dbnc
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1841 * !\UART_1:BUART:control_4\ * 
              \UART_1:BUART:control_3\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_parity_bit\
            + !Net_1841 * \UART_1:BUART:control_4\ * 
              !\UART_1:BUART:control_3\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_parity_bit\
            + Net_1841 * !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + Net_1841 * \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=2)

    MacroCell: Name=WD0_dbnc, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              WD0_in_SYNCOUT
        );
        Output = WD0_dbnc (fanout=6)

    MacroCell: Name=\D0_debounce:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              WD0_dbnc
        );
        Output = \D0_debounce:DEBOUNCER[0]:d_sync_1\ (fanout=3)

    MacroCell: Name=Net_1512, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              WD0_dbnc * !\D0_debounce:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_1512 (fanout=1)

    MacroCell: Name=Net_1513, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !WD0_dbnc * \D0_debounce:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_1513 (fanout=1)

    MacroCell: Name=Net_1532, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !WD0_dbnc * \D0_debounce:DEBOUNCER[0]:d_sync_1\
            + WD0_dbnc * !\D0_debounce:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_1532 (fanout=1)

    MacroCell: Name=\I2C_Master:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C_Master:bI2C_UDB:control_6\ * 
              !\I2C_Master:bI2C_UDB:control_5\ * 
              !\I2C_Master:bI2C_UDB:control_2\ * 
              !\I2C_Master:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_Master:bI2C_UDB:lost_arb_reg\
            + !\I2C_Master:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_Master:bI2C_UDB:lost_arb_reg\
            + !\I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + \I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + \I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + \I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              !\I2C_Master:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_Master:bI2C_UDB:m_state_4_split\ (fanout=1)

    MacroCell: Name=\UART_ACS:BUART:HalfDuplexSend_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_ACS:BUART:control_0\
        );
        Output = \UART_ACS:BUART:HalfDuplexSend_last\ (fanout=1)

    MacroCell: Name=\UART_ACS:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_state_1\ * 
              !\UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_state_3\ * 
              !\UART_ACS:BUART:rx_state_2\ * !\UART_ACS:BUART:txn_split\
            + \UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_state_1\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\ * 
              \UART_ACS:BUART:rx_bitclk\ * !\UART_ACS:BUART:txn_split\
            + \UART_ACS:BUART:txn\ * !\UART_ACS:BUART:txn_split\
        );
        Output = \UART_ACS:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_ACS:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \UART_ACS:BUART:control_0\ * !\UART_ACS:BUART:rx_state_1\ * 
              !\UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:hd_tx_fifo_empty\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\
            + \UART_ACS:BUART:control_0\ * !\UART_ACS:BUART:rx_state_1\ * 
              !\UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:hd_tx_fifo_empty\ * 
              !\UART_ACS:BUART:rx_state_3\ * \UART_ACS:BUART:rx_bitclk\
            + \UART_ACS:BUART:control_0\ * !\UART_ACS:BUART:rx_state_1\ * 
              !\UART_ACS:BUART:rx_state_0\ * \UART_ACS:BUART:rx_state_3\ * 
              !\UART_ACS:BUART:rx_state_2\ * \UART_ACS:BUART:rx_bitclk\
            + \UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_state_1\ * 
              \UART_ACS:BUART:rx_state_0\ * \UART_ACS:BUART:hd_tx_fifo_empty\ * 
              !\UART_ACS:BUART:rx_state_3\ * \UART_ACS:BUART:rx_state_2\ * 
              \UART_ACS:BUART:rx_bitclk\
        );
        Output = \UART_ACS:BUART:rx_state_1\ (fanout=17)

    MacroCell: Name=\UART_ACS:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_ACS:BUART:control_0\ * !\UART_ACS:BUART:rx_state_1\ * 
              !\UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_state_3\ * 
              \UART_ACS:BUART:rx_state_2\ * \UART_ACS:BUART:rx_bitclk\ * 
              !MODIN2_1 * !MODIN2_0
            + !\UART_ACS:BUART:control_0\ * !\UART_ACS:BUART:rx_state_1\ * 
              !\UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_state_3\ * 
              \UART_ACS:BUART:rx_state_2\ * \UART_ACS:BUART:rx_bitclk\ * 
              !MODIN2_1 * !Net_1361_SYNCOUT
            + \UART_ACS:BUART:control_0\ * !\UART_ACS:BUART:rx_state_1\ * 
              !\UART_ACS:BUART:rx_state_0\ * \UART_ACS:BUART:rx_state_3\ * 
              !\UART_ACS:BUART:rx_state_2\ * \UART_ACS:BUART:rx_bitclk\
            + \UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_state_1\ * 
              !\UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_state_3\ * 
              !\UART_ACS:BUART:rx_state_2\ * \UART_ACS:BUART:rx_bitclk\
            + \UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_state_1\ * 
              \UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_state_3\ * 
              \UART_ACS:BUART:rx_state_2\ * \UART_ACS:BUART:rx_bitclk\
            + !\UART_ACS:BUART:rx_state_1\ * \UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\ * 
              !MODIN5_6 * !MODIN5_5
            + !\UART_ACS:BUART:rx_state_1\ * \UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\ * 
              !MODIN5_6 * !MODIN5_4
        );
        Output = \UART_ACS:BUART:rx_state_0\ (fanout=18)

    MacroCell: Name=\UART_ACS:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_ACS:BUART:control_0\ * !\UART_ACS:BUART:rx_state_1\ * 
              !\UART_ACS:BUART:rx_state_0\ * \UART_ACS:BUART:rx_state_3\ * 
              !\UART_ACS:BUART:rx_state_2\ * \UART_ACS:BUART:rx_bitclk\
            + !\UART_ACS:BUART:rx_state_1\ * \UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\ * 
              !MODIN5_6 * !MODIN5_5
            + !\UART_ACS:BUART:rx_state_1\ * \UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\ * 
              !MODIN5_6 * !MODIN5_4
        );
        Output = \UART_ACS:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_ACS:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \UART_ACS:BUART:control_0\ * !\UART_ACS:BUART:rx_state_1\ * 
              !\UART_ACS:BUART:rx_state_0\ * \UART_ACS:BUART:rx_state_3\ * 
              \UART_ACS:BUART:rx_bitclk\
            + !\UART_ACS:BUART:rx_state_1\ * !\UART_ACS:BUART:rx_state_0\ * 
              \UART_ACS:BUART:rx_state_3\ * \UART_ACS:BUART:rx_state_2\ * 
              \UART_ACS:BUART:rx_bitclk\
            + !\UART_ACS:BUART:rx_state_1\ * \UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\ * 
              !MODIN5_6 * !MODIN5_5
            + !\UART_ACS:BUART:rx_state_1\ * \UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\ * 
              !MODIN5_6 * !MODIN5_4
        );
        Output = \UART_ACS:BUART:rx_state_3\ (fanout=17)

    MacroCell: Name=\UART_ACS:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_ACS:BUART:control_1\ * \UART_ACS:BUART:control_0\ * 
              \UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_state_3\ * 
              !\UART_ACS:BUART:rx_state_2\ * \UART_ACS:BUART:rx_bitclk\ * 
              !MODIN5_6 * !MODIN5_5
            + !\UART_ACS:BUART:control_1\ * \UART_ACS:BUART:control_0\ * 
              \UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_state_3\ * 
              !\UART_ACS:BUART:rx_state_2\ * \UART_ACS:BUART:rx_bitclk\ * 
              !MODIN5_6 * !MODIN5_4 * !MODIN5_3
            + \UART_ACS:BUART:rx_state_2_split\
        );
        Output = \UART_ACS:BUART:rx_state_2\ (fanout=17)

    MacroCell: Name=\UART_ACS:BUART:rx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_ACS:BUART:control_0\ * !\UART_ACS:BUART:rx_count_2\ * 
              !\UART_ACS:BUART:rx_count_1\ * !\UART_ACS:BUART:rx_count_0\
            + \UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_state_1\ * 
              \UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_state_3\ * 
              \UART_ACS:BUART:rx_state_2\ * !\UART_ACS:BUART:rx_count_2\ * 
              !\UART_ACS:BUART:rx_count_1\ * \UART_ACS:BUART:rx_count_0\
            + !\UART_ACS:BUART:rx_state_1\ * !\UART_ACS:BUART:rx_count_2\ * 
              !\UART_ACS:BUART:rx_count_1\ * !\UART_ACS:BUART:rx_count_0\
            + !\UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_count_2\ * 
              !\UART_ACS:BUART:rx_count_1\ * !\UART_ACS:BUART:rx_count_0\
            + \UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_count_2\ * 
              !\UART_ACS:BUART:rx_count_1\ * !\UART_ACS:BUART:rx_count_0\
            + !\UART_ACS:BUART:rx_state_2\ * !\UART_ACS:BUART:rx_count_2\ * 
              !\UART_ACS:BUART:rx_count_1\ * !\UART_ACS:BUART:rx_count_0\
        );
        Output = \UART_ACS:BUART:rx_bitclk\ (fanout=12)

    MacroCell: Name=\UART_ACS:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_ACS:BUART:rx_state_1\ * !\UART_ACS:BUART:rx_state_0\ * 
              \UART_ACS:BUART:rx_state_3\ * \UART_ACS:BUART:rx_state_2\
        );
        Output = \UART_ACS:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN2_1, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              \UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_state_1\ * 
              \UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_state_3\ * 
              \UART_ACS:BUART:rx_state_2\ * !\UART_ACS:BUART:rx_count_0\
            + \UART_ACS:BUART:rx_count_2\
            + \UART_ACS:BUART:rx_count_1\
            + !MODIN2_1 * !MODIN2_0
            + !MODIN2_1 * !Net_1361_SYNCOUT
            + MODIN2_1 * MODIN2_0 * Net_1361_SYNCOUT
        );
        Output = MODIN2_1 (fanout=4)

    MacroCell: Name=MODIN2_0, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              \UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_state_1\ * 
              \UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_state_3\ * 
              \UART_ACS:BUART:rx_state_2\ * !\UART_ACS:BUART:rx_count_0\
            + \UART_ACS:BUART:rx_count_2\
            + \UART_ACS:BUART:rx_count_1\
            + !MODIN2_0 * !Net_1361_SYNCOUT
            + MODIN2_0 * Net_1361_SYNCOUT
        );
        Output = MODIN2_0 (fanout=5)

    MacroCell: Name=\UART_READER:BUART:rx_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_READER:BUART:control_0\ * 
              !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_last\ * 
              !Net_1618_SYNCOUT
            + \UART_READER:BUART:control_0\ * \UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              \UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\
            + \UART_READER:BUART:control_0\ * \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\ * 
              !\UART_READER:BUART:rx_count_6\ * 
              !\UART_READER:BUART:rx_count_5\ * 
              !\UART_READER:BUART:rx_count_4\ * 
              !\UART_READER:BUART:rx_count_3\
            + !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              \UART_READER:BUART:rx_state_3\ * \UART_READER:BUART:rx_bitclk\
            + !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              \UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\
            + !\UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * 
              !\UART_READER:BUART:rx_count_6\ * 
              !\UART_READER:BUART:rx_count_5\
            + !\UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * 
              !\UART_READER:BUART:rx_count_6\ * 
              !\UART_READER:BUART:rx_count_4\
        );
        Output = \UART_READER:BUART:rx_state_2_split\ (fanout=1)

    MacroCell: Name=\UART_ACS:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_ACS:BUART:rx_state_1\ * !\UART_ACS:BUART:rx_state_0\ * 
              \UART_ACS:BUART:rx_state_3\ * \UART_ACS:BUART:rx_state_2\ * 
              \UART_ACS:BUART:rx_bitclk\ * !MODIN2_1 * !MODIN2_0
            + !\UART_ACS:BUART:rx_state_1\ * !\UART_ACS:BUART:rx_state_0\ * 
              \UART_ACS:BUART:rx_state_3\ * \UART_ACS:BUART:rx_state_2\ * 
              \UART_ACS:BUART:rx_bitclk\ * !MODIN2_1 * !Net_1361_SYNCOUT
        );
        Output = \UART_ACS:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=Net_1610, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_ACS:BUART:control_0\
            + !\UART_ACS:BUART:rx_state_1\ * !\UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\
        );
        Output = Net_1610 (fanout=1)

    MacroCell: Name=\UART_ACS:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1361_SYNCOUT
        );
        Output = \UART_ACS:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_READER:BUART:txn_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_READER:BUART:control_1\ * \UART_READER:BUART:control_0\ * 
              \UART_READER:BUART:rx_state_1\ * \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\ * 
              !\UART_READER:BUART:rx_count_6\ * 
              !\UART_READER:BUART:rx_count_5\
            + !\UART_READER:BUART:control_1\ * \UART_READER:BUART:control_0\ * 
              \UART_READER:BUART:rx_state_1\ * \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\ * 
              !\UART_READER:BUART:rx_count_6\ * 
              !\UART_READER:BUART:rx_count_4\ * 
              !\UART_READER:BUART:rx_count_3\
            + !\UART_READER:BUART:control_1\ * \UART_READER:BUART:control_0\ * 
              \UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:hd_shift_out\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\
            + \UART_READER:BUART:control_0\ * !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\
            + \UART_READER:BUART:control_0\ * \UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\ * 
              !\UART_READER:BUART:rx_count_6\ * 
              !\UART_READER:BUART:rx_count_5\ * 
              !\UART_READER:BUART:rx_count_4\ * 
              !\UART_READER:BUART:rx_count_3\
            + \UART_READER:BUART:control_0\ * !\UART_READER:BUART:rx_state_0\ * 
              \UART_READER:BUART:hd_shift_out\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\
            + !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\
        );
        Output = \UART_READER:BUART:txn_split\ (fanout=1)

    MacroCell: Name=\UART_READER:BUART:HalfDuplexSend_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \UART_READER:BUART:control_0\
        );
        Output = \UART_READER:BUART:HalfDuplexSend_last\ (fanout=1)

    MacroCell: Name=\UART_READER:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)
        Main Equation            : 3 pterms
        (
              \UART_READER:BUART:control_0\ * \UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * 
              !\UART_READER:BUART:txn_split\
            + \UART_READER:BUART:control_0\ * \UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\ * 
              !\UART_READER:BUART:txn_split\
            + \UART_READER:BUART:txn\ * !\UART_READER:BUART:txn_split\
        );
        Output = \UART_READER:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_READER:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)
        Main Equation            : 4 pterms
        (
              \UART_READER:BUART:control_0\ * !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:hd_tx_fifo_empty\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\
            + \UART_READER:BUART:control_0\ * !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:hd_tx_fifo_empty\ * 
              !\UART_READER:BUART:rx_state_3\ * \UART_READER:BUART:rx_bitclk\
            + \UART_READER:BUART:control_0\ * !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              \UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\
            + \UART_READER:BUART:control_0\ * \UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              \UART_READER:BUART:hd_tx_fifo_empty\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              \UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\
        );
        Output = \UART_READER:BUART:rx_state_1\ (fanout=16)

    MacroCell: Name=\UART_READER:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 7
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)
        Main Equation            : 7 pterms
        (
              !\UART_READER:BUART:control_0\ * 
              !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              \UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\ * 
              !\UART_READER:BUART:pollcount_1\ * 
              !\UART_READER:BUART:pollcount_0\
            + !\UART_READER:BUART:control_0\ * 
              !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              \UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\ * 
              !\UART_READER:BUART:pollcount_1\ * !Net_1618_SYNCOUT
            + \UART_READER:BUART:control_0\ * !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              \UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\
            + \UART_READER:BUART:control_0\ * \UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\
            + \UART_READER:BUART:control_0\ * \UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              \UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\
            + !\UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * 
              !\UART_READER:BUART:rx_count_6\ * 
              !\UART_READER:BUART:rx_count_5\
            + !\UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * 
              !\UART_READER:BUART:rx_count_6\ * 
              !\UART_READER:BUART:rx_count_4\
        );
        Output = \UART_READER:BUART:rx_state_0\ (fanout=17)

    MacroCell: Name=\UART_READER:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)
        Main Equation            : 3 pterms
        (
              !\UART_READER:BUART:control_0\ * 
              !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              \UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\
            + !\UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * 
              !\UART_READER:BUART:rx_count_6\ * 
              !\UART_READER:BUART:rx_count_5\
            + !\UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * 
              !\UART_READER:BUART:rx_count_6\ * 
              !\UART_READER:BUART:rx_count_4\
        );
        Output = \UART_READER:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_READER:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)
        Main Equation            : 4 pterms
        (
              \UART_READER:BUART:control_0\ * !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              \UART_READER:BUART:rx_state_3\ * \UART_READER:BUART:rx_bitclk\
            + !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              \UART_READER:BUART:rx_state_3\ * \UART_READER:BUART:rx_state_2\ * 
              \UART_READER:BUART:rx_bitclk\
            + !\UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * 
              !\UART_READER:BUART:rx_count_6\ * 
              !\UART_READER:BUART:rx_count_5\
            + !\UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * 
              !\UART_READER:BUART:rx_count_6\ * 
              !\UART_READER:BUART:rx_count_4\
        );
        Output = \UART_READER:BUART:rx_state_3\ (fanout=16)

    MacroCell: Name=\UART_READER:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)
        Main Equation            : 3 pterms
        (
              !\UART_READER:BUART:control_1\ * \UART_READER:BUART:control_0\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\ * 
              !\UART_READER:BUART:rx_count_6\ * 
              !\UART_READER:BUART:rx_count_5\
            + !\UART_READER:BUART:control_1\ * \UART_READER:BUART:control_0\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\ * 
              !\UART_READER:BUART:rx_count_6\ * 
              !\UART_READER:BUART:rx_count_4\ * 
              !\UART_READER:BUART:rx_count_3\
            + \UART_READER:BUART:rx_state_2_split\
        );
        Output = \UART_READER:BUART:rx_state_2\ (fanout=16)

    MacroCell: Name=\UART_READER:BUART:rx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)
        Main Equation            : 6 pterms
        (
              !\UART_READER:BUART:control_0\ * 
              !\UART_READER:BUART:rx_count_2\ * 
              !\UART_READER:BUART:rx_count_1\ * 
              !\UART_READER:BUART:rx_count_0\
            + \UART_READER:BUART:control_0\ * \UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              \UART_READER:BUART:rx_state_2\ * 
              !\UART_READER:BUART:rx_count_2\ * 
              !\UART_READER:BUART:rx_count_1\ * 
              \UART_READER:BUART:rx_count_0\
            + !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_count_2\ * 
              !\UART_READER:BUART:rx_count_1\ * 
              !\UART_READER:BUART:rx_count_0\
            + !\UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_count_2\ * 
              !\UART_READER:BUART:rx_count_1\ * 
              !\UART_READER:BUART:rx_count_0\
            + \UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_count_2\ * 
              !\UART_READER:BUART:rx_count_1\ * 
              !\UART_READER:BUART:rx_count_0\
            + !\UART_READER:BUART:rx_state_2\ * 
              !\UART_READER:BUART:rx_count_2\ * 
              !\UART_READER:BUART:rx_count_1\ * 
              !\UART_READER:BUART:rx_count_0\
        );
        Output = \UART_READER:BUART:rx_bitclk\ (fanout=12)

    MacroCell: Name=\UART_READER:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)
        Main Equation            : 1 pterm
        !(
              !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              \UART_READER:BUART:rx_state_3\ * \UART_READER:BUART:rx_state_2\
        );
        Output = \UART_READER:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_READER:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)
        Main Equation            : 6 pterms
        !(
              \UART_READER:BUART:control_0\ * \UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              \UART_READER:BUART:rx_state_2\ * 
              !\UART_READER:BUART:rx_count_0\
            + \UART_READER:BUART:rx_count_2\
            + \UART_READER:BUART:rx_count_1\
            + !\UART_READER:BUART:pollcount_1\ * 
              !\UART_READER:BUART:pollcount_0\
            + !\UART_READER:BUART:pollcount_1\ * !Net_1618_SYNCOUT
            + \UART_READER:BUART:pollcount_1\ * 
              \UART_READER:BUART:pollcount_0\ * Net_1618_SYNCOUT
        );
        Output = \UART_READER:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_READER:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)
        Main Equation            : 5 pterms
        !(
              \UART_READER:BUART:control_0\ * \UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              \UART_READER:BUART:rx_state_2\ * 
              !\UART_READER:BUART:rx_count_0\
            + \UART_READER:BUART:rx_count_2\
            + \UART_READER:BUART:rx_count_1\
            + !\UART_READER:BUART:pollcount_0\ * !Net_1618_SYNCOUT
            + \UART_READER:BUART:pollcount_0\ * Net_1618_SYNCOUT
        );
        Output = \UART_READER:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_ACS:BUART:rx_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_ACS:BUART:control_0\ * !\UART_ACS:BUART:rx_state_1\ * 
              !\UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_state_3\ * 
              !\UART_ACS:BUART:rx_state_2\ * \UART_ACS:BUART:rx_last\ * 
              !Net_1361_SYNCOUT
            + \UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_state_1\ * 
              \UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_state_3\ * 
              \UART_ACS:BUART:rx_state_2\ * \UART_ACS:BUART:rx_bitclk\
            + \UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\ * 
              \UART_ACS:BUART:rx_bitclk\ * !MODIN5_6 * !MODIN5_5 * !MODIN5_4 * 
              !MODIN5_3
            + !\UART_ACS:BUART:rx_state_1\ * !\UART_ACS:BUART:rx_state_0\ * 
              \UART_ACS:BUART:rx_state_3\ * \UART_ACS:BUART:rx_bitclk\
            + !\UART_ACS:BUART:rx_state_1\ * !\UART_ACS:BUART:rx_state_0\ * 
              \UART_ACS:BUART:rx_state_2\ * \UART_ACS:BUART:rx_bitclk\
            + !\UART_ACS:BUART:rx_state_1\ * \UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\ * 
              !MODIN5_6 * !MODIN5_5
            + !\UART_ACS:BUART:rx_state_1\ * \UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\ * 
              !MODIN5_6 * !MODIN5_4
        );
        Output = \UART_ACS:BUART:rx_state_2_split\ (fanout=1)

    MacroCell: Name=\UART_READER:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              \UART_READER:BUART:rx_state_3\ * \UART_READER:BUART:rx_state_2\ * 
              \UART_READER:BUART:rx_bitclk\ * 
              !\UART_READER:BUART:pollcount_1\ * 
              !\UART_READER:BUART:pollcount_0\
            + !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              \UART_READER:BUART:rx_state_3\ * \UART_READER:BUART:rx_state_2\ * 
              \UART_READER:BUART:rx_bitclk\ * 
              !\UART_READER:BUART:pollcount_1\ * !Net_1618_SYNCOUT
        );
        Output = \UART_READER:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_READER:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              Net_1618_SYNCOUT
        );
        Output = \UART_READER:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Debtn:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1830_SYNCOUT
        );
        Output = \Debtn:DEBOUNCER[0]:d_sync_0\ (fanout=4)

    MacroCell: Name=\Debtn:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debtn:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debtn:DEBOUNCER[0]:d_sync_1\ (fanout=3)

    MacroCell: Name=Net_77, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debtn:DEBOUNCER[0]:d_sync_0\ * !\Debtn:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_77 (fanout=1)

    MacroCell: Name=Net_78, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debtn:DEBOUNCER[0]:d_sync_0\ * \Debtn:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_78 (fanout=1)

    MacroCell: Name=Net_103, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debtn:DEBOUNCER[0]:d_sync_0\ * \Debtn:DEBOUNCER[0]:d_sync_1\
            + \Debtn:DEBOUNCER[0]:d_sync_0\ * !\Debtn:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_103 (fanout=1)

    MacroCell: Name=\I2C_Master:bI2C_UDB:sda_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_Master:Net_1109_1_SYNCOUT\
        );
        Output = \I2C_Master:bI2C_UDB:sda_in_reg\ (fanout=2)

    MacroCell: Name=\I2C_Master:bI2C_UDB:m_state_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_Master:bI2C_UDB:control_4\ * 
              \I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + \I2C_Master:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C_Master:bI2C_UDB:m_state_4\ (fanout=19)

    MacroCell: Name=\I2C_Master:bI2C_UDB:m_state_3\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_Master:bI2C_UDB:control_6\ * 
              !\I2C_Master:bI2C_UDB:control_5\ * 
              \I2C_Master:bI2C_UDB:control_2\ * 
              !\I2C_Master:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_Master:bI2C_UDB:lost_arb_reg\
            + !\I2C_Master:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_Master:bI2C_UDB:lost_arb_reg\
            + !\I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              !\I2C_Master:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_Master:bI2C_UDB:m_state_3\ (fanout=18)

    MacroCell: Name=\I2C_Master:bI2C_UDB:m_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Master:bI2C_UDB:m_state_2\ * \I2C_Master:bI2C_UDB:m_reset\
            + \I2C_Master:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C_Master:bI2C_UDB:m_state_2\ (fanout=18)

    MacroCell: Name=\I2C_Master:bI2C_UDB:m_state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_Master:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + \I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + !\I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              !\I2C_Master:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_Master:bI2C_UDB:m_state_1\ (fanout=17)

    MacroCell: Name=\I2C_Master:bI2C_UDB:m_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_Master:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Master:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + !\I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              !\I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Master:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C_Master:bI2C_UDB:m_state_0\ (fanout=16)

    MacroCell: Name=\I2C_Master:bI2C_UDB:status_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_Master:bI2C_UDB:status_3\ * 
              !\I2C_Master:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + \I2C_Master:bI2C_UDB:status_3\ * 
              \I2C_Master:bI2C_UDB:cs_addr_shifter_1\
            + \I2C_Master:bI2C_UDB:status_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\
            + \I2C_Master:bI2C_UDB:status_3\ * \I2C_Master:bI2C_UDB:m_reset\
        );
        Output = \I2C_Master:bI2C_UDB:status_3\ (fanout=2)

    MacroCell: Name=\I2C_Master:bI2C_UDB:status_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_Master:bI2C_UDB:status_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + \I2C_Master:bI2C_UDB:status_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\
            + \I2C_Master:bI2C_UDB:status_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\
            + \I2C_Master:bI2C_UDB:status_2\ * \I2C_Master:bI2C_UDB:m_reset\
        );
        Output = \I2C_Master:bI2C_UDB:status_2\ (fanout=2)

    MacroCell: Name=\I2C_Master:bI2C_UDB:status_1\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C_Master:bI2C_UDB:status_1\ * 
              \I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C_Master:Net_1109_1_SYNCOUT\
            + \I2C_Master:bI2C_UDB:status_1\ * 
              \I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_Master:Net_1109_1_SYNCOUT\
            + \I2C_Master:bI2C_UDB:status_1\ * \I2C_Master:bI2C_UDB:m_reset\
        );
        Output = \I2C_Master:bI2C_UDB:status_1\ (fanout=2)

    MacroCell: Name=\I2C_Master:bI2C_UDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C_Master:bI2C_UDB:status_0\ * 
              !\I2C_Master:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + !\I2C_Master:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
        );
        Output = \I2C_Master:bI2C_UDB:status_0\ (fanout=2)

    MacroCell: Name=\I2C_Master:bI2C_UDB:scl_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_Master:Net_1109_0_SYNCOUT\
        );
        Output = \I2C_Master:bI2C_UDB:scl_in_reg\ (fanout=4)

    MacroCell: Name=\I2C_Master:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_Master:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C_Master:bI2C_UDB:scl_in_last_reg\ (fanout=4)

    MacroCell: Name=\I2C_Master:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_Master:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C_Master:bI2C_UDB:scl_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C_Master:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_Master:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C_Master:bI2C_UDB:sda_in_last_reg\ (fanout=3)

    MacroCell: Name=\I2C_Master:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_Master:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C_Master:bI2C_UDB:sda_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C_Master:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_Master:bI2C_UDB:clkgen_tc\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              !\I2C_Master:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)

    MacroCell: Name=\I2C_Master:bI2C_UDB:lost_arb_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_Master:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C_Master:bI2C_UDB:lost_arb_reg\ (fanout=6)

    MacroCell: Name=\UART_ACS:BUART:txn_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_ACS:BUART:control_1\ * \UART_ACS:BUART:control_0\ * 
              \UART_ACS:BUART:rx_state_1\ * \UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\ * 
              \UART_ACS:BUART:rx_bitclk\ * !MODIN5_6 * !MODIN5_5
            + !\UART_ACS:BUART:control_1\ * \UART_ACS:BUART:control_0\ * 
              \UART_ACS:BUART:rx_state_1\ * \UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\ * 
              \UART_ACS:BUART:rx_bitclk\ * !MODIN5_6 * !MODIN5_4 * !MODIN5_3
            + !\UART_ACS:BUART:control_1\ * \UART_ACS:BUART:control_0\ * 
              \UART_ACS:BUART:rx_state_1\ * \UART_ACS:BUART:hd_shift_out\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\ * 
              \UART_ACS:BUART:rx_bitclk\
            + \UART_ACS:BUART:control_0\ * !\UART_ACS:BUART:rx_state_1\ * 
              !\UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_state_2\ * 
              \UART_ACS:BUART:rx_bitclk\
            + \UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_state_1\ * 
              \UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_state_3\ * 
              !\UART_ACS:BUART:rx_state_2\ * \UART_ACS:BUART:rx_bitclk\ * 
              !MODIN5_6 * !MODIN5_5 * !MODIN5_4 * !MODIN5_3
            + \UART_ACS:BUART:control_0\ * !\UART_ACS:BUART:rx_state_0\ * 
              \UART_ACS:BUART:hd_shift_out\ * !\UART_ACS:BUART:rx_state_3\ * 
              !\UART_ACS:BUART:rx_state_2\ * \UART_ACS:BUART:rx_bitclk\
            + !\UART_ACS:BUART:rx_state_1\ * !\UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\
        );
        Output = \UART_ACS:BUART:txn_split\ (fanout=1)

    MacroCell: Name=\I2C_Master:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              !\I2C_Master:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_Master:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)

    MacroCell: Name=\I2C_Master:bI2C_UDB:bus_busy_reg\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_Master:bI2C_UDB:scl_in_reg\ * 
              \I2C_Master:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_Master:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C_Master:bI2C_UDB:sda_in_last_reg\ * 
              \I2C_Master:bI2C_UDB:sda_in_last2_reg\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              !\I2C_Master:bI2C_UDB:bus_busy_reg\
            + \I2C_Master:bI2C_UDB:scl_in_reg\ * 
              \I2C_Master:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_Master:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_Master:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_Master:bI2C_UDB:sda_in_last2_reg\ * 
              \I2C_Master:bI2C_UDB:bus_busy_reg\
            + \I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C_Master:bI2C_UDB:bus_busy_reg\ (fanout=1)

    MacroCell: Name=\I2C_Master:bI2C_UDB:clk_eq_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_Master:Net_643_3\ * !\I2C_Master:Net_1109_0_SYNCOUT\
            + \I2C_Master:Net_643_3\ * \I2C_Master:Net_1109_0_SYNCOUT\
        );
        Output = \I2C_Master:bI2C_UDB:clk_eq_reg\ (fanout=1)

    MacroCell: Name=\I2C_Master:Net_643_3\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C_Master:bI2C_UDB:clkgen_cl1\ * 
              \I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + !\I2C_Master:bI2C_UDB:clkgen_cl1\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + !\I2C_Master:bI2C_UDB:clkgen_cl1\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              !\I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_Master:bI2C_UDB:clkgen_cl1\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_Master:Net_643_3\ (fanout=3)

    MacroCell: Name=\I2C_Master:sda_x_wire\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C_Master:sda_x_wire\ * !\I2C_Master:bI2C_UDB:m_reset\ * 
              !\I2C_Master:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_Master:bI2C_UDB:control_4\ * 
              \I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              !\I2C_Master:bI2C_UDB:lost_arb_reg\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_Master:bI2C_UDB:shift_data_out\ * 
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              !\I2C_Master:bI2C_UDB:lost_arb_reg\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C_Master:sda_x_wire\ (fanout=2)

    MacroCell: Name=\I2C_Master:bI2C_UDB:m_reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_Master:bI2C_UDB:control_1\
        );
        Output = \I2C_Master:bI2C_UDB:m_reset\ (fanout=18)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_TIMER:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => CLK24M ,
            cs_addr_1 => \UART_TIMER:TimerUDB:control_7\ ,
            cs_addr_0 => \UART_TIMER:TimerUDB:per_zero\ ,
            z0_comb => \UART_TIMER:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \UART_TIMER:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \UART_TIMER:TimerUDB:status_2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => OSDP_RDR ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => OSDP_RDR ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => OSDP_RDR ,
            cs_addr_2 => \UART_1:BUART:rx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => Net_1841 ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_ACS:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_2170 ,
            cs_addr_2 => \UART_ACS:BUART:rx_state_1\ ,
            cs_addr_1 => \UART_ACS:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_ACS:BUART:rx_bitclk_enable\ ,
            route_si => \UART_ACS:BUART:rx_postpoll\ ,
            f0_load => \UART_ACS:BUART:rx_load_fifo\ ,
            so_comb => \UART_ACS:BUART:hd_shift_out\ ,
            f0_bus_stat_comb => \UART_ACS:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_ACS:BUART:rx_fifofull\ ,
            f1_bus_stat_comb => \UART_ACS:BUART:hd_tx_fifo_notfull\ ,
            f1_blk_stat_comb => \UART_ACS:BUART:hd_tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_READER:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \UART_READER:BUART:rx_state_1\ ,
            cs_addr_1 => \UART_READER:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_READER:BUART:rx_bitclk_enable\ ,
            route_si => \UART_READER:BUART:rx_postpoll\ ,
            f0_load => \UART_READER:BUART:rx_load_fifo\ ,
            so_comb => \UART_READER:BUART:hd_shift_out\ ,
            f0_bus_stat_comb => \UART_READER:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_READER:BUART:rx_fifofull\ ,
            f1_bus_stat_comb => \UART_READER:BUART:hd_tx_fifo_notfull\ ,
            f1_blk_stat_comb => \UART_READER:BUART:hd_tx_fifo_empty\ ,
            clk_en => Net_1616_local__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)

    datapathcell: Name =\OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => OSDP_RDR ,
            cs_addr_1 => \OSDPReaderTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \OSDPReaderTimer:TimerUDB:per_zero\ ,
            chain_out => \OSDPReaderTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => OSDP_RDR ,
            cs_addr_1 => \OSDPReaderTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \OSDPReaderTimer:TimerUDB:per_zero\ ,
            z0_comb => \OSDPReaderTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \OSDPReaderTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \OSDPReaderTimer:TimerUDB:status_2\ ,
            chain_in => \OSDPReaderTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Pulse_50us:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => Net_1573 ,
            cs_addr_1 => \Pulse_50us:TimerUDB:control_7\ ,
            cs_addr_0 => \Pulse_50us:TimerUDB:per_zero\ ,
            z0_comb => \Pulse_50us:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Pulse_50us:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Pulse_50us:TimerUDB:status_2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2C_Master:bI2C_UDB:Shifter:u0\
        PORT MAP (
            clock => \I2C_Master:Net_970\ ,
            cs_addr_1 => \I2C_Master:bI2C_UDB:cs_addr_shifter_1\ ,
            cs_addr_0 => \I2C_Master:bI2C_UDB:cs_addr_shifter_0\ ,
            route_si => \I2C_Master:bI2C_UDB:sda_in_reg\ ,
            so_comb => \I2C_Master:bI2C_UDB:shift_data_out\ ,
            f1_blk_stat_comb => \I2C_Master:bI2C_UDB:tx_reg_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
            d0_init = "00000100"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2C_Master:bI2C_UDB:Master:ClkGen:u0\
        PORT MAP (
            clock => \I2C_Master:Net_970\ ,
            cs_addr_1 => \I2C_Master:bI2C_UDB:cs_addr_clkgen_1\ ,
            cs_addr_0 => \I2C_Master:bI2C_UDB:cs_addr_clkgen_0\ ,
            z0_comb => \I2C_Master:bI2C_UDB:clkgen_tc\ ,
            cl1_comb => \I2C_Master:bI2C_UDB:clkgen_cl1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
            d0_init = "00001111"
            d1_init = "00001000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\FilterReg:sts:sts_reg\
        PORT MAP (
            status_1 => Net_1513 ,
            status_0 => Net_1512 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\FltrReg:sts:sts_reg\
        PORT MAP (
            status_1 => Net_78 ,
            status_0 => Net_77 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\Status_Reg_HwPort:sts:sts_reg\
        PORT MAP (
            clock => OSDP_RDR );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_TIMER:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => CLK24M ,
            status_3 => \UART_TIMER:TimerUDB:status_3\ ,
            status_2 => \UART_TIMER:TimerUDB:status_2\ ,
            status_0 => \UART_TIMER:TimerUDB:status_tc\ ,
            interrupt => Net_1292 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => OSDP_RDR ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => OSDP_RDR ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ ,
            status_2 => \UART_1:BUART:rx_status_2\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_ACS:BUART:sRX:RxSts\
        PORT MAP (
            reset => \UART_ACS:BUART:reset_sr\ ,
            clock => Net_2170 ,
            status_5 => \UART_ACS:BUART:rx_status_5\ ,
            status_4 => \UART_ACS:BUART:rx_status_4\ ,
            status_3 => \UART_ACS:BUART:rx_status_3\ ,
            status_1 => \UART_ACS:BUART:rx_status_1\ ,
            status_0 => \UART_ACS:BUART:rx_status_0\ ,
            interrupt => Net_1631 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_READER:BUART:sRX:RxSts\
        PORT MAP (
            reset => \UART_READER:BUART:reset_sr\ ,
            clock => ClockBlock_BUS_CLK ,
            status_5 => \UART_READER:BUART:rx_status_5\ ,
            status_4 => \UART_READER:BUART:rx_status_4\ ,
            status_3 => \UART_READER:BUART:rx_status_3\ ,
            status_1 => \UART_READER:BUART:rx_status_1\ ,
            status_0 => \UART_READER:BUART:rx_status_0\ ,
            interrupt => Net_1974 ,
            clk_en => Net_1616_local__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)

    statusicell: Name =\OSDPReaderTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => OSDP_RDR ,
            status_3 => \OSDPReaderTimer:TimerUDB:status_3\ ,
            status_2 => \OSDPReaderTimer:TimerUDB:status_2\ ,
            status_0 => \OSDPReaderTimer:TimerUDB:status_tc\ ,
            interrupt => Net_1728 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Pulse_50us:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_1573 ,
            status_3 => \Pulse_50us:TimerUDB:status_3\ ,
            status_2 => \Pulse_50us:TimerUDB:status_2\ ,
            status_0 => \Pulse_50us:TimerUDB:status_tc\ ,
            interrupt => Net_2044 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\I2C_Master:bI2C_UDB:StsReg\
        PORT MAP (
            clock => \I2C_Master:Net_970\ ,
            status_5 => \I2C_Master:bI2C_UDB:status_5\ ,
            status_4 => \I2C_Master:bI2C_UDB:status_4\ ,
            status_3 => \I2C_Master:bI2C_UDB:status_3\ ,
            status_2 => \I2C_Master:bI2C_UDB:status_2\ ,
            status_1 => \I2C_Master:bI2C_UDB:status_1\ ,
            status_0 => \I2C_Master:bI2C_UDB:status_0\ ,
            interrupt => \I2C_Master:Net_697\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =ACS_Rx(0)_SYNC
        PORT MAP (
            in => Net_1361 ,
            out => Net_1361_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SW_Rst(0)_SYNC
        PORT MAP (
            in => Net_1830 ,
            out => Net_1830_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Pin_WD1(0)_SYNC
        PORT MAP (
            in => WD1_in ,
            out => WD1_in_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Pin_WD0(0)_SYNC
        PORT MAP (
            in => WD0_in ,
            out => WD0_in_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Net_1616_local__SYNC
        PORT MAP (
            in => Net_1616_local ,
            out => Net_1616_local__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCL_RTC(0)_SYNC
        PORT MAP (
            in => \I2C_Master:Net_1109_0\ ,
            out => \I2C_Master:Net_1109_0_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SDA_RTC(0)_SYNC
        PORT MAP (
            in => \I2C_Master:Net_1109_1\ ,
            out => \I2C_Master:Net_1109_1_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =EZI2CPin(1)_SYNC
        PORT MAP (
            in => \EZI2Cs:Net_181\ ,
            out => \EZI2Cs:Net_181_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =EZI2CPin(0)_SYNC
        PORT MAP (
            in => \EZI2Cs:Net_175\ ,
            out => \EZI2Cs:Net_175_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =CR_Rx(0)_SYNC
        PORT MAP (
            in => Net_1618 ,
            out => Net_1618_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\UART_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => CLK24M ,
            control_7 => \UART_TIMER:TimerUDB:control_7\ ,
            control_6 => \UART_TIMER:TimerUDB:control_6\ ,
            control_5 => \UART_TIMER:TimerUDB:control_5\ ,
            control_4 => \UART_TIMER:TimerUDB:control_4\ ,
            control_3 => \UART_TIMER:TimerUDB:control_3\ ,
            control_2 => \UART_TIMER:TimerUDB:control_2\ ,
            control_1 => \UART_TIMER:TimerUDB:control_1\ ,
            control_0 => \UART_TIMER:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\UART_1:BUART:sCR_SyncCtl:CtrlReg\
        PORT MAP (
            clock => OSDP_RDR ,
            control_7 => \UART_1:BUART:control_7\ ,
            control_6 => \UART_1:BUART:control_6\ ,
            control_5 => \UART_1:BUART:control_5\ ,
            control_4 => \UART_1:BUART:control_4\ ,
            control_3 => \UART_1:BUART:control_3\ ,
            control_2 => \UART_1:BUART:control_2\ ,
            control_1 => \UART_1:BUART:control_1\ ,
            control_0 => \UART_1:BUART:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\OptSelect:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \OptSelect:control_7\ ,
            control_6 => \OptSelect:control_6\ ,
            control_5 => \OptSelect:control_5\ ,
            control_4 => \OptSelect:control_4\ ,
            control_3 => \OptSelect:control_3\ ,
            control_2 => \OptSelect:control_2\ ,
            control_1 => Net_1087 ,
            control_0 => Net_878 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\UART_ACS:BUART:sCR_SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_2170 ,
            control_7 => \UART_ACS:BUART:control_7\ ,
            control_6 => \UART_ACS:BUART:control_6\ ,
            control_5 => \UART_ACS:BUART:control_5\ ,
            control_4 => \UART_ACS:BUART:control_4\ ,
            control_3 => \UART_ACS:BUART:control_3\ ,
            control_2 => \UART_ACS:BUART:control_2\ ,
            control_1 => \UART_ACS:BUART:control_1\ ,
            control_0 => \UART_ACS:BUART:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\UART_READER:BUART:sCR_SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \UART_READER:BUART:control_7\ ,
            control_6 => \UART_READER:BUART:control_6\ ,
            control_5 => \UART_READER:BUART:control_5\ ,
            control_4 => \UART_READER:BUART:control_4\ ,
            control_3 => \UART_READER:BUART:control_3\ ,
            control_2 => \UART_READER:BUART:control_2\ ,
            control_1 => \UART_READER:BUART:control_1\ ,
            control_0 => \UART_READER:BUART:control_0\ ,
            clk_en => Net_1616_local__SYNC_OUT );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)

    controlcell: Name =\OSDPReaderTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => OSDP_RDR ,
            control_7 => \OSDPReaderTimer:TimerUDB:control_7\ ,
            control_6 => \OSDPReaderTimer:TimerUDB:control_6\ ,
            control_5 => \OSDPReaderTimer:TimerUDB:control_5\ ,
            control_4 => \OSDPReaderTimer:TimerUDB:control_4\ ,
            control_3 => \OSDPReaderTimer:TimerUDB:control_3\ ,
            control_2 => \OSDPReaderTimer:TimerUDB:control_2\ ,
            control_1 => \OSDPReaderTimer:TimerUDB:control_1\ ,
            control_0 => \OSDPReaderTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Pulse_50us:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_1573 ,
            control_7 => \Pulse_50us:TimerUDB:control_7\ ,
            control_6 => \Pulse_50us:TimerUDB:control_6\ ,
            control_5 => \Pulse_50us:TimerUDB:control_5\ ,
            control_4 => \Pulse_50us:TimerUDB:control_4\ ,
            control_3 => \Pulse_50us:TimerUDB:control_3\ ,
            control_2 => \Pulse_50us:TimerUDB:control_2\ ,
            control_1 => \Pulse_50us:TimerUDB:control_1\ ,
            control_0 => \Pulse_50us:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\I2C_Master:bI2C_UDB:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \I2C_Master:Net_970\ ,
            control_7 => \I2C_Master:bI2C_UDB:control_7\ ,
            control_6 => \I2C_Master:bI2C_UDB:control_6\ ,
            control_5 => \I2C_Master:bI2C_UDB:control_5\ ,
            control_4 => \I2C_Master:bI2C_UDB:control_4\ ,
            control_3 => \I2C_Master:bI2C_UDB:control_3\ ,
            control_2 => \I2C_Master:bI2C_UDB:control_2\ ,
            control_1 => \I2C_Master:bI2C_UDB:control_1\ ,
            control_0 => \I2C_Master:bI2C_UDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => OSDP_RDR ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => MODIN1_6 ,
            count_5 => MODIN1_5 ,
            count_4 => MODIN1_4 ,
            count_3 => MODIN1_3 ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_ACS:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_2170 ,
            load => \UART_ACS:BUART:rx_counter_load\ ,
            count_6 => MODIN5_6 ,
            count_5 => MODIN5_5 ,
            count_4 => MODIN5_4 ,
            count_3 => MODIN5_3 ,
            count_2 => \UART_ACS:BUART:rx_count_2\ ,
            count_1 => \UART_ACS:BUART:rx_count_1\ ,
            count_0 => \UART_ACS:BUART:rx_count_0\ ,
            tc => \UART_ACS:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_READER:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            load => \UART_READER:BUART:rx_counter_load\ ,
            count_6 => \UART_READER:BUART:rx_count_6\ ,
            count_5 => \UART_READER:BUART:rx_count_5\ ,
            count_4 => \UART_READER:BUART:rx_count_4\ ,
            count_3 => \UART_READER:BUART:rx_count_3\ ,
            count_2 => \UART_READER:BUART:rx_count_2\ ,
            count_1 => \UART_READER:BUART:rx_count_1\ ,
            count_0 => \UART_READER:BUART:rx_count_0\ ,
            tc => \UART_READER:BUART:rx_count7_tc\ ,
            clk_en => Net_1616_local__SYNC_OUT );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Tamper_Timer_ISR
        PORT MAP (
            interrupt => Net_1559 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =UART_TIMER_ISR
        PORT MAP (
            interrupt => Net_1292 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Timeout_Timer_Isr
        PORT MAP (
            interrupt => Net_1852 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_F2F_edge
        PORT MAP (
            interrupt => Net_1532 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_ACS:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1631 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_keepalive
        PORT MAP (
            interrupt => Net_1728 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\EZI2Cs:isr\
        PORT MAP (
            interrupt => \EZI2Cs:Net_172\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_SW_Rst
        PORT MAP (
            interrupt => Net_103 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_READER_rx
        PORT MAP (
            interrupt => Net_1974 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_50us
        PORT MAP (
            interrupt => Net_2044 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_2187 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_Sleep
        PORT MAP (
            interrupt => CTW_OUT );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C_Master:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_Master:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_WD_SYNC
        PORT MAP (
            interrupt => Net_2223 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    7 :    1 :    8 : 87.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Interrupts                    :   21 :   11 :   32 : 65.63 %
IO                            :   45 :    3 :   48 : 93.75 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :  127 :   65 :  192 : 66.15 %
  Unique P-terms              :  301 :   83 :  384 : 78.39 %
  Total P-terms               :  351 :      :      :        
  Datapath Cells              :   11 :   13 :   24 : 45.83 %
  Status Cells                :   17 :    7 :   24 : 70.83 %
    Status Registers          :    3 :      :      :        
    StatusI Registers         :    8 :      :      :        
    Sync Cells (x10)          :    3 :      :      :        
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :   11 :   13 :   24 : 45.83 %
    Control Registers         :    8 :      :      :        
    Count7 Cells              :    3 :      :      :        
Comparator                    :    0 :    2 :    2 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 3s.068ms
Tech Mapping phase: Elapsed time ==> 3s.188ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : ACS_Rx(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : ACS_Tx(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : CR_DE(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : CR_Rx(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : CR_Tx(0) (fixed)
[IOP=(12)][IoId=(2)] : EZI2CPin(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : EZI2CPin(1) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : EZI2CPin_SIOREF_0 (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LEDG_IN(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : LEDG_OUT(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : LEDR_IN(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : LEDR_OUT(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : LED_GRN(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : LED_RED(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : LED_YEL(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Mode_Sel_ACS(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Mode_Sel_CR(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : POE_OIM_SDn(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : POE_RST(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : PS_D0(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : PS_D1(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Pin_VRef(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Pin_WD0(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Pin_WD1(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : RELAY_A(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : RELAY_B(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL_RTC(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA_RTC(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : SF2F(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : SOUND_IN(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : SOUND_OUT(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : ST_LED_0(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : ST_LED_1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : ST_LED_2(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : SW1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : SW_Rst(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : TAMPER_IN(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : TAMPER_OUT(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : TX_EN(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Analog Placement phase: Elapsed time ==> 0s.068ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.738ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 14.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   47 :    1 :   48 :  97.92%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            9.49
                   Pterms :            6.85
               Macrocells :            2.70
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.012ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.705ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      15.71 :       5.29
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=2, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_78, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debtn:DEBOUNCER[0]:d_sync_0\ * \Debtn:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_78 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_103, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debtn:DEBOUNCER[0]:d_sync_0\ * \Debtn:DEBOUNCER[0]:d_sync_1\
            + \Debtn:DEBOUNCER[0]:d_sync_0\ * !\Debtn:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_103 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debtn:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debtn:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debtn:DEBOUNCER[0]:d_sync_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_77, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debtn:DEBOUNCER[0]:d_sync_0\ * !\Debtn:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_77 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_READER:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_READER:BUART:control_0\ * 
              \UART_READER:BUART:rx_fifonotempty\ * 
              \UART_READER:BUART:rx_state_stop1_reg\
            + \UART_READER:BUART:control_0\ * 
              !\UART_READER:BUART:hd_tx_fifo_notfull\
        );
        Output = \UART_READER:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debtn:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1830_SYNCOUT
        );
        Output = \Debtn:DEBOUNCER[0]:d_sync_0\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Pulse_50us:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Pulse_50us:TimerUDB:control_7\ * 
              \Pulse_50us:TimerUDB:per_zero\
        );
        Output = \Pulse_50us:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Pulse_50us:TimerUDB:sT8:timerdp:u0\
    PORT MAP (
        clock => Net_1573 ,
        cs_addr_1 => \Pulse_50us:TimerUDB:control_7\ ,
        cs_addr_0 => \Pulse_50us:TimerUDB:per_zero\ ,
        z0_comb => \Pulse_50us:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Pulse_50us:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Pulse_50us:TimerUDB:status_2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SW_Rst(0)_SYNC
    PORT MAP (
        in => Net_1830 ,
        out => Net_1830_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_READER:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_READER:BUART:pollcount_1\
            + \UART_READER:BUART:pollcount_0\ * Net_1618_SYNCOUT
        );
        Output = \UART_READER:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_Master:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_Master:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C_Master:bI2C_UDB:sda_in_last_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_Master:bI2C_UDB:m_state_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_Master:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + \I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + !\I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              !\I2C_Master:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_Master:bI2C_UDB:m_state_1\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\Pulse_50us:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_1573 ,
        status_3 => \Pulse_50us:TimerUDB:status_3\ ,
        status_2 => \Pulse_50us:TimerUDB:status_2\ ,
        status_0 => \Pulse_50us:TimerUDB:status_tc\ ,
        interrupt => Net_2044 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Pulse_50us:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_1573 ,
        control_7 => \Pulse_50us:TimerUDB:control_7\ ,
        control_6 => \Pulse_50us:TimerUDB:control_6\ ,
        control_5 => \Pulse_50us:TimerUDB:control_5\ ,
        control_4 => \Pulse_50us:TimerUDB:control_4\ ,
        control_3 => \Pulse_50us:TimerUDB:control_3\ ,
        control_2 => \Pulse_50us:TimerUDB:control_2\ ,
        control_1 => \Pulse_50us:TimerUDB:control_1\ ,
        control_0 => \Pulse_50us:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2C_Master:bI2C_UDB:bus_busy_reg\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_Master:bI2C_UDB:scl_in_reg\ * 
              \I2C_Master:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_Master:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C_Master:bI2C_UDB:sda_in_last_reg\ * 
              \I2C_Master:bI2C_UDB:sda_in_last2_reg\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              !\I2C_Master:bI2C_UDB:bus_busy_reg\
            + \I2C_Master:bI2C_UDB:scl_in_reg\ * 
              \I2C_Master:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_Master:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_Master:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_Master:bI2C_UDB:sda_in_last2_reg\ * 
              \I2C_Master:bI2C_UDB:bus_busy_reg\
            + \I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C_Master:bI2C_UDB:bus_busy_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_Master:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_Master:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C_Master:bI2C_UDB:scl_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_Master:bI2C_UDB:status_5\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_Master:bI2C_UDB:scl_in_reg\ * 
              \I2C_Master:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_Master:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_Master:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_Master:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C_Master:bI2C_UDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_Master:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_Master:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C_Master:bI2C_UDB:sda_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_Master:bI2C_UDB:status_1\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C_Master:bI2C_UDB:status_1\ * 
              \I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C_Master:Net_1109_1_SYNCOUT\
            + \I2C_Master:bI2C_UDB:status_1\ * 
              \I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_Master:Net_1109_1_SYNCOUT\
            + \I2C_Master:bI2C_UDB:status_1\ * \I2C_Master:bI2C_UDB:m_reset\
        );
        Output = \I2C_Master:bI2C_UDB:status_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_Master:bI2C_UDB:status_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_Master:bI2C_UDB:status_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + \I2C_Master:bI2C_UDB:status_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\
            + \I2C_Master:bI2C_UDB:status_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\
            + \I2C_Master:bI2C_UDB:status_2\ * \I2C_Master:bI2C_UDB:m_reset\
        );
        Output = \I2C_Master:bI2C_UDB:status_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_Master:bI2C_UDB:sda_in_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_Master:Net_1109_1_SYNCOUT\
        );
        Output = \I2C_Master:bI2C_UDB:sda_in_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\I2C_Master:bI2C_UDB:StsReg\
    PORT MAP (
        clock => \I2C_Master:Net_970\ ,
        status_5 => \I2C_Master:bI2C_UDB:status_5\ ,
        status_4 => \I2C_Master:bI2C_UDB:status_4\ ,
        status_3 => \I2C_Master:bI2C_UDB:status_3\ ,
        status_2 => \I2C_Master:bI2C_UDB:status_2\ ,
        status_1 => \I2C_Master:bI2C_UDB:status_1\ ,
        status_0 => \I2C_Master:bI2C_UDB:status_0\ ,
        interrupt => \I2C_Master:Net_697\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_Master:bI2C_UDB:status_3\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_Master:bI2C_UDB:status_3\ * 
              !\I2C_Master:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + \I2C_Master:bI2C_UDB:status_3\ * 
              \I2C_Master:bI2C_UDB:cs_addr_shifter_1\
            + \I2C_Master:bI2C_UDB:status_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\
            + \I2C_Master:bI2C_UDB:status_3\ * \I2C_Master:bI2C_UDB:m_reset\
        );
        Output = \I2C_Master:bI2C_UDB:status_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_Master:bI2C_UDB:status_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C_Master:bI2C_UDB:status_0\ * 
              !\I2C_Master:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + !\I2C_Master:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
        );
        Output = \I2C_Master:bI2C_UDB:status_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_Master:bI2C_UDB:lost_arb_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_Master:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C_Master:bI2C_UDB:lost_arb_reg\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_Master:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_Master:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C_Master:bI2C_UDB:scl_in_last_reg\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_Master:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C_Master:bI2C_UDB:control_6\ * 
              !\I2C_Master:bI2C_UDB:control_5\ * 
              !\I2C_Master:bI2C_UDB:control_2\ * 
              !\I2C_Master:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_Master:bI2C_UDB:lost_arb_reg\
            + !\I2C_Master:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_Master:bI2C_UDB:lost_arb_reg\
            + !\I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + \I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + \I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + \I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              !\I2C_Master:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_Master:bI2C_UDB:m_state_4_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2C_Master:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              !\I2C_Master:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_Master:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\I2C_Master:bI2C_UDB:Shifter:u0\
    PORT MAP (
        clock => \I2C_Master:Net_970\ ,
        cs_addr_1 => \I2C_Master:bI2C_UDB:cs_addr_shifter_1\ ,
        cs_addr_0 => \I2C_Master:bI2C_UDB:cs_addr_shifter_0\ ,
        route_si => \I2C_Master:bI2C_UDB:sda_in_reg\ ,
        so_comb => \I2C_Master:bI2C_UDB:shift_data_out\ ,
        f1_blk_stat_comb => \I2C_Master:bI2C_UDB:tx_reg_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
        d0_init = "00000100"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\Status_Reg_HwPort:sts:sts_reg\
    PORT MAP (
        clock => OSDP_RDR );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=WD0_dbnc, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              WD0_in_SYNCOUT
        );
        Output = WD0_dbnc (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2223, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              WD0_in_SYNCOUT * WD1_in_SYNCOUT
        );
        Output = Net_2223 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_Master:bI2C_UDB:m_state_3\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_Master:bI2C_UDB:control_6\ * 
              !\I2C_Master:bI2C_UDB:control_5\ * 
              \I2C_Master:bI2C_UDB:control_2\ * 
              !\I2C_Master:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_Master:bI2C_UDB:lost_arb_reg\
            + !\I2C_Master:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_Master:bI2C_UDB:lost_arb_reg\
            + !\I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              !\I2C_Master:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_Master:bI2C_UDB:m_state_3\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_Master:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C_Master:bI2C_UDB:tx_reg_empty\
            + !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\
            + !\I2C_Master:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_Master:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_Master:bI2C_UDB:status_4\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\
        );
        Output = \I2C_Master:bI2C_UDB:status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =Pin_WD1(0)_SYNC
    PORT MAP (
        in => WD1_in ,
        out => WD1_in_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Pin_WD0(0)_SYNC
    PORT MAP (
        in => WD0_in ,
        out => WD0_in_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
            + !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\ * 
              \UART_1:BUART:tx_parity_bit\
            + \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\ * 
              !\UART_1:BUART:tx_parity_bit\
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:txn_split\
        );
        Output = \UART_1:BUART:txn\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \UART_1:BUART:control_4\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_counter_dp\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:control_3\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_counter_dp\ * 
              \UART_1:BUART:tx_bitclk\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => OSDP_RDR ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => OSDP_RDR ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_READER:BUART:txn\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)
        Main Equation            : 3 pterms
        (
              \UART_READER:BUART:control_0\ * \UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * 
              !\UART_READER:BUART:txn_split\
            + \UART_READER:BUART:control_0\ * \UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\ * 
              !\UART_READER:BUART:txn_split\
            + \UART_READER:BUART:txn\ * !\UART_READER:BUART:txn_split\
        );
        Output = \UART_READER:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_READER:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)
        Main Equation            : 4 pterms
        (
              \UART_READER:BUART:control_0\ * !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:hd_tx_fifo_empty\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\
            + \UART_READER:BUART:control_0\ * !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:hd_tx_fifo_empty\ * 
              !\UART_READER:BUART:rx_state_3\ * \UART_READER:BUART:rx_bitclk\
            + \UART_READER:BUART:control_0\ * !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              \UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\
            + \UART_READER:BUART:control_0\ * \UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              \UART_READER:BUART:hd_tx_fifo_empty\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              \UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\
        );
        Output = \UART_READER:BUART:rx_state_1\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_READER:BUART:rx_status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_READER:BUART:control_0\ * \UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              \UART_READER:BUART:hd_tx_fifo_empty\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              \UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\
        );
        Output = \UART_READER:BUART:rx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_READER:BUART:rx_status_1\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_READER:BUART:control_0\ * 
              \UART_READER:BUART:hd_tx_fifo_empty\
        );
        Output = \UART_READER:BUART:rx_status_1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_READER:BUART:txn_split\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_READER:BUART:control_1\ * \UART_READER:BUART:control_0\ * 
              \UART_READER:BUART:rx_state_1\ * \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\ * 
              !\UART_READER:BUART:rx_count_6\ * 
              !\UART_READER:BUART:rx_count_5\
            + !\UART_READER:BUART:control_1\ * \UART_READER:BUART:control_0\ * 
              \UART_READER:BUART:rx_state_1\ * \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\ * 
              !\UART_READER:BUART:rx_count_6\ * 
              !\UART_READER:BUART:rx_count_4\ * 
              !\UART_READER:BUART:rx_count_3\
            + !\UART_READER:BUART:control_1\ * \UART_READER:BUART:control_0\ * 
              \UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:hd_shift_out\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\
            + \UART_READER:BUART:control_0\ * !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\
            + \UART_READER:BUART:control_0\ * \UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\ * 
              !\UART_READER:BUART:rx_count_6\ * 
              !\UART_READER:BUART:rx_count_5\ * 
              !\UART_READER:BUART:rx_count_4\ * 
              !\UART_READER:BUART:rx_count_3\
            + \UART_READER:BUART:control_0\ * !\UART_READER:BUART:rx_state_0\ * 
              \UART_READER:BUART:hd_shift_out\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\
            + !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\
        );
        Output = \UART_READER:BUART:txn_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_READER:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_READER:BUART:control_0\ * \UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              \UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\
            + !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\
        );
        Output = \UART_READER:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_READER:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        load => \UART_READER:BUART:rx_counter_load\ ,
        count_6 => \UART_READER:BUART:rx_count_6\ ,
        count_5 => \UART_READER:BUART:rx_count_5\ ,
        count_4 => \UART_READER:BUART:rx_count_4\ ,
        count_3 => \UART_READER:BUART:rx_count_3\ ,
        count_2 => \UART_READER:BUART:rx_count_2\ ,
        count_1 => \UART_READER:BUART:rx_count_1\ ,
        count_0 => \UART_READER:BUART:rx_count_0\ ,
        tc => \UART_READER:BUART:rx_count7_tc\ ,
        clk_en => Net_1616_local__SYNC_OUT );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_READER:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)
        Main Equation            : 3 pterms
        (
              !\UART_READER:BUART:control_1\ * \UART_READER:BUART:control_0\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\ * 
              !\UART_READER:BUART:rx_count_6\ * 
              !\UART_READER:BUART:rx_count_5\
            + !\UART_READER:BUART:control_1\ * \UART_READER:BUART:control_0\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\ * 
              !\UART_READER:BUART:rx_count_6\ * 
              !\UART_READER:BUART:rx_count_4\ * 
              !\UART_READER:BUART:rx_count_3\
            + \UART_READER:BUART:rx_state_2_split\
        );
        Output = \UART_READER:BUART:rx_state_2\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_READER:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)
        Main Equation            : 4 pterms
        (
              \UART_READER:BUART:control_0\ * !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              \UART_READER:BUART:rx_state_3\ * \UART_READER:BUART:rx_bitclk\
            + !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              \UART_READER:BUART:rx_state_3\ * \UART_READER:BUART:rx_state_2\ * 
              \UART_READER:BUART:rx_bitclk\
            + !\UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * 
              !\UART_READER:BUART:rx_count_6\ * 
              !\UART_READER:BUART:rx_count_5\
            + !\UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * 
              !\UART_READER:BUART:rx_count_6\ * 
              !\UART_READER:BUART:rx_count_4\
        );
        Output = \UART_READER:BUART:rx_state_3\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_READER:BUART:HalfDuplexSend_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \UART_READER:BUART:control_0\
        );
        Output = \UART_READER:BUART:HalfDuplexSend_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_READER:BUART:rx_bitclk_enable\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_READER:BUART:control_0\ * \UART_READER:BUART:rx_bitclk\
            + \UART_READER:BUART:control_0\ * !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_count_2\ * 
              !\UART_READER:BUART:rx_count_1\ * 
              !\UART_READER:BUART:rx_count_0\
            + \UART_READER:BUART:control_0\ * \UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              \UART_READER:BUART:rx_state_2\ * 
              !\UART_READER:BUART:rx_count_2\ * 
              !\UART_READER:BUART:rx_count_1\ * 
              \UART_READER:BUART:rx_count_0\
            + \UART_READER:BUART:control_0\ * !\UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_count_2\ * 
              !\UART_READER:BUART:rx_count_1\ * 
              !\UART_READER:BUART:rx_count_0\
            + \UART_READER:BUART:control_0\ * \UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_count_2\ * 
              !\UART_READER:BUART:rx_count_1\ * 
              !\UART_READER:BUART:rx_count_0\
            + \UART_READER:BUART:control_0\ * !\UART_READER:BUART:rx_state_2\ * 
              !\UART_READER:BUART:rx_count_2\ * 
              !\UART_READER:BUART:rx_count_1\ * 
              !\UART_READER:BUART:rx_count_0\
        );
        Output = \UART_READER:BUART:rx_bitclk_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_READER:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              \UART_READER:BUART:rx_state_3\ * \UART_READER:BUART:rx_state_2\ * 
              \UART_READER:BUART:rx_bitclk\ * 
              !\UART_READER:BUART:pollcount_1\ * 
              !\UART_READER:BUART:pollcount_0\
            + !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              \UART_READER:BUART:rx_state_3\ * \UART_READER:BUART:rx_state_2\ * 
              \UART_READER:BUART:rx_bitclk\ * 
              !\UART_READER:BUART:pollcount_1\ * !Net_1618_SYNCOUT
        );
        Output = \UART_READER:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_READER:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \UART_READER:BUART:rx_state_1\ ,
        cs_addr_1 => \UART_READER:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_READER:BUART:rx_bitclk_enable\ ,
        route_si => \UART_READER:BUART:rx_postpoll\ ,
        f0_load => \UART_READER:BUART:rx_load_fifo\ ,
        so_comb => \UART_READER:BUART:hd_shift_out\ ,
        f0_bus_stat_comb => \UART_READER:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_READER:BUART:rx_fifofull\ ,
        f1_bus_stat_comb => \UART_READER:BUART:hd_tx_fifo_notfull\ ,
        f1_blk_stat_comb => \UART_READER:BUART:hd_tx_fifo_empty\ ,
        clk_en => Net_1616_local__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)

statuscell: Name =\FltrReg:sts:sts_reg\
    PORT MAP (
        status_1 => Net_78 ,
        status_0 => Net_77 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\UART_READER:BUART:sCR_SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \UART_READER:BUART:control_7\ ,
        control_6 => \UART_READER:BUART:control_6\ ,
        control_5 => \UART_READER:BUART:control_5\ ,
        control_4 => \UART_READER:BUART:control_4\ ,
        control_3 => \UART_READER:BUART:control_3\ ,
        control_2 => \UART_READER:BUART:control_2\ ,
        control_1 => \UART_READER:BUART:control_1\ ,
        control_0 => \UART_READER:BUART:control_0\ ,
        clk_en => Net_1616_local__SYNC_OUT );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_READER:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)
        Main Equation            : 7 pterms
        (
              !\UART_READER:BUART:control_0\ * 
              !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              \UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\ * 
              !\UART_READER:BUART:pollcount_1\ * 
              !\UART_READER:BUART:pollcount_0\
            + !\UART_READER:BUART:control_0\ * 
              !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              \UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\ * 
              !\UART_READER:BUART:pollcount_1\ * !Net_1618_SYNCOUT
            + \UART_READER:BUART:control_0\ * !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              \UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\
            + \UART_READER:BUART:control_0\ * \UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\
            + \UART_READER:BUART:control_0\ * \UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              \UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\
            + !\UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * 
              !\UART_READER:BUART:rx_count_6\ * 
              !\UART_READER:BUART:rx_count_5\
            + !\UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * 
              !\UART_READER:BUART:rx_count_6\ * 
              !\UART_READER:BUART:rx_count_4\
        );
        Output = \UART_READER:BUART:rx_state_0\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_READER:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              Net_1618_SYNCOUT
        );
        Output = \UART_READER:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_READER:BUART:rx_state_2_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_READER:BUART:control_0\ * 
              !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_last\ * 
              !Net_1618_SYNCOUT
            + \UART_READER:BUART:control_0\ * \UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              \UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\
            + \UART_READER:BUART:control_0\ * \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\ * 
              !\UART_READER:BUART:rx_count_6\ * 
              !\UART_READER:BUART:rx_count_5\ * 
              !\UART_READER:BUART:rx_count_4\ * 
              !\UART_READER:BUART:rx_count_3\
            + !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              \UART_READER:BUART:rx_state_3\ * \UART_READER:BUART:rx_bitclk\
            + !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              \UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\
            + !\UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * 
              !\UART_READER:BUART:rx_count_6\ * 
              !\UART_READER:BUART:rx_count_5\
            + !\UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * 
              !\UART_READER:BUART:rx_count_6\ * 
              !\UART_READER:BUART:rx_count_4\
        );
        Output = \UART_READER:BUART:rx_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_READER:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)
        Main Equation            : 3 pterms
        (
              !\UART_READER:BUART:control_0\ * 
              !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              \UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * \UART_READER:BUART:rx_bitclk\
            + !\UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * 
              !\UART_READER:BUART:rx_count_6\ * 
              !\UART_READER:BUART:rx_count_5\
            + !\UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_state_2\ * 
              !\UART_READER:BUART:rx_count_6\ * 
              !\UART_READER:BUART:rx_count_4\
        );
        Output = \UART_READER:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =Net_1616_local__SYNC
    PORT MAP (
        in => Net_1616_local ,
        out => Net_1616_local__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_Master:bI2C_UDB:cnt_reset\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:scl_in_reg\ * 
              \I2C_Master:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_Master:bI2C_UDB:clkgen_tc1_reg\ * \I2C_Master:Net_643_3\
            + \I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:scl_in_reg\ * 
              \I2C_Master:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_Master:bI2C_UDB:clkgen_tc1_reg\ * \I2C_Master:Net_643_3\
            + \I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:scl_in_reg\ * 
              \I2C_Master:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_Master:bI2C_UDB:clkgen_tc1_reg\ * \I2C_Master:Net_643_3\
            + \I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:scl_in_reg\ * 
              \I2C_Master:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_Master:bI2C_UDB:clkgen_tc1_reg\ * \I2C_Master:Net_643_3\
        );
        Output = \I2C_Master:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_Master:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C_Master:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\
            + !\I2C_Master:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C_Master:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_Master:bI2C_UDB:clk_eq_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_Master:Net_643_3\ * !\I2C_Master:Net_1109_0_SYNCOUT\
            + \I2C_Master:Net_643_3\ * \I2C_Master:Net_1109_0_SYNCOUT\
        );
        Output = \I2C_Master:bI2C_UDB:clk_eq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\I2C_Master:bI2C_UDB:scl_in_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_Master:Net_1109_0_SYNCOUT\
        );
        Output = \I2C_Master:bI2C_UDB:scl_in_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2C_Master:bI2C_UDB:m_reset\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_Master:bI2C_UDB:control_1\
        );
        Output = \I2C_Master:bI2C_UDB:m_reset\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_Master:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C_Master:bI2C_UDB:clkgen_tc\ * 
              !\I2C_Master:bI2C_UDB:cnt_reset\
            + !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\
            + \I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\
        );
        Output = \I2C_Master:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\UART_1:BUART:sCR_SyncCtl:CtrlReg\
    PORT MAP (
        clock => OSDP_RDR ,
        control_7 => \UART_1:BUART:control_7\ ,
        control_6 => \UART_1:BUART:control_6\ ,
        control_5 => \UART_1:BUART:control_5\ ,
        control_4 => \UART_1:BUART:control_4\ ,
        control_3 => \UART_1:BUART:control_3\ ,
        control_2 => \UART_1:BUART:control_2\ ,
        control_1 => \UART_1:BUART:control_1\ ,
        control_0 => \UART_1:BUART:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              \UART_1:BUART:control_2\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:tx_mark\
            + \UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_counter_dp\ * 
              \UART_1:BUART:tx_bitclk\ * \UART_1:BUART:tx_mark\
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_Master:Net_643_3\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C_Master:bI2C_UDB:clkgen_cl1\ * 
              \I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + !\I2C_Master:bI2C_UDB:clkgen_cl1\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + !\I2C_Master:bI2C_UDB:clkgen_cl1\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              !\I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_Master:bI2C_UDB:clkgen_cl1\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_Master:Net_643_3\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2C_Master:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_Master:bI2C_UDB:clkgen_tc\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              !\I2C_Master:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_Master:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_Master:bI2C_UDB:clkgen_tc\ * 
              !\I2C_Master:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_Master:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\I2C_Master:bI2C_UDB:Master:ClkGen:u0\
    PORT MAP (
        clock => \I2C_Master:Net_970\ ,
        cs_addr_1 => \I2C_Master:bI2C_UDB:cs_addr_clkgen_1\ ,
        cs_addr_0 => \I2C_Master:bI2C_UDB:cs_addr_clkgen_0\ ,
        z0_comb => \I2C_Master:bI2C_UDB:clkgen_tc\ ,
        cl1_comb => \I2C_Master:bI2C_UDB:clkgen_cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
        d0_init = "00001111"
        d1_init = "00001000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\I2C_Master:bI2C_UDB:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \I2C_Master:Net_970\ ,
        control_7 => \I2C_Master:bI2C_UDB:control_7\ ,
        control_6 => \I2C_Master:bI2C_UDB:control_6\ ,
        control_5 => \I2C_Master:bI2C_UDB:control_5\ ,
        control_4 => \I2C_Master:bI2C_UDB:control_4\ ,
        control_3 => \I2C_Master:bI2C_UDB:control_3\ ,
        control_2 => \I2C_Master:bI2C_UDB:control_2\ ,
        control_1 => \I2C_Master:bI2C_UDB:control_1\ ,
        control_0 => \I2C_Master:bI2C_UDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\OSDPReaderTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSDPReaderTimer:TimerUDB:control_7\ * 
              \OSDPReaderTimer:TimerUDB:per_zero\
        );
        Output = \OSDPReaderTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn_split\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\ * 
              \UART_1:BUART:tx_parity_bit\
            + !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * \UART_1:BUART:tx_counter_dp\ * 
              !\UART_1:BUART:tx_parity_bit\
            + \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\ * 
              \UART_1:BUART:tx_parity_bit\
            + \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * \UART_1:BUART:tx_counter_dp\ * 
              !\UART_1:BUART:tx_parity_bit\
            + \UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_counter_dp\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_mark\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => OSDP_RDR ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\OSDPReaderTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => OSDP_RDR ,
        status_3 => \OSDPReaderTimer:TimerUDB:status_3\ ,
        status_2 => \OSDPReaderTimer:TimerUDB:status_2\ ,
        status_0 => \OSDPReaderTimer:TimerUDB:status_tc\ ,
        interrupt => Net_1728 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\OSDPReaderTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => OSDP_RDR ,
        control_7 => \OSDPReaderTimer:TimerUDB:control_7\ ,
        control_6 => \OSDPReaderTimer:TimerUDB:control_6\ ,
        control_5 => \OSDPReaderTimer:TimerUDB:control_5\ ,
        control_4 => \OSDPReaderTimer:TimerUDB:control_4\ ,
        control_3 => \OSDPReaderTimer:TimerUDB:control_3\ ,
        control_2 => \OSDPReaderTimer:TimerUDB:control_2\ ,
        control_1 => \OSDPReaderTimer:TimerUDB:control_1\ ,
        control_0 => \OSDPReaderTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_ACS:BUART:rx_state_2_split\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_ACS:BUART:control_0\ * !\UART_ACS:BUART:rx_state_1\ * 
              !\UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_state_3\ * 
              !\UART_ACS:BUART:rx_state_2\ * \UART_ACS:BUART:rx_last\ * 
              !Net_1361_SYNCOUT
            + \UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_state_1\ * 
              \UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_state_3\ * 
              \UART_ACS:BUART:rx_state_2\ * \UART_ACS:BUART:rx_bitclk\
            + \UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\ * 
              \UART_ACS:BUART:rx_bitclk\ * !MODIN5_6 * !MODIN5_5 * !MODIN5_4 * 
              !MODIN5_3
            + !\UART_ACS:BUART:rx_state_1\ * !\UART_ACS:BUART:rx_state_0\ * 
              \UART_ACS:BUART:rx_state_3\ * \UART_ACS:BUART:rx_bitclk\
            + !\UART_ACS:BUART:rx_state_1\ * !\UART_ACS:BUART:rx_state_0\ * 
              \UART_ACS:BUART:rx_state_2\ * \UART_ACS:BUART:rx_bitclk\
            + !\UART_ACS:BUART:rx_state_1\ * \UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\ * 
              !MODIN5_6 * !MODIN5_5
            + !\UART_ACS:BUART:rx_state_1\ * \UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\ * 
              !MODIN5_6 * !MODIN5_4
        );
        Output = \UART_ACS:BUART:rx_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_ACS:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_state_1\ * 
              \UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_state_3\ * 
              \UART_ACS:BUART:rx_state_2\ * \UART_ACS:BUART:rx_bitclk\
            + !\UART_ACS:BUART:rx_state_1\ * !\UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\
        );
        Output = \UART_ACS:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_READER:BUART:rx_bitclk\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)
        Main Equation            : 6 pterms
        (
              !\UART_READER:BUART:control_0\ * 
              !\UART_READER:BUART:rx_count_2\ * 
              !\UART_READER:BUART:rx_count_1\ * 
              !\UART_READER:BUART:rx_count_0\
            + \UART_READER:BUART:control_0\ * \UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              \UART_READER:BUART:rx_state_2\ * 
              !\UART_READER:BUART:rx_count_2\ * 
              !\UART_READER:BUART:rx_count_1\ * 
              \UART_READER:BUART:rx_count_0\
            + !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_count_2\ * 
              !\UART_READER:BUART:rx_count_1\ * 
              !\UART_READER:BUART:rx_count_0\
            + !\UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_count_2\ * 
              !\UART_READER:BUART:rx_count_1\ * 
              !\UART_READER:BUART:rx_count_0\
            + \UART_READER:BUART:rx_state_3\ * 
              !\UART_READER:BUART:rx_count_2\ * 
              !\UART_READER:BUART:rx_count_1\ * 
              !\UART_READER:BUART:rx_count_0\
            + !\UART_READER:BUART:rx_state_2\ * 
              !\UART_READER:BUART:rx_count_2\ * 
              !\UART_READER:BUART:rx_count_1\ * 
              !\UART_READER:BUART:rx_count_0\
        );
        Output = \UART_READER:BUART:rx_bitclk\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1613, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_READER:BUART:txn\
        );
        Output = Net_1613 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_READER:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)
        Main Equation            : 1 pterm
        !(
              !\UART_READER:BUART:rx_state_1\ * 
              !\UART_READER:BUART:rx_state_0\ * 
              \UART_READER:BUART:rx_state_3\ * \UART_READER:BUART:rx_state_2\
        );
        Output = \UART_READER:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =CR_Rx(0)_SYNC
    PORT MAP (
        in => Net_1618 ,
        out => Net_1618_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SDA_RTC(0)_SYNC
    PORT MAP (
        in => \I2C_Master:Net_1109_1\ ,
        out => \I2C_Master:Net_1109_1_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_READER:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)
        Main Equation            : 6 pterms
        !(
              \UART_READER:BUART:control_0\ * \UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              \UART_READER:BUART:rx_state_2\ * 
              !\UART_READER:BUART:rx_count_0\
            + \UART_READER:BUART:rx_count_2\
            + \UART_READER:BUART:rx_count_1\
            + !\UART_READER:BUART:pollcount_1\ * 
              !\UART_READER:BUART:pollcount_0\
            + !\UART_READER:BUART:pollcount_1\ * !Net_1618_SYNCOUT
            + \UART_READER:BUART:pollcount_1\ * 
              \UART_READER:BUART:pollcount_0\ * Net_1618_SYNCOUT
        );
        Output = \UART_READER:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_READER:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)
        Main Equation            : 5 pterms
        !(
              \UART_READER:BUART:control_0\ * \UART_READER:BUART:rx_state_1\ * 
              \UART_READER:BUART:rx_state_0\ * 
              !\UART_READER:BUART:rx_state_3\ * 
              \UART_READER:BUART:rx_state_2\ * 
              !\UART_READER:BUART:rx_count_0\
            + \UART_READER:BUART:rx_count_2\
            + \UART_READER:BUART:rx_count_1\
            + !\UART_READER:BUART:pollcount_0\ * !Net_1618_SYNCOUT
            + \UART_READER:BUART:pollcount_0\ * Net_1618_SYNCOUT
        );
        Output = \UART_READER:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C_Master:sda_x_wire\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C_Master:sda_x_wire\ * !\I2C_Master:bI2C_UDB:m_reset\ * 
              !\I2C_Master:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_Master:bI2C_UDB:control_4\ * 
              \I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              !\I2C_Master:bI2C_UDB:lost_arb_reg\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_Master:bI2C_UDB:shift_data_out\ * 
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              !\I2C_Master:bI2C_UDB:lost_arb_reg\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C_Master:sda_x_wire\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_Master:bI2C_UDB:m_state_4\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_Master:bI2C_UDB:control_4\ * 
              \I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + \I2C_Master:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C_Master:bI2C_UDB:m_state_4\ (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_READER:BUART:sRX:RxSts\
    PORT MAP (
        reset => \UART_READER:BUART:reset_sr\ ,
        clock => ClockBlock_BUS_CLK ,
        status_5 => \UART_READER:BUART:rx_status_5\ ,
        status_4 => \UART_READER:BUART:rx_status_4\ ,
        status_3 => \UART_READER:BUART:rx_status_3\ ,
        status_1 => \UART_READER:BUART:rx_status_1\ ,
        status_0 => \UART_READER:BUART:rx_status_0\ ,
        interrupt => Net_1974 ,
        clk_en => Net_1616_local__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1616_local__SYNC_OUT)

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_READER:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_READER:BUART:rx_load_fifo\ * 
              \UART_READER:BUART:rx_fifofull\
        );
        Output = \UART_READER:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_Master:bI2C_UDB:m_state_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_Master:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Master:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + !\I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              !\I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Master:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C_Master:bI2C_UDB:m_state_0\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_Master:bI2C_UDB:m_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_Master:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Master:bI2C_UDB:m_state_2\ * \I2C_Master:bI2C_UDB:m_reset\
            + \I2C_Master:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C_Master:bI2C_UDB:m_state_2\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =EZI2CPin(1)_SYNC
    PORT MAP (
        in => \EZI2Cs:Net_181\ ,
        out => \EZI2Cs:Net_181_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =EZI2CPin(0)_SYNC
    PORT MAP (
        in => \EZI2Cs:Net_175\ ,
        out => \EZI2Cs:Net_175_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_Master:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C_Master:bI2C_UDB:control_6\ * 
              !\I2C_Master:bI2C_UDB:control_5\ * 
              !\I2C_Master:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Master:bI2C_UDB:control_4\ * 
              \I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_Master:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_Master:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C_Master:bI2C_UDB:lost_arb_reg\
            + !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_Master:bI2C_UDB:m_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN2_1, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              \UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_state_1\ * 
              \UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_state_3\ * 
              \UART_ACS:BUART:rx_state_2\ * !\UART_ACS:BUART:rx_count_0\
            + \UART_ACS:BUART:rx_count_2\
            + \UART_ACS:BUART:rx_count_1\
            + !MODIN2_1 * !MODIN2_0
            + !MODIN2_1 * !Net_1361_SYNCOUT
            + MODIN2_1 * MODIN2_0 * Net_1361_SYNCOUT
        );
        Output = MODIN2_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN2_0, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              \UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_state_1\ * 
              \UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_state_3\ * 
              \UART_ACS:BUART:rx_state_2\ * !\UART_ACS:BUART:rx_count_0\
            + \UART_ACS:BUART:rx_count_2\
            + \UART_ACS:BUART:rx_count_1\
            + !MODIN2_0 * !Net_1361_SYNCOUT
            + MODIN2_0 * Net_1361_SYNCOUT
        );
        Output = MODIN2_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\UART_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => CLK24M ,
        control_7 => \UART_TIMER:TimerUDB:control_7\ ,
        control_6 => \UART_TIMER:TimerUDB:control_6\ ,
        control_5 => \UART_TIMER:TimerUDB:control_5\ ,
        control_4 => \UART_TIMER:TimerUDB:control_4\ ,
        control_3 => \UART_TIMER:TimerUDB:control_3\ ,
        control_2 => \UART_TIMER:TimerUDB:control_2\ ,
        control_1 => \UART_TIMER:TimerUDB:control_1\ ,
        control_0 => \UART_TIMER:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_ACS:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_ACS:BUART:control_0\ * !\UART_ACS:BUART:rx_state_1\ * 
              !\UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_state_3\ * 
              \UART_ACS:BUART:rx_state_2\ * \UART_ACS:BUART:rx_bitclk\ * 
              !MODIN2_1 * !MODIN2_0
            + !\UART_ACS:BUART:control_0\ * !\UART_ACS:BUART:rx_state_1\ * 
              !\UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_state_3\ * 
              \UART_ACS:BUART:rx_state_2\ * \UART_ACS:BUART:rx_bitclk\ * 
              !MODIN2_1 * !Net_1361_SYNCOUT
            + \UART_ACS:BUART:control_0\ * !\UART_ACS:BUART:rx_state_1\ * 
              !\UART_ACS:BUART:rx_state_0\ * \UART_ACS:BUART:rx_state_3\ * 
              !\UART_ACS:BUART:rx_state_2\ * \UART_ACS:BUART:rx_bitclk\
            + \UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_state_1\ * 
              !\UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_state_3\ * 
              !\UART_ACS:BUART:rx_state_2\ * \UART_ACS:BUART:rx_bitclk\
            + \UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_state_1\ * 
              \UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_state_3\ * 
              \UART_ACS:BUART:rx_state_2\ * \UART_ACS:BUART:rx_bitclk\
            + !\UART_ACS:BUART:rx_state_1\ * \UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\ * 
              !MODIN5_6 * !MODIN5_5
            + !\UART_ACS:BUART:rx_state_1\ * \UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\ * 
              !MODIN5_6 * !MODIN5_4
        );
        Output = \UART_ACS:BUART:rx_state_0\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_ACS:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_ACS:BUART:control_0\ * !\UART_ACS:BUART:rx_state_1\ * 
              !\UART_ACS:BUART:rx_state_0\ * \UART_ACS:BUART:rx_state_3\ * 
              !\UART_ACS:BUART:rx_state_2\ * \UART_ACS:BUART:rx_bitclk\
            + !\UART_ACS:BUART:rx_state_1\ * \UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\ * 
              !MODIN5_6 * !MODIN5_5
            + !\UART_ACS:BUART:rx_state_1\ * \UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\ * 
              !MODIN5_6 * !MODIN5_4
        );
        Output = \UART_ACS:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_TIMER:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_TIMER:TimerUDB:control_7\ * 
              \UART_TIMER:TimerUDB:per_zero\
        );
        Output = \UART_TIMER:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_ACS:BUART:rx_bitclk\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_ACS:BUART:control_0\ * !\UART_ACS:BUART:rx_count_2\ * 
              !\UART_ACS:BUART:rx_count_1\ * !\UART_ACS:BUART:rx_count_0\
            + \UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_state_1\ * 
              \UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_state_3\ * 
              \UART_ACS:BUART:rx_state_2\ * !\UART_ACS:BUART:rx_count_2\ * 
              !\UART_ACS:BUART:rx_count_1\ * \UART_ACS:BUART:rx_count_0\
            + !\UART_ACS:BUART:rx_state_1\ * !\UART_ACS:BUART:rx_count_2\ * 
              !\UART_ACS:BUART:rx_count_1\ * !\UART_ACS:BUART:rx_count_0\
            + !\UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_count_2\ * 
              !\UART_ACS:BUART:rx_count_1\ * !\UART_ACS:BUART:rx_count_0\
            + \UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_count_2\ * 
              !\UART_ACS:BUART:rx_count_1\ * !\UART_ACS:BUART:rx_count_0\
            + !\UART_ACS:BUART:rx_state_2\ * !\UART_ACS:BUART:rx_count_2\ * 
              !\UART_ACS:BUART:rx_count_1\ * !\UART_ACS:BUART:rx_count_0\
        );
        Output = \UART_ACS:BUART:rx_bitclk\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_ACS:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_ACS:BUART:rx_load_fifo\ * \UART_ACS:BUART:rx_fifofull\
        );
        Output = \UART_ACS:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_TIMER:TimerUDB:sT8:timerdp:u0\
    PORT MAP (
        clock => CLK24M ,
        cs_addr_1 => \UART_TIMER:TimerUDB:control_7\ ,
        cs_addr_0 => \UART_TIMER:TimerUDB:per_zero\ ,
        z0_comb => \UART_TIMER:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \UART_TIMER:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \UART_TIMER:TimerUDB:status_2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_ACS:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_2170 ,
        load => \UART_ACS:BUART:rx_counter_load\ ,
        count_6 => MODIN5_6 ,
        count_5 => MODIN5_5 ,
        count_4 => MODIN5_4 ,
        count_3 => MODIN5_3 ,
        count_2 => \UART_ACS:BUART:rx_count_2\ ,
        count_1 => \UART_ACS:BUART:rx_count_1\ ,
        count_0 => \UART_ACS:BUART:rx_count_0\ ,
        tc => \UART_ACS:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_Master:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_Master:bI2C_UDB:control_7\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Master:bI2C_UDB:control_6\ * 
              !\I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              !\I2C_Master:bI2C_UDB:lost_arb_reg\
            + !\I2C_Master:bI2C_UDB:control_5\ * 
              \I2C_Master:bI2C_UDB:control_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + !\I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              \I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Master:bI2C_UDB:m_state_4\ * 
              !\I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Master:bI2C_UDB:m_state_4\ * 
              \I2C_Master:bI2C_UDB:m_state_3\ * 
              !\I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              \I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\
            + !\I2C_Master:bI2C_UDB:m_state_3\ * 
              \I2C_Master:bI2C_UDB:m_state_2\ * 
              !\I2C_Master:bI2C_UDB:m_state_1\ * 
              !\I2C_Master:bI2C_UDB:m_state_0\ * 
              !\I2C_Master:bI2C_UDB:m_reset\ * 
              \I2C_Master:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_Master:bI2C_UDB:m_state_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => OSDP_RDR ,
        cs_addr_1 => \OSDPReaderTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \OSDPReaderTimer:TimerUDB:per_zero\ ,
        chain_out => \OSDPReaderTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\UART_TIMER:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => CLK24M ,
        status_3 => \UART_TIMER:TimerUDB:status_3\ ,
        status_2 => \UART_TIMER:TimerUDB:status_2\ ,
        status_0 => \UART_TIMER:TimerUDB:status_tc\ ,
        interrupt => Net_1292 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_ACS:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_ACS:BUART:control_1\ * \UART_ACS:BUART:control_0\ * 
              \UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_state_3\ * 
              !\UART_ACS:BUART:rx_state_2\ * \UART_ACS:BUART:rx_bitclk\ * 
              !MODIN5_6 * !MODIN5_5
            + !\UART_ACS:BUART:control_1\ * \UART_ACS:BUART:control_0\ * 
              \UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_state_3\ * 
              !\UART_ACS:BUART:rx_state_2\ * \UART_ACS:BUART:rx_bitclk\ * 
              !MODIN5_6 * !MODIN5_4 * !MODIN5_3
            + \UART_ACS:BUART:rx_state_2_split\
        );
        Output = \UART_ACS:BUART:rx_state_2\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_ACS:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \UART_ACS:BUART:control_0\ * !\UART_ACS:BUART:rx_state_1\ * 
              !\UART_ACS:BUART:rx_state_0\ * \UART_ACS:BUART:rx_state_3\ * 
              \UART_ACS:BUART:rx_bitclk\
            + !\UART_ACS:BUART:rx_state_1\ * !\UART_ACS:BUART:rx_state_0\ * 
              \UART_ACS:BUART:rx_state_3\ * \UART_ACS:BUART:rx_state_2\ * 
              \UART_ACS:BUART:rx_bitclk\
            + !\UART_ACS:BUART:rx_state_1\ * \UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\ * 
              !MODIN5_6 * !MODIN5_5
            + !\UART_ACS:BUART:rx_state_1\ * \UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\ * 
              !MODIN5_6 * !MODIN5_4
        );
        Output = \UART_ACS:BUART:rx_state_3\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_ACS:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_ACS:BUART:rx_state_1\ * !\UART_ACS:BUART:rx_state_0\ * 
              \UART_ACS:BUART:rx_state_3\ * \UART_ACS:BUART:rx_state_2\
        );
        Output = \UART_ACS:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_ACS:BUART:txn_split\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_ACS:BUART:control_1\ * \UART_ACS:BUART:control_0\ * 
              \UART_ACS:BUART:rx_state_1\ * \UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\ * 
              \UART_ACS:BUART:rx_bitclk\ * !MODIN5_6 * !MODIN5_5
            + !\UART_ACS:BUART:control_1\ * \UART_ACS:BUART:control_0\ * 
              \UART_ACS:BUART:rx_state_1\ * \UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\ * 
              \UART_ACS:BUART:rx_bitclk\ * !MODIN5_6 * !MODIN5_4 * !MODIN5_3
            + !\UART_ACS:BUART:control_1\ * \UART_ACS:BUART:control_0\ * 
              \UART_ACS:BUART:rx_state_1\ * \UART_ACS:BUART:hd_shift_out\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\ * 
              \UART_ACS:BUART:rx_bitclk\
            + \UART_ACS:BUART:control_0\ * !\UART_ACS:BUART:rx_state_1\ * 
              !\UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_state_2\ * 
              \UART_ACS:BUART:rx_bitclk\
            + \UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_state_1\ * 
              \UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_state_3\ * 
              !\UART_ACS:BUART:rx_state_2\ * \UART_ACS:BUART:rx_bitclk\ * 
              !MODIN5_6 * !MODIN5_5 * !MODIN5_4 * !MODIN5_3
            + \UART_ACS:BUART:control_0\ * !\UART_ACS:BUART:rx_state_0\ * 
              \UART_ACS:BUART:hd_shift_out\ * !\UART_ACS:BUART:rx_state_3\ * 
              !\UART_ACS:BUART:rx_state_2\ * \UART_ACS:BUART:rx_bitclk\
            + !\UART_ACS:BUART:rx_state_1\ * !\UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\
        );
        Output = \UART_ACS:BUART:txn_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1610, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_ACS:BUART:control_0\
            + !\UART_ACS:BUART:rx_state_1\ * !\UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\
        );
        Output = Net_1610 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =SCL_RTC(0)_SYNC
    PORT MAP (
        in => \I2C_Master:Net_1109_0\ ,
        out => \I2C_Master:Net_1109_0_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_ACS:BUART:txn\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_state_1\ * 
              !\UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_state_3\ * 
              !\UART_ACS:BUART:rx_state_2\ * !\UART_ACS:BUART:txn_split\
            + \UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_state_1\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\ * 
              \UART_ACS:BUART:rx_bitclk\ * !\UART_ACS:BUART:txn_split\
            + \UART_ACS:BUART:txn\ * !\UART_ACS:BUART:txn_split\
        );
        Output = \UART_ACS:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_ACS:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \UART_ACS:BUART:control_0\ * !\UART_ACS:BUART:rx_state_1\ * 
              !\UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:hd_tx_fifo_empty\ * 
              !\UART_ACS:BUART:rx_state_3\ * !\UART_ACS:BUART:rx_state_2\
            + \UART_ACS:BUART:control_0\ * !\UART_ACS:BUART:rx_state_1\ * 
              !\UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:hd_tx_fifo_empty\ * 
              !\UART_ACS:BUART:rx_state_3\ * \UART_ACS:BUART:rx_bitclk\
            + \UART_ACS:BUART:control_0\ * !\UART_ACS:BUART:rx_state_1\ * 
              !\UART_ACS:BUART:rx_state_0\ * \UART_ACS:BUART:rx_state_3\ * 
              !\UART_ACS:BUART:rx_state_2\ * \UART_ACS:BUART:rx_bitclk\
            + \UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_state_1\ * 
              \UART_ACS:BUART:rx_state_0\ * \UART_ACS:BUART:hd_tx_fifo_empty\ * 
              !\UART_ACS:BUART:rx_state_3\ * \UART_ACS:BUART:rx_state_2\ * 
              \UART_ACS:BUART:rx_bitclk\
        );
        Output = \UART_ACS:BUART:rx_state_1\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_ACS:BUART:rx_status_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_state_1\ * 
              \UART_ACS:BUART:rx_state_0\ * \UART_ACS:BUART:hd_tx_fifo_empty\ * 
              !\UART_ACS:BUART:rx_state_3\ * \UART_ACS:BUART:rx_state_2\ * 
              \UART_ACS:BUART:rx_bitclk\
        );
        Output = \UART_ACS:BUART:rx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1356, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_ACS:BUART:txn\
        );
        Output = Net_1356 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_READER:BUART:reset_sr\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_READER:BUART:control_0\ * 
              \UART_READER:BUART:HalfDuplexSend_last\
            + \UART_READER:BUART:control_0\ * 
              !\UART_READER:BUART:HalfDuplexSend_last\
        );
        Output = \UART_READER:BUART:reset_sr\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_ACS:BUART:reset_sr\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_ACS:BUART:control_0\ * 
              \UART_ACS:BUART:HalfDuplexSend_last\
            + \UART_ACS:BUART:control_0\ * 
              !\UART_ACS:BUART:HalfDuplexSend_last\
        );
        Output = \UART_ACS:BUART:reset_sr\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_ACS:BUART:rx_status_1\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_ACS:BUART:control_0\ * \UART_ACS:BUART:hd_tx_fifo_empty\
        );
        Output = \UART_ACS:BUART:rx_status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_ACS:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_fifonotempty\ * 
              \UART_ACS:BUART:rx_state_stop1_reg\
            + \UART_ACS:BUART:control_0\ * 
              !\UART_ACS:BUART:hd_tx_fifo_notfull\
        );
        Output = \UART_ACS:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =ACS_Rx(0)_SYNC
    PORT MAP (
        in => Net_1361 ,
        out => Net_1361_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1841 * !\UART_1:BUART:control_4\ * 
              \UART_1:BUART:control_3\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_parity_bit\
            + !Net_1841 * \UART_1:BUART:control_4\ * 
              !\UART_1:BUART:control_3\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_parity_bit\
            + Net_1841 * !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + Net_1841 * \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:control_2\ * \UART_1:BUART:tx_ctrl_mark_last\
            + \UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              \UART_1:BUART:control_2\ * !\UART_1:BUART:tx_ctrl_mark_last\
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1841 * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_ACS:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_ACS:BUART:rx_state_1\ * !\UART_ACS:BUART:rx_state_0\ * 
              \UART_ACS:BUART:rx_state_3\ * \UART_ACS:BUART:rx_state_2\ * 
              \UART_ACS:BUART:rx_bitclk\ * !MODIN2_1 * !MODIN2_0
            + !\UART_ACS:BUART:rx_state_1\ * !\UART_ACS:BUART:rx_state_0\ * 
              \UART_ACS:BUART:rx_state_3\ * \UART_ACS:BUART:rx_state_2\ * 
              \UART_ACS:BUART:rx_bitclk\ * !MODIN2_1 * !Net_1361_SYNCOUT
        );
        Output = \UART_ACS:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_ACS:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN2_1
            + MODIN2_0 * Net_1361_SYNCOUT
        );
        Output = \UART_ACS:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_ACS:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1361_SYNCOUT
        );
        Output = \UART_ACS:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_ACS:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_2170 ,
        cs_addr_2 => \UART_ACS:BUART:rx_state_1\ ,
        cs_addr_1 => \UART_ACS:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_ACS:BUART:rx_bitclk_enable\ ,
        route_si => \UART_ACS:BUART:rx_postpoll\ ,
        f0_load => \UART_ACS:BUART:rx_load_fifo\ ,
        so_comb => \UART_ACS:BUART:hd_shift_out\ ,
        f0_bus_stat_comb => \UART_ACS:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_ACS:BUART:rx_fifofull\ ,
        f1_bus_stat_comb => \UART_ACS:BUART:hd_tx_fifo_notfull\ ,
        f1_blk_stat_comb => \UART_ACS:BUART:hd_tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_ACS:BUART:sRX:RxSts\
    PORT MAP (
        reset => \UART_ACS:BUART:reset_sr\ ,
        clock => Net_2170 ,
        status_5 => \UART_ACS:BUART:rx_status_5\ ,
        status_4 => \UART_ACS:BUART:rx_status_4\ ,
        status_3 => \UART_ACS:BUART:rx_status_3\ ,
        status_1 => \UART_ACS:BUART:rx_status_1\ ,
        status_0 => \UART_ACS:BUART:rx_status_0\ ,
        interrupt => Net_1631 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\UART_ACS:BUART:sCR_SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_2170 ,
        control_7 => \UART_ACS:BUART:control_7\ ,
        control_6 => \UART_ACS:BUART:control_6\ ,
        control_5 => \UART_ACS:BUART:control_5\ ,
        control_4 => \UART_ACS:BUART:control_4\ ,
        control_3 => \UART_ACS:BUART:control_3\ ,
        control_2 => \UART_ACS:BUART:control_2\ ,
        control_1 => \UART_ACS:BUART:control_1\ ,
        control_0 => \UART_ACS:BUART:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_ACS:BUART:rx_bitclk_enable\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_bitclk\
            + \UART_ACS:BUART:control_0\ * !\UART_ACS:BUART:rx_state_1\ * 
              !\UART_ACS:BUART:rx_count_2\ * !\UART_ACS:BUART:rx_count_1\ * 
              !\UART_ACS:BUART:rx_count_0\
            + \UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_state_1\ * 
              \UART_ACS:BUART:rx_state_0\ * !\UART_ACS:BUART:rx_state_3\ * 
              \UART_ACS:BUART:rx_state_2\ * !\UART_ACS:BUART:rx_count_2\ * 
              !\UART_ACS:BUART:rx_count_1\ * \UART_ACS:BUART:rx_count_0\
            + \UART_ACS:BUART:control_0\ * !\UART_ACS:BUART:rx_state_0\ * 
              !\UART_ACS:BUART:rx_count_2\ * !\UART_ACS:BUART:rx_count_1\ * 
              !\UART_ACS:BUART:rx_count_0\
            + \UART_ACS:BUART:control_0\ * \UART_ACS:BUART:rx_state_3\ * 
              !\UART_ACS:BUART:rx_count_2\ * !\UART_ACS:BUART:rx_count_1\ * 
              !\UART_ACS:BUART:rx_count_0\
            + \UART_ACS:BUART:control_0\ * !\UART_ACS:BUART:rx_state_2\ * 
              !\UART_ACS:BUART:rx_count_2\ * !\UART_ACS:BUART:rx_count_1\ * 
              !\UART_ACS:BUART:rx_count_0\
        );
        Output = \UART_ACS:BUART:rx_bitclk_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_ACS:BUART:HalfDuplexSend_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2170) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_ACS:BUART:control_0\
        );
        Output = \UART_ACS:BUART:HalfDuplexSend_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !Net_1841 * !\UART_1:BUART:control_4\ * 
              \UART_1:BUART:control_3\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_parity_error_pre\
            + !Net_1841 * !\UART_1:BUART:control_4\ * 
              \UART_1:BUART:control_3\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_parity_error_pre\ * 
              \UART_1:BUART:rx_parity_bit\
            + !Net_1841 * \UART_1:BUART:control_4\ * 
              !\UART_1:BUART:control_3\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_parity_error_pre\
            + !Net_1841 * \UART_1:BUART:control_4\ * 
              !\UART_1:BUART:control_3\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_parity_error_pre\ * 
              \UART_1:BUART:rx_parity_bit\
            + Net_1841 * !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_parity_error_pre\ * 
              !\UART_1:BUART:rx_parity_bit\
            + Net_1841 * \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_parity_error_pre\ * 
              !\UART_1:BUART:rx_parity_bit\
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_2\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_parity_error_pre\
            + \UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_parity_error_pre\
        );
        Output = \UART_1:BUART:rx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => OSDP_RDR ,
        cs_addr_2 => \UART_1:BUART:rx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => Net_1841 ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => OSDP_RDR ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ ,
        status_2 => \UART_1:BUART:rx_status_2\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=2, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_1513, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !WD0_dbnc * \D0_debounce:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_1513 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\D0_debounce:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              WD0_dbnc
        );
        Output = \D0_debounce:DEBOUNCER[0]:d_sync_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1512, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              WD0_dbnc * !\D0_debounce:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_1512 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1532, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !WD0_dbnc * \D0_debounce:DEBOUNCER[0]:d_sync_1\
            + WD0_dbnc * !\D0_debounce:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_1532 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_2189, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1087 * \UART_1:BUART:txn\
            + Net_1087 * Net_878
        );
        Output = Net_2189 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1087 * WD0_dbnc
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1841, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1087 * WD0_dbnc
        );
        Output = Net_1841 (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=10)
        Properties               : 
        {
        }
}

statuscell: Name =\FilterReg:sts:sts_reg\
    PORT MAP (
        status_1 => Net_1513 ,
        status_0 => Net_1512 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\OptSelect:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \OptSelect:control_7\ ,
        control_6 => \OptSelect:control_6\ ,
        control_5 => \OptSelect:control_5\ ,
        control_4 => \OptSelect:control_4\ ,
        control_3 => \OptSelect:control_3\ ,
        control_2 => \OptSelect:control_2\ ,
        control_1 => Net_1087 ,
        control_0 => Net_878 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1841 * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN1_6 * !MODIN1_5
            + !\UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN1_6 * !MODIN1_4
            + !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN1_6 * !MODIN1_5
            + !\UART_1:BUART:control_4\ * !\UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN1_6 * !MODIN1_4
            + !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1841 * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN1_6 * !MODIN1_5
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN1_6 * !MODIN1_4
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN1_6 * !MODIN1_5
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN1_6 * !MODIN1_4
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (OSDP_RDR) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1841 * \UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_markspace_pre\
            + !Net_1841 * \UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_markspace_pre\
            + Net_1841 * \UART_1:BUART:control_4\ * \UART_1:BUART:control_3\ * 
              !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_markspace_pre\
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => OSDP_RDR ,
        cs_addr_1 => \OSDPReaderTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \OSDPReaderTimer:TimerUDB:per_zero\ ,
        z0_comb => \OSDPReaderTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \OSDPReaderTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \OSDPReaderTimer:TimerUDB:status_2\ ,
        chain_in => \OSDPReaderTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => OSDP_RDR ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => MODIN1_6 ,
        count_5 => MODIN1_5 ,
        count_4 => MODIN1_4 ,
        count_3 => MODIN1_3 ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =UART_TIMER_ISR
        PORT MAP (
            interrupt => Net_1292 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\I2C_Master:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_Master:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\UART_ACS:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1631 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =isr_50us
        PORT MAP (
            interrupt => Net_2044 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =isr_F2F_edge
        PORT MAP (
            interrupt => Net_1532 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =isr_READER_rx
        PORT MAP (
            interrupt => Net_1974 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =isr_SW_Rst
        PORT MAP (
            interrupt => Net_103 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =isr_Sleep
        PORT MAP (
            interrupt => CTW_OUT );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =isr_WD_SYNC
        PORT MAP (
            interrupt => Net_2223 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(13)] 
    interrupt: Name =isr_keepalive
        PORT MAP (
            interrupt => Net_1728 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\EZI2Cs:isr\
        PORT MAP (
            interrupt => \EZI2Cs:Net_172\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =Tamper_Timer_ISR
        PORT MAP (
            interrupt => Net_1559 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =Timeout_Timer_Isr
        PORT MAP (
            interrupt => Net_1852 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_2187 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = PS_D0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PS_D0(0)__PA ,
        pin_input => Net_2189 ,
        pad => PS_D0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PS_D1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PS_D1(0)__PA ,
        pad => PS_D1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = TAMPER_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TAMPER_OUT(0)__PA ,
        pad => TAMPER_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LEDG_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LEDG_OUT(0)__PA ,
        pad => LEDG_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SOUND_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SOUND_OUT(0)__PA ,
        pad => SOUND_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = TAMPER_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TAMPER_IN(0)__PA ,
        pad => TAMPER_IN(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LEDG_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LEDG_IN(0)__PA ,
        pad => LEDG_IN(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SOUND_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SOUND_IN(0)__PA ,
        pad => SOUND_IN(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = SW1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW1(0)__PA ,
        pin_input => Net_1361 ,
        pad => SW1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = REED_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => REED_2(0)__PA ,
        pad => REED_2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = REED_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => REED_1(0)__PA ,
        pad => REED_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RESET_SWBTN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RESET_SWBTN(0)__PA ,
        pad => RESET_SWBTN(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_GRN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_GRN(0)__PA ,
        pad => LED_GRN(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED_YEL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_YEL(0)__PA ,
        pad => LED_YEL(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_WD1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_WD1(0)__PA ,
        fb => WD1_in ,
        pad => Pin_WD1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_WD0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_WD0(0)__PA ,
        fb => WD0_in ,
        pad => Pin_WD0(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = RELAY_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RELAY_A(0)__PA ,
        pad => RELAY_A(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RELAY_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RELAY_B(0)__PA ,
        pad => RELAY_B(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED_RED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_RED(0)__PA ,
        pad => LED_RED(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SW_Rst(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW_Rst(0)__PA ,
        fb => Net_1830 ,
        pad => SW_Rst(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = POE_OIM_SDn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => POE_OIM_SDn(0)__PA ,
        pad => POE_OIM_SDn(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = POE_RST(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => POE_RST(0)__PA ,
        pad => POE_RST(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = ACS_Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ACS_Rx(0)__PA ,
        fb => Net_1361 ,
        pad => ACS_Rx(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = CR_Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CR_Tx(0)__PA ,
        pin_input => Net_1613 ,
        pad => CR_Tx(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = TX_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TX_EN(0)__PA ,
        pin_input => Net_1610 ,
        pad => TX_EN(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = CR_Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CR_Rx(0)__PA ,
        fb => Net_1618 ,
        pad => CR_Rx(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = ACS_Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ACS_Tx(0)__PA ,
        pin_input => Net_1356 ,
        pad => ACS_Tx(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = CR_DE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CR_DE(0)__PA ,
        pad => CR_DE(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_VRef(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_VRef(0)__PA ,
        pin_input => __ONE__ ,
        pad => Pin_VRef(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL_RTC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_RTC(0)__PA ,
        fb => \I2C_Master:Net_1109_0\ ,
        pin_input => \I2C_Master:Net_643_3\ ,
        pad => SCL_RTC(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA_RTC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_RTC(0)__PA ,
        fb => \I2C_Master:Net_1109_1\ ,
        pin_input => \I2C_Master:sda_x_wire\ ,
        pad => SDA_RTC(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = EZI2CPin(0)
    Attributes:
        Alias: scl
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE, SIO, HOTSWAP
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => EZI2CPin(0)__PA ,
        fb => \EZI2Cs:Net_175\ ,
        pin_input => \EZI2Cs:Net_174\ ,
        pad => EZI2CPin(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = EZI2CPin(1)
    Attributes:
        Alias: sda
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE, SIO, HOTSWAP
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => EZI2CPin(1)__PA ,
        fb => \EZI2Cs:Net_181\ ,
        pin_input => \EZI2Cs:Net_173\ ,
        pad => EZI2CPin(1)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = ST_LED_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ST_LED_1(0)__PA ,
        pad => ST_LED_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = ST_LED_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ST_LED_2(0)__PA ,
        pad => ST_LED_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = ST_LED_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ST_LED_0(0)__PA ,
        pad => ST_LED_0(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SF2F(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SF2F(0)__PA ,
        pad => SF2F(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => tmpOE__RELAY_B_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__RELAY_B_net_0 ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = Mode_Sel_ACS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Mode_Sel_ACS(0)__PA ,
        pad => Mode_Sel_ACS(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Mode_Sel_CR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Mode_Sel_CR(0)__PA ,
        pad => Mode_Sel_CR(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LEDR_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LEDR_IN(0)__PA ,
        pad => LEDR_IN(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LEDR_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LEDR_OUT(0)__PA ,
        pad => LEDR_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => CLK24M ,
            dclk_0 => CLK24M_local ,
            aclk_glb_0 => Net_1616 ,
            aclk_0 => Net_1616_local ,
            clk_a_dig_glb_0 => Net_1616_adig ,
            clk_a_dig_0 => Net_1616_adig_local ,
            dclk_glb_1 => \I2C_Master:Net_970\ ,
            dclk_1 => \I2C_Master:Net_970_local\ ,
            dclk_glb_2 => Net_1573 ,
            dclk_2 => Net_1573_local ,
            dclk_glb_3 => Net_10 ,
            dclk_3 => Net_10_local ,
            dclk_glb_4 => Net_2170 ,
            dclk_4 => Net_2170_local ,
            dclk_glb_5 => OSDP_RDR ,
            dclk_5 => OSDP_RDR_local ,
            dclk_glb_6 => Net_45 ,
            dclk_6 => Net_45_local );
        Properties:
        {
        }
Comparator group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\EZI2Cs:I2C_Prim\
        PORT MAP (
            scl_in => \EZI2Cs:Net_175\ ,
            sda_in => \EZI2Cs:Net_181\ ,
            scl_out => \EZI2Cs:Net_174\ ,
            sda_out => \EZI2Cs:Net_173\ ,
            interrupt => \EZI2Cs:Net_172\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: 
    Pm Block @ F(PM,0): 
    pmcell: Name =PM
        PORT MAP (
            ctw_int => CTW_OUT );
        Properties:
        {
        }
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Tamper_Timer:TimerHW\
        PORT MAP (
            clock => Net_10 ,
            enable => __ONE__ ,
            tc => \Tamper_Timer:Net_51\ ,
            cmp => \Tamper_Timer:Net_261\ ,
            irq => Net_1559 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\Timeout_Timer:TimerHW\
        PORT MAP (
            clock => Net_1573 ,
            enable => __ONE__ ,
            tc => \Timeout_Timer:Net_51\ ,
            cmp => \Timeout_Timer:Net_261\ ,
            irq => Net_1852 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_2187 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |        PS_D0(0) | In(Net_2189)
     |   1 |     * |      NONE |         CMOS_OUT |        PS_D1(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |   TAMPER_OUT(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |     LEDG_OUT(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |    SOUND_OUT(0) | 
     |   5 |     * |      NONE |      RES_PULL_UP |    TAMPER_IN(0) | 
     |   6 |     * |      NONE |      RES_PULL_UP |      LEDG_IN(0) | 
     |   7 |     * |      NONE |      RES_PULL_UP |     SOUND_IN(0) | 
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
   1 |   2 |     * |      NONE |         CMOS_OUT |          SW1(0) | In(Net_1361)
     |   3 |       |      NONE |      RES_PULL_UP |       REED_2(0) | 
     |   4 |       |      NONE |      RES_PULL_UP |       REED_1(0) | 
     |   5 |       |      NONE |      RES_PULL_UP |  RESET_SWBTN(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |      LED_GRN(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |      LED_YEL(0) | 
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
   2 |   0 |     * |      NONE |      RES_PULL_UP |      Pin_WD1(0) | FB(WD1_in)
     |   1 |     * |      NONE |      RES_PULL_UP |      Pin_WD0(0) | FB(WD0_in)
     |   2 |     * |      NONE |         CMOS_OUT |      RELAY_A(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |      RELAY_B(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |      LED_RED(0) | 
     |   5 |     * |      NONE | RES_PULL_UP_DOWN |       SW_Rst(0) | FB(Net_1830)
     |   6 |     * |      NONE |         CMOS_OUT |  POE_OIM_SDn(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |      POE_RST(0) | 
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL |       ACS_Rx(0) | FB(Net_1361)
     |   1 |     * |      NONE |         CMOS_OUT |        CR_Tx(0) | In(Net_1613)
     |   2 |     * |      NONE |         CMOS_OUT |        TX_EN(0) | In(Net_1610)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |        CR_Rx(0) | FB(Net_1618)
     |   4 |     * |      NONE |         CMOS_OUT |       ACS_Tx(0) | In(Net_1356)
     |   5 |     * |      NONE |         CMOS_OUT |        CR_DE(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |     Pin_VRef(0) | In(__ONE__)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
  12 |   0 |     * |      NONE |      RES_PULL_UP |      SCL_RTC(0) | FB(\I2C_Master:Net_1109_0\), In(\I2C_Master:Net_643_3\)
     |   1 |     * |      NONE |      RES_PULL_UP |      SDA_RTC(0) | FB(\I2C_Master:Net_1109_1\), In(\I2C_Master:sda_x_wire\)
     |   2 |       |      NONE |    OPEN_DRAIN_LO |     EZI2CPin(0) | FB(\EZI2Cs:Net_175\), In(\EZI2Cs:Net_174\)
     |   3 |       |      NONE |    OPEN_DRAIN_LO |     EZI2CPin(1) | FB(\EZI2Cs:Net_181\), In(\EZI2Cs:Net_173\)
     |   4 |     * |      NONE |         CMOS_OUT |     ST_LED_1(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |     ST_LED_2(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |     ST_LED_0(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |         SF2F(0) | 
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
  15 |   0 |     * |      NONE |         CMOS_OUT | Mode_Sel_ACS(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |  Mode_Sel_CR(0) | 
     |   4 |     * |      NONE |      RES_PULL_UP |      LEDR_IN(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |     LEDR_OUT(0) | 
     |   6 |       |   FALLING |      HI_Z_ANALOG | \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG | \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 2s.537ms
Digital Placement phase: Elapsed time ==> 20s.047ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "ext_pim_r.vh2" --pcf-path "ext_pim.pco" --des-name "ext_pim" --dsf-path "ext_pim.dsf" --sdc-path "ext_pim.sdc" --lib-path "ext_pim_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 22s.211ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 1s.838ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.191ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in ext_pim_timing.html.
Static timing analysis phase: Elapsed time ==> 3s.102ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.774ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 52s.945ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 52s.946ms
API generation phase: Elapsed time ==> 21s.677ms
Dependency generation phase: Elapsed time ==> 0s.086ms
Cleanup phase: Elapsed time ==> 0s.020ms
