# //  Questa Sim-64
# //  Version 10.5c_4 linux_x86_64 Nov 30 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlib work
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:30:38 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity LBIST
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(10): near ")": (vcom-1576) expecting FUNCTION or PROCEDURE or IMPURE or PURE.
# End time: 04:30:38 on Jan 03,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:31:52 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity LBIST
# -- Compiling architecture beh of LBIST
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(28): (vcom-1294) Declaration with designator "RESET" already exists in this region.
# ** =====> Prior declaration of "RESET" is at /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(13).
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(62): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(62): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(63): Signal "CNT_CLK" cannot be target of variable assignment statement.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(79): Signal "seed_index" cannot be target of variable assignment statement.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(80): Signal "CNT_CLK" cannot be target of variable assignment statement.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(81): Signal "CNT_LOOP" cannot be target of variable assignment statement.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(90): Signal "CNT_LOOP" cannot be target of variable assignment statement.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(93): Signal "CNT_CLK" cannot be target of variable assignment statement.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(100): Signal "seed_index" cannot be target of variable assignment statement.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(105): near "process": (vcom-1576) expecting CASE.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(107): Illegal sequential statement.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(130): near "next_": Identifier may not end with an underline.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(130): near "state": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(134): near "process": (vcom-1576) expecting CASE.
# End time: 04:31:52 on Jan 03,2022, Elapsed time: 0:00:00
# Errors: 15, Warnings: 0
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd
# Start time: 04:32:07 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MISR
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(17): near ")": (vcom-1576) expecting IDENTIFIER.
# End time: 04:32:07 on Jan 03,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:32:07 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MISR
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(17): near ")": (vcom-1576) expecting IDENTIFIER.
# End time: 04:32:07 on Jan 03,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:32:51 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MISR
# -- Compiling architecture beh of MISR
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(32): Signal "CNT" cannot be target of variable assignment statement.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(33): Cannot drive signal 'Golden_D' of mode IN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(34): Cannot drive signal 'Golden_D' of mode IN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(35): Cannot drive signal 'Golden_D' of mode IN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(36): Cannot drive signal 'Golden_D' of mode IN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(37): Cannot drive signal 'Golden_D' of mode IN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(38): Cannot drive signal 'Golden_D' of mode IN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(39): Cannot drive signal 'Golden_D' of mode IN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(40): Cannot drive signal 'Golden_D' of mode IN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(41): Cannot drive signal 'Golden_D' of mode IN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(42): Cannot drive signal 'Golden_D' of mode IN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(43): Cannot drive signal 'Golden_D' of mode IN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(44): Cannot drive signal 'Golden_D' of mode IN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(45): Cannot drive signal 'Golden_D' of mode IN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(46): Cannot drive signal 'Golden_D' of mode IN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(47): Cannot drive signal 'Golden_D' of mode IN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(48): Cannot drive signal 'Golden_D' of mode IN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(49): Cannot drive signal 'Golden_D' of mode IN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(50): Cannot drive signal 'Golden_D' of mode IN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(51): Cannot drive signal 'Golden_D' of mode IN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(52): Cannot drive signal 'Golden_D' of mode IN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(53): Cannot drive signal 'Golden_D' of mode IN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(54): Cannot drive signal 'Golden_D' of mode IN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(55): Cannot drive signal 'Golden_D' of mode IN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(56): Cannot drive signal 'Golden_D' of mode IN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(57): Cannot drive signal 'Golden_D' of mode IN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(58): Cannot drive signal 'Golden_D' of mode IN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(59): Cannot drive signal 'Golden_D' of mode IN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(60): Cannot drive signal 'Golden_D' of mode IN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(61): Cannot drive signal 'Golden_D' of mode IN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(62): Cannot drive signal 'Golden_D' of mode IN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(63): Cannot drive signal 'Golden_D' of mode IN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(64): Cannot drive signal 'Golden_D' of mode IN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(67): Signal "CNT" cannot be target of variable assignment statement.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(85): Illegal sequential statement.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(85): FOR GENERATE statement must have a label.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(93): VHDL Compiler exiting
# End time: 04:32:51 on Jan 03,2022, Elapsed time: 0:00:00
# Errors: 37, Warnings: 0
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:33:17 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MISR
# -- Compiling architecture beh of MISR
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(32): Signal "CNT" cannot be target of variable assignment statement.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(67): Signal "CNT" cannot be target of variable assignment statement.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(85): Illegal sequential statement.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(85): FOR GENERATE statement must have a label.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(93): VHDL Compiler exiting
# End time: 04:33:17 on Jan 03,2022, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:33:43 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MISR
# -- Compiling architecture beh of MISR
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(67): Signal "CNT" cannot be target of variable assignment statement.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(85): Illegal sequential statement.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(85): FOR GENERATE statement must have a label.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(93): VHDL Compiler exiting
# End time: 04:33:43 on Jan 03,2022, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:34:01 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MISR
# -- Compiling architecture beh of MISR
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(85): Illegal sequential statement.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(85): FOR GENERATE statement must have a label.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(93): VHDL Compiler exiting
# End time: 04:34:01 on Jan 03,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:34:28 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MISR
# -- Compiling architecture beh of MISR
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(85): Illegal sequential statement.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(93): VHDL Compiler exiting
# End time: 04:34:29 on Jan 03,2022, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:35:36 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MISR
# -- Compiling architecture beh of MISR
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(85): Illegal sequential statement.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(94): VHDL Compiler exiting
# End time: 04:35:36 on Jan 03,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:38:05 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MISR
# -- Compiling architecture beh of MISR
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(91): near "END_MISR": (vcom-1576) expecting ';'.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd(95): VHDL Compiler exiting
# End time: 04:38:05 on Jan 03,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:38:20 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MISR
# -- Compiling architecture beh of MISR
# End time: 04:38:20 on Jan 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:38:21 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MISR
# -- Compiling architecture beh of MISR
# End time: 04:38:21 on Jan 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:38:54 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/MISR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MISR
# -- Compiling architecture beh of MISR
# End time: 04:38:54 on Jan 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/lfsr.v
# QuestaSim-64 vlog 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:38:55 on Jan 03,2022
# vlog -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/lfsr.v 
# -- Compiling module lfsr
# 
# Top level modules:
# 	lfsr
# End time: 04:38:55 on Jan 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/phase_shifter.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:38:57 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/phase_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity phase_shifter
# -- Compiling architecture arch of phase_shifter
# End time: 04:38:57 on Jan 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:38:59 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity LBIST
# -- Compiling architecture beh of LBIST
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(28): (vcom-1294) Declaration with designator "RESET" already exists in this region.
# ** =====> Prior declaration of "RESET" is at /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(13).
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(62): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(62): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(63): Signal "CNT_CLK" cannot be target of variable assignment statement.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(79): Signal "seed_index" cannot be target of variable assignment statement.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(80): Signal "CNT_CLK" cannot be target of variable assignment statement.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(81): Signal "CNT_LOOP" cannot be target of variable assignment statement.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(90): Signal "CNT_LOOP" cannot be target of variable assignment statement.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(93): Signal "CNT_CLK" cannot be target of variable assignment statement.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(100): Signal "seed_index" cannot be target of variable assignment statement.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(105): near "process": (vcom-1576) expecting CASE.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(107): Illegal sequential statement.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(130): near "next_": Identifier may not end with an underline.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(130): near "state": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(134): near "process": (vcom-1576) expecting CASE.
# End time: 04:39:00 on Jan 03,2022, Elapsed time: 0:00:01
# Errors: 15, Warnings: 0
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:39:42 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity LBIST
# -- Compiling architecture beh of LBIST
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(28): (vcom-1294) Declaration with designator "RESET" already exists in this region.
# ** =====> Prior declaration of "RESET" is at /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(13).
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(62): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(62): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(105): near "process": (vcom-1576) expecting CASE.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(107): Illegal sequential statement.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(130): near "next_": Identifier may not end with an underline.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(130): near "state": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(134): near "process": (vcom-1576) expecting CASE.
# End time: 04:39:42 on Jan 03,2022, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:40:29 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity LBIST
# -- Compiling architecture beh of LBIST
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(62): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(62): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(105): near "process": (vcom-1576) expecting CASE.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(107): Illegal sequential statement.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(130): near "next_": Identifier may not end with an underline.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(130): near "state": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(134): near "process": (vcom-1576) expecting CASE.
# End time: 04:40:29 on Jan 03,2022, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:40:55 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity LBIST
# -- Compiling architecture beh of LBIST
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(105): near "process": (vcom-1576) expecting CASE.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(107): Illegal sequential statement.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(130): near "next_": Identifier may not end with an underline.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(130): near "state": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(134): near "process": (vcom-1576) expecting CASE.
# End time: 04:40:55 on Jan 03,2022, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:41:42 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity LBIST
# -- Compiling architecture beh of LBIST
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(103): near "process": (vcom-1576) expecting CASE.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(105): Illegal sequential statement.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(128): near "next_": Identifier may not end with an underline.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(128): near "state": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(132): near "process": (vcom-1576) expecting CASE.
# End time: 04:41:42 on Jan 03,2022, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:42:15 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity LBIST
# -- Compiling architecture beh of LBIST
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(103): near "process": (vcom-1576) expecting CASE.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(105): Illegal sequential statement.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(132): near "process": (vcom-1576) expecting CASE.
# End time: 04:42:15 on Jan 03,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:42:33 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity LBIST
# -- Compiling architecture beh of LBIST
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(29): Nonresolved signal 'current_state' has multiple sources.
#   Drivers:
#     /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(58):Process CLK_proc
#        Driven at:
#           /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(61)
#     /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(56):Conditional signal assignment line__56
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(30): Nonresolved signal 'CNT_CLK' has multiple sources.
#   Drivers:
#     /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(73):Process FSM
#        Driven at:
#           /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(80)
#     /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(58):Process CLK_proc
#        Driven at:
#           /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(63)
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(75): (vcom-1339) Case statement choices cover only 5 out of 6 cases.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(107): (vcom-1339) Case statement choices cover only 5 out of 6 cases.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(139): VHDL Compiler exiting
# End time: 04:42:33 on Jan 03,2022, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:44:57 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity LBIST
# -- Compiling architecture beh of LBIST
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(30): Nonresolved signal 'current_state' has multiple sources.
#   Drivers:
#     /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(59):Process CLK_proc
#        Driven at:
#           /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(62)
#     /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(57):Conditional signal assignment line__57
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(31): Nonresolved signal 'CNT_CLK' has multiple sources.
#   Drivers:
#     /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(74):Process FSM
#        Driven at:
#           /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(82)
#     /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(59):Process CLK_proc
#        Driven at:
#           /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(64)
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(145): VHDL Compiler exiting
# End time: 04:44:57 on Jan 03,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:45:38 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity LBIST
# -- Compiling architecture beh of LBIST
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(30): Nonresolved signal 'current_state' has multiple sources.
#   Drivers:
#     /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(59):Process CLK_proc
#        Driven at:
#           /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(62)
#     /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(57):Conditional signal assignment line__57
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(31): Nonresolved signal 'CNT_CLK' has multiple sources.
#   Drivers:
#     /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(74):Process FSM
#        Driven at:
#           /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(82)
#     /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(59):Process CLK_proc
#        Driven at:
#           /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(64)
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(141): VHDL Compiler exiting
# End time: 04:45:39 on Jan 03,2022, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:47:29 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity LBIST
# -- Compiling architecture beh of LBIST
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(30): Nonresolved signal 'current_state' has multiple sources.
#   Drivers:
#     /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(59):Process CLK_proc
#        Driven at:
#           /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(62)
#     /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(57):Conditional signal assignment line__57
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(32): Nonresolved signal 'CNT_CLK' has multiple sources.
#   Drivers:
#     /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(74):Process FSM
#        Driven at:
#           /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(82)
#     /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(59):Process CLK_proc
#        Driven at:
#           /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(64)
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(141): VHDL Compiler exiting
# End time: 04:47:30 on Jan 03,2022, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:50:09 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity LBIST
# -- Compiling architecture beh of LBIST
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(32): Nonresolved signal 'CNT_CLK' has multiple sources.
#   Drivers:
#     /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(78):Process FSM
#        Driven at:
#           /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(86)
#     /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(59):Process CLK_proc
#        Driven at:
#           /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(67)
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(145): VHDL Compiler exiting
# End time: 04:50:09 on Jan 03,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:50:54 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity LBIST
# -- Compiling architecture beh of LBIST
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(32): Nonresolved signal 'CNT_CLK' has multiple sources.
#   Drivers:
#     /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(74):Process FSM
#        Driven at:
#           /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(82)
#     /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(59):Process CLK_proc
#        Driven at:
#           /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(67)
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(141): VHDL Compiler exiting
# End time: 04:50:54 on Jan 03,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:51:39 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity LBIST
# -- Compiling architecture beh of LBIST
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(32): Nonresolved signal 'CNT_CLK' has multiple sources.
#   Drivers:
#     /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(75):Process FSM
#        Driven at:
#           /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(95)
#     /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(59):Process CLK_proc
#        Driven at:
#           /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(64)
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd(141): VHDL Compiler exiting
# End time: 04:51:40 on Jan 03,2022, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:53:32 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity LBIST
# -- Compiling architecture beh of LBIST
# End time: 04:53:32 on Jan 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:53:33 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity LBIST
# -- Compiling architecture beh of LBIST
# End time: 04:53:33 on Jan 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST_complete.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:53:35 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST_complete.vhd 
# -- Loading package STANDARD
# -- Loading package ENV
# ** Warning: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST_complete.vhd(3): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity LBIST_complete
# -- Compiling architecture beh of LBIST_complete
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST_complete.vhd(234): (vcom-1484) Unknown formal identifier "test_soi29".
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST_complete.vhd(275): VHDL Compiler exiting
# End time: 04:53:35 on Jan 03,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST_complete.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:53:54 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST_complete.vhd 
# -- Loading package STANDARD
# -- Loading package ENV
# ** Warning: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST_complete.vhd(3): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity LBIST_complete
# -- Compiling architecture beh of LBIST_complete
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST_complete.vhd(287): near ";": (vcom-1576) expecting ',' or ')'.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST_complete.vhd(291): Statement cannot be labeled.
# ** Error: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST_complete.vhd(302): VHDL Compiler exiting
# End time: 04:53:55 on Jan 03,2022, Elapsed time: 0:00:01
# Errors: 3, Warnings: 1
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST_complete.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:54:20 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST_complete.vhd 
# -- Loading package STANDARD
# -- Loading package ENV
# ** Warning: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST_complete.vhd(3): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity LBIST_complete
# -- Compiling architecture beh of LBIST_complete
# End time: 04:54:20 on Jan 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST_complete.vhd
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 04:54:25 on Jan 03,2022
# vcom -reportprogress 300 -work work /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST_complete.vhd 
# -- Loading package STANDARD
# -- Loading package ENV
# ** Warning: /home/s290766/Desktop/Assignment/riscv_testing_2021_zoix/LBIST/LBIST_complete.vhd(3): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity LBIST_complete
# -- Compiling architecture beh of LBIST_complete
# End time: 04:54:26 on Jan 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
