Reading OpenROAD database at '/Users/prahalad/ReversableGate/openlane/conventional-ripple-openlane/runs/RUN_2025-11-05_20-17-51/41-openroad-repairantennas/1-diodeinsertion/ripple_adder_wrapper.odb'…
Reading library file at '/Users/prahalad/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/4an8h2zgjvxb79xycic0fl63w2yk470s-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 20 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   ripple_adder_wrapper
Die area:                 ( 0 0 ) ( 62175 72895 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     217
Number of terminals:      31
Number of snets:          2
Number of nets:           170

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 62.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 4863.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 680.
[INFO DRT-0033] via shape region query size = 95.
[INFO DRT-0033] met2 shape region query size = 68.
[INFO DRT-0033] via2 shape region query size = 76.
[INFO DRT-0033] met3 shape region query size = 75.
[INFO DRT-0033] via3 shape region query size = 76.
[INFO DRT-0033] met4 shape region query size = 23.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 169 pins.
[INFO DRT-0081]   Complete 56 unique inst patterns.
[INFO DRT-0084]   Complete 87 groups.
#scanned instances     = 217
#unique  instances     = 62
#stdCellGenAp          = 1298
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 976
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 447
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:01, memory = 110.58 (MB), peak = 110.58 (MB)

[INFO DRT-0157] Number of guides:     934

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 9 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 10 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 338.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 232.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 122.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 18.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 460 vertical wires in 1 frboxes and 250 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 26 vertical wires in 1 frboxes and 44 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 113.29 (MB), peak = 113.29 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 113.32 (MB), peak = 113.32 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 134.50 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 138.79 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 141.88 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 141.88 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1   met2   met3
Metal Spacing        3      2      5
Short                2      0      0
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:00, memory = 181.01 (MB), peak = 415.43 (MB)
Total wire length = 2128 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1096 um.
Total wire length on LAYER met2 = 949 um.
Total wire length on LAYER met3 = 82 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 892.
Up-via summary (total 892):

----------------------
 FR_MASTERSLICE      0
            li1    447
           met1    427
           met2     18
           met3      0
           met4      0
----------------------
                   892


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 186.04 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 187.24 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:00, memory = 191.93 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:00, memory = 196.70 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Metal Spacing        2
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:00, memory = 230.66 (MB), peak = 465.36 (MB)
Total wire length = 2118 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1082 um.
Total wire length on LAYER met2 = 948 um.
Total wire length on LAYER met3 = 87 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 888.
Up-via summary (total 888):

----------------------
 FR_MASTERSLICE      0
            li1    447
           met1    423
           met2     18
           met3      0
           met4      0
----------------------
                   888


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 230.66 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 230.66 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 230.66 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 230.66 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 230.66 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 251.54 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met1
Short                5
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:01, memory = 281.79 (MB), peak = 523.79 (MB)
Total wire length = 2127 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1084 um.
Total wire length on LAYER met2 = 945 um.
Total wire length on LAYER met3 = 97 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 873.
Up-via summary (total 873):

----------------------
 FR_MASTERSLICE      0
            li1    447
           met1    406
           met2     20
           met3      0
           met4      0
----------------------
                   873


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 284.69 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 284.69 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 284.69 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 284.69 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:00, memory = 307.72 (MB), peak = 540.07 (MB)
Total wire length = 2127 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1080 um.
Total wire length on LAYER met2 = 948 um.
Total wire length on LAYER met3 = 97 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 877.
Up-via summary (total 877):

----------------------
 FR_MASTERSLICE      0
            li1    447
           met1    410
           met2     20
           met3      0
           met4      0
----------------------
                   877


[INFO DRT-0198] Complete detail routing.
Total wire length = 2127 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1080 um.
Total wire length on LAYER met2 = 948 um.
Total wire length on LAYER met3 = 97 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 877.
Up-via summary (total 877):

----------------------
 FR_MASTERSLICE      0
            li1    447
           met1    410
           met2     20
           met3      0
           met4      0
----------------------
                   877


[INFO DRT-0267] cpu time = 00:00:48, elapsed time = 00:00:03, memory = 307.72 (MB), peak = 540.07 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                36     135.13
  Tap cell                                 30      37.54
  Clock buffer                              4      88.84
  Timing Repair Buffer                     42     233.97
  Sequential cell                          26     520.50
  Multi-Input combinational cell           79     624.35
  Total                                   217    1640.32
Writing OpenROAD database to '/Users/prahalad/ReversableGate/openlane/conventional-ripple-openlane/runs/RUN_2025-11-05_20-17-51/43-openroad-detailedrouting/ripple_adder_wrapper.odb'…
Writing netlist to '/Users/prahalad/ReversableGate/openlane/conventional-ripple-openlane/runs/RUN_2025-11-05_20-17-51/43-openroad-detailedrouting/ripple_adder_wrapper.nl.v'…
Writing powered netlist to '/Users/prahalad/ReversableGate/openlane/conventional-ripple-openlane/runs/RUN_2025-11-05_20-17-51/43-openroad-detailedrouting/ripple_adder_wrapper.pnl.v'…
Writing layout to '/Users/prahalad/ReversableGate/openlane/conventional-ripple-openlane/runs/RUN_2025-11-05_20-17-51/43-openroad-detailedrouting/ripple_adder_wrapper.def'…
Writing timing constraints to '/Users/prahalad/ReversableGate/openlane/conventional-ripple-openlane/runs/RUN_2025-11-05_20-17-51/43-openroad-detailedrouting/ripple_adder_wrapper.sdc'…
