;redcode
;assert 1
	SPL 0, <-42
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN <-127, 100
	MOV 12, @10
	SPL 0, -98
	MOV #102, -101
	MOV @-127, 100
	SUB #12, @20
	SUB #102, -101
	MOV @127, 106
	MOV -7, <-20
	JMP @270, @0
	SUB #12, @20
	SUB 11, <10
	SUB @12, @10
	ADD 3, @21
	MOV @121, 102
	CMP @-127, 105
	ADD 3, @21
	DAT <12, <20
	SLT #1, 0
	SPL <12, #10
	SUB #12, @20
	JMN 700, 601
	MOV @121, 102
	ADD 3, @21
	JMN 700, 601
	JMN 700, 601
	ADD 270, 60
	JMN 210, 60
	ADD 130, 9
	MOV -7, <-20
	JMN 210, 60
	JMN 210, 60
	DJN -1, @-20
	ADD #51, @0
	SUB @-12, 810
	SUB #12, @20
	SPL 0, <-42
	SLT -1, <-25
	SLT @13, 2
	SLT @13, 2
	SLT @13, 2
	JMN 210, 60
	SPL 0, <-42
	MOV -1, <-20
	MOV -1, <-20
