{
  "design": {
    "design_info": {
      "boundary_crc": "0x677A1E3AB6DFF053",
      "device": "xc7z020clg400-1",
      "name": "vcnet_1g",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "axi_vdma_0": "",
      "vcnet_get_dma_addr": {
        "axilite_regs_0": "",
        "svr_flags_0": "",
        "xlslice_0": "",
        "peek_dma_addr_0": ""
      },
      "hdmi_out": {
        "v_tc_out": "",
        "constant_1": "",
        "axi_dynclk_0": "",
        "v_axi4s_vid_out_0": "",
        "rgb2dvi_0": "",
        "axis_subset_converter_0": "",
        "xlconstant_0": ""
      },
      "hdmi_in": {
        "v_tc_in": "",
        "axis_video_fork_0": "",
        "v_vid_in_axi4s_0": "",
        "dvi2rgb_0": "",
        "rst_vin_pixelclk": "",
        "axi_gpio_video": "",
        "xlslice_0": "",
        "xlslice_1": "",
        "xlslice_2": "",
        "xlconstant_0": "",
        "switch_format_0": "",
        "xlconcat_0": "",
        "system_ila_0": "",
        "yuv444_to_yuv411_0": "",
        "yuv411_add_dummy_pix_0": "",
        "hdmi_sig_count_0": "",
        "axilite_regs_hdmi_in_stat": "",
        "sync_regs_0": "",
        "sync_regs_1": "",
        "hdmi_in_stat_0": "",
        "rgb24_to_yuv444_full_0": ""
      },
      "vcnet_io": {
        "axilite_regs_i2c_ir": "",
        "axilite_regs_spi": "",
        "val0": "",
        "val0_32": "",
        "val0_3": "",
        "ps_watchdog_0": "",
        "block_aximaster_0": "",
        "ps_reboot_0": "",
        "i2s_axis_0": "",
        "axis_data_fifo_0": "",
        "reg_i2s_0": "",
        "vcnet_reg_array_0": "",
        "vcnet_spi_peripheral_0": "",
        "axilite_regs_ir": "",
        "vcnet_ir_control_0": "",
        "axis_dwidth_converter_0": "",
        "system_ila_0": "",
        "util_vector_logic_0": "",
        "regs_i2c_master_0": "",
        "axis_data_fifo_1": "",
        "regs_maxis_0": "",
        "vcnet_ir_fmt_0": ""
      },
      "zynq": {
        "rst_ps7_clk0_100M": "",
        "rst_ps7_clk1_142M": "",
        "processing_system7_0": ""
      },
      "s_axi_hp0": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": "",
          "s00_data_fifo": ""
        },
        "s01_couplers": {
          "s01_regslice": "",
          "auto_us_df": ""
        },
        "m00_couplers": {
          "m00_data_fifo": "",
          "m00_regslice": "",
          "auto_pc": ""
        }
      },
      "m_axi_periph": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {
          "auto_cc": ""
        },
        "m06_couplers": {},
        "m07_couplers": {},
        "m08_couplers": {},
        "m09_couplers": {}
      },
      "s_axi_gp0": {
        "s00_couplers": {
          "auto_pc": ""
        }
      },
      "xlconcat_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "HDMI_HPD": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "TMDS_IN": {
        "mode": "Slave",
        "vlnv_bus_definition": "digilentinc.com:interface:tmds:1.0",
        "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
      },
      "DDC": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "TMDS_OUT": {
        "mode": "Master",
        "vlnv_bus_definition": "digilentinc.com:interface:tmds:1.0",
        "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
      }
    },
    "ports": {
      "IR_OUT": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "LED": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "EXT_MCU_SCLK": {
        "direction": "I",
        "left": "4",
        "right": "0"
      },
      "EXT_MCU_DOUT": {
        "direction": "O",
        "left": "4",
        "right": "0"
      },
      "I2S_BCLK": {
        "direction": "I"
      },
      "I2S_LR": {
        "direction": "I"
      },
      "I2S_DAT": {
        "direction": "I"
      },
      "GPIO_OUT": {
        "direction": "O",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "axi_vdma_0": {
        "vlnv": "xilinx.com:ip:axi_vdma:6.3",
        "xci_name": "vcnet_1g_axi_vdma_0_0",
        "xci_path": "ip\\vcnet_1g_axi_vdma_0_0\\vcnet_1g_axi_vdma_0_0.xci",
        "inst_hier_path": "axi_vdma_0",
        "parameters": {
          "c_m_axi_mm2s_data_width": {
            "value": "32"
          },
          "c_m_axis_mm2s_tdata_width": {
            "value": "24"
          },
          "c_mm2s_genlock_mode": {
            "value": "0"
          },
          "c_mm2s_linebuffer_depth": {
            "value": "4096"
          },
          "c_mm2s_max_burst_length": {
            "value": "32"
          },
          "c_num_fstores": {
            "value": "8"
          },
          "c_s2mm_genlock_mode": {
            "value": "0"
          },
          "c_s2mm_linebuffer_depth": {
            "value": "4096"
          },
          "c_s2mm_max_burst_length": {
            "value": "32"
          }
        },
        "interface_ports": {
          "M_AXI_MM2S": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_MM2S",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_S2MM": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_S2MM",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_MM2S": {
              "range": "4G",
              "width": "32"
            },
            "Data_S2MM": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "vcnet_get_dma_addr": {
        "interface_ports": {
          "s_axi_AXILiteS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "CLK1": {
            "type": "clk",
            "direction": "I"
          },
          "AXI_AWREADY": {
            "direction": "I"
          },
          "AXI_AWVALID": {
            "direction": "I"
          },
          "AXI_AWADDR": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "CKL1_RESETN": {
            "type": "rst",
            "direction": "I"
          },
          "FORMAT": {
            "type": "data",
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        },
        "components": {
          "axilite_regs_0": {
            "vlnv": "xilinx.com:module_ref:axilite_regs:1.0",
            "xci_name": "vcnet_1g_axilite_regs_0_0",
            "xci_path": "ip\\vcnet_1g_axilite_regs_0_0\\vcnet_1g_axilite_regs_0_0.xci",
            "inst_hier_path": "vcnet_get_dma_addr/axilite_regs_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axilite_regs",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "s_axi_AXILiteS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "142857132",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "s_axi_AXILiteS_AWADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "s_axi_AXILiteS_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "s_axi_AXILiteS_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "s_axi_AXILiteS_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "s_axi_AXILiteS_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "s_axi_AXILiteS_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "s_axi_AXILiteS_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "s_axi_AXILiteS_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "s_axi_AXILiteS_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "s_axi_AXILiteS_BREADY",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "s_axi_AXILiteS_ARADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "s_axi_AXILiteS_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "s_axi_AXILiteS_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "s_axi_AXILiteS_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "s_axi_AXILiteS_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "s_axi_AXILiteS_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "s_axi_AXILiteS_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axi_AXILiteS",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "RESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "142857132",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK1",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "RD_ADDR_EN": {
                "direction": "O"
              },
              "RD_ADDR": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "RD_DATA_EN": {
                "direction": "I"
              },
              "RD_DATA": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WR_EN": {
                "direction": "O"
              },
              "WR_ADDR": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "WR_DATA": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "svr_flags_0": {
            "vlnv": "xilinx.com:module_ref:svr_flags:1.0",
            "xci_name": "vcnet_1g_svr_flags_0_0",
            "xci_path": "ip\\vcnet_1g_svr_flags_0_0\\vcnet_1g_svr_flags_0_0.xci",
            "inst_hier_path": "vcnet_get_dma_addr/svr_flags_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "svr_flags",
              "boundary_crc": "0x0"
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "RESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "142857132",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK1",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "WR_EN": {
                "direction": "I"
              },
              "WR_ADDR": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "WR_DATA": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "SVR_FLAGS": {
                "direction": "O",
                "left": "7",
                "right": "0"
              }
            }
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "vcnet_1g_xlslice_0_0",
            "xci_path": "ip\\vcnet_1g_xlslice_0_0\\vcnet_1g_xlslice_0_0.xci",
            "inst_hier_path": "vcnet_get_dma_addr/xlslice_0",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "8"
              },
              "DOUT_WIDTH": {
                "value": "2"
              }
            }
          },
          "peek_dma_addr_0": {
            "vlnv": "xilinx.com:module_ref:peek_dma_addr:1.0",
            "xci_name": "vcnet_1g_peek_dma_addr_0_0",
            "xci_path": "ip\\vcnet_1g_peek_dma_addr_0_0\\vcnet_1g_peek_dma_addr_0_0.xci",
            "inst_hier_path": "vcnet_get_dma_addr/peek_dma_addr_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "peek_dma_addr",
              "boundary_crc": "0x0"
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "RESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "142857132",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK1",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "RD_ADDR_EN": {
                "direction": "I"
              },
              "RD_ADDR": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "RD_DATA_EN": {
                "direction": "O"
              },
              "RD_DATA": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AXI_AWADDR": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AXI_AWREADY": {
                "direction": "I"
              },
              "AXI_AWVALID": {
                "direction": "I"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "s_axi_AXILiteS",
              "axilite_regs_0/s_axi_AXILiteS"
            ]
          }
        },
        "nets": {
          "AXI_AWADDR_1": {
            "ports": [
              "AXI_AWADDR",
              "peek_dma_addr_0/AXI_AWADDR"
            ]
          },
          "AXI_AWREADY_1": {
            "ports": [
              "AXI_AWREADY",
              "peek_dma_addr_0/AXI_AWREADY"
            ]
          },
          "AXI_AWVALID_1": {
            "ports": [
              "AXI_AWVALID",
              "peek_dma_addr_0/AXI_AWVALID"
            ]
          },
          "CLK_1": {
            "ports": [
              "CLK1",
              "svr_flags_0/CLK",
              "axilite_regs_0/CLK",
              "peek_dma_addr_0/CLK"
            ]
          },
          "RESETN_1": {
            "ports": [
              "CKL1_RESETN",
              "svr_flags_0/RESETN",
              "axilite_regs_0/RESETN",
              "peek_dma_addr_0/RESETN"
            ]
          },
          "axilite_regs_0_RD_ADDR": {
            "ports": [
              "axilite_regs_0/RD_ADDR",
              "peek_dma_addr_0/RD_ADDR"
            ]
          },
          "axilite_regs_0_RD_ADDR_EN": {
            "ports": [
              "axilite_regs_0/RD_ADDR_EN",
              "peek_dma_addr_0/RD_ADDR_EN"
            ]
          },
          "axilite_regs_0_WR_ADDR": {
            "ports": [
              "axilite_regs_0/WR_ADDR",
              "svr_flags_0/WR_ADDR"
            ]
          },
          "axilite_regs_0_WR_DATA": {
            "ports": [
              "axilite_regs_0/WR_DATA",
              "svr_flags_0/WR_DATA"
            ]
          },
          "axilite_regs_0_WR_EN": {
            "ports": [
              "axilite_regs_0/WR_EN",
              "svr_flags_0/WR_EN"
            ]
          },
          "peek_dma_addr_0_RD_DATA": {
            "ports": [
              "peek_dma_addr_0/RD_DATA",
              "axilite_regs_0/RD_DATA"
            ]
          },
          "peek_dma_addr_0_RD_DATA_EN": {
            "ports": [
              "peek_dma_addr_0/RD_DATA_EN",
              "axilite_regs_0/RD_DATA_EN"
            ]
          },
          "svr_flags_0_SVR_FLAGS": {
            "ports": [
              "svr_flags_0/SVR_FLAGS",
              "xlslice_0/Din"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "FORMAT"
            ]
          }
        }
      },
      "hdmi_out": {
        "interface_ports": {
          "TMDS_1": {
            "mode": "Master",
            "vlnv_bus_definition": "digilentinc.com:interface:tmds:1.0",
            "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
          },
          "V_TC_OUT_CTRL": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s00_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "video_in": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "CLK0": {
            "type": "clk",
            "direction": "I"
          },
          "CLK1": {
            "type": "clk",
            "direction": "I"
          },
          "CLK0_RESETN": {
            "type": "rst",
            "direction": "I"
          },
          "V_TC_OUT_IRQ": {
            "type": "intr",
            "direction": "O"
          }
        },
        "components": {
          "v_tc_out": {
            "vlnv": "xilinx.com:ip:v_tc:6.2",
            "xci_name": "vcnet_1g_v_tc_out_0",
            "xci_path": "ip\\vcnet_1g_v_tc_out_0\\vcnet_1g_v_tc_out_0.xci",
            "inst_hier_path": "hdmi_out/v_tc_out",
            "parameters": {
              "enable_detection": {
                "value": "false"
              }
            }
          },
          "constant_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "vcnet_1g_constant_1_0",
            "xci_path": "ip\\vcnet_1g_constant_1_0\\vcnet_1g_constant_1_0.xci",
            "inst_hier_path": "hdmi_out/constant_1"
          },
          "axi_dynclk_0": {
            "vlnv": "digilentinc.com:ip:axi_dynclk:1.0",
            "xci_name": "vcnet_1g_axi_dynclk_0_0",
            "xci_path": "ip\\vcnet_1g_axi_dynclk_0_0\\vcnet_1g_axi_dynclk_0_0.xci",
            "inst_hier_path": "hdmi_out/axi_dynclk_0",
            "parameters": {
              "ADD_BUFMR": {
                "value": "false"
              }
            }
          },
          "v_axi4s_vid_out_0": {
            "vlnv": "xilinx.com:ip:v_axi4s_vid_out:4.0",
            "xci_name": "vcnet_1g_v_axi4s_vid_out_0_0",
            "xci_path": "ip\\vcnet_1g_v_axi4s_vid_out_0_0\\vcnet_1g_v_axi4s_vid_out_0_0.xci",
            "inst_hier_path": "hdmi_out/v_axi4s_vid_out_0",
            "parameters": {
              "C_ADDR_WIDTH": {
                "value": "12"
              },
              "C_HAS_ASYNC_CLK": {
                "value": "1"
              },
              "C_S_AXIS_VIDEO_DATA_WIDTH": {
                "value": "8"
              },
              "C_S_AXIS_VIDEO_FORMAT": {
                "value": "2"
              },
              "C_VTG_MASTER_SLAVE": {
                "value": "1"
              }
            }
          },
          "rgb2dvi_0": {
            "vlnv": "digilentinc.com:ip:rgb2dvi:1.3",
            "xci_name": "vcnet_1g_rgb2dvi_0_0",
            "xci_path": "ip\\vcnet_1g_rgb2dvi_0_0\\vcnet_1g_rgb2dvi_0_0.xci",
            "inst_hier_path": "hdmi_out/rgb2dvi_0",
            "parameters": {
              "kClkRange": {
                "value": "1"
              },
              "kGenerateSerialClk": {
                "value": "false"
              },
              "kRstActiveHigh": {
                "value": "false"
              }
            }
          },
          "axis_subset_converter_0": {
            "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
            "xci_name": "vcnet_1g_axis_subset_converter_0_0",
            "xci_path": "ip\\vcnet_1g_axis_subset_converter_0_0\\vcnet_1g_axis_subset_converter_0_0.xci",
            "inst_hier_path": "hdmi_out/axis_subset_converter_0",
            "parameters": {
              "M_HAS_TKEEP": {
                "value": "1"
              },
              "M_HAS_TLAST": {
                "value": "1"
              },
              "M_HAS_TREADY": {
                "value": "1"
              },
              "M_HAS_TSTRB": {
                "value": "0"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "3"
              },
              "M_TDEST_WIDTH": {
                "value": "0"
              },
              "M_TID_WIDTH": {
                "value": "0"
              },
              "M_TUSER_WIDTH": {
                "value": "1"
              },
              "S_HAS_TKEEP": {
                "value": "1"
              },
              "S_HAS_TLAST": {
                "value": "1"
              },
              "S_HAS_TREADY": {
                "value": "1"
              },
              "S_HAS_TSTRB": {
                "value": "0"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "3"
              },
              "S_TDEST_WIDTH": {
                "value": "0"
              },
              "S_TID_WIDTH": {
                "value": "0"
              },
              "S_TUSER_WIDTH": {
                "value": "1"
              },
              "TDATA_REMAP": {
                "value": "tdata[23:16],tdata[7:0],tdata[15:8]"
              },
              "TKEEP_REMAP": {
                "value": "tkeep[2:0]"
              },
              "TLAST_REMAP": {
                "value": "tlast[0]"
              },
              "TUSER_REMAP": {
                "value": "tuser[0:0]"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "vcnet_1g_xlconstant_0_0",
            "xci_path": "ip\\vcnet_1g_xlconstant_0_0\\vcnet_1g_xlconstant_0_0.xci",
            "inst_hier_path": "hdmi_out/xlconstant_0"
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "TMDS_1",
              "rgb2dvi_0/TMDS"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "V_TC_OUT_CTRL",
              "v_tc_out/ctrl"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "s00_axi",
              "axi_dynclk_0/s00_axi"
            ]
          },
          "axis_subset_converter_0_M_AXIS": {
            "interface_ports": [
              "axis_subset_converter_0/M_AXIS",
              "v_axi4s_vid_out_0/video_in"
            ]
          },
          "v_axi4s_vid_out_0_vid_io_out": {
            "interface_ports": [
              "v_axi4s_vid_out_0/vid_io_out",
              "rgb2dvi_0/RGB"
            ]
          },
          "v_tc_0_vtiming_out": {
            "interface_ports": [
              "v_tc_out/vtiming_out",
              "v_axi4s_vid_out_0/vtiming_in"
            ]
          },
          "video_in_1": {
            "interface_ports": [
              "video_in",
              "axis_subset_converter_0/S_AXIS"
            ]
          }
        },
        "nets": {
          "REF_CLK_I_1": {
            "ports": [
              "CLK0",
              "axi_dynclk_0/REF_CLK_I",
              "axi_dynclk_0/s00_axi_aclk",
              "v_tc_out/s_axi_aclk"
            ]
          },
          "aclk_1": {
            "ports": [
              "CLK1",
              "v_axi4s_vid_out_0/aclk",
              "axis_subset_converter_0/aclk"
            ]
          },
          "axi_dynclk_0_LOCKED_O": {
            "ports": [
              "axi_dynclk_0/LOCKED_O",
              "rgb2dvi_0/aRst_n"
            ]
          },
          "axi_dynclk_0_PXL_CLK_5X_O": {
            "ports": [
              "axi_dynclk_0/PXL_CLK_5X_O",
              "rgb2dvi_0/SerialClk"
            ]
          },
          "axi_dynclk_0_PXL_CLK_O": {
            "ports": [
              "axi_dynclk_0/PXL_CLK_O",
              "rgb2dvi_0/PixelClk",
              "v_axi4s_vid_out_0/vid_io_out_clk",
              "v_tc_out/clk"
            ]
          },
          "constant_1_dout": {
            "ports": [
              "constant_1/dout",
              "v_axi4s_vid_out_0/aresetn"
            ]
          },
          "s00_axi_aresetn_1": {
            "ports": [
              "CLK0_RESETN",
              "axi_dynclk_0/s00_axi_aresetn",
              "v_tc_out/s_axi_aresetn"
            ]
          },
          "v_tc_out_irq": {
            "ports": [
              "v_tc_out/irq",
              "V_TC_OUT_IRQ"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "axis_subset_converter_0/aresetn"
            ]
          }
        }
      },
      "hdmi_in": {
        "interface_ports": {
          "TMDS": {
            "mode": "Slave",
            "vlnv_bus_definition": "digilentinc.com:interface:tmds:1.0",
            "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
          },
          "DDC": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "V_TC_IN_CTRL": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "VIN_VIDEO_OUT": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "HDMI_HPD": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          },
          "HDMI_IN_GPIO": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "HDMI_IN_STAT": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "CLK2": {
            "type": "clk",
            "direction": "I"
          },
          "CLK0": {
            "type": "clk",
            "direction": "I"
          },
          "CLK1": {
            "type": "clk",
            "direction": "I"
          },
          "CLK0_RESETN": {
            "type": "rst",
            "direction": "I"
          },
          "CLK1_RESETN": {
            "type": "rst",
            "direction": "I"
          },
          "V_TC_IN_IRQ": {
            "type": "intr",
            "direction": "O"
          },
          "PROC_RESETN": {
            "type": "rst",
            "direction": "I"
          },
          "FORMAT": {
            "type": "data",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ip2intc_irpt": {
            "type": "intr",
            "direction": "O"
          }
        },
        "components": {
          "v_tc_in": {
            "vlnv": "xilinx.com:ip:v_tc:6.2",
            "xci_name": "vcnet_1g_v_tc_in_0",
            "xci_path": "ip\\vcnet_1g_v_tc_in_0\\vcnet_1g_v_tc_in_0.xci",
            "inst_hier_path": "hdmi_in/v_tc_in",
            "parameters": {
              "HAS_INTC_IF": {
                "value": "true"
              },
              "enable_generation": {
                "value": "false"
              },
              "horizontal_blank_detection": {
                "value": "false"
              },
              "max_lines_per_frame": {
                "value": "2048"
              },
              "vertical_blank_detection": {
                "value": "false"
              }
            }
          },
          "axis_video_fork_0": {
            "vlnv": "xilinx.com:module_ref:axis_video_fork:1.0",
            "xci_name": "vcnet_1g_axis_video_fork_0_0",
            "xci_path": "ip\\vcnet_1g_axis_video_fork_0_0\\vcnet_1g_axis_video_fork_0_0.xci",
            "inst_hier_path": "hdmi_in/axis_video_fork_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axis_video_fork",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M0": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "142857132",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M0_TDATA",
                    "direction": "O",
                    "left": "23",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "M0_TKEEP",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "M0_TLAST",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "M0_TUSER",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "M0_TVALID",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "M0_TREADY",
                    "direction": "I"
                  }
                }
              },
              "M1": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "142857132",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M1_TDATA",
                    "direction": "O",
                    "left": "23",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "M1_TKEEP",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "M1_TLAST",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "M1_TUSER",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "M1_TVALID",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "M1_TREADY",
                    "direction": "I"
                  }
                }
              },
              "S": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "142857132",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK1",
                    "value_src": "default_prop"
                  },
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xilinx.com:video:G_B_R_444:1.0} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value rows} size {attribs {resolve_type generated dependency active_rows format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_rows_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cols} size {attribs {resolve_type generated dependency active_cols format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_cols_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_G {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value G} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_B {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value B} enabled {attribs {resolve_type generated dependency video_comp1_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp1_offset format long minimum {} maximum {}} value 8} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_R {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value R} enabled {attribs {resolve_type generated dependency video_comp2_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp2_offset format long minimum {} maximum {}} value 16} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}} TDATA_WIDTH 24}",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_TDATA",
                    "direction": "I",
                    "left": "23",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "S_TLAST",
                    "direction": "I"
                  },
                  "TUSER": {
                    "physical_name": "S_TUSER",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "S_TVALID",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "S_TREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M0:M1:S",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "RESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "142857132",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK1",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "v_vid_in_axi4s_0": {
            "vlnv": "xilinx.com:ip:v_vid_in_axi4s:5.0",
            "xci_name": "vcnet_1g_v_vid_in_axi4s_0_0",
            "xci_path": "ip\\vcnet_1g_v_vid_in_axi4s_0_0\\vcnet_1g_v_vid_in_axi4s_0_0.xci",
            "inst_hier_path": "hdmi_in/v_vid_in_axi4s_0",
            "parameters": {
              "C_ADDR_WIDTH": {
                "value": "12"
              },
              "C_HAS_ASYNC_CLK": {
                "value": "1"
              }
            }
          },
          "dvi2rgb_0": {
            "vlnv": "digilentinc.com:ip:dvi2rgb:1.7",
            "xci_name": "vcnet_1g_dvi2rgb_0_0",
            "xci_path": "ip\\vcnet_1g_dvi2rgb_0_0\\vcnet_1g_dvi2rgb_0_0.xci",
            "inst_hier_path": "hdmi_in/dvi2rgb_0",
            "parameters": {
              "kAddBUFG": {
                "value": "false"
              },
              "kClkRange": {
                "value": "1"
              },
              "kEdidFileName": {
                "value": "1080_edid.data"
              },
              "kRstActiveHigh": {
                "value": "false"
              }
            }
          },
          "rst_vin_pixelclk": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "vcnet_1g_rst_vin_pixelclk_0",
            "xci_path": "ip\\vcnet_1g_rst_vin_pixelclk_0\\vcnet_1g_rst_vin_pixelclk_0.xci",
            "inst_hier_path": "hdmi_in/rst_vin_pixelclk"
          },
          "axi_gpio_video": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "vcnet_1g_axi_gpio_video_0",
            "xci_path": "ip\\vcnet_1g_axi_gpio_video_0\\vcnet_1g_axi_gpio_video_0.xci",
            "inst_hier_path": "hdmi_in/axi_gpio_video",
            "parameters": {
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO2_WIDTH": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "1"
              },
              "C_INTERRUPT_PRESENT": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "vcnet_1g_xlslice_0_1",
            "xci_path": "ip\\vcnet_1g_xlslice_0_1\\vcnet_1g_xlslice_0_1.xci",
            "inst_hier_path": "hdmi_in/xlslice_0",
            "parameters": {
              "DIN_FROM": {
                "value": "7"
              },
              "DIN_WIDTH": {
                "value": "24"
              },
              "DOUT_WIDTH": {
                "value": "8"
              }
            }
          },
          "xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "vcnet_1g_xlslice_1_0",
            "xci_path": "ip\\vcnet_1g_xlslice_1_0\\vcnet_1g_xlslice_1_0.xci",
            "inst_hier_path": "hdmi_in/xlslice_1",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_TO": {
                "value": "8"
              },
              "DIN_WIDTH": {
                "value": "24"
              },
              "DOUT_WIDTH": {
                "value": "8"
              }
            }
          },
          "xlslice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "vcnet_1g_xlslice_2_0",
            "xci_path": "ip\\vcnet_1g_xlslice_2_0\\vcnet_1g_xlslice_2_0.xci",
            "inst_hier_path": "hdmi_in/xlslice_2",
            "parameters": {
              "DIN_FROM": {
                "value": "23"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DIN_WIDTH": {
                "value": "24"
              },
              "DOUT_WIDTH": {
                "value": "8"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "vcnet_1g_xlconstant_0_1",
            "xci_path": "ip\\vcnet_1g_xlconstant_0_1\\vcnet_1g_xlconstant_0_1.xci",
            "inst_hier_path": "hdmi_in/xlconstant_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "switch_format_0": {
            "vlnv": "xilinx.com:module_ref:switch_format:1.0",
            "xci_name": "vcnet_1g_switch_format_0_0",
            "xci_path": "ip\\vcnet_1g_switch_format_0_0\\vcnet_1g_switch_format_0_0.xci",
            "inst_hier_path": "hdmi_in/switch_format_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "switch_format",
              "boundary_crc": "0x0"
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "RESETN",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_dvi2rgb_0_0_PixelClk",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "FORMAT": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "I_DE": {
                "direction": "I"
              },
              "I_DATA": {
                "direction": "I",
                "left": "23",
                "right": "0",
                "parameters": {
                  "PortWidth": {
                    "value": "24",
                    "value_src": "ip_prop"
                  }
                }
              },
              "I_VSYNC": {
                "direction": "I"
              },
              "I_HSYNC": {
                "direction": "I"
              },
              "O_DE": {
                "direction": "O"
              },
              "O_DATA": {
                "direction": "O",
                "left": "23",
                "right": "0"
              },
              "O_VSYNC": {
                "direction": "O"
              },
              "O_HSYNC": {
                "direction": "O"
              },
              "F2I_DE": {
                "direction": "I"
              },
              "F2I_DATA": {
                "direction": "I",
                "left": "23",
                "right": "0"
              },
              "F2I_VSYNC": {
                "direction": "I"
              },
              "F2I_HSYNC": {
                "direction": "I"
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "vcnet_1g_xlconcat_0_0",
            "xci_path": "ip\\vcnet_1g_xlconcat_0_0\\vcnet_1g_xlconcat_0_0.xci",
            "inst_hier_path": "hdmi_in/xlconcat_0",
            "parameters": {
              "IN0_WIDTH": {
                "value": "8"
              },
              "IN1_WIDTH": {
                "value": "8"
              },
              "IN2_WIDTH": {
                "value": "8"
              },
              "NUM_PORTS": {
                "value": "3"
              }
            }
          },
          "system_ila_0": {
            "vlnv": "xilinx.com:ip:system_ila:1.1",
            "xci_name": "vcnet_1g_system_ila_0_0",
            "xci_path": "ip\\vcnet_1g_system_ila_0_0\\vcnet_1g_system_ila_0_0.xci",
            "inst_hier_path": "hdmi_in/system_ila_0",
            "parameters": {
              "C_DATA_DEPTH": {
                "value": "8192"
              },
              "C_MON_TYPE": {
                "value": "NATIVE"
              },
              "C_NUM_OF_PROBES": {
                "value": "11"
              }
            }
          },
          "yuv444_to_yuv411_0": {
            "vlnv": "xilinx.com:module_ref:yuv444_to_yuv411:1.0",
            "xci_name": "vcnet_1g_yuv444_to_yuv411_0_0",
            "xci_path": "ip\\vcnet_1g_yuv444_to_yuv411_0_0\\vcnet_1g_yuv444_to_yuv411_0_0.xci",
            "inst_hier_path": "hdmi_in/yuv444_to_yuv411_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "yuv444_to_yuv411",
              "boundary_crc": "0x0"
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_dvi2rgb_0_0_PixelClk",
                    "value_src": "default_prop"
                  }
                }
              },
              "I_DE": {
                "direction": "I"
              },
              "I_VSYNC": {
                "direction": "I"
              },
              "I_HSYNC": {
                "direction": "I"
              },
              "I_USER": {
                "direction": "I"
              },
              "I_Y": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "I_U": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "I_V": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "O_DE": {
                "direction": "O"
              },
              "O_VSYNC": {
                "direction": "O"
              },
              "O_HSYNC": {
                "direction": "O"
              },
              "O_USER": {
                "direction": "O"
              },
              "O_LAST": {
                "direction": "O"
              },
              "O_Y0": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "O_Y1": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "O_UV": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "O_OFFSET": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "O_VALID": {
                "direction": "O"
              }
            }
          },
          "yuv411_add_dummy_pix_0": {
            "vlnv": "xilinx.com:module_ref:yuv411_add_dummy_pixels:1.0",
            "xci_name": "vcnet_1g_yuv411_add_dummy_pix_0_0",
            "xci_path": "ip\\vcnet_1g_yuv411_add_dummy_pix_0_0\\vcnet_1g_yuv411_add_dummy_pix_0_0.xci",
            "inst_hier_path": "hdmi_in/yuv411_add_dummy_pix_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "yuv411_add_dummy_pixels",
              "boundary_crc": "0x0"
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "RESETN",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_dvi2rgb_0_0_PixelClk",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "I_DE": {
                "direction": "I"
              },
              "I_VALID": {
                "direction": "I"
              },
              "I_VSYNC": {
                "direction": "I"
              },
              "I_HSYNC": {
                "direction": "I"
              },
              "I_Y0": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "I_Y1": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "I_UV": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "O_DE": {
                "direction": "O"
              },
              "O_VSYNC": {
                "direction": "O"
              },
              "O_HSYNC": {
                "direction": "O"
              },
              "O_DATA": {
                "direction": "O",
                "left": "23",
                "right": "0"
              }
            }
          },
          "hdmi_sig_count_0": {
            "vlnv": "xilinx.com:module_ref:hdmi_sig_count:1.0",
            "xci_name": "vcnet_1g_hdmi_sig_count_0_0",
            "xci_path": "ip\\vcnet_1g_hdmi_sig_count_0_0\\vcnet_1g_hdmi_sig_count_0_0.xci",
            "inst_hier_path": "hdmi_in/hdmi_sig_count_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "hdmi_sig_count",
              "boundary_crc": "0x0"
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "RESETN",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_dvi2rgb_0_0_PixelClk",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "DATA_EN": {
                "direction": "I"
              },
              "DATA": {
                "direction": "I",
                "left": "23",
                "right": "0"
              },
              "VSYNC": {
                "direction": "I"
              },
              "HSYNC": {
                "direction": "I"
              },
              "VCOUNT": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "HCOUNT": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "PIXCOUNT": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "VCOUNT_SAVE": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "HCOUNT_SAVE": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "PIXCOUNT_SAVE": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "COUNT_FRAME_EQ": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "COUNT_FRAME_NE": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "INTERLACED": {
                "direction": "O"
              },
              "ODD_FRAME": {
                "direction": "O"
              },
              "DEBUG_CHECKSUM0": {
                "direction": "O",
                "left": "127",
                "right": "0"
              },
              "DEBUG_CHECKSUM1": {
                "direction": "O",
                "left": "127",
                "right": "0"
              }
            }
          },
          "axilite_regs_hdmi_in_stat": {
            "vlnv": "xilinx.com:module_ref:axilite_regs:1.0",
            "xci_name": "vcnet_1g_axilite_regs_hdmi_in_stat_0",
            "xci_path": "ip\\vcnet_1g_axilite_regs_hdmi_in_stat_0\\vcnet_1g_axilite_regs_hdmi_in_stat_0.xci",
            "inst_hier_path": "hdmi_in/axilite_regs_hdmi_in_stat",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axilite_regs",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "s_axi_AXILiteS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "s_axi_AXILiteS_AWADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "s_axi_AXILiteS_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "s_axi_AXILiteS_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "s_axi_AXILiteS_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "s_axi_AXILiteS_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "s_axi_AXILiteS_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "s_axi_AXILiteS_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "s_axi_AXILiteS_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "s_axi_AXILiteS_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "s_axi_AXILiteS_BREADY",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "s_axi_AXILiteS_ARADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "s_axi_AXILiteS_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "s_axi_AXILiteS_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "s_axi_AXILiteS_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "s_axi_AXILiteS_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "s_axi_AXILiteS_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "s_axi_AXILiteS_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axi_AXILiteS",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "RESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "RD_ADDR_EN": {
                "direction": "O"
              },
              "RD_ADDR": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "RD_DATA_EN": {
                "direction": "I"
              },
              "RD_DATA": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WR_EN": {
                "direction": "O"
              },
              "WR_ADDR": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "WR_DATA": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "sync_regs_0": {
            "vlnv": "xilinx.com:module_ref:sync_regs:1.0",
            "xci_name": "vcnet_1g_sync_regs_0_0",
            "xci_path": "ip\\vcnet_1g_sync_regs_0_0\\vcnet_1g_sync_regs_0_0.xci",
            "inst_hier_path": "hdmi_in/sync_regs_0",
            "parameters": {
              "WIDTH": {
                "value": "32"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "sync_regs",
              "boundary_crc": "0x0"
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "IVAL": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "OVAL": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "sync_regs_1": {
            "vlnv": "xilinx.com:module_ref:sync_regs:1.0",
            "xci_name": "vcnet_1g_sync_regs_1_0",
            "xci_path": "ip\\vcnet_1g_sync_regs_1_0\\vcnet_1g_sync_regs_1_0.xci",
            "inst_hier_path": "hdmi_in/sync_regs_1",
            "parameters": {
              "WIDTH": {
                "value": "32"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "sync_regs",
              "boundary_crc": "0x0"
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "IVAL": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "OVAL": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "hdmi_in_stat_0": {
            "vlnv": "xilinx.com:module_ref:hdmi_in_stat:1.0",
            "xci_name": "vcnet_1g_hdmi_in_stat_0_0",
            "xci_path": "ip\\vcnet_1g_hdmi_in_stat_0_0\\vcnet_1g_hdmi_in_stat_0_0.xci",
            "inst_hier_path": "hdmi_in/hdmi_in_stat_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "hdmi_in_stat",
              "boundary_crc": "0x0"
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "RESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "COUNT_FRAME_EQ": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "COUNT_FRAME_NE": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RD_ADDR_EN": {
                "direction": "I"
              },
              "RD_ADDR": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "RD_DATA_EN": {
                "direction": "O"
              },
              "RD_DATA": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "rgb24_to_yuv444_full_0": {
            "vlnv": "xilinx.com:module_ref:rgb24_to_yuv444_fullswing:1.0",
            "xci_name": "vcnet_1g_rgb24_to_yuv444_full_0_0",
            "xci_path": "ip\\vcnet_1g_rgb24_to_yuv444_full_0_0\\vcnet_1g_rgb24_to_yuv444_full_0_0.xci",
            "inst_hier_path": "hdmi_in/rgb24_to_yuv444_full_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "rgb24_to_yuv444_fullswing",
              "boundary_crc": "0x0"
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_dvi2rgb_0_0_PixelClk",
                    "value_src": "default_prop"
                  }
                }
              },
              "I_DE": {
                "direction": "I"
              },
              "I_VSYNC": {
                "direction": "I"
              },
              "I_HSYNC": {
                "direction": "I"
              },
              "I_USER": {
                "direction": "I"
              },
              "I_R": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "I_G": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "I_B": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "O_DE": {
                "direction": "O"
              },
              "O_VSYNC": {
                "direction": "O"
              },
              "O_HSYNC": {
                "direction": "O"
              },
              "O_USER": {
                "direction": "O"
              },
              "O_LAST": {
                "direction": "O"
              },
              "O_Y": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "O_U": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "O_V": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "VAL0": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "VAL1": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "VAL2": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "VAL3": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "VAL4": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "VAL5": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "VAL6": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "VAL7": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "VAL8": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "TMDS",
              "dvi2rgb_0/TMDS"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "DDC",
              "dvi2rgb_0/DDC"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "V_TC_IN_CTRL",
              "v_tc_in/ctrl"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "HDMI_HPD",
              "axi_gpio_video/GPIO"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "HDMI_IN_GPIO",
              "axi_gpio_video/S_AXI"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "HDMI_IN_STAT",
              "axilite_regs_hdmi_in_stat/s_axi_AXILiteS"
            ]
          },
          "axis_video_fork_0_M0": {
            "interface_ports": [
              "VIN_VIDEO_OUT",
              "axis_video_fork_0/M0"
            ]
          },
          "v_vid_in_axi4s_0_video_out": {
            "interface_ports": [
              "v_vid_in_axi4s_0/video_out",
              "axis_video_fork_0/S"
            ]
          },
          "v_vid_in_axi4s_0_vtiming_out": {
            "interface_ports": [
              "v_vid_in_axi4s_0/vtiming_out",
              "v_tc_in/vtiming_in"
            ]
          }
        },
        "nets": {
          "FORMAT_1": {
            "ports": [
              "FORMAT",
              "switch_format_0/FORMAT"
            ]
          },
          "RESETN_1": {
            "ports": [
              "CLK1_RESETN",
              "axis_video_fork_0/RESETN"
            ]
          },
          "RefClk_1": {
            "ports": [
              "CLK2",
              "dvi2rgb_0/RefClk"
            ]
          },
          "aRst_n_1": {
            "ports": [
              "CLK0_RESETN",
              "dvi2rgb_0/aRst_n",
              "v_tc_in/s_axi_aresetn",
              "axi_gpio_video/s_axi_aresetn",
              "axilite_regs_hdmi_in_stat/RESETN",
              "hdmi_in_stat_0/RESETN"
            ]
          },
          "aclk_1": {
            "ports": [
              "CLK1",
              "v_vid_in_axi4s_0/aclk",
              "axis_video_fork_0/CLK",
              "system_ila_0/clk"
            ]
          },
          "add_dummy_pixels_0_O_HSYNC": {
            "ports": [
              "yuv411_add_dummy_pix_0/O_HSYNC",
              "switch_format_0/F2I_HSYNC",
              "system_ila_0/probe9"
            ]
          },
          "add_dummy_pixels_0_O_VSYNC": {
            "ports": [
              "yuv411_add_dummy_pix_0/O_VSYNC",
              "switch_format_0/F2I_VSYNC",
              "system_ila_0/probe8"
            ]
          },
          "axi_gpio_video_ip2intc_irpt": {
            "ports": [
              "axi_gpio_video/ip2intc_irpt",
              "ip2intc_irpt"
            ]
          },
          "axilite_regs_0_RD_ADDR": {
            "ports": [
              "axilite_regs_hdmi_in_stat/RD_ADDR",
              "hdmi_in_stat_0/RD_ADDR"
            ]
          },
          "axilite_regs_0_RD_ADDR_EN": {
            "ports": [
              "axilite_regs_hdmi_in_stat/RD_ADDR_EN",
              "hdmi_in_stat_0/RD_ADDR_EN"
            ]
          },
          "dvi2rgb_0_PixelClk": {
            "ports": [
              "dvi2rgb_0/PixelClk",
              "v_vid_in_axi4s_0/vid_io_in_clk",
              "v_tc_in/clk",
              "rst_vin_pixelclk/slowest_sync_clk",
              "switch_format_0/CLK",
              "yuv444_to_yuv411_0/CLK",
              "yuv411_add_dummy_pix_0/CLK",
              "hdmi_sig_count_0/CLK",
              "rgb24_to_yuv444_full_0/CLK"
            ]
          },
          "dvi2rgb_0_aPixelClkLckd": {
            "ports": [
              "dvi2rgb_0/aPixelClkLckd",
              "rst_vin_pixelclk/aux_reset_in",
              "axi_gpio_video/gpio2_io_i"
            ]
          },
          "dvi2rgb_0_vid_pData": {
            "ports": [
              "dvi2rgb_0/vid_pData",
              "xlslice_2/Din",
              "xlslice_0/Din",
              "xlslice_1/Din",
              "hdmi_sig_count_0/DATA"
            ]
          },
          "dvi2rgb_0_vid_pHSync": {
            "ports": [
              "dvi2rgb_0/vid_pHSync",
              "switch_format_0/I_HSYNC",
              "hdmi_sig_count_0/HSYNC",
              "rgb24_to_yuv444_full_0/I_HSYNC"
            ]
          },
          "dvi2rgb_0_vid_pVDE": {
            "ports": [
              "dvi2rgb_0/vid_pVDE",
              "switch_format_0/I_DE",
              "hdmi_sig_count_0/DATA_EN",
              "rgb24_to_yuv444_full_0/I_DE"
            ]
          },
          "dvi2rgb_0_vid_pVSync": {
            "ports": [
              "dvi2rgb_0/vid_pVSync",
              "switch_format_0/I_VSYNC",
              "hdmi_sig_count_0/VSYNC",
              "rgb24_to_yuv444_full_0/I_VSYNC"
            ]
          },
          "ext_reset_in_1": {
            "ports": [
              "PROC_RESETN",
              "rst_vin_pixelclk/ext_reset_in"
            ]
          },
          "hdmi_in_stat_0_RD_DATA": {
            "ports": [
              "hdmi_in_stat_0/RD_DATA",
              "axilite_regs_hdmi_in_stat/RD_DATA"
            ]
          },
          "hdmi_in_stat_0_RD_DATA_EN": {
            "ports": [
              "hdmi_in_stat_0/RD_DATA_EN",
              "axilite_regs_hdmi_in_stat/RD_DATA_EN"
            ]
          },
          "hdmi_sig_count_0_COUNT_FRAME_EQ": {
            "ports": [
              "hdmi_sig_count_0/COUNT_FRAME_EQ",
              "sync_regs_1/IVAL"
            ]
          },
          "hdmi_sig_count_0_COUNT_FRAME_NE": {
            "ports": [
              "hdmi_sig_count_0/COUNT_FRAME_NE",
              "sync_regs_0/IVAL"
            ]
          },
          "rgb24_to_yuv444_full_0_O_DE": {
            "ports": [
              "rgb24_to_yuv444_full_0/O_DE",
              "yuv444_to_yuv411_0/I_DE"
            ]
          },
          "rgb24_to_yuv444_full_0_O_HSYNC": {
            "ports": [
              "rgb24_to_yuv444_full_0/O_HSYNC",
              "yuv444_to_yuv411_0/I_HSYNC"
            ]
          },
          "rgb24_to_yuv444_full_0_O_U": {
            "ports": [
              "rgb24_to_yuv444_full_0/O_U",
              "yuv444_to_yuv411_0/I_U"
            ]
          },
          "rgb24_to_yuv444_full_0_O_USER": {
            "ports": [
              "rgb24_to_yuv444_full_0/O_USER",
              "yuv444_to_yuv411_0/I_USER"
            ]
          },
          "rgb24_to_yuv444_full_0_O_V": {
            "ports": [
              "rgb24_to_yuv444_full_0/O_V",
              "yuv444_to_yuv411_0/I_V"
            ]
          },
          "rgb24_to_yuv444_full_0_O_VSYNC": {
            "ports": [
              "rgb24_to_yuv444_full_0/O_VSYNC",
              "yuv444_to_yuv411_0/I_VSYNC"
            ]
          },
          "rgb24_to_yuv444_full_0_O_Y": {
            "ports": [
              "rgb24_to_yuv444_full_0/O_Y",
              "yuv444_to_yuv411_0/I_Y"
            ]
          },
          "rst_vin_pixelclk_peripheral_aresetn": {
            "ports": [
              "rst_vin_pixelclk/peripheral_aresetn",
              "v_tc_in/resetn",
              "switch_format_0/RESETN",
              "yuv411_add_dummy_pix_0/RESETN",
              "hdmi_sig_count_0/RESETN"
            ]
          },
          "rst_vin_pixelclk_peripheral_reset": {
            "ports": [
              "rst_vin_pixelclk/peripheral_reset",
              "v_vid_in_axi4s_0/vid_io_in_reset"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "CLK0",
              "v_tc_in/s_axi_aclk",
              "axi_gpio_video/s_axi_aclk",
              "sync_regs_1/CLK",
              "sync_regs_0/CLK",
              "axilite_regs_hdmi_in_stat/CLK",
              "hdmi_in_stat_0/CLK"
            ]
          },
          "switch_format_0_O_DATA": {
            "ports": [
              "switch_format_0/O_DATA",
              "v_vid_in_axi4s_0/vid_data"
            ]
          },
          "switch_format_0_O_DE": {
            "ports": [
              "switch_format_0/O_DE",
              "v_vid_in_axi4s_0/vid_active_video"
            ]
          },
          "switch_format_0_O_HSYNC": {
            "ports": [
              "switch_format_0/O_HSYNC",
              "v_vid_in_axi4s_0/vid_hsync"
            ]
          },
          "switch_format_0_O_VSYNC": {
            "ports": [
              "switch_format_0/O_VSYNC",
              "v_vid_in_axi4s_0/vid_vsync"
            ]
          },
          "sync_regs_0_OVAL": {
            "ports": [
              "sync_regs_0/OVAL",
              "hdmi_in_stat_0/COUNT_FRAME_NE"
            ]
          },
          "sync_regs_1_OVAL": {
            "ports": [
              "sync_regs_1/OVAL",
              "hdmi_in_stat_0/COUNT_FRAME_EQ"
            ]
          },
          "v_tc_in_irq": {
            "ports": [
              "v_tc_in/irq",
              "V_TC_IN_IRQ"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "switch_format_0/I_DATA"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "rgb24_to_yuv444_full_0/I_USER"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "xlconcat_0/In1",
              "rgb24_to_yuv444_full_0/I_G"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "xlslice_1/Dout",
              "xlconcat_0/In0",
              "rgb24_to_yuv444_full_0/I_B"
            ]
          },
          "xlslice_2_Dout": {
            "ports": [
              "xlslice_2/Dout",
              "xlconcat_0/In2",
              "rgb24_to_yuv444_full_0/I_R"
            ]
          },
          "yuv411_add_dummy_pix_0_O_DATA": {
            "ports": [
              "yuv411_add_dummy_pix_0/O_DATA",
              "switch_format_0/F2I_DATA",
              "system_ila_0/probe10"
            ]
          },
          "yuv411_add_dummy_pix_0_O_DE": {
            "ports": [
              "yuv411_add_dummy_pix_0/O_DE",
              "switch_format_0/F2I_DE",
              "system_ila_0/probe7"
            ]
          },
          "yuv444_to_yuv411_0_O_DE": {
            "ports": [
              "yuv444_to_yuv411_0/O_DE",
              "system_ila_0/probe0",
              "yuv411_add_dummy_pix_0/I_DE"
            ]
          },
          "yuv444_to_yuv411_0_O_HSYNC": {
            "ports": [
              "yuv444_to_yuv411_0/O_HSYNC",
              "system_ila_0/probe3",
              "yuv411_add_dummy_pix_0/I_HSYNC"
            ]
          },
          "yuv444_to_yuv411_0_O_UV": {
            "ports": [
              "yuv444_to_yuv411_0/O_UV",
              "system_ila_0/probe6",
              "yuv411_add_dummy_pix_0/I_UV"
            ]
          },
          "yuv444_to_yuv411_0_O_VALID": {
            "ports": [
              "yuv444_to_yuv411_0/O_VALID",
              "system_ila_0/probe1",
              "yuv411_add_dummy_pix_0/I_VALID"
            ]
          },
          "yuv444_to_yuv411_0_O_VSYNC": {
            "ports": [
              "yuv444_to_yuv411_0/O_VSYNC",
              "system_ila_0/probe2",
              "yuv411_add_dummy_pix_0/I_VSYNC"
            ]
          },
          "yuv444_to_yuv411_0_O_Y0": {
            "ports": [
              "yuv444_to_yuv411_0/O_Y0",
              "system_ila_0/probe4",
              "yuv411_add_dummy_pix_0/I_Y0"
            ]
          },
          "yuv444_to_yuv411_0_O_Y1": {
            "ports": [
              "yuv444_to_yuv411_0/O_Y1",
              "system_ila_0/probe5",
              "yuv411_add_dummy_pix_0/I_Y1"
            ]
          }
        }
      },
      "vcnet_io": {
        "interface_ports": {
          "SPI_CTRL": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "I2C_IR_CTRL": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_WDT": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "IR_CTRL": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "CLK0": {
            "type": "clk",
            "direction": "I"
          },
          "CLK0_RESETN": {
            "type": "rst",
            "direction": "I"
          },
          "IR_OUT": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "LED": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "EXT_MCU_SCLK": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "EXT_MCU_DOUT": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "I2S_BCLK": {
            "direction": "I"
          },
          "I2S_LR": {
            "direction": "I"
          },
          "I2S_DAT": {
            "direction": "I"
          },
          "GPIO_OUT": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        },
        "components": {
          "axilite_regs_i2c_ir": {
            "vlnv": "xilinx.com:module_ref:axilite_regs:1.0",
            "xci_name": "vcnet_1g_axilite_regs_i2c_ir_0",
            "xci_path": "ip\\vcnet_1g_axilite_regs_i2c_ir_0\\vcnet_1g_axilite_regs_i2c_ir_0.xci",
            "inst_hier_path": "vcnet_io/axilite_regs_i2c_ir",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axilite_regs",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "s_axi_AXILiteS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "s_axi_AXILiteS_AWADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "s_axi_AXILiteS_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "s_axi_AXILiteS_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "s_axi_AXILiteS_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "s_axi_AXILiteS_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "s_axi_AXILiteS_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "s_axi_AXILiteS_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "s_axi_AXILiteS_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "s_axi_AXILiteS_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "s_axi_AXILiteS_BREADY",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "s_axi_AXILiteS_ARADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "s_axi_AXILiteS_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "s_axi_AXILiteS_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "s_axi_AXILiteS_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "s_axi_AXILiteS_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "s_axi_AXILiteS_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "s_axi_AXILiteS_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axi_AXILiteS",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "RESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "RD_ADDR_EN": {
                "direction": "O"
              },
              "RD_ADDR": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "RD_DATA_EN": {
                "direction": "I"
              },
              "RD_DATA": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WR_EN": {
                "direction": "O"
              },
              "WR_ADDR": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "WR_DATA": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "axilite_regs_spi": {
            "vlnv": "xilinx.com:module_ref:axilite_regs:1.0",
            "xci_name": "vcnet_1g_axilite_regs_spi_0",
            "xci_path": "ip\\vcnet_1g_axilite_regs_spi_0\\vcnet_1g_axilite_regs_spi_0.xci",
            "inst_hier_path": "vcnet_io/axilite_regs_spi",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axilite_regs",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "s_axi_AXILiteS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "s_axi_AXILiteS_AWADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "s_axi_AXILiteS_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "s_axi_AXILiteS_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "s_axi_AXILiteS_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "s_axi_AXILiteS_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "s_axi_AXILiteS_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "s_axi_AXILiteS_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "s_axi_AXILiteS_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "s_axi_AXILiteS_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "s_axi_AXILiteS_BREADY",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "s_axi_AXILiteS_ARADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "s_axi_AXILiteS_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "s_axi_AXILiteS_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "s_axi_AXILiteS_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "s_axi_AXILiteS_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "s_axi_AXILiteS_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "s_axi_AXILiteS_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axi_AXILiteS",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "RESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "RD_ADDR_EN": {
                "direction": "O"
              },
              "RD_ADDR": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "RD_DATA_EN": {
                "direction": "I"
              },
              "RD_DATA": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WR_EN": {
                "direction": "O"
              },
              "WR_ADDR": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "WR_DATA": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "val0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "vcnet_1g_val0_0",
            "xci_path": "ip\\vcnet_1g_val0_0\\vcnet_1g_val0_0.xci",
            "inst_hier_path": "vcnet_io/val0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "1"
              }
            }
          },
          "val0_32": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "vcnet_1g_val0_32_0",
            "xci_path": "ip\\vcnet_1g_val0_32_0\\vcnet_1g_val0_32_0.xci",
            "inst_hier_path": "vcnet_io/val0_32",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "32"
              }
            }
          },
          "val0_3": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "vcnet_1g_val0_3_0",
            "xci_path": "ip\\vcnet_1g_val0_3_0\\vcnet_1g_val0_3_0.xci",
            "inst_hier_path": "vcnet_io/val0_3",
            "parameters": {
              "CONST_WIDTH": {
                "value": "3"
              }
            }
          },
          "ps_watchdog_0": {
            "vlnv": "xilinx.com:module_ref:ps_watchdog:1.0",
            "xci_name": "vcnet_1g_ps_watchdog_0_0",
            "xci_path": "ip\\vcnet_1g_ps_watchdog_0_0\\vcnet_1g_ps_watchdog_0_0.xci",
            "inst_hier_path": "vcnet_io/ps_watchdog_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ps_watchdog",
              "boundary_crc": "0x0"
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "RESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "HEARTBEAT_VALUE": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WATCHDOG_SEC": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "PS_REBOOT_EN": {
                "direction": "O"
              },
              "DEBUG_CNT": {
                "direction": "O",
                "left": "41",
                "right": "0"
              }
            }
          },
          "block_aximaster_0": {
            "vlnv": "xilinx.com:module_ref:block_aximaster:1.0",
            "xci_name": "vcnet_1g_block_aximaster_0_0",
            "xci_path": "ip\\vcnet_1g_block_aximaster_0_0\\vcnet_1g_block_aximaster_0_0.xci",
            "inst_hier_path": "vcnet_io/block_aximaster_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "block_aximaster",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "BLK": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TVALID": {
                    "physical_name": "BLK_TVALID",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "BLK_TREADY",
                    "direction": "O"
                  }
                }
              },
              "RD": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "RD_TDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "RD_TVALID",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "RD_TREADY",
                    "direction": "I"
                  }
                }
              },
              "WR": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "WR_TDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "WR_TVALID",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "WR_TREADY",
                    "direction": "O"
                  }
                }
              },
              "interface_aximm": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "address_space_ref": "interface_aximm",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "port_maps": {
                  "AWID": {
                    "physical_name": "AWID",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "AWADDR": {
                    "physical_name": "AWADDR",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "AWLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "AWSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "AWBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "AWLOCK",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWCACHE": {
                    "physical_name": "AWCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "AWPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "AWQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWUSER": {
                    "physical_name": "AWUSER",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "AWREADY",
                    "direction": "I"
                  },
                  "WID": {
                    "physical_name": "WID",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "WDATA": {
                    "physical_name": "WDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "WSTRB",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "WLAST",
                    "direction": "O"
                  },
                  "WUSER": {
                    "physical_name": "WUSER",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "WREADY",
                    "direction": "I"
                  },
                  "BID": {
                    "physical_name": "BID",
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "BRESP": {
                    "physical_name": "BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BUSER": {
                    "physical_name": "BUSER",
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "BREADY",
                    "direction": "O"
                  },
                  "ARID": {
                    "physical_name": "ARID",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "ARADDR": {
                    "physical_name": "ARADDR",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "ARLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARSIZE": {
                    "physical_name": "ARSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "ARBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "ARLOCK",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARCACHE": {
                    "physical_name": "ARCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "ARPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "ARQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "ARREADY",
                    "direction": "I"
                  },
                  "RID": {
                    "physical_name": "RID",
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "RDATA": {
                    "physical_name": "RDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "RLAST",
                    "direction": "I"
                  },
                  "RUSER": {
                    "physical_name": "RUSER",
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "RREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "BLK:RD:WR:interface_aximm",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESET_N": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "const_prop"
                  }
                }
              },
              "BLK_ADDRESS": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "BLK_COUNT_M1": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "BLK_MODE_WRITE": {
                "direction": "I"
              },
              "BLK_ERROR": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "DEBUG_OUT": {
                "direction": "O",
                "left": "7",
                "right": "0"
              }
            },
            "addressing": {
              "address_spaces": {
                "interface_aximm": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "ps_reboot_0": {
            "vlnv": "xilinx.com:module_ref:ps_reboot:1.0",
            "xci_name": "vcnet_1g_ps_reboot_0_0",
            "xci_path": "ip\\vcnet_1g_ps_reboot_0_0\\vcnet_1g_ps_reboot_0_0.xci",
            "inst_hier_path": "vcnet_io/ps_reboot_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ps_reboot",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "BLK": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TVALID": {
                    "physical_name": "BLK_TVALID",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "BLK_TREADY",
                    "direction": "I"
                  }
                }
              },
              "RD": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "RD_TDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "RD_TVALID",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "RD_TREADY",
                    "direction": "O"
                  }
                }
              },
              "WR": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "WR_TDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "WR_TVALID",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "WR_TREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "BLK:RD:WR",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "RESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "PS_REBOOT_EN": {
                "direction": "I"
              },
              "BLK_ADDRESS": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "REP_COUNT": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "BLK_MODE_WRITE": {
                "direction": "O"
              }
            }
          },
          "i2s_axis_0": {
            "vlnv": "xilinx.com:module_ref:i2s_axis:1.0",
            "xci_name": "vcnet_1g_i2s_axis_0_0",
            "xci_path": "ip\\vcnet_1g_i2s_axis_0_0\\vcnet_1g_i2s_axis_0_0.xci",
            "inst_hier_path": "vcnet_io/i2s_axis_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "i2s_axis",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_TDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_TVALID",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "S_TREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "RESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "I2S_BCLK": {
                "direction": "I"
              },
              "I2S_LR": {
                "direction": "I"
              },
              "I2S_DAT": {
                "direction": "I"
              },
              "DBG_LEFT": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "DBG_RIGHT": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "DBG_LBITS": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "DBG_RBITS": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "DBG_LR": {
                "direction": "O"
              }
            }
          },
          "axis_data_fifo_0": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "vcnet_1g_axis_data_fifo_0_0",
            "xci_path": "ip\\vcnet_1g_axis_data_fifo_0_0\\vcnet_1g_axis_data_fifo_0_0.xci",
            "inst_hier_path": "vcnet_io/axis_data_fifo_0"
          },
          "reg_i2s_0": {
            "vlnv": "xilinx.com:module_ref:reg_i2s:1.0",
            "xci_name": "vcnet_1g_reg_i2s_0_0",
            "xci_path": "ip\\vcnet_1g_reg_i2s_0_0\\vcnet_1g_reg_i2s_0_0.xci",
            "inst_hier_path": "vcnet_io/reg_i2s_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "reg_i2s",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "I": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "I_TDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "I_TVALID",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "I_TREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "I",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "RESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "PULL_ODATA": {
                "direction": "I"
              },
              "ODATA": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "vcnet_reg_array_0": {
            "vlnv": "xilinx.com:module_ref:vcnet_reg_array:1.0",
            "xci_name": "vcnet_1g_vcnet_reg_array_0_0",
            "xci_path": "ip\\vcnet_1g_vcnet_reg_array_0_0\\vcnet_1g_vcnet_reg_array_0_0.xci",
            "inst_hier_path": "vcnet_io/vcnet_reg_array_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "vcnet_reg_array",
              "boundary_crc": "0x0"
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "RESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "WR_ENABLE": {
                "direction": "I"
              },
              "WR_IDX": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "WR_VALUE": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "VAL_ARRAY": {
                "direction": "O",
                "left": "255",
                "right": "0"
              }
            }
          },
          "vcnet_spi_peripheral_0": {
            "vlnv": "xilinx.com:module_ref:vcnet_spi_peripheral_multi:1.0",
            "xci_name": "vcnet_1g_vcnet_spi_peripheral_0_0",
            "xci_path": "ip\\vcnet_1g_vcnet_spi_peripheral_0_0\\vcnet_1g_vcnet_spi_peripheral_0_0.xci",
            "inst_hier_path": "vcnet_io/vcnet_spi_peripheral_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "vcnet_spi_peripheral_multi",
              "boundary_crc": "0x0"
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "RESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "SCLK": {
                "direction": "I",
                "left": "4",
                "right": "0"
              },
              "DOUT": {
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "VAL_ARRAY": {
                "direction": "I",
                "left": "255",
                "right": "0"
              },
              "STAT_INTERVAL": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "axilite_regs_ir": {
            "vlnv": "xilinx.com:module_ref:axilite_regs:1.0",
            "xci_name": "vcnet_1g_axilite_regs_ir_0",
            "xci_path": "ip\\vcnet_1g_axilite_regs_ir_0\\vcnet_1g_axilite_regs_ir_0.xci",
            "inst_hier_path": "vcnet_io/axilite_regs_ir",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axilite_regs",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "s_axi_AXILiteS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "s_axi_AXILiteS_AWADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "s_axi_AXILiteS_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "s_axi_AXILiteS_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "s_axi_AXILiteS_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "s_axi_AXILiteS_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "s_axi_AXILiteS_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "s_axi_AXILiteS_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "s_axi_AXILiteS_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "s_axi_AXILiteS_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "s_axi_AXILiteS_BREADY",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "s_axi_AXILiteS_ARADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "s_axi_AXILiteS_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "s_axi_AXILiteS_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "s_axi_AXILiteS_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "s_axi_AXILiteS_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "s_axi_AXILiteS_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "s_axi_AXILiteS_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axi_AXILiteS",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "RESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "RD_ADDR_EN": {
                "direction": "O"
              },
              "RD_ADDR": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "RD_DATA_EN": {
                "direction": "I"
              },
              "RD_DATA": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WR_EN": {
                "direction": "O"
              },
              "WR_ADDR": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "WR_DATA": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "vcnet_ir_control_0": {
            "vlnv": "xilinx.com:module_ref:vcnet_ir_control:1.0",
            "xci_name": "vcnet_1g_vcnet_ir_control_0_0",
            "xci_path": "ip\\vcnet_1g_vcnet_ir_control_0_0\\vcnet_1g_vcnet_ir_control_0_0.xci",
            "inst_hier_path": "vcnet_io/vcnet_ir_control_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "vcnet_ir_control",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "I": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "I_TDATA",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TSTRB": {
                    "physical_name": "I_TSTRB",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "I_TLAST",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "I_TVALID",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "I_TREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "I",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "RESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "IR_OUT": {
                "direction": "O",
                "parameters": {
                  "PortType": {
                    "value": "undef",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "DBG_STATE": {
                "direction": "O",
                "left": "1",
                "right": "0"
              }
            }
          },
          "axis_dwidth_converter_0": {
            "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
            "xci_name": "vcnet_1g_axis_dwidth_converter_0_0",
            "xci_path": "ip\\vcnet_1g_axis_dwidth_converter_0_0\\vcnet_1g_axis_dwidth_converter_0_0.xci",
            "inst_hier_path": "vcnet_io/axis_dwidth_converter_0",
            "parameters": {
              "HAS_TKEEP": {
                "value": "0"
              },
              "HAS_TLAST": {
                "value": "0"
              },
              "HAS_TSTRB": {
                "value": "0"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "2"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "4"
              },
              "TDEST_WIDTH": {
                "value": "0"
              },
              "TID_WIDTH": {
                "value": "0"
              },
              "TUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "system_ila_0": {
            "vlnv": "xilinx.com:ip:system_ila:1.1",
            "xci_name": "vcnet_1g_system_ila_0_1",
            "xci_path": "ip\\vcnet_1g_system_ila_0_1\\vcnet_1g_system_ila_0_1.xci",
            "inst_hier_path": "vcnet_io/system_ila_0",
            "parameters": {
              "C_MON_TYPE": {
                "value": "MIX"
              },
              "C_NUM_MONITOR_SLOTS": {
                "value": "2"
              },
              "C_NUM_OF_PROBES": {
                "value": "9"
              },
              "C_SLOT": {
                "value": "1"
              },
              "C_SLOT_0_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_1_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "interface_ports": {
              "SLOT_0_AXIS": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SLOT_1_AXIS": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "vcnet_1g_util_vector_logic_0_0",
            "xci_path": "ip\\vcnet_1g_util_vector_logic_0_0\\vcnet_1g_util_vector_logic_0_0.xci",
            "inst_hier_path": "vcnet_io/util_vector_logic_0",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "regs_i2c_master_0": {
            "vlnv": "xilinx.com:module_ref:regs_i2c_master:1.0",
            "xci_name": "vcnet_1g_regs_i2c_master_0_0",
            "xci_path": "ip\\vcnet_1g_regs_i2c_master_0_0\\vcnet_1g_regs_i2c_master_0_0.xci",
            "inst_hier_path": "vcnet_io/regs_i2c_master_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "regs_i2c_master",
              "boundary_crc": "0x0"
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "RESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "RD_ADDR_EN": {
                "direction": "I"
              },
              "RD_ADDR": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "RD_DATA_EN": {
                "direction": "O"
              },
              "RD_DATA": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WR_EN": {
                "direction": "I"
              },
              "WR_ADDR": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "WR_DATA": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "I2C_READY": {
                "direction": "I"
              },
              "I2C_VALID": {
                "direction": "O"
              },
              "I2C_DEVADDR": {
                "direction": "O",
                "left": "6",
                "right": "0"
              },
              "I2C_WDATA": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "I2C_WBYTES": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "I2C_RDATA": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "I2C_RBYTES": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "I2C_ERROR": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "LED": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "IR_OUT": {
                "direction": "O",
                "parameters": {
                  "PortType": {
                    "value": "undef",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "GPIO_OUT": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WATCHDOG": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "I2S_DATA": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "I2S_PULL_DATA": {
                "direction": "O"
              },
              "DEBUG_I2S_INSANE": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "DEBUG_I2S_INSANE_TRIG": {
                "direction": "O"
              },
              "DEBUG_I2S_PREV": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "axis_data_fifo_1": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "vcnet_1g_axis_data_fifo_1_0",
            "xci_path": "ip\\vcnet_1g_axis_data_fifo_1_0\\vcnet_1g_axis_data_fifo_1_0.xci",
            "inst_hier_path": "vcnet_io/axis_data_fifo_1",
            "parameters": {
              "HAS_TKEEP": {
                "value": "0"
              },
              "HAS_TLAST": {
                "value": "0"
              },
              "HAS_TSTRB": {
                "value": "0"
              },
              "TDATA_NUM_BYTES": {
                "value": "4"
              },
              "TDEST_WIDTH": {
                "value": "0"
              },
              "TID_WIDTH": {
                "value": "0"
              },
              "TUSER_WIDTH": {
                "value": "0"
              }
            }
          },
          "regs_maxis_0": {
            "vlnv": "xilinx.com:module_ref:regs_maxis:1.0",
            "xci_name": "vcnet_1g_regs_maxis_0_0",
            "xci_path": "ip\\vcnet_1g_regs_maxis_0_0\\vcnet_1g_regs_maxis_0_0.xci",
            "inst_hier_path": "vcnet_io/regs_maxis_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "regs_maxis",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "O": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "O_TDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "O_TVALID",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "O_TREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "O",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "RESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "WR_EN": {
                "direction": "I"
              },
              "WR_ADDR": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "WR_DATA": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RD_ADDR_EN": {
                "direction": "I"
              },
              "RD_ADDR": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "RD_DATA_EN": {
                "direction": "O"
              },
              "RD_DATA": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "vcnet_ir_fmt_0": {
            "vlnv": "xilinx.com:module_ref:vcnet_ir_fmt:1.0",
            "xci_name": "vcnet_1g_vcnet_ir_fmt_0_0",
            "xci_path": "ip\\vcnet_1g_vcnet_ir_fmt_0_0\\vcnet_1g_vcnet_ir_fmt_0_0.xci",
            "inst_hier_path": "vcnet_io/vcnet_ir_fmt_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "vcnet_ir_fmt",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "I": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "I_TDATA",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "I_TVALID",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "I_TREADY",
                    "direction": "O"
                  }
                }
              },
              "O": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "O_TDATA",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TSTRB": {
                    "physical_name": "O_TSTRB",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "O_TLAST",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "O_TVALID",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "O_TREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "I:O",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "RESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "IR_CTRL",
              "axilite_regs_ir/s_axi_AXILiteS"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "M_AXI_WDT",
              "block_aximaster_0/interface_aximm"
            ]
          },
          "I2C_IR_CTRL_1": {
            "interface_ports": [
              "I2C_IR_CTRL",
              "axilite_regs_i2c_ir/s_axi_AXILiteS"
            ]
          },
          "SPI_CTRL_1": {
            "interface_ports": [
              "SPI_CTRL",
              "axilite_regs_spi/s_axi_AXILiteS"
            ]
          },
          "axis_data_fifo_0_M_AXIS": {
            "interface_ports": [
              "reg_i2s_0/I",
              "axis_data_fifo_0/M_AXIS"
            ]
          },
          "axis_dwidth_converter_0_M_AXIS": {
            "interface_ports": [
              "axis_dwidth_converter_0/M_AXIS",
              "vcnet_ir_fmt_0/I"
            ]
          },
          "block_aximaster_0_RD": {
            "interface_ports": [
              "block_aximaster_0/RD",
              "ps_reboot_0/RD"
            ]
          },
          "i2s_axis_0_S": {
            "interface_ports": [
              "axis_data_fifo_0/S_AXIS",
              "i2s_axis_0/S"
            ]
          },
          "ps_reboot_0_BLK": {
            "interface_ports": [
              "ps_reboot_0/BLK",
              "block_aximaster_0/BLK"
            ]
          },
          "ps_reboot_0_WR": {
            "interface_ports": [
              "ps_reboot_0/WR",
              "block_aximaster_0/WR"
            ]
          },
          "regs_maxis_0_O": {
            "interface_ports": [
              "axis_dwidth_converter_0/S_AXIS",
              "axis_data_fifo_1/M_AXIS",
              "system_ila_0/SLOT_0_AXIS"
            ]
          },
          "regs_maxis_0_O1": {
            "interface_ports": [
              "regs_maxis_0/O",
              "axis_data_fifo_1/S_AXIS"
            ]
          },
          "vcnet_ir_fmt_0_O": {
            "interface_ports": [
              "vcnet_ir_fmt_0/O",
              "vcnet_ir_control_0/I",
              "system_ila_0/SLOT_1_AXIS"
            ]
          }
        },
        "nets": {
          "CLK_1": {
            "ports": [
              "CLK0",
              "axilite_regs_i2c_ir/CLK",
              "axilite_regs_spi/CLK",
              "ps_watchdog_0/CLK",
              "ps_reboot_0/CLK",
              "block_aximaster_0/CLK",
              "i2s_axis_0/CLK",
              "axis_data_fifo_0/s_axis_aclk",
              "reg_i2s_0/CLK",
              "vcnet_reg_array_0/CLK",
              "vcnet_spi_peripheral_0/CLK",
              "axilite_regs_ir/CLK",
              "vcnet_ir_control_0/CLK",
              "axis_dwidth_converter_0/aclk",
              "system_ila_0/clk",
              "regs_i2c_master_0/CLK",
              "axis_data_fifo_1/s_axis_aclk",
              "regs_maxis_0/CLK",
              "vcnet_ir_fmt_0/CLK"
            ]
          },
          "I2S_BCLK_0_1": {
            "ports": [
              "I2S_BCLK",
              "i2s_axis_0/I2S_BCLK"
            ]
          },
          "I2S_DAT_0_1": {
            "ports": [
              "I2S_DAT",
              "i2s_axis_0/I2S_DAT"
            ]
          },
          "I2S_LR_0_1": {
            "ports": [
              "I2S_LR",
              "i2s_axis_0/I2S_LR"
            ]
          },
          "RESETN_1": {
            "ports": [
              "CLK0_RESETN",
              "axilite_regs_i2c_ir/RESETN",
              "axilite_regs_spi/RESETN",
              "ps_watchdog_0/RESETN",
              "ps_reboot_0/RESETN",
              "block_aximaster_0/RESET_N",
              "i2s_axis_0/RESETN",
              "axis_data_fifo_0/s_axis_aresetn",
              "reg_i2s_0/RESETN",
              "vcnet_reg_array_0/RESETN",
              "vcnet_spi_peripheral_0/RESETN",
              "axilite_regs_ir/RESETN",
              "vcnet_ir_control_0/RESETN",
              "axis_dwidth_converter_0/aresetn",
              "system_ila_0/resetn",
              "regs_i2c_master_0/RESETN",
              "axis_data_fifo_1/s_axis_aresetn",
              "regs_maxis_0/RESETN",
              "vcnet_ir_fmt_0/RESETN"
            ]
          },
          "SCLK_0_1": {
            "ports": [
              "EXT_MCU_SCLK",
              "vcnet_spi_peripheral_0/SCLK"
            ]
          },
          "axilite_regs_i2c_ir_RD_ADDR": {
            "ports": [
              "axilite_regs_i2c_ir/RD_ADDR",
              "regs_i2c_master_0/RD_ADDR"
            ]
          },
          "axilite_regs_i2c_ir_RD_ADDR_EN": {
            "ports": [
              "axilite_regs_i2c_ir/RD_ADDR_EN",
              "regs_i2c_master_0/RD_ADDR_EN"
            ]
          },
          "axilite_regs_i2c_ir_WR_ADDR": {
            "ports": [
              "axilite_regs_i2c_ir/WR_ADDR",
              "regs_i2c_master_0/WR_ADDR"
            ]
          },
          "axilite_regs_i2c_ir_WR_DATA": {
            "ports": [
              "axilite_regs_i2c_ir/WR_DATA",
              "regs_i2c_master_0/WR_DATA"
            ]
          },
          "axilite_regs_i2c_ir_WR_EN": {
            "ports": [
              "axilite_regs_i2c_ir/WR_EN",
              "regs_i2c_master_0/WR_EN"
            ]
          },
          "axilite_regs_ir_RD_ADDR": {
            "ports": [
              "axilite_regs_ir/RD_ADDR",
              "system_ila_0/probe6",
              "regs_maxis_0/RD_ADDR"
            ]
          },
          "axilite_regs_ir_RD_ADDR_EN": {
            "ports": [
              "axilite_regs_ir/RD_ADDR_EN",
              "system_ila_0/probe5",
              "regs_maxis_0/RD_ADDR_EN"
            ]
          },
          "axilite_regs_ir_WR_ADDR": {
            "ports": [
              "axilite_regs_ir/WR_ADDR",
              "system_ila_0/probe3",
              "regs_maxis_0/WR_ADDR"
            ]
          },
          "axilite_regs_ir_WR_DATA": {
            "ports": [
              "axilite_regs_ir/WR_DATA",
              "system_ila_0/probe4",
              "regs_maxis_0/WR_DATA"
            ]
          },
          "axilite_regs_ir_WR_EN": {
            "ports": [
              "axilite_regs_ir/WR_EN",
              "system_ila_0/probe2",
              "regs_maxis_0/WR_EN"
            ]
          },
          "axilite_regs_spi_WR_ADDR": {
            "ports": [
              "axilite_regs_spi/WR_ADDR",
              "vcnet_reg_array_0/WR_IDX"
            ]
          },
          "axilite_regs_spi_WR_DATA": {
            "ports": [
              "axilite_regs_spi/WR_DATA",
              "vcnet_reg_array_0/WR_VALUE"
            ]
          },
          "axilite_regs_spi_WR_EN": {
            "ports": [
              "axilite_regs_spi/WR_EN",
              "vcnet_reg_array_0/WR_ENABLE"
            ]
          },
          "ps_reboot_0_BLK_ADDRESS": {
            "ports": [
              "ps_reboot_0/BLK_ADDRESS",
              "block_aximaster_0/BLK_ADDRESS"
            ]
          },
          "ps_reboot_0_BLK_MODE_WRITE": {
            "ports": [
              "ps_reboot_0/BLK_MODE_WRITE",
              "block_aximaster_0/BLK_MODE_WRITE"
            ]
          },
          "ps_reboot_0_REP_COUNT": {
            "ports": [
              "ps_reboot_0/REP_COUNT",
              "block_aximaster_0/BLK_COUNT_M1"
            ]
          },
          "ps_watchdog_0_PS_REBOOT_EN": {
            "ports": [
              "ps_watchdog_0/PS_REBOOT_EN",
              "ps_reboot_0/PS_REBOOT_EN"
            ]
          },
          "reg_i2s_0_ODATA": {
            "ports": [
              "reg_i2s_0/ODATA",
              "regs_i2c_master_0/I2S_DATA"
            ]
          },
          "regs_i2c_master_0_GPIO_OUT": {
            "ports": [
              "regs_i2c_master_0/GPIO_OUT",
              "GPIO_OUT"
            ]
          },
          "regs_i2c_master_0_I2S_PULL_DATA": {
            "ports": [
              "regs_i2c_master_0/I2S_PULL_DATA",
              "reg_i2s_0/PULL_ODATA"
            ]
          },
          "regs_i2c_master_0_IR_OUT": {
            "ports": [
              "regs_i2c_master_0/IR_OUT",
              "util_vector_logic_0/Op1"
            ]
          },
          "regs_i2c_master_0_LED": {
            "ports": [
              "regs_i2c_master_0/LED",
              "LED",
              "ps_watchdog_0/HEARTBEAT_VALUE"
            ]
          },
          "regs_i2c_master_0_RD_DATA": {
            "ports": [
              "regs_i2c_master_0/RD_DATA",
              "axilite_regs_i2c_ir/RD_DATA"
            ]
          },
          "regs_i2c_master_0_RD_DATA_EN": {
            "ports": [
              "regs_i2c_master_0/RD_DATA_EN",
              "axilite_regs_i2c_ir/RD_DATA_EN"
            ]
          },
          "regs_i2c_master_0_WATCHDOG": {
            "ports": [
              "regs_i2c_master_0/WATCHDOG",
              "ps_watchdog_0/WATCHDOG_SEC"
            ]
          },
          "regs_maxis_0_RD_DATA": {
            "ports": [
              "regs_maxis_0/RD_DATA",
              "axilite_regs_ir/RD_DATA",
              "system_ila_0/probe8"
            ]
          },
          "regs_maxis_0_RD_DATA_EN": {
            "ports": [
              "regs_maxis_0/RD_DATA_EN",
              "axilite_regs_ir/RD_DATA_EN",
              "system_ila_0/probe7"
            ]
          },
          "val0_32_dout": {
            "ports": [
              "val0_32/dout",
              "axilite_regs_spi/RD_DATA",
              "regs_i2c_master_0/I2C_RDATA"
            ]
          },
          "val0_3_dout": {
            "ports": [
              "val0_3/dout",
              "regs_i2c_master_0/I2C_ERROR"
            ]
          },
          "val0_dout": {
            "ports": [
              "val0/dout",
              "axilite_regs_spi/RD_DATA_EN",
              "regs_i2c_master_0/I2C_READY"
            ]
          },
          "vcnet_ir_control_0_DBG_STATE": {
            "ports": [
              "vcnet_ir_control_0/DBG_STATE",
              "system_ila_0/probe0"
            ]
          },
          "vcnet_ir_control_0_IR_OUT": {
            "ports": [
              "util_vector_logic_0/Res",
              "IR_OUT",
              "system_ila_0/probe1"
            ]
          },
          "vcnet_ir_control_0_IR_OUT1": {
            "ports": [
              "vcnet_ir_control_0/IR_OUT",
              "util_vector_logic_0/Op2"
            ]
          },
          "vcnet_reg_array_0_VAL_ARRAY": {
            "ports": [
              "vcnet_reg_array_0/VAL_ARRAY",
              "vcnet_spi_peripheral_0/VAL_ARRAY"
            ]
          },
          "vcnet_spi_peripheral_0_DOUT": {
            "ports": [
              "vcnet_spi_peripheral_0/DOUT",
              "EXT_MCU_DOUT"
            ]
          }
        }
      },
      "zynq": {
        "interface_ports": {
          "FIXED_IO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
            "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
          },
          "DDR": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "S_AXI_HP0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_GP0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_GP0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "IRQ_F2P": {
            "type": "intr",
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "CLK1_peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "FCLK_CLK0": {
            "type": "clk",
            "direction": "O"
          },
          "CLK1_interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CLK0_peripheral_aresetn1": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "FCLK_CLK1": {
            "type": "clk",
            "direction": "O"
          },
          "CLK0_interconnect_aresetn1": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "FCLK_RESET0_N": {
            "type": "rst",
            "direction": "O"
          },
          "FCLK_CLK2": {
            "type": "clk",
            "direction": "O"
          }
        },
        "components": {
          "rst_ps7_clk0_100M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "vcnet_1g_rst_ps7_clk0_100M_0",
            "xci_path": "ip\\vcnet_1g_rst_ps7_clk0_100M_0\\vcnet_1g_rst_ps7_clk0_100M_0.xci",
            "inst_hier_path": "zynq/rst_ps7_clk0_100M"
          },
          "rst_ps7_clk1_142M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "vcnet_1g_rst_ps7_clk1_142M_0",
            "xci_path": "ip\\vcnet_1g_rst_ps7_clk1_142M_0\\vcnet_1g_rst_ps7_clk1_142M_0.xci",
            "inst_hier_path": "zynq/rst_ps7_clk1_142M"
          },
          "processing_system7_0": {
            "vlnv": "xilinx.com:ip:processing_system7:5.5",
            "xci_name": "vcnet_1g_processing_system7_0_0",
            "xci_path": "ip\\vcnet_1g_processing_system7_0_0\\vcnet_1g_processing_system7_0_0.xci",
            "inst_hier_path": "zynq/processing_system7_0",
            "parameters": {
              "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
                "value": "650.000000"
              },
              "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
                "value": "10.096154"
              },
              "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "125.000000"
              },
              "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "100.000000"
              },
              "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "142.857132"
              },
              "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "50.000000"
              },
              "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "108.333336"
              },
              "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "108.333336"
              },
              "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "108.333336"
              },
              "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "108.333336"
              },
              "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "108.333336"
              },
              "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "108.333336"
              },
              "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
                "value": "100.000000"
              },
              "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
                "value": "108.333336"
              },
              "PCW_APU_PERIPHERAL_FREQMHZ": {
                "value": "650"
              },
              "PCW_CAN1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_CAN_PERIPHERAL_VALID": {
                "value": "0"
              },
              "PCW_CLK0_FREQ": {
                "value": "100000000"
              },
              "PCW_CLK1_FREQ": {
                "value": "142857132"
              },
              "PCW_CLK2_FREQ": {
                "value": "200000000"
              },
              "PCW_CLK3_FREQ": {
                "value": "10000000"
              },
              "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
                "value": "50.000"
              },
              "PCW_DDR_RAM_HIGHADDR": {
                "value": "0x1FFFFFFF"
              },
              "PCW_ENET0_ENET0_IO": {
                "value": "MIO 16 .. 27"
              },
              "PCW_ENET0_GRP_MDIO_ENABLE": {
                "value": "1"
              },
              "PCW_ENET0_GRP_MDIO_IO": {
                "value": "MIO 52 .. 53"
              },
              "PCW_ENET0_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_ENET0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "1000 Mbps"
              },
              "PCW_ENET0_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_ENET0_RESET_IO": {
                "value": "MIO 9"
              },
              "PCW_ENET_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_ENET_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_EN_CAN1": {
                "value": "0"
              },
              "PCW_EN_CLK1_PORT": {
                "value": "1"
              },
              "PCW_EN_CLK2_PORT": {
                "value": "1"
              },
              "PCW_EN_EMIO_CAN1": {
                "value": "0"
              },
              "PCW_EN_EMIO_CD_SDIO0": {
                "value": "0"
              },
              "PCW_EN_EMIO_ENET0": {
                "value": "0"
              },
              "PCW_EN_EMIO_GPIO": {
                "value": "0"
              },
              "PCW_EN_EMIO_I2C0": {
                "value": "1"
              },
              "PCW_EN_EMIO_I2C1": {
                "value": "1"
              },
              "PCW_EN_EMIO_UART0": {
                "value": "0"
              },
              "PCW_EN_EMIO_WP_SDIO0": {
                "value": "1"
              },
              "PCW_EN_ENET0": {
                "value": "1"
              },
              "PCW_EN_GPIO": {
                "value": "1"
              },
              "PCW_EN_I2C0": {
                "value": "1"
              },
              "PCW_EN_I2C1": {
                "value": "1"
              },
              "PCW_EN_QSPI": {
                "value": "1"
              },
              "PCW_EN_SDIO0": {
                "value": "1"
              },
              "PCW_EN_UART0": {
                "value": "1"
              },
              "PCW_EN_UART1": {
                "value": "0"
              },
              "PCW_EN_USB0": {
                "value": "1"
              },
              "PCW_FCLK_CLK1_BUF": {
                "value": "TRUE"
              },
              "PCW_FCLK_CLK2_BUF": {
                "value": "TRUE"
              },
              "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "100"
              },
              "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "140"
              },
              "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "200"
              },
              "PCW_FPGA_FCLK0_ENABLE": {
                "value": "1"
              },
              "PCW_FPGA_FCLK1_ENABLE": {
                "value": "1"
              },
              "PCW_FPGA_FCLK2_ENABLE": {
                "value": "1"
              },
              "PCW_GPIO_EMIO_GPIO_ENABLE": {
                "value": "0"
              },
              "PCW_GPIO_MIO_GPIO_ENABLE": {
                "value": "1"
              },
              "PCW_GPIO_MIO_GPIO_IO": {
                "value": "MIO"
              },
              "PCW_I2C0_I2C0_IO": {
                "value": "EMIO"
              },
              "PCW_I2C0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_I2C0_RESET_ENABLE": {
                "value": "0"
              },
              "PCW_I2C1_I2C1_IO": {
                "value": "EMIO"
              },
              "PCW_I2C1_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_I2C_PERIPHERAL_FREQMHZ": {
                "value": "108.333336"
              },
              "PCW_I2C_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_I2C_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_IRQ_F2P_INTR": {
                "value": "1"
              },
              "PCW_MIO_0_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_0_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_0_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_10_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_10_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_10_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_11_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_11_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_11_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_12_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_12_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_12_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_13_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_13_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_13_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_14_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_14_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_14_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_15_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_15_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_15_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_16_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_16_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_16_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_17_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_17_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_17_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_18_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_18_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_18_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_19_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_19_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_19_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_1_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_1_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_1_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_20_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_20_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_20_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_21_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_21_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_21_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_22_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_22_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_22_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_23_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_23_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_23_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_24_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_24_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_24_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_25_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_25_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_25_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_26_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_26_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_26_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_27_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_27_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_27_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_28_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_28_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_28_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_29_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_29_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_29_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_2_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_2_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_30_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_30_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_30_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_31_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_31_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_31_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_32_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_32_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_32_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_33_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_33_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_33_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_34_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_34_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_34_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_35_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_35_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_35_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_36_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_36_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_36_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_37_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_37_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_37_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_38_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_38_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_38_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_39_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_39_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_39_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_3_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_3_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_40_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_40_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_40_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_41_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_41_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_41_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_42_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_42_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_42_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_43_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_43_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_43_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_44_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_44_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_44_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_45_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_45_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_45_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_46_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_46_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_46_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_47_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_47_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_47_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_48_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_48_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_48_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_49_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_49_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_49_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_4_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_4_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_50_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_50_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_50_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_51_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_51_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_51_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_52_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_52_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_52_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_53_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_53_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_53_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_5_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_5_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_6_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_6_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_7_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_7_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_8_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_8_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_9_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_9_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_9_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_TREE_PERIPHERALS": {
                "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0"
              },
              "PCW_MIO_TREE_SIGNALS": {
                "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio"
              },
              "PCW_PRESET_BANK1_VOLTAGE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_QSPI_GRP_FBCLK_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_GRP_FBCLK_IO": {
                "value": "MIO 8"
              },
              "PCW_QSPI_GRP_IO1_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_GRP_SINGLE_SS_IO": {
                "value": "MIO 1 .. 6"
              },
              "PCW_QSPI_GRP_SS1_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "200"
              },
              "PCW_QSPI_QSPI_IO": {
                "value": "MIO 1 .. 6"
              },
              "PCW_SD0_GRP_CD_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_GRP_CD_IO": {
                "value": "MIO 47"
              },
              "PCW_SD0_GRP_POW_ENABLE": {
                "value": "0"
              },
              "PCW_SD0_GRP_WP_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_GRP_WP_IO": {
                "value": "EMIO"
              },
              "PCW_SD0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_SD0_IO": {
                "value": "MIO 40 .. 45"
              },
              "PCW_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_SDIO_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_SINGLE_QSPI_DATA_MODE": {
                "value": "x4"
              },
              "PCW_UART0_GRP_FULL_ENABLE": {
                "value": "0"
              },
              "PCW_UART0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_UART0_UART0_IO": {
                "value": "MIO 14 .. 15"
              },
              "PCW_UART1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_UART_PERIPHERAL_FREQMHZ": {
                "value": "100"
              },
              "PCW_UART_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
                "value": "525.000000"
              },
              "PCW_UIPARAM_DDR_BUS_WIDTH": {
                "value": "16 Bit"
              },
              "PCW_UIPARAM_DDR_ECC": {
                "value": "Disabled"
              },
              "PCW_UIPARAM_DDR_FREQ_MHZ": {
                "value": "525"
              },
              "PCW_UIPARAM_DDR_PARTNO": {
                "value": "MT41K256M16 RE-125"
              },
              "PCW_USB0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_USB0_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_USB0_RESET_IO": {
                "value": "MIO 46"
              },
              "PCW_USB0_USB0_IO": {
                "value": "MIO 28 .. 39"
              },
              "PCW_USB_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_USB_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_USE_FABRIC_INTERRUPT": {
                "value": "1"
              },
              "PCW_USE_S_AXI_GP0": {
                "value": "1"
              },
              "PCW_USE_S_AXI_HP0": {
                "value": "1"
              }
            },
            "interface_ports": {
              "M_AXI_GP0": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x40000000",
                  "maximum": "0x7FFFFFFF",
                  "width": "32"
                }
              },
              "S_AXI_GP0": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_GP0"
              },
              "S_AXI_HP0": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_HP0"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32",
                  "local_memory_map": {
                    "name": "Data",
                    "description": "Address Space Segments",
                    "address_blocks": {
                      "segment1": {
                        "name": "segment1",
                        "display_name": "segment1",
                        "base_address": "0x00000000",
                        "range": "256K",
                        "width": "18",
                        "usage": "register"
                      },
                      "segment2": {
                        "name": "segment2",
                        "display_name": "segment2",
                        "base_address": "0x00040000",
                        "range": "256K",
                        "width": "19",
                        "usage": "register"
                      },
                      "segment3": {
                        "name": "segment3",
                        "display_name": "segment3",
                        "base_address": "0x00080000",
                        "range": "512K",
                        "width": "20",
                        "usage": "register"
                      },
                      "segment4": {
                        "name": "segment4",
                        "display_name": "segment4",
                        "base_address": "0x00100000",
                        "range": "1023M",
                        "width": "30",
                        "usage": "register"
                      },
                      "M_AXI_GP0": {
                        "name": "M_AXI_GP0",
                        "display_name": "M_AXI_GP0",
                        "base_address": "0x40000000",
                        "range": "1G",
                        "width": "31",
                        "usage": "register"
                      },
                      "M_AXI_GP1": {
                        "name": "M_AXI_GP1",
                        "display_name": "M_AXI_GP1",
                        "base_address": "0x80000000",
                        "range": "1G",
                        "width": "32",
                        "usage": "register"
                      },
                      "IO_Peripheral_Registers": {
                        "name": "IO_Peripheral_Registers",
                        "display_name": "IO Peripheral Registers",
                        "base_address": "0xE0000000",
                        "range": "3M",
                        "width": "32",
                        "usage": "register"
                      },
                      "SMC_Memories": {
                        "name": "SMC_Memories",
                        "display_name": "SMC Memories",
                        "base_address": "0xE1000000",
                        "range": "80M",
                        "width": "32",
                        "usage": "register"
                      },
                      "SLCR_Registers": {
                        "name": "SLCR_Registers",
                        "display_name": "SLCR Registers",
                        "base_address": "0xF8000000",
                        "range": "3K",
                        "width": "32",
                        "usage": "register"
                      },
                      "PS_System_Registers": {
                        "name": "PS_System_Registers",
                        "display_name": "PS System Registers",
                        "base_address": "0xF8001000",
                        "range": "8252K",
                        "width": "32",
                        "usage": "register"
                      },
                      "CPU_Private_Registers": {
                        "name": "CPU_Private_Registers",
                        "display_name": "CPU Private Registers",
                        "base_address": "0xF8900000",
                        "range": "6156K",
                        "width": "32",
                        "usage": "register"
                      },
                      "segment5": {
                        "name": "segment5",
                        "display_name": "segment5",
                        "base_address": "0xFC000000",
                        "range": "32M",
                        "width": "32",
                        "usage": "register"
                      },
                      "segment6": {
                        "name": "segment6",
                        "display_name": "segment6",
                        "base_address": "0xFFFC0000",
                        "range": "256K",
                        "width": "32",
                        "usage": "register"
                      }
                    }
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "FIXED_IO",
              "processing_system7_0/FIXED_IO"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "DDR",
              "processing_system7_0/DDR"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "S_AXI_HP0",
              "processing_system7_0/S_AXI_HP0"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "M_AXI_GP0",
              "processing_system7_0/M_AXI_GP0"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "S_AXI_GP0",
              "processing_system7_0/S_AXI_GP0"
            ]
          }
        },
        "nets": {
          "IRQ_F2P_1": {
            "ports": [
              "IRQ_F2P",
              "processing_system7_0/IRQ_F2P"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "processing_system7_0/FCLK_CLK0",
              "FCLK_CLK0",
              "processing_system7_0/M_AXI_GP0_ACLK",
              "processing_system7_0/S_AXI_GP0_ACLK",
              "rst_ps7_clk0_100M/slowest_sync_clk"
            ]
          },
          "processing_system7_0_FCLK_CLK1": {
            "ports": [
              "processing_system7_0/FCLK_CLK1",
              "FCLK_CLK1",
              "processing_system7_0/S_AXI_HP0_ACLK",
              "rst_ps7_clk1_142M/slowest_sync_clk"
            ]
          },
          "processing_system7_0_FCLK_CLK2": {
            "ports": [
              "processing_system7_0/FCLK_CLK2",
              "FCLK_CLK2"
            ]
          },
          "processing_system7_0_FCLK_RESET0_N": {
            "ports": [
              "processing_system7_0/FCLK_RESET0_N",
              "FCLK_RESET0_N",
              "rst_ps7_clk1_142M/ext_reset_in",
              "rst_ps7_clk0_100M/ext_reset_in"
            ]
          },
          "rst_ps7_clk0_100M_interconnect_aresetn": {
            "ports": [
              "rst_ps7_clk0_100M/interconnect_aresetn",
              "CLK0_interconnect_aresetn1"
            ]
          },
          "rst_ps7_clk0_100M_peripheral_aresetn": {
            "ports": [
              "rst_ps7_clk0_100M/peripheral_aresetn",
              "CLK0_peripheral_aresetn1"
            ]
          },
          "rst_ps7_clk1_142M_interconnect_aresetn": {
            "ports": [
              "rst_ps7_clk1_142M/interconnect_aresetn",
              "CLK1_interconnect_aresetn"
            ]
          },
          "rst_ps7_clk1_142M_peripheral_aresetn": {
            "ports": [
              "rst_ps7_clk1_142M/peripheral_aresetn",
              "CLK1_peripheral_aresetn"
            ]
          }
        }
      },
      "s_axi_hp0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\vcnet_1g_s_axi_hp0_0\\vcnet_1g_s_axi_hp0_0.xci",
        "inst_hier_path": "s_axi_hp0",
        "xci_name": "vcnet_1g_s_axi_hp0_0",
        "parameters": {
          "M00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "M00_HAS_REGSLICE": {
            "value": "4"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "2"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S00_HAS_REGSLICE": {
            "value": "4"
          },
          "S01_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S01_HAS_REGSLICE": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "vcnet_1g_xbar_0",
            "xci_path": "ip\\vcnet_1g_xbar_0\\vcnet_1g_xbar_0.xci",
            "inst_hier_path": "s_axi_hp0/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vcnet_1g_s00_regslice_0",
                "xci_path": "ip\\vcnet_1g_s00_regslice_0\\vcnet_1g_s00_regslice_0.xci",
                "inst_hier_path": "s_axi_hp0/s00_couplers/s00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "s00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "vcnet_1g_s00_data_fifo_0",
                "xci_path": "ip\\vcnet_1g_s00_data_fifo_0\\vcnet_1g_s00_data_fifo_0.xci",
                "inst_hier_path": "s_axi_hp0/s00_couplers/s00_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_data_fifo_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_data_fifo/M_AXI"
                ]
              },
              "s00_regslice_to_s00_data_fifo": {
                "interface_ports": [
                  "s00_regslice/M_AXI",
                  "s00_data_fifo/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s00_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s00_data_fifo/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vcnet_1g_s01_regslice_0",
                "xci_path": "ip\\vcnet_1g_s01_regslice_0\\vcnet_1g_s01_regslice_0.xci",
                "inst_hier_path": "s_axi_hp0/s01_couplers/s01_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_us_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "vcnet_1g_auto_us_df_0",
                "xci_path": "ip\\vcnet_1g_auto_us_df_0\\vcnet_1g_auto_us_df_0.xci",
                "inst_hier_path": "s_axi_hp0/s01_couplers/auto_us_df",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "1"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_df_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_df/M_AXI"
                ]
              },
              "s01_couplers_to_s01_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s01_regslice/S_AXI"
                ]
              },
              "s01_regslice_to_auto_us_df": {
                "interface_ports": [
                  "s01_regslice/M_AXI",
                  "auto_us_df/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s01_regslice/aclk",
                  "auto_us_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s01_regslice/aresetn",
                  "auto_us_df/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "vcnet_1g_m00_data_fifo_0",
                "xci_path": "ip\\vcnet_1g_m00_data_fifo_0\\vcnet_1g_m00_data_fifo_0.xci",
                "inst_hier_path": "s_axi_hp0/m00_couplers/m00_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vcnet_1g_m00_regslice_0",
                "xci_path": "ip\\vcnet_1g_m00_regslice_0\\vcnet_1g_m00_regslice_0.xci",
                "inst_hier_path": "s_axi_hp0/m00_couplers/m00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "vcnet_1g_auto_pc_0",
                "xci_path": "ip\\vcnet_1g_auto_pc_0\\vcnet_1g_auto_pc_0.xci",
                "inst_hier_path": "s_axi_hp0/m00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI3"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m00_regslice": {
                "interface_ports": [
                  "m00_regslice/S_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m00_couplers_to_m00_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "m00_data_fifo/S_AXI"
                ]
              },
              "m00_data_fifo_to_auto_pc": {
                "interface_ports": [
                  "m00_data_fifo/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "m00_regslice_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m00_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m00_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m00_regslice/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "m00_data_fifo/aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "m00_data_fifo/aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_s_axi_hp0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "s_axi_hp0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s_axi_hp0_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "s_axi_hp0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/S_ACLK"
            ]
          },
          "s_axi_hp0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "m_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\vcnet_1g_m_axi_periph_0\\vcnet_1g_m_axi_periph_0.xci",
        "inst_hier_path": "m_axi_periph",
        "xci_name": "vcnet_1g_m_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "10"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "vcnet_1g_xbar_1",
            "xci_path": "ip\\vcnet_1g_xbar_1\\vcnet_1g_xbar_1.xci",
            "inst_hier_path": "m_axi_periph/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "10"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI",
                  "M09_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "vcnet_1g_auto_pc_1",
                "xci_path": "ip\\vcnet_1g_auto_pc_1\\vcnet_1g_auto_pc_1.xci",
                "inst_hier_path": "m_axi_periph/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "vcnet_1g_auto_cc_0",
                "xci_path": "ip\\vcnet_1g_auto_cc_0\\vcnet_1g_auto_cc_0.xci",
                "inst_hier_path": "m_axi_periph/m05_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m05_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m09_couplers_to_m09_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_m_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_m_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_m_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_m_axi_periph": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_m_axi_periph": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m05_couplers_to_m_axi_periph": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_m_axi_periph": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "m07_couplers_to_m_axi_periph": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "m08_couplers_to_m_axi_periph": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "m09_couplers_to_m_axi_periph": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "m_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          },
          "M09_ACLK_1": {
            "ports": [
              "M09_ACLK",
              "m09_couplers/M_ACLK"
            ]
          },
          "M09_ARESETN_1": {
            "ports": [
              "M09_ARESETN",
              "m09_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "m_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK"
            ]
          },
          "m_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN"
            ]
          }
        }
      },
      "s_axi_gp0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\vcnet_1g_s_axi_gp0_0\\vcnet_1g_s_axi_gp0_0.xci",
        "inst_hier_path": "s_axi_gp0",
        "xci_name": "vcnet_1g_s_axi_gp0_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "vcnet_1g_auto_pc_2",
                "xci_path": "ip\\vcnet_1g_auto_pc_2\\vcnet_1g_auto_pc_2.xci",
                "inst_hier_path": "s_axi_gp0/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI3"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_s_axi_gp0": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          },
          "s_axi_gp0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "s_axi_gp0_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "s_axi_gp0_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "vcnet_1g_xlconcat_0_1",
        "xci_path": "ip\\vcnet_1g_xlconcat_0_1\\vcnet_1g_xlconcat_0_1.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "5"
          },
          "dout_width": {
            "value": "5"
          }
        }
      }
    },
    "interface_nets": {
      "S00_AXI_1": {
        "interface_ports": [
          "vcnet_io/M_AXI_WDT",
          "s_axi_gp0/S00_AXI"
        ]
      },
      "S00_AXI_2": {
        "interface_ports": [
          "m_axi_periph/S00_AXI",
          "zynq/M_AXI_GP0"
        ]
      },
      "TMDS_2": {
        "interface_ports": [
          "TMDS_IN",
          "hdmi_in/TMDS"
        ]
      },
      "axi_mem_intercon_1_M00_AXI": {
        "interface_ports": [
          "s_axi_gp0/M00_AXI",
          "zynq/S_AXI_GP0"
        ]
      },
      "axi_mem_intercon_M00_AXI": {
        "interface_ports": [
          "s_axi_hp0/M00_AXI",
          "zynq/S_AXI_HP0"
        ]
      },
      "axi_vdma_0_M_AXIS_MM2S": {
        "interface_ports": [
          "axi_vdma_0/M_AXIS_MM2S",
          "hdmi_out/video_in"
        ]
      },
      "axi_vdma_0_M_AXI_MM2S": {
        "interface_ports": [
          "axi_vdma_0/M_AXI_MM2S",
          "s_axi_hp0/S01_AXI"
        ]
      },
      "axi_vdma_0_M_AXI_S2MM": {
        "interface_ports": [
          "axi_vdma_0/M_AXI_S2MM",
          "s_axi_hp0/S00_AXI"
        ]
      },
      "hdmi_in_DDC": {
        "interface_ports": [
          "DDC",
          "hdmi_in/DDC"
        ]
      },
      "hdmi_in_M0": {
        "interface_ports": [
          "axi_vdma_0/S_AXIS_S2MM",
          "hdmi_in/VIN_VIDEO_OUT"
        ]
      },
      "hdmi_in_hdmi_hpd": {
        "interface_ports": [
          "HDMI_HPD",
          "hdmi_in/HDMI_HPD"
        ]
      },
      "hdmi_out_TMDS_1": {
        "interface_ports": [
          "TMDS_OUT",
          "hdmi_out/TMDS_1"
        ]
      },
      "m_axi_periph_M01_AXI": {
        "interface_ports": [
          "m_axi_periph/M01_AXI",
          "hdmi_in/HDMI_IN_GPIO"
        ]
      },
      "m_axi_periph_M08_AXI": {
        "interface_ports": [
          "m_axi_periph/M08_AXI",
          "vcnet_io/IR_CTRL"
        ]
      },
      "m_axi_periph_M09_AXI": {
        "interface_ports": [
          "m_axi_periph/M09_AXI",
          "hdmi_in/HDMI_IN_STAT"
        ]
      },
      "ps7_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "hdmi_out/s00_axi",
          "m_axi_periph/M00_AXI"
        ]
      },
      "ps7_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "axi_vdma_0/S_AXI_LITE",
          "m_axi_periph/M02_AXI"
        ]
      },
      "ps7_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "hdmi_out/V_TC_OUT_CTRL",
          "m_axi_periph/M03_AXI"
        ]
      },
      "ps7_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "hdmi_in/V_TC_IN_CTRL",
          "m_axi_periph/M04_AXI"
        ]
      },
      "ps7_0_axi_periph_M05_AXI": {
        "interface_ports": [
          "vcnet_get_dma_addr/s_axi_AXILiteS",
          "m_axi_periph/M05_AXI"
        ]
      },
      "ps7_0_axi_periph_M06_AXI": {
        "interface_ports": [
          "vcnet_io/SPI_CTRL",
          "m_axi_periph/M06_AXI"
        ]
      },
      "ps7_0_axi_periph_M07_AXI": {
        "interface_ports": [
          "vcnet_io/I2C_IR_CTRL",
          "m_axi_periph/M07_AXI"
        ]
      },
      "zynq_DDR": {
        "interface_ports": [
          "DDR",
          "zynq/DDR"
        ]
      },
      "zynq_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "zynq/FIXED_IO"
        ]
      }
    },
    "nets": {
      "ARESETN_1": {
        "ports": [
          "zynq/CLK1_interconnect_aresetn",
          "s_axi_hp0/ARESETN"
        ]
      },
      "ARESETN_2": {
        "ports": [
          "zynq/CLK0_interconnect_aresetn1",
          "m_axi_periph/ARESETN",
          "s_axi_gp0/ARESETN"
        ]
      },
      "CLK2_1": {
        "ports": [
          "zynq/FCLK_CLK2",
          "hdmi_in/CLK2"
        ]
      },
      "I2S_BCLK_0_1": {
        "ports": [
          "I2S_BCLK",
          "vcnet_io/I2S_BCLK"
        ]
      },
      "I2S_DAT_0_1": {
        "ports": [
          "I2S_DAT",
          "vcnet_io/I2S_DAT"
        ]
      },
      "I2S_LR_0_1": {
        "ports": [
          "I2S_LR",
          "vcnet_io/I2S_LR"
        ]
      },
      "PROC_RESETN_1": {
        "ports": [
          "zynq/FCLK_RESET0_N",
          "hdmi_in/PROC_RESETN"
        ]
      },
      "S00_AXI_awvalid_1": {
        "ports": [
          "axi_vdma_0/m_axi_s2mm_awvalid",
          "vcnet_get_dma_addr/AXI_AWVALID",
          "s_axi_hp0/S00_AXI_awvalid"
        ]
      },
      "SCLK_0_1": {
        "ports": [
          "EXT_MCU_SCLK",
          "vcnet_io/EXT_MCU_SCLK"
        ]
      },
      "axi_mem_intercon_S00_AXI_awready": {
        "ports": [
          "s_axi_hp0/S00_AXI_awready",
          "axi_vdma_0/m_axi_s2mm_awready",
          "vcnet_get_dma_addr/AXI_AWREADY"
        ]
      },
      "axi_vdma_0_m_axi_s2mm_awaddr": {
        "ports": [
          "axi_vdma_0/m_axi_s2mm_awaddr",
          "vcnet_get_dma_addr/AXI_AWADDR",
          "s_axi_hp0/S00_AXI_awaddr"
        ]
      },
      "axi_vdma_0_mm2s_introut": {
        "ports": [
          "axi_vdma_0/mm2s_introut",
          "xlconcat_0/In1"
        ]
      },
      "axi_vdma_0_s2mm_introut": {
        "ports": [
          "axi_vdma_0/s2mm_introut",
          "xlconcat_0/In0"
        ]
      },
      "hdmi_in_ip2intc_irpt": {
        "ports": [
          "hdmi_in/ip2intc_irpt",
          "xlconcat_0/In4"
        ]
      },
      "hdmi_in_irq": {
        "ports": [
          "hdmi_in/V_TC_IN_IRQ",
          "xlconcat_0/In3"
        ]
      },
      "hdmi_out_irq": {
        "ports": [
          "hdmi_out/V_TC_OUT_IRQ",
          "xlconcat_0/In2"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "zynq/FCLK_CLK0",
          "axi_vdma_0/s_axi_lite_aclk",
          "hdmi_out/CLK0",
          "hdmi_in/CLK0",
          "vcnet_io/CLK0",
          "m_axi_periph/ACLK",
          "m_axi_periph/S00_ACLK",
          "m_axi_periph/M00_ACLK",
          "m_axi_periph/M01_ACLK",
          "m_axi_periph/M02_ACLK",
          "m_axi_periph/M03_ACLK",
          "m_axi_periph/M04_ACLK",
          "s_axi_gp0/S00_ACLK",
          "s_axi_gp0/M00_ACLK",
          "s_axi_gp0/ACLK",
          "m_axi_periph/M06_ACLK",
          "m_axi_periph/M07_ACLK",
          "m_axi_periph/M08_ACLK",
          "m_axi_periph/M09_ACLK"
        ]
      },
      "processing_system7_0_FCLK_CLK1": {
        "ports": [
          "zynq/FCLK_CLK1",
          "axi_vdma_0/m_axi_mm2s_aclk",
          "axi_vdma_0/m_axis_mm2s_aclk",
          "axi_vdma_0/m_axi_s2mm_aclk",
          "axi_vdma_0/s_axis_s2mm_aclk",
          "vcnet_get_dma_addr/CLK1",
          "hdmi_out/CLK1",
          "hdmi_in/CLK1",
          "s_axi_hp0/ACLK",
          "s_axi_hp0/S00_ACLK",
          "s_axi_hp0/M00_ACLK",
          "s_axi_hp0/S01_ACLK",
          "m_axi_periph/M05_ACLK"
        ]
      },
      "rst_ps7_0_100M_peripheral_aresetn": {
        "ports": [
          "zynq/CLK0_peripheral_aresetn1",
          "axi_vdma_0/axi_resetn",
          "hdmi_out/CLK0_RESETN",
          "hdmi_in/CLK0_RESETN",
          "vcnet_io/CLK0_RESETN",
          "m_axi_periph/S00_ARESETN",
          "m_axi_periph/M00_ARESETN",
          "m_axi_periph/M01_ARESETN",
          "m_axi_periph/M02_ARESETN",
          "m_axi_periph/M03_ARESETN",
          "m_axi_periph/M04_ARESETN",
          "s_axi_gp0/S00_ARESETN",
          "s_axi_gp0/M00_ARESETN",
          "m_axi_periph/M06_ARESETN",
          "m_axi_periph/M07_ARESETN",
          "m_axi_periph/M08_ARESETN",
          "m_axi_periph/M09_ARESETN"
        ]
      },
      "rst_ps7_0_142M_peripheral_aresetn": {
        "ports": [
          "zynq/CLK1_peripheral_aresetn",
          "vcnet_get_dma_addr/CKL1_RESETN",
          "hdmi_in/CLK1_RESETN",
          "s_axi_hp0/S00_ARESETN",
          "s_axi_hp0/M00_ARESETN",
          "s_axi_hp0/S01_ARESETN",
          "m_axi_periph/M05_ARESETN"
        ]
      },
      "vcnet_get_dma_addr_Dout": {
        "ports": [
          "vcnet_get_dma_addr/FORMAT",
          "hdmi_in/FORMAT"
        ]
      },
      "vcnet_io_DOUT_0": {
        "ports": [
          "vcnet_io/EXT_MCU_DOUT",
          "EXT_MCU_DOUT"
        ]
      },
      "vcnet_io_GPIO_OUT_0": {
        "ports": [
          "vcnet_io/GPIO_OUT",
          "GPIO_OUT"
        ]
      },
      "vcnet_io_IR_OUT_0": {
        "ports": [
          "vcnet_io/IR_OUT",
          "IR_OUT"
        ]
      },
      "vcnet_io_LED_0": {
        "ports": [
          "vcnet_io/LED",
          "LED"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "zynq/IRQ_F2P"
        ]
      }
    },
    "addressing": {
      "/axi_vdma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/zynq/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/zynq/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/vcnet_io/block_aximaster_0": {
        "address_spaces": {
          "interface_aximm": {
            "segments": {
              "SEG_processing_system7_0_GP0_DDR_LOWOCM": {
                "address_block": "/zynq/processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              },
              "SEG_processing_system7_0_GP0_IOP": {
                "address_block": "/zynq/processing_system7_0/S_AXI_GP0/GP0_IOP",
                "offset": "0xE0000000",
                "range": "4M"
              },
              "SEG_processing_system7_0_GP0_M_AXI_GP0": {
                "address_block": "/zynq/processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0",
                "offset": "0x40000000",
                "range": "1G"
              },
              "SEG_processing_system7_0_GP0_QSPI_LINEAR": {
                "address_block": "/zynq/processing_system7_0/S_AXI_GP0/GP0_QSPI_LINEAR",
                "offset": "0xFC000000",
                "range": "16M"
              }
            }
          }
        }
      },
      "/zynq/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_dynclk_0_reg0": {
                "address_block": "/hdmi_out/axi_dynclk_0/s00_axi/reg0",
                "offset": "0x43C00000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/hdmi_in/axi_gpio_video/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_axi_vdma_0_Reg": {
                "address_block": "/axi_vdma_0/S_AXI_LITE/Reg",
                "offset": "0x43000000",
                "range": "64K"
              },
              "SEG_axilite_regs_0_reg0": {
                "address_block": "/vcnet_get_dma_addr/axilite_regs_0/s_axi_AXILiteS/reg0",
                "offset": "0x43C30000",
                "range": "64K"
              },
              "SEG_axilite_regs_0_reg0_1": {
                "address_block": "/hdmi_in/axilite_regs_hdmi_in_stat/s_axi_AXILiteS/reg0",
                "offset": "0x43C70000",
                "range": "64K"
              },
              "SEG_axilite_regs_i2c_ir_reg0": {
                "address_block": "/vcnet_io/axilite_regs_i2c_ir/s_axi_AXILiteS/reg0",
                "offset": "0x43C40000",
                "range": "64K"
              },
              "SEG_axilite_regs_ir_reg0": {
                "address_block": "/vcnet_io/axilite_regs_ir/s_axi_AXILiteS/reg0",
                "offset": "0x43C60000",
                "range": "64K"
              },
              "SEG_axilite_regs_spi_reg0": {
                "address_block": "/vcnet_io/axilite_regs_spi/s_axi_AXILiteS/reg0",
                "offset": "0x43C50000",
                "range": "64K"
              },
              "SEG_v_tc_0_Reg": {
                "address_block": "/hdmi_out/v_tc_out/ctrl/Reg",
                "offset": "0x43C10000",
                "range": "64K"
              },
              "SEG_v_tc_1_Reg": {
                "address_block": "/hdmi_in/v_tc_in/ctrl/Reg",
                "offset": "0x43C20000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}