Analysis & Synthesis Status : Successful - Tue Dec 16 14:37:29 2025
Quartus Prime Version : 22.1std.1 Build 917 02/14/2023 SC Lite Edition
Revision Name : Verilog_Project
Top-level Entity Name : alu
Family : MAX 10
Total logic elements : 108
    Total combinational functions : 108
    Dedicated logic registers : 0
Total registers : 0
Total pins : 34
Total virtual pins : 0
Total memory bits : 0
Embedded Multiplier 9-bit elements : 0
Total PLLs : 0
UFM blocks : 0
ADC blocks : 0
