[2021-09-09 09:52:24,525]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-09-09 09:52:24,526]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:52:25,917]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; ".

Peak memory: 14778368 bytes

[2021-09-09 09:52:25,918]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:52:26,104]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35155968 bytes

[2021-09-09 09:52:26,110]mapper_test.py:156:[INFO]: area: 422 level: 6
[2021-09-09 09:52:26,110]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:52:26,220]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :501
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :501
score:100
	Report mapping result:
		klut_size()     :753
		klut.num_gates():554
		max delay       :6
		max area        :501
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :66
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :392
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 11558912 bytes

[2021-09-09 09:52:26,221]mapper_test.py:220:[INFO]: area: 554 level: 6
[2021-09-09 11:47:24,137]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-09-09 11:47:24,137]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:47:25,621]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; ".

Peak memory: 14659584 bytes

[2021-09-09 11:47:25,622]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:47:25,821]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35024896 bytes

[2021-09-09 11:47:25,826]mapper_test.py:156:[INFO]: area: 422 level: 6
[2021-09-09 11:47:25,826]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:47:28,355]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :501
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :585
score:100
	Report mapping result:
		klut_size()     :753
		klut.num_gates():554
		max delay       :6
		max area        :501
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :66
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :392
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 23179264 bytes

[2021-09-09 11:47:28,356]mapper_test.py:220:[INFO]: area: 554 level: 6
[2021-09-09 13:17:48,962]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-09-09 13:17:48,962]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:17:50,450]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; ".

Peak memory: 14430208 bytes

[2021-09-09 13:17:50,451]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:17:50,601]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35033088 bytes

[2021-09-09 13:17:50,607]mapper_test.py:156:[INFO]: area: 422 level: 6
[2021-09-09 13:17:50,607]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:17:52,879]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :503
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :599
score:100
	Report mapping result:
		klut_size()     :755
		klut.num_gates():556
		max delay       :6
		max area        :503
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :67
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :393
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 23236608 bytes

[2021-09-09 13:17:52,880]mapper_test.py:220:[INFO]: area: 556 level: 6
[2021-09-09 15:02:01,402]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-09-09 15:02:01,402]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:02:01,403]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:02:01,569]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35246080 bytes

[2021-09-09 15:02:01,574]mapper_test.py:156:[INFO]: area: 422 level: 6
[2021-09-09 15:02:01,575]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:02:04,110]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :587
score:100
	Report mapping result:
		klut_size()     :793
		klut.num_gates():594
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :144
		LUT fanins:3	 numbers :145
		LUT fanins:4	 numbers :257
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 23158784 bytes

[2021-09-09 15:02:04,111]mapper_test.py:220:[INFO]: area: 594 level: 6
[2021-09-09 15:31:05,477]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-09-09 15:31:05,477]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:31:05,477]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:31:05,636]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35373056 bytes

[2021-09-09 15:31:05,642]mapper_test.py:156:[INFO]: area: 422 level: 6
[2021-09-09 15:31:05,642]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:31:08,172]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :587
score:100
	Report mapping result:
		klut_size()     :793
		klut.num_gates():594
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :144
		LUT fanins:3	 numbers :145
		LUT fanins:4	 numbers :257
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 22982656 bytes

[2021-09-09 15:31:08,172]mapper_test.py:220:[INFO]: area: 594 level: 6
[2021-09-09 16:09:07,624]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-09-09 16:09:07,638]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:09:07,638]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:09:07,800]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35139584 bytes

[2021-09-09 16:09:07,806]mapper_test.py:156:[INFO]: area: 422 level: 6
[2021-09-09 16:09:07,806]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:09:10,338]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :587
score:100
	Report mapping result:
		klut_size()     :793
		klut.num_gates():594
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :144
		LUT fanins:3	 numbers :145
		LUT fanins:4	 numbers :257
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 23121920 bytes

[2021-09-09 16:09:10,339]mapper_test.py:220:[INFO]: area: 594 level: 6
[2021-09-09 16:43:50,052]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-09-09 16:43:50,054]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:43:50,054]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:43:50,248]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35213312 bytes

[2021-09-09 16:43:50,253]mapper_test.py:156:[INFO]: area: 422 level: 6
[2021-09-09 16:43:50,253]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:43:52,747]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :587
score:100
	Report mapping result:
		klut_size()     :793
		klut.num_gates():594
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :144
		LUT fanins:3	 numbers :145
		LUT fanins:4	 numbers :257
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 23048192 bytes

[2021-09-09 16:43:52,748]mapper_test.py:220:[INFO]: area: 594 level: 6
[2021-09-09 17:20:14,263]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-09-09 17:20:14,263]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:20:14,264]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:20:14,427]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34918400 bytes

[2021-09-09 17:20:14,433]mapper_test.py:156:[INFO]: area: 422 level: 6
[2021-09-09 17:20:14,433]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:20:16,979]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :587
score:100
	Report mapping result:
		klut_size()     :793
		klut.num_gates():594
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :144
		LUT fanins:3	 numbers :145
		LUT fanins:4	 numbers :257
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 23216128 bytes

[2021-09-09 17:20:16,980]mapper_test.py:220:[INFO]: area: 594 level: 6
[2021-09-13 23:26:14,803]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-09-13 23:26:14,804]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:26:14,804]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:26:15,003]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34652160 bytes

[2021-09-13 23:26:15,009]mapper_test.py:156:[INFO]: area: 422 level: 6
[2021-09-13 23:26:15,009]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:26:17,208]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :587
score:100
	Report mapping result:
		klut_size()     :793
		klut.num_gates():594
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :144
		LUT fanins:3	 numbers :145
		LUT fanins:4	 numbers :257
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 19628032 bytes

[2021-09-13 23:26:17,208]mapper_test.py:220:[INFO]: area: 594 level: 6
[2021-09-13 23:41:37,132]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-09-13 23:41:37,132]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:41:37,133]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:41:37,278]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34799616 bytes

[2021-09-13 23:41:37,284]mapper_test.py:156:[INFO]: area: 422 level: 6
[2021-09-13 23:41:37,284]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:41:37,392]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
	Report mapping result:
		klut_size()     :793
		klut.num_gates():594
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :144
		LUT fanins:3	 numbers :145
		LUT fanins:4	 numbers :257
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 10887168 bytes

[2021-09-13 23:41:37,393]mapper_test.py:220:[INFO]: area: 594 level: 6
[2021-09-14 08:55:41,535]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-09-14 08:55:41,535]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:55:41,535]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:55:41,710]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34787328 bytes

[2021-09-14 08:55:41,716]mapper_test.py:156:[INFO]: area: 422 level: 6
[2021-09-14 08:55:41,716]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:55:43,941]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :587
score:100
	Report mapping result:
		klut_size()     :793
		klut.num_gates():594
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :144
		LUT fanins:3	 numbers :145
		LUT fanins:4	 numbers :257
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 23179264 bytes

[2021-09-14 08:55:43,942]mapper_test.py:220:[INFO]: area: 594 level: 6
[2021-09-14 09:20:34,926]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-09-14 09:20:34,927]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:20:34,927]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:20:35,110]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34553856 bytes

[2021-09-14 09:20:35,115]mapper_test.py:156:[INFO]: area: 422 level: 6
[2021-09-14 09:20:35,115]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:20:35,229]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
	Report mapping result:
		klut_size()     :793
		klut.num_gates():594
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :144
		LUT fanins:3	 numbers :145
		LUT fanins:4	 numbers :257
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 11554816 bytes

[2021-09-14 09:20:35,230]mapper_test.py:220:[INFO]: area: 594 level: 6
[2021-09-15 15:29:56,044]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-09-15 15:29:56,045]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:29:56,045]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:29:56,175]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34828288 bytes

[2021-09-15 15:29:56,180]mapper_test.py:156:[INFO]: area: 422 level: 6
[2021-09-15 15:29:56,180]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:29:58,141]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:12
	current map manager:
		current min nodes:1150
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :623
score:100
	Report mapping result:
		klut_size()     :887
		klut.num_gates():688
		max delay       :5
		max area        :623
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :163
		LUT fanins:3	 numbers :192
		LUT fanins:4	 numbers :285
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 18157568 bytes

[2021-09-15 15:29:58,141]mapper_test.py:220:[INFO]: area: 688 level: 5
[2021-09-15 15:54:02,188]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-09-15 15:54:02,188]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:02,188]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:02,322]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34619392 bytes

[2021-09-15 15:54:02,327]mapper_test.py:156:[INFO]: area: 422 level: 6
[2021-09-15 15:54:02,328]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:02,484]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
	Report mapping result:
		klut_size()     :793
		klut.num_gates():594
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :144
		LUT fanins:3	 numbers :145
		LUT fanins:4	 numbers :257
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 9392128 bytes

[2021-09-15 15:54:02,485]mapper_test.py:220:[INFO]: area: 594 level: 6
[2021-09-18 14:00:26,255]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-09-18 14:00:26,255]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:00:26,256]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:00:26,386]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34656256 bytes

[2021-09-18 14:00:26,391]mapper_test.py:156:[INFO]: area: 422 level: 6
[2021-09-18 14:00:26,392]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:00:28,369]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :587
score:100
	Report mapping result:
		klut_size()     :793
		klut.num_gates():594
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :144
		LUT fanins:3	 numbers :145
		LUT fanins:4	 numbers :257
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 22511616 bytes

[2021-09-18 14:00:28,370]mapper_test.py:220:[INFO]: area: 594 level: 6
[2021-09-18 16:25:05,463]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-09-18 16:25:05,463]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:25:05,463]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:25:05,593]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34877440 bytes

[2021-09-18 16:25:05,599]mapper_test.py:156:[INFO]: area: 422 level: 6
[2021-09-18 16:25:05,599]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:25:07,576]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :587
score:100
	Report mapping result:
		klut_size()     :793
		klut.num_gates():594
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :144
		LUT fanins:3	 numbers :145
		LUT fanins:4	 numbers :257
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 15835136 bytes

[2021-09-18 16:25:07,576]mapper_test.py:220:[INFO]: area: 594 level: 6
[2021-09-22 08:56:56,140]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-09-22 08:56:56,141]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:56:56,141]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:56:56,281]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34955264 bytes

[2021-09-22 08:56:56,286]mapper_test.py:156:[INFO]: area: 422 level: 6
[2021-09-22 08:56:56,286]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:56:57,304]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	Report mapping result:
		klut_size()     :849
		klut.num_gates():650
		max delay       :6
		max area        :589
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :160
		LUT fanins:3	 numbers :185
		LUT fanins:4	 numbers :257
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 14577664 bytes

[2021-09-22 08:56:57,305]mapper_test.py:220:[INFO]: area: 650 level: 6
[2021-09-22 11:23:49,497]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-09-22 11:23:49,497]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:23:49,497]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:23:49,687]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34668544 bytes

[2021-09-22 11:23:49,692]mapper_test.py:156:[INFO]: area: 422 level: 6
[2021-09-22 11:23:49,693]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:23:51,658]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:12
	current map manager:
		current min nodes:1150
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :632
score:100
	Report mapping result:
		klut_size()     :894
		klut.num_gates():695
		max delay       :5
		max area        :632
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :171
		LUT fanins:3	 numbers :189
		LUT fanins:4	 numbers :287
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 15523840 bytes

[2021-09-22 11:23:51,659]mapper_test.py:220:[INFO]: area: 695 level: 5
[2021-09-23 16:42:32,079]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-09-23 16:42:32,080]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:42:32,080]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:42:32,210]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34951168 bytes

[2021-09-23 16:42:32,216]mapper_test.py:156:[INFO]: area: 422 level: 6
[2021-09-23 16:42:32,216]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:42:34,240]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
balancing!
	current map manager:
		current min nodes:1150
		current min depth:13
rewriting!
	current map manager:
		current min nodes:1150
		current min depth:13
balancing!
	current map manager:
		current min nodes:1150
		current min depth:12
rewriting!
	current map manager:
		current min nodes:1150
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :632
score:100
	Report mapping result:
		klut_size()     :894
		klut.num_gates():695
		max delay       :5
		max area        :632
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :171
		LUT fanins:3	 numbers :189
		LUT fanins:4	 numbers :287
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 15982592 bytes

[2021-09-23 16:42:34,241]mapper_test.py:220:[INFO]: area: 695 level: 5
[2021-09-23 17:05:49,252]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-09-23 17:05:49,253]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:05:49,253]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:05:49,383]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34631680 bytes

[2021-09-23 17:05:49,390]mapper_test.py:156:[INFO]: area: 422 level: 6
[2021-09-23 17:05:49,390]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:05:51,419]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
balancing!
	current map manager:
		current min nodes:1150
		current min depth:13
rewriting!
	current map manager:
		current min nodes:1150
		current min depth:13
balancing!
	current map manager:
		current min nodes:1150
		current min depth:12
rewriting!
	current map manager:
		current min nodes:1150
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :632
score:100
	Report mapping result:
		klut_size()     :894
		klut.num_gates():695
		max delay       :5
		max area        :632
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :171
		LUT fanins:3	 numbers :189
		LUT fanins:4	 numbers :287
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 15667200 bytes

[2021-09-23 17:05:51,420]mapper_test.py:220:[INFO]: area: 695 level: 5
[2021-09-23 18:07:10,340]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-09-23 18:07:10,340]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:07:10,341]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:07:10,527]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34795520 bytes

[2021-09-23 18:07:10,532]mapper_test.py:156:[INFO]: area: 422 level: 6
[2021-09-23 18:07:10,532]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:07:12,524]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
balancing!
	current map manager:
		current min nodes:1150
		current min depth:13
rewriting!
	current map manager:
		current min nodes:1150
		current min depth:13
balancing!
	current map manager:
		current min nodes:1150
		current min depth:12
rewriting!
	current map manager:
		current min nodes:1150
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :632
score:100
	Report mapping result:
		klut_size()     :894
		klut.num_gates():695
		max delay       :5
		max area        :632
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :171
		LUT fanins:3	 numbers :189
		LUT fanins:4	 numbers :287
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 16035840 bytes

[2021-09-23 18:07:12,525]mapper_test.py:220:[INFO]: area: 695 level: 5
[2021-09-27 16:34:20,268]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-09-27 16:34:20,269]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:34:20,269]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:34:20,408]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34615296 bytes

[2021-09-27 16:34:20,412]mapper_test.py:156:[INFO]: area: 422 level: 6
[2021-09-27 16:34:20,413]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:34:22,563]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
balancing!
	current map manager:
		current min nodes:1150
		current min depth:13
rewriting!
	current map manager:
		current min nodes:1150
		current min depth:13
balancing!
	current map manager:
		current min nodes:1150
		current min depth:12
rewriting!
	current map manager:
		current min nodes:1150
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :632
score:100
	Report mapping result:
		klut_size()     :894
		klut.num_gates():695
		max delay       :5
		max area        :632
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :171
		LUT fanins:3	 numbers :189
		LUT fanins:4	 numbers :287
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 15978496 bytes

[2021-09-27 16:34:22,564]mapper_test.py:220:[INFO]: area: 695 level: 5
[2021-09-27 17:41:08,562]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-09-27 17:41:08,562]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:41:08,563]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:41:08,692]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34664448 bytes

[2021-09-27 17:41:08,697]mapper_test.py:156:[INFO]: area: 422 level: 6
[2021-09-27 17:41:08,698]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:41:10,662]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
balancing!
	current map manager:
		current min nodes:1150
		current min depth:13
rewriting!
	current map manager:
		current min nodes:1150
		current min depth:13
balancing!
	current map manager:
		current min nodes:1150
		current min depth:12
rewriting!
	current map manager:
		current min nodes:1150
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :637
score:100
	Report mapping result:
		klut_size()     :900
		klut.num_gates():701
		max delay       :5
		max area        :637
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :161
		LUT fanins:3	 numbers :215
		LUT fanins:4	 numbers :277
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 16035840 bytes

[2021-09-27 17:41:10,663]mapper_test.py:220:[INFO]: area: 701 level: 5
[2021-09-28 02:07:23,392]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-09-28 02:07:23,393]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:07:23,393]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:07:23,524]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34742272 bytes

[2021-09-28 02:07:23,530]mapper_test.py:156:[INFO]: area: 422 level: 6
[2021-09-28 02:07:23,530]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:07:25,532]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:12
	current map manager:
		current min nodes:1150
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :632
score:100
	Report mapping result:
		klut_size()     :894
		klut.num_gates():695
		max delay       :5
		max area        :632
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :171
		LUT fanins:3	 numbers :189
		LUT fanins:4	 numbers :287
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 15859712 bytes

[2021-09-28 02:07:25,533]mapper_test.py:220:[INFO]: area: 695 level: 5
[2021-09-28 16:46:58,143]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-09-28 16:46:58,143]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:46:58,143]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:46:58,279]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34930688 bytes

[2021-09-28 16:46:58,284]mapper_test.py:156:[INFO]: area: 422 level: 6
[2021-09-28 16:46:58,284]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:47:00,319]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:12
	current map manager:
		current min nodes:1150
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :632
score:100
	Report mapping result:
		klut_size()     :894
		klut.num_gates():695
		max delay       :5
		max area        :632
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :171
		LUT fanins:3	 numbers :189
		LUT fanins:4	 numbers :287
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 15433728 bytes

[2021-09-28 16:47:00,320]mapper_test.py:220:[INFO]: area: 695 level: 5
[2021-09-28 17:25:58,754]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-09-28 17:25:58,754]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:25:58,754]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:25:58,887]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34910208 bytes

[2021-09-28 17:25:58,893]mapper_test.py:156:[INFO]: area: 422 level: 6
[2021-09-28 17:25:58,893]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:26:00,854]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:12
	current map manager:
		current min nodes:1150
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :632
score:100
	Report mapping result:
		klut_size()     :894
		klut.num_gates():695
		max delay       :5
		max area        :632
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :171
		LUT fanins:3	 numbers :189
		LUT fanins:4	 numbers :287
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 18251776 bytes

[2021-09-28 17:26:00,854]mapper_test.py:220:[INFO]: area: 695 level: 5
[2021-10-09 10:40:58,854]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-10-09 10:40:58,855]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:40:58,855]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:40:58,986]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34983936 bytes

[2021-10-09 10:40:58,991]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-10-09 10:40:58,992]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:40:59,282]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :648
score:100
	Report mapping result:
		klut_size()     :908
		klut.num_gates():709
		max delay       :5
		max area        :648
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :181
		LUT fanins:3	 numbers :174
		LUT fanins:4	 numbers :306
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 10305536 bytes

[2021-10-09 10:40:59,282]mapper_test.py:224:[INFO]: area: 709 level: 5
[2021-10-09 11:23:34,367]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-10-09 11:23:34,368]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:23:34,368]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:23:34,501]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34676736 bytes

[2021-10-09 11:23:34,506]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-10-09 11:23:34,506]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:23:34,785]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :648
score:100
	Report mapping result:
		klut_size()     :908
		klut.num_gates():709
		max delay       :5
		max area        :648
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :181
		LUT fanins:3	 numbers :174
		LUT fanins:4	 numbers :306
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 10571776 bytes

[2021-10-09 11:23:34,786]mapper_test.py:224:[INFO]: area: 709 level: 5
[2021-10-09 16:31:20,544]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-10-09 16:31:20,544]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:31:20,545]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:31:20,720]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34926592 bytes

[2021-10-09 16:31:20,726]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-10-09 16:31:20,726]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:31:21,677]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
	current map manager:
		current min nodes:1150
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
	Report mapping result:
		klut_size()     :793
		klut.num_gates():594
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :144
		LUT fanins:3	 numbers :145
		LUT fanins:4	 numbers :257
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 12296192 bytes

[2021-10-09 16:31:21,678]mapper_test.py:224:[INFO]: area: 594 level: 6
[2021-10-09 16:48:29,668]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-10-09 16:48:29,668]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:48:29,669]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:48:29,801]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34766848 bytes

[2021-10-09 16:48:29,806]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-10-09 16:48:29,807]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:48:30,733]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
	current map manager:
		current min nodes:1150
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
	Report mapping result:
		klut_size()     :793
		klut.num_gates():594
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :144
		LUT fanins:3	 numbers :145
		LUT fanins:4	 numbers :257
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 12406784 bytes

[2021-10-09 16:48:30,733]mapper_test.py:224:[INFO]: area: 594 level: 6
[2021-10-12 10:57:05,219]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-10-12 10:57:05,220]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:57:05,220]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:57:05,356]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34852864 bytes

[2021-10-12 10:57:05,362]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-10-12 10:57:05,362]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:57:07,465]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:12
	current map manager:
		current min nodes:1150
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :639
score:100
	Report mapping result:
		klut_size()     :901
		klut.num_gates():702
		max delay       :5
		max area        :639
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :166
		LUT fanins:3	 numbers :208
		LUT fanins:4	 numbers :280
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 14094336 bytes

[2021-10-12 10:57:07,466]mapper_test.py:224:[INFO]: area: 702 level: 5
[2021-10-12 11:17:42,897]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-10-12 11:17:42,897]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:17:42,897]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:17:43,037]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34656256 bytes

[2021-10-12 11:17:43,043]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-10-12 11:17:43,043]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:17:43,348]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :648
score:100
	Report mapping result:
		klut_size()     :908
		klut.num_gates():709
		max delay       :5
		max area        :648
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :181
		LUT fanins:3	 numbers :174
		LUT fanins:4	 numbers :306
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 9961472 bytes

[2021-10-12 11:17:43,348]mapper_test.py:224:[INFO]: area: 709 level: 5
[2021-10-12 13:32:33,119]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-10-12 13:32:33,119]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:32:33,119]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:32:33,295]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34783232 bytes

[2021-10-12 13:32:33,299]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-10-12 13:32:33,299]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:32:35,402]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:12
	current map manager:
		current min nodes:1150
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :639
score:100
	Report mapping result:
		klut_size()     :901
		klut.num_gates():702
		max delay       :5
		max area        :639
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :166
		LUT fanins:3	 numbers :208
		LUT fanins:4	 numbers :280
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 14028800 bytes

[2021-10-12 13:32:35,403]mapper_test.py:224:[INFO]: area: 702 level: 5
[2021-10-12 15:03:13,156]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-10-12 15:03:13,157]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:03:13,157]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:03:13,294]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34578432 bytes

[2021-10-12 15:03:13,300]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-10-12 15:03:13,300]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:03:15,408]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:12
	current map manager:
		current min nodes:1150
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :639
score:100
	Report mapping result:
		klut_size()     :901
		klut.num_gates():702
		max delay       :5
		max area        :639
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :166
		LUT fanins:3	 numbers :208
		LUT fanins:4	 numbers :280
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 14102528 bytes

[2021-10-12 15:03:15,408]mapper_test.py:224:[INFO]: area: 702 level: 5
[2021-10-12 18:48:04,798]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-10-12 18:48:04,798]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:48:04,799]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:48:04,936]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35004416 bytes

[2021-10-12 18:48:04,942]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-10-12 18:48:04,942]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:48:07,025]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:12
	current map manager:
		current min nodes:1150
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :636
score:100
	Report mapping result:
		klut_size()     :897
		klut.num_gates():698
		max delay       :5
		max area        :636
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :168
		LUT fanins:3	 numbers :203
		LUT fanins:4	 numbers :279
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 13512704 bytes

[2021-10-12 18:48:07,025]mapper_test.py:224:[INFO]: area: 698 level: 5
[2021-10-18 11:41:32,810]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-10-18 11:41:32,810]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:41:32,811]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:41:32,956]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34668544 bytes

[2021-10-18 11:41:32,962]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-10-18 11:41:32,962]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:41:35,124]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:12
	current map manager:
		current min nodes:1150
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :636
score:100
	Report mapping result:
		klut_size()     :897
		klut.num_gates():698
		max delay       :5
		max area        :636
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :168
		LUT fanins:3	 numbers :203
		LUT fanins:4	 numbers :279
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 13586432 bytes

[2021-10-18 11:41:35,125]mapper_test.py:224:[INFO]: area: 698 level: 5
[2021-10-18 12:03:44,061]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-10-18 12:03:44,061]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:44,062]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:44,200]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34791424 bytes

[2021-10-18 12:03:44,205]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-10-18 12:03:44,205]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:44,277]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
	Report mapping result:
		klut_size()     :793
		klut.num_gates():594
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :144
		LUT fanins:3	 numbers :145
		LUT fanins:4	 numbers :257
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 7892992 bytes

[2021-10-18 12:03:44,277]mapper_test.py:224:[INFO]: area: 594 level: 6
[2021-10-19 14:11:41,206]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-10-19 14:11:41,207]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:41,207]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:41,350]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35176448 bytes

[2021-10-19 14:11:41,355]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-10-19 14:11:41,355]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:41,431]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
	Report mapping result:
		klut_size()     :793
		klut.num_gates():594
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :144
		LUT fanins:3	 numbers :145
		LUT fanins:4	 numbers :257
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 7720960 bytes

[2021-10-19 14:11:41,432]mapper_test.py:224:[INFO]: area: 594 level: 6
[2021-10-22 13:32:42,874]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-10-22 13:32:42,874]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:32:42,874]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:32:43,010]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34852864 bytes

[2021-10-22 13:32:43,015]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-10-22 13:32:43,016]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:32:43,266]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
	Report mapping result:
		klut_size()     :793
		klut.num_gates():594
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :144
		LUT fanins:3	 numbers :145
		LUT fanins:4	 numbers :257
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 10526720 bytes

[2021-10-22 13:32:43,267]mapper_test.py:224:[INFO]: area: 594 level: 6
[2021-10-22 13:53:35,972]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-10-22 13:53:35,973]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:53:35,973]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:53:36,108]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34660352 bytes

[2021-10-22 13:53:36,113]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-10-22 13:53:36,114]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:53:36,363]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
	Report mapping result:
		klut_size()     :793
		klut.num_gates():594
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :144
		LUT fanins:3	 numbers :145
		LUT fanins:4	 numbers :257
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 10694656 bytes

[2021-10-22 13:53:36,364]mapper_test.py:224:[INFO]: area: 594 level: 6
[2021-10-22 14:02:02,024]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-10-22 14:02:02,024]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:02,024]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:02,164]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34582528 bytes

[2021-10-22 14:02:02,170]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-10-22 14:02:02,170]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:02,241]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
	Report mapping result:
		klut_size()     :793
		klut.num_gates():594
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :144
		LUT fanins:3	 numbers :145
		LUT fanins:4	 numbers :257
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 7921664 bytes

[2021-10-22 14:02:02,242]mapper_test.py:224:[INFO]: area: 594 level: 6
[2021-10-22 14:05:22,939]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-10-22 14:05:22,939]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:22,939]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:23,127]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34750464 bytes

[2021-10-22 14:05:23,133]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-10-22 14:05:23,133]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:23,239]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
	Report mapping result:
		klut_size()     :793
		klut.num_gates():594
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :144
		LUT fanins:3	 numbers :145
		LUT fanins:4	 numbers :257
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 7667712 bytes

[2021-10-22 14:05:23,239]mapper_test.py:224:[INFO]: area: 594 level: 6
[2021-10-23 13:31:15,517]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-10-23 13:31:15,517]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:31:15,517]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:31:15,654]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34803712 bytes

[2021-10-23 13:31:15,659]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-10-23 13:31:15,659]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:31:17,674]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:12
	current map manager:
		current min nodes:1150
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :592
score:100
	Report mapping result:
		klut_size()     :856
		klut.num_gates():657
		max delay       :6
		max area        :592
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :164
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :296
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 13656064 bytes

[2021-10-23 13:31:17,675]mapper_test.py:224:[INFO]: area: 657 level: 6
[2021-10-24 17:42:46,011]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-10-24 17:42:46,012]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:42:46,012]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:42:46,146]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34656256 bytes

[2021-10-24 17:42:46,152]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-10-24 17:42:46,152]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:42:48,202]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:12
	current map manager:
		current min nodes:1150
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :592
score:100
	Report mapping result:
		klut_size()     :793
		klut.num_gates():594
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :144
		LUT fanins:3	 numbers :145
		LUT fanins:4	 numbers :257
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 13602816 bytes

[2021-10-24 17:42:48,202]mapper_test.py:224:[INFO]: area: 594 level: 6
[2021-10-24 18:03:13,126]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-10-24 18:03:13,126]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:03:13,127]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:03:13,265]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34893824 bytes

[2021-10-24 18:03:13,270]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-10-24 18:03:13,271]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:03:15,313]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:13
	current map manager:
		current min nodes:1150
		current min depth:12
	current map manager:
		current min nodes:1150
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :533
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :636
score:100
	Report mapping result:
		klut_size()     :897
		klut.num_gates():698
		max delay       :5
		max area        :636
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :168
		LUT fanins:3	 numbers :203
		LUT fanins:4	 numbers :279
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 13533184 bytes

[2021-10-24 18:03:15,313]mapper_test.py:224:[INFO]: area: 698 level: 5
[2021-10-26 10:25:13,504]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-10-26 10:25:13,505]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:13,505]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:13,643]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34893824 bytes

[2021-10-26 10:25:13,648]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-10-26 10:25:13,649]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:13,728]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	current map manager:
		current min nodes:1150
		current min depth:15
	Report mapping result:
		klut_size()     :779
		klut.num_gates():580
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :90
		LUT fanins:3	 numbers :168
		LUT fanins:4	 numbers :274
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 7757824 bytes

[2021-10-26 10:25:13,728]mapper_test.py:224:[INFO]: area: 580 level: 6
[2021-10-26 11:00:54,040]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-10-26 11:00:54,040]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:00:54,040]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:00:54,178]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34836480 bytes

[2021-10-26 11:00:54,183]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-10-26 11:00:54,184]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:00:56,331]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	Report mapping result:
		klut_size()     :877
		klut.num_gates():678
		max delay       :5
		max area        :636
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :112
		LUT fanins:3	 numbers :265
		LUT fanins:4	 numbers :253
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 13185024 bytes

[2021-10-26 11:00:56,331]mapper_test.py:224:[INFO]: area: 678 level: 5
[2021-10-26 11:21:54,505]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-10-26 11:21:54,506]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:21:54,506]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:21:54,649]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34816000 bytes

[2021-10-26 11:21:54,655]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-10-26 11:21:54,655]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:21:56,699]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	Report mapping result:
		klut_size()     :843
		klut.num_gates():644
		max delay       :6
		max area        :592
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :114
		LUT fanins:3	 numbers :233
		LUT fanins:4	 numbers :249
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 13205504 bytes

[2021-10-26 11:21:56,700]mapper_test.py:224:[INFO]: area: 644 level: 6
[2021-10-26 12:19:59,001]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-10-26 12:19:59,001]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:19:59,001]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:19:59,183]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34791424 bytes

[2021-10-26 12:19:59,189]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-10-26 12:19:59,189]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:20:01,240]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	Report mapping result:
		klut_size()     :897
		klut.num_gates():698
		max delay       :5
		max area        :636
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :168
		LUT fanins:3	 numbers :203
		LUT fanins:4	 numbers :279
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 13410304 bytes

[2021-10-26 12:20:01,241]mapper_test.py:224:[INFO]: area: 698 level: 5
[2021-10-26 14:12:45,309]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-10-26 14:12:45,310]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:45,310]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:45,452]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34525184 bytes

[2021-10-26 14:12:45,458]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-10-26 14:12:45,458]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:45,538]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	Report mapping result:
		klut_size()     :779
		klut.num_gates():580
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :90
		LUT fanins:3	 numbers :168
		LUT fanins:4	 numbers :274
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 7356416 bytes

[2021-10-26 14:12:45,539]mapper_test.py:224:[INFO]: area: 580 level: 6
[2021-10-29 16:09:50,227]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-10-29 16:09:50,228]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:50,228]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:50,364]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34643968 bytes

[2021-10-29 16:09:50,370]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-10-29 16:09:50,370]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:50,443]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	Report mapping result:
		klut_size()     :976
		klut.num_gates():777
		max delay       :6
		max area        :721
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :171
		LUT fanins:3	 numbers :196
		LUT fanins:4	 numbers :362
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
Peak memory: 7688192 bytes

[2021-10-29 16:09:50,444]mapper_test.py:224:[INFO]: area: 777 level: 6
[2021-11-03 09:51:24,451]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-11-03 09:51:24,451]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:24,451]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:24,597]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34664448 bytes

[2021-11-03 09:51:24,600]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-11-03 09:51:24,600]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:24,721]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	Report mapping result:
		klut_size()     :976
		klut.num_gates():777
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :171
		LUT fanins:3	 numbers :196
		LUT fanins:4	 numbers :362
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig_output.v
	Peak memory: 8962048 bytes

[2021-11-03 09:51:24,722]mapper_test.py:226:[INFO]: area: 777 level: 6
[2021-11-03 10:03:32,335]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-11-03 10:03:32,335]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:03:32,336]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:03:32,476]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35086336 bytes

[2021-11-03 10:03:32,481]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-11-03 10:03:32,481]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:03:32,612]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	Report mapping result:
		klut_size()     :1002
		klut.num_gates():803
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :174
		LUT fanins:3	 numbers :218
		LUT fanins:4	 numbers :363
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig_output.v
	Peak memory: 8695808 bytes

[2021-11-03 10:03:32,613]mapper_test.py:226:[INFO]: area: 803 level: 6
[2021-11-03 13:43:31,801]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-11-03 13:43:31,802]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:43:31,802]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:43:31,937]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34922496 bytes

[2021-11-03 13:43:31,943]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-11-03 13:43:31,943]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:43:32,079]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	Report mapping result:
		klut_size()     :1002
		klut.num_gates():803
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :174
		LUT fanins:3	 numbers :218
		LUT fanins:4	 numbers :363
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig_output.v
	Peak memory: 8781824 bytes

[2021-11-03 13:43:32,080]mapper_test.py:226:[INFO]: area: 803 level: 6
[2021-11-03 13:49:47,613]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-11-03 13:49:47,614]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:47,614]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:47,750]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34881536 bytes

[2021-11-03 13:49:47,756]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-11-03 13:49:47,756]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:47,884]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	Report mapping result:
		klut_size()     :1002
		klut.num_gates():803
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :174
		LUT fanins:3	 numbers :218
		LUT fanins:4	 numbers :363
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig_output.v
	Peak memory: 8896512 bytes

[2021-11-03 13:49:47,884]mapper_test.py:226:[INFO]: area: 803 level: 6
[2021-11-04 15:56:41,238]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-11-04 15:56:41,239]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:41,239]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:41,382]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34643968 bytes

[2021-11-04 15:56:41,387]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-11-04 15:56:41,387]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:41,525]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	Report mapping result:
		klut_size()     :776
		klut.num_gates():577
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :84
		LUT fanins:3	 numbers :174
		LUT fanins:4	 numbers :271
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig_output.v
	Peak memory: 8933376 bytes

[2021-11-04 15:56:41,525]mapper_test.py:226:[INFO]: area: 577 level: 6
[2021-11-16 12:27:53,575]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-11-16 12:27:53,575]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:53,575]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:53,719]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34783232 bytes

[2021-11-16 12:27:53,724]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-11-16 12:27:53,725]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:53,801]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
Mapping time: 0.018402 secs
	Report mapping result:
		klut_size()     :776
		klut.num_gates():577
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :84
		LUT fanins:3	 numbers :174
		LUT fanins:4	 numbers :271
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
	Peak memory: 7532544 bytes

[2021-11-16 12:27:53,802]mapper_test.py:228:[INFO]: area: 577 level: 6
[2021-11-16 14:16:49,968]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-11-16 14:16:49,968]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:49,968]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:50,157]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34906112 bytes

[2021-11-16 14:16:50,160]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-11-16 14:16:50,161]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:50,244]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
Mapping time: 0.018104 secs
	Report mapping result:
		klut_size()     :776
		klut.num_gates():577
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :84
		LUT fanins:3	 numbers :174
		LUT fanins:4	 numbers :271
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
	Peak memory: 7671808 bytes

[2021-11-16 14:16:50,244]mapper_test.py:228:[INFO]: area: 577 level: 6
[2021-11-16 14:23:09,880]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-11-16 14:23:09,880]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:09,880]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:10,025]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34660352 bytes

[2021-11-16 14:23:10,031]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-11-16 14:23:10,031]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:10,115]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
Mapping time: 0.01792 secs
	Report mapping result:
		klut_size()     :776
		klut.num_gates():577
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :84
		LUT fanins:3	 numbers :174
		LUT fanins:4	 numbers :271
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
	Peak memory: 7491584 bytes

[2021-11-16 14:23:10,116]mapper_test.py:228:[INFO]: area: 577 level: 6
[2021-11-17 16:35:50,233]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-11-17 16:35:50,234]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:50,234]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:50,372]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34603008 bytes

[2021-11-17 16:35:50,378]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-11-17 16:35:50,378]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:50,455]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
Mapping time: 0.018009 secs
	Report mapping result:
		klut_size()     :793
		klut.num_gates():594
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :144
		LUT fanins:3	 numbers :145
		LUT fanins:4	 numbers :257
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
	Peak memory: 8007680 bytes

[2021-11-17 16:35:50,456]mapper_test.py:228:[INFO]: area: 594 level: 6
[2021-11-18 10:18:21,350]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-11-18 10:18:21,350]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:21,351]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:21,494]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34705408 bytes

[2021-11-18 10:18:21,500]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-11-18 10:18:21,500]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:21,600]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
Mapping time: 0.03535 secs
	Report mapping result:
		klut_size()     :793
		klut.num_gates():594
		max delay       :6
		max area        :594
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :144
		LUT fanins:3	 numbers :145
		LUT fanins:4	 numbers :257
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
	Peak memory: 7897088 bytes

[2021-11-18 10:18:21,601]mapper_test.py:228:[INFO]: area: 594 level: 6
[2021-11-23 16:11:12,040]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-11-23 16:11:12,041]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:12,041]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:12,182]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35016704 bytes

[2021-11-23 16:11:12,188]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-11-23 16:11:12,188]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:12,283]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
Mapping time: 0.034866 secs
	Report mapping result:
		klut_size()     :793
		klut.num_gates():594
		max delay       :6
		max area        :594
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :144
		LUT fanins:3	 numbers :145
		LUT fanins:4	 numbers :257
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
	Peak memory: 8687616 bytes

[2021-11-23 16:11:12,283]mapper_test.py:228:[INFO]: area: 594 level: 6
[2021-11-23 16:42:10,114]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-11-23 16:42:10,114]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:10,114]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:10,253]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34746368 bytes

[2021-11-23 16:42:10,259]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-11-23 16:42:10,259]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:10,361]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
Mapping time: 0.035203 secs
	Report mapping result:
		klut_size()     :793
		klut.num_gates():594
		max delay       :6
		max area        :594
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :144
		LUT fanins:3	 numbers :145
		LUT fanins:4	 numbers :257
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
	Peak memory: 8339456 bytes

[2021-11-23 16:42:10,362]mapper_test.py:228:[INFO]: area: 594 level: 6
[2021-11-24 11:38:36,695]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-11-24 11:38:36,695]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:36,695]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:36,836]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34754560 bytes

[2021-11-24 11:38:36,842]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-11-24 11:38:36,842]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:36,903]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
Mapping time: 0.001055 secs
	Report mapping result:
		klut_size()     :793
		klut.num_gates():594
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :144
		LUT fanins:3	 numbers :145
		LUT fanins:4	 numbers :257
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
	Peak memory: 7585792 bytes

[2021-11-24 11:38:36,904]mapper_test.py:228:[INFO]: area: 594 level: 6
[2021-11-24 12:01:51,042]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-11-24 12:01:51,042]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:51,042]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:51,179]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34619392 bytes

[2021-11-24 12:01:51,184]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-11-24 12:01:51,184]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:51,243]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
Mapping time: 0.001027 secs
	Report mapping result:
		klut_size()     :793
		klut.num_gates():594
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :144
		LUT fanins:3	 numbers :145
		LUT fanins:4	 numbers :257
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
	Peak memory: 7618560 bytes

[2021-11-24 12:01:51,244]mapper_test.py:228:[INFO]: area: 594 level: 6
[2021-11-24 12:05:30,322]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-11-24 12:05:30,322]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:30,323]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:30,456]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34676736 bytes

[2021-11-24 12:05:30,462]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-11-24 12:05:30,462]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:30,537]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
Mapping time: 0.018144 secs
	Report mapping result:
		klut_size()     :793
		klut.num_gates():594
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :144
		LUT fanins:3	 numbers :145
		LUT fanins:4	 numbers :257
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
	Peak memory: 7835648 bytes

[2021-11-24 12:05:30,538]mapper_test.py:228:[INFO]: area: 594 level: 6
[2021-11-24 12:11:12,129]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-11-24 12:11:12,129]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:12,130]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:12,308]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34656256 bytes

[2021-11-24 12:11:12,314]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-11-24 12:11:12,314]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:12,381]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
[i] total time =  0.01 secs
Mapping time: 0.00540 secs
	Report mapping result:
		klut_size()     :632
		klut.num_gates():433
		max delay       :10
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :47
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :231
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
	Peak memory: 9134080 bytes

[2021-11-24 12:11:12,382]mapper_test.py:228:[INFO]: area: 433 level: 10
[2021-11-24 12:57:28,784]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-11-24 12:57:28,784]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:28,784]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:28,925]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34643968 bytes

[2021-11-24 12:57:28,931]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-11-24 12:57:28,931]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:29,012]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
Mapping time: 0.017996 secs
	Report mapping result:
		klut_size()     :793
		klut.num_gates():594
		max delay       :6
		max area        :533
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :144
		LUT fanins:3	 numbers :145
		LUT fanins:4	 numbers :257
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
	Peak memory: 7909376 bytes

[2021-11-24 12:57:29,013]mapper_test.py:228:[INFO]: area: 594 level: 6
[2021-11-24 13:08:07,303]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-11-24 13:08:07,303]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:08:07,304]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:08:07,489]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 35115008 bytes

[2021-11-24 13:08:07,494]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-11-24 13:08:07,495]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:08:09,581]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
Mapping time: 0.017768 secs
Mapping time: 0.026909 secs
	Report mapping result:
		klut_size()     :897
		klut.num_gates():698
		max delay       :5
		max area        :636
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :168
		LUT fanins:3	 numbers :203
		LUT fanins:4	 numbers :279
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
	Peak memory: 13213696 bytes

[2021-11-24 13:08:09,582]mapper_test.py:228:[INFO]: area: 698 level: 5
[2021-11-24 13:31:13,959]mapper_test.py:79:[INFO]: run case "s5378_comb"
[2021-11-24 13:31:13,959]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:31:13,959]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:31:14,098]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     952.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     533.0.  Edge =     1703.  Cut =     5419.  T =     0.00 sec
P:  Del =    6.00.  Ar =     463.0.  Edge =     1627.  Cut =     5314.  T =     0.00 sec
P:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
E:  Del =    6.00.  Ar =     380.0.  Edge =     1304.  Cut =     5345.  T =     0.00 sec
F:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1289.  Cut =     4924.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4676.  T =     0.00 sec
A:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
E:  Del =    6.00.  Ar =     374.0.  Edge =     1238.  Cut =     4588.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 48 gates to decouple the CO drivers.
Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %
Peak memory: 34684928 bytes

[2021-11-24 13:31:14,103]mapper_test.py:160:[INFO]: area: 422 level: 6
[2021-11-24 13:31:14,103]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:31:16,142]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
Mapping time: 0.000985 secs
Mapping time: 0.001227 secs
	Report mapping result:
		klut_size()     :897
		klut.num_gates():698
		max delay       :5
		max area        :636
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :168
		LUT fanins:3	 numbers :203
		LUT fanins:4	 numbers :279
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v
	Peak memory: 13291520 bytes

[2021-11-24 13:31:16,143]mapper_test.py:228:[INFO]: area: 698 level: 5
