<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — router stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="channel.html">channel</a></span> (19)
<br/><span class="tag"><a href="network.html">network</a></span> (15)
<br/><span class="tag"><a href="chip.html">chip</a></span> (14)
<br/><span class="tag"><a href="global.html">global</a></span> (11)
<br/><span class="tag"><a href="rout.html">rout</a></span> (10)
</div>
<h2><span class="ttl">Stem</span> router$ (<a href="../words.html">all stems</a>)</h2>
<h3>109 papers:</h3>
<dl class="toc"><dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-HanKL.html">DAC-2015-HanKL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Evaluation of BEOL design rule impacts using an optimal ILP-based detailed router (<abbr title="Kwangsoo Han">KH</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Hyein Lee">HL</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-MazloumiM.html">DATE-2015-MazloumiM</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors (<abbr title="Abbas Mazloumi">AM</abbr>, <abbr title="Mehdi Modarressi">MM</abbr>), pp. 908–911.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-JonnaJRM.html">DATE-2014-JonnaJRM</a></dt><dd>Minimally buffered single-cycle deflection router (<abbr title="Gnaneswara Rao Jonna">GRJ</abbr>, <abbr title="John Jose">JJ</abbr>, <abbr title="Rachana Radhakrishnan">RR</abbr>, <abbr title="Madhu Mutyam">MM</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-SeitanidisPDN.html">DATE-2014-SeitanidisPDN</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>ElastiStore: An elastic buffer architecture for Network-on-Chip routers (<abbr title="I. Seitanidis">IS</abbr>, <abbr title="Anastasios Psarras">AP</abbr>, <abbr title="Giorgos Dimitrakopoulos">GD</abbr>, <abbr title="Chrysostomos Nicopoulos">CN</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v2-2014-KosowskiP.html">ICALP-v2-2014-KosowskiP</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/difference.html" title="difference">#difference</a></span></dt><dd>Does Adding More Agents Make a Difference? A Case Study of Cover Time for the Rotor-Router (<abbr title="Adrian Kosowski">AK</abbr>, <abbr title="Dominik Pajak">DP</abbr>), pp. 544–555.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/iceis.png" alt="ICEIS"/><a href="../ICEIS-v1-2014-CoelhoAABB.html">ICEIS-v1-2014-CoelhoAABB</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Router Nodes Positioning for Wireless Networks Using Artificial Immune Systems (<abbr title="P. H. G. Coelho">PHGC</abbr>, <abbr title="J. L. M. do Amaral">JLMdA</abbr>, <abbr title="J. F. M. do Amaral">JFMdA</abbr>, <abbr title="L. F. de A. Barreira">LFdAB</abbr>, <abbr title="A. V. de Barros">AVdB</abbr>), pp. 415–421.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-AncajasNCR.html">DAC-2013-AncajasNCR</a></dt><dd>HCI-tolerant NoC router microarchitecture (<abbr title="Dean Michael Ancajas">DMA</abbr>, <abbr title="James McCabe Nickerson">JMN</abbr>, <abbr title="Koushik Chakraborty">KC</abbr>, <abbr title="Sanghamitra Roy">SR</abbr>), p. 10.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-HeHCKLCY.html">DAC-2013-HeHCKLCY</a> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span></dt><dd>Ripple 2.0: high quality routability-driven placement via global router integration (<abbr title="Xu He">XH</abbr>, <abbr title="Tao Huang">TH</abbr>, <abbr title="Wing-Kai Chow">WKC</abbr>, <abbr title="Jian Kuang">JK</abbr>, <abbr title="Ka-Chun Lam">KCL</abbr>, <abbr title="Wenzan Cai">WC</abbr>, <abbr title="Evangeline F. Y. Young">EFYY</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-DimitrakopoulosGNK.html">DATE-2013-DimitrakopoulosGNK</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Switch folding: network-on-chip routers with time-multiplexed output ports (<abbr title="Giorgos Dimitrakopoulos">GD</abbr>, <abbr title="N. Georgiadis">NG</abbr>, <abbr title="Chrysostomos Nicopoulos">CN</abbr>, <abbr title="Emmanouil Kalligeros">EK</abbr>), pp. 344–349.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-JoseNKM.html">DATE-2013-JoseNKM</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>DeBAR: deflection based adaptive router with minimal buffering (<abbr title="John Jose">JJ</abbr>, <abbr title="Bhawna Nayak">BN</abbr>, <abbr title="Damarla Kranthi Kumar">DKK</abbr>, <abbr title="Madhu Mutyam">MM</abbr>), pp. 1583–1588.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2013-VianaM.html">SIGMOD-2013-VianaM</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/social.html" title="social">#social</a></span></dt><dd>FriendRouter: real-time path finder in social networks (<abbr title="Wladston Viana">WV</abbr>, <abbr title="Mirella M. Moro">MMM</abbr>), pp. 1281–1282.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-KahngLN.html">DAC-2012-KahngLN</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Explicit modeling of control and data for improved NoC router estimation (<abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Bill Lin">BL</abbr>, <abbr title="Siddhartha Nath">SN</abbr>), pp. 392–397.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-ZhangC.html">DAC-2012-ZhangC</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>GDRouter: interleaved global routing and detailed routing for ultimate routability (<abbr title="Yanheng Zhang">YZ</abbr>, <abbr title="Chris Chu">CC</abbr>), pp. 597–602.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-0002EGB.html">DATE-2012-0002EGB</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Area efficient asynchronous SDM routers using 2-stage Clos switches (<abbr title="Wei Song">WS</abbr>, <abbr title="Doug A. Edwards">DAE</abbr>, <abbr title="Jim D. Garside">JDG</abbr>, <abbr title="William J. Bainbridge">WJB</abbr>), pp. 1495–1500.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-DingGYP.html">DAC-2011-DingGYP</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>AENEID: a generic lithography-friendly detailed router based on post-RET data learning and hotspot detection (<abbr title="Duo Ding">DD</abbr>, <abbr title="Jhih-Rong Gao">JRG</abbr>, <abbr title="Kun Yuan">KY</abbr>, <abbr title="David Z. Pan">DZP</abbr>), pp. 795–800.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-KimKY.html">DAC-2011-KimKY</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>FlexiBuffer: reducing leakage power in on-chip network routers (<abbr title="Gwangsun Kim">GK</abbr>, <abbr title="John Kim">JK</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>), pp. 936–941.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/padl.png" alt="PADL"/><a href="../PADL-2011-VoellmyH.html">PADL-2011-VoellmyH</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Nettle: Taking the Sting Out of Programming Network Routers (<abbr title="Andreas Voellmy">AV</abbr>, <abbr title="Paul Hudak">PH</abbr>), pp. 235–249.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-LiaoYB.html">DAC-2010-LiaoYB</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A new IP lookup cache for high performance IP routers (<abbr title="Guangdeng Liao">GL</abbr>, <abbr title="Heeyeol Yu">HY</abbr>, <abbr title="Laxmi N. Bhuyan">LNB</abbr>), pp. 338–343.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-DingZHCP.html">DAC-2009-DingZHCP</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>O-Router: an optical routing framework for low power on-chip silicon nano-photonic integration (<abbr title="Duo Ding">DD</abbr>, <abbr title="Yilin Zhang">YZ</abbr>, <abbr title="Haiyu Huang">HH</abbr>, <abbr title="Ray T. Chen">RTC</abbr>, <abbr title="David Z. Pan">DZP</abbr>), pp. 264–269.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-JangP.html">DAC-2009-JangP</a></dt><dd>An SDRAM-aware router for Networks-on-Chip (<abbr title="Wooyoung Jang">WJ</abbr>, <abbr title="David Z. Pan">DZP</abbr>), pp. 800–805.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-2009-DobrescuEACFIKMR.html">SOSP-2009-DobrescuEACFIKMR</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>RouteBricks: exploiting parallelism to scale software routers (<abbr title="Mihai Dobrescu">MD</abbr>, <abbr title="Norbert Egi">NE</abbr>, <abbr title="Katerina J. Argyraki">KJA</abbr>, <abbr title="Byung-Gon Chun">BGC</abbr>, <abbr title="Kevin R. Fall">KRF</abbr>, <abbr title="Gianluca Iannaccone">GI</abbr>, <abbr title="Allan Knies">AK</abbr>, <abbr title="Maziar Manesh">MM</abbr>, <abbr title="Sylvia Ratnasamy">SR</abbr>), pp. 15–28.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-ChoYBP.html">DAC-2008-ChoYBP</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>ELIAD: efficient lithography aware detailed router with compact post-OPC printability prediction (<abbr title="Minsik Cho">MC</abbr>, <abbr title="Kun Yuan">KY</abbr>, <abbr title="Yongchan Ban">YB</abbr>, <abbr title="David Z. Pan">DZP</abbr>), pp. 504–509.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-LaiWGLD.html">DAC-2008-LaiWGLD</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers (<abbr title="Ming-che Lai">McL</abbr>, <abbr title="Zhiying Wang">ZW</abbr>, <abbr title="Lei Gao">LG</abbr>, <abbr title="Hongyi Lu">HL</abbr>, <abbr title="Kui Dai">KD</abbr>), pp. 630–633.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-FaruqueH.html">DATE-2008-FaruqueH</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span></dt><dd>Minimizing Virtual Channel Buffer for Routers in On-chip Communication Architectures (<abbr title="Mohammad Abdullah Al Faruque">MAAF</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 1238–1243.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-SammanHG.html">DATE-2008-SammanHG</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Multicast Parallel Pipeline Router Architecture for Network-on-Chip (<abbr title="Faizal Arya Samman">FAS</abbr>, <abbr title="Thomas Hollstein">TH</abbr>, <abbr title="Manfred Glesner">MG</abbr>), pp. 1396–1401.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-ChoXPP.html">DAC-2007-ChoXPP</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>TROY: Track Router with Yield-driven Wire Planning (<abbr title="Minsik Cho">MC</abbr>, <abbr title="Hua Xiang">HX</abbr>, <abbr title="Ruchir Puri">RP</abbr>, <abbr title="David Z. Pan">DZP</abbr>), pp. 55–58.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-OgrasM.html">DATE-2007-OgrasM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Analytical router modeling for networks-on-chip performance analysis (<abbr title="Ümit Y. Ogras">ÜYO</abbr>, <abbr title="Radu Marculescu">RM</abbr>), pp. 1096–1101.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-ChoP.html">DAC-2006-ChoP</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>BoxRouter: a new global router based on box expansion and progressive ILP (<abbr title="Minsik Cho">MC</abbr>, <abbr title="David Z. Pan">DZP</abbr>), pp. 373–378.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-SethuramanV.html">DATE-2006-SethuramanV</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>optiMap: a tool for automated generation of noc architectures using multi-port routers for FPGAs (<abbr title="Balasubramanian Sethuraman">BS</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 947–952.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/softvis.png" alt="SOFTVIS"/><a href="../SOFTVIS-2006-WendlandtCTM.html">SOFTVIS-2006-WendlandtCTM</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/visual%20notation.html" title="visual notation">#visual notation</a></span> <span class="tag"><a href="../tag/visualisation.html" title="visualisation">#visualisation</a></span></dt><dd>The Clack graphical router: visualizing network software (<abbr title="Dan Wendlandt">DW</abbr>, <abbr title="Martín Casado">MC</abbr>, <abbr title="Paul Tarjan">PT</abbr>, <abbr title="Nick McKeown">NM</abbr>), pp. 7–15.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-KimPTVD.html">DAC-2005-KimPTVD</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>A low latency router supporting adaptivity for on-chip interconnects (<abbr title="Jongman Kim">JK</abbr>, <abbr title="Dongkook Park">DP</abbr>, <abbr title="Theo Theocharides">TT</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Chita R. Das">CRD</abbr>), pp. 559–564.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-NieKT.html">DAC-2005-NieKT</a> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>A watermarking system for IP protection by a post layout incremental router (<abbr title="Tingyuan Nie">TN</abbr>, <abbr title="Tomoo Kisaka">TK</abbr>, <abbr title="Masahiko Toyonaga">MT</abbr>), pp. 218–221.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-BjerregaardS.html">DATE-2005-BjerregaardS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip (<abbr title="Tobias Bjerregaard">TB</abbr>, <abbr title="Jens Sparsø">JS</abbr>), pp. 1226–1231.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-ZeferinoKS.html">DATE-DF-2004-ZeferinoKS</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>RASoC: A Router Soft-Core for Networks-on-Chip (<abbr title="Cesar Albenes Zeferino">CAZ</abbr>, <abbr title="Márcio Eduardo Kreutz">MEK</abbr>, <abbr title="Altamiro Amadeu Susin">AAS</abbr>), pp. 198–205.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2004-GalandM.html">SAC-2004-GalandM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>A functional architecture for self-aware routers (<abbr title="Damien Galand">DG</abbr>, <abbr title="Olivier Marcé">OM</abbr>), pp. 352–356.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-RijpkemaGRDMWW.html">DATE-2003-RijpkemaGRDMWW</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip (<abbr title="Edwin Rijpkema">ER</abbr>, <abbr title="Kees G. W. Goossens">KGWG</abbr>, <abbr title="Andrei Radulescu">AR</abbr>, <abbr title="John Dielissen">JD</abbr>, <abbr title="Jef L. van Meerbergen">JLvM</abbr>, <abbr title="Paul Wielage">PW</abbr>, <abbr title="E. Waterlander">EW</abbr>), pp. 10350–10355.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-YeMB.html">DAC-2002-YeMB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Analysis of power consumption on switch fabrics in network routers (<abbr title="Terry Tao Ye">TTY</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 524–529.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2002-KohlerMC.html">ASPLOS-2002-KohlerMC</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/programming%20language.html" title="programming language">#programming language</a></span></dt><dd>Programming language optimizations for modular router configurations (<abbr title="Eddie Kohler">EK</abbr>, <abbr title="Robert Morris">RM</abbr>, <abbr title="Benjie Chen">BC</abbr>), pp. 251–263.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2002-MukherjeeSBELW.html">ASPLOS-2002-MukherjeeSBELW</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/comparative.html" title="comparative">#comparative</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>A comparative study of arbitration algorithms for the Alpha 21364 pipelined router (<abbr title="Shubhendu S. Mukherjee">SSM</abbr>, <abbr title="Federico Silla">FS</abbr>, <abbr title="Peter J. Bannon">PJB</abbr>, <abbr title="Joel S. Emer">JSE</abbr>, <abbr title="Steven Lang">SL</abbr>, <abbr title="David Webb">DW</abbr>), pp. 223–234.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-BensoCNP.html">DATE-2001-BensoCNP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/injection.html" title="injection">#injection</a></span> <span class="tag"><a href="../tag/open%20source.html" title="open source">#open source</a></span></dt><dd>SEU effect analysis in an open-source router via a distributed fault injection environment (<abbr title="Alfredo Benso">AB</abbr>, <abbr title="Stefano Di Carlo">SDC</abbr>, <abbr title="Giorgio Di Natale">GDN</abbr>, <abbr title="Paolo Prinetto">PP</abbr>), pp. 219–225.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-LienigJA.html">DATE-2001-LienigJA</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>AnalogRouter: a new approach of current-driven routing for analog circuits (<abbr title="Jens Lienig">JL</abbr>, <abbr title="Göran Jerke">GJ</abbr>, <abbr title="Thorsten Adler">TA</abbr>), p. 819.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2001-HaginoHTN.html">SAC-2001-HaginoHTN</a> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span></dt><dd>Location management of mobile hosts by grouping routers (<abbr title="Hiroaki Hagino">HH</abbr>, <abbr title="Takahiro Hara">TH</abbr>, <abbr title="Masahiko Tsukamoto">MT</abbr>, <abbr title="Shojiro Nishio">SN</abbr>), pp. 373–380.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-2001-SpalinkKPG.html">SOSP-2001-SpalinkKPG</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Building a Robust Software-Based Router Using Network Processors (<abbr title="Tammo Spalink">TS</abbr>, <abbr title="Scott Karlin">SK</abbr>, <abbr title="Larry L. Peterson">LLP</abbr>, <abbr title="Yitzchak Gottlieb">YG</abbr>), pp. 216–229.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1999-MorrisKJK.html">SOSP-1999-MorrisKJK</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span></dt><dd>The Click modular router (<abbr title="Robert Morris">RM</abbr>, <abbr title="Eddie Kohler">EK</abbr>, <abbr title="John Jannotti">JJ</abbr>, <abbr title="M. Frans Kaashoek">MFK</abbr>), pp. 217–231.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-AdlerS.html">DATE-1998-AdlerS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>An Interactive Router for Analog IC Design (<abbr title="Thorsten Adler">TA</abbr>, <abbr title="Juergen Schaeuble">JS</abbr>), pp. 414–420.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-Hetzel.html">DATE-1998-Hetzel</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/grid.html" title="grid">#grid</a></span></dt><dd>A Sequential Detailed Router for Huge Grid Graphs (<abbr title="Asmus Hetzel">AH</abbr>), pp. 332–338.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-WangK.html">DATE-1998-WangK</a> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>A Performance-Driven MCM Router with Special Consideration of Crosstalk Reduction (<abbr title="Dongsheng Wang">DW</abbr>, <abbr title="Ernest S. Kuh">ESK</abbr>), pp. 466–470.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-TsengS.html">EDTC-1997-TsengS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A gridless multi-layer router for standard cell circuits using CTM cells (<abbr title="Hsiao-Ping Tseng">HPT</abbr>, <abbr title="Carl Sechen">CS</abbr>), pp. 319–326.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-LeeW.html">DAC-1995-LeeW</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Performance and Routability Driven Router for FPGAs Considering Path Delays (<abbr title="Yuh-Sheng Lee">YSL</abbr>, <abbr title="Allen C.-H. Wu">ACHW</abbr>), pp. 557–561.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-HaradaK.html">DAC-1994-HaradaK</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Global Router Optimizing Timing and Area for High-Speed Bipolar LSI’s (<abbr title="Ikuo Harada">IH</abbr>, <abbr title="Hitoshi Kitazawa">HK</abbr>), pp. 177–181.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-WuM.html">EDAC-1994-WuM</a> <span class="tag"><a href="../tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>An Efficient Router for 2-D Field Programmable Gate Arrays (<abbr title="Yu-Liang Wu">YLW</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 412–416.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-KhooC.html">DAC-1993-KhooC</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Multilayer MCM Router Based on Four-Via Routing (<abbr title="Kei-Yong Khoo">KYK</abbr>, <abbr title="Jason Cong">JC</abbr>), pp. 590–595.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-FujiiMMY.html">DAC-1992-FujiiMMY</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A Multi-Layer Channel Router with New Style of Over-the-Cell Routing (<abbr title="Takashi Fujii">TF</abbr>, <abbr title="Yoko Mima">YM</abbr>, <abbr title="Tsuneo Matsuda">TM</abbr>, <abbr title="Takeshi Yoshimura">TY</abbr>), pp. 585–588.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-Palczewski.html">DAC-1992-Palczewski</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Plane Parallel a Maze Router and Its Application to FPGAs (<abbr title="Mikael Palczewski">MP</abbr>), pp. 691–697.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-WuSHS.html">DAC-1992-WuSHS</a></dt><dd>Over-the-Cell Routers for New Cell Model (<abbr title="Bo Wu">BW</abbr>, <abbr title="Naveed A. Sherwani">NAS</abbr>, <abbr title="Nancy D. Holmes">NDH</abbr>, <abbr title="Majid Sarrafzadeh">MS</abbr>), pp. 604–607.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-CardenC.html">DAC-1991-CardenC</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A Global Router Using An Efficient Approximate Multicommodity Multiterminal Flow Algorithm (<abbr title="Robert C. Carden IV">RCCI</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>), pp. 316–321.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-GuruswamyW.html">DAC-1991-GuruswamyW</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A General Multi-Layer Area Router (<abbr title="Mohankumar Guruswamy">MG</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 335–340.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-BrouwerB.html">DAC-1990-BrouwerB</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>PHIGURE: A Parallel Hierarchical Global Router (<abbr title="Randall J. Brouwer">RJB</abbr>, <abbr title="Prithviraj Banerjee">PB</abbr>), pp. 650–653.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-GidwaniS.html">DAC-1990-GidwaniS</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>MISER: An Integrated Three Layer Gridless Channel Router and Compactor (<abbr title="Roshan A. Gidwani">RAG</abbr>, <abbr title="Naveed A. Sherwani">NAS</abbr>), pp. 698–703.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-KatsadasK.html">DAC-1990-KatsadasK</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A Multi-Layer Router Utilizing Over-Cell Areas (<abbr title="Evagelos Katsadas">EK</abbr>, <abbr title="Edwin Kinnen">EK</abbr>), pp. 704–708.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-SchieleKJK.html">DAC-1990-SchieleKJK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span></dt><dd>A Gridless Router for Industrial Design Rules (<abbr title="Werner L. Schiele">WLS</abbr>, <abbr title="Thomas Krüger">TK</abbr>, <abbr title="Knut M. Just">KMJ</abbr>, <abbr title="F. H. Kirsch">FHK</abbr>), pp. 626–631.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-ArnoldS.html">DAC-1988-ArnoldS</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>An Interactive Maze Router with Hints (<abbr title="Michael H. Arnold">MHA</abbr>, <abbr title="Walter S. Scott">WSS</abbr>), pp. 672–676.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-HeynsN.html">DAC-1988-HeynsN</a> <span class="tag"><a href="../tag/recursion.html" title="recursion">#recursion</a></span></dt><dd>Recursive Channel Router (<abbr title="Walter Heyns">WH</abbr>, <abbr title="K. Van Nieuwenhove">KVN</abbr>), pp. 178–182.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-Lunow.html">DAC-1988-Lunow</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A Channelless, Multilayer Router (<abbr title="R. Eric Lunow">REL</abbr>), pp. 667–671.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-Rose.html">DAC-1988-Rose</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>LocusRoute: A Parallel Global Router for Standard Cells (<abbr title="Jonathan Rose">JR</abbr>), pp. 189–195.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPEALS-1988-Rose.html">PPEALS-1988-Rose</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>The Parallel Decomposition and Implementation of an Integrated Circuit Global Router (<abbr title="Jonathan Rose">JR</abbr>), pp. 138–145.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-EnbodyD.html">DAC-1987-EnbodyD</a></dt><dd>General Purpose Router (<abbr title="Richard J. Enbody">RJE</abbr>, <abbr title="H. C. Du">HCD</abbr>), pp. 637–640.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-HsuPK.html">DAC-1987-HsuPK</a></dt><dd>A Path Selection Global Router (<abbr title="Y. C. Hsu">YCH</abbr>, <abbr title="Y. Pan">YP</abbr>, <abbr title="William J. Kubitz">WJK</abbr>), pp. 641–644.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-McGehee.html">DAC-1987-McGehee</a></dt><dd>A Practical Moat Router (<abbr title="R. K. McGehee">RKM</abbr>), pp. 216–222.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-Ng.html">DAC-1987-Ng</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A “gridless” Variable-Width Channel Router for Marco Cell Design (<abbr title="C. H. Ng">CHN</abbr>), pp. 633–636.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-Polkl.html">DAC-1987-Polkl</a></dt><dd>A Three-Layer Gridless Channel Router with Compaction (<abbr title="D. B. Polkl">DBP</abbr>), pp. 146–151.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-Rosenberg87a.html">DAC-1987-Rosenberg87a</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>A New Interactive Supply/Demand Router with Rip-Up Capability for Printed Circuit Boards (<abbr title="E. Rosenberg">ER</abbr>), pp. 721–726.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-BobbaS.html">DAC-1986-BobbaS</a></dt><dd>A parameter-driven router (<abbr title="Vijay S. Bobba">VSB</abbr>, <abbr title="J. W. Smith">JWS</abbr>), pp. 810–818.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-BraunBDMMRS.html">DAC-1986-BraunBDMMRS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Chameleon: a new multi-layer channel router (<abbr title="Douglas Braun">DB</abbr>, <abbr title="Jeffrey L. Burns">JLB</abbr>, <abbr title="Srinivas Devadas">SD</abbr>, <abbr title="Hi-Keung Tony Ma">HKTM</abbr>, <abbr title="Kartikeya Mayaram">KM</abbr>, <abbr title="Fabio Romeo">FR</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 495–502.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-KawamuraUS.html">DAC-1986-KawamuraUS</a></dt><dd>Hierarchical dynamic router (<abbr title="Kaoru Kawamura">KK</abbr>, <abbr title="Masanobu Umeda">MU</abbr>, <abbr title="Hiroshi Shiraishi">HS</abbr>), pp. 803–809.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-KessenichJ.html">DAC-1986-KessenichJ</a></dt><dd>Global forced hierarchical router (<abbr title="John Kessenich">JK</abbr>, <abbr title="Gary Jackoway">GJ</abbr>), pp. 798–802.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-Ng.html">DAC-1986-Ng</a> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span></dt><dd>An industrial world channel router for non-rectangular channels (<abbr title="Charles H. Ng">CHN</abbr>), pp. 490–494.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-TadaH.html">DAC-1986-TadaH</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Router system for printed wiring boards of very high-speed, very large-scale computers (<abbr title="Toshihiko Tada">TT</abbr>, <abbr title="Akihiko Hanafusa">AH</abbr>), pp. 791–797.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-DwyerMBG.html">DAC-1985-DwyerMBG</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span></dt><dd>The integration of an advanced gate array router into a fully automated design system (<abbr title="Robert Dwyer">RD</abbr>, <abbr title="Stephen Morris">SM</abbr>, <abbr title="Edward Bard">EB</abbr>, <abbr title="Daniel Green">DG</abbr>), pp. 770–772.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-Marek-Sadowska.html">DAC-1985-Marek-Sadowska</a> <span class="tag"><a href="../tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Two-dimensional router for double layer layout (<abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 117–123.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-HamachiO.html">DAC-1984-HamachiO</a></dt><dd>A switchbox router with obstacle avoidance (<abbr title="Gordon T. Hamachi">GTH</abbr>, <abbr title="John K. Ousterhout">JKO</abbr>), pp. 173–179.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-Mori.html">DAC-1984-Mori</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Interactive compaction router for VLSI layout (<abbr title="Hajimu Mori">HM</abbr>), pp. 137–143.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-Ng.html">DAC-1984-Ng</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A symbolic-interconnect router for custom IC design (<abbr title="Charles H. Ng">CHN</abbr>), pp. 52–58.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-Yoshimura.html">DAC-1984-Yoshimura</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient channel router (<abbr title="Takeshi Yoshimura">TY</abbr>), pp. 38–44.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-BursteinP.html">DAC-1983-BursteinP</a></dt><dd>Hierarchical channel router (<abbr title="Michael Burstein">MB</abbr>, <abbr title="Richard N. Pelavin">RNP</abbr>), pp. 591–597.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-Krohn.html">DAC-1983-Krohn</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span></dt><dd>An over-cell gate array channel router (<abbr title="Howard E. Krohn">HEK</abbr>), pp. 665–670.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-Asano.html">DAC-1982-Asano</a></dt><dd>Parametric pattern router (<abbr title="Tetsuo Asano">TA</abbr>), pp. 411–417.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-Heyns.html">DAC-1982-Heyns</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>The 1-2-3 routing algorithm or the single channel 2-step router on 3 interconnection layers (<abbr title="Walter Heyns">WH</abbr>), pp. 113–120.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-Korn.html">DAC-1982-Korn</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient variable-cost maze router (<abbr title="Robert K. Korn">RKK</abbr>), pp. 425–431.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-LieH.html">DAC-1982-LieH</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>A bus router for IC layout (<abbr title="Margaret Lie">ML</abbr>, <abbr title="Chi-Song Horng">CSH</abbr>), pp. 129–132.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-RaghavanS.html">DAC-1982-RaghavanS</a></dt><dd>Optimal single row router (<abbr title="Raghunath Raghavan">RR</abbr>, <abbr title="Sartaj Sahni">SS</abbr>), pp. 38–45.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-RivestF.html">DAC-1982-RivestF</a></dt><dd>A “greedy” channel router (<abbr title="Ronald L. Rivest">RLR</abbr>, <abbr title="Charles M. Fiduccia">CMF</abbr>), pp. 418–424.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-TsuiS.html">DAC-1981-TsuiS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A high-density multilayer PCB router based on necessary and sufficient conditions for single row routing (<abbr title="Raymond Y. Tsui">RYT</abbr>, <abbr title="Robert J. Smith II">RJSI</abbr>), pp. 372–381.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-Wada.html">DAC-1981-Wada</a></dt><dd>A dogleg “optimal” channel router with completion enhancements (<abbr title="Michi M. Wada">MMW</abbr>), pp. 762–768.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-DeutschG.html">DAC-1980-DeutschG</a></dt><dd>An over-the-cell router (<abbr title="David N. Deutsch">DND</abbr>, <abbr title="Paul Glick">PG</abbr>), pp. 32–39.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-HightowerB.html">DAC-1980-HightowerB</a></dt><dd>A generalized channel router (<abbr title="David W. Hightower">DWH</abbr>, <abbr title="Robert L. Boyd">RLB</abbr>), pp. 12–21.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-LorenzettiS.html">DAC-1980-LorenzettiS</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>An implementation of a saturated zone multi-layer printed circuit board router (<abbr title="Michael J. Lorenzetti">MJL</abbr>, <abbr title="Robert J. Smith II">RJSI</abbr>), pp. 255–262.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-SatoSNOY.html">DAC-1980-SatoSNOY</a></dt><dd>A “grid-free” channel router (<abbr title="Koji Sato">KS</abbr>, <abbr title="Hiroyoshi Shimoyama">HS</abbr>, <abbr title="Takao Nagai">TN</abbr>, <abbr title="Masaru Ozaki">MO</abbr>, <abbr title="Toshihiko Yahara">TY</abbr>), pp. 22–31.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-TadaYKS.html">DAC-1980-TadaYKS</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/strict.html" title="strict">#strict</a></span></dt><dd>A fast maze router with iterative use of variable search space restriction (<abbr title="Fumiya Tada">FT</abbr>, <abbr title="Kiyoshi Yoshimura">KY</abbr>, <abbr title="Takashi Kagata">TK</abbr>, <abbr title="Takeyoshi Shirakawa">TS</abbr>), pp. 250–254.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-Foster.html">DAC-1979-Foster</a> <span class="tag"><a href="../tag/lookahead.html" title="lookahead">#lookahead</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A “lookahead” router for multilayer printed wiring boards (<abbr title="John C. Foster">JCF</abbr>), pp. 486–493.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-Soukup.html">DAC-1979-Soukup</a></dt><dd>Global router (<abbr title="Jirí Soukup">JS</abbr>), pp. 481–484.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1978-Soukup.html">DAC-1978-Soukup</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast maze router (<abbr title="Jirí Soukup">JS</abbr>), pp. 100–102.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1977-CageS.html">DAC-1977-CageS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A rectangle-probe router for multilayer P.C. boards (<abbr title="W. G. Cage">WGC</abbr>, <abbr title="Robert J. Smith II">RJSI</abbr>), pp. 13–22.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1976-Allen.html">DAC-1976-Allen</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span></dt><dd>A topologically adaptable cellular router (<abbr title="James R. Allen">JRA</abbr>), pp. 161–167.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1976-Deutsch.html">DAC-1976-Deutsch</a></dt><dd>A “Dogleg” channel router (<abbr title="David N. Deutsch">DND</abbr>), pp. 425–433.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1976-WilsonS.html">DAC-1976-WilsonS</a> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span></dt><dd>An analytic technique for router comparison (<abbr title="David C. Wilson">DCW</abbr>, <abbr title="Robert J. Smith II">RJSI</abbr>), pp. 251–258.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1974-SlemakerMLL.html">DAC-1974-SlemakerMLL</a> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>A programmable printed-wiring router (<abbr title="C. S. Slemaker">CSS</abbr>, <abbr title="Richard C. Mosteller">RCM</abbr>, <abbr title="L. W. Leyking">LWL</abbr>, <abbr title="A. G. Livitsanos">AGL</abbr>), pp. 314–321.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1973-Foster.html">DAC-1973-Foster</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A router for multilayer printed wiring backplanes (<abbr title="John C. Foster">JCF</abbr>), pp. 44–49.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1972-Mattison.html">DAC-1972-Mattison</a> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span></dt><dd>A high quality, low cost router for MOS/LSI (<abbr title="Roland L. Mattison">RLM</abbr>), pp. 94–103.</dd> <div class="pagevis" style="width:9px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>