INFO: [VRFC 10-2263] Analyzing Verilog file "E:/TKVM/RISC_CPU_8bit/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/TKVM/RISC_CPU_8bit/project_1/project_1.srcs/sources_1/new/Accumlator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/TKVM/RISC_CPU_8bit/project_1/project_1.srcs/sources_1/new/Address_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/TKVM/RISC_CPU_8bit/project_1/project_1.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/TKVM/RISC_CPU_8bit/project_1/project_1.srcs/sources_1/new/Instruction_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/TKVM/RISC_CPU_8bit/project_1/project_1.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/TKVM/RISC_CPU_8bit/project_1/project_1.srcs/sources_1/new/Program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/TKVM/RISC_CPU_8bit/project_1/project_1.srcs/sources_1/new/RISC_CPU_8b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_8b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/TKVM/RISC_CPU_8bit/project_1/project_1.srcs/sim_1/new/CPU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
