// Seed: 4189409686
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    input tri0 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input tri1 id_6
);
  wire id_8;
  logic [7:0] id_9;
  assign module_1.id_2 = 0;
  wire id_10;
  assign id_8 = id_2, id_9[1] = -1;
endmodule
module module_0 #(
    parameter id_12 = 32'd62
) (
    output tri id_0,
    input wand id_1,
    output uwire id_2,
    input wor id_3,
    input wor id_4,
    input uwire id_5,
    input uwire module_1,
    output uwire id_7,
    input wire id_8,
    output wor id_9,
    input supply0 id_10,
    input supply1 id_11,
    output wand _id_12,
    input supply1 id_13,
    input supply0 id_14
);
  logic [-1  &&  1 : id_12] id_16;
  module_0 modCall_1 (
      id_2,
      id_9,
      id_5,
      id_9,
      id_4,
      id_8,
      id_5
  );
endmodule
