	component Qsys_system is
		port (
			clk_clk                    : in    std_logic                     := 'X';             -- clk
			pio_key_wire_export        : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			pio_led_wire_export        : out   std_logic_vector(3 downto 0);                     -- export
			pio_wifi_reset_wire_export : out   std_logic;                                        -- export
			pixel_buffer_wire_DQ       : inout std_logic_vector(15 downto 0) := (others => 'X'); -- DQ
			pixel_buffer_wire_ADDR     : out   std_logic_vector(19 downto 0);                    -- ADDR
			pixel_buffer_wire_LB_N     : out   std_logic;                                        -- LB_N
			pixel_buffer_wire_UB_N     : out   std_logic;                                        -- UB_N
			pixel_buffer_wire_CE_N     : out   std_logic;                                        -- CE_N
			pixel_buffer_wire_OE_N     : out   std_logic;                                        -- OE_N
			pixel_buffer_wire_WE_N     : out   std_logic;                                        -- WE_N
			reset_reset_n              : in    std_logic                     := 'X';             -- reset_n
			sd_card_wire_b_SD_cmd      : inout std_logic                     := 'X';             -- b_SD_cmd
			sd_card_wire_b_SD_dat      : inout std_logic                     := 'X';             -- b_SD_dat
			sd_card_wire_b_SD_dat3     : inout std_logic                     := 'X';             -- b_SD_dat3
			sd_card_wire_o_SD_clock    : out   std_logic;                                        -- o_SD_clock
			sdram_clk_clk              : out   std_logic;                                        -- clk
			sdram_wire_addr            : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_wire_ba              : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n           : out   std_logic;                                        -- cas_n
			sdram_wire_cke             : out   std_logic;                                        -- cke
			sdram_wire_cs_n            : out   std_logic;                                        -- cs_n
			sdram_wire_dq              : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm             : out   std_logic_vector(3 downto 0);                     -- dqm
			sdram_wire_ras_n           : out   std_logic;                                        -- ras_n
			sdram_wire_we_n            : out   std_logic;                                        -- we_n
			vga_controller_wire_CLK    : out   std_logic;                                        -- CLK
			vga_controller_wire_HS     : out   std_logic;                                        -- HS
			vga_controller_wire_VS     : out   std_logic;                                        -- VS
			vga_controller_wire_BLANK  : out   std_logic;                                        -- BLANK
			vga_controller_wire_SYNC   : out   std_logic;                                        -- SYNC
			vga_controller_wire_R      : out   std_logic_vector(7 downto 0);                     -- R
			vga_controller_wire_G      : out   std_logic_vector(7 downto 0);                     -- G
			vga_controller_wire_B      : out   std_logic_vector(7 downto 0);                     -- B
			wifi_uart_wire_rxd         : in    std_logic                     := 'X';             -- rxd
			wifi_uart_wire_txd         : out   std_logic;                                        -- txd
			wifi_uart_wire_cts_n       : in    std_logic                     := 'X';             -- cts_n
			wifi_uart_wire_rts_n       : out   std_logic                                         -- rts_n
		);
	end component Qsys_system;

