/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* LED */
.set LED__0__DM__MASK, 0x38000
.set LED__0__DM__SHIFT, 15
.set LED__0__DR, CYREG_PRT3_DR
.set LED__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LED__0__HSIOM_MASK, 0x00F00000
.set LED__0__HSIOM_SHIFT, 20
.set LED__0__INTCFG, CYREG_PRT3_INTCFG
.set LED__0__INTSTAT, CYREG_PRT3_INTSTAT
.set LED__0__MASK, 0x20
.set LED__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED__0__PC, CYREG_PRT3_PC
.set LED__0__PC2, CYREG_PRT3_PC2
.set LED__0__PORT, 3
.set LED__0__PS, CYREG_PRT3_PS
.set LED__0__SHIFT, 5
.set LED__DR, CYREG_PRT3_DR
.set LED__INTCFG, CYREG_PRT3_INTCFG
.set LED__INTSTAT, CYREG_PRT3_INTSTAT
.set LED__MASK, 0x20
.set LED__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED__PC, CYREG_PRT3_PC
.set LED__PC2, CYREG_PRT3_PC2
.set LED__PORT, 3
.set LED__PS, CYREG_PRT3_PS
.set LED__SHIFT, 5

/* SPI */
.set SPI_miso_s__0__DM__MASK, 0x38
.set SPI_miso_s__0__DM__SHIFT, 3
.set SPI_miso_s__0__DR, CYREG_PRT3_DR
.set SPI_miso_s__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set SPI_miso_s__0__HSIOM_GPIO, 0
.set SPI_miso_s__0__HSIOM_I2C, 14
.set SPI_miso_s__0__HSIOM_I2C_SDA, 14
.set SPI_miso_s__0__HSIOM_MASK, 0x000000F0
.set SPI_miso_s__0__HSIOM_SHIFT, 4
.set SPI_miso_s__0__HSIOM_SPI, 15
.set SPI_miso_s__0__HSIOM_SPI_MISO, 15
.set SPI_miso_s__0__HSIOM_UART, 9
.set SPI_miso_s__0__HSIOM_UART_TX, 9
.set SPI_miso_s__0__INTCFG, CYREG_PRT3_INTCFG
.set SPI_miso_s__0__INTSTAT, CYREG_PRT3_INTSTAT
.set SPI_miso_s__0__MASK, 0x02
.set SPI_miso_s__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set SPI_miso_s__0__OUT_SEL_SHIFT, 2
.set SPI_miso_s__0__OUT_SEL_VAL, -1
.set SPI_miso_s__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SPI_miso_s__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SPI_miso_s__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SPI_miso_s__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SPI_miso_s__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SPI_miso_s__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SPI_miso_s__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SPI_miso_s__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SPI_miso_s__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SPI_miso_s__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SPI_miso_s__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SPI_miso_s__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SPI_miso_s__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SPI_miso_s__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SPI_miso_s__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SPI_miso_s__0__PC, CYREG_PRT3_PC
.set SPI_miso_s__0__PC2, CYREG_PRT3_PC2
.set SPI_miso_s__0__PORT, 3
.set SPI_miso_s__0__PS, CYREG_PRT3_PS
.set SPI_miso_s__0__SHIFT, 1
.set SPI_miso_s__DR, CYREG_PRT3_DR
.set SPI_miso_s__INTCFG, CYREG_PRT3_INTCFG
.set SPI_miso_s__INTSTAT, CYREG_PRT3_INTSTAT
.set SPI_miso_s__MASK, 0x02
.set SPI_miso_s__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SPI_miso_s__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SPI_miso_s__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SPI_miso_s__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SPI_miso_s__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SPI_miso_s__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SPI_miso_s__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SPI_miso_s__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SPI_miso_s__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SPI_miso_s__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SPI_miso_s__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SPI_miso_s__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SPI_miso_s__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SPI_miso_s__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SPI_miso_s__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SPI_miso_s__PC, CYREG_PRT3_PC
.set SPI_miso_s__PC2, CYREG_PRT3_PC2
.set SPI_miso_s__PORT, 3
.set SPI_miso_s__PS, CYREG_PRT3_PS
.set SPI_miso_s__SHIFT, 1
.set SPI_mosi_s__0__DM__MASK, 0x07
.set SPI_mosi_s__0__DM__SHIFT, 0
.set SPI_mosi_s__0__DR, CYREG_PRT3_DR
.set SPI_mosi_s__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set SPI_mosi_s__0__HSIOM_GPIO, 0
.set SPI_mosi_s__0__HSIOM_I2C, 14
.set SPI_mosi_s__0__HSIOM_I2C_SCL, 14
.set SPI_mosi_s__0__HSIOM_MASK, 0x0000000F
.set SPI_mosi_s__0__HSIOM_SHIFT, 0
.set SPI_mosi_s__0__HSIOM_SPI, 15
.set SPI_mosi_s__0__HSIOM_SPI_MOSI, 15
.set SPI_mosi_s__0__HSIOM_UART, 9
.set SPI_mosi_s__0__HSIOM_UART_RX, 9
.set SPI_mosi_s__0__INTCFG, CYREG_PRT3_INTCFG
.set SPI_mosi_s__0__INTSTAT, CYREG_PRT3_INTSTAT
.set SPI_mosi_s__0__MASK, 0x01
.set SPI_mosi_s__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SPI_mosi_s__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SPI_mosi_s__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SPI_mosi_s__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SPI_mosi_s__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SPI_mosi_s__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SPI_mosi_s__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SPI_mosi_s__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SPI_mosi_s__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SPI_mosi_s__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SPI_mosi_s__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SPI_mosi_s__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SPI_mosi_s__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SPI_mosi_s__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SPI_mosi_s__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SPI_mosi_s__0__PC, CYREG_PRT3_PC
.set SPI_mosi_s__0__PC2, CYREG_PRT3_PC2
.set SPI_mosi_s__0__PORT, 3
.set SPI_mosi_s__0__PS, CYREG_PRT3_PS
.set SPI_mosi_s__0__SHIFT, 0
.set SPI_mosi_s__DR, CYREG_PRT3_DR
.set SPI_mosi_s__INTCFG, CYREG_PRT3_INTCFG
.set SPI_mosi_s__INTSTAT, CYREG_PRT3_INTSTAT
.set SPI_mosi_s__MASK, 0x01
.set SPI_mosi_s__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SPI_mosi_s__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SPI_mosi_s__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SPI_mosi_s__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SPI_mosi_s__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SPI_mosi_s__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SPI_mosi_s__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SPI_mosi_s__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SPI_mosi_s__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SPI_mosi_s__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SPI_mosi_s__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SPI_mosi_s__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SPI_mosi_s__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SPI_mosi_s__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SPI_mosi_s__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SPI_mosi_s__PC, CYREG_PRT3_PC
.set SPI_mosi_s__PC2, CYREG_PRT3_PC2
.set SPI_mosi_s__PORT, 3
.set SPI_mosi_s__PS, CYREG_PRT3_PS
.set SPI_mosi_s__SHIFT, 0
.set SPI_SCB__BIST_CONTROL, CYREG_SCB1_BIST_CONTROL
.set SPI_SCB__BIST_DATA, CYREG_SCB1_BIST_DATA
.set SPI_SCB__CTRL, CYREG_SCB1_CTRL
.set SPI_SCB__EZ_DATA00, CYREG_SCB1_EZ_DATA00
.set SPI_SCB__EZ_DATA01, CYREG_SCB1_EZ_DATA01
.set SPI_SCB__EZ_DATA02, CYREG_SCB1_EZ_DATA02
.set SPI_SCB__EZ_DATA03, CYREG_SCB1_EZ_DATA03
.set SPI_SCB__EZ_DATA04, CYREG_SCB1_EZ_DATA04
.set SPI_SCB__EZ_DATA05, CYREG_SCB1_EZ_DATA05
.set SPI_SCB__EZ_DATA06, CYREG_SCB1_EZ_DATA06
.set SPI_SCB__EZ_DATA07, CYREG_SCB1_EZ_DATA07
.set SPI_SCB__EZ_DATA08, CYREG_SCB1_EZ_DATA08
.set SPI_SCB__EZ_DATA09, CYREG_SCB1_EZ_DATA09
.set SPI_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set SPI_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set SPI_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set SPI_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set SPI_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set SPI_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set SPI_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set SPI_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set SPI_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set SPI_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set SPI_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set SPI_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set SPI_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set SPI_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set SPI_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set SPI_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set SPI_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set SPI_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set SPI_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set SPI_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set SPI_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set SPI_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set SPI_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set SPI_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set SPI_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set SPI_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set SPI_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set SPI_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set SPI_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set SPI_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set SPI_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set SPI_SCB__INTR_M, CYREG_SCB1_INTR_M
.set SPI_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set SPI_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set SPI_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set SPI_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set SPI_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set SPI_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set SPI_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set SPI_SCB__INTR_S, CYREG_SCB1_INTR_S
.set SPI_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set SPI_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set SPI_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set SPI_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set SPI_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set SPI_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set SPI_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set SPI_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set SPI_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set SPI_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set SPI_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set SPI_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set SPI_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set SPI_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set SPI_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set SPI_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set SPI_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set SPI_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set SPI_SCB__SS0_POSISTION, 0
.set SPI_SCB__SS1_POSISTION, 1
.set SPI_SCB__SS2_POSISTION, 2
.set SPI_SCB__SS3_POSISTION, 3
.set SPI_SCB__STATUS, CYREG_SCB1_STATUS
.set SPI_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set SPI_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set SPI_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set SPI_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set SPI_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set SPI_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set SPI_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set SPI_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL
.set SPI_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set SPI_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_A00
.set SPI_SCBCLK__ENABLE_MASK, 0x80000000
.set SPI_SCBCLK__MASK, 0x80000000
.set SPI_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_A00
.set SPI_sclk_s__0__DM__MASK, 0x1C0
.set SPI_sclk_s__0__DM__SHIFT, 6
.set SPI_sclk_s__0__DR, CYREG_PRT3_DR
.set SPI_sclk_s__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set SPI_sclk_s__0__HSIOM_GPIO, 0
.set SPI_sclk_s__0__HSIOM_MASK, 0x00000F00
.set SPI_sclk_s__0__HSIOM_SHIFT, 8
.set SPI_sclk_s__0__HSIOM_SPI, 15
.set SPI_sclk_s__0__HSIOM_SPI_CLK, 15
.set SPI_sclk_s__0__INTCFG, CYREG_PRT3_INTCFG
.set SPI_sclk_s__0__INTSTAT, CYREG_PRT3_INTSTAT
.set SPI_sclk_s__0__MASK, 0x04
.set SPI_sclk_s__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SPI_sclk_s__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SPI_sclk_s__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SPI_sclk_s__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SPI_sclk_s__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SPI_sclk_s__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SPI_sclk_s__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SPI_sclk_s__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SPI_sclk_s__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SPI_sclk_s__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SPI_sclk_s__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SPI_sclk_s__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SPI_sclk_s__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SPI_sclk_s__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SPI_sclk_s__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SPI_sclk_s__0__PC, CYREG_PRT3_PC
.set SPI_sclk_s__0__PC2, CYREG_PRT3_PC2
.set SPI_sclk_s__0__PORT, 3
.set SPI_sclk_s__0__PS, CYREG_PRT3_PS
.set SPI_sclk_s__0__SHIFT, 2
.set SPI_sclk_s__DR, CYREG_PRT3_DR
.set SPI_sclk_s__INTCFG, CYREG_PRT3_INTCFG
.set SPI_sclk_s__INTSTAT, CYREG_PRT3_INTSTAT
.set SPI_sclk_s__MASK, 0x04
.set SPI_sclk_s__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SPI_sclk_s__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SPI_sclk_s__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SPI_sclk_s__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SPI_sclk_s__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SPI_sclk_s__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SPI_sclk_s__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SPI_sclk_s__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SPI_sclk_s__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SPI_sclk_s__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SPI_sclk_s__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SPI_sclk_s__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SPI_sclk_s__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SPI_sclk_s__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SPI_sclk_s__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SPI_sclk_s__PC, CYREG_PRT3_PC
.set SPI_sclk_s__PC2, CYREG_PRT3_PC2
.set SPI_sclk_s__PORT, 3
.set SPI_sclk_s__PS, CYREG_PRT3_PS
.set SPI_sclk_s__SHIFT, 2
.set SPI_ss_s__0__DM__MASK, 0xE00
.set SPI_ss_s__0__DM__SHIFT, 9
.set SPI_ss_s__0__DR, CYREG_PRT3_DR
.set SPI_ss_s__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set SPI_ss_s__0__HSIOM_GPIO, 0
.set SPI_ss_s__0__HSIOM_MASK, 0x0000F000
.set SPI_ss_s__0__HSIOM_SHIFT, 12
.set SPI_ss_s__0__HSIOM_SPI, 15
.set SPI_ss_s__0__HSIOM_SPI_SSEL0, 15
.set SPI_ss_s__0__INTCFG, CYREG_PRT3_INTCFG
.set SPI_ss_s__0__INTSTAT, CYREG_PRT3_INTSTAT
.set SPI_ss_s__0__MASK, 0x08
.set SPI_ss_s__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SPI_ss_s__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SPI_ss_s__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SPI_ss_s__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SPI_ss_s__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SPI_ss_s__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SPI_ss_s__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SPI_ss_s__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SPI_ss_s__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SPI_ss_s__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SPI_ss_s__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SPI_ss_s__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SPI_ss_s__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SPI_ss_s__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SPI_ss_s__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SPI_ss_s__0__PC, CYREG_PRT3_PC
.set SPI_ss_s__0__PC2, CYREG_PRT3_PC2
.set SPI_ss_s__0__PORT, 3
.set SPI_ss_s__0__PS, CYREG_PRT3_PS
.set SPI_ss_s__0__SHIFT, 3
.set SPI_ss_s__DR, CYREG_PRT3_DR
.set SPI_ss_s__INTCFG, CYREG_PRT3_INTCFG
.set SPI_ss_s__INTSTAT, CYREG_PRT3_INTSTAT
.set SPI_ss_s__MASK, 0x08
.set SPI_ss_s__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SPI_ss_s__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SPI_ss_s__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SPI_ss_s__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SPI_ss_s__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SPI_ss_s__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SPI_ss_s__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SPI_ss_s__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SPI_ss_s__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SPI_ss_s__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SPI_ss_s__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SPI_ss_s__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SPI_ss_s__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SPI_ss_s__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SPI_ss_s__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SPI_ss_s__PC, CYREG_PRT3_PC
.set SPI_ss_s__PC2, CYREG_PRT3_PC2
.set SPI_ss_s__PORT, 3
.set SPI_ss_s__PS, CYREG_PRT3_PS
.set SPI_ss_s__SHIFT, 3

/* UART */
.set UART_rx__0__DM__MASK, 0x07
.set UART_rx__0__DM__SHIFT, 0
.set UART_rx__0__DR, CYREG_PRT4_DR
.set UART_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set UART_rx__0__HSIOM_GPIO, 0
.set UART_rx__0__HSIOM_I2C, 14
.set UART_rx__0__HSIOM_I2C_SCL, 14
.set UART_rx__0__HSIOM_MASK, 0x0000000F
.set UART_rx__0__HSIOM_SHIFT, 0
.set UART_rx__0__HSIOM_SPI, 15
.set UART_rx__0__HSIOM_SPI_MOSI, 15
.set UART_rx__0__HSIOM_UART, 9
.set UART_rx__0__HSIOM_UART_RX, 9
.set UART_rx__0__INTCFG, CYREG_PRT4_INTCFG
.set UART_rx__0__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_rx__0__MASK, 0x01
.set UART_rx__0__PC, CYREG_PRT4_PC
.set UART_rx__0__PC2, CYREG_PRT4_PC2
.set UART_rx__0__PORT, 4
.set UART_rx__0__PS, CYREG_PRT4_PS
.set UART_rx__0__SHIFT, 0
.set UART_rx__DR, CYREG_PRT4_DR
.set UART_rx__INTCFG, CYREG_PRT4_INTCFG
.set UART_rx__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_rx__MASK, 0x01
.set UART_rx__PC, CYREG_PRT4_PC
.set UART_rx__PC2, CYREG_PRT4_PC2
.set UART_rx__PORT, 4
.set UART_rx__PS, CYREG_PRT4_PS
.set UART_rx__SHIFT, 0
.set UART_SCB__BIST_CONTROL, CYREG_SCB0_BIST_CONTROL
.set UART_SCB__BIST_DATA, CYREG_SCB0_BIST_DATA
.set UART_SCB__CTRL, CYREG_SCB0_CTRL
.set UART_SCB__EZ_DATA00, CYREG_SCB0_EZ_DATA00
.set UART_SCB__EZ_DATA01, CYREG_SCB0_EZ_DATA01
.set UART_SCB__EZ_DATA02, CYREG_SCB0_EZ_DATA02
.set UART_SCB__EZ_DATA03, CYREG_SCB0_EZ_DATA03
.set UART_SCB__EZ_DATA04, CYREG_SCB0_EZ_DATA04
.set UART_SCB__EZ_DATA05, CYREG_SCB0_EZ_DATA05
.set UART_SCB__EZ_DATA06, CYREG_SCB0_EZ_DATA06
.set UART_SCB__EZ_DATA07, CYREG_SCB0_EZ_DATA07
.set UART_SCB__EZ_DATA08, CYREG_SCB0_EZ_DATA08
.set UART_SCB__EZ_DATA09, CYREG_SCB0_EZ_DATA09
.set UART_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set UART_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set UART_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set UART_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set UART_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set UART_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set UART_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set UART_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set UART_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set UART_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set UART_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set UART_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set UART_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set UART_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set UART_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set UART_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set UART_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set UART_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set UART_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set UART_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set UART_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set UART_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set UART_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set UART_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set UART_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set UART_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set UART_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set UART_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set UART_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set UART_SCB__INTR_M, CYREG_SCB0_INTR_M
.set UART_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set UART_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set UART_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set UART_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set UART_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set UART_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set UART_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set UART_SCB__INTR_S, CYREG_SCB0_INTR_S
.set UART_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set UART_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set UART_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set UART_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set UART_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set UART_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set UART_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set UART_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set UART_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set UART_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set UART_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set UART_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set UART_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set UART_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set UART_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set UART_SCB__SS0_POSISTION, 0
.set UART_SCB__SS1_POSISTION, 1
.set UART_SCB__SS2_POSISTION, 2
.set UART_SCB__SS3_POSISTION, 3
.set UART_SCB__STATUS, CYREG_SCB0_STATUS
.set UART_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set UART_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set UART_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set UART_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set UART_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set UART_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set UART_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set UART_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL
.set UART_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set UART_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_B00
.set UART_SCBCLK__ENABLE_MASK, 0x80000000
.set UART_SCBCLK__MASK, 0x80000000
.set UART_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_B00
.set UART_tx__0__DM__MASK, 0x38
.set UART_tx__0__DM__SHIFT, 3
.set UART_tx__0__DR, CYREG_PRT4_DR
.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set UART_tx__0__HSIOM_GPIO, 0
.set UART_tx__0__HSIOM_I2C, 14
.set UART_tx__0__HSIOM_I2C_SDA, 14
.set UART_tx__0__HSIOM_MASK, 0x000000F0
.set UART_tx__0__HSIOM_SHIFT, 4
.set UART_tx__0__HSIOM_SPI, 15
.set UART_tx__0__HSIOM_SPI_MISO, 15
.set UART_tx__0__HSIOM_UART, 9
.set UART_tx__0__HSIOM_UART_TX, 9
.set UART_tx__0__INTCFG, CYREG_PRT4_INTCFG
.set UART_tx__0__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_tx__0__MASK, 0x02
.set UART_tx__0__PC, CYREG_PRT4_PC
.set UART_tx__0__PC2, CYREG_PRT4_PC2
.set UART_tx__0__PORT, 4
.set UART_tx__0__PS, CYREG_PRT4_PS
.set UART_tx__0__SHIFT, 1
.set UART_tx__DR, CYREG_PRT4_DR
.set UART_tx__INTCFG, CYREG_PRT4_INTCFG
.set UART_tx__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_tx__MASK, 0x02
.set UART_tx__PC, CYREG_PRT4_PC
.set UART_tx__PC2, CYREG_PRT4_PC2
.set UART_tx__PORT, 4
.set UART_tx__PS, CYREG_PRT4_PS
.set UART_tx__SHIFT, 1

/* BT_HD */
.set BT_HD__0__DM__MASK, 0x38
.set BT_HD__0__DM__SHIFT, 3
.set BT_HD__0__DR, CYREG_PRT0_DR
.set BT_HD__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set BT_HD__0__HSIOM_MASK, 0x000000F0
.set BT_HD__0__HSIOM_SHIFT, 4
.set BT_HD__0__INTCFG, CYREG_PRT0_INTCFG
.set BT_HD__0__INTSTAT, CYREG_PRT0_INTSTAT
.set BT_HD__0__MASK, 0x02
.set BT_HD__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set BT_HD__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set BT_HD__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set BT_HD__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set BT_HD__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set BT_HD__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set BT_HD__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set BT_HD__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set BT_HD__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set BT_HD__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set BT_HD__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set BT_HD__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set BT_HD__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set BT_HD__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set BT_HD__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set BT_HD__0__PC, CYREG_PRT0_PC
.set BT_HD__0__PC2, CYREG_PRT0_PC2
.set BT_HD__0__PORT, 0
.set BT_HD__0__PS, CYREG_PRT0_PS
.set BT_HD__0__SHIFT, 1
.set BT_HD__DR, CYREG_PRT0_DR
.set BT_HD__INTCFG, CYREG_PRT0_INTCFG
.set BT_HD__INTSTAT, CYREG_PRT0_INTSTAT
.set BT_HD__MASK, 0x02
.set BT_HD__PA__CFG0, CYREG_UDB_PA0_CFG0
.set BT_HD__PA__CFG1, CYREG_UDB_PA0_CFG1
.set BT_HD__PA__CFG10, CYREG_UDB_PA0_CFG10
.set BT_HD__PA__CFG11, CYREG_UDB_PA0_CFG11
.set BT_HD__PA__CFG12, CYREG_UDB_PA0_CFG12
.set BT_HD__PA__CFG13, CYREG_UDB_PA0_CFG13
.set BT_HD__PA__CFG14, CYREG_UDB_PA0_CFG14
.set BT_HD__PA__CFG2, CYREG_UDB_PA0_CFG2
.set BT_HD__PA__CFG3, CYREG_UDB_PA0_CFG3
.set BT_HD__PA__CFG4, CYREG_UDB_PA0_CFG4
.set BT_HD__PA__CFG5, CYREG_UDB_PA0_CFG5
.set BT_HD__PA__CFG6, CYREG_UDB_PA0_CFG6
.set BT_HD__PA__CFG7, CYREG_UDB_PA0_CFG7
.set BT_HD__PA__CFG8, CYREG_UDB_PA0_CFG8
.set BT_HD__PA__CFG9, CYREG_UDB_PA0_CFG9
.set BT_HD__PC, CYREG_PRT0_PC
.set BT_HD__PC2, CYREG_PRT0_PC2
.set BT_HD__PORT, 0
.set BT_HD__PS, CYREG_PRT0_PS
.set BT_HD__SHIFT, 1

/* BT_LL */
.set BT_LL__0__DM__MASK, 0x1C0
.set BT_LL__0__DM__SHIFT, 6
.set BT_LL__0__DR, CYREG_PRT0_DR
.set BT_LL__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set BT_LL__0__HSIOM_MASK, 0x00000F00
.set BT_LL__0__HSIOM_SHIFT, 8
.set BT_LL__0__INTCFG, CYREG_PRT0_INTCFG
.set BT_LL__0__INTSTAT, CYREG_PRT0_INTSTAT
.set BT_LL__0__MASK, 0x04
.set BT_LL__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set BT_LL__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set BT_LL__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set BT_LL__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set BT_LL__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set BT_LL__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set BT_LL__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set BT_LL__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set BT_LL__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set BT_LL__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set BT_LL__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set BT_LL__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set BT_LL__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set BT_LL__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set BT_LL__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set BT_LL__0__PC, CYREG_PRT0_PC
.set BT_LL__0__PC2, CYREG_PRT0_PC2
.set BT_LL__0__PORT, 0
.set BT_LL__0__PS, CYREG_PRT0_PS
.set BT_LL__0__SHIFT, 2
.set BT_LL__DR, CYREG_PRT0_DR
.set BT_LL__INTCFG, CYREG_PRT0_INTCFG
.set BT_LL__INTSTAT, CYREG_PRT0_INTSTAT
.set BT_LL__MASK, 0x04
.set BT_LL__PA__CFG0, CYREG_UDB_PA0_CFG0
.set BT_LL__PA__CFG1, CYREG_UDB_PA0_CFG1
.set BT_LL__PA__CFG10, CYREG_UDB_PA0_CFG10
.set BT_LL__PA__CFG11, CYREG_UDB_PA0_CFG11
.set BT_LL__PA__CFG12, CYREG_UDB_PA0_CFG12
.set BT_LL__PA__CFG13, CYREG_UDB_PA0_CFG13
.set BT_LL__PA__CFG14, CYREG_UDB_PA0_CFG14
.set BT_LL__PA__CFG2, CYREG_UDB_PA0_CFG2
.set BT_LL__PA__CFG3, CYREG_UDB_PA0_CFG3
.set BT_LL__PA__CFG4, CYREG_UDB_PA0_CFG4
.set BT_LL__PA__CFG5, CYREG_UDB_PA0_CFG5
.set BT_LL__PA__CFG6, CYREG_UDB_PA0_CFG6
.set BT_LL__PA__CFG7, CYREG_UDB_PA0_CFG7
.set BT_LL__PA__CFG8, CYREG_UDB_PA0_CFG8
.set BT_LL__PA__CFG9, CYREG_UDB_PA0_CFG9
.set BT_LL__PC, CYREG_PRT0_PC
.set BT_LL__PC2, CYREG_PRT0_PC2
.set BT_LL__PORT, 0
.set BT_LL__PS, CYREG_PRT0_PS
.set BT_LL__SHIFT, 2

/* Pin_1 */
.set Pin_1__0__DM__MASK, 0xE00000
.set Pin_1__0__DM__SHIFT, 21
.set Pin_1__0__DR, CYREG_PRT0_DR
.set Pin_1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_1__0__HSIOM_MASK, 0xF0000000
.set Pin_1__0__HSIOM_SHIFT, 28
.set Pin_1__0__INTCFG, CYREG_PRT0_INTCFG
.set Pin_1__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_1__0__MASK, 0x80
.set Pin_1__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_1__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_1__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_1__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_1__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_1__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_1__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_1__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_1__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_1__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_1__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_1__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_1__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_1__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_1__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_1__0__PC, CYREG_PRT0_PC
.set Pin_1__0__PC2, CYREG_PRT0_PC2
.set Pin_1__0__PORT, 0
.set Pin_1__0__PS, CYREG_PRT0_PS
.set Pin_1__0__SHIFT, 7
.set Pin_1__DR, CYREG_PRT0_DR
.set Pin_1__INTCFG, CYREG_PRT0_INTCFG
.set Pin_1__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_1__MASK, 0x80
.set Pin_1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_1__PC, CYREG_PRT0_PC
.set Pin_1__PC2, CYREG_PRT0_PC2
.set Pin_1__PORT, 0
.set Pin_1__PS, CYREG_PRT0_PS
.set Pin_1__SHIFT, 7

/* BT_SBC */
.set BT_SBC__0__DM__MASK, 0x07
.set BT_SBC__0__DM__SHIFT, 0
.set BT_SBC__0__DR, CYREG_PRT0_DR
.set BT_SBC__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set BT_SBC__0__HSIOM_MASK, 0x0000000F
.set BT_SBC__0__HSIOM_SHIFT, 0
.set BT_SBC__0__INTCFG, CYREG_PRT0_INTCFG
.set BT_SBC__0__INTSTAT, CYREG_PRT0_INTSTAT
.set BT_SBC__0__MASK, 0x01
.set BT_SBC__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set BT_SBC__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set BT_SBC__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set BT_SBC__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set BT_SBC__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set BT_SBC__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set BT_SBC__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set BT_SBC__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set BT_SBC__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set BT_SBC__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set BT_SBC__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set BT_SBC__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set BT_SBC__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set BT_SBC__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set BT_SBC__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set BT_SBC__0__PC, CYREG_PRT0_PC
.set BT_SBC__0__PC2, CYREG_PRT0_PC2
.set BT_SBC__0__PORT, 0
.set BT_SBC__0__PS, CYREG_PRT0_PS
.set BT_SBC__0__SHIFT, 0
.set BT_SBC__DR, CYREG_PRT0_DR
.set BT_SBC__INTCFG, CYREG_PRT0_INTCFG
.set BT_SBC__INTSTAT, CYREG_PRT0_INTSTAT
.set BT_SBC__MASK, 0x01
.set BT_SBC__PA__CFG0, CYREG_UDB_PA0_CFG0
.set BT_SBC__PA__CFG1, CYREG_UDB_PA0_CFG1
.set BT_SBC__PA__CFG10, CYREG_UDB_PA0_CFG10
.set BT_SBC__PA__CFG11, CYREG_UDB_PA0_CFG11
.set BT_SBC__PA__CFG12, CYREG_UDB_PA0_CFG12
.set BT_SBC__PA__CFG13, CYREG_UDB_PA0_CFG13
.set BT_SBC__PA__CFG14, CYREG_UDB_PA0_CFG14
.set BT_SBC__PA__CFG2, CYREG_UDB_PA0_CFG2
.set BT_SBC__PA__CFG3, CYREG_UDB_PA0_CFG3
.set BT_SBC__PA__CFG4, CYREG_UDB_PA0_CFG4
.set BT_SBC__PA__CFG5, CYREG_UDB_PA0_CFG5
.set BT_SBC__PA__CFG6, CYREG_UDB_PA0_CFG6
.set BT_SBC__PA__CFG7, CYREG_UDB_PA0_CFG7
.set BT_SBC__PA__CFG8, CYREG_UDB_PA0_CFG8
.set BT_SBC__PA__CFG9, CYREG_UDB_PA0_CFG9
.set BT_SBC__PC, CYREG_PRT0_PC
.set BT_SBC__PC2, CYREG_PRT0_PC2
.set BT_SBC__PORT, 0
.set BT_SBC__PS, CYREG_PRT0_PS
.set BT_SBC__SHIFT, 0

/* PWR_BT */
.set PWR_BT__0__DM__MASK, 0x1C0
.set PWR_BT__0__DM__SHIFT, 6
.set PWR_BT__0__DR, CYREG_PRT2_DR
.set PWR_BT__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set PWR_BT__0__HSIOM_MASK, 0x00000F00
.set PWR_BT__0__HSIOM_SHIFT, 8
.set PWR_BT__0__INTCFG, CYREG_PRT2_INTCFG
.set PWR_BT__0__INTSTAT, CYREG_PRT2_INTSTAT
.set PWR_BT__0__MASK, 0x04
.set PWR_BT__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set PWR_BT__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set PWR_BT__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set PWR_BT__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set PWR_BT__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set PWR_BT__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set PWR_BT__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set PWR_BT__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set PWR_BT__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set PWR_BT__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set PWR_BT__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set PWR_BT__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set PWR_BT__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set PWR_BT__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set PWR_BT__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set PWR_BT__0__PC, CYREG_PRT2_PC
.set PWR_BT__0__PC2, CYREG_PRT2_PC2
.set PWR_BT__0__PORT, 2
.set PWR_BT__0__PS, CYREG_PRT2_PS
.set PWR_BT__0__SHIFT, 2
.set PWR_BT__DR, CYREG_PRT2_DR
.set PWR_BT__INTCFG, CYREG_PRT2_INTCFG
.set PWR_BT__INTSTAT, CYREG_PRT2_INTSTAT
.set PWR_BT__MASK, 0x04
.set PWR_BT__PA__CFG0, CYREG_UDB_PA2_CFG0
.set PWR_BT__PA__CFG1, CYREG_UDB_PA2_CFG1
.set PWR_BT__PA__CFG10, CYREG_UDB_PA2_CFG10
.set PWR_BT__PA__CFG11, CYREG_UDB_PA2_CFG11
.set PWR_BT__PA__CFG12, CYREG_UDB_PA2_CFG12
.set PWR_BT__PA__CFG13, CYREG_UDB_PA2_CFG13
.set PWR_BT__PA__CFG14, CYREG_UDB_PA2_CFG14
.set PWR_BT__PA__CFG2, CYREG_UDB_PA2_CFG2
.set PWR_BT__PA__CFG3, CYREG_UDB_PA2_CFG3
.set PWR_BT__PA__CFG4, CYREG_UDB_PA2_CFG4
.set PWR_BT__PA__CFG5, CYREG_UDB_PA2_CFG5
.set PWR_BT__PA__CFG6, CYREG_UDB_PA2_CFG6
.set PWR_BT__PA__CFG7, CYREG_UDB_PA2_CFG7
.set PWR_BT__PA__CFG8, CYREG_UDB_PA2_CFG8
.set PWR_BT__PA__CFG9, CYREG_UDB_PA2_CFG9
.set PWR_BT__PC, CYREG_PRT2_PC
.set PWR_BT__PC2, CYREG_PRT2_PC2
.set PWR_BT__PORT, 2
.set PWR_BT__PS, CYREG_PRT2_PS
.set PWR_BT__SHIFT, 2

/* BT_APTX */
.set BT_APTX__0__DM__MASK, 0xE00
.set BT_APTX__0__DM__SHIFT, 9
.set BT_APTX__0__DR, CYREG_PRT0_DR
.set BT_APTX__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set BT_APTX__0__HSIOM_MASK, 0x0000F000
.set BT_APTX__0__HSIOM_SHIFT, 12
.set BT_APTX__0__INTCFG, CYREG_PRT0_INTCFG
.set BT_APTX__0__INTSTAT, CYREG_PRT0_INTSTAT
.set BT_APTX__0__MASK, 0x08
.set BT_APTX__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set BT_APTX__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set BT_APTX__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set BT_APTX__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set BT_APTX__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set BT_APTX__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set BT_APTX__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set BT_APTX__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set BT_APTX__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set BT_APTX__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set BT_APTX__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set BT_APTX__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set BT_APTX__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set BT_APTX__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set BT_APTX__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set BT_APTX__0__PC, CYREG_PRT0_PC
.set BT_APTX__0__PC2, CYREG_PRT0_PC2
.set BT_APTX__0__PORT, 0
.set BT_APTX__0__PS, CYREG_PRT0_PS
.set BT_APTX__0__SHIFT, 3
.set BT_APTX__DR, CYREG_PRT0_DR
.set BT_APTX__INTCFG, CYREG_PRT0_INTCFG
.set BT_APTX__INTSTAT, CYREG_PRT0_INTSTAT
.set BT_APTX__MASK, 0x08
.set BT_APTX__PA__CFG0, CYREG_UDB_PA0_CFG0
.set BT_APTX__PA__CFG1, CYREG_UDB_PA0_CFG1
.set BT_APTX__PA__CFG10, CYREG_UDB_PA0_CFG10
.set BT_APTX__PA__CFG11, CYREG_UDB_PA0_CFG11
.set BT_APTX__PA__CFG12, CYREG_UDB_PA0_CFG12
.set BT_APTX__PA__CFG13, CYREG_UDB_PA0_CFG13
.set BT_APTX__PA__CFG14, CYREG_UDB_PA0_CFG14
.set BT_APTX__PA__CFG2, CYREG_UDB_PA0_CFG2
.set BT_APTX__PA__CFG3, CYREG_UDB_PA0_CFG3
.set BT_APTX__PA__CFG4, CYREG_UDB_PA0_CFG4
.set BT_APTX__PA__CFG5, CYREG_UDB_PA0_CFG5
.set BT_APTX__PA__CFG6, CYREG_UDB_PA0_CFG6
.set BT_APTX__PA__CFG7, CYREG_UDB_PA0_CFG7
.set BT_APTX__PA__CFG8, CYREG_UDB_PA0_CFG8
.set BT_APTX__PA__CFG9, CYREG_UDB_PA0_CFG9
.set BT_APTX__PC, CYREG_PRT0_PC
.set BT_APTX__PC2, CYREG_PRT0_PC2
.set BT_APTX__PORT, 0
.set BT_APTX__PS, CYREG_PRT0_PS
.set BT_APTX__SHIFT, 3

/* BT_NEXT */
.set BT_NEXT__0__DM__MASK, 0x38
.set BT_NEXT__0__DM__SHIFT, 3
.set BT_NEXT__0__DR, CYREG_PRT1_DR
.set BT_NEXT__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set BT_NEXT__0__HSIOM_MASK, 0x000000F0
.set BT_NEXT__0__HSIOM_SHIFT, 4
.set BT_NEXT__0__INTCFG, CYREG_PRT1_INTCFG
.set BT_NEXT__0__INTSTAT, CYREG_PRT1_INTSTAT
.set BT_NEXT__0__MASK, 0x02
.set BT_NEXT__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set BT_NEXT__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set BT_NEXT__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set BT_NEXT__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set BT_NEXT__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set BT_NEXT__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set BT_NEXT__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set BT_NEXT__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set BT_NEXT__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set BT_NEXT__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set BT_NEXT__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set BT_NEXT__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set BT_NEXT__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set BT_NEXT__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set BT_NEXT__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set BT_NEXT__0__PC, CYREG_PRT1_PC
.set BT_NEXT__0__PC2, CYREG_PRT1_PC2
.set BT_NEXT__0__PORT, 1
.set BT_NEXT__0__PS, CYREG_PRT1_PS
.set BT_NEXT__0__SHIFT, 1
.set BT_NEXT__DR, CYREG_PRT1_DR
.set BT_NEXT__INTCFG, CYREG_PRT1_INTCFG
.set BT_NEXT__INTSTAT, CYREG_PRT1_INTSTAT
.set BT_NEXT__MASK, 0x02
.set BT_NEXT__PA__CFG0, CYREG_UDB_PA1_CFG0
.set BT_NEXT__PA__CFG1, CYREG_UDB_PA1_CFG1
.set BT_NEXT__PA__CFG10, CYREG_UDB_PA1_CFG10
.set BT_NEXT__PA__CFG11, CYREG_UDB_PA1_CFG11
.set BT_NEXT__PA__CFG12, CYREG_UDB_PA1_CFG12
.set BT_NEXT__PA__CFG13, CYREG_UDB_PA1_CFG13
.set BT_NEXT__PA__CFG14, CYREG_UDB_PA1_CFG14
.set BT_NEXT__PA__CFG2, CYREG_UDB_PA1_CFG2
.set BT_NEXT__PA__CFG3, CYREG_UDB_PA1_CFG3
.set BT_NEXT__PA__CFG4, CYREG_UDB_PA1_CFG4
.set BT_NEXT__PA__CFG5, CYREG_UDB_PA1_CFG5
.set BT_NEXT__PA__CFG6, CYREG_UDB_PA1_CFG6
.set BT_NEXT__PA__CFG7, CYREG_UDB_PA1_CFG7
.set BT_NEXT__PA__CFG8, CYREG_UDB_PA1_CFG8
.set BT_NEXT__PA__CFG9, CYREG_UDB_PA1_CFG9
.set BT_NEXT__PC, CYREG_PRT1_PC
.set BT_NEXT__PC2, CYREG_PRT1_PC2
.set BT_NEXT__PORT, 1
.set BT_NEXT__PS, CYREG_PRT1_PS
.set BT_NEXT__SHIFT, 1

/* PWR_RPI */
.set PWR_RPI__0__DM__MASK, 0x07
.set PWR_RPI__0__DM__SHIFT, 0
.set PWR_RPI__0__DR, CYREG_PRT2_DR
.set PWR_RPI__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set PWR_RPI__0__HSIOM_MASK, 0x0000000F
.set PWR_RPI__0__HSIOM_SHIFT, 0
.set PWR_RPI__0__INTCFG, CYREG_PRT2_INTCFG
.set PWR_RPI__0__INTSTAT, CYREG_PRT2_INTSTAT
.set PWR_RPI__0__MASK, 0x01
.set PWR_RPI__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set PWR_RPI__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set PWR_RPI__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set PWR_RPI__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set PWR_RPI__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set PWR_RPI__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set PWR_RPI__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set PWR_RPI__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set PWR_RPI__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set PWR_RPI__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set PWR_RPI__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set PWR_RPI__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set PWR_RPI__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set PWR_RPI__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set PWR_RPI__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set PWR_RPI__0__PC, CYREG_PRT2_PC
.set PWR_RPI__0__PC2, CYREG_PRT2_PC2
.set PWR_RPI__0__PORT, 2
.set PWR_RPI__0__PS, CYREG_PRT2_PS
.set PWR_RPI__0__SHIFT, 0
.set PWR_RPI__DR, CYREG_PRT2_DR
.set PWR_RPI__INTCFG, CYREG_PRT2_INTCFG
.set PWR_RPI__INTSTAT, CYREG_PRT2_INTSTAT
.set PWR_RPI__MASK, 0x01
.set PWR_RPI__PA__CFG0, CYREG_UDB_PA2_CFG0
.set PWR_RPI__PA__CFG1, CYREG_UDB_PA2_CFG1
.set PWR_RPI__PA__CFG10, CYREG_UDB_PA2_CFG10
.set PWR_RPI__PA__CFG11, CYREG_UDB_PA2_CFG11
.set PWR_RPI__PA__CFG12, CYREG_UDB_PA2_CFG12
.set PWR_RPI__PA__CFG13, CYREG_UDB_PA2_CFG13
.set PWR_RPI__PA__CFG14, CYREG_UDB_PA2_CFG14
.set PWR_RPI__PA__CFG2, CYREG_UDB_PA2_CFG2
.set PWR_RPI__PA__CFG3, CYREG_UDB_PA2_CFG3
.set PWR_RPI__PA__CFG4, CYREG_UDB_PA2_CFG4
.set PWR_RPI__PA__CFG5, CYREG_UDB_PA2_CFG5
.set PWR_RPI__PA__CFG6, CYREG_UDB_PA2_CFG6
.set PWR_RPI__PA__CFG7, CYREG_UDB_PA2_CFG7
.set PWR_RPI__PA__CFG8, CYREG_UDB_PA2_CFG8
.set PWR_RPI__PA__CFG9, CYREG_UDB_PA2_CFG9
.set PWR_RPI__PC, CYREG_PRT2_PC
.set PWR_RPI__PC2, CYREG_PRT2_PC2
.set PWR_RPI__PORT, 2
.set PWR_RPI__PS, CYREG_PRT2_PS
.set PWR_RPI__SHIFT, 0

/* SwClock */
.set SwClock__DIVIDER_MASK, 0x0000FFFF
.set SwClock__ENABLE, CYREG_CLK_DIVIDER_B01
.set SwClock__ENABLE_MASK, 0x80000000
.set SwClock__MASK, 0x80000000
.set SwClock__REGISTER, CYREG_CLK_DIVIDER_B01
.set SwClock_1__DIVIDER_MASK, 0x0000FFFF
.set SwClock_1__ENABLE, CYREG_CLK_DIVIDER_C00
.set SwClock_1__ENABLE_MASK, 0x80000000
.set SwClock_1__MASK, 0x80000000
.set SwClock_1__REGISTER, CYREG_CLK_DIVIDER_C00

/* Timer_1 */
.set Timer_1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set Timer_1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set Timer_1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set Timer_1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set Timer_1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set Timer_1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set Timer_1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set Timer_1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set Timer_1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* Timer_2 */
.set Timer_2_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set Timer_2_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set Timer_2_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set Timer_2_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set Timer_2_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set Timer_2_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set Timer_2_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set Timer_2_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set Timer_2_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set Timer_2_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set Timer_2_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set Timer_2_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Timer_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set Timer_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set Timer_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Timer_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set Timer_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set Timer_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set Timer_2_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set Timer_2_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set Timer_2_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* BT_PAUSE */
.set BT_PAUSE__0__DM__MASK, 0x07
.set BT_PAUSE__0__DM__SHIFT, 0
.set BT_PAUSE__0__DR, CYREG_PRT1_DR
.set BT_PAUSE__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set BT_PAUSE__0__HSIOM_MASK, 0x0000000F
.set BT_PAUSE__0__HSIOM_SHIFT, 0
.set BT_PAUSE__0__INTCFG, CYREG_PRT1_INTCFG
.set BT_PAUSE__0__INTSTAT, CYREG_PRT1_INTSTAT
.set BT_PAUSE__0__MASK, 0x01
.set BT_PAUSE__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set BT_PAUSE__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set BT_PAUSE__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set BT_PAUSE__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set BT_PAUSE__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set BT_PAUSE__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set BT_PAUSE__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set BT_PAUSE__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set BT_PAUSE__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set BT_PAUSE__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set BT_PAUSE__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set BT_PAUSE__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set BT_PAUSE__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set BT_PAUSE__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set BT_PAUSE__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set BT_PAUSE__0__PC, CYREG_PRT1_PC
.set BT_PAUSE__0__PC2, CYREG_PRT1_PC2
.set BT_PAUSE__0__PORT, 1
.set BT_PAUSE__0__PS, CYREG_PRT1_PS
.set BT_PAUSE__0__SHIFT, 0
.set BT_PAUSE__DR, CYREG_PRT1_DR
.set BT_PAUSE__INTCFG, CYREG_PRT1_INTCFG
.set BT_PAUSE__INTSTAT, CYREG_PRT1_INTSTAT
.set BT_PAUSE__MASK, 0x01
.set BT_PAUSE__PA__CFG0, CYREG_UDB_PA1_CFG0
.set BT_PAUSE__PA__CFG1, CYREG_UDB_PA1_CFG1
.set BT_PAUSE__PA__CFG10, CYREG_UDB_PA1_CFG10
.set BT_PAUSE__PA__CFG11, CYREG_UDB_PA1_CFG11
.set BT_PAUSE__PA__CFG12, CYREG_UDB_PA1_CFG12
.set BT_PAUSE__PA__CFG13, CYREG_UDB_PA1_CFG13
.set BT_PAUSE__PA__CFG14, CYREG_UDB_PA1_CFG14
.set BT_PAUSE__PA__CFG2, CYREG_UDB_PA1_CFG2
.set BT_PAUSE__PA__CFG3, CYREG_UDB_PA1_CFG3
.set BT_PAUSE__PA__CFG4, CYREG_UDB_PA1_CFG4
.set BT_PAUSE__PA__CFG5, CYREG_UDB_PA1_CFG5
.set BT_PAUSE__PA__CFG6, CYREG_UDB_PA1_CFG6
.set BT_PAUSE__PA__CFG7, CYREG_UDB_PA1_CFG7
.set BT_PAUSE__PA__CFG8, CYREG_UDB_PA1_CFG8
.set BT_PAUSE__PA__CFG9, CYREG_UDB_PA1_CFG9
.set BT_PAUSE__PC, CYREG_PRT1_PC
.set BT_PAUSE__PC2, CYREG_PRT1_PC2
.set BT_PAUSE__PORT, 1
.set BT_PAUSE__PS, CYREG_PRT1_PS
.set BT_PAUSE__SHIFT, 0

/* BT_Tx_Rx */
.set BT_Tx_Rx__0__DM__MASK, 0x7000
.set BT_Tx_Rx__0__DM__SHIFT, 12
.set BT_Tx_Rx__0__DR, CYREG_PRT0_DR
.set BT_Tx_Rx__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set BT_Tx_Rx__0__HSIOM_MASK, 0x000F0000
.set BT_Tx_Rx__0__HSIOM_SHIFT, 16
.set BT_Tx_Rx__0__INTCFG, CYREG_PRT0_INTCFG
.set BT_Tx_Rx__0__INTSTAT, CYREG_PRT0_INTSTAT
.set BT_Tx_Rx__0__MASK, 0x10
.set BT_Tx_Rx__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set BT_Tx_Rx__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set BT_Tx_Rx__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set BT_Tx_Rx__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set BT_Tx_Rx__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set BT_Tx_Rx__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set BT_Tx_Rx__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set BT_Tx_Rx__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set BT_Tx_Rx__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set BT_Tx_Rx__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set BT_Tx_Rx__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set BT_Tx_Rx__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set BT_Tx_Rx__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set BT_Tx_Rx__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set BT_Tx_Rx__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set BT_Tx_Rx__0__PC, CYREG_PRT0_PC
.set BT_Tx_Rx__0__PC2, CYREG_PRT0_PC2
.set BT_Tx_Rx__0__PORT, 0
.set BT_Tx_Rx__0__PS, CYREG_PRT0_PS
.set BT_Tx_Rx__0__SHIFT, 4
.set BT_Tx_Rx__DR, CYREG_PRT0_DR
.set BT_Tx_Rx__INTCFG, CYREG_PRT0_INTCFG
.set BT_Tx_Rx__INTSTAT, CYREG_PRT0_INTSTAT
.set BT_Tx_Rx__MASK, 0x10
.set BT_Tx_Rx__PA__CFG0, CYREG_UDB_PA0_CFG0
.set BT_Tx_Rx__PA__CFG1, CYREG_UDB_PA0_CFG1
.set BT_Tx_Rx__PA__CFG10, CYREG_UDB_PA0_CFG10
.set BT_Tx_Rx__PA__CFG11, CYREG_UDB_PA0_CFG11
.set BT_Tx_Rx__PA__CFG12, CYREG_UDB_PA0_CFG12
.set BT_Tx_Rx__PA__CFG13, CYREG_UDB_PA0_CFG13
.set BT_Tx_Rx__PA__CFG14, CYREG_UDB_PA0_CFG14
.set BT_Tx_Rx__PA__CFG2, CYREG_UDB_PA0_CFG2
.set BT_Tx_Rx__PA__CFG3, CYREG_UDB_PA0_CFG3
.set BT_Tx_Rx__PA__CFG4, CYREG_UDB_PA0_CFG4
.set BT_Tx_Rx__PA__CFG5, CYREG_UDB_PA0_CFG5
.set BT_Tx_Rx__PA__CFG6, CYREG_UDB_PA0_CFG6
.set BT_Tx_Rx__PA__CFG7, CYREG_UDB_PA0_CFG7
.set BT_Tx_Rx__PA__CFG8, CYREG_UDB_PA0_CFG8
.set BT_Tx_Rx__PA__CFG9, CYREG_UDB_PA0_CFG9
.set BT_Tx_Rx__PC, CYREG_PRT0_PC
.set BT_Tx_Rx__PC2, CYREG_PRT0_PC2
.set BT_Tx_Rx__PORT, 0
.set BT_Tx_Rx__PS, CYREG_PRT0_PS
.set BT_Tx_Rx__SHIFT, 4

/* DATALINK */
.set DATALINK__0__DM__MASK, 0xE00
.set DATALINK__0__DM__SHIFT, 9
.set DATALINK__0__DR, CYREG_PRT1_DR
.set DATALINK__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set DATALINK__0__HSIOM_MASK, 0x0000F000
.set DATALINK__0__HSIOM_SHIFT, 12
.set DATALINK__0__INTCFG, CYREG_PRT1_INTCFG
.set DATALINK__0__INTSTAT, CYREG_PRT1_INTSTAT
.set DATALINK__0__MASK, 0x08
.set DATALINK__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set DATALINK__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set DATALINK__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set DATALINK__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set DATALINK__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set DATALINK__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set DATALINK__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set DATALINK__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set DATALINK__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set DATALINK__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set DATALINK__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set DATALINK__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set DATALINK__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set DATALINK__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set DATALINK__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set DATALINK__0__PC, CYREG_PRT1_PC
.set DATALINK__0__PC2, CYREG_PRT1_PC2
.set DATALINK__0__PORT, 1
.set DATALINK__0__PS, CYREG_PRT1_PS
.set DATALINK__0__SHIFT, 3
.set DATALINK__DR, CYREG_PRT1_DR
.set DATALINK__INTCFG, CYREG_PRT1_INTCFG
.set DATALINK__INTSTAT, CYREG_PRT1_INTSTAT
.set DATALINK__MASK, 0x08
.set DATALINK__PA__CFG0, CYREG_UDB_PA1_CFG0
.set DATALINK__PA__CFG1, CYREG_UDB_PA1_CFG1
.set DATALINK__PA__CFG10, CYREG_UDB_PA1_CFG10
.set DATALINK__PA__CFG11, CYREG_UDB_PA1_CFG11
.set DATALINK__PA__CFG12, CYREG_UDB_PA1_CFG12
.set DATALINK__PA__CFG13, CYREG_UDB_PA1_CFG13
.set DATALINK__PA__CFG14, CYREG_UDB_PA1_CFG14
.set DATALINK__PA__CFG2, CYREG_UDB_PA1_CFG2
.set DATALINK__PA__CFG3, CYREG_UDB_PA1_CFG3
.set DATALINK__PA__CFG4, CYREG_UDB_PA1_CFG4
.set DATALINK__PA__CFG5, CYREG_UDB_PA1_CFG5
.set DATALINK__PA__CFG6, CYREG_UDB_PA1_CFG6
.set DATALINK__PA__CFG7, CYREG_UDB_PA1_CFG7
.set DATALINK__PA__CFG8, CYREG_UDB_PA1_CFG8
.set DATALINK__PA__CFG9, CYREG_UDB_PA1_CFG9
.set DATALINK__PC, CYREG_PRT1_PC
.set DATALINK__PC2, CYREG_PRT1_PC2
.set DATALINK__PORT, 1
.set DATALINK__PS, CYREG_PRT1_PS
.set DATALINK__SHIFT, 3
.set DATALINK_INTRRUPT__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set DATALINK_INTRRUPT__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set DATALINK_INTRRUPT__INTC_MASK, 0x01
.set DATALINK_INTRRUPT__INTC_NUMBER, 0
.set DATALINK_INTRRUPT__INTC_PRIOR_MASK, 0xC0
.set DATALINK_INTRRUPT__INTC_PRIOR_NUM, 3
.set DATALINK_INTRRUPT__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set DATALINK_INTRRUPT__INTC_SET_EN_REG, CYREG_CM0_ISER
.set DATALINK_INTRRUPT__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set DATALINK_Timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set DATALINK_Timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set DATALINK_Timer_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set DATALINK_Timer_TimerUDB_rstSts_stsreg__1__POS, 1
.set DATALINK_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set DATALINK_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_00
.set DATALINK_Timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set DATALINK_Timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set DATALINK_Timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set DATALINK_Timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set DATALINK_Timer_TimerUDB_rstSts_stsreg__32BIT_MASK_REG, CYREG_UDB_W32_MSK_00
.set DATALINK_Timer_TimerUDB_rstSts_stsreg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set DATALINK_Timer_TimerUDB_rstSts_stsreg__32BIT_STATUS_REG, CYREG_UDB_W32_ST_00
.set DATALINK_Timer_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set DATALINK_Timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_UDB_W8_MSK_00
.set DATALINK_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set DATALINK_Timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_UDB_W8_ST_00
.set DATALINK_Timer_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_00
.set DATALINK_Timer_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_00
.set DATALINK_Timer_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_00
.set DATALINK_Timer_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_00
.set DATALINK_Timer_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set DATALINK_Timer_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_00
.set DATALINK_Timer_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_00
.set DATALINK_Timer_TimerUDB_sT8_timerdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A0_00
.set DATALINK_Timer_TimerUDB_sT8_timerdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A1_00
.set DATALINK_Timer_TimerUDB_sT8_timerdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D0_00
.set DATALINK_Timer_TimerUDB_sT8_timerdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D1_00
.set DATALINK_Timer_TimerUDB_sT8_timerdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set DATALINK_Timer_TimerUDB_sT8_timerdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F0_00
.set DATALINK_Timer_TimerUDB_sT8_timerdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F1_00
.set DATALINK_Timer_TimerUDB_sT8_timerdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_00
.set DATALINK_Timer_TimerUDB_sT8_timerdp_u0__A0_REG, CYREG_UDB_W8_A0_00
.set DATALINK_Timer_TimerUDB_sT8_timerdp_u0__A1_REG, CYREG_UDB_W8_A1_00
.set DATALINK_Timer_TimerUDB_sT8_timerdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_00
.set DATALINK_Timer_TimerUDB_sT8_timerdp_u0__D0_REG, CYREG_UDB_W8_D0_00
.set DATALINK_Timer_TimerUDB_sT8_timerdp_u0__D1_REG, CYREG_UDB_W8_D1_00
.set DATALINK_Timer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set DATALINK_Timer_TimerUDB_sT8_timerdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_00
.set DATALINK_Timer_TimerUDB_sT8_timerdp_u0__F0_REG, CYREG_UDB_W8_F0_00
.set DATALINK_Timer_TimerUDB_sT8_timerdp_u0__F1_REG, CYREG_UDB_W8_F1_00

/* PSoC_LED */
.set PSoC_LED__0__DM__MASK, 0x1C0000
.set PSoC_LED__0__DM__SHIFT, 18
.set PSoC_LED__0__DR, CYREG_PRT1_DR
.set PSoC_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set PSoC_LED__0__HSIOM_MASK, 0x0F000000
.set PSoC_LED__0__HSIOM_SHIFT, 24
.set PSoC_LED__0__INTCFG, CYREG_PRT1_INTCFG
.set PSoC_LED__0__INTSTAT, CYREG_PRT1_INTSTAT
.set PSoC_LED__0__MASK, 0x40
.set PSoC_LED__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set PSoC_LED__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set PSoC_LED__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set PSoC_LED__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set PSoC_LED__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set PSoC_LED__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set PSoC_LED__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set PSoC_LED__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set PSoC_LED__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set PSoC_LED__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set PSoC_LED__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set PSoC_LED__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set PSoC_LED__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set PSoC_LED__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set PSoC_LED__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set PSoC_LED__0__PC, CYREG_PRT1_PC
.set PSoC_LED__0__PC2, CYREG_PRT1_PC2
.set PSoC_LED__0__PORT, 1
.set PSoC_LED__0__PS, CYREG_PRT1_PS
.set PSoC_LED__0__SHIFT, 6
.set PSoC_LED__DR, CYREG_PRT1_DR
.set PSoC_LED__INTCFG, CYREG_PRT1_INTCFG
.set PSoC_LED__INTSTAT, CYREG_PRT1_INTSTAT
.set PSoC_LED__MASK, 0x40
.set PSoC_LED__PA__CFG0, CYREG_UDB_PA1_CFG0
.set PSoC_LED__PA__CFG1, CYREG_UDB_PA1_CFG1
.set PSoC_LED__PA__CFG10, CYREG_UDB_PA1_CFG10
.set PSoC_LED__PA__CFG11, CYREG_UDB_PA1_CFG11
.set PSoC_LED__PA__CFG12, CYREG_UDB_PA1_CFG12
.set PSoC_LED__PA__CFG13, CYREG_UDB_PA1_CFG13
.set PSoC_LED__PA__CFG14, CYREG_UDB_PA1_CFG14
.set PSoC_LED__PA__CFG2, CYREG_UDB_PA1_CFG2
.set PSoC_LED__PA__CFG3, CYREG_UDB_PA1_CFG3
.set PSoC_LED__PA__CFG4, CYREG_UDB_PA1_CFG4
.set PSoC_LED__PA__CFG5, CYREG_UDB_PA1_CFG5
.set PSoC_LED__PA__CFG6, CYREG_UDB_PA1_CFG6
.set PSoC_LED__PA__CFG7, CYREG_UDB_PA1_CFG7
.set PSoC_LED__PA__CFG8, CYREG_UDB_PA1_CFG8
.set PSoC_LED__PA__CFG9, CYREG_UDB_PA1_CFG9
.set PSoC_LED__PC, CYREG_PRT1_PC
.set PSoC_LED__PC2, CYREG_PRT1_PC2
.set PSoC_LED__PORT, 1
.set PSoC_LED__PS, CYREG_PRT1_PS
.set PSoC_LED__SHIFT, 6

/* PWR_DISP */
.set PWR_DISP__0__DM__MASK, 0xE00
.set PWR_DISP__0__DM__SHIFT, 9
.set PWR_DISP__0__DR, CYREG_PRT2_DR
.set PWR_DISP__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set PWR_DISP__0__HSIOM_MASK, 0x0000F000
.set PWR_DISP__0__HSIOM_SHIFT, 12
.set PWR_DISP__0__INTCFG, CYREG_PRT2_INTCFG
.set PWR_DISP__0__INTSTAT, CYREG_PRT2_INTSTAT
.set PWR_DISP__0__MASK, 0x08
.set PWR_DISP__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set PWR_DISP__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set PWR_DISP__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set PWR_DISP__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set PWR_DISP__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set PWR_DISP__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set PWR_DISP__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set PWR_DISP__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set PWR_DISP__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set PWR_DISP__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set PWR_DISP__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set PWR_DISP__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set PWR_DISP__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set PWR_DISP__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set PWR_DISP__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set PWR_DISP__0__PC, CYREG_PRT2_PC
.set PWR_DISP__0__PC2, CYREG_PRT2_PC2
.set PWR_DISP__0__PORT, 2
.set PWR_DISP__0__PS, CYREG_PRT2_PS
.set PWR_DISP__0__SHIFT, 3
.set PWR_DISP__DR, CYREG_PRT2_DR
.set PWR_DISP__INTCFG, CYREG_PRT2_INTCFG
.set PWR_DISP__INTSTAT, CYREG_PRT2_INTSTAT
.set PWR_DISP__MASK, 0x08
.set PWR_DISP__PA__CFG0, CYREG_UDB_PA2_CFG0
.set PWR_DISP__PA__CFG1, CYREG_UDB_PA2_CFG1
.set PWR_DISP__PA__CFG10, CYREG_UDB_PA2_CFG10
.set PWR_DISP__PA__CFG11, CYREG_UDB_PA2_CFG11
.set PWR_DISP__PA__CFG12, CYREG_UDB_PA2_CFG12
.set PWR_DISP__PA__CFG13, CYREG_UDB_PA2_CFG13
.set PWR_DISP__PA__CFG14, CYREG_UDB_PA2_CFG14
.set PWR_DISP__PA__CFG2, CYREG_UDB_PA2_CFG2
.set PWR_DISP__PA__CFG3, CYREG_UDB_PA2_CFG3
.set PWR_DISP__PA__CFG4, CYREG_UDB_PA2_CFG4
.set PWR_DISP__PA__CFG5, CYREG_UDB_PA2_CFG5
.set PWR_DISP__PA__CFG6, CYREG_UDB_PA2_CFG6
.set PWR_DISP__PA__CFG7, CYREG_UDB_PA2_CFG7
.set PWR_DISP__PA__CFG8, CYREG_UDB_PA2_CFG8
.set PWR_DISP__PA__CFG9, CYREG_UDB_PA2_CFG9
.set PWR_DISP__PC, CYREG_PRT2_PC
.set PWR_DISP__PC2, CYREG_PRT2_PC2
.set PWR_DISP__PORT, 2
.set PWR_DISP__PS, CYREG_PRT2_PS
.set PWR_DISP__SHIFT, 3

/* PWR_SDSP */
.set PWR_SDSP__0__DM__MASK, 0x38
.set PWR_SDSP__0__DM__SHIFT, 3
.set PWR_SDSP__0__DR, CYREG_PRT2_DR
.set PWR_SDSP__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set PWR_SDSP__0__HSIOM_MASK, 0x000000F0
.set PWR_SDSP__0__HSIOM_SHIFT, 4
.set PWR_SDSP__0__INTCFG, CYREG_PRT2_INTCFG
.set PWR_SDSP__0__INTSTAT, CYREG_PRT2_INTSTAT
.set PWR_SDSP__0__MASK, 0x02
.set PWR_SDSP__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set PWR_SDSP__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set PWR_SDSP__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set PWR_SDSP__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set PWR_SDSP__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set PWR_SDSP__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set PWR_SDSP__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set PWR_SDSP__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set PWR_SDSP__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set PWR_SDSP__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set PWR_SDSP__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set PWR_SDSP__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set PWR_SDSP__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set PWR_SDSP__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set PWR_SDSP__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set PWR_SDSP__0__PC, CYREG_PRT2_PC
.set PWR_SDSP__0__PC2, CYREG_PRT2_PC2
.set PWR_SDSP__0__PORT, 2
.set PWR_SDSP__0__PS, CYREG_PRT2_PS
.set PWR_SDSP__0__SHIFT, 1
.set PWR_SDSP__DR, CYREG_PRT2_DR
.set PWR_SDSP__INTCFG, CYREG_PRT2_INTCFG
.set PWR_SDSP__INTSTAT, CYREG_PRT2_INTSTAT
.set PWR_SDSP__MASK, 0x02
.set PWR_SDSP__PA__CFG0, CYREG_UDB_PA2_CFG0
.set PWR_SDSP__PA__CFG1, CYREG_UDB_PA2_CFG1
.set PWR_SDSP__PA__CFG10, CYREG_UDB_PA2_CFG10
.set PWR_SDSP__PA__CFG11, CYREG_UDB_PA2_CFG11
.set PWR_SDSP__PA__CFG12, CYREG_UDB_PA2_CFG12
.set PWR_SDSP__PA__CFG13, CYREG_UDB_PA2_CFG13
.set PWR_SDSP__PA__CFG14, CYREG_UDB_PA2_CFG14
.set PWR_SDSP__PA__CFG2, CYREG_UDB_PA2_CFG2
.set PWR_SDSP__PA__CFG3, CYREG_UDB_PA2_CFG3
.set PWR_SDSP__PA__CFG4, CYREG_UDB_PA2_CFG4
.set PWR_SDSP__PA__CFG5, CYREG_UDB_PA2_CFG5
.set PWR_SDSP__PA__CFG6, CYREG_UDB_PA2_CFG6
.set PWR_SDSP__PA__CFG7, CYREG_UDB_PA2_CFG7
.set PWR_SDSP__PA__CFG8, CYREG_UDB_PA2_CFG8
.set PWR_SDSP__PA__CFG9, CYREG_UDB_PA2_CFG9
.set PWR_SDSP__PC, CYREG_PRT2_PC
.set PWR_SDSP__PC2, CYREG_PRT2_PC2
.set PWR_SDSP__PORT, 2
.set PWR_SDSP__PS, CYREG_PRT2_PS
.set PWR_SDSP__SHIFT, 1

/* MODE_LONG */
.set MODE_LONG__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set MODE_LONG__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set MODE_LONG__INTC_MASK, 0x10000
.set MODE_LONG__INTC_NUMBER, 16
.set MODE_LONG__INTC_PRIOR_MASK, 0xC0
.set MODE_LONG__INTC_PRIOR_NUM, 3
.set MODE_LONG__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set MODE_LONG__INTC_SET_EN_REG, CYREG_CM0_ISER
.set MODE_LONG__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* BT_PAIRING */
.set BT_PAIRING__0__DM__MASK, 0x38000
.set BT_PAIRING__0__DM__SHIFT, 15
.set BT_PAIRING__0__DR, CYREG_PRT0_DR
.set BT_PAIRING__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set BT_PAIRING__0__HSIOM_MASK, 0x00F00000
.set BT_PAIRING__0__HSIOM_SHIFT, 20
.set BT_PAIRING__0__INTCFG, CYREG_PRT0_INTCFG
.set BT_PAIRING__0__INTSTAT, CYREG_PRT0_INTSTAT
.set BT_PAIRING__0__MASK, 0x20
.set BT_PAIRING__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set BT_PAIRING__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set BT_PAIRING__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set BT_PAIRING__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set BT_PAIRING__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set BT_PAIRING__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set BT_PAIRING__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set BT_PAIRING__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set BT_PAIRING__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set BT_PAIRING__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set BT_PAIRING__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set BT_PAIRING__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set BT_PAIRING__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set BT_PAIRING__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set BT_PAIRING__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set BT_PAIRING__0__PC, CYREG_PRT0_PC
.set BT_PAIRING__0__PC2, CYREG_PRT0_PC2
.set BT_PAIRING__0__PORT, 0
.set BT_PAIRING__0__PS, CYREG_PRT0_PS
.set BT_PAIRING__0__SHIFT, 5
.set BT_PAIRING__DR, CYREG_PRT0_DR
.set BT_PAIRING__INTCFG, CYREG_PRT0_INTCFG
.set BT_PAIRING__INTSTAT, CYREG_PRT0_INTSTAT
.set BT_PAIRING__MASK, 0x20
.set BT_PAIRING__PA__CFG0, CYREG_UDB_PA0_CFG0
.set BT_PAIRING__PA__CFG1, CYREG_UDB_PA0_CFG1
.set BT_PAIRING__PA__CFG10, CYREG_UDB_PA0_CFG10
.set BT_PAIRING__PA__CFG11, CYREG_UDB_PA0_CFG11
.set BT_PAIRING__PA__CFG12, CYREG_UDB_PA0_CFG12
.set BT_PAIRING__PA__CFG13, CYREG_UDB_PA0_CFG13
.set BT_PAIRING__PA__CFG14, CYREG_UDB_PA0_CFG14
.set BT_PAIRING__PA__CFG2, CYREG_UDB_PA0_CFG2
.set BT_PAIRING__PA__CFG3, CYREG_UDB_PA0_CFG3
.set BT_PAIRING__PA__CFG4, CYREG_UDB_PA0_CFG4
.set BT_PAIRING__PA__CFG5, CYREG_UDB_PA0_CFG5
.set BT_PAIRING__PA__CFG6, CYREG_UDB_PA0_CFG6
.set BT_PAIRING__PA__CFG7, CYREG_UDB_PA0_CFG7
.set BT_PAIRING__PA__CFG8, CYREG_UDB_PA0_CFG8
.set BT_PAIRING__PA__CFG9, CYREG_UDB_PA0_CFG9
.set BT_PAIRING__PC, CYREG_PRT0_PC
.set BT_PAIRING__PC2, CYREG_PRT0_PC2
.set BT_PAIRING__PORT, 0
.set BT_PAIRING__PS, CYREG_PRT0_PS
.set BT_PAIRING__SHIFT, 5

/* BT_PREVIOUS */
.set BT_PREVIOUS__0__DM__MASK, 0x1C0
.set BT_PREVIOUS__0__DM__SHIFT, 6
.set BT_PREVIOUS__0__DR, CYREG_PRT1_DR
.set BT_PREVIOUS__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set BT_PREVIOUS__0__HSIOM_MASK, 0x00000F00
.set BT_PREVIOUS__0__HSIOM_SHIFT, 8
.set BT_PREVIOUS__0__INTCFG, CYREG_PRT1_INTCFG
.set BT_PREVIOUS__0__INTSTAT, CYREG_PRT1_INTSTAT
.set BT_PREVIOUS__0__MASK, 0x04
.set BT_PREVIOUS__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set BT_PREVIOUS__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set BT_PREVIOUS__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set BT_PREVIOUS__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set BT_PREVIOUS__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set BT_PREVIOUS__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set BT_PREVIOUS__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set BT_PREVIOUS__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set BT_PREVIOUS__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set BT_PREVIOUS__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set BT_PREVIOUS__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set BT_PREVIOUS__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set BT_PREVIOUS__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set BT_PREVIOUS__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set BT_PREVIOUS__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set BT_PREVIOUS__0__PC, CYREG_PRT1_PC
.set BT_PREVIOUS__0__PC2, CYREG_PRT1_PC2
.set BT_PREVIOUS__0__PORT, 1
.set BT_PREVIOUS__0__PS, CYREG_PRT1_PS
.set BT_PREVIOUS__0__SHIFT, 2
.set BT_PREVIOUS__DR, CYREG_PRT1_DR
.set BT_PREVIOUS__INTCFG, CYREG_PRT1_INTCFG
.set BT_PREVIOUS__INTSTAT, CYREG_PRT1_INTSTAT
.set BT_PREVIOUS__MASK, 0x04
.set BT_PREVIOUS__PA__CFG0, CYREG_UDB_PA1_CFG0
.set BT_PREVIOUS__PA__CFG1, CYREG_UDB_PA1_CFG1
.set BT_PREVIOUS__PA__CFG10, CYREG_UDB_PA1_CFG10
.set BT_PREVIOUS__PA__CFG11, CYREG_UDB_PA1_CFG11
.set BT_PREVIOUS__PA__CFG12, CYREG_UDB_PA1_CFG12
.set BT_PREVIOUS__PA__CFG13, CYREG_UDB_PA1_CFG13
.set BT_PREVIOUS__PA__CFG14, CYREG_UDB_PA1_CFG14
.set BT_PREVIOUS__PA__CFG2, CYREG_UDB_PA1_CFG2
.set BT_PREVIOUS__PA__CFG3, CYREG_UDB_PA1_CFG3
.set BT_PREVIOUS__PA__CFG4, CYREG_UDB_PA1_CFG4
.set BT_PREVIOUS__PA__CFG5, CYREG_UDB_PA1_CFG5
.set BT_PREVIOUS__PA__CFG6, CYREG_UDB_PA1_CFG6
.set BT_PREVIOUS__PA__CFG7, CYREG_UDB_PA1_CFG7
.set BT_PREVIOUS__PA__CFG8, CYREG_UDB_PA1_CFG8
.set BT_PREVIOUS__PA__CFG9, CYREG_UDB_PA1_CFG9
.set BT_PREVIOUS__PC, CYREG_PRT1_PC
.set BT_PREVIOUS__PC2, CYREG_PRT1_PC2
.set BT_PREVIOUS__PORT, 1
.set BT_PREVIOUS__PS, CYREG_PRT1_PS
.set BT_PREVIOUS__SHIFT, 2

/* PWR_OK_LONG */
.set PWR_OK_LONG__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set PWR_OK_LONG__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set PWR_OK_LONG__INTC_MASK, 0x20000
.set PWR_OK_LONG__INTC_NUMBER, 17
.set PWR_OK_LONG__INTC_PRIOR_MASK, 0xC000
.set PWR_OK_LONG__INTC_PRIOR_NUM, 3
.set PWR_OK_LONG__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set PWR_OK_LONG__INTC_SET_EN_REG, CYREG_CM0_ISER
.set PWR_OK_LONG__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* PWR_OK_MODE */
.set PWR_OK_MODE__0__DM__MASK, 0x1C0000
.set PWR_OK_MODE__0__DM__SHIFT, 18
.set PWR_OK_MODE__0__DR, CYREG_PRT3_DR
.set PWR_OK_MODE__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set PWR_OK_MODE__0__HSIOM_MASK, 0x0F000000
.set PWR_OK_MODE__0__HSIOM_SHIFT, 24
.set PWR_OK_MODE__0__INTCFG, CYREG_PRT3_INTCFG
.set PWR_OK_MODE__0__INTSTAT, CYREG_PRT3_INTSTAT
.set PWR_OK_MODE__0__MASK, 0x40
.set PWR_OK_MODE__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set PWR_OK_MODE__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set PWR_OK_MODE__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set PWR_OK_MODE__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set PWR_OK_MODE__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set PWR_OK_MODE__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set PWR_OK_MODE__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set PWR_OK_MODE__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set PWR_OK_MODE__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set PWR_OK_MODE__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set PWR_OK_MODE__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set PWR_OK_MODE__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set PWR_OK_MODE__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set PWR_OK_MODE__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set PWR_OK_MODE__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set PWR_OK_MODE__0__PC, CYREG_PRT3_PC
.set PWR_OK_MODE__0__PC2, CYREG_PRT3_PC2
.set PWR_OK_MODE__0__PORT, 3
.set PWR_OK_MODE__0__PS, CYREG_PRT3_PS
.set PWR_OK_MODE__0__SHIFT, 6
.set PWR_OK_MODE__1__DM__MASK, 0xE00000
.set PWR_OK_MODE__1__DM__SHIFT, 21
.set PWR_OK_MODE__1__DR, CYREG_PRT3_DR
.set PWR_OK_MODE__1__HSIOM, CYREG_HSIOM_PORT_SEL3
.set PWR_OK_MODE__1__HSIOM_MASK, 0xF0000000
.set PWR_OK_MODE__1__HSIOM_SHIFT, 28
.set PWR_OK_MODE__1__INTCFG, CYREG_PRT3_INTCFG
.set PWR_OK_MODE__1__INTSTAT, CYREG_PRT3_INTSTAT
.set PWR_OK_MODE__1__MASK, 0x80
.set PWR_OK_MODE__1__PA__CFG0, CYREG_UDB_PA3_CFG0
.set PWR_OK_MODE__1__PA__CFG1, CYREG_UDB_PA3_CFG1
.set PWR_OK_MODE__1__PA__CFG10, CYREG_UDB_PA3_CFG10
.set PWR_OK_MODE__1__PA__CFG11, CYREG_UDB_PA3_CFG11
.set PWR_OK_MODE__1__PA__CFG12, CYREG_UDB_PA3_CFG12
.set PWR_OK_MODE__1__PA__CFG13, CYREG_UDB_PA3_CFG13
.set PWR_OK_MODE__1__PA__CFG14, CYREG_UDB_PA3_CFG14
.set PWR_OK_MODE__1__PA__CFG2, CYREG_UDB_PA3_CFG2
.set PWR_OK_MODE__1__PA__CFG3, CYREG_UDB_PA3_CFG3
.set PWR_OK_MODE__1__PA__CFG4, CYREG_UDB_PA3_CFG4
.set PWR_OK_MODE__1__PA__CFG5, CYREG_UDB_PA3_CFG5
.set PWR_OK_MODE__1__PA__CFG6, CYREG_UDB_PA3_CFG6
.set PWR_OK_MODE__1__PA__CFG7, CYREG_UDB_PA3_CFG7
.set PWR_OK_MODE__1__PA__CFG8, CYREG_UDB_PA3_CFG8
.set PWR_OK_MODE__1__PA__CFG9, CYREG_UDB_PA3_CFG9
.set PWR_OK_MODE__1__PC, CYREG_PRT3_PC
.set PWR_OK_MODE__1__PC2, CYREG_PRT3_PC2
.set PWR_OK_MODE__1__PORT, 3
.set PWR_OK_MODE__1__PS, CYREG_PRT3_PS
.set PWR_OK_MODE__1__SHIFT, 7
.set PWR_OK_MODE__DR, CYREG_PRT3_DR
.set PWR_OK_MODE__INTCFG, CYREG_PRT3_INTCFG
.set PWR_OK_MODE__INTSTAT, CYREG_PRT3_INTSTAT
.set PWR_OK_MODE__MASK, 0xC0
.set PWR_OK_MODE__PA__CFG0, CYREG_UDB_PA3_CFG0
.set PWR_OK_MODE__PA__CFG1, CYREG_UDB_PA3_CFG1
.set PWR_OK_MODE__PA__CFG10, CYREG_UDB_PA3_CFG10
.set PWR_OK_MODE__PA__CFG11, CYREG_UDB_PA3_CFG11
.set PWR_OK_MODE__PA__CFG12, CYREG_UDB_PA3_CFG12
.set PWR_OK_MODE__PA__CFG13, CYREG_UDB_PA3_CFG13
.set PWR_OK_MODE__PA__CFG14, CYREG_UDB_PA3_CFG14
.set PWR_OK_MODE__PA__CFG2, CYREG_UDB_PA3_CFG2
.set PWR_OK_MODE__PA__CFG3, CYREG_UDB_PA3_CFG3
.set PWR_OK_MODE__PA__CFG4, CYREG_UDB_PA3_CFG4
.set PWR_OK_MODE__PA__CFG5, CYREG_UDB_PA3_CFG5
.set PWR_OK_MODE__PA__CFG6, CYREG_UDB_PA3_CFG6
.set PWR_OK_MODE__PA__CFG7, CYREG_UDB_PA3_CFG7
.set PWR_OK_MODE__PA__CFG8, CYREG_UDB_PA3_CFG8
.set PWR_OK_MODE__PA__CFG9, CYREG_UDB_PA3_CFG9
.set PWR_OK_MODE__PC, CYREG_PRT3_PC
.set PWR_OK_MODE__PC2, CYREG_PRT3_PC2
.set PWR_OK_MODE__PORT, 3
.set PWR_OK_MODE__PS, CYREG_PRT3_PS
.set PWR_OK_MODE__SHIFT, 6
.set PWR_OK_MODE__SNAP, CYREG_PRT3_INTSTAT
.set PWR_OK_MODE_SHORT__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set PWR_OK_MODE_SHORT__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set PWR_OK_MODE_SHORT__INTC_MASK, 0x04
.set PWR_OK_MODE_SHORT__INTC_NUMBER, 2
.set PWR_OK_MODE_SHORT__INTC_PRIOR_MASK, 0xC00000
.set PWR_OK_MODE_SHORT__INTC_PRIOR_NUM, 3
.set PWR_OK_MODE_SHORT__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set PWR_OK_MODE_SHORT__INTC_SET_EN_REG, CYREG_CM0_ISER
.set PWR_OK_MODE_SHORT__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* BT_RE_CONNECT */
.set BT_RE_CONNECT__0__DM__MASK, 0x1C0000
.set BT_RE_CONNECT__0__DM__SHIFT, 18
.set BT_RE_CONNECT__0__DR, CYREG_PRT0_DR
.set BT_RE_CONNECT__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set BT_RE_CONNECT__0__HSIOM_MASK, 0x0F000000
.set BT_RE_CONNECT__0__HSIOM_SHIFT, 24
.set BT_RE_CONNECT__0__INTCFG, CYREG_PRT0_INTCFG
.set BT_RE_CONNECT__0__INTSTAT, CYREG_PRT0_INTSTAT
.set BT_RE_CONNECT__0__MASK, 0x40
.set BT_RE_CONNECT__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set BT_RE_CONNECT__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set BT_RE_CONNECT__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set BT_RE_CONNECT__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set BT_RE_CONNECT__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set BT_RE_CONNECT__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set BT_RE_CONNECT__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set BT_RE_CONNECT__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set BT_RE_CONNECT__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set BT_RE_CONNECT__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set BT_RE_CONNECT__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set BT_RE_CONNECT__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set BT_RE_CONNECT__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set BT_RE_CONNECT__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set BT_RE_CONNECT__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set BT_RE_CONNECT__0__PC, CYREG_PRT0_PC
.set BT_RE_CONNECT__0__PC2, CYREG_PRT0_PC2
.set BT_RE_CONNECT__0__PORT, 0
.set BT_RE_CONNECT__0__PS, CYREG_PRT0_PS
.set BT_RE_CONNECT__0__SHIFT, 6
.set BT_RE_CONNECT__DR, CYREG_PRT0_DR
.set BT_RE_CONNECT__INTCFG, CYREG_PRT0_INTCFG
.set BT_RE_CONNECT__INTSTAT, CYREG_PRT0_INTSTAT
.set BT_RE_CONNECT__MASK, 0x40
.set BT_RE_CONNECT__PA__CFG0, CYREG_UDB_PA0_CFG0
.set BT_RE_CONNECT__PA__CFG1, CYREG_UDB_PA0_CFG1
.set BT_RE_CONNECT__PA__CFG10, CYREG_UDB_PA0_CFG10
.set BT_RE_CONNECT__PA__CFG11, CYREG_UDB_PA0_CFG11
.set BT_RE_CONNECT__PA__CFG12, CYREG_UDB_PA0_CFG12
.set BT_RE_CONNECT__PA__CFG13, CYREG_UDB_PA0_CFG13
.set BT_RE_CONNECT__PA__CFG14, CYREG_UDB_PA0_CFG14
.set BT_RE_CONNECT__PA__CFG2, CYREG_UDB_PA0_CFG2
.set BT_RE_CONNECT__PA__CFG3, CYREG_UDB_PA0_CFG3
.set BT_RE_CONNECT__PA__CFG4, CYREG_UDB_PA0_CFG4
.set BT_RE_CONNECT__PA__CFG5, CYREG_UDB_PA0_CFG5
.set BT_RE_CONNECT__PA__CFG6, CYREG_UDB_PA0_CFG6
.set BT_RE_CONNECT__PA__CFG7, CYREG_UDB_PA0_CFG7
.set BT_RE_CONNECT__PA__CFG8, CYREG_UDB_PA0_CFG8
.set BT_RE_CONNECT__PA__CFG9, CYREG_UDB_PA0_CFG9
.set BT_RE_CONNECT__PC, CYREG_PRT0_PC
.set BT_RE_CONNECT__PC2, CYREG_PRT0_PC2
.set BT_RE_CONNECT__PORT, 0
.set BT_RE_CONNECT__PS, CYREG_PRT0_PS
.set BT_RE_CONNECT__SHIFT, 6

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 24
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 24
.set CYDEV_CHIP_MEMBER_4AA, 23
.set CYDEV_CHIP_MEMBER_4AB, 28
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4D, 18
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 25
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 22
.set CYDEV_CHIP_MEMBER_4I, 30
.set CYDEV_CHIP_MEMBER_4J, 19
.set CYDEV_CHIP_MEMBER_4K, 20
.set CYDEV_CHIP_MEMBER_4L, 29
.set CYDEV_CHIP_MEMBER_4M, 27
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 26
.set CYDEV_CHIP_MEMBER_4Q, 15
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 21
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 16
.set CYDEV_CHIP_MEMBER_4Z, 17
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 31
.set CYDEV_CHIP_MEMBER_FM3, 35
.set CYDEV_CHIP_MEMBER_FM4, 36
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 32
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 33
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 34
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_ENABLE, 0
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x0100
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
