<!DOCTYPE html><html lang="zh-CN"><head><meta name="generator" content="Hexo 3.9.0"><meta charset="utf-8"><meta name="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1"><meta name="robots" content="index, follow"><title>Verilog: wire VS reg • ASIC Fans</title><meta name="description" content="Verilog: wire VS reg - PYGC"><link rel="icon" href="/favicon.svg"><link rel="stylesheet" href="/css/nanoreset.min.css"><link rel="stylesheet" href="/css/theme.css"><link rel="search" type="application/opensearchdescription+xml" href="/atom.xml" title="ASIC Fans"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.11.1/dist/katex.css" integrity="sha384-bsHo4/LA+lkZv61JspMDQB9QP1TtO4IgOf2yYS+J6VdAYLVyx1c3XKcsHh0Vy8Ws" crossorigin="anonymous"><script defer src="https://cdn.jsdelivr.net/npm/katex@0.11.1/dist/katex.js" integrity="sha384-4z8mjH4yIpuK9dIQGR1JwbrfYsStrNK6MP+2Enhue4eyo0XlBDXOIPc8b6ZU0ajz" crossorigin="anonymous"></script><link rel="alternate" href="/atom.xml" title="ASIC Fans" type="application/atom+xml">
</head><body><div class="wrap" id="barba-wrapper"><header><h1 class="branding"><a href="/" title="ASIC Fans"><img class="logo-image" src="/blog.svg" alt="logo"></a></h1><h1 class="titletext"><a href="/">ASICFANS</a></h1><ul class="nav nav-list"><li class="nav-list-item"><a class="nav-list-link no-barba" href="/" target="_self">首页</a></li><li class="nav-list-item"><a class="nav-list-link no-barba" href="/about" target="_self">关于</a></li><li class="nav-list-item"><a class="nav-list-link no-barba" href="/tags" target="_self">分类</a></li><li class="nav-list-item"><a class="nav-list-link no-barba" href="/archives" target="_self">归档</a></li><li class="nav-list-item"><a class="nav-list-link no-barba" href="https://github.com/PYGC" target="_blank">GITHUB</a></li><li class="nav-list-item"><a class="nav-list-link no-barba" href="/atom.xml" target="_self">RSS</a></li></ul></header><div class="barba-container"><main class="container"><div class="post"><article class="post-block"><h1 class="post-title">Verilog: wire VS reg</h1><div class="post-info"><a></a>2019-11-06</div><div class="post-content"><h2 id="wire-&#x5143;&#x7D20;&#x7EC4;&#x5408;&#x903B;&#x8F91;">wire &#x5143;&#x7D20;(&#x7EC4;&#x5408;&#x903B;&#x8F91;)</h2>
<p><code>wire</code> &#x5143;&#x7D20;&#x662F; Verilog &#x8BBE;&#x8BA1;&#x4E2D;&#x7684;&#x7B80;&#x5355;&#x5BFC;&#x7EBF;(&#x6216;&#x4EFB;&#x610F;&#x5BBD;&#x5EA6;&#x7684;&#x603B;&#x7EBF;)&#x3002;&#x4EE5;&#x4E0B;&#x662F;&#x4F7F;&#x7528; <code>wire</code> &#x65F6;&#x7684;&#x8BED;&#x6CD5;&#x89C4;&#x5219;:</p>
<ol type="1">
<li><code>wire</code> &#x5143;&#x7D20;&#x7528;&#x4E8E;&#x5C06;&#x6A21;&#x5757;&#x5B9E;&#x4F8B;&#x5316;&#x7684; <code>input</code> &#x548C; <code>output</code> &#x7AEF;&#x53E3;&#x4E0E;&#x8BBE;&#x8BA1;&#x4E2D;&#x7684;&#x67D0;&#x4E9B;&#x5176;&#x4ED6;&#x5143;&#x7D20;&#x8FDE;&#x63A5;&#x5728;&#x4E00;&#x8D77;&#x3002;</li>
<li><code>wire</code> &#x5143;&#x7D20;&#x5728;&#x5B9E;&#x9645;&#x6A21;&#x5757;&#x4E2D;&#x88AB;&#x7528;&#x6765;&#x58F0;&#x660E; <code>input</code> &#x548C; <code>output</code>&#x3002;</li>
<li><code>wire</code> &#x5143;&#x7D20;&#x5FC5;&#x987B;&#x7531;&#x67D0;&#x79CD;&#x4E1C;&#x897F;&#x9A71;&#x52A8;&#xFF0C;&#x5E76;&#x4E14;&#x4E0D;&#x88AB;&#x9A71;&#x52A8;&#x5C31;&#x4E0D;&#x80FD;&#x5B58;&#x50A8;&#x503C;&#x3002;</li>
<li><code>wire</code> &#x5143;&#x7D20;&#x4E0D;&#x80FD;&#x5728; <code>always@</code> &#x5757;&#x4E2D; <code>=</code> &#x6216; <code>&lt;=</code> &#x7684;&#x5DE6;&#x4FA7;&#x3002;</li>
<li><code>wire</code> &#x5143;&#x7D20;&#x662F; <code>assign</code> &#x8BED;&#x53E5;&#x5DE6;&#x4FA7;&#x552F;&#x4E00;&#x5408;&#x6CD5;&#x7C7B;&#x578B;&#x3002;</li>
<li><code>wire</code> &#x5143;&#x7D20;&#x662F;&#x57FA;&#x4E8E; Verilog &#x7684;&#x8BBE;&#x8BA1;&#x4E2D;&#x8FDE;&#x63A5;&#x4E24;&#x4E2A;&#x96F6;&#x4EF6;&#x7684;&#x65E0;&#x72B6;&#x6001;&#x65B9;&#x5F0F;&#x3002;</li>
<li><code>wire</code> &#x5143;&#x7D20;&#x53EA;&#x80FD;&#x7528;&#x4E8E;&#x7EC4;&#x5408;&#x903B;&#x8F91;&#x7684;&#x5EFA;&#x6A21;&#x3002;</li>
</ol>
<p>&#x7A0B;&#x5E8F; 1 &#x663E;&#x793A;&#x4E86; <code>wire</code> &#x7684;&#x5408;&#x6CD5;&#x4F7F;&#x7528;</p>
<p>&#x7A0B;&#x5E8F; 1</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span>        A, B, C, D, E;  <span class="comment">// 1 bit &#x5BBD;&#x5EA6;&#x7684; wire</span></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">8</span>:<span class="number">0</span>]  Wide;           <span class="comment">// 9 bits &#x5BBD;&#x5EA6;&#x7684; wire</span></span><br><span class="line"><span class="keyword">reg</span> I;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> A = B &amp; C;           <span class="comment">// &#x4F7F;&#x7528;&#x5E26;&#x6709; assign &#x7684; wire</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @ (B <span class="keyword">or</span> C) <span class="keyword">begin</span></span><br><span class="line">    I = B | C;              <span class="comment">// &#x4F7F;&#x7528; wire &#x5728; always &#x7684;&#x53F3;&#x4FA7;</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">mymoudule mymodule_instance (</span><br><span class="line">    <span class="variable">.In</span> (D),</span><br><span class="line">    <span class="variable">.Out</span>(E)                 <span class="comment">// &#x4F7F;&#x7528; wire &#x5728;&#x6A21;&#x5757;&#x7684; output</span></span><br><span class="line">)</span><br></pre></td></tr></table></figure>
<h2 id="reg-&#x5143;&#x7D20;&#x7EC4;&#x5408;&#x903B;&#x8F91;&#x4E0E;&#x65F6;&#x5E8F;&#x903B;&#x8F91;">reg &#x5143;&#x7D20;&#xFF08;&#x7EC4;&#x5408;&#x903B;&#x8F91;&#x4E0E;&#x65F6;&#x5E8F;&#x903B;&#x8F91;&#xFF09;</h2>
<p><code>reg</code> &#x5143;&#x7D20;&#x548C; <code>wire</code> &#x5F88;&#x50CF;&#xFF0C;&#x4F46;&#x662F;&#x80FD;&#x591F;&#x7528;&#x6765;&#x5B58;&#x50A8;&#x4FE1;&#x606F;&#xFF08;&#x72B6;&#x6001;&#xFF09;&#x50CF;&#x5BC4;&#x5B58;&#x5668;&#x4E00;&#x6837;&#x3002;<code>reg</code> &#x5143;&#x7D20;&#x7684;&#x8BED;&#x6CD5;&#x89C4;&#x5219;&#x5982;&#x4E0B;&#xFF1A;</p>
<ol type="1">
<li><code>reg</code> &#x5143;&#x7D20;&#x80FD;&#x591F;&#x88AB;&#x8FDE;&#x63A5;&#x5230;&#x6A21;&#x5757;&#x5B9E;&#x4F8B;&#x7684; <code>input</code> &#x7AEF;&#x53E3;</li>
<li><code>reg</code> &#x5143;&#x7D20;&#x4E0D;&#x80FD;&#x88AB;&#x8FDE;&#x63A5;&#x5230;&#x6A21;&#x5757;&#x5B9E;&#x4F8B;&#x7684; <code>output</code> &#x7AEF;&#x53E3;</li>
<li><code>reg</code> &#x5143;&#x7D20;&#x80FD;&#x591F;&#x88AB;&#x4F7F;&#x7528;&#x5728;&#x5B9E;&#x9645;&#x6A21;&#x5757;&#x58F0;&#x660E;&#x4E2D;&#x7684; <code>output</code></li>
<li><code>reg</code> &#x5143;&#x7D20;&#x4E0D;&#x80FD;&#x88AB;&#x4F7F;&#x7528;&#x5728;&#x5B9E;&#x9645;&#x6A21;&#x5757;&#x58F0;&#x660E;&#x4E2D;&#x7684; <code>input</code></li>
<li><code>reg</code> &#x662F; <code>always @</code> &#x5757;&#x4E2D; <code>=</code> &#x4E0E; <code>&lt;=</code> &#x5DE6;&#x4FA7;&#x552F;&#x4E00;&#x7684;&#x5408;&#x6CD5;&#x7C7B;&#x578B;</li>
<li><code>reg</code> &#x662F; <code>initial</code> &#x5757;&#x4E2D; <code>=</code> &#x5DE6;&#x4FA7;&#x552F;&#x4E00;&#x7684;&#x5408;&#x6CD5;&#x7C7B;&#x578B;&#xFF08;&#x7528;&#x4E8E; Test Benches&#xFF09;</li>
<li><code>reg</code> &#x4E0D;&#x80FD;&#x7528;&#x4E8E; <code>assign</code> &#x8BED;&#x53E5;&#x7684;&#x5DE6;&#x4FA7;</li>
<li><code>reg</code> &#x4E0E; <code>always @ (posedge Clock)</code> &#x5757;&#x4E00;&#x8D77;&#x4F7F;&#x7528;&#x65F6;&#xFF0C;&#x53EF;&#x7528;&#x4E8E;&#x521B;&#x5EFA;&#x5BC4;&#x5B58;&#x5668;</li>
<li><code>reg</code> &#x56E0;&#x6B64;&#x53EF;&#x7528;&#x4E8E;&#x521B;&#x5EFA;&#x7EC4;&#x5408;&#x903B;&#x8F91;&#x548C;&#x65F6;&#x5E8F;&#x903B;&#x8F91;&#x3002;</li>
</ol>
<p>&#x7A0B;&#x5E8F; 2 &#x663E;&#x793A;&#x4E86; <code>reg</code> &#x5143;&#x7D20;&#x7684;&#x5408;&#x6CD5;&#x4F7F;&#x7528;</p>
<p>&#x7A0B;&#x5E8F; 2</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span>        A, B;</span><br><span class="line"><span class="keyword">reg</span>         I, J, K;        <span class="comment">// 1 bit &#x5BBD;&#x5EA6;&#x7684; reg</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">8</span>:<span class="number">0</span>]   Wide;           <span class="comment">// 9 bits &#x5BBD;&#x5EA6;&#x7684; reg</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @ (A <span class="keyword">or</span> B) <span class="keyword">begin</span></span><br><span class="line">    I = A | B               <span class="comment">// &#x5728; always &#x5757;&#x7684;&#x5DE6;&#x4FA7;&#x4F7F;&#x7528; reg</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    J = <span class="number">1&apos;b1</span>;               <span class="comment">// &#x5728; initial &#x5757;&#x4E2D;&#x4F7F;&#x7528; reg</span></span><br><span class="line">    # <span class="number">1</span></span><br><span class="line">    J = <span class="number">1&apos;b0</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @ (<span class="keyword">posedge</span> Clock) <span class="keyword">begin</span></span><br><span class="line">    K &lt;= I;                 <span class="comment">// &#x4F7F;&#x7528; reg &#x6765;&#x521B;&#x5EFA;&#x4E00;&#x4E2A;&#x4E0A;&#x5347;&#x6CBF;&#x89E6;&#x53D1;&#x7684;&#x5BC4;&#x5B58;&#x5668;</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<h2 id="&#x4EC0;&#x4E48;&#x65F6;&#x5019;-wire-&#x4E0E;-reg-&#x53EF;&#x4EE5;&#x4E92;&#x6362;">&#x4EC0;&#x4E48;&#x65F6;&#x5019; wire &#x4E0E; reg &#x53EF;&#x4EE5;&#x4E92;&#x6362;&#xFF1F;</h2>
<p>&#x5728;&#x8FD9;&#x4E9B;&#x60C5;&#x51B5;&#x4E0B;&#xFF0C;<code>wire</code> &#x4E0E; <code>reg</code> &#x53EF;&#x4EE5;&#x4E92;&#x6362;&#x4F7F;&#x7528;&#xFF1A;</p>
<ol type="1">
<li>&#x4E24;&#x8005;&#x90FD;&#x53EF;&#x4EE5;&#x51FA;&#x73B0;&#x5728; <code>assign</code> &#x8BED;&#x53E5;&#x548C; <code>always @</code> &#x8BED;&#x53E5;&#x7684; <code>=</code> &#x6216; <code>&lt;=</code> &#x7B26;&#x53F7;&#x7684;&#x53F3;&#x4FA7;&#x3002;</li>
<li>&#x4E24;&#x8005;&#x90FD;&#x53EF;&#x4EE5;&#x88AB;&#x8FDE;&#x63A5;&#x5230;&#x6A21;&#x5757;&#x5B9E;&#x4F8B;&#x7684; <code>input</code> &#x7AEF;&#x53E3;</li>
</ol>
<h2 id="&#x539F;&#x6587;">&#x539F;&#x6587;</h2>
<p>http://inst.eecs.berkeley.edu/~cs150/Documents/Nets.pdf</p>
</div></article></div></main><footer><div class="paginator"><a class="prev" href="/2019/11/07/20-世纪十大算法/">前一个</a><a class="next" href="/2019/10/31/USB的端点/">后一个</a></div><div id="disqus_thread"></div><script>var disqus_shortname = 'kismetliu';
var disqus_identifier = '2019/11/06/Verilog-wire-VS-reg/';
var disqus_title = 'Verilog: wire VS reg';
var disqus_url = 'http://yoursite.com/2019/11/06/Verilog-wire-VS-reg/';
(function () {
    var dsq = document.createElement('script'); dsq.async = true;
    dsq.src = 'https://' + disqus_shortname + '.disqus.com/embed.js';
    (document.getElementsByTagName('head')[0] || document.getElementsByTagName('body')[0]).appendChild(dsq);
})();</script><script id="dsq-count-scr" src="//kismetliu.disqus.com/count.js" async></script><div class="copyright"><p>&copy; 2019 <a href="https://blog.asicfans.com">Kismet Liu</a><br>Powered by <a href="https://hexo.io/" rel="noreferrer" target="_blank">Hexo</a></p></div></footer></div></div><script>var _gaq = _gaq || [];
_gaq.push(['_setAccount', 'UA-86660611-1']);
_gaq.push(['_trackPageview']);

(function () {
    var ga = document.createElement('script'); ga.type = 'text/javascript'; ga.async = true;
    ga.src = ('https:' == document.location.protocol ? 'https://ssl' : 'http://www') + '.google-analytics.com/ga.js';
    var s = document.getElementsByTagName('script')[0]; s.parentNode.insertBefore(ga, s);
})();</script><script src="https://cdnjs.cloudflare.com/ajax/libs/barba.js/1.0.0/barba.min.js"></script><script>document.addEventListener('DOMContentLoaded', function() {
    Barba.Pjax.start()
})</script></body></html>