{
  "module_name": "uncore-l3c.json",
  "hash_id": "73c70364d31cdab8501e9dbf7811febaca253c5d1d9573fcbfb29e609bd5ad9b",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/arm64/hisilicon/hip08/uncore-l3c.json",
  "human_readable_source": "[\n   {\n\t    \"ConfigCode\": \"0x00\",\n\t    \"EventName\": \"rd_cpipe\",\n\t    \"BriefDescription\": \"Total read accesses\",\n\t    \"PublicDescription\": \"Total read accesses\",\n\t    \"Unit\": \"hisi_sccl,l3c\"\n   },\n   {\n\t    \"ConfigCode\": \"0x01\",\n\t    \"EventName\": \"wr_cpipe\",\n\t    \"BriefDescription\": \"Total write accesses\",\n\t    \"PublicDescription\": \"Total write accesses\",\n\t    \"Unit\": \"hisi_sccl,l3c\"\n   },\n   {\n\t    \"ConfigCode\": \"0x02\",\n\t    \"EventName\": \"rd_hit_cpipe\",\n\t    \"BriefDescription\": \"Total read hits\",\n\t    \"PublicDescription\": \"Total read hits\",\n\t    \"Unit\": \"hisi_sccl,l3c\"\n   },\n   {\n\t    \"ConfigCode\": \"0x03\",\n\t    \"EventName\": \"wr_hit_cpipe\",\n\t    \"BriefDescription\": \"Total write hits\",\n\t    \"PublicDescription\": \"Total write hits\",\n\t    \"Unit\": \"hisi_sccl,l3c\"\n   },\n   {\n\t    \"ConfigCode\": \"0x04\",\n\t    \"EventName\": \"victim_num\",\n\t    \"BriefDescription\": \"l3c precharge commands\",\n\t    \"PublicDescription\": \"l3c precharge commands\",\n\t    \"Unit\": \"hisi_sccl,l3c\"\n   },\n   {\n\t    \"ConfigCode\": \"0x20\",\n\t    \"EventName\": \"rd_spipe\",\n\t    \"BriefDescription\": \"Count of the number of read lines that come from this cluster of CPU core in spipe\",\n\t    \"PublicDescription\": \"Count of the number of read lines that come from this cluster of CPU core in spipe\",\n\t    \"Unit\": \"hisi_sccl,l3c\"\n   },\n   {\n\t    \"ConfigCode\": \"0x21\",\n\t    \"EventName\": \"wr_spipe\",\n\t    \"BriefDescription\": \"Count of the number of write lines that come from this cluster of CPU core in spipe\",\n\t    \"PublicDescription\": \"Count of the number of write lines that come from this cluster of CPU core in spipe\",\n\t    \"Unit\": \"hisi_sccl,l3c\"\n   },\n   {\n\t    \"ConfigCode\": \"0x22\",\n\t    \"EventName\": \"rd_hit_spipe\",\n\t    \"BriefDescription\": \"Count of the number of read lines that hits in spipe of this L3C\",\n\t    \"PublicDescription\": \"Count of the number of read lines that hits in spipe of this L3C\",\n\t    \"Unit\": \"hisi_sccl,l3c\"\n   },\n   {\n\t    \"ConfigCode\": \"0x23\",\n\t    \"EventName\": \"wr_hit_spipe\",\n\t    \"BriefDescription\": \"Count of the number of write lines that hits in spipe of this L3C\",\n\t    \"PublicDescription\": \"Count of the number of write lines that hits in spipe of this L3C\",\n\t    \"Unit\": \"hisi_sccl,l3c\"\n   },\n   {\n\t    \"ConfigCode\": \"0x29\",\n\t    \"EventName\": \"back_invalid\",\n\t    \"BriefDescription\": \"Count of the number of L3C back invalid operations\",\n\t    \"PublicDescription\": \"Count of the number of L3C back invalid operations\",\n\t    \"Unit\": \"hisi_sccl,l3c\"\n   },\n   {\n\t    \"ConfigCode\": \"0x40\",\n\t    \"EventName\": \"retry_cpu\",\n\t    \"BriefDescription\": \"Count of the number of retry that L3C suppresses the CPU operations\",\n\t    \"PublicDescription\": \"Count of the number of retry that L3C suppresses the CPU operations\",\n\t    \"Unit\": \"hisi_sccl,l3c\"\n   },\n   {\n\t    \"ConfigCode\": \"0x41\",\n\t    \"EventName\": \"retry_ring\",\n\t    \"BriefDescription\": \"Count of the number of retry that L3C suppresses the ring operations\",\n\t    \"PublicDescription\": \"Count of the number of retry that L3C suppresses the ring operations\",\n\t    \"Unit\": \"hisi_sccl,l3c\"\n   },\n   {\n\t    \"ConfigCode\": \"0x42\",\n\t    \"EventName\": \"prefetch_drop\",\n\t    \"BriefDescription\": \"Count of the number of prefetch drops from this L3C\",\n\t    \"PublicDescription\": \"Count of the number of prefetch drops from this L3C\",\n\t    \"Unit\": \"hisi_sccl,l3c\"\n   }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}