<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 10
-n 3 -fastpaths -xml ISERDES_8bit.twx ISERDES_8bit.ncd -o ISERDES_8bit.twr
ISERDES_8bit.pcf -ucf Pre.ucf

</twCmdLine><twDesign>ISERDES_8bit.ncd</twDesign><twDesignPath>ISERDES_8bit.ncd</twDesignPath><twPCF>ISERDES_8bit.pcf</twPCF><twPcfPath>ISERDES_8bit.pcf</twPcfPath><twDevInfo arch="virtex4" pkg="ff1148"><twDevName>xc4vlx60</twDevName><twSpeedGrade>-10</twSpeedGrade><twSpeedVer>PRODUCTION 1.71 2013-10-13, STEPPING level 1</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_Qclock = PERIOD &quot;Qclock&quot; 25 ns HIGH 50 % INPUT_JITTER 375 ps;" ScopeName="">TS_Qclock = PERIOD TIMEGRP &quot;Qclock&quot; 25 ns HIGH 50% INPUT_JITTER 0.375 ns;</twConstName><twItemCnt>168</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>58</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.928</twMinPer></twConstHead><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/TimingCnt/count_15 (SLICE_X50Y205.CIN), 14 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.072</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_1</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_15</twDest><twTotPathDel>2.511</twTotPathDel><twClkSkew dest = "0.288" src = "0.517">0.229</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_1</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_15</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X50Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X50Y198.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y198.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y198.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count&lt;1&gt;_rt</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y199.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y199.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y200.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y201.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y201.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y202.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y202.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y203.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y204.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y204.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y205.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y205.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;14&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;14&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;15&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_15</twBEL></twPathDel><twLogDel>1.933</twLogDel><twRouteDel>0.578</twRouteDel><twTotDel>2.511</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>77.0</twPctLog><twPctRoute>23.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.079</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_4</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_15</twDest><twTotPathDel>2.345</twTotPathDel><twClkSkew dest = "0.115" src = "0.503">0.388</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_4</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_15</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X50Y200.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X50Y200.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y200.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y200.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count&lt;4&gt;_rt</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y201.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y201.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y202.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y202.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y203.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y204.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y204.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y205.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y205.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;14&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;14&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;15&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_15</twBEL></twPathDel><twLogDel>1.770</twLogDel><twRouteDel>0.575</twRouteDel><twTotDel>2.345</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>75.5</twPctLog><twPctRoute>24.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.180</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_7</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_15</twDest><twTotPathDel>2.244</twTotPathDel><twClkSkew dest = "0.115" src = "0.503">0.388</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_7</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X50Y201.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X50Y201.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y201.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y201.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count&lt;7&gt;_rt</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y202.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y202.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y203.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y204.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y204.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y205.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y205.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;14&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;14&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;15&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_15</twBEL></twPathDel><twLogDel>1.666</twLogDel><twRouteDel>0.578</twRouteDel><twTotDel>2.244</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>74.2</twPctLog><twPctRoute>25.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/TimingCnt/count_14 (SLICE_X50Y205.CIN), 14 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.127</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_1</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_14</twDest><twTotPathDel>2.456</twTotPathDel><twClkSkew dest = "0.288" src = "0.517">0.229</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_1</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_14</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X50Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X50Y198.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y198.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y198.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count&lt;1&gt;_rt</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y199.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y199.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y200.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y201.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y201.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y202.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y202.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y203.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y204.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y204.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y205.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y205.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;14&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;14&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_14</twBEL></twPathDel><twLogDel>1.878</twLogDel><twRouteDel>0.578</twRouteDel><twTotDel>2.456</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>76.5</twPctLog><twPctRoute>23.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.134</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_4</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_14</twDest><twTotPathDel>2.290</twTotPathDel><twClkSkew dest = "0.115" src = "0.503">0.388</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_4</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_14</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X50Y200.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X50Y200.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y200.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y200.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count&lt;4&gt;_rt</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y201.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y201.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y202.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y202.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y203.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y204.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y204.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y205.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y205.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;14&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;14&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_14</twBEL></twPathDel><twLogDel>1.715</twLogDel><twRouteDel>0.575</twRouteDel><twTotDel>2.290</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>74.9</twPctLog><twPctRoute>25.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.235</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_7</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_14</twDest><twTotPathDel>2.189</twTotPathDel><twClkSkew dest = "0.115" src = "0.503">0.388</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_7</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X50Y201.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X50Y201.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y201.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y201.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count&lt;7&gt;_rt</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y202.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y202.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y203.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y204.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y204.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y205.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y205.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;14&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;14&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_14</twBEL></twPathDel><twLogDel>1.611</twLogDel><twRouteDel>0.578</twRouteDel><twTotDel>2.189</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>73.6</twPctLog><twPctRoute>26.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/TimingCnt/count_13 (SLICE_X50Y204.CIN), 12 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.161</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_1</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_13</twDest><twTotPathDel>2.422</twTotPathDel><twClkSkew dest = "0.288" src = "0.517">0.229</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_1</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_13</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X50Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X50Y198.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y198.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y198.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count&lt;1&gt;_rt</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y199.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y199.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y200.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y201.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y201.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y202.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y202.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y203.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y204.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y204.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;13&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_13</twBEL></twPathDel><twLogDel>1.844</twLogDel><twRouteDel>0.578</twRouteDel><twTotDel>2.422</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>76.1</twPctLog><twPctRoute>23.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.168</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_4</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_13</twDest><twTotPathDel>2.256</twTotPathDel><twClkSkew dest = "0.115" src = "0.503">0.388</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_4</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X50Y200.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X50Y200.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y200.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y200.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count&lt;4&gt;_rt</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y201.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y201.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y202.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y202.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y203.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y204.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y204.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;13&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_13</twBEL></twPathDel><twLogDel>1.681</twLogDel><twRouteDel>0.575</twRouteDel><twTotDel>2.256</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>74.5</twPctLog><twPctRoute>25.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.269</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_7</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_13</twDest><twTotPathDel>2.155</twTotPathDel><twClkSkew dest = "0.115" src = "0.503">0.388</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_7</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X50Y201.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X50Y201.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y201.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y201.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count&lt;7&gt;_rt</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y202.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y202.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y203.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y204.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y204.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;13&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_13</twBEL></twPathDel><twLogDel>1.577</twLogDel><twRouteDel>0.578</twRouteDel><twTotDel>2.155</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>73.2</twPctLog><twPctRoute>26.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Qclock = PERIOD TIMEGRP &quot;Qclock&quot; 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/TimingCnt/count_15 (SLICE_X50Y205.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.798</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_15</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_15</twDest><twTotPathDel>0.798</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_15</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y205.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X50Y205.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;14&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y205.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y205.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;14&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count&lt;15&gt;_rt</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;15&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_15</twBEL></twPathDel><twLogDel>0.467</twLogDel><twRouteDel>0.331</twRouteDel><twTotDel>0.798</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>58.5</twPctLog><twPctRoute>41.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/TimingCnt/count_0 (SLICE_X50Y198.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.807</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_0</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_0</twDest><twTotPathDel>0.807</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_0</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X50Y198.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y198.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.319</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y198.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.157</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_lut&lt;0&gt;_INV_0</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;0&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_0</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>0.807</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>60.5</twPctLog><twPctRoute>39.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/TimingCnt/count_8 (SLICE_X50Y202.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.807</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_8</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_8</twDest><twTotPathDel>0.807</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_8</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X50Y202.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y202.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.319</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y202.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.157</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count&lt;8&gt;_rt</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;8&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_8</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>0.807</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>60.5</twPctLog><twPctRoute>39.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_Qclock = PERIOD TIMEGRP &quot;Qclock&quot; 25 ns HIGH 50% INPUT_JITTER 0.375 ns;</twPinLimitBanner><twPinLimit anchorID="31" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="PhaseSwitch/TimingCnt/count&lt;0&gt;/CLK" logResource="PhaseSwitch/TimingCnt/count_0/CK" locationPin="SLICE_X50Y198.CLK" clockNet="Quarts"/><twPinLimit anchorID="32" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="PhaseSwitch/TimingCnt/count&lt;0&gt;/CLK" logResource="PhaseSwitch/TimingCnt/count_1/CK" locationPin="SLICE_X50Y198.CLK" clockNet="Quarts"/><twPinLimit anchorID="33" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="PhaseSwitch/TimingCnt/count&lt;2&gt;/CLK" logResource="PhaseSwitch/TimingCnt/count_2/CK" locationPin="SLICE_X50Y199.CLK" clockNet="Quarts"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_FCT_40 = PERIOD &quot;FCT_40&quot; 25 ns HIGH 50 % INPUT_JITTER 375 ps;" ScopeName="">TS_FCT_40 = PERIOD TIMEGRP &quot;FCT_40&quot; 25 ns HIGH 50% INPUT_JITTER 0.375 ns;</twConstName><twItemCnt>136</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>38</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.657</twMinPer></twConstHead><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/SysClkCnt/count_15 (SLICE_X51Y191.CIN), 14 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.343</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCnt/count_1</twSrc><twDest BELType="FF">PhaseSwitch/SysClkCnt/count_15</twDest><twTotPathDel>2.469</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/SysClkCnt/count_1</twSrc><twDest BELType='FF'>PhaseSwitch/SysClkCnt/count_15</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X51Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FCT40</twSrcClk><twPathDel><twSite>SLICE_X51Y184.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y184.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y184.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/count&lt;1&gt;_rt</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y186.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y187.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y187.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y188.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y188.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y189.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y189.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y190.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y190.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y191.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y191.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;14&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;14&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_xor&lt;15&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/count_15</twBEL></twPathDel><twLogDel>1.894</twLogDel><twRouteDel>0.575</twRouteDel><twTotDel>2.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FCT40</twDestClk><twPctLog>76.7</twPctLog><twPctRoute>23.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.481</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCnt/count_3</twSrc><twDest BELType="FF">PhaseSwitch/SysClkCnt/count_15</twDest><twTotPathDel>2.331</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/SysClkCnt/count_3</twSrc><twDest BELType='FF'>PhaseSwitch/SysClkCnt/count_15</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X51Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FCT40</twSrcClk><twPathDel><twSite>SLICE_X51Y185.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y185.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y185.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/count&lt;3&gt;_rt</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y186.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y187.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y187.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y188.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y188.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y189.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y189.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y190.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y190.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y191.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y191.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;14&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;14&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_xor&lt;15&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/count_15</twBEL></twPathDel><twLogDel>1.808</twLogDel><twRouteDel>0.523</twRouteDel><twTotDel>2.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FCT40</twDestClk><twPctLog>77.6</twPctLog><twPctRoute>22.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.490</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCnt/count_5</twSrc><twDest BELType="FF">PhaseSwitch/SysClkCnt/count_15</twDest><twTotPathDel>2.322</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/SysClkCnt/count_5</twSrc><twDest BELType='FF'>PhaseSwitch/SysClkCnt/count_15</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X51Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FCT40</twSrcClk><twPathDel><twSite>SLICE_X51Y186.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y186.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y186.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/count&lt;5&gt;_rt</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y187.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y187.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y188.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y188.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y189.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y189.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y190.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y190.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y191.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y191.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;14&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;14&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_xor&lt;15&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/count_15</twBEL></twPathDel><twLogDel>1.722</twLogDel><twRouteDel>0.600</twRouteDel><twTotDel>2.322</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FCT40</twDestClk><twPctLog>74.2</twPctLog><twPctRoute>25.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/SysClkCnt/count_14 (SLICE_X51Y191.CIN), 14 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.395</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCnt/count_1</twSrc><twDest BELType="FF">PhaseSwitch/SysClkCnt/count_14</twDest><twTotPathDel>2.417</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/SysClkCnt/count_1</twSrc><twDest BELType='FF'>PhaseSwitch/SysClkCnt/count_14</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X51Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FCT40</twSrcClk><twPathDel><twSite>SLICE_X51Y184.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y184.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y184.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/count&lt;1&gt;_rt</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y186.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y187.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y187.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y188.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y188.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y189.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y189.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y190.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y190.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y191.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y191.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;14&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_xor&lt;14&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/count_14</twBEL></twPathDel><twLogDel>1.842</twLogDel><twRouteDel>0.575</twRouteDel><twTotDel>2.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FCT40</twDestClk><twPctLog>76.2</twPctLog><twPctRoute>23.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.533</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCnt/count_3</twSrc><twDest BELType="FF">PhaseSwitch/SysClkCnt/count_14</twDest><twTotPathDel>2.279</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/SysClkCnt/count_3</twSrc><twDest BELType='FF'>PhaseSwitch/SysClkCnt/count_14</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X51Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FCT40</twSrcClk><twPathDel><twSite>SLICE_X51Y185.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y185.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y185.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/count&lt;3&gt;_rt</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y186.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y187.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y187.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y188.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y188.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y189.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y189.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y190.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y190.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y191.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y191.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;14&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_xor&lt;14&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/count_14</twBEL></twPathDel><twLogDel>1.756</twLogDel><twRouteDel>0.523</twRouteDel><twTotDel>2.279</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FCT40</twDestClk><twPctLog>77.1</twPctLog><twPctRoute>22.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.542</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCnt/count_5</twSrc><twDest BELType="FF">PhaseSwitch/SysClkCnt/count_14</twDest><twTotPathDel>2.270</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/SysClkCnt/count_5</twSrc><twDest BELType='FF'>PhaseSwitch/SysClkCnt/count_14</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X51Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FCT40</twSrcClk><twPathDel><twSite>SLICE_X51Y186.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y186.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y186.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/count&lt;5&gt;_rt</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y187.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y187.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y188.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y188.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y189.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y189.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y190.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y190.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y191.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y191.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;14&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_xor&lt;14&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/count_14</twBEL></twPathDel><twLogDel>1.670</twLogDel><twRouteDel>0.600</twRouteDel><twTotDel>2.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FCT40</twDestClk><twPctLog>73.6</twPctLog><twPctRoute>26.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/SysClkCnt/count_13 (SLICE_X51Y190.CIN), 12 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.429</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCnt/count_1</twSrc><twDest BELType="FF">PhaseSwitch/SysClkCnt/count_13</twDest><twTotPathDel>2.383</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/SysClkCnt/count_1</twSrc><twDest BELType='FF'>PhaseSwitch/SysClkCnt/count_13</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X51Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FCT40</twSrcClk><twPathDel><twSite>SLICE_X51Y184.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y184.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y184.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/count&lt;1&gt;_rt</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y186.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y187.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y187.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y188.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y188.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y189.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y189.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y190.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y190.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_xor&lt;13&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/count_13</twBEL></twPathDel><twLogDel>1.808</twLogDel><twRouteDel>0.575</twRouteDel><twTotDel>2.383</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FCT40</twDestClk><twPctLog>75.9</twPctLog><twPctRoute>24.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.567</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCnt/count_3</twSrc><twDest BELType="FF">PhaseSwitch/SysClkCnt/count_13</twDest><twTotPathDel>2.245</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/SysClkCnt/count_3</twSrc><twDest BELType='FF'>PhaseSwitch/SysClkCnt/count_13</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X51Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FCT40</twSrcClk><twPathDel><twSite>SLICE_X51Y185.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y185.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y185.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/count&lt;3&gt;_rt</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y186.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y187.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y187.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y188.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y188.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y189.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y189.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y190.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y190.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_xor&lt;13&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/count_13</twBEL></twPathDel><twLogDel>1.722</twLogDel><twRouteDel>0.523</twRouteDel><twTotDel>2.245</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FCT40</twDestClk><twPctLog>76.7</twPctLog><twPctRoute>23.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.576</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCnt/count_5</twSrc><twDest BELType="FF">PhaseSwitch/SysClkCnt/count_13</twDest><twTotPathDel>2.236</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/SysClkCnt/count_5</twSrc><twDest BELType='FF'>PhaseSwitch/SysClkCnt/count_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X51Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FCT40</twSrcClk><twPathDel><twSite>SLICE_X51Y186.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y186.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y186.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/count&lt;5&gt;_rt</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y187.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y187.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y188.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y188.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y189.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y189.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y190.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y190.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_xor&lt;13&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/count_13</twBEL></twPathDel><twLogDel>1.636</twLogDel><twRouteDel>0.600</twRouteDel><twTotDel>2.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FCT40</twDestClk><twPctLog>73.2</twPctLog><twPctRoute>26.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_FCT_40 = PERIOD TIMEGRP &quot;FCT_40&quot; 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/SysClkCnt/count_0 (SLICE_X51Y184.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.796</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCnt/count_0</twSrc><twDest BELType="FF">PhaseSwitch/SysClkCnt/count_0</twDest><twTotPathDel>0.796</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PhaseSwitch/SysClkCnt/count_0</twSrc><twDest BELType='FF'>PhaseSwitch/SysClkCnt/count_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">FCT40</twSrcClk><twPathDel><twSite>SLICE_X51Y184.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y184.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.319</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y184.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_lut&lt;0&gt;_INV_0</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_xor&lt;0&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/count_0</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>0.796</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FCT40</twDestClk><twPctLog>59.9</twPctLog><twPctRoute>40.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/SysClkCnt/count_12 (SLICE_X51Y190.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.802</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCnt/count_12</twSrc><twDest BELType="FF">PhaseSwitch/SysClkCnt/count_12</twDest><twTotPathDel>0.802</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PhaseSwitch/SysClkCnt/count_12</twSrc><twDest BELType='FF'>PhaseSwitch/SysClkCnt/count_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y190.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">FCT40</twSrcClk><twPathDel><twSite>SLICE_X51Y190.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/count_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y190.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.325</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y190.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/count&lt;12&gt;_rt</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_xor&lt;12&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/count_12</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>0.325</twRouteDel><twTotDel>0.802</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FCT40</twDestClk><twPctLog>59.5</twPctLog><twPctRoute>40.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/SysClkCnt/count_2 (SLICE_X51Y185.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.859</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCnt/count_2</twSrc><twDest BELType="FF">PhaseSwitch/SysClkCnt/count_2</twDest><twTotPathDel>0.859</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PhaseSwitch/SysClkCnt/count_2</twSrc><twDest BELType='FF'>PhaseSwitch/SysClkCnt/count_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">FCT40</twSrcClk><twPathDel><twSite>SLICE_X51Y185.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y185.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.382</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y185.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>PhaseSwitch/SysClkCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt/count&lt;2&gt;_rt</twBEL><twBEL>PhaseSwitch/SysClkCnt/Mcount_count_xor&lt;2&gt;</twBEL><twBEL>PhaseSwitch/SysClkCnt/count_2</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>0.382</twRouteDel><twTotDel>0.859</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FCT40</twDestClk><twPctLog>55.5</twPctLog><twPctRoute>44.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="59"><twPinLimitBanner>Component Switching Limit Checks: TS_FCT_40 = PERIOD TIMEGRP &quot;FCT_40&quot; 25 ns HIGH 50% INPUT_JITTER 0.375 ns;</twPinLimitBanner><twPinLimit anchorID="60" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="PhaseSwitch/SysClkCnt/count&lt;0&gt;/CLK" logResource="PhaseSwitch/SysClkCnt/count_0/CK" locationPin="SLICE_X51Y184.CLK" clockNet="FCT40"/><twPinLimit anchorID="61" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="PhaseSwitch/SysClkCnt/count&lt;0&gt;/CLK" logResource="PhaseSwitch/SysClkCnt/count_1/CK" locationPin="SLICE_X51Y184.CLK" clockNet="FCT40"/><twPinLimit anchorID="62" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="PhaseSwitch/SysClkCnt/count&lt;2&gt;/CLK" logResource="PhaseSwitch/SysClkCnt/count_2/CK" locationPin="SLICE_X51Y185.CLK" clockNet="FCT40"/></twPinLimitRpt></twConst><twConst anchorID="63" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_MuxClock_in = PERIOD &quot;MuxClock_in&quot; 25 ns HIGH 50 % INPUT_JITTER 375 ps;" ScopeName="">TS_MuxClock_in = PERIOD TIMEGRP &quot;MuxClock_in&quot; 25 ns HIGH 50% INPUT_JITTER         0.375 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_MuxClock_in = PERIOD TIMEGRP &quot;MuxClock_in&quot; 25 ns HIGH 50% INPUT_JITTER
        0.375 ns;</twPinLimitBanner><twPinLimit anchorID="65" type="MAXPERIOD" name="Tdcmpco" slack="3.126" period="12.500" constraintValue="12.500" deviceLimit="15.626" freqLimit="63.996" physResource="DLL/DCM_ADV_INST/CLK2X" logResource="DLL/DCM_ADV_INST/CLK2X" locationPin="DCM_ADV_X0Y7.CLK2X" clockNet="DLL/CLK2X_BUF"/><twPinLimit anchorID="66" type="MAXPERIOD" name="Tdcmpc" slack="6.251" period="25.000" constraintValue="25.000" deviceLimit="31.251" freqLimit="31.999" physResource="DLL/DCM_ADV_INST/CLKIN" logResource="DLL/DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y7.CLKIN" clockNet="DLL/CLKIN_IBUFG"/><twPinLimit anchorID="67" type="MAXPERIOD" name="Tdcmpco" slack="6.251" period="25.000" constraintValue="25.000" deviceLimit="31.251" freqLimit="31.999" physResource="DLL/DCM_ADV_INST/CLK0" logResource="DLL/DCM_ADV_INST/CLK0" locationPin="DCM_ADV_X0Y7.CLK0" clockNet="DLL/CLK0_BUF"/></twPinLimitRpt></twConst><twConst anchorID="68" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_DCO0 = PERIOD &quot;ADC_DCO_LVDS0&quot; 3125 ps HIGH 50 %;" ScopeName="">TS_DCO0 = PERIOD TIMEGRP &quot;ADC_DCO_LVDS0&quot; 3.125 ns HIGH 50%;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>3.111</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DataP_2 (SLICE_X86Y190.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.014</twSlack><twSrc BELType="FF">DataP_1</twSrc><twDest BELType="FF">DataP_2</twDest><twTotPathDel>3.111</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DataP_1</twSrc><twDest BELType='FF'>DataP_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X86Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">DCO</twSrcClk><twPathDel><twSite>SLICE_X86Y95.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>DataP_1</twComp><twBEL>DataP_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y190.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.471</twDelInfo><twComp>DataP_1</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y190.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>DataP_2</twComp><twBEL>DataP_2</twBEL></twPathDel><twLogDel>0.640</twLogDel><twRouteDel>2.471</twRouteDel><twTotDel>3.111</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">DCO</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Mshreg_DataP_01/SRL16E (SLICE_X86Y95.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.060</twSlack><twSrc BELType="FF">IDDR_inst/FF2</twSrc><twDest BELType="FF">Mshreg_DataP_01/SRL16E</twDest><twTotPathDel>3.065</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>IDDR_inst/FF2</twSrc><twDest BELType='FF'>Mshreg_DataP_01/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X0Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">DCO</twSrcClk><twPathDel><twSite>ILOGIC_X0Y89.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>Data_p</twComp><twBEL>IDDR_inst/FF2</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y95.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.175</twDelInfo><twComp>Data_p</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y95.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>DataP_1</twComp><twBEL>Mshreg_DataP_01/SRL16E</twBEL></twPathDel><twLogDel>0.890</twLogDel><twRouteDel>2.175</twRouteDel><twTotDel>3.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">DCO</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Mshreg_DataN_01/SRL16E (SLICE_X54Y148.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.120</twSlack><twSrc BELType="FF">IDDR_inst/FF3</twSrc><twDest BELType="FF">Mshreg_DataN_01/SRL16E</twDest><twTotPathDel>3.005</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>IDDR_inst/FF3</twSrc><twDest BELType='FF'>Mshreg_DataN_01/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X0Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">DCO</twSrcClk><twPathDel><twSite>ILOGIC_X0Y89.Q2</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>Data_p</twComp><twBEL>IDDR_inst/FF3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y148.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.134</twDelInfo><twComp>Data_n</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y148.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>DataN_1</twComp><twBEL>Mshreg_DataN_01/SRL16E</twBEL></twPathDel><twLogDel>0.871</twLogDel><twRouteDel>2.134</twRouteDel><twTotDel>3.005</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">DCO</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_DCO0 = PERIOD TIMEGRP &quot;ADC_DCO_LVDS0&quot; 3.125 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point DataN_2 (SLICE_X87Y194.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-1.516</twSlack><twSrc BELType="FF">DataN_1</twSrc><twDest BELType="FF">DataN_2</twDest><twTotPathDel>1.767</twTotPathDel><twClkSkew dest = "3.388" src = "0.105">-3.283</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DataN_1</twSrc><twDest BELType='FF'>DataN_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">DCO</twSrcClk><twPathDel><twSite>SLICE_X54Y148.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>DataN_1</twComp><twBEL>DataN_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y194.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.504</twDelInfo><twComp>DataN_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X87Y194.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.068</twDelInfo><twComp>DataN_2</twComp><twBEL>DataN_2</twBEL></twPathDel><twLogDel>0.263</twLogDel><twRouteDel>1.504</twRouteDel><twTotDel>1.767</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">DCO</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DataP_2 (SLICE_X86Y190.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.087</twSlack><twSrc BELType="FF">DataP_1</twSrc><twDest BELType="FF">DataP_2</twDest><twTotPathDel>2.523</twTotPathDel><twClkSkew dest = "4.354" src = "1.918">-2.436</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DataP_1</twSrc><twDest BELType='FF'>DataP_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X86Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">DCO</twSrcClk><twPathDel><twSite>SLICE_X86Y95.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>DataP_1</twComp><twBEL>DataP_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y190.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">2.273</twDelInfo><twComp>DataP_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X86Y190.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.081</twDelInfo><twComp>DataP_2</twComp><twBEL>DataP_2</twBEL></twPathDel><twLogDel>0.250</twLogDel><twRouteDel>2.273</twRouteDel><twTotDel>2.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">DCO</twDestClk><twPctLog>9.9</twPctLog><twPctRoute>90.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Mshreg_DataP_01/SRL16E (SLICE_X86Y95.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.166</twSlack><twSrc BELType="FF">IDDR_inst/FF2</twSrc><twDest BELType="FF">Mshreg_DataP_01/SRL16E</twDest><twTotPathDel>2.506</twTotPathDel><twClkSkew dest = "3.421" src = "1.081">-2.340</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>IDDR_inst/FF2</twSrc><twDest BELType='FF'>Mshreg_DataP_01/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X0Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">DCO</twSrcClk><twPathDel><twSite>ILOGIC_X0Y89.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twFalling">0.547</twDelInfo><twComp>Data_p</twComp><twBEL>IDDR_inst/FF2</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y95.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.001</twDelInfo><twComp>Data_p</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X86Y95.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.042</twDelInfo><twComp>DataP_1</twComp><twBEL>Mshreg_DataP_01/SRL16E</twBEL></twPathDel><twLogDel>0.505</twLogDel><twRouteDel>2.001</twRouteDel><twTotDel>2.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">DCO</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="81"><twPinLimitBanner>Component Switching Limit Checks: TS_DCO0 = PERIOD TIMEGRP &quot;ADC_DCO_LVDS0&quot; 3.125 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="82" type="MINLOWPULSE" name="Twpl" slack="1.725" period="3.125" constraintValue="1.562" deviceLimit="0.700" physResource="DataN_1/CLK" logResource="Mshreg_DataN_01/SRL16E/WS" locationPin="SLICE_X54Y148.CLK" clockNet="DCO"/><twPinLimit anchorID="83" type="MINLOWPULSE" name="Twpl" slack="1.725" period="3.125" constraintValue="1.562" deviceLimit="0.700" physResource="DataP_1/CLK" logResource="Mshreg_DataP_01/SRL16E/WS" locationPin="SLICE_X86Y95.CLK" clockNet="DCO"/><twPinLimit anchorID="84" type="MINHIGHPULSE" name="Twph" slack="1.753" period="3.125" constraintValue="1.562" deviceLimit="0.686" physResource="DataN_1/CLK" logResource="Mshreg_DataN_01/SRL16E/WS" locationPin="SLICE_X54Y148.CLK" clockNet="DCO"/></twPinLimitRpt></twConst><twConst anchorID="85" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_MuxClock_in = PERIOD &quot;MuxClock_in&quot; 25 ns HIGH 50 % INPUT_JITTER 375 ps;" ScopeName="">TS_DLL_CLK0_BUF = PERIOD TIMEGRP &quot;DLL_CLK0_BUF&quot; TS_MuxClock_in HIGH 50%         INPUT_JITTER 0.375 ns;</twConstName><twItemCnt>19</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>19</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.536</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TriggerData_7 (SLICE_X93Y145.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.732</twSlack><twSrc BELType="FF">FastTrigDes_o</twSrc><twDest BELType="FF">TriggerData_7</twDest><twTotPathDel>2.651</twTotPathDel><twClkSkew dest = "5.858" src = "7.587">1.729</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.388</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>FastTrigDes_o</twSrc><twDest BELType='FF'>TriggerData_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y162.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X94Y162.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>FastTrigDes_o</twComp><twBEL>FastTrigDes_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y145.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.320</twDelInfo><twComp>FastTrigDes_o</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y145.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>TriggerData_7</twComp><twBEL>TriggerData_7</twBEL></twPathDel><twLogDel>1.331</twLogDel><twRouteDel>1.320</twRouteDel><twTotDel>2.651</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TriggerData_6 (SLICE_X93Y145.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.732</twSlack><twSrc BELType="FF">FastTrigDes_o</twSrc><twDest BELType="FF">TriggerData_6</twDest><twTotPathDel>2.651</twTotPathDel><twClkSkew dest = "5.858" src = "7.587">1.729</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.388</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>FastTrigDes_o</twSrc><twDest BELType='FF'>TriggerData_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y162.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X94Y162.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>FastTrigDes_o</twComp><twBEL>FastTrigDes_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y145.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.320</twDelInfo><twComp>FastTrigDes_o</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y145.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>TriggerData_7</twComp><twBEL>TriggerData_6</twBEL></twPathDel><twLogDel>1.331</twLogDel><twRouteDel>1.320</twRouteDel><twTotDel>2.651</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TriggerData_5 (SLICE_X92Y148.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.834</twSlack><twSrc BELType="FF">FastTrigDes_o</twSrc><twDest BELType="FF">TriggerData_5</twDest><twTotPathDel>2.556</twTotPathDel><twClkSkew dest = "5.865" src = "7.587">1.722</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.388</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>FastTrigDes_o</twSrc><twDest BELType='FF'>TriggerData_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y162.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X94Y162.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>FastTrigDes_o</twComp><twBEL>FastTrigDes_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y148.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.105</twDelInfo><twComp>FastTrigDes_o</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y148.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>TriggerData_5</twComp><twBEL>TriggerData_5</twBEL></twPathDel><twLogDel>1.451</twLogDel><twRouteDel>1.105</twRouteDel><twTotDel>2.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twDestClk><twPctLog>56.8</twPctLog><twPctRoute>43.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_DLL_CLK0_BUF = PERIOD TIMEGRP &quot;DLL_CLK0_BUF&quot; TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TriggerData_7 (SLICE_X93Y145.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.782</twSlack><twSrc BELType="FF">GroupAmp_7</twSrc><twDest BELType="FF">TriggerData_7</twDest><twTotPathDel>0.523</twTotPathDel><twClkSkew dest = "5.858" src = "7.505">1.647</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.388</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>GroupAmp_7</twSrc><twDest BELType='FF'>TriggerData_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X91Y145.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>GroupAmp&lt;7&gt;</twComp><twBEL>GroupAmp_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y145.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.289</twDelInfo><twComp>GroupAmp&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X93Y145.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.079</twDelInfo><twComp>TriggerData_7</twComp><twBEL>TriggerData_7</twBEL></twPathDel><twLogDel>0.234</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TriggerData_5 (SLICE_X92Y148.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.796</twSlack><twSrc BELType="FF">GroupAmp_5</twSrc><twDest BELType="FF">TriggerData_5</twDest><twTotPathDel>0.538</twTotPathDel><twClkSkew dest = "5.865" src = "7.511">1.646</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.388</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>GroupAmp_5</twSrc><twDest BELType='FF'>TriggerData_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X90Y148.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>GroupAmp&lt;5&gt;</twComp><twBEL>GroupAmp_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y148.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.289</twDelInfo><twComp>GroupAmp&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X92Y148.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>TriggerData_5</twComp><twBEL>TriggerData_5</twBEL></twPathDel><twLogDel>0.249</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.538</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TriggerData_6 (SLICE_X93Y145.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.825</twSlack><twSrc BELType="FF">GroupAmp_6</twSrc><twDest BELType="FF">TriggerData_6</twDest><twTotPathDel>0.566</twTotPathDel><twClkSkew dest = "5.858" src = "7.505">1.647</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.388</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>GroupAmp_6</twSrc><twDest BELType='FF'>TriggerData_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X91Y145.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>GroupAmp&lt;7&gt;</twComp><twBEL>GroupAmp_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y145.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.321</twDelInfo><twComp>GroupAmp&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X93Y145.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.068</twDelInfo><twComp>TriggerData_7</twComp><twBEL>TriggerData_6</twBEL></twPathDel><twLogDel>0.245</twLogDel><twRouteDel>0.321</twRouteDel><twTotDel>0.566</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="98"><twPinLimitBanner>Component Switching Limit Checks: TS_DLL_CLK0_BUF = PERIOD TIMEGRP &quot;DLL_CLK0_BUF&quot; TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;</twPinLimitBanner><twPinLimit anchorID="99" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="TriggerData_15/CLK" logResource="TriggerData_15/CK" locationPin="SLICE_X103Y164.CLK" clockNet="Clk40"/><twPinLimit anchorID="100" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="TriggerData_15/CLK" logResource="TriggerData_10/CK" locationPin="SLICE_X103Y164.CLK" clockNet="Clk40"/><twPinLimit anchorID="101" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="TriggerData_3/CLK" logResource="TriggerData_3/CK" locationPin="SLICE_X94Y150.CLK" clockNet="Clk40"/></twPinLimitRpt></twConst><twConst anchorID="102" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_MuxClock_in = PERIOD &quot;MuxClock_in&quot; 25 ns HIGH 50 % INPUT_JITTER 375 ps;" ScopeName="">TS_DLL_CLK2X_BUF = PERIOD TIMEGRP &quot;DLL_CLK2X_BUF&quot; TS_MuxClock_in / 2 HIGH 50%         INPUT_JITTER 0.375 ns;</twConstName><twItemCnt>608</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>207</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.359</twMinPer></twConstHead><twPathRptBanner iPaths="24" iCriticalPaths="0" sType="EndPoint">Paths for end point AverData_med_8 (SLICE_X80Y159.CIN), 24 paths
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.141</twSlack><twSrc BELType="RAM">Mram_RamData</twSrc><twDest BELType="FF">AverData_med_8</twDest><twTotPathDel>3.111</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.248</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>Mram_RamData</twSrc><twDest BELType='FF'>AverData_med_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X2Y20.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>RAMB16_X2Y20.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>Mram_RamData</twComp><twBEL>Mram_RamData</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y155.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>Sub_Ped&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y155.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>AverData_med&lt;1&gt;</twComp><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_lut&lt;0&gt;</twBEL><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;0&gt;</twBEL><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y156.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y156.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>AverData_med&lt;2&gt;</twComp><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;2&gt;</twBEL><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y157.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y157.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>AverData_med&lt;4&gt;</twComp><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;4&gt;</twBEL><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y158.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y158.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>AverData_med&lt;6&gt;</twComp><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;6&gt;</twBEL><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y159.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y159.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>AverData_med&lt;8&gt;</twComp><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;7&gt;_rt</twBEL><twBEL>AverData_med_8</twBEL></twPathDel><twLogDel>2.186</twLogDel><twRouteDel>0.925</twRouteDel><twTotDel>3.111</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>70.3</twPctLog><twPctRoute>29.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.309</twSlack><twSrc BELType="RAM">Mram_RamData</twSrc><twDest BELType="FF">AverData_med_8</twDest><twTotPathDel>2.943</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.248</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>Mram_RamData</twSrc><twDest BELType='FF'>AverData_med_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X2Y20.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>RAMB16_X2Y20.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>Mram_RamData</twComp><twBEL>Mram_RamData</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y157.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>Sub_Ped&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y157.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>AverData_med&lt;4&gt;</twComp><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_lut&lt;4&gt;</twBEL><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;4&gt;</twBEL><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y158.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y158.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>AverData_med&lt;6&gt;</twComp><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;6&gt;</twBEL><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y159.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y159.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>AverData_med&lt;8&gt;</twComp><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;7&gt;_rt</twBEL><twBEL>AverData_med_8</twBEL></twPathDel><twLogDel>2.008</twLogDel><twRouteDel>0.935</twRouteDel><twTotDel>2.943</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>68.2</twPctLog><twPctRoute>31.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.341</twSlack><twSrc BELType="RAM">Mram_RamData</twSrc><twDest BELType="FF">AverData_med_8</twDest><twTotPathDel>2.911</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.248</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>Mram_RamData</twSrc><twDest BELType='FF'>AverData_med_8</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X2Y20.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>RAMB16_X2Y20.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>Mram_RamData</twComp><twBEL>Mram_RamData</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y156.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>Sub_Ped&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y156.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>AverData_med&lt;2&gt;</twComp><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_lut&lt;2&gt;</twBEL><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;2&gt;</twBEL><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y157.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y157.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>AverData_med&lt;4&gt;</twComp><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;4&gt;</twBEL><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y158.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y158.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>AverData_med&lt;6&gt;</twComp><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;6&gt;</twBEL><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y159.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y159.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>AverData_med&lt;8&gt;</twComp><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;7&gt;_rt</twBEL><twBEL>AverData_med_8</twBEL></twPathDel><twLogDel>2.097</twLogDel><twRouteDel>0.814</twRouteDel><twTotDel>2.911</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>72.0</twPctLog><twPctRoute>28.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="18" iCriticalPaths="0" sType="EndPoint">Paths for end point AverData_med_7 (SLICE_X80Y158.CIN), 18 paths
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.175</twSlack><twSrc BELType="RAM">Mram_RamData</twSrc><twDest BELType="FF">AverData_med_7</twDest><twTotPathDel>3.077</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.248</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>Mram_RamData</twSrc><twDest BELType='FF'>AverData_med_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X2Y20.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>RAMB16_X2Y20.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>Mram_RamData</twComp><twBEL>Mram_RamData</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y155.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>Sub_Ped&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y155.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>AverData_med&lt;1&gt;</twComp><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_lut&lt;0&gt;</twBEL><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;0&gt;</twBEL><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y156.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y156.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>AverData_med&lt;2&gt;</twComp><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;2&gt;</twBEL><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y157.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y157.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>AverData_med&lt;4&gt;</twComp><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;4&gt;</twBEL><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y158.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y158.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>AverData_med&lt;6&gt;</twComp><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;6&gt;</twBEL><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_xor&lt;7&gt;</twBEL><twBEL>AverData_med_7</twBEL></twPathDel><twLogDel>2.152</twLogDel><twRouteDel>0.925</twRouteDel><twTotDel>3.077</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>69.9</twPctLog><twPctRoute>30.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.343</twSlack><twSrc BELType="RAM">Mram_RamData</twSrc><twDest BELType="FF">AverData_med_7</twDest><twTotPathDel>2.909</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.248</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>Mram_RamData</twSrc><twDest BELType='FF'>AverData_med_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X2Y20.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>RAMB16_X2Y20.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>Mram_RamData</twComp><twBEL>Mram_RamData</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y157.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>Sub_Ped&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y157.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>AverData_med&lt;4&gt;</twComp><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_lut&lt;4&gt;</twBEL><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;4&gt;</twBEL><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y158.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y158.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>AverData_med&lt;6&gt;</twComp><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;6&gt;</twBEL><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_xor&lt;7&gt;</twBEL><twBEL>AverData_med_7</twBEL></twPathDel><twLogDel>1.974</twLogDel><twRouteDel>0.935</twRouteDel><twTotDel>2.909</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.375</twSlack><twSrc BELType="RAM">Mram_RamData</twSrc><twDest BELType="FF">AverData_med_7</twDest><twTotPathDel>2.877</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.248</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>Mram_RamData</twSrc><twDest BELType='FF'>AverData_med_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X2Y20.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>RAMB16_X2Y20.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>Mram_RamData</twComp><twBEL>Mram_RamData</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y156.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>Sub_Ped&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y156.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>AverData_med&lt;2&gt;</twComp><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_lut&lt;2&gt;</twBEL><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;2&gt;</twBEL><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y157.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y157.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>AverData_med&lt;4&gt;</twComp><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;4&gt;</twBEL><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y158.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y158.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>AverData_med&lt;6&gt;</twComp><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy&lt;6&gt;</twBEL><twBEL>Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_xor&lt;7&gt;</twBEL><twBEL>AverData_med_7</twBEL></twPathDel><twLogDel>2.063</twLogDel><twRouteDel>0.814</twRouteDel><twTotDel>2.877</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>71.7</twPctLog><twPctRoute>28.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="24" iCriticalPaths="0" sType="EndPoint">Paths for end point GroupValue_Amp_Done (SLICE_X88Y156.G3), 24 paths
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.184</twSlack><twSrc BELType="FF">DelayGroupAmp_mid_4</twSrc><twDest BELType="FF">GroupValue_Amp_Done</twDest><twTotPathDel>3.068</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.248</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>DelayGroupAmp_mid_4</twSrc><twDest BELType='FF'>GroupValue_Amp_Done</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X84Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X84Y152.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>DelayGroupAmp_mid&lt;5&gt;</twComp><twBEL>DelayGroupAmp_mid_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y152.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>DelayGroupAmp_mid&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y152.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;3&gt;</twComp><twBEL>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_lut&lt;2&gt;</twBEL><twBEL>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;2&gt;</twBEL><twBEL>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y153.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;5&gt;</twComp><twBEL>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;4&gt;</twBEL><twBEL>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y154.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;7&gt;</twComp><twBEL>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;6&gt;</twBEL><twBEL>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y156.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.985</twDelInfo><twComp>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y156.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>GroupValue_Amp_Done</twComp><twBEL>GroupSum[9]_GroupLT_Trig_AND_43_o1</twBEL><twBEL>GroupValue_Amp_Done</twBEL></twPathDel><twLogDel>1.318</twLogDel><twRouteDel>1.750</twRouteDel><twTotDel>3.068</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.242</twSlack><twSrc BELType="FF">GroupSum_4</twSrc><twDest BELType="FF">GroupValue_Amp_Done</twDest><twTotPathDel>3.010</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.248</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>GroupSum_4</twSrc><twDest BELType='FF'>GroupValue_Amp_Done</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X82Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X82Y152.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>GroupSum&lt;5&gt;</twComp><twBEL>GroupSum_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y152.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>GroupSum&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y152.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;3&gt;</twComp><twBEL>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_lut&lt;2&gt;</twBEL><twBEL>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;2&gt;</twBEL><twBEL>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y153.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;5&gt;</twComp><twBEL>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;4&gt;</twBEL><twBEL>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y154.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;7&gt;</twComp><twBEL>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;6&gt;</twBEL><twBEL>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y156.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.985</twDelInfo><twComp>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y156.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>GroupValue_Amp_Done</twComp><twBEL>GroupSum[9]_GroupLT_Trig_AND_43_o1</twBEL><twBEL>GroupValue_Amp_Done</twBEL></twPathDel><twLogDel>1.318</twLogDel><twRouteDel>1.692</twRouteDel><twTotDel>3.010</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.247</twSlack><twSrc BELType="FF">GroupSum_4</twSrc><twDest BELType="FF">GroupValue_Amp_Done</twDest><twTotPathDel>3.005</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.248</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>GroupSum_4</twSrc><twDest BELType='FF'>GroupValue_Amp_Done</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X82Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X82Y152.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>GroupSum&lt;5&gt;</twComp><twBEL>GroupSum_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y152.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>GroupSum&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y152.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;3&gt;</twComp><twBEL>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;2&gt;</twBEL><twBEL>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y153.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;5&gt;</twComp><twBEL>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;4&gt;</twBEL><twBEL>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y154.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;7&gt;</twComp><twBEL>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;6&gt;</twBEL><twBEL>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y156.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.985</twDelInfo><twComp>Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y156.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>GroupValue_Amp_Done</twComp><twBEL>GroupSum[9]_GroupLT_Trig_AND_43_o1</twBEL><twBEL>GroupValue_Amp_Done</twBEL></twPathDel><twLogDel>1.313</twLogDel><twRouteDel>1.692</twRouteDel><twTotDel>3.005</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP &quot;DLL_CLK2X_BUF&quot; TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LT_Trig/Trig (SLICE_X82Y154.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.519</twSlack><twSrc BELType="FF">GroupValue_Up_LT</twSrc><twDest BELType="FF">LT_Trig/Trig</twDest><twTotPathDel>0.519</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>GroupValue_Up_LT</twSrc><twDest BELType='FF'>LT_Trig/Trig</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X82Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X82Y155.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>GroupValue_Up_LT</twComp><twBEL>GroupValue_Up_LT</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y154.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>GroupValue_Up_LT</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X82Y154.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">-0.143</twDelInfo><twComp>LT_Trig/Trig</twComp><twBEL>LT_Trig/Mmux_Trig_PWR_10_o_MUX_4_o11</twBEL><twBEL>LT_Trig/Trig</twBEL></twPathDel><twLogDel>0.188</twLogDel><twRouteDel>0.331</twRouteDel><twTotDel>0.519</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GroupAmp_3 (SLICE_X90Y150.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.535</twSlack><twSrc BELType="FF">DelayGroupAmp_3</twSrc><twDest BELType="FF">GroupAmp_3</twDest><twTotPathDel>0.538</twTotPathDel><twClkSkew dest = "0.883" src = "0.880">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DelayGroupAmp_3</twSrc><twDest BELType='FF'>GroupAmp_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X88Y150.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>DelayGroupAmp&lt;3&gt;</twComp><twBEL>DelayGroupAmp_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y150.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.289</twDelInfo><twComp>DelayGroupAmp&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y150.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>GroupAmp&lt;3&gt;</twComp><twBEL>GroupAmp_3</twBEL></twPathDel><twLogDel>0.249</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.538</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GroupAmp_5 (SLICE_X90Y148.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.536</twSlack><twSrc BELType="FF">DelayGroupAmp_5</twSrc><twDest BELType="FF">GroupAmp_5</twDest><twTotPathDel>0.538</twTotPathDel><twClkSkew dest = "0.880" src = "0.878">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DelayGroupAmp_5</twSrc><twDest BELType='FF'>GroupAmp_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X88Y149.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>DelayGroupAmp&lt;5&gt;</twComp><twBEL>DelayGroupAmp_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y148.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.289</twDelInfo><twComp>DelayGroupAmp&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y148.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>GroupAmp&lt;5&gt;</twComp><twBEL>GroupAmp_5</twBEL></twPathDel><twLogDel>0.249</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.538</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="127"><twPinLimitBanner>Component Switching Limit Checks: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP &quot;DLL_CLK2X_BUF&quot; TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;</twPinLimitBanner><twPinLimit anchorID="128" type="MINPERIOD" name="Trper_CLKA" slack="10.000" period="12.500" constraintValue="12.500" deviceLimit="2.500" freqLimit="400.000" physResource="Mram_RamData/CLKA" logResource="Mram_RamData/CLKA" locationPin="RAMB16_X2Y20.CLKA" clockNet="ADC_CLK_OBUF"/><twPinLimit anchorID="129" type="MINLOWPULSE" name="Twpl" slack="11.100" period="12.500" constraintValue="6.250" deviceLimit="0.700" physResource="AllReset/CLK" logResource="Mshreg_AllReset/SRL16E/WS" locationPin="SLICE_X86Y154.CLK" clockNet="ADC_CLK_OBUF"/><twPinLimit anchorID="130" type="MINHIGHPULSE" name="Twph" slack="11.128" period="12.500" constraintValue="6.250" deviceLimit="0.686" physResource="AllReset/CLK" logResource="Mshreg_AllReset/SRL16E/WS" locationPin="SLICE_X86Y154.CLK" clockNet="ADC_CLK_OBUF"/></twPinLimitRpt></twConst><twConstRollupTable uID="3" anchorID="131"><twConstRollup name="TS_MuxClock_in" fullName="TS_MuxClock_in = PERIOD TIMEGRP &quot;MuxClock_in&quot; 25 ns HIGH 50% INPUT_JITTER         0.375 ns;" type="origin" depth="0" requirement="25.000" prefType="period" actual="10.000" actualRollup="9.536" errors="0" errorRollup="0" items="0" itemsRollup="627"/><twConstRollup name="TS_DLL_CLK0_BUF" fullName="TS_DLL_CLK0_BUF = PERIOD TIMEGRP &quot;DLL_CLK0_BUF&quot; TS_MuxClock_in HIGH 50%         INPUT_JITTER 0.375 ns;" type="child" depth="1" requirement="25.000" prefType="period" actual="9.536" actualRollup="N/A" errors="0" errorRollup="0" items="19" itemsRollup="0"/><twConstRollup name="TS_DLL_CLK2X_BUF" fullName="TS_DLL_CLK2X_BUF = PERIOD TIMEGRP &quot;DLL_CLK2X_BUF&quot; TS_MuxClock_in / 2 HIGH 50%         INPUT_JITTER 0.375 ns;" type="child" depth="1" requirement="12.500" prefType="period" actual="3.359" actualRollup="N/A" errors="0" errorRollup="0" items="608" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="132">1</twUnmetConstCnt><twDataSheet anchorID="133" twNameLen="17"><twClk2SUList anchorID="134" twDestWidth="17"><twDest>ADC_DCO_LVDS&lt;0&gt;</twDest><twClk2SU><twSrc>ADC_DCO_LVDS&lt;0&gt;</twSrc><twRiseRise>3.111</twRiseRise></twClk2SU><twClk2SU><twSrc>ADC_DCO_LVDS_n&lt;0&gt;</twSrc><twRiseRise>3.111</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="135" twDestWidth="17"><twDest>ADC_DCO_LVDS_n&lt;0&gt;</twDest><twClk2SU><twSrc>ADC_DCO_LVDS&lt;0&gt;</twSrc><twRiseRise>3.111</twRiseRise></twClk2SU><twClk2SU><twSrc>ADC_DCO_LVDS_n&lt;0&gt;</twSrc><twRiseRise>3.111</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="136" twDestWidth="6"><twDest>FCT_40</twDest><twClk2SU><twSrc>FCT_40</twSrc><twRiseRise>2.657</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="137" twDestWidth="11"><twDest>MuxClock_in</twDest><twClk2SU><twSrc>MuxClock_in</twSrc><twRiseRise>4.768</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="138" twDestWidth="6"><twDest>Qclock</twDest><twClk2SU><twSrc>Qclock</twSrc><twRiseRise>2.928</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="139"><twErrCnt>1</twErrCnt><twScore>1516</twScore><twSetupScore>0</twSetupScore><twHoldScore>1516</twHoldScore><twConstCov><twPathCnt>939</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>377</twConnCnt></twConstCov><twStats anchorID="140"><twMinPer>10.000</twMinPer><twFootnote number="1" /><twMaxFreq>100.000</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Feb 08 10:12:46 2019 </twTimestamp></twFoot><twClientInfo anchorID="141"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 341 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
