

Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Wed Feb 05 16:29:07 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           5221
LUT:          21802
FF:           15040
DSP:             12
BRAM:           998
SRL:             74
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    4.040
CP achieved post-implementation:    6.753
Timing not met
