
svpwm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000056d4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000047c  080057e4  080057e4  000157e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005c60  08005c60  0002007c  2**0
                  CONTENTS
  4 .ARM          00000000  08005c60  08005c60  0002007c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005c60  08005c60  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005c60  08005c60  00015c60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005c64  08005c64  00015c64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08005c68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000100  2000007c  08005ce4  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000017c  08005ce4  0002017c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d2ad  00000000  00000000  000200a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001ccb  00000000  00000000  0002d352  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000db0  00000000  00000000  0002f020  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000cf0  00000000  00000000  0002fdd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015a06  00000000  00000000  00030ac0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000098d1  00000000  00000000  000464c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00078711  00000000  00000000  0004fd97  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c84a8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043b8  00000000  00000000  000c8524  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000007c 	.word	0x2000007c
 800012c:	00000000 	.word	0x00000000
 8000130:	080057cc 	.word	0x080057cc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000080 	.word	0x20000080
 800014c:	080057cc 	.word	0x080057cc

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2f>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80008f4:	bf24      	itt	cs
 80008f6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80008fa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80008fe:	d90d      	bls.n	800091c <__aeabi_d2f+0x30>
 8000900:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000904:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000908:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800090c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000910:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000914:	bf08      	it	eq
 8000916:	f020 0001 	biceq.w	r0, r0, #1
 800091a:	4770      	bx	lr
 800091c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000920:	d121      	bne.n	8000966 <__aeabi_d2f+0x7a>
 8000922:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000926:	bfbc      	itt	lt
 8000928:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800092c:	4770      	bxlt	lr
 800092e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000932:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000936:	f1c2 0218 	rsb	r2, r2, #24
 800093a:	f1c2 0c20 	rsb	ip, r2, #32
 800093e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000942:	fa20 f002 	lsr.w	r0, r0, r2
 8000946:	bf18      	it	ne
 8000948:	f040 0001 	orrne.w	r0, r0, #1
 800094c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000950:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000954:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000958:	ea40 000c 	orr.w	r0, r0, ip
 800095c:	fa23 f302 	lsr.w	r3, r3, r2
 8000960:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000964:	e7cc      	b.n	8000900 <__aeabi_d2f+0x14>
 8000966:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800096a:	d107      	bne.n	800097c <__aeabi_d2f+0x90>
 800096c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000970:	bf1e      	ittt	ne
 8000972:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000976:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800097a:	4770      	bxne	lr
 800097c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000980:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000984:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000988:	4770      	bx	lr
 800098a:	bf00      	nop

0800098c <__aeabi_frsub>:
 800098c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000990:	e002      	b.n	8000998 <__addsf3>
 8000992:	bf00      	nop

08000994 <__aeabi_fsub>:
 8000994:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000998 <__addsf3>:
 8000998:	0042      	lsls	r2, r0, #1
 800099a:	bf1f      	itttt	ne
 800099c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80009a0:	ea92 0f03 	teqne	r2, r3
 80009a4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009a8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009ac:	d06a      	beq.n	8000a84 <__addsf3+0xec>
 80009ae:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009b2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009b6:	bfc1      	itttt	gt
 80009b8:	18d2      	addgt	r2, r2, r3
 80009ba:	4041      	eorgt	r1, r0
 80009bc:	4048      	eorgt	r0, r1
 80009be:	4041      	eorgt	r1, r0
 80009c0:	bfb8      	it	lt
 80009c2:	425b      	neglt	r3, r3
 80009c4:	2b19      	cmp	r3, #25
 80009c6:	bf88      	it	hi
 80009c8:	4770      	bxhi	lr
 80009ca:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009ce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009d2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80009d6:	bf18      	it	ne
 80009d8:	4240      	negne	r0, r0
 80009da:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009de:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80009e2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80009e6:	bf18      	it	ne
 80009e8:	4249      	negne	r1, r1
 80009ea:	ea92 0f03 	teq	r2, r3
 80009ee:	d03f      	beq.n	8000a70 <__addsf3+0xd8>
 80009f0:	f1a2 0201 	sub.w	r2, r2, #1
 80009f4:	fa41 fc03 	asr.w	ip, r1, r3
 80009f8:	eb10 000c 	adds.w	r0, r0, ip
 80009fc:	f1c3 0320 	rsb	r3, r3, #32
 8000a00:	fa01 f103 	lsl.w	r1, r1, r3
 8000a04:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a08:	d502      	bpl.n	8000a10 <__addsf3+0x78>
 8000a0a:	4249      	negs	r1, r1
 8000a0c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a10:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000a14:	d313      	bcc.n	8000a3e <__addsf3+0xa6>
 8000a16:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a1a:	d306      	bcc.n	8000a2a <__addsf3+0x92>
 8000a1c:	0840      	lsrs	r0, r0, #1
 8000a1e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a22:	f102 0201 	add.w	r2, r2, #1
 8000a26:	2afe      	cmp	r2, #254	; 0xfe
 8000a28:	d251      	bcs.n	8000ace <__addsf3+0x136>
 8000a2a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000a2e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a32:	bf08      	it	eq
 8000a34:	f020 0001 	biceq.w	r0, r0, #1
 8000a38:	ea40 0003 	orr.w	r0, r0, r3
 8000a3c:	4770      	bx	lr
 8000a3e:	0049      	lsls	r1, r1, #1
 8000a40:	eb40 0000 	adc.w	r0, r0, r0
 8000a44:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000a48:	f1a2 0201 	sub.w	r2, r2, #1
 8000a4c:	d1ed      	bne.n	8000a2a <__addsf3+0x92>
 8000a4e:	fab0 fc80 	clz	ip, r0
 8000a52:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a56:	ebb2 020c 	subs.w	r2, r2, ip
 8000a5a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a5e:	bfaa      	itet	ge
 8000a60:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a64:	4252      	neglt	r2, r2
 8000a66:	4318      	orrge	r0, r3
 8000a68:	bfbc      	itt	lt
 8000a6a:	40d0      	lsrlt	r0, r2
 8000a6c:	4318      	orrlt	r0, r3
 8000a6e:	4770      	bx	lr
 8000a70:	f092 0f00 	teq	r2, #0
 8000a74:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a78:	bf06      	itte	eq
 8000a7a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a7e:	3201      	addeq	r2, #1
 8000a80:	3b01      	subne	r3, #1
 8000a82:	e7b5      	b.n	80009f0 <__addsf3+0x58>
 8000a84:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a88:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a8c:	bf18      	it	ne
 8000a8e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a92:	d021      	beq.n	8000ad8 <__addsf3+0x140>
 8000a94:	ea92 0f03 	teq	r2, r3
 8000a98:	d004      	beq.n	8000aa4 <__addsf3+0x10c>
 8000a9a:	f092 0f00 	teq	r2, #0
 8000a9e:	bf08      	it	eq
 8000aa0:	4608      	moveq	r0, r1
 8000aa2:	4770      	bx	lr
 8000aa4:	ea90 0f01 	teq	r0, r1
 8000aa8:	bf1c      	itt	ne
 8000aaa:	2000      	movne	r0, #0
 8000aac:	4770      	bxne	lr
 8000aae:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000ab2:	d104      	bne.n	8000abe <__addsf3+0x126>
 8000ab4:	0040      	lsls	r0, r0, #1
 8000ab6:	bf28      	it	cs
 8000ab8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000abc:	4770      	bx	lr
 8000abe:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ac2:	bf3c      	itt	cc
 8000ac4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ac8:	4770      	bxcc	lr
 8000aca:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ace:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ad2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ad6:	4770      	bx	lr
 8000ad8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000adc:	bf16      	itet	ne
 8000ade:	4608      	movne	r0, r1
 8000ae0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ae4:	4601      	movne	r1, r0
 8000ae6:	0242      	lsls	r2, r0, #9
 8000ae8:	bf06      	itte	eq
 8000aea:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000aee:	ea90 0f01 	teqeq	r0, r1
 8000af2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000af6:	4770      	bx	lr

08000af8 <__aeabi_ui2f>:
 8000af8:	f04f 0300 	mov.w	r3, #0
 8000afc:	e004      	b.n	8000b08 <__aeabi_i2f+0x8>
 8000afe:	bf00      	nop

08000b00 <__aeabi_i2f>:
 8000b00:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	bf48      	it	mi
 8000b06:	4240      	negmi	r0, r0
 8000b08:	ea5f 0c00 	movs.w	ip, r0
 8000b0c:	bf08      	it	eq
 8000b0e:	4770      	bxeq	lr
 8000b10:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000b14:	4601      	mov	r1, r0
 8000b16:	f04f 0000 	mov.w	r0, #0
 8000b1a:	e01c      	b.n	8000b56 <__aeabi_l2f+0x2a>

08000b1c <__aeabi_ul2f>:
 8000b1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b20:	bf08      	it	eq
 8000b22:	4770      	bxeq	lr
 8000b24:	f04f 0300 	mov.w	r3, #0
 8000b28:	e00a      	b.n	8000b40 <__aeabi_l2f+0x14>
 8000b2a:	bf00      	nop

08000b2c <__aeabi_l2f>:
 8000b2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b30:	bf08      	it	eq
 8000b32:	4770      	bxeq	lr
 8000b34:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000b38:	d502      	bpl.n	8000b40 <__aeabi_l2f+0x14>
 8000b3a:	4240      	negs	r0, r0
 8000b3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b40:	ea5f 0c01 	movs.w	ip, r1
 8000b44:	bf02      	ittt	eq
 8000b46:	4684      	moveq	ip, r0
 8000b48:	4601      	moveq	r1, r0
 8000b4a:	2000      	moveq	r0, #0
 8000b4c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000b50:	bf08      	it	eq
 8000b52:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000b56:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b5a:	fabc f28c 	clz	r2, ip
 8000b5e:	3a08      	subs	r2, #8
 8000b60:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b64:	db10      	blt.n	8000b88 <__aeabi_l2f+0x5c>
 8000b66:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b6a:	4463      	add	r3, ip
 8000b6c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b70:	f1c2 0220 	rsb	r2, r2, #32
 8000b74:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b78:	fa20 f202 	lsr.w	r2, r0, r2
 8000b7c:	eb43 0002 	adc.w	r0, r3, r2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f102 0220 	add.w	r2, r2, #32
 8000b8c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b90:	f1c2 0220 	rsb	r2, r2, #32
 8000b94:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b98:	fa21 f202 	lsr.w	r2, r1, r2
 8000b9c:	eb43 0002 	adc.w	r0, r3, r2
 8000ba0:	bf08      	it	eq
 8000ba2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_fmul>:
 8000ba8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000bac:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000bb0:	bf1e      	ittt	ne
 8000bb2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000bb6:	ea92 0f0c 	teqne	r2, ip
 8000bba:	ea93 0f0c 	teqne	r3, ip
 8000bbe:	d06f      	beq.n	8000ca0 <__aeabi_fmul+0xf8>
 8000bc0:	441a      	add	r2, r3
 8000bc2:	ea80 0c01 	eor.w	ip, r0, r1
 8000bc6:	0240      	lsls	r0, r0, #9
 8000bc8:	bf18      	it	ne
 8000bca:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000bce:	d01e      	beq.n	8000c0e <__aeabi_fmul+0x66>
 8000bd0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000bd4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000bd8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000bdc:	fba0 3101 	umull	r3, r1, r0, r1
 8000be0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000be4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000be8:	bf3e      	ittt	cc
 8000bea:	0049      	lslcc	r1, r1, #1
 8000bec:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000bf0:	005b      	lslcc	r3, r3, #1
 8000bf2:	ea40 0001 	orr.w	r0, r0, r1
 8000bf6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000bfa:	2afd      	cmp	r2, #253	; 0xfd
 8000bfc:	d81d      	bhi.n	8000c3a <__aeabi_fmul+0x92>
 8000bfe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000c02:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c06:	bf08      	it	eq
 8000c08:	f020 0001 	biceq.w	r0, r0, #1
 8000c0c:	4770      	bx	lr
 8000c0e:	f090 0f00 	teq	r0, #0
 8000c12:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000c16:	bf08      	it	eq
 8000c18:	0249      	lsleq	r1, r1, #9
 8000c1a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c1e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c22:	3a7f      	subs	r2, #127	; 0x7f
 8000c24:	bfc2      	ittt	gt
 8000c26:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000c2a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c2e:	4770      	bxgt	lr
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	3a01      	subs	r2, #1
 8000c3a:	dc5d      	bgt.n	8000cf8 <__aeabi_fmul+0x150>
 8000c3c:	f112 0f19 	cmn.w	r2, #25
 8000c40:	bfdc      	itt	le
 8000c42:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000c46:	4770      	bxle	lr
 8000c48:	f1c2 0200 	rsb	r2, r2, #0
 8000c4c:	0041      	lsls	r1, r0, #1
 8000c4e:	fa21 f102 	lsr.w	r1, r1, r2
 8000c52:	f1c2 0220 	rsb	r2, r2, #32
 8000c56:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c5a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c5e:	f140 0000 	adc.w	r0, r0, #0
 8000c62:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c66:	bf08      	it	eq
 8000c68:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c6c:	4770      	bx	lr
 8000c6e:	f092 0f00 	teq	r2, #0
 8000c72:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c76:	bf02      	ittt	eq
 8000c78:	0040      	lsleq	r0, r0, #1
 8000c7a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000c7e:	3a01      	subeq	r2, #1
 8000c80:	d0f9      	beq.n	8000c76 <__aeabi_fmul+0xce>
 8000c82:	ea40 000c 	orr.w	r0, r0, ip
 8000c86:	f093 0f00 	teq	r3, #0
 8000c8a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c8e:	bf02      	ittt	eq
 8000c90:	0049      	lsleq	r1, r1, #1
 8000c92:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000c96:	3b01      	subeq	r3, #1
 8000c98:	d0f9      	beq.n	8000c8e <__aeabi_fmul+0xe6>
 8000c9a:	ea41 010c 	orr.w	r1, r1, ip
 8000c9e:	e78f      	b.n	8000bc0 <__aeabi_fmul+0x18>
 8000ca0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ca4:	ea92 0f0c 	teq	r2, ip
 8000ca8:	bf18      	it	ne
 8000caa:	ea93 0f0c 	teqne	r3, ip
 8000cae:	d00a      	beq.n	8000cc6 <__aeabi_fmul+0x11e>
 8000cb0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000cb4:	bf18      	it	ne
 8000cb6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000cba:	d1d8      	bne.n	8000c6e <__aeabi_fmul+0xc6>
 8000cbc:	ea80 0001 	eor.w	r0, r0, r1
 8000cc0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cc4:	4770      	bx	lr
 8000cc6:	f090 0f00 	teq	r0, #0
 8000cca:	bf17      	itett	ne
 8000ccc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000cd0:	4608      	moveq	r0, r1
 8000cd2:	f091 0f00 	teqne	r1, #0
 8000cd6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000cda:	d014      	beq.n	8000d06 <__aeabi_fmul+0x15e>
 8000cdc:	ea92 0f0c 	teq	r2, ip
 8000ce0:	d101      	bne.n	8000ce6 <__aeabi_fmul+0x13e>
 8000ce2:	0242      	lsls	r2, r0, #9
 8000ce4:	d10f      	bne.n	8000d06 <__aeabi_fmul+0x15e>
 8000ce6:	ea93 0f0c 	teq	r3, ip
 8000cea:	d103      	bne.n	8000cf4 <__aeabi_fmul+0x14c>
 8000cec:	024b      	lsls	r3, r1, #9
 8000cee:	bf18      	it	ne
 8000cf0:	4608      	movne	r0, r1
 8000cf2:	d108      	bne.n	8000d06 <__aeabi_fmul+0x15e>
 8000cf4:	ea80 0001 	eor.w	r0, r0, r1
 8000cf8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cfc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d00:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d04:	4770      	bx	lr
 8000d06:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d0a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000d0e:	4770      	bx	lr

08000d10 <__aeabi_fdiv>:
 8000d10:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d14:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d18:	bf1e      	ittt	ne
 8000d1a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d1e:	ea92 0f0c 	teqne	r2, ip
 8000d22:	ea93 0f0c 	teqne	r3, ip
 8000d26:	d069      	beq.n	8000dfc <__aeabi_fdiv+0xec>
 8000d28:	eba2 0203 	sub.w	r2, r2, r3
 8000d2c:	ea80 0c01 	eor.w	ip, r0, r1
 8000d30:	0249      	lsls	r1, r1, #9
 8000d32:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d36:	d037      	beq.n	8000da8 <__aeabi_fdiv+0x98>
 8000d38:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000d3c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d40:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d44:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	bf38      	it	cc
 8000d4c:	005b      	lslcc	r3, r3, #1
 8000d4e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000d52:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000d56:	428b      	cmp	r3, r1
 8000d58:	bf24      	itt	cs
 8000d5a:	1a5b      	subcs	r3, r3, r1
 8000d5c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d60:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d64:	bf24      	itt	cs
 8000d66:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d6a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d6e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d72:	bf24      	itt	cs
 8000d74:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d78:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d7c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d80:	bf24      	itt	cs
 8000d82:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d86:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d8a:	011b      	lsls	r3, r3, #4
 8000d8c:	bf18      	it	ne
 8000d8e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d92:	d1e0      	bne.n	8000d56 <__aeabi_fdiv+0x46>
 8000d94:	2afd      	cmp	r2, #253	; 0xfd
 8000d96:	f63f af50 	bhi.w	8000c3a <__aeabi_fmul+0x92>
 8000d9a:	428b      	cmp	r3, r1
 8000d9c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da0:	bf08      	it	eq
 8000da2:	f020 0001 	biceq.w	r0, r0, #1
 8000da6:	4770      	bx	lr
 8000da8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000dac:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000db0:	327f      	adds	r2, #127	; 0x7f
 8000db2:	bfc2      	ittt	gt
 8000db4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000db8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dbc:	4770      	bxgt	lr
 8000dbe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dc2:	f04f 0300 	mov.w	r3, #0
 8000dc6:	3a01      	subs	r2, #1
 8000dc8:	e737      	b.n	8000c3a <__aeabi_fmul+0x92>
 8000dca:	f092 0f00 	teq	r2, #0
 8000dce:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dd2:	bf02      	ittt	eq
 8000dd4:	0040      	lsleq	r0, r0, #1
 8000dd6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dda:	3a01      	subeq	r2, #1
 8000ddc:	d0f9      	beq.n	8000dd2 <__aeabi_fdiv+0xc2>
 8000dde:	ea40 000c 	orr.w	r0, r0, ip
 8000de2:	f093 0f00 	teq	r3, #0
 8000de6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dea:	bf02      	ittt	eq
 8000dec:	0049      	lsleq	r1, r1, #1
 8000dee:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000df2:	3b01      	subeq	r3, #1
 8000df4:	d0f9      	beq.n	8000dea <__aeabi_fdiv+0xda>
 8000df6:	ea41 010c 	orr.w	r1, r1, ip
 8000dfa:	e795      	b.n	8000d28 <__aeabi_fdiv+0x18>
 8000dfc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e00:	ea92 0f0c 	teq	r2, ip
 8000e04:	d108      	bne.n	8000e18 <__aeabi_fdiv+0x108>
 8000e06:	0242      	lsls	r2, r0, #9
 8000e08:	f47f af7d 	bne.w	8000d06 <__aeabi_fmul+0x15e>
 8000e0c:	ea93 0f0c 	teq	r3, ip
 8000e10:	f47f af70 	bne.w	8000cf4 <__aeabi_fmul+0x14c>
 8000e14:	4608      	mov	r0, r1
 8000e16:	e776      	b.n	8000d06 <__aeabi_fmul+0x15e>
 8000e18:	ea93 0f0c 	teq	r3, ip
 8000e1c:	d104      	bne.n	8000e28 <__aeabi_fdiv+0x118>
 8000e1e:	024b      	lsls	r3, r1, #9
 8000e20:	f43f af4c 	beq.w	8000cbc <__aeabi_fmul+0x114>
 8000e24:	4608      	mov	r0, r1
 8000e26:	e76e      	b.n	8000d06 <__aeabi_fmul+0x15e>
 8000e28:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e2c:	bf18      	it	ne
 8000e2e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e32:	d1ca      	bne.n	8000dca <__aeabi_fdiv+0xba>
 8000e34:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000e38:	f47f af5c 	bne.w	8000cf4 <__aeabi_fmul+0x14c>
 8000e3c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000e40:	f47f af3c 	bne.w	8000cbc <__aeabi_fmul+0x114>
 8000e44:	e75f      	b.n	8000d06 <__aeabi_fmul+0x15e>
 8000e46:	bf00      	nop

08000e48 <__gesf2>:
 8000e48:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000e4c:	e006      	b.n	8000e5c <__cmpsf2+0x4>
 8000e4e:	bf00      	nop

08000e50 <__lesf2>:
 8000e50:	f04f 0c01 	mov.w	ip, #1
 8000e54:	e002      	b.n	8000e5c <__cmpsf2+0x4>
 8000e56:	bf00      	nop

08000e58 <__cmpsf2>:
 8000e58:	f04f 0c01 	mov.w	ip, #1
 8000e5c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e60:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e64:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e68:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e6c:	bf18      	it	ne
 8000e6e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e72:	d011      	beq.n	8000e98 <__cmpsf2+0x40>
 8000e74:	b001      	add	sp, #4
 8000e76:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e7a:	bf18      	it	ne
 8000e7c:	ea90 0f01 	teqne	r0, r1
 8000e80:	bf58      	it	pl
 8000e82:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e86:	bf88      	it	hi
 8000e88:	17c8      	asrhi	r0, r1, #31
 8000e8a:	bf38      	it	cc
 8000e8c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000e90:	bf18      	it	ne
 8000e92:	f040 0001 	orrne.w	r0, r0, #1
 8000e96:	4770      	bx	lr
 8000e98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e9c:	d102      	bne.n	8000ea4 <__cmpsf2+0x4c>
 8000e9e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000ea2:	d105      	bne.n	8000eb0 <__cmpsf2+0x58>
 8000ea4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000ea8:	d1e4      	bne.n	8000e74 <__cmpsf2+0x1c>
 8000eaa:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000eae:	d0e1      	beq.n	8000e74 <__cmpsf2+0x1c>
 8000eb0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop

08000eb8 <__aeabi_cfrcmple>:
 8000eb8:	4684      	mov	ip, r0
 8000eba:	4608      	mov	r0, r1
 8000ebc:	4661      	mov	r1, ip
 8000ebe:	e7ff      	b.n	8000ec0 <__aeabi_cfcmpeq>

08000ec0 <__aeabi_cfcmpeq>:
 8000ec0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ec2:	f7ff ffc9 	bl	8000e58 <__cmpsf2>
 8000ec6:	2800      	cmp	r0, #0
 8000ec8:	bf48      	it	mi
 8000eca:	f110 0f00 	cmnmi.w	r0, #0
 8000ece:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ed0 <__aeabi_fcmpeq>:
 8000ed0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ed4:	f7ff fff4 	bl	8000ec0 <__aeabi_cfcmpeq>
 8000ed8:	bf0c      	ite	eq
 8000eda:	2001      	moveq	r0, #1
 8000edc:	2000      	movne	r0, #0
 8000ede:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ee2:	bf00      	nop

08000ee4 <__aeabi_fcmplt>:
 8000ee4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ee8:	f7ff ffea 	bl	8000ec0 <__aeabi_cfcmpeq>
 8000eec:	bf34      	ite	cc
 8000eee:	2001      	movcc	r0, #1
 8000ef0:	2000      	movcs	r0, #0
 8000ef2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ef6:	bf00      	nop

08000ef8 <__aeabi_fcmple>:
 8000ef8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000efc:	f7ff ffe0 	bl	8000ec0 <__aeabi_cfcmpeq>
 8000f00:	bf94      	ite	ls
 8000f02:	2001      	movls	r0, #1
 8000f04:	2000      	movhi	r0, #0
 8000f06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f0a:	bf00      	nop

08000f0c <__aeabi_fcmpge>:
 8000f0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f10:	f7ff ffd2 	bl	8000eb8 <__aeabi_cfrcmple>
 8000f14:	bf94      	ite	ls
 8000f16:	2001      	movls	r0, #1
 8000f18:	2000      	movhi	r0, #0
 8000f1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f1e:	bf00      	nop

08000f20 <__aeabi_fcmpgt>:
 8000f20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f24:	f7ff ffc8 	bl	8000eb8 <__aeabi_cfrcmple>
 8000f28:	bf34      	ite	cc
 8000f2a:	2001      	movcc	r0, #1
 8000f2c:	2000      	movcs	r0, #0
 8000f2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f32:	bf00      	nop

08000f34 <__aeabi_f2iz>:
 8000f34:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f38:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000f3c:	d30f      	bcc.n	8000f5e <__aeabi_f2iz+0x2a>
 8000f3e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000f42:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f46:	d90d      	bls.n	8000f64 <__aeabi_f2iz+0x30>
 8000f48:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f4c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f50:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000f54:	fa23 f002 	lsr.w	r0, r3, r2
 8000f58:	bf18      	it	ne
 8000f5a:	4240      	negne	r0, r0
 8000f5c:	4770      	bx	lr
 8000f5e:	f04f 0000 	mov.w	r0, #0
 8000f62:	4770      	bx	lr
 8000f64:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000f68:	d101      	bne.n	8000f6e <__aeabi_f2iz+0x3a>
 8000f6a:	0242      	lsls	r2, r0, #9
 8000f6c:	d105      	bne.n	8000f7a <__aeabi_f2iz+0x46>
 8000f6e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000f72:	bf08      	it	eq
 8000f74:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000f78:	4770      	bx	lr
 8000f7a:	f04f 0000 	mov.w	r0, #0
 8000f7e:	4770      	bx	lr

08000f80 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000f80:	b480      	push	{r7}
 8000f82:	b083      	sub	sp, #12
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f88:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000f8c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000f90:	f003 0301 	and.w	r3, r3, #1
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d013      	beq.n	8000fc0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000f98:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000f9c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000fa0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d00b      	beq.n	8000fc0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000fa8:	e000      	b.n	8000fac <ITM_SendChar+0x2c>
    {
      __NOP();
 8000faa:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000fac:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d0f9      	beq.n	8000faa <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000fb6:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000fba:	687a      	ldr	r2, [r7, #4]
 8000fbc:	b2d2      	uxtb	r2, r2
 8000fbe:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000fc0:	687b      	ldr	r3, [r7, #4]
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	370c      	adds	r7, #12
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bc80      	pop	{r7}
 8000fca:	4770      	bx	lr

08000fcc <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int32_t file, uint8_t *ptr, int32_t len) {
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b086      	sub	sp, #24
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	60f8      	str	r0, [r7, #12]
 8000fd4:	60b9      	str	r1, [r7, #8]
 8000fd6:	607a      	str	r2, [r7, #4]
	/* Implement your write code here, this is used by puts and printf for example */
	int i = 0;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	617b      	str	r3, [r7, #20]
	for(i=0; i < len; i++) {
 8000fdc:	2300      	movs	r3, #0
 8000fde:	617b      	str	r3, [r7, #20]
 8000fe0:	e009      	b.n	8000ff6 <_write+0x2a>
		ITM_SendChar((*ptr++));
 8000fe2:	68bb      	ldr	r3, [r7, #8]
 8000fe4:	1c5a      	adds	r2, r3, #1
 8000fe6:	60ba      	str	r2, [r7, #8]
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	4618      	mov	r0, r3
 8000fec:	f7ff ffc8 	bl	8000f80 <ITM_SendChar>
	for(i=0; i < len; i++) {
 8000ff0:	697b      	ldr	r3, [r7, #20]
 8000ff2:	3301      	adds	r3, #1
 8000ff4:	617b      	str	r3, [r7, #20]
 8000ff6:	697a      	ldr	r2, [r7, #20]
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	429a      	cmp	r2, r3
 8000ffc:	dbf1      	blt.n	8000fe2 <_write+0x16>
	}
	return len;
 8000ffe:	687b      	ldr	r3, [r7, #4]
}
 8001000:	4618      	mov	r0, r3
 8001002:	3718      	adds	r7, #24
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}

08001008 <HAL_TIM_PeriodElapsedCallback>:

unsigned int electricOffset = 10;
unsigned int electricRange = 585;
unsigned int electricAngle = 0;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim1_1) {
 8001008:	b590      	push	{r4, r7, lr}
 800100a:	b08d      	sub	sp, #52	; 0x34
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
	float third_sector = floorf(theta / S_2_PI_3);
 8001010:	4b5f      	ldr	r3, [pc, #380]	; (8001190 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	4a5f      	ldr	r2, [pc, #380]	; (8001194 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8001016:	4611      	mov	r1, r2
 8001018:	4618      	mov	r0, r3
 800101a:	f7ff fe79 	bl	8000d10 <__aeabi_fdiv>
 800101e:	4603      	mov	r3, r0
 8001020:	4618      	mov	r0, r3
 8001022:	f003 fe1b 	bl	8004c5c <floorf>
 8001026:	62f8      	str	r0, [r7, #44]	; 0x2c
	float third_sector_theta = theta - third_sector * S_2_PI_3;
 8001028:	4b59      	ldr	r3, [pc, #356]	; (8001190 <HAL_TIM_PeriodElapsedCallback+0x188>)
 800102a:	681c      	ldr	r4, [r3, #0]
 800102c:	4b59      	ldr	r3, [pc, #356]	; (8001194 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 800102e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001030:	4618      	mov	r0, r3
 8001032:	f7ff fdb9 	bl	8000ba8 <__aeabi_fmul>
 8001036:	4603      	mov	r3, r0
 8001038:	4619      	mov	r1, r3
 800103a:	4620      	mov	r0, r4
 800103c:	f7ff fcaa 	bl	8000994 <__aeabi_fsub>
 8001040:	4603      	mov	r3, r0
 8001042:	62bb      	str	r3, [r7, #40]	; 0x28

	float x = cosf(third_sector_theta);
 8001044:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001046:	f003 fdd5 	bl	8004bf4 <cosf>
 800104a:	6278      	str	r0, [r7, #36]	; 0x24
	float y = sinf(third_sector_theta);
 800104c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800104e:	f003 fe45 	bl	8004cdc <sinf>
 8001052:	6238      	str	r0, [r7, #32]

	float a = SCALE_TO_ONE * (S_1_SQRT3 * y + x);
 8001054:	4b50      	ldr	r3, [pc, #320]	; (8001198 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001056:	6a39      	ldr	r1, [r7, #32]
 8001058:	4618      	mov	r0, r3
 800105a:	f7ff fda5 	bl	8000ba8 <__aeabi_fmul>
 800105e:	4603      	mov	r3, r0
 8001060:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001062:	4618      	mov	r0, r3
 8001064:	f7ff fc98 	bl	8000998 <__addsf3>
 8001068:	4603      	mov	r3, r0
 800106a:	461a      	mov	r2, r3
 800106c:	4b4b      	ldr	r3, [pc, #300]	; (800119c <HAL_TIM_PeriodElapsedCallback+0x194>)
 800106e:	4619      	mov	r1, r3
 8001070:	4610      	mov	r0, r2
 8001072:	f7ff fd99 	bl	8000ba8 <__aeabi_fmul>
 8001076:	4603      	mov	r3, r0
 8001078:	61fb      	str	r3, [r7, #28]
	float b = SCALE_TO_ONE * (S_2_SQRT3 * y);
 800107a:	4b49      	ldr	r3, [pc, #292]	; (80011a0 <HAL_TIM_PeriodElapsedCallback+0x198>)
 800107c:	6a39      	ldr	r1, [r7, #32]
 800107e:	4618      	mov	r0, r3
 8001080:	f7ff fd92 	bl	8000ba8 <__aeabi_fmul>
 8001084:	4603      	mov	r3, r0
 8001086:	461a      	mov	r2, r3
 8001088:	4b44      	ldr	r3, [pc, #272]	; (800119c <HAL_TIM_PeriodElapsedCallback+0x194>)
 800108a:	4619      	mov	r1, r3
 800108c:	4610      	mov	r0, r2
 800108e:	f7ff fd8b 	bl	8000ba8 <__aeabi_fmul>
 8001092:	4603      	mov	r3, r0
 8001094:	61bb      	str	r3, [r7, #24]

	float multiplyBy = 200.0f * (1.0f + 12.5f * thetaAdd);
 8001096:	4b43      	ldr	r3, [pc, #268]	; (80011a4 <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	4943      	ldr	r1, [pc, #268]	; (80011a8 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 800109c:	4618      	mov	r0, r3
 800109e:	f7ff fd83 	bl	8000ba8 <__aeabi_fmul>
 80010a2:	4603      	mov	r3, r0
 80010a4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff fc75 	bl	8000998 <__addsf3>
 80010ae:	4603      	mov	r3, r0
 80010b0:	493e      	ldr	r1, [pc, #248]	; (80011ac <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 80010b2:	4618      	mov	r0, r3
 80010b4:	f7ff fd78 	bl	8000ba8 <__aeabi_fmul>
 80010b8:	4603      	mov	r3, r0
 80010ba:	617b      	str	r3, [r7, #20]
	int addTo = (5000.0f - multiplyBy) / 2.0f;
 80010bc:	6979      	ldr	r1, [r7, #20]
 80010be:	483c      	ldr	r0, [pc, #240]	; (80011b0 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 80010c0:	f7ff fc68 	bl	8000994 <__aeabi_fsub>
 80010c4:	4603      	mov	r3, r0
 80010c6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80010ca:	4618      	mov	r0, r3
 80010cc:	f7ff fe20 	bl	8000d10 <__aeabi_fdiv>
 80010d0:	4603      	mov	r3, r0
 80010d2:	4618      	mov	r0, r3
 80010d4:	f7ff ff2e 	bl	8000f34 <__aeabi_f2iz>
 80010d8:	4603      	mov	r3, r0
 80010da:	613b      	str	r3, [r7, #16]

	int a_time = a * multiplyBy;
 80010dc:	6979      	ldr	r1, [r7, #20]
 80010de:	69f8      	ldr	r0, [r7, #28]
 80010e0:	f7ff fd62 	bl	8000ba8 <__aeabi_fmul>
 80010e4:	4603      	mov	r3, r0
 80010e6:	4618      	mov	r0, r3
 80010e8:	f7ff ff24 	bl	8000f34 <__aeabi_f2iz>
 80010ec:	4603      	mov	r3, r0
 80010ee:	60fb      	str	r3, [r7, #12]
	int b_time = b * multiplyBy;
 80010f0:	6979      	ldr	r1, [r7, #20]
 80010f2:	69b8      	ldr	r0, [r7, #24]
 80010f4:	f7ff fd58 	bl	8000ba8 <__aeabi_fmul>
 80010f8:	4603      	mov	r3, r0
 80010fa:	4618      	mov	r0, r3
 80010fc:	f7ff ff1a 	bl	8000f34 <__aeabi_f2iz>
 8001100:	4603      	mov	r3, r0
 8001102:	60bb      	str	r3, [r7, #8]

	if (third_sector == 0) {
 8001104:	f04f 0100 	mov.w	r1, #0
 8001108:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800110a:	f7ff fee1 	bl	8000ed0 <__aeabi_fcmpeq>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d010      	beq.n	8001136 <HAL_TIM_PeriodElapsedCallback+0x12e>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, a_time + addTo);
 8001114:	68fa      	ldr	r2, [r7, #12]
 8001116:	693b      	ldr	r3, [r7, #16]
 8001118:	441a      	add	r2, r3
 800111a:	4b26      	ldr	r3, [pc, #152]	; (80011b4 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, b_time + addTo);
 8001120:	68ba      	ldr	r2, [r7, #8]
 8001122:	693b      	ldr	r3, [r7, #16]
 8001124:	441a      	add	r2, r3
 8001126:	4b23      	ldr	r3, [pc, #140]	; (80011b4 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, addTo);
 800112c:	4b21      	ldr	r3, [pc, #132]	; (80011b4 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	693a      	ldr	r2, [r7, #16]
 8001132:	63da      	str	r2, [r3, #60]	; 0x3c
//	thetaAdd += 0.0000002f;
//
//	if (theta >= 2.0f * M_PI) {
//		theta -= 2.0f * M_PI;
//	}
}
 8001134:	e028      	b.n	8001188 <HAL_TIM_PeriodElapsedCallback+0x180>
	} else if (third_sector == 1) {
 8001136:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800113a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800113c:	f7ff fec8 	bl	8000ed0 <__aeabi_fcmpeq>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d010      	beq.n	8001168 <HAL_TIM_PeriodElapsedCallback+0x160>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, addTo);
 8001146:	4b1b      	ldr	r3, [pc, #108]	; (80011b4 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	693a      	ldr	r2, [r7, #16]
 800114c:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, a_time + addTo);
 800114e:	68fa      	ldr	r2, [r7, #12]
 8001150:	693b      	ldr	r3, [r7, #16]
 8001152:	441a      	add	r2, r3
 8001154:	4b17      	ldr	r3, [pc, #92]	; (80011b4 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, b_time + addTo);
 800115a:	68ba      	ldr	r2, [r7, #8]
 800115c:	693b      	ldr	r3, [r7, #16]
 800115e:	441a      	add	r2, r3
 8001160:	4b14      	ldr	r3, [pc, #80]	; (80011b4 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001166:	e00f      	b.n	8001188 <HAL_TIM_PeriodElapsedCallback+0x180>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, b_time + addTo);
 8001168:	68ba      	ldr	r2, [r7, #8]
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	441a      	add	r2, r3
 800116e:	4b11      	ldr	r3, [pc, #68]	; (80011b4 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, addTo);
 8001174:	4b0f      	ldr	r3, [pc, #60]	; (80011b4 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	693a      	ldr	r2, [r7, #16]
 800117a:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, a_time + addTo);
 800117c:	68fa      	ldr	r2, [r7, #12]
 800117e:	693b      	ldr	r3, [r7, #16]
 8001180:	441a      	add	r2, r3
 8001182:	4b0c      	ldr	r3, [pc, #48]	; (80011b4 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001188:	bf00      	nop
 800118a:	3734      	adds	r7, #52	; 0x34
 800118c:	46bd      	mov	sp, r7
 800118e:	bd90      	pop	{r4, r7, pc}
 8001190:	20000098 	.word	0x20000098
 8001194:	40060a92 	.word	0x40060a92
 8001198:	3f13cd3a 	.word	0x3f13cd3a
 800119c:	3f5db3d8 	.word	0x3f5db3d8
 80011a0:	3f93cd3a 	.word	0x3f93cd3a
 80011a4:	2000009c 	.word	0x2000009c
 80011a8:	41480000 	.word	0x41480000
 80011ac:	43480000 	.word	0x43480000
 80011b0:	459c4000 	.word	0x459c4000
 80011b4:	20000134 	.word	0x20000134

080011b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011b8:	b5b0      	push	{r4, r5, r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011bc:	f000 fc84 	bl	8001ac8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011c0:	f000 f87c 	bl	80012bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011c4:	f000 f9fe 	bl	80015c4 <MX_GPIO_Init>
  MX_TIM1_Init();
 80011c8:	f000 f93e 	bl	8001448 <MX_TIM1_Init>
  MX_ADC1_Init();
 80011cc:	f000 f8d0 	bl	8001370 <MX_ADC1_Init>
  MX_I2C1_Init();
 80011d0:	f000 f90c 	bl	80013ec <MX_I2C1_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_ADC_Start(&hadc1);
 80011d4:	4832      	ldr	r0, [pc, #200]	; (80012a0 <main+0xe8>)
 80011d6:	f000 fdb1 	bl	8001d3c <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, 1000);
 80011da:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80011de:	4830      	ldr	r0, [pc, #192]	; (80012a0 <main+0xe8>)
 80011e0:	f000 fe86 	bl	8001ef0 <HAL_ADC_PollForConversion>
	  analogRead = HAL_ADC_GetValue(&hadc1);
 80011e4:	482e      	ldr	r0, [pc, #184]	; (80012a0 <main+0xe8>)
 80011e6:	f000 ff7d 	bl	80020e4 <HAL_ADC_GetValue>
 80011ea:	4602      	mov	r2, r0
 80011ec:	4b2d      	ldr	r3, [pc, #180]	; (80012a4 <main+0xec>)
 80011ee:	601a      	str	r2, [r3, #0]
	  HAL_ADC_Stop(&hadc1);
 80011f0:	482b      	ldr	r0, [pc, #172]	; (80012a0 <main+0xe8>)
 80011f2:	f000 fe51 	bl	8001e98 <HAL_ADC_Stop>

	  if (electricOffset > analogRead) {
 80011f6:	4b2c      	ldr	r3, [pc, #176]	; (80012a8 <main+0xf0>)
 80011f8:	681a      	ldr	r2, [r3, #0]
 80011fa:	4b2a      	ldr	r3, [pc, #168]	; (80012a4 <main+0xec>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	429a      	cmp	r2, r3
 8001200:	d90a      	bls.n	8001218 <main+0x60>
		  electricAngle = electricRange - electricOffset + analogRead;
 8001202:	4b2a      	ldr	r3, [pc, #168]	; (80012ac <main+0xf4>)
 8001204:	681a      	ldr	r2, [r3, #0]
 8001206:	4b28      	ldr	r3, [pc, #160]	; (80012a8 <main+0xf0>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	1ad2      	subs	r2, r2, r3
 800120c:	4b25      	ldr	r3, [pc, #148]	; (80012a4 <main+0xec>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	4413      	add	r3, r2
 8001212:	4a27      	ldr	r2, [pc, #156]	; (80012b0 <main+0xf8>)
 8001214:	6013      	str	r3, [r2, #0]
 8001216:	e00d      	b.n	8001234 <main+0x7c>
	  } else {
		  electricAngle = (analogRead - electricOffset) % electricRange;
 8001218:	4b22      	ldr	r3, [pc, #136]	; (80012a4 <main+0xec>)
 800121a:	681a      	ldr	r2, [r3, #0]
 800121c:	4b22      	ldr	r3, [pc, #136]	; (80012a8 <main+0xf0>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	1ad3      	subs	r3, r2, r3
 8001222:	4a22      	ldr	r2, [pc, #136]	; (80012ac <main+0xf4>)
 8001224:	6812      	ldr	r2, [r2, #0]
 8001226:	fbb3 f1f2 	udiv	r1, r3, r2
 800122a:	fb02 f201 	mul.w	r2, r2, r1
 800122e:	1a9b      	subs	r3, r3, r2
 8001230:	4a1f      	ldr	r2, [pc, #124]	; (80012b0 <main+0xf8>)
 8001232:	6013      	str	r3, [r2, #0]
	  }

	  theta = 2.0f * M_PI * ((electricAngle + 200) % electricRange) / (1.0f * electricRange);
 8001234:	4b1e      	ldr	r3, [pc, #120]	; (80012b0 <main+0xf8>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	33c8      	adds	r3, #200	; 0xc8
 800123a:	4a1c      	ldr	r2, [pc, #112]	; (80012ac <main+0xf4>)
 800123c:	6812      	ldr	r2, [r2, #0]
 800123e:	fbb3 f1f2 	udiv	r1, r3, r2
 8001242:	fb02 f201 	mul.w	r2, r2, r1
 8001246:	1a9b      	subs	r3, r3, r2
 8001248:	4618      	mov	r0, r3
 800124a:	f7ff f8c3 	bl	80003d4 <__aeabi_ui2d>
 800124e:	a312      	add	r3, pc, #72	; (adr r3, 8001298 <main+0xe0>)
 8001250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001254:	f7ff f938 	bl	80004c8 <__aeabi_dmul>
 8001258:	4603      	mov	r3, r0
 800125a:	460c      	mov	r4, r1
 800125c:	4625      	mov	r5, r4
 800125e:	461c      	mov	r4, r3
 8001260:	4b12      	ldr	r3, [pc, #72]	; (80012ac <main+0xf4>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4618      	mov	r0, r3
 8001266:	f7ff fc47 	bl	8000af8 <__aeabi_ui2f>
 800126a:	4603      	mov	r3, r0
 800126c:	4618      	mov	r0, r3
 800126e:	f7ff f8d3 	bl	8000418 <__aeabi_f2d>
 8001272:	4602      	mov	r2, r0
 8001274:	460b      	mov	r3, r1
 8001276:	4620      	mov	r0, r4
 8001278:	4629      	mov	r1, r5
 800127a:	f7ff fa4f 	bl	800071c <__aeabi_ddiv>
 800127e:	4603      	mov	r3, r0
 8001280:	460c      	mov	r4, r1
 8001282:	4618      	mov	r0, r3
 8001284:	4621      	mov	r1, r4
 8001286:	f7ff fb31 	bl	80008ec <__aeabi_d2f>
 800128a:	4602      	mov	r2, r0
 800128c:	4b09      	ldr	r3, [pc, #36]	; (80012b4 <main+0xfc>)
 800128e:	601a      	str	r2, [r3, #0]

	  printf("test\n");
 8001290:	4809      	ldr	r0, [pc, #36]	; (80012b8 <main+0x100>)
 8001292:	f003 f8a5 	bl	80043e0 <puts>
	  HAL_ADC_Start(&hadc1);
 8001296:	e79d      	b.n	80011d4 <main+0x1c>
 8001298:	54442d18 	.word	0x54442d18
 800129c:	401921fb 	.word	0x401921fb
 80012a0:	20000104 	.word	0x20000104
 80012a4:	20000000 	.word	0x20000000
 80012a8:	20000004 	.word	0x20000004
 80012ac:	20000008 	.word	0x20000008
 80012b0:	200000a0 	.word	0x200000a0
 80012b4:	20000098 	.word	0x20000098
 80012b8:	080057e4 	.word	0x080057e4

080012bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b094      	sub	sp, #80	; 0x50
 80012c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012c6:	2228      	movs	r2, #40	; 0x28
 80012c8:	2100      	movs	r1, #0
 80012ca:	4618      	mov	r0, r3
 80012cc:	f003 f824 	bl	8004318 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012d0:	f107 0314 	add.w	r3, r7, #20
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	605a      	str	r2, [r3, #4]
 80012da:	609a      	str	r2, [r3, #8]
 80012dc:	60da      	str	r2, [r3, #12]
 80012de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012e0:	1d3b      	adds	r3, r7, #4
 80012e2:	2200      	movs	r2, #0
 80012e4:	601a      	str	r2, [r3, #0]
 80012e6:	605a      	str	r2, [r3, #4]
 80012e8:	609a      	str	r2, [r3, #8]
 80012ea:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012ec:	2301      	movs	r3, #1
 80012ee:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012f0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80012f6:	2300      	movs	r3, #0
 80012f8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012fa:	2301      	movs	r3, #1
 80012fc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012fe:	2302      	movs	r3, #2
 8001300:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001302:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001306:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8001308:	2300      	movs	r3, #0
 800130a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800130c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001310:	4618      	mov	r0, r3
 8001312:	f001 fc17 	bl	8002b44 <HAL_RCC_OscConfig>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <SystemClock_Config+0x64>
  {
    Error_Handler();
 800131c:	f000 f980 	bl	8001620 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001320:	230f      	movs	r3, #15
 8001322:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001324:	2302      	movs	r3, #2
 8001326:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001328:	2300      	movs	r3, #0
 800132a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800132c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001330:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001332:	2300      	movs	r3, #0
 8001334:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001336:	f107 0314 	add.w	r3, r7, #20
 800133a:	2100      	movs	r1, #0
 800133c:	4618      	mov	r0, r3
 800133e:	f001 fe81 	bl	8003044 <HAL_RCC_ClockConfig>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d001      	beq.n	800134c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001348:	f000 f96a 	bl	8001620 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800134c:	2302      	movs	r3, #2
 800134e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001350:	2300      	movs	r3, #0
 8001352:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001354:	1d3b      	adds	r3, r7, #4
 8001356:	4618      	mov	r0, r3
 8001358:	f002 f810 	bl	800337c <HAL_RCCEx_PeriphCLKConfig>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001362:	f000 f95d 	bl	8001620 <Error_Handler>
  }
}
 8001366:	bf00      	nop
 8001368:	3750      	adds	r7, #80	; 0x50
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
	...

08001370 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b084      	sub	sp, #16
 8001374:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001376:	1d3b      	adds	r3, r7, #4
 8001378:	2200      	movs	r2, #0
 800137a:	601a      	str	r2, [r3, #0]
 800137c:	605a      	str	r2, [r3, #4]
 800137e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001380:	4b18      	ldr	r3, [pc, #96]	; (80013e4 <MX_ADC1_Init+0x74>)
 8001382:	4a19      	ldr	r2, [pc, #100]	; (80013e8 <MX_ADC1_Init+0x78>)
 8001384:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001386:	4b17      	ldr	r3, [pc, #92]	; (80013e4 <MX_ADC1_Init+0x74>)
 8001388:	2200      	movs	r2, #0
 800138a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800138c:	4b15      	ldr	r3, [pc, #84]	; (80013e4 <MX_ADC1_Init+0x74>)
 800138e:	2200      	movs	r2, #0
 8001390:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001392:	4b14      	ldr	r3, [pc, #80]	; (80013e4 <MX_ADC1_Init+0x74>)
 8001394:	2200      	movs	r2, #0
 8001396:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001398:	4b12      	ldr	r3, [pc, #72]	; (80013e4 <MX_ADC1_Init+0x74>)
 800139a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800139e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013a0:	4b10      	ldr	r3, [pc, #64]	; (80013e4 <MX_ADC1_Init+0x74>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80013a6:	4b0f      	ldr	r3, [pc, #60]	; (80013e4 <MX_ADC1_Init+0x74>)
 80013a8:	2201      	movs	r2, #1
 80013aa:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013ac:	480d      	ldr	r0, [pc, #52]	; (80013e4 <MX_ADC1_Init+0x74>)
 80013ae:	f000 fbed 	bl	8001b8c <HAL_ADC_Init>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80013b8:	f000 f932 	bl	8001620 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80013bc:	2301      	movs	r3, #1
 80013be:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80013c0:	2301      	movs	r3, #1
 80013c2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80013c4:	2300      	movs	r3, #0
 80013c6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013c8:	1d3b      	adds	r3, r7, #4
 80013ca:	4619      	mov	r1, r3
 80013cc:	4805      	ldr	r0, [pc, #20]	; (80013e4 <MX_ADC1_Init+0x74>)
 80013ce:	f000 fe95 	bl	80020fc <HAL_ADC_ConfigChannel>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80013d8:	f000 f922 	bl	8001620 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80013dc:	bf00      	nop
 80013de:	3710      	adds	r7, #16
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	20000104 	.word	0x20000104
 80013e8:	40012400 	.word	0x40012400

080013ec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013f0:	4b12      	ldr	r3, [pc, #72]	; (800143c <MX_I2C1_Init+0x50>)
 80013f2:	4a13      	ldr	r2, [pc, #76]	; (8001440 <MX_I2C1_Init+0x54>)
 80013f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80013f6:	4b11      	ldr	r3, [pc, #68]	; (800143c <MX_I2C1_Init+0x50>)
 80013f8:	4a12      	ldr	r2, [pc, #72]	; (8001444 <MX_I2C1_Init+0x58>)
 80013fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013fc:	4b0f      	ldr	r3, [pc, #60]	; (800143c <MX_I2C1_Init+0x50>)
 80013fe:	2200      	movs	r2, #0
 8001400:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001402:	4b0e      	ldr	r3, [pc, #56]	; (800143c <MX_I2C1_Init+0x50>)
 8001404:	2200      	movs	r2, #0
 8001406:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001408:	4b0c      	ldr	r3, [pc, #48]	; (800143c <MX_I2C1_Init+0x50>)
 800140a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800140e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001410:	4b0a      	ldr	r3, [pc, #40]	; (800143c <MX_I2C1_Init+0x50>)
 8001412:	2200      	movs	r2, #0
 8001414:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001416:	4b09      	ldr	r3, [pc, #36]	; (800143c <MX_I2C1_Init+0x50>)
 8001418:	2200      	movs	r2, #0
 800141a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800141c:	4b07      	ldr	r3, [pc, #28]	; (800143c <MX_I2C1_Init+0x50>)
 800141e:	2200      	movs	r2, #0
 8001420:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001422:	4b06      	ldr	r3, [pc, #24]	; (800143c <MX_I2C1_Init+0x50>)
 8001424:	2200      	movs	r2, #0
 8001426:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001428:	4804      	ldr	r0, [pc, #16]	; (800143c <MX_I2C1_Init+0x50>)
 800142a:	f001 fa53 	bl	80028d4 <HAL_I2C_Init>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001434:	f000 f8f4 	bl	8001620 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001438:	bf00      	nop
 800143a:	bd80      	pop	{r7, pc}
 800143c:	200000b0 	.word	0x200000b0
 8001440:	40005400 	.word	0x40005400
 8001444:	000186a0 	.word	0x000186a0

08001448 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b096      	sub	sp, #88	; 0x58
 800144c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800144e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001452:	2200      	movs	r2, #0
 8001454:	601a      	str	r2, [r3, #0]
 8001456:	605a      	str	r2, [r3, #4]
 8001458:	609a      	str	r2, [r3, #8]
 800145a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800145c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001460:	2200      	movs	r2, #0
 8001462:	601a      	str	r2, [r3, #0]
 8001464:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001466:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800146a:	2200      	movs	r2, #0
 800146c:	601a      	str	r2, [r3, #0]
 800146e:	605a      	str	r2, [r3, #4]
 8001470:	609a      	str	r2, [r3, #8]
 8001472:	60da      	str	r2, [r3, #12]
 8001474:	611a      	str	r2, [r3, #16]
 8001476:	615a      	str	r2, [r3, #20]
 8001478:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800147a:	1d3b      	adds	r3, r7, #4
 800147c:	2220      	movs	r2, #32
 800147e:	2100      	movs	r1, #0
 8001480:	4618      	mov	r0, r3
 8001482:	f002 ff49 	bl	8004318 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001486:	4b4d      	ldr	r3, [pc, #308]	; (80015bc <MX_TIM1_Init+0x174>)
 8001488:	4a4d      	ldr	r2, [pc, #308]	; (80015c0 <MX_TIM1_Init+0x178>)
 800148a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800148c:	4b4b      	ldr	r3, [pc, #300]	; (80015bc <MX_TIM1_Init+0x174>)
 800148e:	2200      	movs	r2, #0
 8001490:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001492:	4b4a      	ldr	r3, [pc, #296]	; (80015bc <MX_TIM1_Init+0x174>)
 8001494:	2200      	movs	r2, #0
 8001496:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8001498:	4b48      	ldr	r3, [pc, #288]	; (80015bc <MX_TIM1_Init+0x174>)
 800149a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800149e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014a0:	4b46      	ldr	r3, [pc, #280]	; (80015bc <MX_TIM1_Init+0x174>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80014a6:	4b45      	ldr	r3, [pc, #276]	; (80015bc <MX_TIM1_Init+0x174>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80014ac:	4b43      	ldr	r3, [pc, #268]	; (80015bc <MX_TIM1_Init+0x174>)
 80014ae:	2280      	movs	r2, #128	; 0x80
 80014b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80014b2:	4842      	ldr	r0, [pc, #264]	; (80015bc <MX_TIM1_Init+0x174>)
 80014b4:	f002 f8d4 	bl	8003660 <HAL_TIM_Base_Init>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80014be:	f000 f8af 	bl	8001620 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014c6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80014c8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80014cc:	4619      	mov	r1, r3
 80014ce:	483b      	ldr	r0, [pc, #236]	; (80015bc <MX_TIM1_Init+0x174>)
 80014d0:	f002 faf4 	bl	8003abc <HAL_TIM_ConfigClockSource>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80014da:	f000 f8a1 	bl	8001620 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80014de:	4837      	ldr	r0, [pc, #220]	; (80015bc <MX_TIM1_Init+0x174>)
 80014e0:	f002 f8e9 	bl	80036b6 <HAL_TIM_PWM_Init>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80014ea:	f000 f899 	bl	8001620 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014ee:	2300      	movs	r3, #0
 80014f0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014f2:	2300      	movs	r3, #0
 80014f4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80014f6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80014fa:	4619      	mov	r1, r3
 80014fc:	482f      	ldr	r0, [pc, #188]	; (80015bc <MX_TIM1_Init+0x174>)
 80014fe:	f002 fe39 	bl	8004174 <HAL_TIMEx_MasterConfigSynchronization>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001508:	f000 f88a 	bl	8001620 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800150c:	2360      	movs	r3, #96	; 0x60
 800150e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 500;
 8001510:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001514:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001516:	2300      	movs	r3, #0
 8001518:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800151a:	2300      	movs	r3, #0
 800151c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800151e:	2300      	movs	r3, #0
 8001520:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001522:	2300      	movs	r3, #0
 8001524:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001526:	2300      	movs	r3, #0
 8001528:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800152a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800152e:	2200      	movs	r2, #0
 8001530:	4619      	mov	r1, r3
 8001532:	4822      	ldr	r0, [pc, #136]	; (80015bc <MX_TIM1_Init+0x174>)
 8001534:	f002 f9fc 	bl	8003930 <HAL_TIM_PWM_ConfigChannel>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 800153e:	f000 f86f 	bl	8001620 <Error_Handler>
  }
  sConfigOC.Pulse = 250;
 8001542:	23fa      	movs	r3, #250	; 0xfa
 8001544:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001546:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800154a:	2204      	movs	r2, #4
 800154c:	4619      	mov	r1, r3
 800154e:	481b      	ldr	r0, [pc, #108]	; (80015bc <MX_TIM1_Init+0x174>)
 8001550:	f002 f9ee 	bl	8003930 <HAL_TIM_PWM_ConfigChannel>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 800155a:	f000 f861 	bl	8001620 <Error_Handler>
  }
  sConfigOC.Pulse = 750;
 800155e:	f240 23ee 	movw	r3, #750	; 0x2ee
 8001562:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001564:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001568:	2208      	movs	r2, #8
 800156a:	4619      	mov	r1, r3
 800156c:	4813      	ldr	r0, [pc, #76]	; (80015bc <MX_TIM1_Init+0x174>)
 800156e:	f002 f9df 	bl	8003930 <HAL_TIM_PWM_ConfigChannel>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <MX_TIM1_Init+0x134>
  {
    Error_Handler();
 8001578:	f000 f852 	bl	8001620 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800157c:	2300      	movs	r3, #0
 800157e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001580:	2300      	movs	r3, #0
 8001582:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001584:	2300      	movs	r3, #0
 8001586:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001588:	2300      	movs	r3, #0
 800158a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800158c:	2300      	movs	r3, #0
 800158e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001590:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001594:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001596:	2300      	movs	r3, #0
 8001598:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800159a:	1d3b      	adds	r3, r7, #4
 800159c:	4619      	mov	r1, r3
 800159e:	4807      	ldr	r0, [pc, #28]	; (80015bc <MX_TIM1_Init+0x174>)
 80015a0:	f002 fe2c 	bl	80041fc <HAL_TIMEx_ConfigBreakDeadTime>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <MX_TIM1_Init+0x166>
  {
    Error_Handler();
 80015aa:	f000 f839 	bl	8001620 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80015ae:	4803      	ldr	r0, [pc, #12]	; (80015bc <MX_TIM1_Init+0x174>)
 80015b0:	f000 f916 	bl	80017e0 <HAL_TIM_MspPostInit>

}
 80015b4:	bf00      	nop
 80015b6:	3758      	adds	r7, #88	; 0x58
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	20000134 	.word	0x20000134
 80015c0:	40012c00 	.word	0x40012c00

080015c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b085      	sub	sp, #20
 80015c8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015ca:	4b14      	ldr	r3, [pc, #80]	; (800161c <MX_GPIO_Init+0x58>)
 80015cc:	699b      	ldr	r3, [r3, #24]
 80015ce:	4a13      	ldr	r2, [pc, #76]	; (800161c <MX_GPIO_Init+0x58>)
 80015d0:	f043 0320 	orr.w	r3, r3, #32
 80015d4:	6193      	str	r3, [r2, #24]
 80015d6:	4b11      	ldr	r3, [pc, #68]	; (800161c <MX_GPIO_Init+0x58>)
 80015d8:	699b      	ldr	r3, [r3, #24]
 80015da:	f003 0320 	and.w	r3, r3, #32
 80015de:	60fb      	str	r3, [r7, #12]
 80015e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015e2:	4b0e      	ldr	r3, [pc, #56]	; (800161c <MX_GPIO_Init+0x58>)
 80015e4:	699b      	ldr	r3, [r3, #24]
 80015e6:	4a0d      	ldr	r2, [pc, #52]	; (800161c <MX_GPIO_Init+0x58>)
 80015e8:	f043 0304 	orr.w	r3, r3, #4
 80015ec:	6193      	str	r3, [r2, #24]
 80015ee:	4b0b      	ldr	r3, [pc, #44]	; (800161c <MX_GPIO_Init+0x58>)
 80015f0:	699b      	ldr	r3, [r3, #24]
 80015f2:	f003 0304 	and.w	r3, r3, #4
 80015f6:	60bb      	str	r3, [r7, #8]
 80015f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015fa:	4b08      	ldr	r3, [pc, #32]	; (800161c <MX_GPIO_Init+0x58>)
 80015fc:	699b      	ldr	r3, [r3, #24]
 80015fe:	4a07      	ldr	r2, [pc, #28]	; (800161c <MX_GPIO_Init+0x58>)
 8001600:	f043 0308 	orr.w	r3, r3, #8
 8001604:	6193      	str	r3, [r2, #24]
 8001606:	4b05      	ldr	r3, [pc, #20]	; (800161c <MX_GPIO_Init+0x58>)
 8001608:	699b      	ldr	r3, [r3, #24]
 800160a:	f003 0308 	and.w	r3, r3, #8
 800160e:	607b      	str	r3, [r7, #4]
 8001610:	687b      	ldr	r3, [r7, #4]

}
 8001612:	bf00      	nop
 8001614:	3714      	adds	r7, #20
 8001616:	46bd      	mov	sp, r7
 8001618:	bc80      	pop	{r7}
 800161a:	4770      	bx	lr
 800161c:	40021000 	.word	0x40021000

08001620 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001624:	bf00      	nop
 8001626:	46bd      	mov	sp, r7
 8001628:	bc80      	pop	{r7}
 800162a:	4770      	bx	lr

0800162c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800162c:	b480      	push	{r7}
 800162e:	b085      	sub	sp, #20
 8001630:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001632:	4b15      	ldr	r3, [pc, #84]	; (8001688 <HAL_MspInit+0x5c>)
 8001634:	699b      	ldr	r3, [r3, #24]
 8001636:	4a14      	ldr	r2, [pc, #80]	; (8001688 <HAL_MspInit+0x5c>)
 8001638:	f043 0301 	orr.w	r3, r3, #1
 800163c:	6193      	str	r3, [r2, #24]
 800163e:	4b12      	ldr	r3, [pc, #72]	; (8001688 <HAL_MspInit+0x5c>)
 8001640:	699b      	ldr	r3, [r3, #24]
 8001642:	f003 0301 	and.w	r3, r3, #1
 8001646:	60bb      	str	r3, [r7, #8]
 8001648:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800164a:	4b0f      	ldr	r3, [pc, #60]	; (8001688 <HAL_MspInit+0x5c>)
 800164c:	69db      	ldr	r3, [r3, #28]
 800164e:	4a0e      	ldr	r2, [pc, #56]	; (8001688 <HAL_MspInit+0x5c>)
 8001650:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001654:	61d3      	str	r3, [r2, #28]
 8001656:	4b0c      	ldr	r3, [pc, #48]	; (8001688 <HAL_MspInit+0x5c>)
 8001658:	69db      	ldr	r3, [r3, #28]
 800165a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800165e:	607b      	str	r3, [r7, #4]
 8001660:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001662:	4b0a      	ldr	r3, [pc, #40]	; (800168c <HAL_MspInit+0x60>)
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	60fb      	str	r3, [r7, #12]
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800166e:	60fb      	str	r3, [r7, #12]
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001676:	60fb      	str	r3, [r7, #12]
 8001678:	4a04      	ldr	r2, [pc, #16]	; (800168c <HAL_MspInit+0x60>)
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800167e:	bf00      	nop
 8001680:	3714      	adds	r7, #20
 8001682:	46bd      	mov	sp, r7
 8001684:	bc80      	pop	{r7}
 8001686:	4770      	bx	lr
 8001688:	40021000 	.word	0x40021000
 800168c:	40010000 	.word	0x40010000

08001690 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b088      	sub	sp, #32
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001698:	f107 0310 	add.w	r3, r7, #16
 800169c:	2200      	movs	r2, #0
 800169e:	601a      	str	r2, [r3, #0]
 80016a0:	605a      	str	r2, [r3, #4]
 80016a2:	609a      	str	r2, [r3, #8]
 80016a4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4a14      	ldr	r2, [pc, #80]	; (80016fc <HAL_ADC_MspInit+0x6c>)
 80016ac:	4293      	cmp	r3, r2
 80016ae:	d121      	bne.n	80016f4 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80016b0:	4b13      	ldr	r3, [pc, #76]	; (8001700 <HAL_ADC_MspInit+0x70>)
 80016b2:	699b      	ldr	r3, [r3, #24]
 80016b4:	4a12      	ldr	r2, [pc, #72]	; (8001700 <HAL_ADC_MspInit+0x70>)
 80016b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80016ba:	6193      	str	r3, [r2, #24]
 80016bc:	4b10      	ldr	r3, [pc, #64]	; (8001700 <HAL_ADC_MspInit+0x70>)
 80016be:	699b      	ldr	r3, [r3, #24]
 80016c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80016c4:	60fb      	str	r3, [r7, #12]
 80016c6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016c8:	4b0d      	ldr	r3, [pc, #52]	; (8001700 <HAL_ADC_MspInit+0x70>)
 80016ca:	699b      	ldr	r3, [r3, #24]
 80016cc:	4a0c      	ldr	r2, [pc, #48]	; (8001700 <HAL_ADC_MspInit+0x70>)
 80016ce:	f043 0304 	orr.w	r3, r3, #4
 80016d2:	6193      	str	r3, [r2, #24]
 80016d4:	4b0a      	ldr	r3, [pc, #40]	; (8001700 <HAL_ADC_MspInit+0x70>)
 80016d6:	699b      	ldr	r3, [r3, #24]
 80016d8:	f003 0304 	and.w	r3, r3, #4
 80016dc:	60bb      	str	r3, [r7, #8]
 80016de:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80016e0:	2302      	movs	r3, #2
 80016e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016e4:	2303      	movs	r3, #3
 80016e6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016e8:	f107 0310 	add.w	r3, r7, #16
 80016ec:	4619      	mov	r1, r3
 80016ee:	4805      	ldr	r0, [pc, #20]	; (8001704 <HAL_ADC_MspInit+0x74>)
 80016f0:	f000 ff96 	bl	8002620 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80016f4:	bf00      	nop
 80016f6:	3720      	adds	r7, #32
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	40012400 	.word	0x40012400
 8001700:	40021000 	.word	0x40021000
 8001704:	40010800 	.word	0x40010800

08001708 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b088      	sub	sp, #32
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001710:	f107 0310 	add.w	r3, r7, #16
 8001714:	2200      	movs	r2, #0
 8001716:	601a      	str	r2, [r3, #0]
 8001718:	605a      	str	r2, [r3, #4]
 800171a:	609a      	str	r2, [r3, #8]
 800171c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a15      	ldr	r2, [pc, #84]	; (8001778 <HAL_I2C_MspInit+0x70>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d123      	bne.n	8001770 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001728:	4b14      	ldr	r3, [pc, #80]	; (800177c <HAL_I2C_MspInit+0x74>)
 800172a:	699b      	ldr	r3, [r3, #24]
 800172c:	4a13      	ldr	r2, [pc, #76]	; (800177c <HAL_I2C_MspInit+0x74>)
 800172e:	f043 0308 	orr.w	r3, r3, #8
 8001732:	6193      	str	r3, [r2, #24]
 8001734:	4b11      	ldr	r3, [pc, #68]	; (800177c <HAL_I2C_MspInit+0x74>)
 8001736:	699b      	ldr	r3, [r3, #24]
 8001738:	f003 0308 	and.w	r3, r3, #8
 800173c:	60fb      	str	r3, [r7, #12]
 800173e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001740:	23c0      	movs	r3, #192	; 0xc0
 8001742:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001744:	2312      	movs	r3, #18
 8001746:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001748:	2303      	movs	r3, #3
 800174a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800174c:	f107 0310 	add.w	r3, r7, #16
 8001750:	4619      	mov	r1, r3
 8001752:	480b      	ldr	r0, [pc, #44]	; (8001780 <HAL_I2C_MspInit+0x78>)
 8001754:	f000 ff64 	bl	8002620 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001758:	4b08      	ldr	r3, [pc, #32]	; (800177c <HAL_I2C_MspInit+0x74>)
 800175a:	69db      	ldr	r3, [r3, #28]
 800175c:	4a07      	ldr	r2, [pc, #28]	; (800177c <HAL_I2C_MspInit+0x74>)
 800175e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001762:	61d3      	str	r3, [r2, #28]
 8001764:	4b05      	ldr	r3, [pc, #20]	; (800177c <HAL_I2C_MspInit+0x74>)
 8001766:	69db      	ldr	r3, [r3, #28]
 8001768:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800176c:	60bb      	str	r3, [r7, #8]
 800176e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001770:	bf00      	nop
 8001772:	3720      	adds	r7, #32
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	40005400 	.word	0x40005400
 800177c:	40021000 	.word	0x40021000
 8001780:	40010c00 	.word	0x40010c00

08001784 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b084      	sub	sp, #16
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a11      	ldr	r2, [pc, #68]	; (80017d8 <HAL_TIM_Base_MspInit+0x54>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d11b      	bne.n	80017ce <HAL_TIM_Base_MspInit+0x4a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001796:	4b11      	ldr	r3, [pc, #68]	; (80017dc <HAL_TIM_Base_MspInit+0x58>)
 8001798:	699b      	ldr	r3, [r3, #24]
 800179a:	4a10      	ldr	r2, [pc, #64]	; (80017dc <HAL_TIM_Base_MspInit+0x58>)
 800179c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80017a0:	6193      	str	r3, [r2, #24]
 80017a2:	4b0e      	ldr	r3, [pc, #56]	; (80017dc <HAL_TIM_Base_MspInit+0x58>)
 80017a4:	699b      	ldr	r3, [r3, #24]
 80017a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80017aa:	60fb      	str	r3, [r7, #12]
 80017ac:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 80017ae:	2200      	movs	r2, #0
 80017b0:	2100      	movs	r1, #0
 80017b2:	2018      	movs	r0, #24
 80017b4:	f000 fefd 	bl	80025b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 80017b8:	2018      	movs	r0, #24
 80017ba:	f000 ff16 	bl	80025ea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80017be:	2200      	movs	r2, #0
 80017c0:	2100      	movs	r1, #0
 80017c2:	2019      	movs	r0, #25
 80017c4:	f000 fef5 	bl	80025b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80017c8:	2019      	movs	r0, #25
 80017ca:	f000 ff0e 	bl	80025ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80017ce:	bf00      	nop
 80017d0:	3710      	adds	r7, #16
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	40012c00 	.word	0x40012c00
 80017dc:	40021000 	.word	0x40021000

080017e0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b08a      	sub	sp, #40	; 0x28
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e8:	f107 0314 	add.w	r3, r7, #20
 80017ec:	2200      	movs	r2, #0
 80017ee:	601a      	str	r2, [r3, #0]
 80017f0:	605a      	str	r2, [r3, #4]
 80017f2:	609a      	str	r2, [r3, #8]
 80017f4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4a25      	ldr	r2, [pc, #148]	; (8001890 <HAL_TIM_MspPostInit+0xb0>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d142      	bne.n	8001886 <HAL_TIM_MspPostInit+0xa6>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001800:	4b24      	ldr	r3, [pc, #144]	; (8001894 <HAL_TIM_MspPostInit+0xb4>)
 8001802:	699b      	ldr	r3, [r3, #24]
 8001804:	4a23      	ldr	r2, [pc, #140]	; (8001894 <HAL_TIM_MspPostInit+0xb4>)
 8001806:	f043 0304 	orr.w	r3, r3, #4
 800180a:	6193      	str	r3, [r2, #24]
 800180c:	4b21      	ldr	r3, [pc, #132]	; (8001894 <HAL_TIM_MspPostInit+0xb4>)
 800180e:	699b      	ldr	r3, [r3, #24]
 8001810:	f003 0304 	and.w	r3, r3, #4
 8001814:	613b      	str	r3, [r7, #16]
 8001816:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001818:	4b1e      	ldr	r3, [pc, #120]	; (8001894 <HAL_TIM_MspPostInit+0xb4>)
 800181a:	699b      	ldr	r3, [r3, #24]
 800181c:	4a1d      	ldr	r2, [pc, #116]	; (8001894 <HAL_TIM_MspPostInit+0xb4>)
 800181e:	f043 0308 	orr.w	r3, r3, #8
 8001822:	6193      	str	r3, [r2, #24]
 8001824:	4b1b      	ldr	r3, [pc, #108]	; (8001894 <HAL_TIM_MspPostInit+0xb4>)
 8001826:	699b      	ldr	r3, [r3, #24]
 8001828:	f003 0308 	and.w	r3, r3, #8
 800182c:	60fb      	str	r3, [r7, #12]
 800182e:	68fb      	ldr	r3, [r7, #12]
    PB1     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001830:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 8001834:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001836:	2302      	movs	r3, #2
 8001838:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800183a:	2302      	movs	r3, #2
 800183c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800183e:	f107 0314 	add.w	r3, r7, #20
 8001842:	4619      	mov	r1, r3
 8001844:	4814      	ldr	r0, [pc, #80]	; (8001898 <HAL_TIM_MspPostInit+0xb8>)
 8001846:	f000 feeb 	bl	8002620 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800184a:	2303      	movs	r3, #3
 800184c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800184e:	2302      	movs	r3, #2
 8001850:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001852:	2302      	movs	r3, #2
 8001854:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001856:	f107 0314 	add.w	r3, r7, #20
 800185a:	4619      	mov	r1, r3
 800185c:	480f      	ldr	r0, [pc, #60]	; (800189c <HAL_TIM_MspPostInit+0xbc>)
 800185e:	f000 fedf 	bl	8002620 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM1_PARTIAL();
 8001862:	4b0f      	ldr	r3, [pc, #60]	; (80018a0 <HAL_TIM_MspPostInit+0xc0>)
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	627b      	str	r3, [r7, #36]	; 0x24
 8001868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800186a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800186e:	627b      	str	r3, [r7, #36]	; 0x24
 8001870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001872:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001876:	627b      	str	r3, [r7, #36]	; 0x24
 8001878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800187a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800187e:	627b      	str	r3, [r7, #36]	; 0x24
 8001880:	4a07      	ldr	r2, [pc, #28]	; (80018a0 <HAL_TIM_MspPostInit+0xc0>)
 8001882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001884:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001886:	bf00      	nop
 8001888:	3728      	adds	r7, #40	; 0x28
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	40012c00 	.word	0x40012c00
 8001894:	40021000 	.word	0x40021000
 8001898:	40010800 	.word	0x40010800
 800189c:	40010c00 	.word	0x40010c00
 80018a0:	40010000 	.word	0x40010000

080018a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80018a8:	bf00      	nop
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bc80      	pop	{r7}
 80018ae:	4770      	bx	lr

080018b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018b4:	e7fe      	b.n	80018b4 <HardFault_Handler+0x4>

080018b6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018b6:	b480      	push	{r7}
 80018b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018ba:	e7fe      	b.n	80018ba <MemManage_Handler+0x4>

080018bc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018c0:	e7fe      	b.n	80018c0 <BusFault_Handler+0x4>

080018c2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018c2:	b480      	push	{r7}
 80018c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018c6:	e7fe      	b.n	80018c6 <UsageFault_Handler+0x4>

080018c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018cc:	bf00      	nop
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bc80      	pop	{r7}
 80018d2:	4770      	bx	lr

080018d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018d8:	bf00      	nop
 80018da:	46bd      	mov	sp, r7
 80018dc:	bc80      	pop	{r7}
 80018de:	4770      	bx	lr

080018e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018e4:	bf00      	nop
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bc80      	pop	{r7}
 80018ea:	4770      	bx	lr

080018ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018f0:	f000 f930 	bl	8001b54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018f4:	bf00      	nop
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80018fc:	4802      	ldr	r0, [pc, #8]	; (8001908 <TIM1_BRK_IRQHandler+0x10>)
 80018fe:	f001 ff0e 	bl	800371e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 8001902:	bf00      	nop
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	20000134 	.word	0x20000134

0800190c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001910:	4802      	ldr	r0, [pc, #8]	; (800191c <TIM1_UP_IRQHandler+0x10>)
 8001912:	f001 ff04 	bl	800371e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001916:	bf00      	nop
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	20000134 	.word	0x20000134

08001920 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b086      	sub	sp, #24
 8001924:	af00      	add	r7, sp, #0
 8001926:	60f8      	str	r0, [r7, #12]
 8001928:	60b9      	str	r1, [r7, #8]
 800192a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800192c:	2300      	movs	r3, #0
 800192e:	617b      	str	r3, [r7, #20]
 8001930:	e00a      	b.n	8001948 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001932:	f3af 8000 	nop.w
 8001936:	4601      	mov	r1, r0
 8001938:	68bb      	ldr	r3, [r7, #8]
 800193a:	1c5a      	adds	r2, r3, #1
 800193c:	60ba      	str	r2, [r7, #8]
 800193e:	b2ca      	uxtb	r2, r1
 8001940:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001942:	697b      	ldr	r3, [r7, #20]
 8001944:	3301      	adds	r3, #1
 8001946:	617b      	str	r3, [r7, #20]
 8001948:	697a      	ldr	r2, [r7, #20]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	429a      	cmp	r2, r3
 800194e:	dbf0      	blt.n	8001932 <_read+0x12>
	}

return len;
 8001950:	687b      	ldr	r3, [r7, #4]
}
 8001952:	4618      	mov	r0, r3
 8001954:	3718      	adds	r7, #24
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
	...

0800195c <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b084      	sub	sp, #16
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001964:	4b11      	ldr	r3, [pc, #68]	; (80019ac <_sbrk+0x50>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d102      	bne.n	8001972 <_sbrk+0x16>
		heap_end = &end;
 800196c:	4b0f      	ldr	r3, [pc, #60]	; (80019ac <_sbrk+0x50>)
 800196e:	4a10      	ldr	r2, [pc, #64]	; (80019b0 <_sbrk+0x54>)
 8001970:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001972:	4b0e      	ldr	r3, [pc, #56]	; (80019ac <_sbrk+0x50>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001978:	4b0c      	ldr	r3, [pc, #48]	; (80019ac <_sbrk+0x50>)
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	4413      	add	r3, r2
 8001980:	466a      	mov	r2, sp
 8001982:	4293      	cmp	r3, r2
 8001984:	d907      	bls.n	8001996 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001986:	f002 fc9d 	bl	80042c4 <__errno>
 800198a:	4602      	mov	r2, r0
 800198c:	230c      	movs	r3, #12
 800198e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001990:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001994:	e006      	b.n	80019a4 <_sbrk+0x48>
	}

	heap_end += incr;
 8001996:	4b05      	ldr	r3, [pc, #20]	; (80019ac <_sbrk+0x50>)
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4413      	add	r3, r2
 800199e:	4a03      	ldr	r2, [pc, #12]	; (80019ac <_sbrk+0x50>)
 80019a0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80019a2:	68fb      	ldr	r3, [r7, #12]
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	3710      	adds	r7, #16
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	200000a4 	.word	0x200000a4
 80019b0:	20000180 	.word	0x20000180

080019b4 <_close>:

int _close(int file)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b083      	sub	sp, #12
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
	return -1;
 80019bc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	370c      	adds	r7, #12
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bc80      	pop	{r7}
 80019c8:	4770      	bx	lr

080019ca <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019ca:	b480      	push	{r7}
 80019cc:	b083      	sub	sp, #12
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	6078      	str	r0, [r7, #4]
 80019d2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019da:	605a      	str	r2, [r3, #4]
	return 0;
 80019dc:	2300      	movs	r3, #0
}
 80019de:	4618      	mov	r0, r3
 80019e0:	370c      	adds	r7, #12
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bc80      	pop	{r7}
 80019e6:	4770      	bx	lr

080019e8 <_isatty>:

int _isatty(int file)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b083      	sub	sp, #12
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
	return 1;
 80019f0:	2301      	movs	r3, #1
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	370c      	adds	r7, #12
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bc80      	pop	{r7}
 80019fa:	4770      	bx	lr

080019fc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b085      	sub	sp, #20
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	60f8      	str	r0, [r7, #12]
 8001a04:	60b9      	str	r1, [r7, #8]
 8001a06:	607a      	str	r2, [r7, #4]
	return 0;
 8001a08:	2300      	movs	r3, #0
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3714      	adds	r7, #20
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bc80      	pop	{r7}
 8001a12:	4770      	bx	lr

08001a14 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001a18:	4b15      	ldr	r3, [pc, #84]	; (8001a70 <SystemInit+0x5c>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a14      	ldr	r2, [pc, #80]	; (8001a70 <SystemInit+0x5c>)
 8001a1e:	f043 0301 	orr.w	r3, r3, #1
 8001a22:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001a24:	4b12      	ldr	r3, [pc, #72]	; (8001a70 <SystemInit+0x5c>)
 8001a26:	685a      	ldr	r2, [r3, #4]
 8001a28:	4911      	ldr	r1, [pc, #68]	; (8001a70 <SystemInit+0x5c>)
 8001a2a:	4b12      	ldr	r3, [pc, #72]	; (8001a74 <SystemInit+0x60>)
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001a30:	4b0f      	ldr	r3, [pc, #60]	; (8001a70 <SystemInit+0x5c>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a0e      	ldr	r2, [pc, #56]	; (8001a70 <SystemInit+0x5c>)
 8001a36:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001a3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a3e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001a40:	4b0b      	ldr	r3, [pc, #44]	; (8001a70 <SystemInit+0x5c>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a0a      	ldr	r2, [pc, #40]	; (8001a70 <SystemInit+0x5c>)
 8001a46:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a4a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001a4c:	4b08      	ldr	r3, [pc, #32]	; (8001a70 <SystemInit+0x5c>)
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	4a07      	ldr	r2, [pc, #28]	; (8001a70 <SystemInit+0x5c>)
 8001a52:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001a56:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001a58:	4b05      	ldr	r3, [pc, #20]	; (8001a70 <SystemInit+0x5c>)
 8001a5a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001a5e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001a60:	4b05      	ldr	r3, [pc, #20]	; (8001a78 <SystemInit+0x64>)
 8001a62:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001a66:	609a      	str	r2, [r3, #8]
#endif 
}
 8001a68:	bf00      	nop
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bc80      	pop	{r7}
 8001a6e:	4770      	bx	lr
 8001a70:	40021000 	.word	0x40021000
 8001a74:	f8ff0000 	.word	0xf8ff0000
 8001a78:	e000ed00 	.word	0xe000ed00

08001a7c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001a7c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001a7e:	e003      	b.n	8001a88 <LoopCopyDataInit>

08001a80 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001a80:	4b0b      	ldr	r3, [pc, #44]	; (8001ab0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001a82:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001a84:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001a86:	3104      	adds	r1, #4

08001a88 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001a88:	480a      	ldr	r0, [pc, #40]	; (8001ab4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001a8a:	4b0b      	ldr	r3, [pc, #44]	; (8001ab8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001a8c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001a8e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001a90:	d3f6      	bcc.n	8001a80 <CopyDataInit>
  ldr r2, =_sbss
 8001a92:	4a0a      	ldr	r2, [pc, #40]	; (8001abc <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001a94:	e002      	b.n	8001a9c <LoopFillZerobss>

08001a96 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001a96:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001a98:	f842 3b04 	str.w	r3, [r2], #4

08001a9c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001a9c:	4b08      	ldr	r3, [pc, #32]	; (8001ac0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001a9e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001aa0:	d3f9      	bcc.n	8001a96 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001aa2:	f7ff ffb7 	bl	8001a14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001aa6:	f002 fc13 	bl	80042d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001aaa:	f7ff fb85 	bl	80011b8 <main>
  bx lr
 8001aae:	4770      	bx	lr
  ldr r3, =_sidata
 8001ab0:	08005c68 	.word	0x08005c68
  ldr r0, =_sdata
 8001ab4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001ab8:	2000007c 	.word	0x2000007c
  ldr r2, =_sbss
 8001abc:	2000007c 	.word	0x2000007c
  ldr r3, = _ebss
 8001ac0:	2000017c 	.word	0x2000017c

08001ac4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ac4:	e7fe      	b.n	8001ac4 <ADC1_2_IRQHandler>
	...

08001ac8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001acc:	4b08      	ldr	r3, [pc, #32]	; (8001af0 <HAL_Init+0x28>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a07      	ldr	r2, [pc, #28]	; (8001af0 <HAL_Init+0x28>)
 8001ad2:	f043 0310 	orr.w	r3, r3, #16
 8001ad6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ad8:	2003      	movs	r0, #3
 8001ada:	f000 fd5f 	bl	800259c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ade:	2000      	movs	r0, #0
 8001ae0:	f000 f808 	bl	8001af4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ae4:	f7ff fda2 	bl	800162c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ae8:	2300      	movs	r3, #0
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	40022000 	.word	0x40022000

08001af4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001afc:	4b12      	ldr	r3, [pc, #72]	; (8001b48 <HAL_InitTick+0x54>)
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	4b12      	ldr	r3, [pc, #72]	; (8001b4c <HAL_InitTick+0x58>)
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	4619      	mov	r1, r3
 8001b06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b12:	4618      	mov	r0, r3
 8001b14:	f000 fd77 	bl	8002606 <HAL_SYSTICK_Config>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e00e      	b.n	8001b40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2b0f      	cmp	r3, #15
 8001b26:	d80a      	bhi.n	8001b3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b28:	2200      	movs	r2, #0
 8001b2a:	6879      	ldr	r1, [r7, #4]
 8001b2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001b30:	f000 fd3f 	bl	80025b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b34:	4a06      	ldr	r2, [pc, #24]	; (8001b50 <HAL_InitTick+0x5c>)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	e000      	b.n	8001b40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3708      	adds	r7, #8
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	2000000c 	.word	0x2000000c
 8001b4c:	20000014 	.word	0x20000014
 8001b50:	20000010 	.word	0x20000010

08001b54 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b58:	4b05      	ldr	r3, [pc, #20]	; (8001b70 <HAL_IncTick+0x1c>)
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	461a      	mov	r2, r3
 8001b5e:	4b05      	ldr	r3, [pc, #20]	; (8001b74 <HAL_IncTick+0x20>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4413      	add	r3, r2
 8001b64:	4a03      	ldr	r2, [pc, #12]	; (8001b74 <HAL_IncTick+0x20>)
 8001b66:	6013      	str	r3, [r2, #0]
}
 8001b68:	bf00      	nop
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bc80      	pop	{r7}
 8001b6e:	4770      	bx	lr
 8001b70:	20000014 	.word	0x20000014
 8001b74:	20000174 	.word	0x20000174

08001b78 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b7c:	4b02      	ldr	r3, [pc, #8]	; (8001b88 <HAL_GetTick+0x10>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bc80      	pop	{r7}
 8001b86:	4770      	bx	lr
 8001b88:	20000174 	.word	0x20000174

08001b8c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b086      	sub	sp, #24
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b94:	2300      	movs	r3, #0
 8001b96:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d101      	bne.n	8001bae <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001baa:	2301      	movs	r3, #1
 8001bac:	e0be      	b.n	8001d2c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	689b      	ldr	r3, [r3, #8]
 8001bb2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d109      	bne.n	8001bd0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001bca:	6878      	ldr	r0, [r7, #4]
 8001bcc:	f7ff fd60 	bl	8001690 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	f000 fbdd 	bl	8002390 <ADC_ConversionStop_Disable>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bde:	f003 0310 	and.w	r3, r3, #16
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	f040 8099 	bne.w	8001d1a <HAL_ADC_Init+0x18e>
 8001be8:	7dfb      	ldrb	r3, [r7, #23]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	f040 8095 	bne.w	8001d1a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bf4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001bf8:	f023 0302 	bic.w	r3, r3, #2
 8001bfc:	f043 0202 	orr.w	r2, r3, #2
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001c0c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	7b1b      	ldrb	r3, [r3, #12]
 8001c12:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001c14:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001c16:	68ba      	ldr	r2, [r7, #8]
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001c24:	d003      	beq.n	8001c2e <HAL_ADC_Init+0xa2>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	2b01      	cmp	r3, #1
 8001c2c:	d102      	bne.n	8001c34 <HAL_ADC_Init+0xa8>
 8001c2e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c32:	e000      	b.n	8001c36 <HAL_ADC_Init+0xaa>
 8001c34:	2300      	movs	r3, #0
 8001c36:	693a      	ldr	r2, [r7, #16]
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	7d1b      	ldrb	r3, [r3, #20]
 8001c40:	2b01      	cmp	r3, #1
 8001c42:	d119      	bne.n	8001c78 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	7b1b      	ldrb	r3, [r3, #12]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d109      	bne.n	8001c60 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	699b      	ldr	r3, [r3, #24]
 8001c50:	3b01      	subs	r3, #1
 8001c52:	035a      	lsls	r2, r3, #13
 8001c54:	693b      	ldr	r3, [r7, #16]
 8001c56:	4313      	orrs	r3, r2
 8001c58:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001c5c:	613b      	str	r3, [r7, #16]
 8001c5e:	e00b      	b.n	8001c78 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c64:	f043 0220 	orr.w	r2, r3, #32
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c70:	f043 0201 	orr.w	r2, r3, #1
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	693a      	ldr	r2, [r7, #16]
 8001c88:	430a      	orrs	r2, r1
 8001c8a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	689a      	ldr	r2, [r3, #8]
 8001c92:	4b28      	ldr	r3, [pc, #160]	; (8001d34 <HAL_ADC_Init+0x1a8>)
 8001c94:	4013      	ands	r3, r2
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	6812      	ldr	r2, [r2, #0]
 8001c9a:	68b9      	ldr	r1, [r7, #8]
 8001c9c:	430b      	orrs	r3, r1
 8001c9e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ca8:	d003      	beq.n	8001cb2 <HAL_ADC_Init+0x126>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	689b      	ldr	r3, [r3, #8]
 8001cae:	2b01      	cmp	r3, #1
 8001cb0:	d104      	bne.n	8001cbc <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	691b      	ldr	r3, [r3, #16]
 8001cb6:	3b01      	subs	r3, #1
 8001cb8:	051b      	lsls	r3, r3, #20
 8001cba:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cc2:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	68fa      	ldr	r2, [r7, #12]
 8001ccc:	430a      	orrs	r2, r1
 8001cce:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	689a      	ldr	r2, [r3, #8]
 8001cd6:	4b18      	ldr	r3, [pc, #96]	; (8001d38 <HAL_ADC_Init+0x1ac>)
 8001cd8:	4013      	ands	r3, r2
 8001cda:	68ba      	ldr	r2, [r7, #8]
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d10b      	bne.n	8001cf8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cea:	f023 0303 	bic.w	r3, r3, #3
 8001cee:	f043 0201 	orr.w	r2, r3, #1
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001cf6:	e018      	b.n	8001d2a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cfc:	f023 0312 	bic.w	r3, r3, #18
 8001d00:	f043 0210 	orr.w	r2, r3, #16
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d0c:	f043 0201 	orr.w	r2, r3, #1
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001d14:	2301      	movs	r3, #1
 8001d16:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001d18:	e007      	b.n	8001d2a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d1e:	f043 0210 	orr.w	r2, r3, #16
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001d26:	2301      	movs	r3, #1
 8001d28:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001d2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	3718      	adds	r7, #24
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	ffe1f7fd 	.word	0xffe1f7fd
 8001d38:	ff1f0efe 	.word	0xff1f0efe

08001d3c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b084      	sub	sp, #16
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d44:	2300      	movs	r3, #0
 8001d46:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001d4e:	2b01      	cmp	r3, #1
 8001d50:	d101      	bne.n	8001d56 <HAL_ADC_Start+0x1a>
 8001d52:	2302      	movs	r3, #2
 8001d54:	e098      	b.n	8001e88 <HAL_ADC_Start+0x14c>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2201      	movs	r2, #1
 8001d5a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	f000 fac4 	bl	80022ec <ADC_Enable>
 8001d64:	4603      	mov	r3, r0
 8001d66:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001d68:	7bfb      	ldrb	r3, [r7, #15]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	f040 8087 	bne.w	8001e7e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d74:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d78:	f023 0301 	bic.w	r3, r3, #1
 8001d7c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a41      	ldr	r2, [pc, #260]	; (8001e90 <HAL_ADC_Start+0x154>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d105      	bne.n	8001d9a <HAL_ADC_Start+0x5e>
 8001d8e:	4b41      	ldr	r3, [pc, #260]	; (8001e94 <HAL_ADC_Start+0x158>)
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d115      	bne.n	8001dc6 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d9e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d026      	beq.n	8001e02 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001db8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001dbc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001dc4:	e01d      	b.n	8001e02 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dca:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4a2f      	ldr	r2, [pc, #188]	; (8001e94 <HAL_ADC_Start+0x158>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d004      	beq.n	8001de6 <HAL_ADC_Start+0xaa>
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a2b      	ldr	r2, [pc, #172]	; (8001e90 <HAL_ADC_Start+0x154>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d10d      	bne.n	8001e02 <HAL_ADC_Start+0xc6>
 8001de6:	4b2b      	ldr	r3, [pc, #172]	; (8001e94 <HAL_ADC_Start+0x158>)
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d007      	beq.n	8001e02 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001df6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001dfa:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e06:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d006      	beq.n	8001e1c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e12:	f023 0206 	bic.w	r2, r3, #6
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	62da      	str	r2, [r3, #44]	; 0x2c
 8001e1a:	e002      	b.n	8001e22 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2200      	movs	r2, #0
 8001e20:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2200      	movs	r2, #0
 8001e26:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f06f 0202 	mvn.w	r2, #2
 8001e32:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	689b      	ldr	r3, [r3, #8]
 8001e3a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001e3e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001e42:	d113      	bne.n	8001e6c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001e48:	4a11      	ldr	r2, [pc, #68]	; (8001e90 <HAL_ADC_Start+0x154>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d105      	bne.n	8001e5a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001e4e:	4b11      	ldr	r3, [pc, #68]	; (8001e94 <HAL_ADC_Start+0x158>)
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d108      	bne.n	8001e6c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	689a      	ldr	r2, [r3, #8]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001e68:	609a      	str	r2, [r3, #8]
 8001e6a:	e00c      	b.n	8001e86 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	689a      	ldr	r2, [r3, #8]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001e7a:	609a      	str	r2, [r3, #8]
 8001e7c:	e003      	b.n	8001e86 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2200      	movs	r2, #0
 8001e82:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001e86:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	3710      	adds	r7, #16
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	40012800 	.word	0x40012800
 8001e94:	40012400 	.word	0x40012400

08001e98 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b084      	sub	sp, #16
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001eaa:	2b01      	cmp	r3, #1
 8001eac:	d101      	bne.n	8001eb2 <HAL_ADC_Stop+0x1a>
 8001eae:	2302      	movs	r3, #2
 8001eb0:	e01a      	b.n	8001ee8 <HAL_ADC_Stop+0x50>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f000 fa68 	bl	8002390 <ADC_ConversionStop_Disable>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001ec4:	7bfb      	ldrb	r3, [r7, #15]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d109      	bne.n	8001ede <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ece:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001ed2:	f023 0301 	bic.w	r3, r3, #1
 8001ed6:	f043 0201 	orr.w	r2, r3, #1
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001ee6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	3710      	adds	r7, #16
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}

08001ef0 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001ef0:	b590      	push	{r4, r7, lr}
 8001ef2:	b087      	sub	sp, #28
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
 8001ef8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001efa:	2300      	movs	r3, #0
 8001efc:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001efe:	2300      	movs	r3, #0
 8001f00:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8001f02:	2300      	movs	r3, #0
 8001f04:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001f06:	f7ff fe37 	bl	8001b78 <HAL_GetTick>
 8001f0a:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	689b      	ldr	r3, [r3, #8]
 8001f12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d00b      	beq.n	8001f32 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f1e:	f043 0220 	orr.w	r2, r3, #32
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2200      	movs	r2, #0
 8001f2a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	e0c8      	b.n	80020c4 <HAL_ADC_PollForConversion+0x1d4>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d12a      	bne.n	8001f96 <HAL_ADC_PollForConversion+0xa6>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f46:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d123      	bne.n	8001f96 <HAL_ADC_PollForConversion+0xa6>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001f4e:	e01a      	b.n	8001f86 <HAL_ADC_PollForConversion+0x96>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001f56:	d016      	beq.n	8001f86 <HAL_ADC_PollForConversion+0x96>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d007      	beq.n	8001f6e <HAL_ADC_PollForConversion+0x7e>
 8001f5e:	f7ff fe0b 	bl	8001b78 <HAL_GetTick>
 8001f62:	4602      	mov	r2, r0
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	1ad3      	subs	r3, r2, r3
 8001f68:	683a      	ldr	r2, [r7, #0]
 8001f6a:	429a      	cmp	r2, r3
 8001f6c:	d20b      	bcs.n	8001f86 <HAL_ADC_PollForConversion+0x96>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f72:	f043 0204 	orr.w	r2, r3, #4
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 8001f82:	2303      	movs	r3, #3
 8001f84:	e09e      	b.n	80020c4 <HAL_ADC_PollForConversion+0x1d4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f003 0302 	and.w	r3, r3, #2
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d0dd      	beq.n	8001f50 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001f94:	e06c      	b.n	8002070 <HAL_ADC_PollForConversion+0x180>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001f96:	4b4d      	ldr	r3, [pc, #308]	; (80020cc <HAL_ADC_PollForConversion+0x1dc>)
 8001f98:	681c      	ldr	r4, [r3, #0]
 8001f9a:	2002      	movs	r0, #2
 8001f9c:	f001 faa4 	bl	80034e8 <HAL_RCCEx_GetPeriphCLKFreq>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	6919      	ldr	r1, [r3, #16]
 8001fac:	4b48      	ldr	r3, [pc, #288]	; (80020d0 <HAL_ADC_PollForConversion+0x1e0>)
 8001fae:	400b      	ands	r3, r1
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d118      	bne.n	8001fe6 <HAL_ADC_PollForConversion+0xf6>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	68d9      	ldr	r1, [r3, #12]
 8001fba:	4b46      	ldr	r3, [pc, #280]	; (80020d4 <HAL_ADC_PollForConversion+0x1e4>)
 8001fbc:	400b      	ands	r3, r1
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d111      	bne.n	8001fe6 <HAL_ADC_PollForConversion+0xf6>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	6919      	ldr	r1, [r3, #16]
 8001fc8:	4b43      	ldr	r3, [pc, #268]	; (80020d8 <HAL_ADC_PollForConversion+0x1e8>)
 8001fca:	400b      	ands	r3, r1
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d108      	bne.n	8001fe2 <HAL_ADC_PollForConversion+0xf2>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	68d9      	ldr	r1, [r3, #12]
 8001fd6:	4b41      	ldr	r3, [pc, #260]	; (80020dc <HAL_ADC_PollForConversion+0x1ec>)
 8001fd8:	400b      	ands	r3, r1
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d101      	bne.n	8001fe2 <HAL_ADC_PollForConversion+0xf2>
 8001fde:	2314      	movs	r3, #20
 8001fe0:	e020      	b.n	8002024 <HAL_ADC_PollForConversion+0x134>
 8001fe2:	2329      	movs	r3, #41	; 0x29
 8001fe4:	e01e      	b.n	8002024 <HAL_ADC_PollForConversion+0x134>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	6919      	ldr	r1, [r3, #16]
 8001fec:	4b3a      	ldr	r3, [pc, #232]	; (80020d8 <HAL_ADC_PollForConversion+0x1e8>)
 8001fee:	400b      	ands	r3, r1
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d106      	bne.n	8002002 <HAL_ADC_PollForConversion+0x112>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	68d9      	ldr	r1, [r3, #12]
 8001ffa:	4b38      	ldr	r3, [pc, #224]	; (80020dc <HAL_ADC_PollForConversion+0x1ec>)
 8001ffc:	400b      	ands	r3, r1
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d00d      	beq.n	800201e <HAL_ADC_PollForConversion+0x12e>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	6919      	ldr	r1, [r3, #16]
 8002008:	4b35      	ldr	r3, [pc, #212]	; (80020e0 <HAL_ADC_PollForConversion+0x1f0>)
 800200a:	400b      	ands	r3, r1
 800200c:	2b00      	cmp	r3, #0
 800200e:	d108      	bne.n	8002022 <HAL_ADC_PollForConversion+0x132>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	68d9      	ldr	r1, [r3, #12]
 8002016:	4b32      	ldr	r3, [pc, #200]	; (80020e0 <HAL_ADC_PollForConversion+0x1f0>)
 8002018:	400b      	ands	r3, r1
 800201a:	2b00      	cmp	r3, #0
 800201c:	d101      	bne.n	8002022 <HAL_ADC_PollForConversion+0x132>
 800201e:	2354      	movs	r3, #84	; 0x54
 8002020:	e000      	b.n	8002024 <HAL_ADC_PollForConversion+0x134>
 8002022:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002024:	fb02 f303 	mul.w	r3, r2, r3
 8002028:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800202a:	e01d      	b.n	8002068 <HAL_ADC_PollForConversion+0x178>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002032:	d016      	beq.n	8002062 <HAL_ADC_PollForConversion+0x172>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d007      	beq.n	800204a <HAL_ADC_PollForConversion+0x15a>
 800203a:	f7ff fd9d 	bl	8001b78 <HAL_GetTick>
 800203e:	4602      	mov	r2, r0
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	1ad3      	subs	r3, r2, r3
 8002044:	683a      	ldr	r2, [r7, #0]
 8002046:	429a      	cmp	r2, r3
 8002048:	d20b      	bcs.n	8002062 <HAL_ADC_PollForConversion+0x172>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800204e:	f043 0204 	orr.w	r2, r3, #4
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2200      	movs	r2, #0
 800205a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 800205e:	2303      	movs	r3, #3
 8002060:	e030      	b.n	80020c4 <HAL_ADC_PollForConversion+0x1d4>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	3301      	adds	r3, #1
 8002066:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	693a      	ldr	r2, [r7, #16]
 800206c:	429a      	cmp	r2, r3
 800206e:	d8dd      	bhi.n	800202c <HAL_ADC_PollForConversion+0x13c>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f06f 0212 	mvn.w	r2, #18
 8002078:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800207e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	689b      	ldr	r3, [r3, #8]
 800208c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002090:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002094:	d115      	bne.n	80020c2 <HAL_ADC_PollForConversion+0x1d2>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800209a:	2b00      	cmp	r3, #0
 800209c:	d111      	bne.n	80020c2 <HAL_ADC_PollForConversion+0x1d2>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020a2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d105      	bne.n	80020c2 <HAL_ADC_PollForConversion+0x1d2>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ba:	f043 0201 	orr.w	r2, r3, #1
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80020c2:	2300      	movs	r3, #0
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	371c      	adds	r7, #28
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd90      	pop	{r4, r7, pc}
 80020cc:	2000000c 	.word	0x2000000c
 80020d0:	24924924 	.word	0x24924924
 80020d4:	00924924 	.word	0x00924924
 80020d8:	12492492 	.word	0x12492492
 80020dc:	00492492 	.word	0x00492492
 80020e0:	00249249 	.word	0x00249249

080020e4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	370c      	adds	r7, #12
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bc80      	pop	{r7}
 80020fa:	4770      	bx	lr

080020fc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80020fc:	b480      	push	{r7}
 80020fe:	b085      	sub	sp, #20
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
 8002104:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002106:	2300      	movs	r3, #0
 8002108:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800210a:	2300      	movs	r3, #0
 800210c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002114:	2b01      	cmp	r3, #1
 8002116:	d101      	bne.n	800211c <HAL_ADC_ConfigChannel+0x20>
 8002118:	2302      	movs	r3, #2
 800211a:	e0dc      	b.n	80022d6 <HAL_ADC_ConfigChannel+0x1da>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2201      	movs	r2, #1
 8002120:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	2b06      	cmp	r3, #6
 800212a:	d81c      	bhi.n	8002166 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	685a      	ldr	r2, [r3, #4]
 8002136:	4613      	mov	r3, r2
 8002138:	009b      	lsls	r3, r3, #2
 800213a:	4413      	add	r3, r2
 800213c:	3b05      	subs	r3, #5
 800213e:	221f      	movs	r2, #31
 8002140:	fa02 f303 	lsl.w	r3, r2, r3
 8002144:	43db      	mvns	r3, r3
 8002146:	4019      	ands	r1, r3
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	6818      	ldr	r0, [r3, #0]
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	685a      	ldr	r2, [r3, #4]
 8002150:	4613      	mov	r3, r2
 8002152:	009b      	lsls	r3, r3, #2
 8002154:	4413      	add	r3, r2
 8002156:	3b05      	subs	r3, #5
 8002158:	fa00 f203 	lsl.w	r2, r0, r3
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	430a      	orrs	r2, r1
 8002162:	635a      	str	r2, [r3, #52]	; 0x34
 8002164:	e03c      	b.n	80021e0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	2b0c      	cmp	r3, #12
 800216c:	d81c      	bhi.n	80021a8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	685a      	ldr	r2, [r3, #4]
 8002178:	4613      	mov	r3, r2
 800217a:	009b      	lsls	r3, r3, #2
 800217c:	4413      	add	r3, r2
 800217e:	3b23      	subs	r3, #35	; 0x23
 8002180:	221f      	movs	r2, #31
 8002182:	fa02 f303 	lsl.w	r3, r2, r3
 8002186:	43db      	mvns	r3, r3
 8002188:	4019      	ands	r1, r3
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	6818      	ldr	r0, [r3, #0]
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	685a      	ldr	r2, [r3, #4]
 8002192:	4613      	mov	r3, r2
 8002194:	009b      	lsls	r3, r3, #2
 8002196:	4413      	add	r3, r2
 8002198:	3b23      	subs	r3, #35	; 0x23
 800219a:	fa00 f203 	lsl.w	r2, r0, r3
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	430a      	orrs	r2, r1
 80021a4:	631a      	str	r2, [r3, #48]	; 0x30
 80021a6:	e01b      	b.n	80021e0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	685a      	ldr	r2, [r3, #4]
 80021b2:	4613      	mov	r3, r2
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	4413      	add	r3, r2
 80021b8:	3b41      	subs	r3, #65	; 0x41
 80021ba:	221f      	movs	r2, #31
 80021bc:	fa02 f303 	lsl.w	r3, r2, r3
 80021c0:	43db      	mvns	r3, r3
 80021c2:	4019      	ands	r1, r3
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	6818      	ldr	r0, [r3, #0]
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	685a      	ldr	r2, [r3, #4]
 80021cc:	4613      	mov	r3, r2
 80021ce:	009b      	lsls	r3, r3, #2
 80021d0:	4413      	add	r3, r2
 80021d2:	3b41      	subs	r3, #65	; 0x41
 80021d4:	fa00 f203 	lsl.w	r2, r0, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	430a      	orrs	r2, r1
 80021de:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	2b09      	cmp	r3, #9
 80021e6:	d91c      	bls.n	8002222 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	68d9      	ldr	r1, [r3, #12]
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	4613      	mov	r3, r2
 80021f4:	005b      	lsls	r3, r3, #1
 80021f6:	4413      	add	r3, r2
 80021f8:	3b1e      	subs	r3, #30
 80021fa:	2207      	movs	r2, #7
 80021fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002200:	43db      	mvns	r3, r3
 8002202:	4019      	ands	r1, r3
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	6898      	ldr	r0, [r3, #8]
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	681a      	ldr	r2, [r3, #0]
 800220c:	4613      	mov	r3, r2
 800220e:	005b      	lsls	r3, r3, #1
 8002210:	4413      	add	r3, r2
 8002212:	3b1e      	subs	r3, #30
 8002214:	fa00 f203 	lsl.w	r2, r0, r3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	430a      	orrs	r2, r1
 800221e:	60da      	str	r2, [r3, #12]
 8002220:	e019      	b.n	8002256 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	6919      	ldr	r1, [r3, #16]
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	4613      	mov	r3, r2
 800222e:	005b      	lsls	r3, r3, #1
 8002230:	4413      	add	r3, r2
 8002232:	2207      	movs	r2, #7
 8002234:	fa02 f303 	lsl.w	r3, r2, r3
 8002238:	43db      	mvns	r3, r3
 800223a:	4019      	ands	r1, r3
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	6898      	ldr	r0, [r3, #8]
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	4613      	mov	r3, r2
 8002246:	005b      	lsls	r3, r3, #1
 8002248:	4413      	add	r3, r2
 800224a:	fa00 f203 	lsl.w	r2, r0, r3
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	430a      	orrs	r2, r1
 8002254:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	2b10      	cmp	r3, #16
 800225c:	d003      	beq.n	8002266 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002262:	2b11      	cmp	r3, #17
 8002264:	d132      	bne.n	80022cc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4a1d      	ldr	r2, [pc, #116]	; (80022e0 <HAL_ADC_ConfigChannel+0x1e4>)
 800226c:	4293      	cmp	r3, r2
 800226e:	d125      	bne.n	80022bc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800227a:	2b00      	cmp	r3, #0
 800227c:	d126      	bne.n	80022cc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	689a      	ldr	r2, [r3, #8]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800228c:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	2b10      	cmp	r3, #16
 8002294:	d11a      	bne.n	80022cc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002296:	4b13      	ldr	r3, [pc, #76]	; (80022e4 <HAL_ADC_ConfigChannel+0x1e8>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4a13      	ldr	r2, [pc, #76]	; (80022e8 <HAL_ADC_ConfigChannel+0x1ec>)
 800229c:	fba2 2303 	umull	r2, r3, r2, r3
 80022a0:	0c9a      	lsrs	r2, r3, #18
 80022a2:	4613      	mov	r3, r2
 80022a4:	009b      	lsls	r3, r3, #2
 80022a6:	4413      	add	r3, r2
 80022a8:	005b      	lsls	r3, r3, #1
 80022aa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022ac:	e002      	b.n	80022b4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80022ae:	68bb      	ldr	r3, [r7, #8]
 80022b0:	3b01      	subs	r3, #1
 80022b2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d1f9      	bne.n	80022ae <HAL_ADC_ConfigChannel+0x1b2>
 80022ba:	e007      	b.n	80022cc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022c0:	f043 0220 	orr.w	r2, r3, #32
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80022c8:	2301      	movs	r3, #1
 80022ca:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2200      	movs	r2, #0
 80022d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80022d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	3714      	adds	r7, #20
 80022da:	46bd      	mov	sp, r7
 80022dc:	bc80      	pop	{r7}
 80022de:	4770      	bx	lr
 80022e0:	40012400 	.word	0x40012400
 80022e4:	2000000c 	.word	0x2000000c
 80022e8:	431bde83 	.word	0x431bde83

080022ec <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b084      	sub	sp, #16
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80022f4:	2300      	movs	r3, #0
 80022f6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80022f8:	2300      	movs	r3, #0
 80022fa:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	f003 0301 	and.w	r3, r3, #1
 8002306:	2b01      	cmp	r3, #1
 8002308:	d039      	beq.n	800237e <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	689a      	ldr	r2, [r3, #8]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f042 0201 	orr.w	r2, r2, #1
 8002318:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800231a:	4b1b      	ldr	r3, [pc, #108]	; (8002388 <ADC_Enable+0x9c>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a1b      	ldr	r2, [pc, #108]	; (800238c <ADC_Enable+0xa0>)
 8002320:	fba2 2303 	umull	r2, r3, r2, r3
 8002324:	0c9b      	lsrs	r3, r3, #18
 8002326:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002328:	e002      	b.n	8002330 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	3b01      	subs	r3, #1
 800232e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002330:	68bb      	ldr	r3, [r7, #8]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d1f9      	bne.n	800232a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002336:	f7ff fc1f 	bl	8001b78 <HAL_GetTick>
 800233a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800233c:	e018      	b.n	8002370 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800233e:	f7ff fc1b 	bl	8001b78 <HAL_GetTick>
 8002342:	4602      	mov	r2, r0
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	1ad3      	subs	r3, r2, r3
 8002348:	2b02      	cmp	r3, #2
 800234a:	d911      	bls.n	8002370 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002350:	f043 0210 	orr.w	r2, r3, #16
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800235c:	f043 0201 	orr.w	r2, r3, #1
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2200      	movs	r2, #0
 8002368:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 800236c:	2301      	movs	r3, #1
 800236e:	e007      	b.n	8002380 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	f003 0301 	and.w	r3, r3, #1
 800237a:	2b01      	cmp	r3, #1
 800237c:	d1df      	bne.n	800233e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800237e:	2300      	movs	r3, #0
}
 8002380:	4618      	mov	r0, r3
 8002382:	3710      	adds	r7, #16
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	2000000c 	.word	0x2000000c
 800238c:	431bde83 	.word	0x431bde83

08002390 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b084      	sub	sp, #16
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002398:	2300      	movs	r3, #0
 800239a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	f003 0301 	and.w	r3, r3, #1
 80023a6:	2b01      	cmp	r3, #1
 80023a8:	d127      	bne.n	80023fa <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	689a      	ldr	r2, [r3, #8]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f022 0201 	bic.w	r2, r2, #1
 80023b8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80023ba:	f7ff fbdd 	bl	8001b78 <HAL_GetTick>
 80023be:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80023c0:	e014      	b.n	80023ec <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80023c2:	f7ff fbd9 	bl	8001b78 <HAL_GetTick>
 80023c6:	4602      	mov	r2, r0
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	1ad3      	subs	r3, r2, r3
 80023cc:	2b02      	cmp	r3, #2
 80023ce:	d90d      	bls.n	80023ec <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023d4:	f043 0210 	orr.w	r2, r3, #16
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023e0:	f043 0201 	orr.w	r2, r3, #1
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 80023e8:	2301      	movs	r3, #1
 80023ea:	e007      	b.n	80023fc <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	689b      	ldr	r3, [r3, #8]
 80023f2:	f003 0301 	and.w	r3, r3, #1
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d0e3      	beq.n	80023c2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80023fa:	2300      	movs	r3, #0
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3710      	adds	r7, #16
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}

08002404 <__NVIC_SetPriorityGrouping>:
{
 8002404:	b480      	push	{r7}
 8002406:	b085      	sub	sp, #20
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	f003 0307 	and.w	r3, r3, #7
 8002412:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002414:	4b0c      	ldr	r3, [pc, #48]	; (8002448 <__NVIC_SetPriorityGrouping+0x44>)
 8002416:	68db      	ldr	r3, [r3, #12]
 8002418:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800241a:	68ba      	ldr	r2, [r7, #8]
 800241c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002420:	4013      	ands	r3, r2
 8002422:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800242c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002430:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002434:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002436:	4a04      	ldr	r2, [pc, #16]	; (8002448 <__NVIC_SetPriorityGrouping+0x44>)
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	60d3      	str	r3, [r2, #12]
}
 800243c:	bf00      	nop
 800243e:	3714      	adds	r7, #20
 8002440:	46bd      	mov	sp, r7
 8002442:	bc80      	pop	{r7}
 8002444:	4770      	bx	lr
 8002446:	bf00      	nop
 8002448:	e000ed00 	.word	0xe000ed00

0800244c <__NVIC_GetPriorityGrouping>:
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002450:	4b04      	ldr	r3, [pc, #16]	; (8002464 <__NVIC_GetPriorityGrouping+0x18>)
 8002452:	68db      	ldr	r3, [r3, #12]
 8002454:	0a1b      	lsrs	r3, r3, #8
 8002456:	f003 0307 	and.w	r3, r3, #7
}
 800245a:	4618      	mov	r0, r3
 800245c:	46bd      	mov	sp, r7
 800245e:	bc80      	pop	{r7}
 8002460:	4770      	bx	lr
 8002462:	bf00      	nop
 8002464:	e000ed00 	.word	0xe000ed00

08002468 <__NVIC_EnableIRQ>:
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
 800246e:	4603      	mov	r3, r0
 8002470:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002472:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002476:	2b00      	cmp	r3, #0
 8002478:	db0b      	blt.n	8002492 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800247a:	79fb      	ldrb	r3, [r7, #7]
 800247c:	f003 021f 	and.w	r2, r3, #31
 8002480:	4906      	ldr	r1, [pc, #24]	; (800249c <__NVIC_EnableIRQ+0x34>)
 8002482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002486:	095b      	lsrs	r3, r3, #5
 8002488:	2001      	movs	r0, #1
 800248a:	fa00 f202 	lsl.w	r2, r0, r2
 800248e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002492:	bf00      	nop
 8002494:	370c      	adds	r7, #12
 8002496:	46bd      	mov	sp, r7
 8002498:	bc80      	pop	{r7}
 800249a:	4770      	bx	lr
 800249c:	e000e100 	.word	0xe000e100

080024a0 <__NVIC_SetPriority>:
{
 80024a0:	b480      	push	{r7}
 80024a2:	b083      	sub	sp, #12
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	4603      	mov	r3, r0
 80024a8:	6039      	str	r1, [r7, #0]
 80024aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	db0a      	blt.n	80024ca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	b2da      	uxtb	r2, r3
 80024b8:	490c      	ldr	r1, [pc, #48]	; (80024ec <__NVIC_SetPriority+0x4c>)
 80024ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024be:	0112      	lsls	r2, r2, #4
 80024c0:	b2d2      	uxtb	r2, r2
 80024c2:	440b      	add	r3, r1
 80024c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80024c8:	e00a      	b.n	80024e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	b2da      	uxtb	r2, r3
 80024ce:	4908      	ldr	r1, [pc, #32]	; (80024f0 <__NVIC_SetPriority+0x50>)
 80024d0:	79fb      	ldrb	r3, [r7, #7]
 80024d2:	f003 030f 	and.w	r3, r3, #15
 80024d6:	3b04      	subs	r3, #4
 80024d8:	0112      	lsls	r2, r2, #4
 80024da:	b2d2      	uxtb	r2, r2
 80024dc:	440b      	add	r3, r1
 80024de:	761a      	strb	r2, [r3, #24]
}
 80024e0:	bf00      	nop
 80024e2:	370c      	adds	r7, #12
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bc80      	pop	{r7}
 80024e8:	4770      	bx	lr
 80024ea:	bf00      	nop
 80024ec:	e000e100 	.word	0xe000e100
 80024f0:	e000ed00 	.word	0xe000ed00

080024f4 <NVIC_EncodePriority>:
{
 80024f4:	b480      	push	{r7}
 80024f6:	b089      	sub	sp, #36	; 0x24
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	60f8      	str	r0, [r7, #12]
 80024fc:	60b9      	str	r1, [r7, #8]
 80024fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	f003 0307 	and.w	r3, r3, #7
 8002506:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002508:	69fb      	ldr	r3, [r7, #28]
 800250a:	f1c3 0307 	rsb	r3, r3, #7
 800250e:	2b04      	cmp	r3, #4
 8002510:	bf28      	it	cs
 8002512:	2304      	movcs	r3, #4
 8002514:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002516:	69fb      	ldr	r3, [r7, #28]
 8002518:	3304      	adds	r3, #4
 800251a:	2b06      	cmp	r3, #6
 800251c:	d902      	bls.n	8002524 <NVIC_EncodePriority+0x30>
 800251e:	69fb      	ldr	r3, [r7, #28]
 8002520:	3b03      	subs	r3, #3
 8002522:	e000      	b.n	8002526 <NVIC_EncodePriority+0x32>
 8002524:	2300      	movs	r3, #0
 8002526:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002528:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800252c:	69bb      	ldr	r3, [r7, #24]
 800252e:	fa02 f303 	lsl.w	r3, r2, r3
 8002532:	43da      	mvns	r2, r3
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	401a      	ands	r2, r3
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800253c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	fa01 f303 	lsl.w	r3, r1, r3
 8002546:	43d9      	mvns	r1, r3
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800254c:	4313      	orrs	r3, r2
}
 800254e:	4618      	mov	r0, r3
 8002550:	3724      	adds	r7, #36	; 0x24
 8002552:	46bd      	mov	sp, r7
 8002554:	bc80      	pop	{r7}
 8002556:	4770      	bx	lr

08002558 <SysTick_Config>:
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b082      	sub	sp, #8
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	3b01      	subs	r3, #1
 8002564:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002568:	d301      	bcc.n	800256e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800256a:	2301      	movs	r3, #1
 800256c:	e00f      	b.n	800258e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800256e:	4a0a      	ldr	r2, [pc, #40]	; (8002598 <SysTick_Config+0x40>)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	3b01      	subs	r3, #1
 8002574:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002576:	210f      	movs	r1, #15
 8002578:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800257c:	f7ff ff90 	bl	80024a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002580:	4b05      	ldr	r3, [pc, #20]	; (8002598 <SysTick_Config+0x40>)
 8002582:	2200      	movs	r2, #0
 8002584:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002586:	4b04      	ldr	r3, [pc, #16]	; (8002598 <SysTick_Config+0x40>)
 8002588:	2207      	movs	r2, #7
 800258a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800258c:	2300      	movs	r3, #0
}
 800258e:	4618      	mov	r0, r3
 8002590:	3708      	adds	r7, #8
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
 8002596:	bf00      	nop
 8002598:	e000e010 	.word	0xe000e010

0800259c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b082      	sub	sp, #8
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025a4:	6878      	ldr	r0, [r7, #4]
 80025a6:	f7ff ff2d 	bl	8002404 <__NVIC_SetPriorityGrouping>
}
 80025aa:	bf00      	nop
 80025ac:	3708      	adds	r7, #8
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}

080025b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025b2:	b580      	push	{r7, lr}
 80025b4:	b086      	sub	sp, #24
 80025b6:	af00      	add	r7, sp, #0
 80025b8:	4603      	mov	r3, r0
 80025ba:	60b9      	str	r1, [r7, #8]
 80025bc:	607a      	str	r2, [r7, #4]
 80025be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025c0:	2300      	movs	r3, #0
 80025c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025c4:	f7ff ff42 	bl	800244c <__NVIC_GetPriorityGrouping>
 80025c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025ca:	687a      	ldr	r2, [r7, #4]
 80025cc:	68b9      	ldr	r1, [r7, #8]
 80025ce:	6978      	ldr	r0, [r7, #20]
 80025d0:	f7ff ff90 	bl	80024f4 <NVIC_EncodePriority>
 80025d4:	4602      	mov	r2, r0
 80025d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025da:	4611      	mov	r1, r2
 80025dc:	4618      	mov	r0, r3
 80025de:	f7ff ff5f 	bl	80024a0 <__NVIC_SetPriority>
}
 80025e2:	bf00      	nop
 80025e4:	3718      	adds	r7, #24
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}

080025ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025ea:	b580      	push	{r7, lr}
 80025ec:	b082      	sub	sp, #8
 80025ee:	af00      	add	r7, sp, #0
 80025f0:	4603      	mov	r3, r0
 80025f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7ff ff35 	bl	8002468 <__NVIC_EnableIRQ>
}
 80025fe:	bf00      	nop
 8002600:	3708      	adds	r7, #8
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}

08002606 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002606:	b580      	push	{r7, lr}
 8002608:	b082      	sub	sp, #8
 800260a:	af00      	add	r7, sp, #0
 800260c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800260e:	6878      	ldr	r0, [r7, #4]
 8002610:	f7ff ffa2 	bl	8002558 <SysTick_Config>
 8002614:	4603      	mov	r3, r0
}
 8002616:	4618      	mov	r0, r3
 8002618:	3708      	adds	r7, #8
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}
	...

08002620 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002620:	b480      	push	{r7}
 8002622:	b08b      	sub	sp, #44	; 0x2c
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
 8002628:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800262a:	2300      	movs	r3, #0
 800262c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800262e:	2300      	movs	r3, #0
 8002630:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002632:	e127      	b.n	8002884 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002634:	2201      	movs	r2, #1
 8002636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002638:	fa02 f303 	lsl.w	r3, r2, r3
 800263c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	69fa      	ldr	r2, [r7, #28]
 8002644:	4013      	ands	r3, r2
 8002646:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002648:	69ba      	ldr	r2, [r7, #24]
 800264a:	69fb      	ldr	r3, [r7, #28]
 800264c:	429a      	cmp	r2, r3
 800264e:	f040 8116 	bne.w	800287e <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	2b12      	cmp	r3, #18
 8002658:	d034      	beq.n	80026c4 <HAL_GPIO_Init+0xa4>
 800265a:	2b12      	cmp	r3, #18
 800265c:	d80d      	bhi.n	800267a <HAL_GPIO_Init+0x5a>
 800265e:	2b02      	cmp	r3, #2
 8002660:	d02b      	beq.n	80026ba <HAL_GPIO_Init+0x9a>
 8002662:	2b02      	cmp	r3, #2
 8002664:	d804      	bhi.n	8002670 <HAL_GPIO_Init+0x50>
 8002666:	2b00      	cmp	r3, #0
 8002668:	d031      	beq.n	80026ce <HAL_GPIO_Init+0xae>
 800266a:	2b01      	cmp	r3, #1
 800266c:	d01c      	beq.n	80026a8 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800266e:	e048      	b.n	8002702 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002670:	2b03      	cmp	r3, #3
 8002672:	d043      	beq.n	80026fc <HAL_GPIO_Init+0xdc>
 8002674:	2b11      	cmp	r3, #17
 8002676:	d01b      	beq.n	80026b0 <HAL_GPIO_Init+0x90>
          break;
 8002678:	e043      	b.n	8002702 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800267a:	4a89      	ldr	r2, [pc, #548]	; (80028a0 <HAL_GPIO_Init+0x280>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d026      	beq.n	80026ce <HAL_GPIO_Init+0xae>
 8002680:	4a87      	ldr	r2, [pc, #540]	; (80028a0 <HAL_GPIO_Init+0x280>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d806      	bhi.n	8002694 <HAL_GPIO_Init+0x74>
 8002686:	4a87      	ldr	r2, [pc, #540]	; (80028a4 <HAL_GPIO_Init+0x284>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d020      	beq.n	80026ce <HAL_GPIO_Init+0xae>
 800268c:	4a86      	ldr	r2, [pc, #536]	; (80028a8 <HAL_GPIO_Init+0x288>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d01d      	beq.n	80026ce <HAL_GPIO_Init+0xae>
          break;
 8002692:	e036      	b.n	8002702 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002694:	4a85      	ldr	r2, [pc, #532]	; (80028ac <HAL_GPIO_Init+0x28c>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d019      	beq.n	80026ce <HAL_GPIO_Init+0xae>
 800269a:	4a85      	ldr	r2, [pc, #532]	; (80028b0 <HAL_GPIO_Init+0x290>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d016      	beq.n	80026ce <HAL_GPIO_Init+0xae>
 80026a0:	4a84      	ldr	r2, [pc, #528]	; (80028b4 <HAL_GPIO_Init+0x294>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d013      	beq.n	80026ce <HAL_GPIO_Init+0xae>
          break;
 80026a6:	e02c      	b.n	8002702 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	623b      	str	r3, [r7, #32]
          break;
 80026ae:	e028      	b.n	8002702 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	68db      	ldr	r3, [r3, #12]
 80026b4:	3304      	adds	r3, #4
 80026b6:	623b      	str	r3, [r7, #32]
          break;
 80026b8:	e023      	b.n	8002702 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	68db      	ldr	r3, [r3, #12]
 80026be:	3308      	adds	r3, #8
 80026c0:	623b      	str	r3, [r7, #32]
          break;
 80026c2:	e01e      	b.n	8002702 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	68db      	ldr	r3, [r3, #12]
 80026c8:	330c      	adds	r3, #12
 80026ca:	623b      	str	r3, [r7, #32]
          break;
 80026cc:	e019      	b.n	8002702 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d102      	bne.n	80026dc <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80026d6:	2304      	movs	r3, #4
 80026d8:	623b      	str	r3, [r7, #32]
          break;
 80026da:	e012      	b.n	8002702 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d105      	bne.n	80026f0 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80026e4:	2308      	movs	r3, #8
 80026e6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	69fa      	ldr	r2, [r7, #28]
 80026ec:	611a      	str	r2, [r3, #16]
          break;
 80026ee:	e008      	b.n	8002702 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80026f0:	2308      	movs	r3, #8
 80026f2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	69fa      	ldr	r2, [r7, #28]
 80026f8:	615a      	str	r2, [r3, #20]
          break;
 80026fa:	e002      	b.n	8002702 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80026fc:	2300      	movs	r3, #0
 80026fe:	623b      	str	r3, [r7, #32]
          break;
 8002700:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002702:	69bb      	ldr	r3, [r7, #24]
 8002704:	2bff      	cmp	r3, #255	; 0xff
 8002706:	d801      	bhi.n	800270c <HAL_GPIO_Init+0xec>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	e001      	b.n	8002710 <HAL_GPIO_Init+0xf0>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	3304      	adds	r3, #4
 8002710:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002712:	69bb      	ldr	r3, [r7, #24]
 8002714:	2bff      	cmp	r3, #255	; 0xff
 8002716:	d802      	bhi.n	800271e <HAL_GPIO_Init+0xfe>
 8002718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800271a:	009b      	lsls	r3, r3, #2
 800271c:	e002      	b.n	8002724 <HAL_GPIO_Init+0x104>
 800271e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002720:	3b08      	subs	r3, #8
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	210f      	movs	r1, #15
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	fa01 f303 	lsl.w	r3, r1, r3
 8002732:	43db      	mvns	r3, r3
 8002734:	401a      	ands	r2, r3
 8002736:	6a39      	ldr	r1, [r7, #32]
 8002738:	693b      	ldr	r3, [r7, #16]
 800273a:	fa01 f303 	lsl.w	r3, r1, r3
 800273e:	431a      	orrs	r2, r3
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800274c:	2b00      	cmp	r3, #0
 800274e:	f000 8096 	beq.w	800287e <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002752:	4b59      	ldr	r3, [pc, #356]	; (80028b8 <HAL_GPIO_Init+0x298>)
 8002754:	699b      	ldr	r3, [r3, #24]
 8002756:	4a58      	ldr	r2, [pc, #352]	; (80028b8 <HAL_GPIO_Init+0x298>)
 8002758:	f043 0301 	orr.w	r3, r3, #1
 800275c:	6193      	str	r3, [r2, #24]
 800275e:	4b56      	ldr	r3, [pc, #344]	; (80028b8 <HAL_GPIO_Init+0x298>)
 8002760:	699b      	ldr	r3, [r3, #24]
 8002762:	f003 0301 	and.w	r3, r3, #1
 8002766:	60bb      	str	r3, [r7, #8]
 8002768:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800276a:	4a54      	ldr	r2, [pc, #336]	; (80028bc <HAL_GPIO_Init+0x29c>)
 800276c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800276e:	089b      	lsrs	r3, r3, #2
 8002770:	3302      	adds	r3, #2
 8002772:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002776:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800277a:	f003 0303 	and.w	r3, r3, #3
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	220f      	movs	r2, #15
 8002782:	fa02 f303 	lsl.w	r3, r2, r3
 8002786:	43db      	mvns	r3, r3
 8002788:	68fa      	ldr	r2, [r7, #12]
 800278a:	4013      	ands	r3, r2
 800278c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	4a4b      	ldr	r2, [pc, #300]	; (80028c0 <HAL_GPIO_Init+0x2a0>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d013      	beq.n	80027be <HAL_GPIO_Init+0x19e>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	4a4a      	ldr	r2, [pc, #296]	; (80028c4 <HAL_GPIO_Init+0x2a4>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d00d      	beq.n	80027ba <HAL_GPIO_Init+0x19a>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4a49      	ldr	r2, [pc, #292]	; (80028c8 <HAL_GPIO_Init+0x2a8>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d007      	beq.n	80027b6 <HAL_GPIO_Init+0x196>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	4a48      	ldr	r2, [pc, #288]	; (80028cc <HAL_GPIO_Init+0x2ac>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d101      	bne.n	80027b2 <HAL_GPIO_Init+0x192>
 80027ae:	2303      	movs	r3, #3
 80027b0:	e006      	b.n	80027c0 <HAL_GPIO_Init+0x1a0>
 80027b2:	2304      	movs	r3, #4
 80027b4:	e004      	b.n	80027c0 <HAL_GPIO_Init+0x1a0>
 80027b6:	2302      	movs	r3, #2
 80027b8:	e002      	b.n	80027c0 <HAL_GPIO_Init+0x1a0>
 80027ba:	2301      	movs	r3, #1
 80027bc:	e000      	b.n	80027c0 <HAL_GPIO_Init+0x1a0>
 80027be:	2300      	movs	r3, #0
 80027c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027c2:	f002 0203 	and.w	r2, r2, #3
 80027c6:	0092      	lsls	r2, r2, #2
 80027c8:	4093      	lsls	r3, r2
 80027ca:	68fa      	ldr	r2, [r7, #12]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80027d0:	493a      	ldr	r1, [pc, #232]	; (80028bc <HAL_GPIO_Init+0x29c>)
 80027d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027d4:	089b      	lsrs	r3, r3, #2
 80027d6:	3302      	adds	r3, #2
 80027d8:	68fa      	ldr	r2, [r7, #12]
 80027da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d006      	beq.n	80027f8 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80027ea:	4b39      	ldr	r3, [pc, #228]	; (80028d0 <HAL_GPIO_Init+0x2b0>)
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	4938      	ldr	r1, [pc, #224]	; (80028d0 <HAL_GPIO_Init+0x2b0>)
 80027f0:	69bb      	ldr	r3, [r7, #24]
 80027f2:	4313      	orrs	r3, r2
 80027f4:	600b      	str	r3, [r1, #0]
 80027f6:	e006      	b.n	8002806 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80027f8:	4b35      	ldr	r3, [pc, #212]	; (80028d0 <HAL_GPIO_Init+0x2b0>)
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	69bb      	ldr	r3, [r7, #24]
 80027fe:	43db      	mvns	r3, r3
 8002800:	4933      	ldr	r1, [pc, #204]	; (80028d0 <HAL_GPIO_Init+0x2b0>)
 8002802:	4013      	ands	r3, r2
 8002804:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800280e:	2b00      	cmp	r3, #0
 8002810:	d006      	beq.n	8002820 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002812:	4b2f      	ldr	r3, [pc, #188]	; (80028d0 <HAL_GPIO_Init+0x2b0>)
 8002814:	685a      	ldr	r2, [r3, #4]
 8002816:	492e      	ldr	r1, [pc, #184]	; (80028d0 <HAL_GPIO_Init+0x2b0>)
 8002818:	69bb      	ldr	r3, [r7, #24]
 800281a:	4313      	orrs	r3, r2
 800281c:	604b      	str	r3, [r1, #4]
 800281e:	e006      	b.n	800282e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002820:	4b2b      	ldr	r3, [pc, #172]	; (80028d0 <HAL_GPIO_Init+0x2b0>)
 8002822:	685a      	ldr	r2, [r3, #4]
 8002824:	69bb      	ldr	r3, [r7, #24]
 8002826:	43db      	mvns	r3, r3
 8002828:	4929      	ldr	r1, [pc, #164]	; (80028d0 <HAL_GPIO_Init+0x2b0>)
 800282a:	4013      	ands	r3, r2
 800282c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002836:	2b00      	cmp	r3, #0
 8002838:	d006      	beq.n	8002848 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800283a:	4b25      	ldr	r3, [pc, #148]	; (80028d0 <HAL_GPIO_Init+0x2b0>)
 800283c:	689a      	ldr	r2, [r3, #8]
 800283e:	4924      	ldr	r1, [pc, #144]	; (80028d0 <HAL_GPIO_Init+0x2b0>)
 8002840:	69bb      	ldr	r3, [r7, #24]
 8002842:	4313      	orrs	r3, r2
 8002844:	608b      	str	r3, [r1, #8]
 8002846:	e006      	b.n	8002856 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002848:	4b21      	ldr	r3, [pc, #132]	; (80028d0 <HAL_GPIO_Init+0x2b0>)
 800284a:	689a      	ldr	r2, [r3, #8]
 800284c:	69bb      	ldr	r3, [r7, #24]
 800284e:	43db      	mvns	r3, r3
 8002850:	491f      	ldr	r1, [pc, #124]	; (80028d0 <HAL_GPIO_Init+0x2b0>)
 8002852:	4013      	ands	r3, r2
 8002854:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800285e:	2b00      	cmp	r3, #0
 8002860:	d006      	beq.n	8002870 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002862:	4b1b      	ldr	r3, [pc, #108]	; (80028d0 <HAL_GPIO_Init+0x2b0>)
 8002864:	68da      	ldr	r2, [r3, #12]
 8002866:	491a      	ldr	r1, [pc, #104]	; (80028d0 <HAL_GPIO_Init+0x2b0>)
 8002868:	69bb      	ldr	r3, [r7, #24]
 800286a:	4313      	orrs	r3, r2
 800286c:	60cb      	str	r3, [r1, #12]
 800286e:	e006      	b.n	800287e <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002870:	4b17      	ldr	r3, [pc, #92]	; (80028d0 <HAL_GPIO_Init+0x2b0>)
 8002872:	68da      	ldr	r2, [r3, #12]
 8002874:	69bb      	ldr	r3, [r7, #24]
 8002876:	43db      	mvns	r3, r3
 8002878:	4915      	ldr	r1, [pc, #84]	; (80028d0 <HAL_GPIO_Init+0x2b0>)
 800287a:	4013      	ands	r3, r2
 800287c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800287e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002880:	3301      	adds	r3, #1
 8002882:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800288a:	fa22 f303 	lsr.w	r3, r2, r3
 800288e:	2b00      	cmp	r3, #0
 8002890:	f47f aed0 	bne.w	8002634 <HAL_GPIO_Init+0x14>
  }
}
 8002894:	bf00      	nop
 8002896:	372c      	adds	r7, #44	; 0x2c
 8002898:	46bd      	mov	sp, r7
 800289a:	bc80      	pop	{r7}
 800289c:	4770      	bx	lr
 800289e:	bf00      	nop
 80028a0:	10210000 	.word	0x10210000
 80028a4:	10110000 	.word	0x10110000
 80028a8:	10120000 	.word	0x10120000
 80028ac:	10310000 	.word	0x10310000
 80028b0:	10320000 	.word	0x10320000
 80028b4:	10220000 	.word	0x10220000
 80028b8:	40021000 	.word	0x40021000
 80028bc:	40010000 	.word	0x40010000
 80028c0:	40010800 	.word	0x40010800
 80028c4:	40010c00 	.word	0x40010c00
 80028c8:	40011000 	.word	0x40011000
 80028cc:	40011400 	.word	0x40011400
 80028d0:	40010400 	.word	0x40010400

080028d4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d101      	bne.n	80028e6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	e11f      	b.n	8002b26 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028ec:	b2db      	uxtb	r3, r3
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d106      	bne.n	8002900 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2200      	movs	r2, #0
 80028f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80028fa:	6878      	ldr	r0, [r7, #4]
 80028fc:	f7fe ff04 	bl	8001708 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2224      	movs	r2, #36	; 0x24
 8002904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f022 0201 	bic.w	r2, r2, #1
 8002916:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002926:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002936:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002938:	f000 fcda 	bl	80032f0 <HAL_RCC_GetPCLK1Freq>
 800293c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	4a7b      	ldr	r2, [pc, #492]	; (8002b30 <HAL_I2C_Init+0x25c>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d807      	bhi.n	8002958 <HAL_I2C_Init+0x84>
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	4a7a      	ldr	r2, [pc, #488]	; (8002b34 <HAL_I2C_Init+0x260>)
 800294c:	4293      	cmp	r3, r2
 800294e:	bf94      	ite	ls
 8002950:	2301      	movls	r3, #1
 8002952:	2300      	movhi	r3, #0
 8002954:	b2db      	uxtb	r3, r3
 8002956:	e006      	b.n	8002966 <HAL_I2C_Init+0x92>
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	4a77      	ldr	r2, [pc, #476]	; (8002b38 <HAL_I2C_Init+0x264>)
 800295c:	4293      	cmp	r3, r2
 800295e:	bf94      	ite	ls
 8002960:	2301      	movls	r3, #1
 8002962:	2300      	movhi	r3, #0
 8002964:	b2db      	uxtb	r3, r3
 8002966:	2b00      	cmp	r3, #0
 8002968:	d001      	beq.n	800296e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	e0db      	b.n	8002b26 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	4a72      	ldr	r2, [pc, #456]	; (8002b3c <HAL_I2C_Init+0x268>)
 8002972:	fba2 2303 	umull	r2, r3, r2, r3
 8002976:	0c9b      	lsrs	r3, r3, #18
 8002978:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	68ba      	ldr	r2, [r7, #8]
 800298a:	430a      	orrs	r2, r1
 800298c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	6a1b      	ldr	r3, [r3, #32]
 8002994:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	4a64      	ldr	r2, [pc, #400]	; (8002b30 <HAL_I2C_Init+0x25c>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d802      	bhi.n	80029a8 <HAL_I2C_Init+0xd4>
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	3301      	adds	r3, #1
 80029a6:	e009      	b.n	80029bc <HAL_I2C_Init+0xe8>
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80029ae:	fb02 f303 	mul.w	r3, r2, r3
 80029b2:	4a63      	ldr	r2, [pc, #396]	; (8002b40 <HAL_I2C_Init+0x26c>)
 80029b4:	fba2 2303 	umull	r2, r3, r2, r3
 80029b8:	099b      	lsrs	r3, r3, #6
 80029ba:	3301      	adds	r3, #1
 80029bc:	687a      	ldr	r2, [r7, #4]
 80029be:	6812      	ldr	r2, [r2, #0]
 80029c0:	430b      	orrs	r3, r1
 80029c2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	69db      	ldr	r3, [r3, #28]
 80029ca:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80029ce:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	4956      	ldr	r1, [pc, #344]	; (8002b30 <HAL_I2C_Init+0x25c>)
 80029d8:	428b      	cmp	r3, r1
 80029da:	d80d      	bhi.n	80029f8 <HAL_I2C_Init+0x124>
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	1e59      	subs	r1, r3, #1
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	005b      	lsls	r3, r3, #1
 80029e6:	fbb1 f3f3 	udiv	r3, r1, r3
 80029ea:	3301      	adds	r3, #1
 80029ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029f0:	2b04      	cmp	r3, #4
 80029f2:	bf38      	it	cc
 80029f4:	2304      	movcc	r3, #4
 80029f6:	e04f      	b.n	8002a98 <HAL_I2C_Init+0x1c4>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d111      	bne.n	8002a24 <HAL_I2C_Init+0x150>
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	1e58      	subs	r0, r3, #1
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6859      	ldr	r1, [r3, #4]
 8002a08:	460b      	mov	r3, r1
 8002a0a:	005b      	lsls	r3, r3, #1
 8002a0c:	440b      	add	r3, r1
 8002a0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a12:	3301      	adds	r3, #1
 8002a14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	bf0c      	ite	eq
 8002a1c:	2301      	moveq	r3, #1
 8002a1e:	2300      	movne	r3, #0
 8002a20:	b2db      	uxtb	r3, r3
 8002a22:	e012      	b.n	8002a4a <HAL_I2C_Init+0x176>
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	1e58      	subs	r0, r3, #1
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6859      	ldr	r1, [r3, #4]
 8002a2c:	460b      	mov	r3, r1
 8002a2e:	009b      	lsls	r3, r3, #2
 8002a30:	440b      	add	r3, r1
 8002a32:	0099      	lsls	r1, r3, #2
 8002a34:	440b      	add	r3, r1
 8002a36:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a3a:	3301      	adds	r3, #1
 8002a3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	bf0c      	ite	eq
 8002a44:	2301      	moveq	r3, #1
 8002a46:	2300      	movne	r3, #0
 8002a48:	b2db      	uxtb	r3, r3
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d001      	beq.n	8002a52 <HAL_I2C_Init+0x17e>
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e022      	b.n	8002a98 <HAL_I2C_Init+0x1c4>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d10e      	bne.n	8002a78 <HAL_I2C_Init+0x1a4>
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	1e58      	subs	r0, r3, #1
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6859      	ldr	r1, [r3, #4]
 8002a62:	460b      	mov	r3, r1
 8002a64:	005b      	lsls	r3, r3, #1
 8002a66:	440b      	add	r3, r1
 8002a68:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a6c:	3301      	adds	r3, #1
 8002a6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a72:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a76:	e00f      	b.n	8002a98 <HAL_I2C_Init+0x1c4>
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	1e58      	subs	r0, r3, #1
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6859      	ldr	r1, [r3, #4]
 8002a80:	460b      	mov	r3, r1
 8002a82:	009b      	lsls	r3, r3, #2
 8002a84:	440b      	add	r3, r1
 8002a86:	0099      	lsls	r1, r3, #2
 8002a88:	440b      	add	r3, r1
 8002a8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a8e:	3301      	adds	r3, #1
 8002a90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a94:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002a98:	6879      	ldr	r1, [r7, #4]
 8002a9a:	6809      	ldr	r1, [r1, #0]
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	69da      	ldr	r2, [r3, #28]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6a1b      	ldr	r3, [r3, #32]
 8002ab2:	431a      	orrs	r2, r3
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	430a      	orrs	r2, r1
 8002aba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	689b      	ldr	r3, [r3, #8]
 8002ac2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002ac6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002aca:	687a      	ldr	r2, [r7, #4]
 8002acc:	6911      	ldr	r1, [r2, #16]
 8002ace:	687a      	ldr	r2, [r7, #4]
 8002ad0:	68d2      	ldr	r2, [r2, #12]
 8002ad2:	4311      	orrs	r1, r2
 8002ad4:	687a      	ldr	r2, [r7, #4]
 8002ad6:	6812      	ldr	r2, [r2, #0]
 8002ad8:	430b      	orrs	r3, r1
 8002ada:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	68db      	ldr	r3, [r3, #12]
 8002ae2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	695a      	ldr	r2, [r3, #20]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	699b      	ldr	r3, [r3, #24]
 8002aee:	431a      	orrs	r2, r3
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	430a      	orrs	r2, r1
 8002af6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	681a      	ldr	r2, [r3, #0]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f042 0201 	orr.w	r2, r2, #1
 8002b06:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2220      	movs	r2, #32
 8002b12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2200      	movs	r2, #0
 8002b20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002b24:	2300      	movs	r3, #0
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	3710      	adds	r7, #16
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	000186a0 	.word	0x000186a0
 8002b34:	001e847f 	.word	0x001e847f
 8002b38:	003d08ff 	.word	0x003d08ff
 8002b3c:	431bde83 	.word	0x431bde83
 8002b40:	10624dd3 	.word	0x10624dd3

08002b44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b086      	sub	sp, #24
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d101      	bne.n	8002b56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	e26c      	b.n	8003030 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 0301 	and.w	r3, r3, #1
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	f000 8087 	beq.w	8002c72 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b64:	4b92      	ldr	r3, [pc, #584]	; (8002db0 <HAL_RCC_OscConfig+0x26c>)
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	f003 030c 	and.w	r3, r3, #12
 8002b6c:	2b04      	cmp	r3, #4
 8002b6e:	d00c      	beq.n	8002b8a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002b70:	4b8f      	ldr	r3, [pc, #572]	; (8002db0 <HAL_RCC_OscConfig+0x26c>)
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	f003 030c 	and.w	r3, r3, #12
 8002b78:	2b08      	cmp	r3, #8
 8002b7a:	d112      	bne.n	8002ba2 <HAL_RCC_OscConfig+0x5e>
 8002b7c:	4b8c      	ldr	r3, [pc, #560]	; (8002db0 <HAL_RCC_OscConfig+0x26c>)
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b88:	d10b      	bne.n	8002ba2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b8a:	4b89      	ldr	r3, [pc, #548]	; (8002db0 <HAL_RCC_OscConfig+0x26c>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d06c      	beq.n	8002c70 <HAL_RCC_OscConfig+0x12c>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d168      	bne.n	8002c70 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e246      	b.n	8003030 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002baa:	d106      	bne.n	8002bba <HAL_RCC_OscConfig+0x76>
 8002bac:	4b80      	ldr	r3, [pc, #512]	; (8002db0 <HAL_RCC_OscConfig+0x26c>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a7f      	ldr	r2, [pc, #508]	; (8002db0 <HAL_RCC_OscConfig+0x26c>)
 8002bb2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bb6:	6013      	str	r3, [r2, #0]
 8002bb8:	e02e      	b.n	8002c18 <HAL_RCC_OscConfig+0xd4>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d10c      	bne.n	8002bdc <HAL_RCC_OscConfig+0x98>
 8002bc2:	4b7b      	ldr	r3, [pc, #492]	; (8002db0 <HAL_RCC_OscConfig+0x26c>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a7a      	ldr	r2, [pc, #488]	; (8002db0 <HAL_RCC_OscConfig+0x26c>)
 8002bc8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bcc:	6013      	str	r3, [r2, #0]
 8002bce:	4b78      	ldr	r3, [pc, #480]	; (8002db0 <HAL_RCC_OscConfig+0x26c>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a77      	ldr	r2, [pc, #476]	; (8002db0 <HAL_RCC_OscConfig+0x26c>)
 8002bd4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002bd8:	6013      	str	r3, [r2, #0]
 8002bda:	e01d      	b.n	8002c18 <HAL_RCC_OscConfig+0xd4>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002be4:	d10c      	bne.n	8002c00 <HAL_RCC_OscConfig+0xbc>
 8002be6:	4b72      	ldr	r3, [pc, #456]	; (8002db0 <HAL_RCC_OscConfig+0x26c>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4a71      	ldr	r2, [pc, #452]	; (8002db0 <HAL_RCC_OscConfig+0x26c>)
 8002bec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002bf0:	6013      	str	r3, [r2, #0]
 8002bf2:	4b6f      	ldr	r3, [pc, #444]	; (8002db0 <HAL_RCC_OscConfig+0x26c>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a6e      	ldr	r2, [pc, #440]	; (8002db0 <HAL_RCC_OscConfig+0x26c>)
 8002bf8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bfc:	6013      	str	r3, [r2, #0]
 8002bfe:	e00b      	b.n	8002c18 <HAL_RCC_OscConfig+0xd4>
 8002c00:	4b6b      	ldr	r3, [pc, #428]	; (8002db0 <HAL_RCC_OscConfig+0x26c>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a6a      	ldr	r2, [pc, #424]	; (8002db0 <HAL_RCC_OscConfig+0x26c>)
 8002c06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c0a:	6013      	str	r3, [r2, #0]
 8002c0c:	4b68      	ldr	r3, [pc, #416]	; (8002db0 <HAL_RCC_OscConfig+0x26c>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a67      	ldr	r2, [pc, #412]	; (8002db0 <HAL_RCC_OscConfig+0x26c>)
 8002c12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c16:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d013      	beq.n	8002c48 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c20:	f7fe ffaa 	bl	8001b78 <HAL_GetTick>
 8002c24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c26:	e008      	b.n	8002c3a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c28:	f7fe ffa6 	bl	8001b78 <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	2b64      	cmp	r3, #100	; 0x64
 8002c34:	d901      	bls.n	8002c3a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002c36:	2303      	movs	r3, #3
 8002c38:	e1fa      	b.n	8003030 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c3a:	4b5d      	ldr	r3, [pc, #372]	; (8002db0 <HAL_RCC_OscConfig+0x26c>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d0f0      	beq.n	8002c28 <HAL_RCC_OscConfig+0xe4>
 8002c46:	e014      	b.n	8002c72 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c48:	f7fe ff96 	bl	8001b78 <HAL_GetTick>
 8002c4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c4e:	e008      	b.n	8002c62 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c50:	f7fe ff92 	bl	8001b78 <HAL_GetTick>
 8002c54:	4602      	mov	r2, r0
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	1ad3      	subs	r3, r2, r3
 8002c5a:	2b64      	cmp	r3, #100	; 0x64
 8002c5c:	d901      	bls.n	8002c62 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002c5e:	2303      	movs	r3, #3
 8002c60:	e1e6      	b.n	8003030 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c62:	4b53      	ldr	r3, [pc, #332]	; (8002db0 <HAL_RCC_OscConfig+0x26c>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d1f0      	bne.n	8002c50 <HAL_RCC_OscConfig+0x10c>
 8002c6e:	e000      	b.n	8002c72 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 0302 	and.w	r3, r3, #2
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d063      	beq.n	8002d46 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c7e:	4b4c      	ldr	r3, [pc, #304]	; (8002db0 <HAL_RCC_OscConfig+0x26c>)
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	f003 030c 	and.w	r3, r3, #12
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d00b      	beq.n	8002ca2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002c8a:	4b49      	ldr	r3, [pc, #292]	; (8002db0 <HAL_RCC_OscConfig+0x26c>)
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	f003 030c 	and.w	r3, r3, #12
 8002c92:	2b08      	cmp	r3, #8
 8002c94:	d11c      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x18c>
 8002c96:	4b46      	ldr	r3, [pc, #280]	; (8002db0 <HAL_RCC_OscConfig+0x26c>)
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d116      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ca2:	4b43      	ldr	r3, [pc, #268]	; (8002db0 <HAL_RCC_OscConfig+0x26c>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0302 	and.w	r3, r3, #2
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d005      	beq.n	8002cba <HAL_RCC_OscConfig+0x176>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	691b      	ldr	r3, [r3, #16]
 8002cb2:	2b01      	cmp	r3, #1
 8002cb4:	d001      	beq.n	8002cba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e1ba      	b.n	8003030 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cba:	4b3d      	ldr	r3, [pc, #244]	; (8002db0 <HAL_RCC_OscConfig+0x26c>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	695b      	ldr	r3, [r3, #20]
 8002cc6:	00db      	lsls	r3, r3, #3
 8002cc8:	4939      	ldr	r1, [pc, #228]	; (8002db0 <HAL_RCC_OscConfig+0x26c>)
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cce:	e03a      	b.n	8002d46 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	691b      	ldr	r3, [r3, #16]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d020      	beq.n	8002d1a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002cd8:	4b36      	ldr	r3, [pc, #216]	; (8002db4 <HAL_RCC_OscConfig+0x270>)
 8002cda:	2201      	movs	r2, #1
 8002cdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cde:	f7fe ff4b 	bl	8001b78 <HAL_GetTick>
 8002ce2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ce4:	e008      	b.n	8002cf8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ce6:	f7fe ff47 	bl	8001b78 <HAL_GetTick>
 8002cea:	4602      	mov	r2, r0
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	1ad3      	subs	r3, r2, r3
 8002cf0:	2b02      	cmp	r3, #2
 8002cf2:	d901      	bls.n	8002cf8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002cf4:	2303      	movs	r3, #3
 8002cf6:	e19b      	b.n	8003030 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cf8:	4b2d      	ldr	r3, [pc, #180]	; (8002db0 <HAL_RCC_OscConfig+0x26c>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f003 0302 	and.w	r3, r3, #2
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d0f0      	beq.n	8002ce6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d04:	4b2a      	ldr	r3, [pc, #168]	; (8002db0 <HAL_RCC_OscConfig+0x26c>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	695b      	ldr	r3, [r3, #20]
 8002d10:	00db      	lsls	r3, r3, #3
 8002d12:	4927      	ldr	r1, [pc, #156]	; (8002db0 <HAL_RCC_OscConfig+0x26c>)
 8002d14:	4313      	orrs	r3, r2
 8002d16:	600b      	str	r3, [r1, #0]
 8002d18:	e015      	b.n	8002d46 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d1a:	4b26      	ldr	r3, [pc, #152]	; (8002db4 <HAL_RCC_OscConfig+0x270>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d20:	f7fe ff2a 	bl	8001b78 <HAL_GetTick>
 8002d24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d26:	e008      	b.n	8002d3a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d28:	f7fe ff26 	bl	8001b78 <HAL_GetTick>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	1ad3      	subs	r3, r2, r3
 8002d32:	2b02      	cmp	r3, #2
 8002d34:	d901      	bls.n	8002d3a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002d36:	2303      	movs	r3, #3
 8002d38:	e17a      	b.n	8003030 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d3a:	4b1d      	ldr	r3, [pc, #116]	; (8002db0 <HAL_RCC_OscConfig+0x26c>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f003 0302 	and.w	r3, r3, #2
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d1f0      	bne.n	8002d28 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 0308 	and.w	r3, r3, #8
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d03a      	beq.n	8002dc8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	699b      	ldr	r3, [r3, #24]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d019      	beq.n	8002d8e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d5a:	4b17      	ldr	r3, [pc, #92]	; (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d60:	f7fe ff0a 	bl	8001b78 <HAL_GetTick>
 8002d64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d66:	e008      	b.n	8002d7a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d68:	f7fe ff06 	bl	8001b78 <HAL_GetTick>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d901      	bls.n	8002d7a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002d76:	2303      	movs	r3, #3
 8002d78:	e15a      	b.n	8003030 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d7a:	4b0d      	ldr	r3, [pc, #52]	; (8002db0 <HAL_RCC_OscConfig+0x26c>)
 8002d7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d7e:	f003 0302 	and.w	r3, r3, #2
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d0f0      	beq.n	8002d68 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002d86:	2001      	movs	r0, #1
 8002d88:	f000 fada 	bl	8003340 <RCC_Delay>
 8002d8c:	e01c      	b.n	8002dc8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d8e:	4b0a      	ldr	r3, [pc, #40]	; (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002d90:	2200      	movs	r2, #0
 8002d92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d94:	f7fe fef0 	bl	8001b78 <HAL_GetTick>
 8002d98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d9a:	e00f      	b.n	8002dbc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d9c:	f7fe feec 	bl	8001b78 <HAL_GetTick>
 8002da0:	4602      	mov	r2, r0
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	1ad3      	subs	r3, r2, r3
 8002da6:	2b02      	cmp	r3, #2
 8002da8:	d908      	bls.n	8002dbc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002daa:	2303      	movs	r3, #3
 8002dac:	e140      	b.n	8003030 <HAL_RCC_OscConfig+0x4ec>
 8002dae:	bf00      	nop
 8002db0:	40021000 	.word	0x40021000
 8002db4:	42420000 	.word	0x42420000
 8002db8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002dbc:	4b9e      	ldr	r3, [pc, #632]	; (8003038 <HAL_RCC_OscConfig+0x4f4>)
 8002dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc0:	f003 0302 	and.w	r3, r3, #2
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d1e9      	bne.n	8002d9c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f003 0304 	and.w	r3, r3, #4
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	f000 80a6 	beq.w	8002f22 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002dda:	4b97      	ldr	r3, [pc, #604]	; (8003038 <HAL_RCC_OscConfig+0x4f4>)
 8002ddc:	69db      	ldr	r3, [r3, #28]
 8002dde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d10d      	bne.n	8002e02 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002de6:	4b94      	ldr	r3, [pc, #592]	; (8003038 <HAL_RCC_OscConfig+0x4f4>)
 8002de8:	69db      	ldr	r3, [r3, #28]
 8002dea:	4a93      	ldr	r2, [pc, #588]	; (8003038 <HAL_RCC_OscConfig+0x4f4>)
 8002dec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002df0:	61d3      	str	r3, [r2, #28]
 8002df2:	4b91      	ldr	r3, [pc, #580]	; (8003038 <HAL_RCC_OscConfig+0x4f4>)
 8002df4:	69db      	ldr	r3, [r3, #28]
 8002df6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dfa:	60bb      	str	r3, [r7, #8]
 8002dfc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e02:	4b8e      	ldr	r3, [pc, #568]	; (800303c <HAL_RCC_OscConfig+0x4f8>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d118      	bne.n	8002e40 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e0e:	4b8b      	ldr	r3, [pc, #556]	; (800303c <HAL_RCC_OscConfig+0x4f8>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a8a      	ldr	r2, [pc, #552]	; (800303c <HAL_RCC_OscConfig+0x4f8>)
 8002e14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e18:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e1a:	f7fe fead 	bl	8001b78 <HAL_GetTick>
 8002e1e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e20:	e008      	b.n	8002e34 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e22:	f7fe fea9 	bl	8001b78 <HAL_GetTick>
 8002e26:	4602      	mov	r2, r0
 8002e28:	693b      	ldr	r3, [r7, #16]
 8002e2a:	1ad3      	subs	r3, r2, r3
 8002e2c:	2b64      	cmp	r3, #100	; 0x64
 8002e2e:	d901      	bls.n	8002e34 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002e30:	2303      	movs	r3, #3
 8002e32:	e0fd      	b.n	8003030 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e34:	4b81      	ldr	r3, [pc, #516]	; (800303c <HAL_RCC_OscConfig+0x4f8>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d0f0      	beq.n	8002e22 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	68db      	ldr	r3, [r3, #12]
 8002e44:	2b01      	cmp	r3, #1
 8002e46:	d106      	bne.n	8002e56 <HAL_RCC_OscConfig+0x312>
 8002e48:	4b7b      	ldr	r3, [pc, #492]	; (8003038 <HAL_RCC_OscConfig+0x4f4>)
 8002e4a:	6a1b      	ldr	r3, [r3, #32]
 8002e4c:	4a7a      	ldr	r2, [pc, #488]	; (8003038 <HAL_RCC_OscConfig+0x4f4>)
 8002e4e:	f043 0301 	orr.w	r3, r3, #1
 8002e52:	6213      	str	r3, [r2, #32]
 8002e54:	e02d      	b.n	8002eb2 <HAL_RCC_OscConfig+0x36e>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	68db      	ldr	r3, [r3, #12]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d10c      	bne.n	8002e78 <HAL_RCC_OscConfig+0x334>
 8002e5e:	4b76      	ldr	r3, [pc, #472]	; (8003038 <HAL_RCC_OscConfig+0x4f4>)
 8002e60:	6a1b      	ldr	r3, [r3, #32]
 8002e62:	4a75      	ldr	r2, [pc, #468]	; (8003038 <HAL_RCC_OscConfig+0x4f4>)
 8002e64:	f023 0301 	bic.w	r3, r3, #1
 8002e68:	6213      	str	r3, [r2, #32]
 8002e6a:	4b73      	ldr	r3, [pc, #460]	; (8003038 <HAL_RCC_OscConfig+0x4f4>)
 8002e6c:	6a1b      	ldr	r3, [r3, #32]
 8002e6e:	4a72      	ldr	r2, [pc, #456]	; (8003038 <HAL_RCC_OscConfig+0x4f4>)
 8002e70:	f023 0304 	bic.w	r3, r3, #4
 8002e74:	6213      	str	r3, [r2, #32]
 8002e76:	e01c      	b.n	8002eb2 <HAL_RCC_OscConfig+0x36e>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	68db      	ldr	r3, [r3, #12]
 8002e7c:	2b05      	cmp	r3, #5
 8002e7e:	d10c      	bne.n	8002e9a <HAL_RCC_OscConfig+0x356>
 8002e80:	4b6d      	ldr	r3, [pc, #436]	; (8003038 <HAL_RCC_OscConfig+0x4f4>)
 8002e82:	6a1b      	ldr	r3, [r3, #32]
 8002e84:	4a6c      	ldr	r2, [pc, #432]	; (8003038 <HAL_RCC_OscConfig+0x4f4>)
 8002e86:	f043 0304 	orr.w	r3, r3, #4
 8002e8a:	6213      	str	r3, [r2, #32]
 8002e8c:	4b6a      	ldr	r3, [pc, #424]	; (8003038 <HAL_RCC_OscConfig+0x4f4>)
 8002e8e:	6a1b      	ldr	r3, [r3, #32]
 8002e90:	4a69      	ldr	r2, [pc, #420]	; (8003038 <HAL_RCC_OscConfig+0x4f4>)
 8002e92:	f043 0301 	orr.w	r3, r3, #1
 8002e96:	6213      	str	r3, [r2, #32]
 8002e98:	e00b      	b.n	8002eb2 <HAL_RCC_OscConfig+0x36e>
 8002e9a:	4b67      	ldr	r3, [pc, #412]	; (8003038 <HAL_RCC_OscConfig+0x4f4>)
 8002e9c:	6a1b      	ldr	r3, [r3, #32]
 8002e9e:	4a66      	ldr	r2, [pc, #408]	; (8003038 <HAL_RCC_OscConfig+0x4f4>)
 8002ea0:	f023 0301 	bic.w	r3, r3, #1
 8002ea4:	6213      	str	r3, [r2, #32]
 8002ea6:	4b64      	ldr	r3, [pc, #400]	; (8003038 <HAL_RCC_OscConfig+0x4f4>)
 8002ea8:	6a1b      	ldr	r3, [r3, #32]
 8002eaa:	4a63      	ldr	r2, [pc, #396]	; (8003038 <HAL_RCC_OscConfig+0x4f4>)
 8002eac:	f023 0304 	bic.w	r3, r3, #4
 8002eb0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	68db      	ldr	r3, [r3, #12]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d015      	beq.n	8002ee6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002eba:	f7fe fe5d 	bl	8001b78 <HAL_GetTick>
 8002ebe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ec0:	e00a      	b.n	8002ed8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ec2:	f7fe fe59 	bl	8001b78 <HAL_GetTick>
 8002ec6:	4602      	mov	r2, r0
 8002ec8:	693b      	ldr	r3, [r7, #16]
 8002eca:	1ad3      	subs	r3, r2, r3
 8002ecc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d901      	bls.n	8002ed8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002ed4:	2303      	movs	r3, #3
 8002ed6:	e0ab      	b.n	8003030 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ed8:	4b57      	ldr	r3, [pc, #348]	; (8003038 <HAL_RCC_OscConfig+0x4f4>)
 8002eda:	6a1b      	ldr	r3, [r3, #32]
 8002edc:	f003 0302 	and.w	r3, r3, #2
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d0ee      	beq.n	8002ec2 <HAL_RCC_OscConfig+0x37e>
 8002ee4:	e014      	b.n	8002f10 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ee6:	f7fe fe47 	bl	8001b78 <HAL_GetTick>
 8002eea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002eec:	e00a      	b.n	8002f04 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002eee:	f7fe fe43 	bl	8001b78 <HAL_GetTick>
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	1ad3      	subs	r3, r2, r3
 8002ef8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d901      	bls.n	8002f04 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002f00:	2303      	movs	r3, #3
 8002f02:	e095      	b.n	8003030 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f04:	4b4c      	ldr	r3, [pc, #304]	; (8003038 <HAL_RCC_OscConfig+0x4f4>)
 8002f06:	6a1b      	ldr	r3, [r3, #32]
 8002f08:	f003 0302 	and.w	r3, r3, #2
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d1ee      	bne.n	8002eee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002f10:	7dfb      	ldrb	r3, [r7, #23]
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d105      	bne.n	8002f22 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f16:	4b48      	ldr	r3, [pc, #288]	; (8003038 <HAL_RCC_OscConfig+0x4f4>)
 8002f18:	69db      	ldr	r3, [r3, #28]
 8002f1a:	4a47      	ldr	r2, [pc, #284]	; (8003038 <HAL_RCC_OscConfig+0x4f4>)
 8002f1c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f20:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	69db      	ldr	r3, [r3, #28]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	f000 8081 	beq.w	800302e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f2c:	4b42      	ldr	r3, [pc, #264]	; (8003038 <HAL_RCC_OscConfig+0x4f4>)
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	f003 030c 	and.w	r3, r3, #12
 8002f34:	2b08      	cmp	r3, #8
 8002f36:	d061      	beq.n	8002ffc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	69db      	ldr	r3, [r3, #28]
 8002f3c:	2b02      	cmp	r3, #2
 8002f3e:	d146      	bne.n	8002fce <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f40:	4b3f      	ldr	r3, [pc, #252]	; (8003040 <HAL_RCC_OscConfig+0x4fc>)
 8002f42:	2200      	movs	r2, #0
 8002f44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f46:	f7fe fe17 	bl	8001b78 <HAL_GetTick>
 8002f4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f4c:	e008      	b.n	8002f60 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f4e:	f7fe fe13 	bl	8001b78 <HAL_GetTick>
 8002f52:	4602      	mov	r2, r0
 8002f54:	693b      	ldr	r3, [r7, #16]
 8002f56:	1ad3      	subs	r3, r2, r3
 8002f58:	2b02      	cmp	r3, #2
 8002f5a:	d901      	bls.n	8002f60 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002f5c:	2303      	movs	r3, #3
 8002f5e:	e067      	b.n	8003030 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f60:	4b35      	ldr	r3, [pc, #212]	; (8003038 <HAL_RCC_OscConfig+0x4f4>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d1f0      	bne.n	8002f4e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6a1b      	ldr	r3, [r3, #32]
 8002f70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f74:	d108      	bne.n	8002f88 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002f76:	4b30      	ldr	r3, [pc, #192]	; (8003038 <HAL_RCC_OscConfig+0x4f4>)
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	492d      	ldr	r1, [pc, #180]	; (8003038 <HAL_RCC_OscConfig+0x4f4>)
 8002f84:	4313      	orrs	r3, r2
 8002f86:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f88:	4b2b      	ldr	r3, [pc, #172]	; (8003038 <HAL_RCC_OscConfig+0x4f4>)
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6a19      	ldr	r1, [r3, #32]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f98:	430b      	orrs	r3, r1
 8002f9a:	4927      	ldr	r1, [pc, #156]	; (8003038 <HAL_RCC_OscConfig+0x4f4>)
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002fa0:	4b27      	ldr	r3, [pc, #156]	; (8003040 <HAL_RCC_OscConfig+0x4fc>)
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fa6:	f7fe fde7 	bl	8001b78 <HAL_GetTick>
 8002faa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002fac:	e008      	b.n	8002fc0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fae:	f7fe fde3 	bl	8001b78 <HAL_GetTick>
 8002fb2:	4602      	mov	r2, r0
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	1ad3      	subs	r3, r2, r3
 8002fb8:	2b02      	cmp	r3, #2
 8002fba:	d901      	bls.n	8002fc0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002fbc:	2303      	movs	r3, #3
 8002fbe:	e037      	b.n	8003030 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002fc0:	4b1d      	ldr	r3, [pc, #116]	; (8003038 <HAL_RCC_OscConfig+0x4f4>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d0f0      	beq.n	8002fae <HAL_RCC_OscConfig+0x46a>
 8002fcc:	e02f      	b.n	800302e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fce:	4b1c      	ldr	r3, [pc, #112]	; (8003040 <HAL_RCC_OscConfig+0x4fc>)
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fd4:	f7fe fdd0 	bl	8001b78 <HAL_GetTick>
 8002fd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fda:	e008      	b.n	8002fee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fdc:	f7fe fdcc 	bl	8001b78 <HAL_GetTick>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	693b      	ldr	r3, [r7, #16]
 8002fe4:	1ad3      	subs	r3, r2, r3
 8002fe6:	2b02      	cmp	r3, #2
 8002fe8:	d901      	bls.n	8002fee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002fea:	2303      	movs	r3, #3
 8002fec:	e020      	b.n	8003030 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fee:	4b12      	ldr	r3, [pc, #72]	; (8003038 <HAL_RCC_OscConfig+0x4f4>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d1f0      	bne.n	8002fdc <HAL_RCC_OscConfig+0x498>
 8002ffa:	e018      	b.n	800302e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	69db      	ldr	r3, [r3, #28]
 8003000:	2b01      	cmp	r3, #1
 8003002:	d101      	bne.n	8003008 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	e013      	b.n	8003030 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003008:	4b0b      	ldr	r3, [pc, #44]	; (8003038 <HAL_RCC_OscConfig+0x4f4>)
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6a1b      	ldr	r3, [r3, #32]
 8003018:	429a      	cmp	r2, r3
 800301a:	d106      	bne.n	800302a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003026:	429a      	cmp	r2, r3
 8003028:	d001      	beq.n	800302e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800302a:	2301      	movs	r3, #1
 800302c:	e000      	b.n	8003030 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800302e:	2300      	movs	r3, #0
}
 8003030:	4618      	mov	r0, r3
 8003032:	3718      	adds	r7, #24
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}
 8003038:	40021000 	.word	0x40021000
 800303c:	40007000 	.word	0x40007000
 8003040:	42420060 	.word	0x42420060

08003044 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b084      	sub	sp, #16
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d101      	bne.n	8003058 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e0d0      	b.n	80031fa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003058:	4b6a      	ldr	r3, [pc, #424]	; (8003204 <HAL_RCC_ClockConfig+0x1c0>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0307 	and.w	r3, r3, #7
 8003060:	683a      	ldr	r2, [r7, #0]
 8003062:	429a      	cmp	r2, r3
 8003064:	d910      	bls.n	8003088 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003066:	4b67      	ldr	r3, [pc, #412]	; (8003204 <HAL_RCC_ClockConfig+0x1c0>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f023 0207 	bic.w	r2, r3, #7
 800306e:	4965      	ldr	r1, [pc, #404]	; (8003204 <HAL_RCC_ClockConfig+0x1c0>)
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	4313      	orrs	r3, r2
 8003074:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003076:	4b63      	ldr	r3, [pc, #396]	; (8003204 <HAL_RCC_ClockConfig+0x1c0>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0307 	and.w	r3, r3, #7
 800307e:	683a      	ldr	r2, [r7, #0]
 8003080:	429a      	cmp	r2, r3
 8003082:	d001      	beq.n	8003088 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	e0b8      	b.n	80031fa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f003 0302 	and.w	r3, r3, #2
 8003090:	2b00      	cmp	r3, #0
 8003092:	d020      	beq.n	80030d6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 0304 	and.w	r3, r3, #4
 800309c:	2b00      	cmp	r3, #0
 800309e:	d005      	beq.n	80030ac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80030a0:	4b59      	ldr	r3, [pc, #356]	; (8003208 <HAL_RCC_ClockConfig+0x1c4>)
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	4a58      	ldr	r2, [pc, #352]	; (8003208 <HAL_RCC_ClockConfig+0x1c4>)
 80030a6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80030aa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f003 0308 	and.w	r3, r3, #8
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d005      	beq.n	80030c4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80030b8:	4b53      	ldr	r3, [pc, #332]	; (8003208 <HAL_RCC_ClockConfig+0x1c4>)
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	4a52      	ldr	r2, [pc, #328]	; (8003208 <HAL_RCC_ClockConfig+0x1c4>)
 80030be:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80030c2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030c4:	4b50      	ldr	r3, [pc, #320]	; (8003208 <HAL_RCC_ClockConfig+0x1c4>)
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	494d      	ldr	r1, [pc, #308]	; (8003208 <HAL_RCC_ClockConfig+0x1c4>)
 80030d2:	4313      	orrs	r3, r2
 80030d4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0301 	and.w	r3, r3, #1
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d040      	beq.n	8003164 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	2b01      	cmp	r3, #1
 80030e8:	d107      	bne.n	80030fa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030ea:	4b47      	ldr	r3, [pc, #284]	; (8003208 <HAL_RCC_ClockConfig+0x1c4>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d115      	bne.n	8003122 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e07f      	b.n	80031fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	2b02      	cmp	r3, #2
 8003100:	d107      	bne.n	8003112 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003102:	4b41      	ldr	r3, [pc, #260]	; (8003208 <HAL_RCC_ClockConfig+0x1c4>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800310a:	2b00      	cmp	r3, #0
 800310c:	d109      	bne.n	8003122 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	e073      	b.n	80031fa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003112:	4b3d      	ldr	r3, [pc, #244]	; (8003208 <HAL_RCC_ClockConfig+0x1c4>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 0302 	and.w	r3, r3, #2
 800311a:	2b00      	cmp	r3, #0
 800311c:	d101      	bne.n	8003122 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800311e:	2301      	movs	r3, #1
 8003120:	e06b      	b.n	80031fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003122:	4b39      	ldr	r3, [pc, #228]	; (8003208 <HAL_RCC_ClockConfig+0x1c4>)
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	f023 0203 	bic.w	r2, r3, #3
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	4936      	ldr	r1, [pc, #216]	; (8003208 <HAL_RCC_ClockConfig+0x1c4>)
 8003130:	4313      	orrs	r3, r2
 8003132:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003134:	f7fe fd20 	bl	8001b78 <HAL_GetTick>
 8003138:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800313a:	e00a      	b.n	8003152 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800313c:	f7fe fd1c 	bl	8001b78 <HAL_GetTick>
 8003140:	4602      	mov	r2, r0
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	1ad3      	subs	r3, r2, r3
 8003146:	f241 3288 	movw	r2, #5000	; 0x1388
 800314a:	4293      	cmp	r3, r2
 800314c:	d901      	bls.n	8003152 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800314e:	2303      	movs	r3, #3
 8003150:	e053      	b.n	80031fa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003152:	4b2d      	ldr	r3, [pc, #180]	; (8003208 <HAL_RCC_ClockConfig+0x1c4>)
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	f003 020c 	and.w	r2, r3, #12
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	009b      	lsls	r3, r3, #2
 8003160:	429a      	cmp	r2, r3
 8003162:	d1eb      	bne.n	800313c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003164:	4b27      	ldr	r3, [pc, #156]	; (8003204 <HAL_RCC_ClockConfig+0x1c0>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 0307 	and.w	r3, r3, #7
 800316c:	683a      	ldr	r2, [r7, #0]
 800316e:	429a      	cmp	r2, r3
 8003170:	d210      	bcs.n	8003194 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003172:	4b24      	ldr	r3, [pc, #144]	; (8003204 <HAL_RCC_ClockConfig+0x1c0>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f023 0207 	bic.w	r2, r3, #7
 800317a:	4922      	ldr	r1, [pc, #136]	; (8003204 <HAL_RCC_ClockConfig+0x1c0>)
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	4313      	orrs	r3, r2
 8003180:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003182:	4b20      	ldr	r3, [pc, #128]	; (8003204 <HAL_RCC_ClockConfig+0x1c0>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f003 0307 	and.w	r3, r3, #7
 800318a:	683a      	ldr	r2, [r7, #0]
 800318c:	429a      	cmp	r2, r3
 800318e:	d001      	beq.n	8003194 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003190:	2301      	movs	r3, #1
 8003192:	e032      	b.n	80031fa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f003 0304 	and.w	r3, r3, #4
 800319c:	2b00      	cmp	r3, #0
 800319e:	d008      	beq.n	80031b2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031a0:	4b19      	ldr	r3, [pc, #100]	; (8003208 <HAL_RCC_ClockConfig+0x1c4>)
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	68db      	ldr	r3, [r3, #12]
 80031ac:	4916      	ldr	r1, [pc, #88]	; (8003208 <HAL_RCC_ClockConfig+0x1c4>)
 80031ae:	4313      	orrs	r3, r2
 80031b0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 0308 	and.w	r3, r3, #8
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d009      	beq.n	80031d2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80031be:	4b12      	ldr	r3, [pc, #72]	; (8003208 <HAL_RCC_ClockConfig+0x1c4>)
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	691b      	ldr	r3, [r3, #16]
 80031ca:	00db      	lsls	r3, r3, #3
 80031cc:	490e      	ldr	r1, [pc, #56]	; (8003208 <HAL_RCC_ClockConfig+0x1c4>)
 80031ce:	4313      	orrs	r3, r2
 80031d0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80031d2:	f000 f821 	bl	8003218 <HAL_RCC_GetSysClockFreq>
 80031d6:	4601      	mov	r1, r0
 80031d8:	4b0b      	ldr	r3, [pc, #44]	; (8003208 <HAL_RCC_ClockConfig+0x1c4>)
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	091b      	lsrs	r3, r3, #4
 80031de:	f003 030f 	and.w	r3, r3, #15
 80031e2:	4a0a      	ldr	r2, [pc, #40]	; (800320c <HAL_RCC_ClockConfig+0x1c8>)
 80031e4:	5cd3      	ldrb	r3, [r2, r3]
 80031e6:	fa21 f303 	lsr.w	r3, r1, r3
 80031ea:	4a09      	ldr	r2, [pc, #36]	; (8003210 <HAL_RCC_ClockConfig+0x1cc>)
 80031ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80031ee:	4b09      	ldr	r3, [pc, #36]	; (8003214 <HAL_RCC_ClockConfig+0x1d0>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4618      	mov	r0, r3
 80031f4:	f7fe fc7e 	bl	8001af4 <HAL_InitTick>

  return HAL_OK;
 80031f8:	2300      	movs	r3, #0
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3710      	adds	r7, #16
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
 8003202:	bf00      	nop
 8003204:	40022000 	.word	0x40022000
 8003208:	40021000 	.word	0x40021000
 800320c:	08005814 	.word	0x08005814
 8003210:	2000000c 	.word	0x2000000c
 8003214:	20000010 	.word	0x20000010

08003218 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003218:	b490      	push	{r4, r7}
 800321a:	b08a      	sub	sp, #40	; 0x28
 800321c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800321e:	4b2a      	ldr	r3, [pc, #168]	; (80032c8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003220:	1d3c      	adds	r4, r7, #4
 8003222:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003224:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003228:	4b28      	ldr	r3, [pc, #160]	; (80032cc <HAL_RCC_GetSysClockFreq+0xb4>)
 800322a:	881b      	ldrh	r3, [r3, #0]
 800322c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800322e:	2300      	movs	r3, #0
 8003230:	61fb      	str	r3, [r7, #28]
 8003232:	2300      	movs	r3, #0
 8003234:	61bb      	str	r3, [r7, #24]
 8003236:	2300      	movs	r3, #0
 8003238:	627b      	str	r3, [r7, #36]	; 0x24
 800323a:	2300      	movs	r3, #0
 800323c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800323e:	2300      	movs	r3, #0
 8003240:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003242:	4b23      	ldr	r3, [pc, #140]	; (80032d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003248:	69fb      	ldr	r3, [r7, #28]
 800324a:	f003 030c 	and.w	r3, r3, #12
 800324e:	2b04      	cmp	r3, #4
 8003250:	d002      	beq.n	8003258 <HAL_RCC_GetSysClockFreq+0x40>
 8003252:	2b08      	cmp	r3, #8
 8003254:	d003      	beq.n	800325e <HAL_RCC_GetSysClockFreq+0x46>
 8003256:	e02d      	b.n	80032b4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003258:	4b1e      	ldr	r3, [pc, #120]	; (80032d4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800325a:	623b      	str	r3, [r7, #32]
      break;
 800325c:	e02d      	b.n	80032ba <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800325e:	69fb      	ldr	r3, [r7, #28]
 8003260:	0c9b      	lsrs	r3, r3, #18
 8003262:	f003 030f 	and.w	r3, r3, #15
 8003266:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800326a:	4413      	add	r3, r2
 800326c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003270:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003272:	69fb      	ldr	r3, [r7, #28]
 8003274:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003278:	2b00      	cmp	r3, #0
 800327a:	d013      	beq.n	80032a4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800327c:	4b14      	ldr	r3, [pc, #80]	; (80032d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	0c5b      	lsrs	r3, r3, #17
 8003282:	f003 0301 	and.w	r3, r3, #1
 8003286:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800328a:	4413      	add	r3, r2
 800328c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003290:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	4a0f      	ldr	r2, [pc, #60]	; (80032d4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003296:	fb02 f203 	mul.w	r2, r2, r3
 800329a:	69bb      	ldr	r3, [r7, #24]
 800329c:	fbb2 f3f3 	udiv	r3, r2, r3
 80032a0:	627b      	str	r3, [r7, #36]	; 0x24
 80032a2:	e004      	b.n	80032ae <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	4a0c      	ldr	r2, [pc, #48]	; (80032d8 <HAL_RCC_GetSysClockFreq+0xc0>)
 80032a8:	fb02 f303 	mul.w	r3, r2, r3
 80032ac:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80032ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032b0:	623b      	str	r3, [r7, #32]
      break;
 80032b2:	e002      	b.n	80032ba <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80032b4:	4b07      	ldr	r3, [pc, #28]	; (80032d4 <HAL_RCC_GetSysClockFreq+0xbc>)
 80032b6:	623b      	str	r3, [r7, #32]
      break;
 80032b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80032ba:	6a3b      	ldr	r3, [r7, #32]
}
 80032bc:	4618      	mov	r0, r3
 80032be:	3728      	adds	r7, #40	; 0x28
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bc90      	pop	{r4, r7}
 80032c4:	4770      	bx	lr
 80032c6:	bf00      	nop
 80032c8:	080057ec 	.word	0x080057ec
 80032cc:	080057fc 	.word	0x080057fc
 80032d0:	40021000 	.word	0x40021000
 80032d4:	007a1200 	.word	0x007a1200
 80032d8:	003d0900 	.word	0x003d0900

080032dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032dc:	b480      	push	{r7}
 80032de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032e0:	4b02      	ldr	r3, [pc, #8]	; (80032ec <HAL_RCC_GetHCLKFreq+0x10>)
 80032e2:	681b      	ldr	r3, [r3, #0]
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bc80      	pop	{r7}
 80032ea:	4770      	bx	lr
 80032ec:	2000000c 	.word	0x2000000c

080032f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80032f4:	f7ff fff2 	bl	80032dc <HAL_RCC_GetHCLKFreq>
 80032f8:	4601      	mov	r1, r0
 80032fa:	4b05      	ldr	r3, [pc, #20]	; (8003310 <HAL_RCC_GetPCLK1Freq+0x20>)
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	0a1b      	lsrs	r3, r3, #8
 8003300:	f003 0307 	and.w	r3, r3, #7
 8003304:	4a03      	ldr	r2, [pc, #12]	; (8003314 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003306:	5cd3      	ldrb	r3, [r2, r3]
 8003308:	fa21 f303 	lsr.w	r3, r1, r3
}
 800330c:	4618      	mov	r0, r3
 800330e:	bd80      	pop	{r7, pc}
 8003310:	40021000 	.word	0x40021000
 8003314:	08005824 	.word	0x08005824

08003318 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800331c:	f7ff ffde 	bl	80032dc <HAL_RCC_GetHCLKFreq>
 8003320:	4601      	mov	r1, r0
 8003322:	4b05      	ldr	r3, [pc, #20]	; (8003338 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	0adb      	lsrs	r3, r3, #11
 8003328:	f003 0307 	and.w	r3, r3, #7
 800332c:	4a03      	ldr	r2, [pc, #12]	; (800333c <HAL_RCC_GetPCLK2Freq+0x24>)
 800332e:	5cd3      	ldrb	r3, [r2, r3]
 8003330:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003334:	4618      	mov	r0, r3
 8003336:	bd80      	pop	{r7, pc}
 8003338:	40021000 	.word	0x40021000
 800333c:	08005824 	.word	0x08005824

08003340 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003340:	b480      	push	{r7}
 8003342:	b085      	sub	sp, #20
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003348:	4b0a      	ldr	r3, [pc, #40]	; (8003374 <RCC_Delay+0x34>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a0a      	ldr	r2, [pc, #40]	; (8003378 <RCC_Delay+0x38>)
 800334e:	fba2 2303 	umull	r2, r3, r2, r3
 8003352:	0a5b      	lsrs	r3, r3, #9
 8003354:	687a      	ldr	r2, [r7, #4]
 8003356:	fb02 f303 	mul.w	r3, r2, r3
 800335a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800335c:	bf00      	nop
  }
  while (Delay --);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	1e5a      	subs	r2, r3, #1
 8003362:	60fa      	str	r2, [r7, #12]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d1f9      	bne.n	800335c <RCC_Delay+0x1c>
}
 8003368:	bf00      	nop
 800336a:	3714      	adds	r7, #20
 800336c:	46bd      	mov	sp, r7
 800336e:	bc80      	pop	{r7}
 8003370:	4770      	bx	lr
 8003372:	bf00      	nop
 8003374:	2000000c 	.word	0x2000000c
 8003378:	10624dd3 	.word	0x10624dd3

0800337c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b086      	sub	sp, #24
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003384:	2300      	movs	r3, #0
 8003386:	613b      	str	r3, [r7, #16]
 8003388:	2300      	movs	r3, #0
 800338a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 0301 	and.w	r3, r3, #1
 8003394:	2b00      	cmp	r3, #0
 8003396:	d07d      	beq.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003398:	2300      	movs	r3, #0
 800339a:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800339c:	4b4f      	ldr	r3, [pc, #316]	; (80034dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800339e:	69db      	ldr	r3, [r3, #28]
 80033a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d10d      	bne.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033a8:	4b4c      	ldr	r3, [pc, #304]	; (80034dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033aa:	69db      	ldr	r3, [r3, #28]
 80033ac:	4a4b      	ldr	r2, [pc, #300]	; (80034dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033b2:	61d3      	str	r3, [r2, #28]
 80033b4:	4b49      	ldr	r3, [pc, #292]	; (80034dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033b6:	69db      	ldr	r3, [r3, #28]
 80033b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033bc:	60bb      	str	r3, [r7, #8]
 80033be:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033c0:	2301      	movs	r3, #1
 80033c2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033c4:	4b46      	ldr	r3, [pc, #280]	; (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d118      	bne.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033d0:	4b43      	ldr	r3, [pc, #268]	; (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a42      	ldr	r2, [pc, #264]	; (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80033d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033da:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033dc:	f7fe fbcc 	bl	8001b78 <HAL_GetTick>
 80033e0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033e2:	e008      	b.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033e4:	f7fe fbc8 	bl	8001b78 <HAL_GetTick>
 80033e8:	4602      	mov	r2, r0
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	2b64      	cmp	r3, #100	; 0x64
 80033f0:	d901      	bls.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80033f2:	2303      	movs	r3, #3
 80033f4:	e06d      	b.n	80034d2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033f6:	4b3a      	ldr	r3, [pc, #232]	; (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d0f0      	beq.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003402:	4b36      	ldr	r3, [pc, #216]	; (80034dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003404:	6a1b      	ldr	r3, [r3, #32]
 8003406:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800340a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d02e      	beq.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800341a:	68fa      	ldr	r2, [r7, #12]
 800341c:	429a      	cmp	r2, r3
 800341e:	d027      	beq.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003420:	4b2e      	ldr	r3, [pc, #184]	; (80034dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003422:	6a1b      	ldr	r3, [r3, #32]
 8003424:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003428:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800342a:	4b2e      	ldr	r3, [pc, #184]	; (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800342c:	2201      	movs	r2, #1
 800342e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003430:	4b2c      	ldr	r3, [pc, #176]	; (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003432:	2200      	movs	r2, #0
 8003434:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003436:	4a29      	ldr	r2, [pc, #164]	; (80034dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	f003 0301 	and.w	r3, r3, #1
 8003442:	2b00      	cmp	r3, #0
 8003444:	d014      	beq.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003446:	f7fe fb97 	bl	8001b78 <HAL_GetTick>
 800344a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800344c:	e00a      	b.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800344e:	f7fe fb93 	bl	8001b78 <HAL_GetTick>
 8003452:	4602      	mov	r2, r0
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	1ad3      	subs	r3, r2, r3
 8003458:	f241 3288 	movw	r2, #5000	; 0x1388
 800345c:	4293      	cmp	r3, r2
 800345e:	d901      	bls.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003460:	2303      	movs	r3, #3
 8003462:	e036      	b.n	80034d2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003464:	4b1d      	ldr	r3, [pc, #116]	; (80034dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003466:	6a1b      	ldr	r3, [r3, #32]
 8003468:	f003 0302 	and.w	r3, r3, #2
 800346c:	2b00      	cmp	r3, #0
 800346e:	d0ee      	beq.n	800344e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003470:	4b1a      	ldr	r3, [pc, #104]	; (80034dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003472:	6a1b      	ldr	r3, [r3, #32]
 8003474:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	4917      	ldr	r1, [pc, #92]	; (80034dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800347e:	4313      	orrs	r3, r2
 8003480:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003482:	7dfb      	ldrb	r3, [r7, #23]
 8003484:	2b01      	cmp	r3, #1
 8003486:	d105      	bne.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003488:	4b14      	ldr	r3, [pc, #80]	; (80034dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800348a:	69db      	ldr	r3, [r3, #28]
 800348c:	4a13      	ldr	r2, [pc, #76]	; (80034dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800348e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003492:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f003 0302 	and.w	r3, r3, #2
 800349c:	2b00      	cmp	r3, #0
 800349e:	d008      	beq.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80034a0:	4b0e      	ldr	r3, [pc, #56]	; (80034dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	689b      	ldr	r3, [r3, #8]
 80034ac:	490b      	ldr	r1, [pc, #44]	; (80034dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034ae:	4313      	orrs	r3, r2
 80034b0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f003 0310 	and.w	r3, r3, #16
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d008      	beq.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80034be:	4b07      	ldr	r3, [pc, #28]	; (80034dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	68db      	ldr	r3, [r3, #12]
 80034ca:	4904      	ldr	r1, [pc, #16]	; (80034dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034cc:	4313      	orrs	r3, r2
 80034ce:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80034d0:	2300      	movs	r3, #0
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	3718      	adds	r7, #24
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	bf00      	nop
 80034dc:	40021000 	.word	0x40021000
 80034e0:	40007000 	.word	0x40007000
 80034e4:	42420440 	.word	0x42420440

080034e8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80034e8:	b590      	push	{r4, r7, lr}
 80034ea:	b08d      	sub	sp, #52	; 0x34
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80034f0:	4b55      	ldr	r3, [pc, #340]	; (8003648 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80034f2:	f107 040c 	add.w	r4, r7, #12
 80034f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80034f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80034fc:	4b53      	ldr	r3, [pc, #332]	; (800364c <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80034fe:	881b      	ldrh	r3, [r3, #0]
 8003500:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003502:	2300      	movs	r3, #0
 8003504:	627b      	str	r3, [r7, #36]	; 0x24
 8003506:	2300      	movs	r3, #0
 8003508:	62fb      	str	r3, [r7, #44]	; 0x2c
 800350a:	2300      	movs	r3, #0
 800350c:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800350e:	2300      	movs	r3, #0
 8003510:	61fb      	str	r3, [r7, #28]
 8003512:	2300      	movs	r3, #0
 8003514:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2b02      	cmp	r3, #2
 800351a:	d07f      	beq.n	800361c <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 800351c:	2b10      	cmp	r3, #16
 800351e:	d002      	beq.n	8003526 <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 8003520:	2b01      	cmp	r3, #1
 8003522:	d048      	beq.n	80035b6 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003524:	e08b      	b.n	800363e <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 8003526:	4b4a      	ldr	r3, [pc, #296]	; (8003650 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800352c:	4b48      	ldr	r3, [pc, #288]	; (8003650 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003534:	2b00      	cmp	r3, #0
 8003536:	d07f      	beq.n	8003638 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	0c9b      	lsrs	r3, r3, #18
 800353c:	f003 030f 	and.w	r3, r3, #15
 8003540:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003544:	4413      	add	r3, r2
 8003546:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800354a:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800354c:	69fb      	ldr	r3, [r7, #28]
 800354e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003552:	2b00      	cmp	r3, #0
 8003554:	d018      	beq.n	8003588 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003556:	4b3e      	ldr	r3, [pc, #248]	; (8003650 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	0c5b      	lsrs	r3, r3, #17
 800355c:	f003 0301 	and.w	r3, r3, #1
 8003560:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003564:	4413      	add	r3, r2
 8003566:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800356a:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800356c:	69fb      	ldr	r3, [r7, #28]
 800356e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003572:	2b00      	cmp	r3, #0
 8003574:	d00d      	beq.n	8003592 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003576:	4a37      	ldr	r2, [pc, #220]	; (8003654 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8003578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800357a:	fbb2 f2f3 	udiv	r2, r2, r3
 800357e:	6a3b      	ldr	r3, [r7, #32]
 8003580:	fb02 f303 	mul.w	r3, r2, r3
 8003584:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003586:	e004      	b.n	8003592 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003588:	6a3b      	ldr	r3, [r7, #32]
 800358a:	4a33      	ldr	r2, [pc, #204]	; (8003658 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800358c:	fb02 f303 	mul.w	r3, r2, r3
 8003590:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003592:	4b2f      	ldr	r3, [pc, #188]	; (8003650 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800359a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800359e:	d102      	bne.n	80035a6 <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 80035a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035a2:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80035a4:	e048      	b.n	8003638 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 80035a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035a8:	005b      	lsls	r3, r3, #1
 80035aa:	4a2c      	ldr	r2, [pc, #176]	; (800365c <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 80035ac:	fba2 2303 	umull	r2, r3, r2, r3
 80035b0:	085b      	lsrs	r3, r3, #1
 80035b2:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80035b4:	e040      	b.n	8003638 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 80035b6:	4b26      	ldr	r3, [pc, #152]	; (8003650 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80035b8:	6a1b      	ldr	r3, [r3, #32]
 80035ba:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80035bc:	69fb      	ldr	r3, [r7, #28]
 80035be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035c6:	d108      	bne.n	80035da <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 80035c8:	69fb      	ldr	r3, [r7, #28]
 80035ca:	f003 0302 	and.w	r3, r3, #2
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d003      	beq.n	80035da <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 80035d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80035d6:	62bb      	str	r3, [r7, #40]	; 0x28
 80035d8:	e01f      	b.n	800361a <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80035da:	69fb      	ldr	r3, [r7, #28]
 80035dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80035e4:	d109      	bne.n	80035fa <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 80035e6:	4b1a      	ldr	r3, [pc, #104]	; (8003650 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80035e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ea:	f003 0302 	and.w	r3, r3, #2
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d003      	beq.n	80035fa <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 80035f2:	f649 4340 	movw	r3, #40000	; 0x9c40
 80035f6:	62bb      	str	r3, [r7, #40]	; 0x28
 80035f8:	e00f      	b.n	800361a <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80035fa:	69fb      	ldr	r3, [r7, #28]
 80035fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003600:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003604:	d11a      	bne.n	800363c <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8003606:	4b12      	ldr	r3, [pc, #72]	; (8003650 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800360e:	2b00      	cmp	r3, #0
 8003610:	d014      	beq.n	800363c <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 8003612:	f24f 4324 	movw	r3, #62500	; 0xf424
 8003616:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003618:	e010      	b.n	800363c <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 800361a:	e00f      	b.n	800363c <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800361c:	f7ff fe7c 	bl	8003318 <HAL_RCC_GetPCLK2Freq>
 8003620:	4602      	mov	r2, r0
 8003622:	4b0b      	ldr	r3, [pc, #44]	; (8003650 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	0b9b      	lsrs	r3, r3, #14
 8003628:	f003 0303 	and.w	r3, r3, #3
 800362c:	3301      	adds	r3, #1
 800362e:	005b      	lsls	r3, r3, #1
 8003630:	fbb2 f3f3 	udiv	r3, r2, r3
 8003634:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003636:	e002      	b.n	800363e <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8003638:	bf00      	nop
 800363a:	e000      	b.n	800363e <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 800363c:	bf00      	nop
    }
  }
  return (frequency);
 800363e:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8003640:	4618      	mov	r0, r3
 8003642:	3734      	adds	r7, #52	; 0x34
 8003644:	46bd      	mov	sp, r7
 8003646:	bd90      	pop	{r4, r7, pc}
 8003648:	08005800 	.word	0x08005800
 800364c:	08005810 	.word	0x08005810
 8003650:	40021000 	.word	0x40021000
 8003654:	007a1200 	.word	0x007a1200
 8003658:	003d0900 	.word	0x003d0900
 800365c:	aaaaaaab 	.word	0xaaaaaaab

08003660 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b082      	sub	sp, #8
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d101      	bne.n	8003672 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e01d      	b.n	80036ae <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003678:	b2db      	uxtb	r3, r3
 800367a:	2b00      	cmp	r3, #0
 800367c:	d106      	bne.n	800368c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2200      	movs	r2, #0
 8003682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003686:	6878      	ldr	r0, [r7, #4]
 8003688:	f7fe f87c 	bl	8001784 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2202      	movs	r2, #2
 8003690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681a      	ldr	r2, [r3, #0]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	3304      	adds	r3, #4
 800369c:	4619      	mov	r1, r3
 800369e:	4610      	mov	r0, r2
 80036a0:	f000 fae8 	bl	8003c74 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2201      	movs	r2, #1
 80036a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80036ac:	2300      	movs	r3, #0
}
 80036ae:	4618      	mov	r0, r3
 80036b0:	3708      	adds	r7, #8
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bd80      	pop	{r7, pc}

080036b6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80036b6:	b580      	push	{r7, lr}
 80036b8:	b082      	sub	sp, #8
 80036ba:	af00      	add	r7, sp, #0
 80036bc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d101      	bne.n	80036c8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	e01d      	b.n	8003704 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036ce:	b2db      	uxtb	r3, r3
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d106      	bne.n	80036e2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2200      	movs	r2, #0
 80036d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80036dc:	6878      	ldr	r0, [r7, #4]
 80036de:	f000 f815 	bl	800370c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2202      	movs	r2, #2
 80036e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	3304      	adds	r3, #4
 80036f2:	4619      	mov	r1, r3
 80036f4:	4610      	mov	r0, r2
 80036f6:	f000 fabd 	bl	8003c74 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2201      	movs	r2, #1
 80036fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003702:	2300      	movs	r3, #0
}
 8003704:	4618      	mov	r0, r3
 8003706:	3708      	adds	r7, #8
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}

0800370c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800370c:	b480      	push	{r7}
 800370e:	b083      	sub	sp, #12
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003714:	bf00      	nop
 8003716:	370c      	adds	r7, #12
 8003718:	46bd      	mov	sp, r7
 800371a:	bc80      	pop	{r7}
 800371c:	4770      	bx	lr

0800371e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800371e:	b580      	push	{r7, lr}
 8003720:	b082      	sub	sp, #8
 8003722:	af00      	add	r7, sp, #0
 8003724:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	691b      	ldr	r3, [r3, #16]
 800372c:	f003 0302 	and.w	r3, r3, #2
 8003730:	2b02      	cmp	r3, #2
 8003732:	d122      	bne.n	800377a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	68db      	ldr	r3, [r3, #12]
 800373a:	f003 0302 	and.w	r3, r3, #2
 800373e:	2b02      	cmp	r3, #2
 8003740:	d11b      	bne.n	800377a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f06f 0202 	mvn.w	r2, #2
 800374a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2201      	movs	r2, #1
 8003750:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	699b      	ldr	r3, [r3, #24]
 8003758:	f003 0303 	and.w	r3, r3, #3
 800375c:	2b00      	cmp	r3, #0
 800375e:	d003      	beq.n	8003768 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003760:	6878      	ldr	r0, [r7, #4]
 8003762:	f000 fa6b 	bl	8003c3c <HAL_TIM_IC_CaptureCallback>
 8003766:	e005      	b.n	8003774 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003768:	6878      	ldr	r0, [r7, #4]
 800376a:	f000 fa5e 	bl	8003c2a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800376e:	6878      	ldr	r0, [r7, #4]
 8003770:	f000 fa6d 	bl	8003c4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2200      	movs	r2, #0
 8003778:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	691b      	ldr	r3, [r3, #16]
 8003780:	f003 0304 	and.w	r3, r3, #4
 8003784:	2b04      	cmp	r3, #4
 8003786:	d122      	bne.n	80037ce <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	68db      	ldr	r3, [r3, #12]
 800378e:	f003 0304 	and.w	r3, r3, #4
 8003792:	2b04      	cmp	r3, #4
 8003794:	d11b      	bne.n	80037ce <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f06f 0204 	mvn.w	r2, #4
 800379e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2202      	movs	r2, #2
 80037a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	699b      	ldr	r3, [r3, #24]
 80037ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d003      	beq.n	80037bc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037b4:	6878      	ldr	r0, [r7, #4]
 80037b6:	f000 fa41 	bl	8003c3c <HAL_TIM_IC_CaptureCallback>
 80037ba:	e005      	b.n	80037c8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037bc:	6878      	ldr	r0, [r7, #4]
 80037be:	f000 fa34 	bl	8003c2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037c2:	6878      	ldr	r0, [r7, #4]
 80037c4:	f000 fa43 	bl	8003c4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2200      	movs	r2, #0
 80037cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	691b      	ldr	r3, [r3, #16]
 80037d4:	f003 0308 	and.w	r3, r3, #8
 80037d8:	2b08      	cmp	r3, #8
 80037da:	d122      	bne.n	8003822 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	68db      	ldr	r3, [r3, #12]
 80037e2:	f003 0308 	and.w	r3, r3, #8
 80037e6:	2b08      	cmp	r3, #8
 80037e8:	d11b      	bne.n	8003822 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f06f 0208 	mvn.w	r2, #8
 80037f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2204      	movs	r2, #4
 80037f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	69db      	ldr	r3, [r3, #28]
 8003800:	f003 0303 	and.w	r3, r3, #3
 8003804:	2b00      	cmp	r3, #0
 8003806:	d003      	beq.n	8003810 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003808:	6878      	ldr	r0, [r7, #4]
 800380a:	f000 fa17 	bl	8003c3c <HAL_TIM_IC_CaptureCallback>
 800380e:	e005      	b.n	800381c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003810:	6878      	ldr	r0, [r7, #4]
 8003812:	f000 fa0a 	bl	8003c2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	f000 fa19 	bl	8003c4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2200      	movs	r2, #0
 8003820:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	691b      	ldr	r3, [r3, #16]
 8003828:	f003 0310 	and.w	r3, r3, #16
 800382c:	2b10      	cmp	r3, #16
 800382e:	d122      	bne.n	8003876 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	68db      	ldr	r3, [r3, #12]
 8003836:	f003 0310 	and.w	r3, r3, #16
 800383a:	2b10      	cmp	r3, #16
 800383c:	d11b      	bne.n	8003876 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f06f 0210 	mvn.w	r2, #16
 8003846:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2208      	movs	r2, #8
 800384c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	69db      	ldr	r3, [r3, #28]
 8003854:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003858:	2b00      	cmp	r3, #0
 800385a:	d003      	beq.n	8003864 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800385c:	6878      	ldr	r0, [r7, #4]
 800385e:	f000 f9ed 	bl	8003c3c <HAL_TIM_IC_CaptureCallback>
 8003862:	e005      	b.n	8003870 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003864:	6878      	ldr	r0, [r7, #4]
 8003866:	f000 f9e0 	bl	8003c2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800386a:	6878      	ldr	r0, [r7, #4]
 800386c:	f000 f9ef 	bl	8003c4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2200      	movs	r2, #0
 8003874:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	691b      	ldr	r3, [r3, #16]
 800387c:	f003 0301 	and.w	r3, r3, #1
 8003880:	2b01      	cmp	r3, #1
 8003882:	d10e      	bne.n	80038a2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	68db      	ldr	r3, [r3, #12]
 800388a:	f003 0301 	and.w	r3, r3, #1
 800388e:	2b01      	cmp	r3, #1
 8003890:	d107      	bne.n	80038a2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f06f 0201 	mvn.w	r2, #1
 800389a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800389c:	6878      	ldr	r0, [r7, #4]
 800389e:	f7fd fbb3 	bl	8001008 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	691b      	ldr	r3, [r3, #16]
 80038a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038ac:	2b80      	cmp	r3, #128	; 0x80
 80038ae:	d10e      	bne.n	80038ce <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	68db      	ldr	r3, [r3, #12]
 80038b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038ba:	2b80      	cmp	r3, #128	; 0x80
 80038bc:	d107      	bne.n	80038ce <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80038c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80038c8:	6878      	ldr	r0, [r7, #4]
 80038ca:	f000 fcf1 	bl	80042b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	691b      	ldr	r3, [r3, #16]
 80038d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038d8:	2b40      	cmp	r3, #64	; 0x40
 80038da:	d10e      	bne.n	80038fa <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	68db      	ldr	r3, [r3, #12]
 80038e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038e6:	2b40      	cmp	r3, #64	; 0x40
 80038e8:	d107      	bne.n	80038fa <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80038f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80038f4:	6878      	ldr	r0, [r7, #4]
 80038f6:	f000 f9b3 	bl	8003c60 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	691b      	ldr	r3, [r3, #16]
 8003900:	f003 0320 	and.w	r3, r3, #32
 8003904:	2b20      	cmp	r3, #32
 8003906:	d10e      	bne.n	8003926 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	68db      	ldr	r3, [r3, #12]
 800390e:	f003 0320 	and.w	r3, r3, #32
 8003912:	2b20      	cmp	r3, #32
 8003914:	d107      	bne.n	8003926 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f06f 0220 	mvn.w	r2, #32
 800391e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003920:	6878      	ldr	r0, [r7, #4]
 8003922:	f000 fcbc 	bl	800429e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003926:	bf00      	nop
 8003928:	3708      	adds	r7, #8
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}
	...

08003930 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b084      	sub	sp, #16
 8003934:	af00      	add	r7, sp, #0
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	60b9      	str	r1, [r7, #8]
 800393a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003942:	2b01      	cmp	r3, #1
 8003944:	d101      	bne.n	800394a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003946:	2302      	movs	r3, #2
 8003948:	e0b4      	b.n	8003ab4 <HAL_TIM_PWM_ConfigChannel+0x184>
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2201      	movs	r2, #1
 800394e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	2202      	movs	r2, #2
 8003956:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2b0c      	cmp	r3, #12
 800395e:	f200 809f 	bhi.w	8003aa0 <HAL_TIM_PWM_ConfigChannel+0x170>
 8003962:	a201      	add	r2, pc, #4	; (adr r2, 8003968 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003968:	0800399d 	.word	0x0800399d
 800396c:	08003aa1 	.word	0x08003aa1
 8003970:	08003aa1 	.word	0x08003aa1
 8003974:	08003aa1 	.word	0x08003aa1
 8003978:	080039dd 	.word	0x080039dd
 800397c:	08003aa1 	.word	0x08003aa1
 8003980:	08003aa1 	.word	0x08003aa1
 8003984:	08003aa1 	.word	0x08003aa1
 8003988:	08003a1f 	.word	0x08003a1f
 800398c:	08003aa1 	.word	0x08003aa1
 8003990:	08003aa1 	.word	0x08003aa1
 8003994:	08003aa1 	.word	0x08003aa1
 8003998:	08003a5f 	.word	0x08003a5f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	68b9      	ldr	r1, [r7, #8]
 80039a2:	4618      	mov	r0, r3
 80039a4:	f000 f9c8 	bl	8003d38 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	699a      	ldr	r2, [r3, #24]
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f042 0208 	orr.w	r2, r2, #8
 80039b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	699a      	ldr	r2, [r3, #24]
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f022 0204 	bic.w	r2, r2, #4
 80039c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	6999      	ldr	r1, [r3, #24]
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	691a      	ldr	r2, [r3, #16]
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	430a      	orrs	r2, r1
 80039d8:	619a      	str	r2, [r3, #24]
      break;
 80039da:	e062      	b.n	8003aa2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	68b9      	ldr	r1, [r7, #8]
 80039e2:	4618      	mov	r0, r3
 80039e4:	f000 fa0e 	bl	8003e04 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	699a      	ldr	r2, [r3, #24]
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80039f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	699a      	ldr	r2, [r3, #24]
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	6999      	ldr	r1, [r3, #24]
 8003a0e:	68bb      	ldr	r3, [r7, #8]
 8003a10:	691b      	ldr	r3, [r3, #16]
 8003a12:	021a      	lsls	r2, r3, #8
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	430a      	orrs	r2, r1
 8003a1a:	619a      	str	r2, [r3, #24]
      break;
 8003a1c:	e041      	b.n	8003aa2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	68b9      	ldr	r1, [r7, #8]
 8003a24:	4618      	mov	r0, r3
 8003a26:	f000 fa57 	bl	8003ed8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	69da      	ldr	r2, [r3, #28]
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f042 0208 	orr.w	r2, r2, #8
 8003a38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	69da      	ldr	r2, [r3, #28]
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f022 0204 	bic.w	r2, r2, #4
 8003a48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	69d9      	ldr	r1, [r3, #28]
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	691a      	ldr	r2, [r3, #16]
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	430a      	orrs	r2, r1
 8003a5a:	61da      	str	r2, [r3, #28]
      break;
 8003a5c:	e021      	b.n	8003aa2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	68b9      	ldr	r1, [r7, #8]
 8003a64:	4618      	mov	r0, r3
 8003a66:	f000 faa1 	bl	8003fac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	69da      	ldr	r2, [r3, #28]
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	69da      	ldr	r2, [r3, #28]
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	69d9      	ldr	r1, [r3, #28]
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	691b      	ldr	r3, [r3, #16]
 8003a94:	021a      	lsls	r2, r3, #8
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	430a      	orrs	r2, r1
 8003a9c:	61da      	str	r2, [r3, #28]
      break;
 8003a9e:	e000      	b.n	8003aa2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003aa0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2200      	movs	r2, #0
 8003aae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003ab2:	2300      	movs	r3, #0
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	3710      	adds	r7, #16
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}

08003abc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b084      	sub	sp, #16
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
 8003ac4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003acc:	2b01      	cmp	r3, #1
 8003ace:	d101      	bne.n	8003ad4 <HAL_TIM_ConfigClockSource+0x18>
 8003ad0:	2302      	movs	r3, #2
 8003ad2:	e0a6      	b.n	8003c22 <HAL_TIM_ConfigClockSource+0x166>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2202      	movs	r2, #2
 8003ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003af2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003afa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	68fa      	ldr	r2, [r7, #12]
 8003b02:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	2b40      	cmp	r3, #64	; 0x40
 8003b0a:	d067      	beq.n	8003bdc <HAL_TIM_ConfigClockSource+0x120>
 8003b0c:	2b40      	cmp	r3, #64	; 0x40
 8003b0e:	d80b      	bhi.n	8003b28 <HAL_TIM_ConfigClockSource+0x6c>
 8003b10:	2b10      	cmp	r3, #16
 8003b12:	d073      	beq.n	8003bfc <HAL_TIM_ConfigClockSource+0x140>
 8003b14:	2b10      	cmp	r3, #16
 8003b16:	d802      	bhi.n	8003b1e <HAL_TIM_ConfigClockSource+0x62>
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d06f      	beq.n	8003bfc <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003b1c:	e078      	b.n	8003c10 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003b1e:	2b20      	cmp	r3, #32
 8003b20:	d06c      	beq.n	8003bfc <HAL_TIM_ConfigClockSource+0x140>
 8003b22:	2b30      	cmp	r3, #48	; 0x30
 8003b24:	d06a      	beq.n	8003bfc <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003b26:	e073      	b.n	8003c10 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003b28:	2b70      	cmp	r3, #112	; 0x70
 8003b2a:	d00d      	beq.n	8003b48 <HAL_TIM_ConfigClockSource+0x8c>
 8003b2c:	2b70      	cmp	r3, #112	; 0x70
 8003b2e:	d804      	bhi.n	8003b3a <HAL_TIM_ConfigClockSource+0x7e>
 8003b30:	2b50      	cmp	r3, #80	; 0x50
 8003b32:	d033      	beq.n	8003b9c <HAL_TIM_ConfigClockSource+0xe0>
 8003b34:	2b60      	cmp	r3, #96	; 0x60
 8003b36:	d041      	beq.n	8003bbc <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003b38:	e06a      	b.n	8003c10 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003b3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b3e:	d066      	beq.n	8003c0e <HAL_TIM_ConfigClockSource+0x152>
 8003b40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b44:	d017      	beq.n	8003b76 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003b46:	e063      	b.n	8003c10 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6818      	ldr	r0, [r3, #0]
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	6899      	ldr	r1, [r3, #8]
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	685a      	ldr	r2, [r3, #4]
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	f000 faed 	bl	8004136 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003b6a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	68fa      	ldr	r2, [r7, #12]
 8003b72:	609a      	str	r2, [r3, #8]
      break;
 8003b74:	e04c      	b.n	8003c10 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6818      	ldr	r0, [r3, #0]
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	6899      	ldr	r1, [r3, #8]
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	685a      	ldr	r2, [r3, #4]
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	68db      	ldr	r3, [r3, #12]
 8003b86:	f000 fad6 	bl	8004136 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	689a      	ldr	r2, [r3, #8]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003b98:	609a      	str	r2, [r3, #8]
      break;
 8003b9a:	e039      	b.n	8003c10 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6818      	ldr	r0, [r3, #0]
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	6859      	ldr	r1, [r3, #4]
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	461a      	mov	r2, r3
 8003baa:	f000 fa4d 	bl	8004048 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	2150      	movs	r1, #80	; 0x50
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f000 faa4 	bl	8004102 <TIM_ITRx_SetConfig>
      break;
 8003bba:	e029      	b.n	8003c10 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6818      	ldr	r0, [r3, #0]
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	6859      	ldr	r1, [r3, #4]
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	461a      	mov	r2, r3
 8003bca:	f000 fa6b 	bl	80040a4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	2160      	movs	r1, #96	; 0x60
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f000 fa94 	bl	8004102 <TIM_ITRx_SetConfig>
      break;
 8003bda:	e019      	b.n	8003c10 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6818      	ldr	r0, [r3, #0]
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	6859      	ldr	r1, [r3, #4]
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	68db      	ldr	r3, [r3, #12]
 8003be8:	461a      	mov	r2, r3
 8003bea:	f000 fa2d 	bl	8004048 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	2140      	movs	r1, #64	; 0x40
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f000 fa84 	bl	8004102 <TIM_ITRx_SetConfig>
      break;
 8003bfa:	e009      	b.n	8003c10 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4619      	mov	r1, r3
 8003c06:	4610      	mov	r0, r2
 8003c08:	f000 fa7b 	bl	8004102 <TIM_ITRx_SetConfig>
      break;
 8003c0c:	e000      	b.n	8003c10 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003c0e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2201      	movs	r2, #1
 8003c14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003c20:	2300      	movs	r3, #0
}
 8003c22:	4618      	mov	r0, r3
 8003c24:	3710      	adds	r7, #16
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}

08003c2a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c2a:	b480      	push	{r7}
 8003c2c:	b083      	sub	sp, #12
 8003c2e:	af00      	add	r7, sp, #0
 8003c30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003c32:	bf00      	nop
 8003c34:	370c      	adds	r7, #12
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bc80      	pop	{r7}
 8003c3a:	4770      	bx	lr

08003c3c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b083      	sub	sp, #12
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003c44:	bf00      	nop
 8003c46:	370c      	adds	r7, #12
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bc80      	pop	{r7}
 8003c4c:	4770      	bx	lr

08003c4e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003c4e:	b480      	push	{r7}
 8003c50:	b083      	sub	sp, #12
 8003c52:	af00      	add	r7, sp, #0
 8003c54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003c56:	bf00      	nop
 8003c58:	370c      	adds	r7, #12
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bc80      	pop	{r7}
 8003c5e:	4770      	bx	lr

08003c60 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b083      	sub	sp, #12
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003c68:	bf00      	nop
 8003c6a:	370c      	adds	r7, #12
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bc80      	pop	{r7}
 8003c70:	4770      	bx	lr
	...

08003c74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b085      	sub	sp, #20
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	4a29      	ldr	r2, [pc, #164]	; (8003d2c <TIM_Base_SetConfig+0xb8>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d00b      	beq.n	8003ca4 <TIM_Base_SetConfig+0x30>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c92:	d007      	beq.n	8003ca4 <TIM_Base_SetConfig+0x30>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	4a26      	ldr	r2, [pc, #152]	; (8003d30 <TIM_Base_SetConfig+0xbc>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d003      	beq.n	8003ca4 <TIM_Base_SetConfig+0x30>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	4a25      	ldr	r2, [pc, #148]	; (8003d34 <TIM_Base_SetConfig+0xc0>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d108      	bne.n	8003cb6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003caa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	68fa      	ldr	r2, [r7, #12]
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	4a1c      	ldr	r2, [pc, #112]	; (8003d2c <TIM_Base_SetConfig+0xb8>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d00b      	beq.n	8003cd6 <TIM_Base_SetConfig+0x62>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cc4:	d007      	beq.n	8003cd6 <TIM_Base_SetConfig+0x62>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	4a19      	ldr	r2, [pc, #100]	; (8003d30 <TIM_Base_SetConfig+0xbc>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d003      	beq.n	8003cd6 <TIM_Base_SetConfig+0x62>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	4a18      	ldr	r2, [pc, #96]	; (8003d34 <TIM_Base_SetConfig+0xc0>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d108      	bne.n	8003ce8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003cdc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	68db      	ldr	r3, [r3, #12]
 8003ce2:	68fa      	ldr	r2, [r7, #12]
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	695b      	ldr	r3, [r3, #20]
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	68fa      	ldr	r2, [r7, #12]
 8003cfa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	689a      	ldr	r2, [r3, #8]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	4a07      	ldr	r2, [pc, #28]	; (8003d2c <TIM_Base_SetConfig+0xb8>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d103      	bne.n	8003d1c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	691a      	ldr	r2, [r3, #16]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2201      	movs	r2, #1
 8003d20:	615a      	str	r2, [r3, #20]
}
 8003d22:	bf00      	nop
 8003d24:	3714      	adds	r7, #20
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bc80      	pop	{r7}
 8003d2a:	4770      	bx	lr
 8003d2c:	40012c00 	.word	0x40012c00
 8003d30:	40000400 	.word	0x40000400
 8003d34:	40000800 	.word	0x40000800

08003d38 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b087      	sub	sp, #28
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
 8003d40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6a1b      	ldr	r3, [r3, #32]
 8003d46:	f023 0201 	bic.w	r2, r3, #1
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6a1b      	ldr	r3, [r3, #32]
 8003d52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	699b      	ldr	r3, [r3, #24]
 8003d5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	f023 0303 	bic.w	r3, r3, #3
 8003d6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	68fa      	ldr	r2, [r7, #12]
 8003d76:	4313      	orrs	r3, r2
 8003d78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	f023 0302 	bic.w	r3, r3, #2
 8003d80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	697a      	ldr	r2, [r7, #20]
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	4a1c      	ldr	r2, [pc, #112]	; (8003e00 <TIM_OC1_SetConfig+0xc8>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d10c      	bne.n	8003dae <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	f023 0308 	bic.w	r3, r3, #8
 8003d9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	68db      	ldr	r3, [r3, #12]
 8003da0:	697a      	ldr	r2, [r7, #20]
 8003da2:	4313      	orrs	r3, r2
 8003da4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	f023 0304 	bic.w	r3, r3, #4
 8003dac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	4a13      	ldr	r2, [pc, #76]	; (8003e00 <TIM_OC1_SetConfig+0xc8>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d111      	bne.n	8003dda <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003db6:	693b      	ldr	r3, [r7, #16]
 8003db8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003dbc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003dc4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	695b      	ldr	r3, [r3, #20]
 8003dca:	693a      	ldr	r2, [r7, #16]
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	699b      	ldr	r3, [r3, #24]
 8003dd4:	693a      	ldr	r2, [r7, #16]
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	693a      	ldr	r2, [r7, #16]
 8003dde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	68fa      	ldr	r2, [r7, #12]
 8003de4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	685a      	ldr	r2, [r3, #4]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	697a      	ldr	r2, [r7, #20]
 8003df2:	621a      	str	r2, [r3, #32]
}
 8003df4:	bf00      	nop
 8003df6:	371c      	adds	r7, #28
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bc80      	pop	{r7}
 8003dfc:	4770      	bx	lr
 8003dfe:	bf00      	nop
 8003e00:	40012c00 	.word	0x40012c00

08003e04 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b087      	sub	sp, #28
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
 8003e0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6a1b      	ldr	r3, [r3, #32]
 8003e12:	f023 0210 	bic.w	r2, r3, #16
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6a1b      	ldr	r3, [r3, #32]
 8003e1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	699b      	ldr	r3, [r3, #24]
 8003e2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	021b      	lsls	r3, r3, #8
 8003e42:	68fa      	ldr	r2, [r7, #12]
 8003e44:	4313      	orrs	r3, r2
 8003e46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	f023 0320 	bic.w	r3, r3, #32
 8003e4e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	011b      	lsls	r3, r3, #4
 8003e56:	697a      	ldr	r2, [r7, #20]
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	4a1d      	ldr	r2, [pc, #116]	; (8003ed4 <TIM_OC2_SetConfig+0xd0>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d10d      	bne.n	8003e80 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003e64:	697b      	ldr	r3, [r7, #20]
 8003e66:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003e6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	68db      	ldr	r3, [r3, #12]
 8003e70:	011b      	lsls	r3, r3, #4
 8003e72:	697a      	ldr	r2, [r7, #20]
 8003e74:	4313      	orrs	r3, r2
 8003e76:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003e78:	697b      	ldr	r3, [r7, #20]
 8003e7a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e7e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	4a14      	ldr	r2, [pc, #80]	; (8003ed4 <TIM_OC2_SetConfig+0xd0>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d113      	bne.n	8003eb0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003e8e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003e96:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	695b      	ldr	r3, [r3, #20]
 8003e9c:	009b      	lsls	r3, r3, #2
 8003e9e:	693a      	ldr	r2, [r7, #16]
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	699b      	ldr	r3, [r3, #24]
 8003ea8:	009b      	lsls	r3, r3, #2
 8003eaa:	693a      	ldr	r2, [r7, #16]
 8003eac:	4313      	orrs	r3, r2
 8003eae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	693a      	ldr	r2, [r7, #16]
 8003eb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	68fa      	ldr	r2, [r7, #12]
 8003eba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	685a      	ldr	r2, [r3, #4]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	697a      	ldr	r2, [r7, #20]
 8003ec8:	621a      	str	r2, [r3, #32]
}
 8003eca:	bf00      	nop
 8003ecc:	371c      	adds	r7, #28
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bc80      	pop	{r7}
 8003ed2:	4770      	bx	lr
 8003ed4:	40012c00 	.word	0x40012c00

08003ed8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b087      	sub	sp, #28
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6a1b      	ldr	r3, [r3, #32]
 8003ee6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6a1b      	ldr	r3, [r3, #32]
 8003ef2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	69db      	ldr	r3, [r3, #28]
 8003efe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f023 0303 	bic.w	r3, r3, #3
 8003f0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	68fa      	ldr	r2, [r7, #12]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003f20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	689b      	ldr	r3, [r3, #8]
 8003f26:	021b      	lsls	r3, r3, #8
 8003f28:	697a      	ldr	r2, [r7, #20]
 8003f2a:	4313      	orrs	r3, r2
 8003f2c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	4a1d      	ldr	r2, [pc, #116]	; (8003fa8 <TIM_OC3_SetConfig+0xd0>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d10d      	bne.n	8003f52 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003f3c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	68db      	ldr	r3, [r3, #12]
 8003f42:	021b      	lsls	r3, r3, #8
 8003f44:	697a      	ldr	r2, [r7, #20]
 8003f46:	4313      	orrs	r3, r2
 8003f48:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003f50:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	4a14      	ldr	r2, [pc, #80]	; (8003fa8 <TIM_OC3_SetConfig+0xd0>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d113      	bne.n	8003f82 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003f60:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003f68:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	695b      	ldr	r3, [r3, #20]
 8003f6e:	011b      	lsls	r3, r3, #4
 8003f70:	693a      	ldr	r2, [r7, #16]
 8003f72:	4313      	orrs	r3, r2
 8003f74:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	699b      	ldr	r3, [r3, #24]
 8003f7a:	011b      	lsls	r3, r3, #4
 8003f7c:	693a      	ldr	r2, [r7, #16]
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	693a      	ldr	r2, [r7, #16]
 8003f86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	68fa      	ldr	r2, [r7, #12]
 8003f8c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	685a      	ldr	r2, [r3, #4]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	697a      	ldr	r2, [r7, #20]
 8003f9a:	621a      	str	r2, [r3, #32]
}
 8003f9c:	bf00      	nop
 8003f9e:	371c      	adds	r7, #28
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	bc80      	pop	{r7}
 8003fa4:	4770      	bx	lr
 8003fa6:	bf00      	nop
 8003fa8:	40012c00 	.word	0x40012c00

08003fac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b087      	sub	sp, #28
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
 8003fb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6a1b      	ldr	r3, [r3, #32]
 8003fba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6a1b      	ldr	r3, [r3, #32]
 8003fc6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	69db      	ldr	r3, [r3, #28]
 8003fd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003fda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fe2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	021b      	lsls	r3, r3, #8
 8003fea:	68fa      	ldr	r2, [r7, #12]
 8003fec:	4313      	orrs	r3, r2
 8003fee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003ff0:	693b      	ldr	r3, [r7, #16]
 8003ff2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003ff6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	031b      	lsls	r3, r3, #12
 8003ffe:	693a      	ldr	r2, [r7, #16]
 8004000:	4313      	orrs	r3, r2
 8004002:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	4a0f      	ldr	r2, [pc, #60]	; (8004044 <TIM_OC4_SetConfig+0x98>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d109      	bne.n	8004020 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004012:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	695b      	ldr	r3, [r3, #20]
 8004018:	019b      	lsls	r3, r3, #6
 800401a:	697a      	ldr	r2, [r7, #20]
 800401c:	4313      	orrs	r3, r2
 800401e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	697a      	ldr	r2, [r7, #20]
 8004024:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	68fa      	ldr	r2, [r7, #12]
 800402a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	685a      	ldr	r2, [r3, #4]
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	693a      	ldr	r2, [r7, #16]
 8004038:	621a      	str	r2, [r3, #32]
}
 800403a:	bf00      	nop
 800403c:	371c      	adds	r7, #28
 800403e:	46bd      	mov	sp, r7
 8004040:	bc80      	pop	{r7}
 8004042:	4770      	bx	lr
 8004044:	40012c00 	.word	0x40012c00

08004048 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004048:	b480      	push	{r7}
 800404a:	b087      	sub	sp, #28
 800404c:	af00      	add	r7, sp, #0
 800404e:	60f8      	str	r0, [r7, #12]
 8004050:	60b9      	str	r1, [r7, #8]
 8004052:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	6a1b      	ldr	r3, [r3, #32]
 8004058:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	6a1b      	ldr	r3, [r3, #32]
 800405e:	f023 0201 	bic.w	r2, r3, #1
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	699b      	ldr	r3, [r3, #24]
 800406a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004072:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	011b      	lsls	r3, r3, #4
 8004078:	693a      	ldr	r2, [r7, #16]
 800407a:	4313      	orrs	r3, r2
 800407c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800407e:	697b      	ldr	r3, [r7, #20]
 8004080:	f023 030a 	bic.w	r3, r3, #10
 8004084:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004086:	697a      	ldr	r2, [r7, #20]
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	4313      	orrs	r3, r2
 800408c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	693a      	ldr	r2, [r7, #16]
 8004092:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	697a      	ldr	r2, [r7, #20]
 8004098:	621a      	str	r2, [r3, #32]
}
 800409a:	bf00      	nop
 800409c:	371c      	adds	r7, #28
 800409e:	46bd      	mov	sp, r7
 80040a0:	bc80      	pop	{r7}
 80040a2:	4770      	bx	lr

080040a4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80040a4:	b480      	push	{r7}
 80040a6:	b087      	sub	sp, #28
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	60f8      	str	r0, [r7, #12]
 80040ac:	60b9      	str	r1, [r7, #8]
 80040ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	6a1b      	ldr	r3, [r3, #32]
 80040b4:	f023 0210 	bic.w	r2, r3, #16
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	699b      	ldr	r3, [r3, #24]
 80040c0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	6a1b      	ldr	r3, [r3, #32]
 80040c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80040c8:	697b      	ldr	r3, [r7, #20]
 80040ca:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80040ce:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	031b      	lsls	r3, r3, #12
 80040d4:	697a      	ldr	r2, [r7, #20]
 80040d6:	4313      	orrs	r3, r2
 80040d8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80040e0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80040e2:	68bb      	ldr	r3, [r7, #8]
 80040e4:	011b      	lsls	r3, r3, #4
 80040e6:	693a      	ldr	r2, [r7, #16]
 80040e8:	4313      	orrs	r3, r2
 80040ea:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	697a      	ldr	r2, [r7, #20]
 80040f0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	693a      	ldr	r2, [r7, #16]
 80040f6:	621a      	str	r2, [r3, #32]
}
 80040f8:	bf00      	nop
 80040fa:	371c      	adds	r7, #28
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bc80      	pop	{r7}
 8004100:	4770      	bx	lr

08004102 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004102:	b480      	push	{r7}
 8004104:	b085      	sub	sp, #20
 8004106:	af00      	add	r7, sp, #0
 8004108:	6078      	str	r0, [r7, #4]
 800410a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004118:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800411a:	683a      	ldr	r2, [r7, #0]
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	4313      	orrs	r3, r2
 8004120:	f043 0307 	orr.w	r3, r3, #7
 8004124:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	68fa      	ldr	r2, [r7, #12]
 800412a:	609a      	str	r2, [r3, #8]
}
 800412c:	bf00      	nop
 800412e:	3714      	adds	r7, #20
 8004130:	46bd      	mov	sp, r7
 8004132:	bc80      	pop	{r7}
 8004134:	4770      	bx	lr

08004136 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004136:	b480      	push	{r7}
 8004138:	b087      	sub	sp, #28
 800413a:	af00      	add	r7, sp, #0
 800413c:	60f8      	str	r0, [r7, #12]
 800413e:	60b9      	str	r1, [r7, #8]
 8004140:	607a      	str	r2, [r7, #4]
 8004142:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004150:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	021a      	lsls	r2, r3, #8
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	431a      	orrs	r2, r3
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	4313      	orrs	r3, r2
 800415e:	697a      	ldr	r2, [r7, #20]
 8004160:	4313      	orrs	r3, r2
 8004162:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	697a      	ldr	r2, [r7, #20]
 8004168:	609a      	str	r2, [r3, #8]
}
 800416a:	bf00      	nop
 800416c:	371c      	adds	r7, #28
 800416e:	46bd      	mov	sp, r7
 8004170:	bc80      	pop	{r7}
 8004172:	4770      	bx	lr

08004174 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004174:	b480      	push	{r7}
 8004176:	b085      	sub	sp, #20
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
 800417c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004184:	2b01      	cmp	r3, #1
 8004186:	d101      	bne.n	800418c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004188:	2302      	movs	r3, #2
 800418a:	e032      	b.n	80041f2 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2201      	movs	r2, #1
 8004190:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2202      	movs	r2, #2
 8004198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041b2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	68fa      	ldr	r2, [r7, #12]
 80041ba:	4313      	orrs	r3, r2
 80041bc:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80041c4:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	68ba      	ldr	r2, [r7, #8]
 80041cc:	4313      	orrs	r3, r2
 80041ce:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	68fa      	ldr	r2, [r7, #12]
 80041d6:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	68ba      	ldr	r2, [r7, #8]
 80041de:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2201      	movs	r2, #1
 80041e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2200      	movs	r2, #0
 80041ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80041f0:	2300      	movs	r3, #0
}
 80041f2:	4618      	mov	r0, r3
 80041f4:	3714      	adds	r7, #20
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bc80      	pop	{r7}
 80041fa:	4770      	bx	lr

080041fc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80041fc:	b480      	push	{r7}
 80041fe:	b085      	sub	sp, #20
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
 8004204:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004206:	2300      	movs	r3, #0
 8004208:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004210:	2b01      	cmp	r3, #1
 8004212:	d101      	bne.n	8004218 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004214:	2302      	movs	r3, #2
 8004216:	e03d      	b.n	8004294 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2201      	movs	r2, #1
 800421c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	68db      	ldr	r3, [r3, #12]
 800422a:	4313      	orrs	r3, r2
 800422c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	689b      	ldr	r3, [r3, #8]
 8004238:	4313      	orrs	r3, r2
 800423a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	4313      	orrs	r3, r2
 8004248:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4313      	orrs	r3, r2
 8004256:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	691b      	ldr	r3, [r3, #16]
 8004262:	4313      	orrs	r3, r2
 8004264:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	695b      	ldr	r3, [r3, #20]
 8004270:	4313      	orrs	r3, r2
 8004272:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	69db      	ldr	r3, [r3, #28]
 800427e:	4313      	orrs	r3, r2
 8004280:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	68fa      	ldr	r2, [r7, #12]
 8004288:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2200      	movs	r2, #0
 800428e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004292:	2300      	movs	r3, #0
}
 8004294:	4618      	mov	r0, r3
 8004296:	3714      	adds	r7, #20
 8004298:	46bd      	mov	sp, r7
 800429a:	bc80      	pop	{r7}
 800429c:	4770      	bx	lr

0800429e <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800429e:	b480      	push	{r7}
 80042a0:	b083      	sub	sp, #12
 80042a2:	af00      	add	r7, sp, #0
 80042a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80042a6:	bf00      	nop
 80042a8:	370c      	adds	r7, #12
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bc80      	pop	{r7}
 80042ae:	4770      	bx	lr

080042b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80042b0:	b480      	push	{r7}
 80042b2:	b083      	sub	sp, #12
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80042b8:	bf00      	nop
 80042ba:	370c      	adds	r7, #12
 80042bc:	46bd      	mov	sp, r7
 80042be:	bc80      	pop	{r7}
 80042c0:	4770      	bx	lr
	...

080042c4 <__errno>:
 80042c4:	4b01      	ldr	r3, [pc, #4]	; (80042cc <__errno+0x8>)
 80042c6:	6818      	ldr	r0, [r3, #0]
 80042c8:	4770      	bx	lr
 80042ca:	bf00      	nop
 80042cc:	20000018 	.word	0x20000018

080042d0 <__libc_init_array>:
 80042d0:	b570      	push	{r4, r5, r6, lr}
 80042d2:	2500      	movs	r5, #0
 80042d4:	4e0c      	ldr	r6, [pc, #48]	; (8004308 <__libc_init_array+0x38>)
 80042d6:	4c0d      	ldr	r4, [pc, #52]	; (800430c <__libc_init_array+0x3c>)
 80042d8:	1ba4      	subs	r4, r4, r6
 80042da:	10a4      	asrs	r4, r4, #2
 80042dc:	42a5      	cmp	r5, r4
 80042de:	d109      	bne.n	80042f4 <__libc_init_array+0x24>
 80042e0:	f001 fa74 	bl	80057cc <_init>
 80042e4:	2500      	movs	r5, #0
 80042e6:	4e0a      	ldr	r6, [pc, #40]	; (8004310 <__libc_init_array+0x40>)
 80042e8:	4c0a      	ldr	r4, [pc, #40]	; (8004314 <__libc_init_array+0x44>)
 80042ea:	1ba4      	subs	r4, r4, r6
 80042ec:	10a4      	asrs	r4, r4, #2
 80042ee:	42a5      	cmp	r5, r4
 80042f0:	d105      	bne.n	80042fe <__libc_init_array+0x2e>
 80042f2:	bd70      	pop	{r4, r5, r6, pc}
 80042f4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80042f8:	4798      	blx	r3
 80042fa:	3501      	adds	r5, #1
 80042fc:	e7ee      	b.n	80042dc <__libc_init_array+0xc>
 80042fe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004302:	4798      	blx	r3
 8004304:	3501      	adds	r5, #1
 8004306:	e7f2      	b.n	80042ee <__libc_init_array+0x1e>
 8004308:	08005c60 	.word	0x08005c60
 800430c:	08005c60 	.word	0x08005c60
 8004310:	08005c60 	.word	0x08005c60
 8004314:	08005c64 	.word	0x08005c64

08004318 <memset>:
 8004318:	4603      	mov	r3, r0
 800431a:	4402      	add	r2, r0
 800431c:	4293      	cmp	r3, r2
 800431e:	d100      	bne.n	8004322 <memset+0xa>
 8004320:	4770      	bx	lr
 8004322:	f803 1b01 	strb.w	r1, [r3], #1
 8004326:	e7f9      	b.n	800431c <memset+0x4>

08004328 <_puts_r>:
 8004328:	b570      	push	{r4, r5, r6, lr}
 800432a:	460e      	mov	r6, r1
 800432c:	4605      	mov	r5, r0
 800432e:	b118      	cbz	r0, 8004338 <_puts_r+0x10>
 8004330:	6983      	ldr	r3, [r0, #24]
 8004332:	b90b      	cbnz	r3, 8004338 <_puts_r+0x10>
 8004334:	f000 fa0c 	bl	8004750 <__sinit>
 8004338:	69ab      	ldr	r3, [r5, #24]
 800433a:	68ac      	ldr	r4, [r5, #8]
 800433c:	b913      	cbnz	r3, 8004344 <_puts_r+0x1c>
 800433e:	4628      	mov	r0, r5
 8004340:	f000 fa06 	bl	8004750 <__sinit>
 8004344:	4b23      	ldr	r3, [pc, #140]	; (80043d4 <_puts_r+0xac>)
 8004346:	429c      	cmp	r4, r3
 8004348:	d117      	bne.n	800437a <_puts_r+0x52>
 800434a:	686c      	ldr	r4, [r5, #4]
 800434c:	89a3      	ldrh	r3, [r4, #12]
 800434e:	071b      	lsls	r3, r3, #28
 8004350:	d51d      	bpl.n	800438e <_puts_r+0x66>
 8004352:	6923      	ldr	r3, [r4, #16]
 8004354:	b1db      	cbz	r3, 800438e <_puts_r+0x66>
 8004356:	3e01      	subs	r6, #1
 8004358:	68a3      	ldr	r3, [r4, #8]
 800435a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800435e:	3b01      	subs	r3, #1
 8004360:	60a3      	str	r3, [r4, #8]
 8004362:	b9e9      	cbnz	r1, 80043a0 <_puts_r+0x78>
 8004364:	2b00      	cmp	r3, #0
 8004366:	da2e      	bge.n	80043c6 <_puts_r+0x9e>
 8004368:	4622      	mov	r2, r4
 800436a:	210a      	movs	r1, #10
 800436c:	4628      	mov	r0, r5
 800436e:	f000 f83f 	bl	80043f0 <__swbuf_r>
 8004372:	3001      	adds	r0, #1
 8004374:	d011      	beq.n	800439a <_puts_r+0x72>
 8004376:	200a      	movs	r0, #10
 8004378:	e011      	b.n	800439e <_puts_r+0x76>
 800437a:	4b17      	ldr	r3, [pc, #92]	; (80043d8 <_puts_r+0xb0>)
 800437c:	429c      	cmp	r4, r3
 800437e:	d101      	bne.n	8004384 <_puts_r+0x5c>
 8004380:	68ac      	ldr	r4, [r5, #8]
 8004382:	e7e3      	b.n	800434c <_puts_r+0x24>
 8004384:	4b15      	ldr	r3, [pc, #84]	; (80043dc <_puts_r+0xb4>)
 8004386:	429c      	cmp	r4, r3
 8004388:	bf08      	it	eq
 800438a:	68ec      	ldreq	r4, [r5, #12]
 800438c:	e7de      	b.n	800434c <_puts_r+0x24>
 800438e:	4621      	mov	r1, r4
 8004390:	4628      	mov	r0, r5
 8004392:	f000 f87f 	bl	8004494 <__swsetup_r>
 8004396:	2800      	cmp	r0, #0
 8004398:	d0dd      	beq.n	8004356 <_puts_r+0x2e>
 800439a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800439e:	bd70      	pop	{r4, r5, r6, pc}
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	da04      	bge.n	80043ae <_puts_r+0x86>
 80043a4:	69a2      	ldr	r2, [r4, #24]
 80043a6:	429a      	cmp	r2, r3
 80043a8:	dc06      	bgt.n	80043b8 <_puts_r+0x90>
 80043aa:	290a      	cmp	r1, #10
 80043ac:	d004      	beq.n	80043b8 <_puts_r+0x90>
 80043ae:	6823      	ldr	r3, [r4, #0]
 80043b0:	1c5a      	adds	r2, r3, #1
 80043b2:	6022      	str	r2, [r4, #0]
 80043b4:	7019      	strb	r1, [r3, #0]
 80043b6:	e7cf      	b.n	8004358 <_puts_r+0x30>
 80043b8:	4622      	mov	r2, r4
 80043ba:	4628      	mov	r0, r5
 80043bc:	f000 f818 	bl	80043f0 <__swbuf_r>
 80043c0:	3001      	adds	r0, #1
 80043c2:	d1c9      	bne.n	8004358 <_puts_r+0x30>
 80043c4:	e7e9      	b.n	800439a <_puts_r+0x72>
 80043c6:	200a      	movs	r0, #10
 80043c8:	6823      	ldr	r3, [r4, #0]
 80043ca:	1c5a      	adds	r2, r3, #1
 80043cc:	6022      	str	r2, [r4, #0]
 80043ce:	7018      	strb	r0, [r3, #0]
 80043d0:	e7e5      	b.n	800439e <_puts_r+0x76>
 80043d2:	bf00      	nop
 80043d4:	08005850 	.word	0x08005850
 80043d8:	08005870 	.word	0x08005870
 80043dc:	08005830 	.word	0x08005830

080043e0 <puts>:
 80043e0:	4b02      	ldr	r3, [pc, #8]	; (80043ec <puts+0xc>)
 80043e2:	4601      	mov	r1, r0
 80043e4:	6818      	ldr	r0, [r3, #0]
 80043e6:	f7ff bf9f 	b.w	8004328 <_puts_r>
 80043ea:	bf00      	nop
 80043ec:	20000018 	.word	0x20000018

080043f0 <__swbuf_r>:
 80043f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043f2:	460e      	mov	r6, r1
 80043f4:	4614      	mov	r4, r2
 80043f6:	4605      	mov	r5, r0
 80043f8:	b118      	cbz	r0, 8004402 <__swbuf_r+0x12>
 80043fa:	6983      	ldr	r3, [r0, #24]
 80043fc:	b90b      	cbnz	r3, 8004402 <__swbuf_r+0x12>
 80043fe:	f000 f9a7 	bl	8004750 <__sinit>
 8004402:	4b21      	ldr	r3, [pc, #132]	; (8004488 <__swbuf_r+0x98>)
 8004404:	429c      	cmp	r4, r3
 8004406:	d12a      	bne.n	800445e <__swbuf_r+0x6e>
 8004408:	686c      	ldr	r4, [r5, #4]
 800440a:	69a3      	ldr	r3, [r4, #24]
 800440c:	60a3      	str	r3, [r4, #8]
 800440e:	89a3      	ldrh	r3, [r4, #12]
 8004410:	071a      	lsls	r2, r3, #28
 8004412:	d52e      	bpl.n	8004472 <__swbuf_r+0x82>
 8004414:	6923      	ldr	r3, [r4, #16]
 8004416:	b363      	cbz	r3, 8004472 <__swbuf_r+0x82>
 8004418:	6923      	ldr	r3, [r4, #16]
 800441a:	6820      	ldr	r0, [r4, #0]
 800441c:	b2f6      	uxtb	r6, r6
 800441e:	1ac0      	subs	r0, r0, r3
 8004420:	6963      	ldr	r3, [r4, #20]
 8004422:	4637      	mov	r7, r6
 8004424:	4283      	cmp	r3, r0
 8004426:	dc04      	bgt.n	8004432 <__swbuf_r+0x42>
 8004428:	4621      	mov	r1, r4
 800442a:	4628      	mov	r0, r5
 800442c:	f000 f926 	bl	800467c <_fflush_r>
 8004430:	bb28      	cbnz	r0, 800447e <__swbuf_r+0x8e>
 8004432:	68a3      	ldr	r3, [r4, #8]
 8004434:	3001      	adds	r0, #1
 8004436:	3b01      	subs	r3, #1
 8004438:	60a3      	str	r3, [r4, #8]
 800443a:	6823      	ldr	r3, [r4, #0]
 800443c:	1c5a      	adds	r2, r3, #1
 800443e:	6022      	str	r2, [r4, #0]
 8004440:	701e      	strb	r6, [r3, #0]
 8004442:	6963      	ldr	r3, [r4, #20]
 8004444:	4283      	cmp	r3, r0
 8004446:	d004      	beq.n	8004452 <__swbuf_r+0x62>
 8004448:	89a3      	ldrh	r3, [r4, #12]
 800444a:	07db      	lsls	r3, r3, #31
 800444c:	d519      	bpl.n	8004482 <__swbuf_r+0x92>
 800444e:	2e0a      	cmp	r6, #10
 8004450:	d117      	bne.n	8004482 <__swbuf_r+0x92>
 8004452:	4621      	mov	r1, r4
 8004454:	4628      	mov	r0, r5
 8004456:	f000 f911 	bl	800467c <_fflush_r>
 800445a:	b190      	cbz	r0, 8004482 <__swbuf_r+0x92>
 800445c:	e00f      	b.n	800447e <__swbuf_r+0x8e>
 800445e:	4b0b      	ldr	r3, [pc, #44]	; (800448c <__swbuf_r+0x9c>)
 8004460:	429c      	cmp	r4, r3
 8004462:	d101      	bne.n	8004468 <__swbuf_r+0x78>
 8004464:	68ac      	ldr	r4, [r5, #8]
 8004466:	e7d0      	b.n	800440a <__swbuf_r+0x1a>
 8004468:	4b09      	ldr	r3, [pc, #36]	; (8004490 <__swbuf_r+0xa0>)
 800446a:	429c      	cmp	r4, r3
 800446c:	bf08      	it	eq
 800446e:	68ec      	ldreq	r4, [r5, #12]
 8004470:	e7cb      	b.n	800440a <__swbuf_r+0x1a>
 8004472:	4621      	mov	r1, r4
 8004474:	4628      	mov	r0, r5
 8004476:	f000 f80d 	bl	8004494 <__swsetup_r>
 800447a:	2800      	cmp	r0, #0
 800447c:	d0cc      	beq.n	8004418 <__swbuf_r+0x28>
 800447e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8004482:	4638      	mov	r0, r7
 8004484:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004486:	bf00      	nop
 8004488:	08005850 	.word	0x08005850
 800448c:	08005870 	.word	0x08005870
 8004490:	08005830 	.word	0x08005830

08004494 <__swsetup_r>:
 8004494:	4b32      	ldr	r3, [pc, #200]	; (8004560 <__swsetup_r+0xcc>)
 8004496:	b570      	push	{r4, r5, r6, lr}
 8004498:	681d      	ldr	r5, [r3, #0]
 800449a:	4606      	mov	r6, r0
 800449c:	460c      	mov	r4, r1
 800449e:	b125      	cbz	r5, 80044aa <__swsetup_r+0x16>
 80044a0:	69ab      	ldr	r3, [r5, #24]
 80044a2:	b913      	cbnz	r3, 80044aa <__swsetup_r+0x16>
 80044a4:	4628      	mov	r0, r5
 80044a6:	f000 f953 	bl	8004750 <__sinit>
 80044aa:	4b2e      	ldr	r3, [pc, #184]	; (8004564 <__swsetup_r+0xd0>)
 80044ac:	429c      	cmp	r4, r3
 80044ae:	d10f      	bne.n	80044d0 <__swsetup_r+0x3c>
 80044b0:	686c      	ldr	r4, [r5, #4]
 80044b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80044b6:	b29a      	uxth	r2, r3
 80044b8:	0715      	lsls	r5, r2, #28
 80044ba:	d42c      	bmi.n	8004516 <__swsetup_r+0x82>
 80044bc:	06d0      	lsls	r0, r2, #27
 80044be:	d411      	bmi.n	80044e4 <__swsetup_r+0x50>
 80044c0:	2209      	movs	r2, #9
 80044c2:	6032      	str	r2, [r6, #0]
 80044c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044c8:	81a3      	strh	r3, [r4, #12]
 80044ca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80044ce:	e03e      	b.n	800454e <__swsetup_r+0xba>
 80044d0:	4b25      	ldr	r3, [pc, #148]	; (8004568 <__swsetup_r+0xd4>)
 80044d2:	429c      	cmp	r4, r3
 80044d4:	d101      	bne.n	80044da <__swsetup_r+0x46>
 80044d6:	68ac      	ldr	r4, [r5, #8]
 80044d8:	e7eb      	b.n	80044b2 <__swsetup_r+0x1e>
 80044da:	4b24      	ldr	r3, [pc, #144]	; (800456c <__swsetup_r+0xd8>)
 80044dc:	429c      	cmp	r4, r3
 80044de:	bf08      	it	eq
 80044e0:	68ec      	ldreq	r4, [r5, #12]
 80044e2:	e7e6      	b.n	80044b2 <__swsetup_r+0x1e>
 80044e4:	0751      	lsls	r1, r2, #29
 80044e6:	d512      	bpl.n	800450e <__swsetup_r+0x7a>
 80044e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80044ea:	b141      	cbz	r1, 80044fe <__swsetup_r+0x6a>
 80044ec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80044f0:	4299      	cmp	r1, r3
 80044f2:	d002      	beq.n	80044fa <__swsetup_r+0x66>
 80044f4:	4630      	mov	r0, r6
 80044f6:	f000 fa19 	bl	800492c <_free_r>
 80044fa:	2300      	movs	r3, #0
 80044fc:	6363      	str	r3, [r4, #52]	; 0x34
 80044fe:	89a3      	ldrh	r3, [r4, #12]
 8004500:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004504:	81a3      	strh	r3, [r4, #12]
 8004506:	2300      	movs	r3, #0
 8004508:	6063      	str	r3, [r4, #4]
 800450a:	6923      	ldr	r3, [r4, #16]
 800450c:	6023      	str	r3, [r4, #0]
 800450e:	89a3      	ldrh	r3, [r4, #12]
 8004510:	f043 0308 	orr.w	r3, r3, #8
 8004514:	81a3      	strh	r3, [r4, #12]
 8004516:	6923      	ldr	r3, [r4, #16]
 8004518:	b94b      	cbnz	r3, 800452e <__swsetup_r+0x9a>
 800451a:	89a3      	ldrh	r3, [r4, #12]
 800451c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004520:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004524:	d003      	beq.n	800452e <__swsetup_r+0x9a>
 8004526:	4621      	mov	r1, r4
 8004528:	4630      	mov	r0, r6
 800452a:	f000 f9bf 	bl	80048ac <__smakebuf_r>
 800452e:	89a2      	ldrh	r2, [r4, #12]
 8004530:	f012 0301 	ands.w	r3, r2, #1
 8004534:	d00c      	beq.n	8004550 <__swsetup_r+0xbc>
 8004536:	2300      	movs	r3, #0
 8004538:	60a3      	str	r3, [r4, #8]
 800453a:	6963      	ldr	r3, [r4, #20]
 800453c:	425b      	negs	r3, r3
 800453e:	61a3      	str	r3, [r4, #24]
 8004540:	6923      	ldr	r3, [r4, #16]
 8004542:	b953      	cbnz	r3, 800455a <__swsetup_r+0xc6>
 8004544:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004548:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800454c:	d1ba      	bne.n	80044c4 <__swsetup_r+0x30>
 800454e:	bd70      	pop	{r4, r5, r6, pc}
 8004550:	0792      	lsls	r2, r2, #30
 8004552:	bf58      	it	pl
 8004554:	6963      	ldrpl	r3, [r4, #20]
 8004556:	60a3      	str	r3, [r4, #8]
 8004558:	e7f2      	b.n	8004540 <__swsetup_r+0xac>
 800455a:	2000      	movs	r0, #0
 800455c:	e7f7      	b.n	800454e <__swsetup_r+0xba>
 800455e:	bf00      	nop
 8004560:	20000018 	.word	0x20000018
 8004564:	08005850 	.word	0x08005850
 8004568:	08005870 	.word	0x08005870
 800456c:	08005830 	.word	0x08005830

08004570 <__sflush_r>:
 8004570:	898a      	ldrh	r2, [r1, #12]
 8004572:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004576:	4605      	mov	r5, r0
 8004578:	0710      	lsls	r0, r2, #28
 800457a:	460c      	mov	r4, r1
 800457c:	d458      	bmi.n	8004630 <__sflush_r+0xc0>
 800457e:	684b      	ldr	r3, [r1, #4]
 8004580:	2b00      	cmp	r3, #0
 8004582:	dc05      	bgt.n	8004590 <__sflush_r+0x20>
 8004584:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004586:	2b00      	cmp	r3, #0
 8004588:	dc02      	bgt.n	8004590 <__sflush_r+0x20>
 800458a:	2000      	movs	r0, #0
 800458c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004590:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004592:	2e00      	cmp	r6, #0
 8004594:	d0f9      	beq.n	800458a <__sflush_r+0x1a>
 8004596:	2300      	movs	r3, #0
 8004598:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800459c:	682f      	ldr	r7, [r5, #0]
 800459e:	6a21      	ldr	r1, [r4, #32]
 80045a0:	602b      	str	r3, [r5, #0]
 80045a2:	d032      	beq.n	800460a <__sflush_r+0x9a>
 80045a4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80045a6:	89a3      	ldrh	r3, [r4, #12]
 80045a8:	075a      	lsls	r2, r3, #29
 80045aa:	d505      	bpl.n	80045b8 <__sflush_r+0x48>
 80045ac:	6863      	ldr	r3, [r4, #4]
 80045ae:	1ac0      	subs	r0, r0, r3
 80045b0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80045b2:	b10b      	cbz	r3, 80045b8 <__sflush_r+0x48>
 80045b4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80045b6:	1ac0      	subs	r0, r0, r3
 80045b8:	2300      	movs	r3, #0
 80045ba:	4602      	mov	r2, r0
 80045bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80045be:	6a21      	ldr	r1, [r4, #32]
 80045c0:	4628      	mov	r0, r5
 80045c2:	47b0      	blx	r6
 80045c4:	1c43      	adds	r3, r0, #1
 80045c6:	89a3      	ldrh	r3, [r4, #12]
 80045c8:	d106      	bne.n	80045d8 <__sflush_r+0x68>
 80045ca:	6829      	ldr	r1, [r5, #0]
 80045cc:	291d      	cmp	r1, #29
 80045ce:	d848      	bhi.n	8004662 <__sflush_r+0xf2>
 80045d0:	4a29      	ldr	r2, [pc, #164]	; (8004678 <__sflush_r+0x108>)
 80045d2:	40ca      	lsrs	r2, r1
 80045d4:	07d6      	lsls	r6, r2, #31
 80045d6:	d544      	bpl.n	8004662 <__sflush_r+0xf2>
 80045d8:	2200      	movs	r2, #0
 80045da:	6062      	str	r2, [r4, #4]
 80045dc:	6922      	ldr	r2, [r4, #16]
 80045de:	04d9      	lsls	r1, r3, #19
 80045e0:	6022      	str	r2, [r4, #0]
 80045e2:	d504      	bpl.n	80045ee <__sflush_r+0x7e>
 80045e4:	1c42      	adds	r2, r0, #1
 80045e6:	d101      	bne.n	80045ec <__sflush_r+0x7c>
 80045e8:	682b      	ldr	r3, [r5, #0]
 80045ea:	b903      	cbnz	r3, 80045ee <__sflush_r+0x7e>
 80045ec:	6560      	str	r0, [r4, #84]	; 0x54
 80045ee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80045f0:	602f      	str	r7, [r5, #0]
 80045f2:	2900      	cmp	r1, #0
 80045f4:	d0c9      	beq.n	800458a <__sflush_r+0x1a>
 80045f6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80045fa:	4299      	cmp	r1, r3
 80045fc:	d002      	beq.n	8004604 <__sflush_r+0x94>
 80045fe:	4628      	mov	r0, r5
 8004600:	f000 f994 	bl	800492c <_free_r>
 8004604:	2000      	movs	r0, #0
 8004606:	6360      	str	r0, [r4, #52]	; 0x34
 8004608:	e7c0      	b.n	800458c <__sflush_r+0x1c>
 800460a:	2301      	movs	r3, #1
 800460c:	4628      	mov	r0, r5
 800460e:	47b0      	blx	r6
 8004610:	1c41      	adds	r1, r0, #1
 8004612:	d1c8      	bne.n	80045a6 <__sflush_r+0x36>
 8004614:	682b      	ldr	r3, [r5, #0]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d0c5      	beq.n	80045a6 <__sflush_r+0x36>
 800461a:	2b1d      	cmp	r3, #29
 800461c:	d001      	beq.n	8004622 <__sflush_r+0xb2>
 800461e:	2b16      	cmp	r3, #22
 8004620:	d101      	bne.n	8004626 <__sflush_r+0xb6>
 8004622:	602f      	str	r7, [r5, #0]
 8004624:	e7b1      	b.n	800458a <__sflush_r+0x1a>
 8004626:	89a3      	ldrh	r3, [r4, #12]
 8004628:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800462c:	81a3      	strh	r3, [r4, #12]
 800462e:	e7ad      	b.n	800458c <__sflush_r+0x1c>
 8004630:	690f      	ldr	r7, [r1, #16]
 8004632:	2f00      	cmp	r7, #0
 8004634:	d0a9      	beq.n	800458a <__sflush_r+0x1a>
 8004636:	0793      	lsls	r3, r2, #30
 8004638:	bf18      	it	ne
 800463a:	2300      	movne	r3, #0
 800463c:	680e      	ldr	r6, [r1, #0]
 800463e:	bf08      	it	eq
 8004640:	694b      	ldreq	r3, [r1, #20]
 8004642:	eba6 0807 	sub.w	r8, r6, r7
 8004646:	600f      	str	r7, [r1, #0]
 8004648:	608b      	str	r3, [r1, #8]
 800464a:	f1b8 0f00 	cmp.w	r8, #0
 800464e:	dd9c      	ble.n	800458a <__sflush_r+0x1a>
 8004650:	4643      	mov	r3, r8
 8004652:	463a      	mov	r2, r7
 8004654:	6a21      	ldr	r1, [r4, #32]
 8004656:	4628      	mov	r0, r5
 8004658:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800465a:	47b0      	blx	r6
 800465c:	2800      	cmp	r0, #0
 800465e:	dc06      	bgt.n	800466e <__sflush_r+0xfe>
 8004660:	89a3      	ldrh	r3, [r4, #12]
 8004662:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004666:	81a3      	strh	r3, [r4, #12]
 8004668:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800466c:	e78e      	b.n	800458c <__sflush_r+0x1c>
 800466e:	4407      	add	r7, r0
 8004670:	eba8 0800 	sub.w	r8, r8, r0
 8004674:	e7e9      	b.n	800464a <__sflush_r+0xda>
 8004676:	bf00      	nop
 8004678:	20400001 	.word	0x20400001

0800467c <_fflush_r>:
 800467c:	b538      	push	{r3, r4, r5, lr}
 800467e:	690b      	ldr	r3, [r1, #16]
 8004680:	4605      	mov	r5, r0
 8004682:	460c      	mov	r4, r1
 8004684:	b1db      	cbz	r3, 80046be <_fflush_r+0x42>
 8004686:	b118      	cbz	r0, 8004690 <_fflush_r+0x14>
 8004688:	6983      	ldr	r3, [r0, #24]
 800468a:	b90b      	cbnz	r3, 8004690 <_fflush_r+0x14>
 800468c:	f000 f860 	bl	8004750 <__sinit>
 8004690:	4b0c      	ldr	r3, [pc, #48]	; (80046c4 <_fflush_r+0x48>)
 8004692:	429c      	cmp	r4, r3
 8004694:	d109      	bne.n	80046aa <_fflush_r+0x2e>
 8004696:	686c      	ldr	r4, [r5, #4]
 8004698:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800469c:	b17b      	cbz	r3, 80046be <_fflush_r+0x42>
 800469e:	4621      	mov	r1, r4
 80046a0:	4628      	mov	r0, r5
 80046a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80046a6:	f7ff bf63 	b.w	8004570 <__sflush_r>
 80046aa:	4b07      	ldr	r3, [pc, #28]	; (80046c8 <_fflush_r+0x4c>)
 80046ac:	429c      	cmp	r4, r3
 80046ae:	d101      	bne.n	80046b4 <_fflush_r+0x38>
 80046b0:	68ac      	ldr	r4, [r5, #8]
 80046b2:	e7f1      	b.n	8004698 <_fflush_r+0x1c>
 80046b4:	4b05      	ldr	r3, [pc, #20]	; (80046cc <_fflush_r+0x50>)
 80046b6:	429c      	cmp	r4, r3
 80046b8:	bf08      	it	eq
 80046ba:	68ec      	ldreq	r4, [r5, #12]
 80046bc:	e7ec      	b.n	8004698 <_fflush_r+0x1c>
 80046be:	2000      	movs	r0, #0
 80046c0:	bd38      	pop	{r3, r4, r5, pc}
 80046c2:	bf00      	nop
 80046c4:	08005850 	.word	0x08005850
 80046c8:	08005870 	.word	0x08005870
 80046cc:	08005830 	.word	0x08005830

080046d0 <std>:
 80046d0:	2300      	movs	r3, #0
 80046d2:	b510      	push	{r4, lr}
 80046d4:	4604      	mov	r4, r0
 80046d6:	e9c0 3300 	strd	r3, r3, [r0]
 80046da:	6083      	str	r3, [r0, #8]
 80046dc:	8181      	strh	r1, [r0, #12]
 80046de:	6643      	str	r3, [r0, #100]	; 0x64
 80046e0:	81c2      	strh	r2, [r0, #14]
 80046e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80046e6:	6183      	str	r3, [r0, #24]
 80046e8:	4619      	mov	r1, r3
 80046ea:	2208      	movs	r2, #8
 80046ec:	305c      	adds	r0, #92	; 0x5c
 80046ee:	f7ff fe13 	bl	8004318 <memset>
 80046f2:	4b05      	ldr	r3, [pc, #20]	; (8004708 <std+0x38>)
 80046f4:	6224      	str	r4, [r4, #32]
 80046f6:	6263      	str	r3, [r4, #36]	; 0x24
 80046f8:	4b04      	ldr	r3, [pc, #16]	; (800470c <std+0x3c>)
 80046fa:	62a3      	str	r3, [r4, #40]	; 0x28
 80046fc:	4b04      	ldr	r3, [pc, #16]	; (8004710 <std+0x40>)
 80046fe:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004700:	4b04      	ldr	r3, [pc, #16]	; (8004714 <std+0x44>)
 8004702:	6323      	str	r3, [r4, #48]	; 0x30
 8004704:	bd10      	pop	{r4, pc}
 8004706:	bf00      	nop
 8004708:	08004a99 	.word	0x08004a99
 800470c:	08004abb 	.word	0x08004abb
 8004710:	08004af3 	.word	0x08004af3
 8004714:	08004b17 	.word	0x08004b17

08004718 <_cleanup_r>:
 8004718:	4901      	ldr	r1, [pc, #4]	; (8004720 <_cleanup_r+0x8>)
 800471a:	f000 b885 	b.w	8004828 <_fwalk_reent>
 800471e:	bf00      	nop
 8004720:	0800467d 	.word	0x0800467d

08004724 <__sfmoreglue>:
 8004724:	b570      	push	{r4, r5, r6, lr}
 8004726:	2568      	movs	r5, #104	; 0x68
 8004728:	1e4a      	subs	r2, r1, #1
 800472a:	4355      	muls	r5, r2
 800472c:	460e      	mov	r6, r1
 800472e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004732:	f000 f947 	bl	80049c4 <_malloc_r>
 8004736:	4604      	mov	r4, r0
 8004738:	b140      	cbz	r0, 800474c <__sfmoreglue+0x28>
 800473a:	2100      	movs	r1, #0
 800473c:	e9c0 1600 	strd	r1, r6, [r0]
 8004740:	300c      	adds	r0, #12
 8004742:	60a0      	str	r0, [r4, #8]
 8004744:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004748:	f7ff fde6 	bl	8004318 <memset>
 800474c:	4620      	mov	r0, r4
 800474e:	bd70      	pop	{r4, r5, r6, pc}

08004750 <__sinit>:
 8004750:	6983      	ldr	r3, [r0, #24]
 8004752:	b510      	push	{r4, lr}
 8004754:	4604      	mov	r4, r0
 8004756:	bb33      	cbnz	r3, 80047a6 <__sinit+0x56>
 8004758:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800475c:	6503      	str	r3, [r0, #80]	; 0x50
 800475e:	4b12      	ldr	r3, [pc, #72]	; (80047a8 <__sinit+0x58>)
 8004760:	4a12      	ldr	r2, [pc, #72]	; (80047ac <__sinit+0x5c>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	6282      	str	r2, [r0, #40]	; 0x28
 8004766:	4298      	cmp	r0, r3
 8004768:	bf04      	itt	eq
 800476a:	2301      	moveq	r3, #1
 800476c:	6183      	streq	r3, [r0, #24]
 800476e:	f000 f81f 	bl	80047b0 <__sfp>
 8004772:	6060      	str	r0, [r4, #4]
 8004774:	4620      	mov	r0, r4
 8004776:	f000 f81b 	bl	80047b0 <__sfp>
 800477a:	60a0      	str	r0, [r4, #8]
 800477c:	4620      	mov	r0, r4
 800477e:	f000 f817 	bl	80047b0 <__sfp>
 8004782:	2200      	movs	r2, #0
 8004784:	60e0      	str	r0, [r4, #12]
 8004786:	2104      	movs	r1, #4
 8004788:	6860      	ldr	r0, [r4, #4]
 800478a:	f7ff ffa1 	bl	80046d0 <std>
 800478e:	2201      	movs	r2, #1
 8004790:	2109      	movs	r1, #9
 8004792:	68a0      	ldr	r0, [r4, #8]
 8004794:	f7ff ff9c 	bl	80046d0 <std>
 8004798:	2202      	movs	r2, #2
 800479a:	2112      	movs	r1, #18
 800479c:	68e0      	ldr	r0, [r4, #12]
 800479e:	f7ff ff97 	bl	80046d0 <std>
 80047a2:	2301      	movs	r3, #1
 80047a4:	61a3      	str	r3, [r4, #24]
 80047a6:	bd10      	pop	{r4, pc}
 80047a8:	0800582c 	.word	0x0800582c
 80047ac:	08004719 	.word	0x08004719

080047b0 <__sfp>:
 80047b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047b2:	4b1b      	ldr	r3, [pc, #108]	; (8004820 <__sfp+0x70>)
 80047b4:	4607      	mov	r7, r0
 80047b6:	681e      	ldr	r6, [r3, #0]
 80047b8:	69b3      	ldr	r3, [r6, #24]
 80047ba:	b913      	cbnz	r3, 80047c2 <__sfp+0x12>
 80047bc:	4630      	mov	r0, r6
 80047be:	f7ff ffc7 	bl	8004750 <__sinit>
 80047c2:	3648      	adds	r6, #72	; 0x48
 80047c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80047c8:	3b01      	subs	r3, #1
 80047ca:	d503      	bpl.n	80047d4 <__sfp+0x24>
 80047cc:	6833      	ldr	r3, [r6, #0]
 80047ce:	b133      	cbz	r3, 80047de <__sfp+0x2e>
 80047d0:	6836      	ldr	r6, [r6, #0]
 80047d2:	e7f7      	b.n	80047c4 <__sfp+0x14>
 80047d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80047d8:	b16d      	cbz	r5, 80047f6 <__sfp+0x46>
 80047da:	3468      	adds	r4, #104	; 0x68
 80047dc:	e7f4      	b.n	80047c8 <__sfp+0x18>
 80047de:	2104      	movs	r1, #4
 80047e0:	4638      	mov	r0, r7
 80047e2:	f7ff ff9f 	bl	8004724 <__sfmoreglue>
 80047e6:	6030      	str	r0, [r6, #0]
 80047e8:	2800      	cmp	r0, #0
 80047ea:	d1f1      	bne.n	80047d0 <__sfp+0x20>
 80047ec:	230c      	movs	r3, #12
 80047ee:	4604      	mov	r4, r0
 80047f0:	603b      	str	r3, [r7, #0]
 80047f2:	4620      	mov	r0, r4
 80047f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80047f6:	4b0b      	ldr	r3, [pc, #44]	; (8004824 <__sfp+0x74>)
 80047f8:	6665      	str	r5, [r4, #100]	; 0x64
 80047fa:	e9c4 5500 	strd	r5, r5, [r4]
 80047fe:	60a5      	str	r5, [r4, #8]
 8004800:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8004804:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8004808:	2208      	movs	r2, #8
 800480a:	4629      	mov	r1, r5
 800480c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004810:	f7ff fd82 	bl	8004318 <memset>
 8004814:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004818:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800481c:	e7e9      	b.n	80047f2 <__sfp+0x42>
 800481e:	bf00      	nop
 8004820:	0800582c 	.word	0x0800582c
 8004824:	ffff0001 	.word	0xffff0001

08004828 <_fwalk_reent>:
 8004828:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800482c:	4680      	mov	r8, r0
 800482e:	4689      	mov	r9, r1
 8004830:	2600      	movs	r6, #0
 8004832:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004836:	b914      	cbnz	r4, 800483e <_fwalk_reent+0x16>
 8004838:	4630      	mov	r0, r6
 800483a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800483e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8004842:	3f01      	subs	r7, #1
 8004844:	d501      	bpl.n	800484a <_fwalk_reent+0x22>
 8004846:	6824      	ldr	r4, [r4, #0]
 8004848:	e7f5      	b.n	8004836 <_fwalk_reent+0xe>
 800484a:	89ab      	ldrh	r3, [r5, #12]
 800484c:	2b01      	cmp	r3, #1
 800484e:	d907      	bls.n	8004860 <_fwalk_reent+0x38>
 8004850:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004854:	3301      	adds	r3, #1
 8004856:	d003      	beq.n	8004860 <_fwalk_reent+0x38>
 8004858:	4629      	mov	r1, r5
 800485a:	4640      	mov	r0, r8
 800485c:	47c8      	blx	r9
 800485e:	4306      	orrs	r6, r0
 8004860:	3568      	adds	r5, #104	; 0x68
 8004862:	e7ee      	b.n	8004842 <_fwalk_reent+0x1a>

08004864 <__swhatbuf_r>:
 8004864:	b570      	push	{r4, r5, r6, lr}
 8004866:	460e      	mov	r6, r1
 8004868:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800486c:	b096      	sub	sp, #88	; 0x58
 800486e:	2900      	cmp	r1, #0
 8004870:	4614      	mov	r4, r2
 8004872:	461d      	mov	r5, r3
 8004874:	da07      	bge.n	8004886 <__swhatbuf_r+0x22>
 8004876:	2300      	movs	r3, #0
 8004878:	602b      	str	r3, [r5, #0]
 800487a:	89b3      	ldrh	r3, [r6, #12]
 800487c:	061a      	lsls	r2, r3, #24
 800487e:	d410      	bmi.n	80048a2 <__swhatbuf_r+0x3e>
 8004880:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004884:	e00e      	b.n	80048a4 <__swhatbuf_r+0x40>
 8004886:	466a      	mov	r2, sp
 8004888:	f000 f96c 	bl	8004b64 <_fstat_r>
 800488c:	2800      	cmp	r0, #0
 800488e:	dbf2      	blt.n	8004876 <__swhatbuf_r+0x12>
 8004890:	9a01      	ldr	r2, [sp, #4]
 8004892:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004896:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800489a:	425a      	negs	r2, r3
 800489c:	415a      	adcs	r2, r3
 800489e:	602a      	str	r2, [r5, #0]
 80048a0:	e7ee      	b.n	8004880 <__swhatbuf_r+0x1c>
 80048a2:	2340      	movs	r3, #64	; 0x40
 80048a4:	2000      	movs	r0, #0
 80048a6:	6023      	str	r3, [r4, #0]
 80048a8:	b016      	add	sp, #88	; 0x58
 80048aa:	bd70      	pop	{r4, r5, r6, pc}

080048ac <__smakebuf_r>:
 80048ac:	898b      	ldrh	r3, [r1, #12]
 80048ae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80048b0:	079d      	lsls	r5, r3, #30
 80048b2:	4606      	mov	r6, r0
 80048b4:	460c      	mov	r4, r1
 80048b6:	d507      	bpl.n	80048c8 <__smakebuf_r+0x1c>
 80048b8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80048bc:	6023      	str	r3, [r4, #0]
 80048be:	6123      	str	r3, [r4, #16]
 80048c0:	2301      	movs	r3, #1
 80048c2:	6163      	str	r3, [r4, #20]
 80048c4:	b002      	add	sp, #8
 80048c6:	bd70      	pop	{r4, r5, r6, pc}
 80048c8:	ab01      	add	r3, sp, #4
 80048ca:	466a      	mov	r2, sp
 80048cc:	f7ff ffca 	bl	8004864 <__swhatbuf_r>
 80048d0:	9900      	ldr	r1, [sp, #0]
 80048d2:	4605      	mov	r5, r0
 80048d4:	4630      	mov	r0, r6
 80048d6:	f000 f875 	bl	80049c4 <_malloc_r>
 80048da:	b948      	cbnz	r0, 80048f0 <__smakebuf_r+0x44>
 80048dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048e0:	059a      	lsls	r2, r3, #22
 80048e2:	d4ef      	bmi.n	80048c4 <__smakebuf_r+0x18>
 80048e4:	f023 0303 	bic.w	r3, r3, #3
 80048e8:	f043 0302 	orr.w	r3, r3, #2
 80048ec:	81a3      	strh	r3, [r4, #12]
 80048ee:	e7e3      	b.n	80048b8 <__smakebuf_r+0xc>
 80048f0:	4b0d      	ldr	r3, [pc, #52]	; (8004928 <__smakebuf_r+0x7c>)
 80048f2:	62b3      	str	r3, [r6, #40]	; 0x28
 80048f4:	89a3      	ldrh	r3, [r4, #12]
 80048f6:	6020      	str	r0, [r4, #0]
 80048f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80048fc:	81a3      	strh	r3, [r4, #12]
 80048fe:	9b00      	ldr	r3, [sp, #0]
 8004900:	6120      	str	r0, [r4, #16]
 8004902:	6163      	str	r3, [r4, #20]
 8004904:	9b01      	ldr	r3, [sp, #4]
 8004906:	b15b      	cbz	r3, 8004920 <__smakebuf_r+0x74>
 8004908:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800490c:	4630      	mov	r0, r6
 800490e:	f000 f93b 	bl	8004b88 <_isatty_r>
 8004912:	b128      	cbz	r0, 8004920 <__smakebuf_r+0x74>
 8004914:	89a3      	ldrh	r3, [r4, #12]
 8004916:	f023 0303 	bic.w	r3, r3, #3
 800491a:	f043 0301 	orr.w	r3, r3, #1
 800491e:	81a3      	strh	r3, [r4, #12]
 8004920:	89a3      	ldrh	r3, [r4, #12]
 8004922:	431d      	orrs	r5, r3
 8004924:	81a5      	strh	r5, [r4, #12]
 8004926:	e7cd      	b.n	80048c4 <__smakebuf_r+0x18>
 8004928:	08004719 	.word	0x08004719

0800492c <_free_r>:
 800492c:	b538      	push	{r3, r4, r5, lr}
 800492e:	4605      	mov	r5, r0
 8004930:	2900      	cmp	r1, #0
 8004932:	d043      	beq.n	80049bc <_free_r+0x90>
 8004934:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004938:	1f0c      	subs	r4, r1, #4
 800493a:	2b00      	cmp	r3, #0
 800493c:	bfb8      	it	lt
 800493e:	18e4      	addlt	r4, r4, r3
 8004940:	f000 f944 	bl	8004bcc <__malloc_lock>
 8004944:	4a1e      	ldr	r2, [pc, #120]	; (80049c0 <_free_r+0x94>)
 8004946:	6813      	ldr	r3, [r2, #0]
 8004948:	4610      	mov	r0, r2
 800494a:	b933      	cbnz	r3, 800495a <_free_r+0x2e>
 800494c:	6063      	str	r3, [r4, #4]
 800494e:	6014      	str	r4, [r2, #0]
 8004950:	4628      	mov	r0, r5
 8004952:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004956:	f000 b93a 	b.w	8004bce <__malloc_unlock>
 800495a:	42a3      	cmp	r3, r4
 800495c:	d90b      	bls.n	8004976 <_free_r+0x4a>
 800495e:	6821      	ldr	r1, [r4, #0]
 8004960:	1862      	adds	r2, r4, r1
 8004962:	4293      	cmp	r3, r2
 8004964:	bf01      	itttt	eq
 8004966:	681a      	ldreq	r2, [r3, #0]
 8004968:	685b      	ldreq	r3, [r3, #4]
 800496a:	1852      	addeq	r2, r2, r1
 800496c:	6022      	streq	r2, [r4, #0]
 800496e:	6063      	str	r3, [r4, #4]
 8004970:	6004      	str	r4, [r0, #0]
 8004972:	e7ed      	b.n	8004950 <_free_r+0x24>
 8004974:	4613      	mov	r3, r2
 8004976:	685a      	ldr	r2, [r3, #4]
 8004978:	b10a      	cbz	r2, 800497e <_free_r+0x52>
 800497a:	42a2      	cmp	r2, r4
 800497c:	d9fa      	bls.n	8004974 <_free_r+0x48>
 800497e:	6819      	ldr	r1, [r3, #0]
 8004980:	1858      	adds	r0, r3, r1
 8004982:	42a0      	cmp	r0, r4
 8004984:	d10b      	bne.n	800499e <_free_r+0x72>
 8004986:	6820      	ldr	r0, [r4, #0]
 8004988:	4401      	add	r1, r0
 800498a:	1858      	adds	r0, r3, r1
 800498c:	4282      	cmp	r2, r0
 800498e:	6019      	str	r1, [r3, #0]
 8004990:	d1de      	bne.n	8004950 <_free_r+0x24>
 8004992:	6810      	ldr	r0, [r2, #0]
 8004994:	6852      	ldr	r2, [r2, #4]
 8004996:	4401      	add	r1, r0
 8004998:	6019      	str	r1, [r3, #0]
 800499a:	605a      	str	r2, [r3, #4]
 800499c:	e7d8      	b.n	8004950 <_free_r+0x24>
 800499e:	d902      	bls.n	80049a6 <_free_r+0x7a>
 80049a0:	230c      	movs	r3, #12
 80049a2:	602b      	str	r3, [r5, #0]
 80049a4:	e7d4      	b.n	8004950 <_free_r+0x24>
 80049a6:	6820      	ldr	r0, [r4, #0]
 80049a8:	1821      	adds	r1, r4, r0
 80049aa:	428a      	cmp	r2, r1
 80049ac:	bf01      	itttt	eq
 80049ae:	6811      	ldreq	r1, [r2, #0]
 80049b0:	6852      	ldreq	r2, [r2, #4]
 80049b2:	1809      	addeq	r1, r1, r0
 80049b4:	6021      	streq	r1, [r4, #0]
 80049b6:	6062      	str	r2, [r4, #4]
 80049b8:	605c      	str	r4, [r3, #4]
 80049ba:	e7c9      	b.n	8004950 <_free_r+0x24>
 80049bc:	bd38      	pop	{r3, r4, r5, pc}
 80049be:	bf00      	nop
 80049c0:	200000a8 	.word	0x200000a8

080049c4 <_malloc_r>:
 80049c4:	b570      	push	{r4, r5, r6, lr}
 80049c6:	1ccd      	adds	r5, r1, #3
 80049c8:	f025 0503 	bic.w	r5, r5, #3
 80049cc:	3508      	adds	r5, #8
 80049ce:	2d0c      	cmp	r5, #12
 80049d0:	bf38      	it	cc
 80049d2:	250c      	movcc	r5, #12
 80049d4:	2d00      	cmp	r5, #0
 80049d6:	4606      	mov	r6, r0
 80049d8:	db01      	blt.n	80049de <_malloc_r+0x1a>
 80049da:	42a9      	cmp	r1, r5
 80049dc:	d903      	bls.n	80049e6 <_malloc_r+0x22>
 80049de:	230c      	movs	r3, #12
 80049e0:	6033      	str	r3, [r6, #0]
 80049e2:	2000      	movs	r0, #0
 80049e4:	bd70      	pop	{r4, r5, r6, pc}
 80049e6:	f000 f8f1 	bl	8004bcc <__malloc_lock>
 80049ea:	4a21      	ldr	r2, [pc, #132]	; (8004a70 <_malloc_r+0xac>)
 80049ec:	6814      	ldr	r4, [r2, #0]
 80049ee:	4621      	mov	r1, r4
 80049f0:	b991      	cbnz	r1, 8004a18 <_malloc_r+0x54>
 80049f2:	4c20      	ldr	r4, [pc, #128]	; (8004a74 <_malloc_r+0xb0>)
 80049f4:	6823      	ldr	r3, [r4, #0]
 80049f6:	b91b      	cbnz	r3, 8004a00 <_malloc_r+0x3c>
 80049f8:	4630      	mov	r0, r6
 80049fa:	f000 f83d 	bl	8004a78 <_sbrk_r>
 80049fe:	6020      	str	r0, [r4, #0]
 8004a00:	4629      	mov	r1, r5
 8004a02:	4630      	mov	r0, r6
 8004a04:	f000 f838 	bl	8004a78 <_sbrk_r>
 8004a08:	1c43      	adds	r3, r0, #1
 8004a0a:	d124      	bne.n	8004a56 <_malloc_r+0x92>
 8004a0c:	230c      	movs	r3, #12
 8004a0e:	4630      	mov	r0, r6
 8004a10:	6033      	str	r3, [r6, #0]
 8004a12:	f000 f8dc 	bl	8004bce <__malloc_unlock>
 8004a16:	e7e4      	b.n	80049e2 <_malloc_r+0x1e>
 8004a18:	680b      	ldr	r3, [r1, #0]
 8004a1a:	1b5b      	subs	r3, r3, r5
 8004a1c:	d418      	bmi.n	8004a50 <_malloc_r+0x8c>
 8004a1e:	2b0b      	cmp	r3, #11
 8004a20:	d90f      	bls.n	8004a42 <_malloc_r+0x7e>
 8004a22:	600b      	str	r3, [r1, #0]
 8004a24:	18cc      	adds	r4, r1, r3
 8004a26:	50cd      	str	r5, [r1, r3]
 8004a28:	4630      	mov	r0, r6
 8004a2a:	f000 f8d0 	bl	8004bce <__malloc_unlock>
 8004a2e:	f104 000b 	add.w	r0, r4, #11
 8004a32:	1d23      	adds	r3, r4, #4
 8004a34:	f020 0007 	bic.w	r0, r0, #7
 8004a38:	1ac3      	subs	r3, r0, r3
 8004a3a:	d0d3      	beq.n	80049e4 <_malloc_r+0x20>
 8004a3c:	425a      	negs	r2, r3
 8004a3e:	50e2      	str	r2, [r4, r3]
 8004a40:	e7d0      	b.n	80049e4 <_malloc_r+0x20>
 8004a42:	684b      	ldr	r3, [r1, #4]
 8004a44:	428c      	cmp	r4, r1
 8004a46:	bf16      	itet	ne
 8004a48:	6063      	strne	r3, [r4, #4]
 8004a4a:	6013      	streq	r3, [r2, #0]
 8004a4c:	460c      	movne	r4, r1
 8004a4e:	e7eb      	b.n	8004a28 <_malloc_r+0x64>
 8004a50:	460c      	mov	r4, r1
 8004a52:	6849      	ldr	r1, [r1, #4]
 8004a54:	e7cc      	b.n	80049f0 <_malloc_r+0x2c>
 8004a56:	1cc4      	adds	r4, r0, #3
 8004a58:	f024 0403 	bic.w	r4, r4, #3
 8004a5c:	42a0      	cmp	r0, r4
 8004a5e:	d005      	beq.n	8004a6c <_malloc_r+0xa8>
 8004a60:	1a21      	subs	r1, r4, r0
 8004a62:	4630      	mov	r0, r6
 8004a64:	f000 f808 	bl	8004a78 <_sbrk_r>
 8004a68:	3001      	adds	r0, #1
 8004a6a:	d0cf      	beq.n	8004a0c <_malloc_r+0x48>
 8004a6c:	6025      	str	r5, [r4, #0]
 8004a6e:	e7db      	b.n	8004a28 <_malloc_r+0x64>
 8004a70:	200000a8 	.word	0x200000a8
 8004a74:	200000ac 	.word	0x200000ac

08004a78 <_sbrk_r>:
 8004a78:	b538      	push	{r3, r4, r5, lr}
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	4c05      	ldr	r4, [pc, #20]	; (8004a94 <_sbrk_r+0x1c>)
 8004a7e:	4605      	mov	r5, r0
 8004a80:	4608      	mov	r0, r1
 8004a82:	6023      	str	r3, [r4, #0]
 8004a84:	f7fc ff6a 	bl	800195c <_sbrk>
 8004a88:	1c43      	adds	r3, r0, #1
 8004a8a:	d102      	bne.n	8004a92 <_sbrk_r+0x1a>
 8004a8c:	6823      	ldr	r3, [r4, #0]
 8004a8e:	b103      	cbz	r3, 8004a92 <_sbrk_r+0x1a>
 8004a90:	602b      	str	r3, [r5, #0]
 8004a92:	bd38      	pop	{r3, r4, r5, pc}
 8004a94:	20000178 	.word	0x20000178

08004a98 <__sread>:
 8004a98:	b510      	push	{r4, lr}
 8004a9a:	460c      	mov	r4, r1
 8004a9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004aa0:	f000 f896 	bl	8004bd0 <_read_r>
 8004aa4:	2800      	cmp	r0, #0
 8004aa6:	bfab      	itete	ge
 8004aa8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004aaa:	89a3      	ldrhlt	r3, [r4, #12]
 8004aac:	181b      	addge	r3, r3, r0
 8004aae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004ab2:	bfac      	ite	ge
 8004ab4:	6563      	strge	r3, [r4, #84]	; 0x54
 8004ab6:	81a3      	strhlt	r3, [r4, #12]
 8004ab8:	bd10      	pop	{r4, pc}

08004aba <__swrite>:
 8004aba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004abe:	461f      	mov	r7, r3
 8004ac0:	898b      	ldrh	r3, [r1, #12]
 8004ac2:	4605      	mov	r5, r0
 8004ac4:	05db      	lsls	r3, r3, #23
 8004ac6:	460c      	mov	r4, r1
 8004ac8:	4616      	mov	r6, r2
 8004aca:	d505      	bpl.n	8004ad8 <__swrite+0x1e>
 8004acc:	2302      	movs	r3, #2
 8004ace:	2200      	movs	r2, #0
 8004ad0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ad4:	f000 f868 	bl	8004ba8 <_lseek_r>
 8004ad8:	89a3      	ldrh	r3, [r4, #12]
 8004ada:	4632      	mov	r2, r6
 8004adc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004ae0:	81a3      	strh	r3, [r4, #12]
 8004ae2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004ae6:	463b      	mov	r3, r7
 8004ae8:	4628      	mov	r0, r5
 8004aea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004aee:	f000 b817 	b.w	8004b20 <_write_r>

08004af2 <__sseek>:
 8004af2:	b510      	push	{r4, lr}
 8004af4:	460c      	mov	r4, r1
 8004af6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004afa:	f000 f855 	bl	8004ba8 <_lseek_r>
 8004afe:	1c43      	adds	r3, r0, #1
 8004b00:	89a3      	ldrh	r3, [r4, #12]
 8004b02:	bf15      	itete	ne
 8004b04:	6560      	strne	r0, [r4, #84]	; 0x54
 8004b06:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004b0a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004b0e:	81a3      	strheq	r3, [r4, #12]
 8004b10:	bf18      	it	ne
 8004b12:	81a3      	strhne	r3, [r4, #12]
 8004b14:	bd10      	pop	{r4, pc}

08004b16 <__sclose>:
 8004b16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b1a:	f000 b813 	b.w	8004b44 <_close_r>
	...

08004b20 <_write_r>:
 8004b20:	b538      	push	{r3, r4, r5, lr}
 8004b22:	4605      	mov	r5, r0
 8004b24:	4608      	mov	r0, r1
 8004b26:	4611      	mov	r1, r2
 8004b28:	2200      	movs	r2, #0
 8004b2a:	4c05      	ldr	r4, [pc, #20]	; (8004b40 <_write_r+0x20>)
 8004b2c:	6022      	str	r2, [r4, #0]
 8004b2e:	461a      	mov	r2, r3
 8004b30:	f7fc fa4c 	bl	8000fcc <_write>
 8004b34:	1c43      	adds	r3, r0, #1
 8004b36:	d102      	bne.n	8004b3e <_write_r+0x1e>
 8004b38:	6823      	ldr	r3, [r4, #0]
 8004b3a:	b103      	cbz	r3, 8004b3e <_write_r+0x1e>
 8004b3c:	602b      	str	r3, [r5, #0]
 8004b3e:	bd38      	pop	{r3, r4, r5, pc}
 8004b40:	20000178 	.word	0x20000178

08004b44 <_close_r>:
 8004b44:	b538      	push	{r3, r4, r5, lr}
 8004b46:	2300      	movs	r3, #0
 8004b48:	4c05      	ldr	r4, [pc, #20]	; (8004b60 <_close_r+0x1c>)
 8004b4a:	4605      	mov	r5, r0
 8004b4c:	4608      	mov	r0, r1
 8004b4e:	6023      	str	r3, [r4, #0]
 8004b50:	f7fc ff30 	bl	80019b4 <_close>
 8004b54:	1c43      	adds	r3, r0, #1
 8004b56:	d102      	bne.n	8004b5e <_close_r+0x1a>
 8004b58:	6823      	ldr	r3, [r4, #0]
 8004b5a:	b103      	cbz	r3, 8004b5e <_close_r+0x1a>
 8004b5c:	602b      	str	r3, [r5, #0]
 8004b5e:	bd38      	pop	{r3, r4, r5, pc}
 8004b60:	20000178 	.word	0x20000178

08004b64 <_fstat_r>:
 8004b64:	b538      	push	{r3, r4, r5, lr}
 8004b66:	2300      	movs	r3, #0
 8004b68:	4c06      	ldr	r4, [pc, #24]	; (8004b84 <_fstat_r+0x20>)
 8004b6a:	4605      	mov	r5, r0
 8004b6c:	4608      	mov	r0, r1
 8004b6e:	4611      	mov	r1, r2
 8004b70:	6023      	str	r3, [r4, #0]
 8004b72:	f7fc ff2a 	bl	80019ca <_fstat>
 8004b76:	1c43      	adds	r3, r0, #1
 8004b78:	d102      	bne.n	8004b80 <_fstat_r+0x1c>
 8004b7a:	6823      	ldr	r3, [r4, #0]
 8004b7c:	b103      	cbz	r3, 8004b80 <_fstat_r+0x1c>
 8004b7e:	602b      	str	r3, [r5, #0]
 8004b80:	bd38      	pop	{r3, r4, r5, pc}
 8004b82:	bf00      	nop
 8004b84:	20000178 	.word	0x20000178

08004b88 <_isatty_r>:
 8004b88:	b538      	push	{r3, r4, r5, lr}
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	4c05      	ldr	r4, [pc, #20]	; (8004ba4 <_isatty_r+0x1c>)
 8004b8e:	4605      	mov	r5, r0
 8004b90:	4608      	mov	r0, r1
 8004b92:	6023      	str	r3, [r4, #0]
 8004b94:	f7fc ff28 	bl	80019e8 <_isatty>
 8004b98:	1c43      	adds	r3, r0, #1
 8004b9a:	d102      	bne.n	8004ba2 <_isatty_r+0x1a>
 8004b9c:	6823      	ldr	r3, [r4, #0]
 8004b9e:	b103      	cbz	r3, 8004ba2 <_isatty_r+0x1a>
 8004ba0:	602b      	str	r3, [r5, #0]
 8004ba2:	bd38      	pop	{r3, r4, r5, pc}
 8004ba4:	20000178 	.word	0x20000178

08004ba8 <_lseek_r>:
 8004ba8:	b538      	push	{r3, r4, r5, lr}
 8004baa:	4605      	mov	r5, r0
 8004bac:	4608      	mov	r0, r1
 8004bae:	4611      	mov	r1, r2
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	4c05      	ldr	r4, [pc, #20]	; (8004bc8 <_lseek_r+0x20>)
 8004bb4:	6022      	str	r2, [r4, #0]
 8004bb6:	461a      	mov	r2, r3
 8004bb8:	f7fc ff20 	bl	80019fc <_lseek>
 8004bbc:	1c43      	adds	r3, r0, #1
 8004bbe:	d102      	bne.n	8004bc6 <_lseek_r+0x1e>
 8004bc0:	6823      	ldr	r3, [r4, #0]
 8004bc2:	b103      	cbz	r3, 8004bc6 <_lseek_r+0x1e>
 8004bc4:	602b      	str	r3, [r5, #0]
 8004bc6:	bd38      	pop	{r3, r4, r5, pc}
 8004bc8:	20000178 	.word	0x20000178

08004bcc <__malloc_lock>:
 8004bcc:	4770      	bx	lr

08004bce <__malloc_unlock>:
 8004bce:	4770      	bx	lr

08004bd0 <_read_r>:
 8004bd0:	b538      	push	{r3, r4, r5, lr}
 8004bd2:	4605      	mov	r5, r0
 8004bd4:	4608      	mov	r0, r1
 8004bd6:	4611      	mov	r1, r2
 8004bd8:	2200      	movs	r2, #0
 8004bda:	4c05      	ldr	r4, [pc, #20]	; (8004bf0 <_read_r+0x20>)
 8004bdc:	6022      	str	r2, [r4, #0]
 8004bde:	461a      	mov	r2, r3
 8004be0:	f7fc fe9e 	bl	8001920 <_read>
 8004be4:	1c43      	adds	r3, r0, #1
 8004be6:	d102      	bne.n	8004bee <_read_r+0x1e>
 8004be8:	6823      	ldr	r3, [r4, #0]
 8004bea:	b103      	cbz	r3, 8004bee <_read_r+0x1e>
 8004bec:	602b      	str	r3, [r5, #0]
 8004bee:	bd38      	pop	{r3, r4, r5, pc}
 8004bf0:	20000178 	.word	0x20000178

08004bf4 <cosf>:
 8004bf4:	b507      	push	{r0, r1, r2, lr}
 8004bf6:	4a18      	ldr	r2, [pc, #96]	; (8004c58 <cosf+0x64>)
 8004bf8:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	4601      	mov	r1, r0
 8004c00:	dc03      	bgt.n	8004c0a <cosf+0x16>
 8004c02:	2100      	movs	r1, #0
 8004c04:	f000 f9f8 	bl	8004ff8 <__kernel_cosf>
 8004c08:	e004      	b.n	8004c14 <cosf+0x20>
 8004c0a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8004c0e:	db04      	blt.n	8004c1a <cosf+0x26>
 8004c10:	f7fb fec0 	bl	8000994 <__aeabi_fsub>
 8004c14:	b003      	add	sp, #12
 8004c16:	f85d fb04 	ldr.w	pc, [sp], #4
 8004c1a:	4669      	mov	r1, sp
 8004c1c:	f000 f894 	bl	8004d48 <__ieee754_rem_pio2f>
 8004c20:	f000 0203 	and.w	r2, r0, #3
 8004c24:	2a01      	cmp	r2, #1
 8004c26:	d005      	beq.n	8004c34 <cosf+0x40>
 8004c28:	2a02      	cmp	r2, #2
 8004c2a:	d00a      	beq.n	8004c42 <cosf+0x4e>
 8004c2c:	b972      	cbnz	r2, 8004c4c <cosf+0x58>
 8004c2e:	9901      	ldr	r1, [sp, #4]
 8004c30:	9800      	ldr	r0, [sp, #0]
 8004c32:	e7e7      	b.n	8004c04 <cosf+0x10>
 8004c34:	9901      	ldr	r1, [sp, #4]
 8004c36:	9800      	ldr	r0, [sp, #0]
 8004c38:	f000 fcfc 	bl	8005634 <__kernel_sinf>
 8004c3c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8004c40:	e7e8      	b.n	8004c14 <cosf+0x20>
 8004c42:	9901      	ldr	r1, [sp, #4]
 8004c44:	9800      	ldr	r0, [sp, #0]
 8004c46:	f000 f9d7 	bl	8004ff8 <__kernel_cosf>
 8004c4a:	e7f7      	b.n	8004c3c <cosf+0x48>
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	9901      	ldr	r1, [sp, #4]
 8004c50:	9800      	ldr	r0, [sp, #0]
 8004c52:	f000 fcef 	bl	8005634 <__kernel_sinf>
 8004c56:	e7dd      	b.n	8004c14 <cosf+0x20>
 8004c58:	3f490fd8 	.word	0x3f490fd8

08004c5c <floorf>:
 8004c5c:	b570      	push	{r4, r5, r6, lr}
 8004c5e:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 8004c62:	0df5      	lsrs	r5, r6, #23
 8004c64:	3d7f      	subs	r5, #127	; 0x7f
 8004c66:	2d16      	cmp	r5, #22
 8004c68:	4601      	mov	r1, r0
 8004c6a:	4604      	mov	r4, r0
 8004c6c:	dc26      	bgt.n	8004cbc <floorf+0x60>
 8004c6e:	2d00      	cmp	r5, #0
 8004c70:	da0e      	bge.n	8004c90 <floorf+0x34>
 8004c72:	4917      	ldr	r1, [pc, #92]	; (8004cd0 <floorf+0x74>)
 8004c74:	f7fb fe90 	bl	8000998 <__addsf3>
 8004c78:	2100      	movs	r1, #0
 8004c7a:	f7fc f951 	bl	8000f20 <__aeabi_fcmpgt>
 8004c7e:	b128      	cbz	r0, 8004c8c <floorf+0x30>
 8004c80:	2c00      	cmp	r4, #0
 8004c82:	da23      	bge.n	8004ccc <floorf+0x70>
 8004c84:	4b13      	ldr	r3, [pc, #76]	; (8004cd4 <floorf+0x78>)
 8004c86:	2e00      	cmp	r6, #0
 8004c88:	bf18      	it	ne
 8004c8a:	461c      	movne	r4, r3
 8004c8c:	4621      	mov	r1, r4
 8004c8e:	e01b      	b.n	8004cc8 <floorf+0x6c>
 8004c90:	4e11      	ldr	r6, [pc, #68]	; (8004cd8 <floorf+0x7c>)
 8004c92:	412e      	asrs	r6, r5
 8004c94:	4230      	tst	r0, r6
 8004c96:	d017      	beq.n	8004cc8 <floorf+0x6c>
 8004c98:	490d      	ldr	r1, [pc, #52]	; (8004cd0 <floorf+0x74>)
 8004c9a:	f7fb fe7d 	bl	8000998 <__addsf3>
 8004c9e:	2100      	movs	r1, #0
 8004ca0:	f7fc f93e 	bl	8000f20 <__aeabi_fcmpgt>
 8004ca4:	2800      	cmp	r0, #0
 8004ca6:	d0f1      	beq.n	8004c8c <floorf+0x30>
 8004ca8:	2c00      	cmp	r4, #0
 8004caa:	bfbe      	ittt	lt
 8004cac:	f44f 0300 	movlt.w	r3, #8388608	; 0x800000
 8004cb0:	fa43 f505 	asrlt.w	r5, r3, r5
 8004cb4:	1964      	addlt	r4, r4, r5
 8004cb6:	ea24 0406 	bic.w	r4, r4, r6
 8004cba:	e7e7      	b.n	8004c8c <floorf+0x30>
 8004cbc:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8004cc0:	d302      	bcc.n	8004cc8 <floorf+0x6c>
 8004cc2:	f7fb fe69 	bl	8000998 <__addsf3>
 8004cc6:	4601      	mov	r1, r0
 8004cc8:	4608      	mov	r0, r1
 8004cca:	bd70      	pop	{r4, r5, r6, pc}
 8004ccc:	2400      	movs	r4, #0
 8004cce:	e7dd      	b.n	8004c8c <floorf+0x30>
 8004cd0:	7149f2ca 	.word	0x7149f2ca
 8004cd4:	bf800000 	.word	0xbf800000
 8004cd8:	007fffff 	.word	0x007fffff

08004cdc <sinf>:
 8004cdc:	b507      	push	{r0, r1, r2, lr}
 8004cde:	4a19      	ldr	r2, [pc, #100]	; (8004d44 <sinf+0x68>)
 8004ce0:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	4601      	mov	r1, r0
 8004ce8:	dc04      	bgt.n	8004cf4 <sinf+0x18>
 8004cea:	2200      	movs	r2, #0
 8004cec:	2100      	movs	r1, #0
 8004cee:	f000 fca1 	bl	8005634 <__kernel_sinf>
 8004cf2:	e004      	b.n	8004cfe <sinf+0x22>
 8004cf4:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8004cf8:	db04      	blt.n	8004d04 <sinf+0x28>
 8004cfa:	f7fb fe4b 	bl	8000994 <__aeabi_fsub>
 8004cfe:	b003      	add	sp, #12
 8004d00:	f85d fb04 	ldr.w	pc, [sp], #4
 8004d04:	4669      	mov	r1, sp
 8004d06:	f000 f81f 	bl	8004d48 <__ieee754_rem_pio2f>
 8004d0a:	f000 0003 	and.w	r0, r0, #3
 8004d0e:	2801      	cmp	r0, #1
 8004d10:	d006      	beq.n	8004d20 <sinf+0x44>
 8004d12:	2802      	cmp	r0, #2
 8004d14:	d009      	beq.n	8004d2a <sinf+0x4e>
 8004d16:	b980      	cbnz	r0, 8004d3a <sinf+0x5e>
 8004d18:	2201      	movs	r2, #1
 8004d1a:	9901      	ldr	r1, [sp, #4]
 8004d1c:	9800      	ldr	r0, [sp, #0]
 8004d1e:	e7e6      	b.n	8004cee <sinf+0x12>
 8004d20:	9901      	ldr	r1, [sp, #4]
 8004d22:	9800      	ldr	r0, [sp, #0]
 8004d24:	f000 f968 	bl	8004ff8 <__kernel_cosf>
 8004d28:	e7e9      	b.n	8004cfe <sinf+0x22>
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	9901      	ldr	r1, [sp, #4]
 8004d2e:	9800      	ldr	r0, [sp, #0]
 8004d30:	f000 fc80 	bl	8005634 <__kernel_sinf>
 8004d34:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8004d38:	e7e1      	b.n	8004cfe <sinf+0x22>
 8004d3a:	9901      	ldr	r1, [sp, #4]
 8004d3c:	9800      	ldr	r0, [sp, #0]
 8004d3e:	f000 f95b 	bl	8004ff8 <__kernel_cosf>
 8004d42:	e7f7      	b.n	8004d34 <sinf+0x58>
 8004d44:	3f490fd8 	.word	0x3f490fd8

08004d48 <__ieee754_rem_pio2f>:
 8004d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d4c:	4a9d      	ldr	r2, [pc, #628]	; (8004fc4 <__ieee754_rem_pio2f+0x27c>)
 8004d4e:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 8004d52:	4295      	cmp	r5, r2
 8004d54:	b087      	sub	sp, #28
 8004d56:	460c      	mov	r4, r1
 8004d58:	4607      	mov	r7, r0
 8004d5a:	dc04      	bgt.n	8004d66 <__ieee754_rem_pio2f+0x1e>
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	6020      	str	r0, [r4, #0]
 8004d60:	604b      	str	r3, [r1, #4]
 8004d62:	2600      	movs	r6, #0
 8004d64:	e01a      	b.n	8004d9c <__ieee754_rem_pio2f+0x54>
 8004d66:	4a98      	ldr	r2, [pc, #608]	; (8004fc8 <__ieee754_rem_pio2f+0x280>)
 8004d68:	4295      	cmp	r5, r2
 8004d6a:	dc4b      	bgt.n	8004e04 <__ieee754_rem_pio2f+0xbc>
 8004d6c:	2800      	cmp	r0, #0
 8004d6e:	f025 050f 	bic.w	r5, r5, #15
 8004d72:	4996      	ldr	r1, [pc, #600]	; (8004fcc <__ieee754_rem_pio2f+0x284>)
 8004d74:	4e96      	ldr	r6, [pc, #600]	; (8004fd0 <__ieee754_rem_pio2f+0x288>)
 8004d76:	dd23      	ble.n	8004dc0 <__ieee754_rem_pio2f+0x78>
 8004d78:	f7fb fe0c 	bl	8000994 <__aeabi_fsub>
 8004d7c:	42b5      	cmp	r5, r6
 8004d7e:	4607      	mov	r7, r0
 8004d80:	d010      	beq.n	8004da4 <__ieee754_rem_pio2f+0x5c>
 8004d82:	4994      	ldr	r1, [pc, #592]	; (8004fd4 <__ieee754_rem_pio2f+0x28c>)
 8004d84:	f7fb fe06 	bl	8000994 <__aeabi_fsub>
 8004d88:	4601      	mov	r1, r0
 8004d8a:	6020      	str	r0, [r4, #0]
 8004d8c:	4638      	mov	r0, r7
 8004d8e:	f7fb fe01 	bl	8000994 <__aeabi_fsub>
 8004d92:	4990      	ldr	r1, [pc, #576]	; (8004fd4 <__ieee754_rem_pio2f+0x28c>)
 8004d94:	f7fb fdfe 	bl	8000994 <__aeabi_fsub>
 8004d98:	2601      	movs	r6, #1
 8004d9a:	6060      	str	r0, [r4, #4]
 8004d9c:	4630      	mov	r0, r6
 8004d9e:	b007      	add	sp, #28
 8004da0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004da4:	498c      	ldr	r1, [pc, #560]	; (8004fd8 <__ieee754_rem_pio2f+0x290>)
 8004da6:	f7fb fdf5 	bl	8000994 <__aeabi_fsub>
 8004daa:	498c      	ldr	r1, [pc, #560]	; (8004fdc <__ieee754_rem_pio2f+0x294>)
 8004dac:	4605      	mov	r5, r0
 8004dae:	f7fb fdf1 	bl	8000994 <__aeabi_fsub>
 8004db2:	4601      	mov	r1, r0
 8004db4:	6020      	str	r0, [r4, #0]
 8004db6:	4628      	mov	r0, r5
 8004db8:	f7fb fdec 	bl	8000994 <__aeabi_fsub>
 8004dbc:	4987      	ldr	r1, [pc, #540]	; (8004fdc <__ieee754_rem_pio2f+0x294>)
 8004dbe:	e7e9      	b.n	8004d94 <__ieee754_rem_pio2f+0x4c>
 8004dc0:	f7fb fdea 	bl	8000998 <__addsf3>
 8004dc4:	42b5      	cmp	r5, r6
 8004dc6:	4607      	mov	r7, r0
 8004dc8:	d00e      	beq.n	8004de8 <__ieee754_rem_pio2f+0xa0>
 8004dca:	4982      	ldr	r1, [pc, #520]	; (8004fd4 <__ieee754_rem_pio2f+0x28c>)
 8004dcc:	f7fb fde4 	bl	8000998 <__addsf3>
 8004dd0:	4601      	mov	r1, r0
 8004dd2:	6020      	str	r0, [r4, #0]
 8004dd4:	4638      	mov	r0, r7
 8004dd6:	f7fb fddd 	bl	8000994 <__aeabi_fsub>
 8004dda:	497e      	ldr	r1, [pc, #504]	; (8004fd4 <__ieee754_rem_pio2f+0x28c>)
 8004ddc:	f7fb fddc 	bl	8000998 <__addsf3>
 8004de0:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8004de4:	6060      	str	r0, [r4, #4]
 8004de6:	e7d9      	b.n	8004d9c <__ieee754_rem_pio2f+0x54>
 8004de8:	497b      	ldr	r1, [pc, #492]	; (8004fd8 <__ieee754_rem_pio2f+0x290>)
 8004dea:	f7fb fdd5 	bl	8000998 <__addsf3>
 8004dee:	497b      	ldr	r1, [pc, #492]	; (8004fdc <__ieee754_rem_pio2f+0x294>)
 8004df0:	4605      	mov	r5, r0
 8004df2:	f7fb fdd1 	bl	8000998 <__addsf3>
 8004df6:	4601      	mov	r1, r0
 8004df8:	6020      	str	r0, [r4, #0]
 8004dfa:	4628      	mov	r0, r5
 8004dfc:	f7fb fdca 	bl	8000994 <__aeabi_fsub>
 8004e00:	4976      	ldr	r1, [pc, #472]	; (8004fdc <__ieee754_rem_pio2f+0x294>)
 8004e02:	e7eb      	b.n	8004ddc <__ieee754_rem_pio2f+0x94>
 8004e04:	4a76      	ldr	r2, [pc, #472]	; (8004fe0 <__ieee754_rem_pio2f+0x298>)
 8004e06:	4295      	cmp	r5, r2
 8004e08:	f300 808c 	bgt.w	8004f24 <__ieee754_rem_pio2f+0x1dc>
 8004e0c:	f000 fc88 	bl	8005720 <fabsf>
 8004e10:	4974      	ldr	r1, [pc, #464]	; (8004fe4 <__ieee754_rem_pio2f+0x29c>)
 8004e12:	4680      	mov	r8, r0
 8004e14:	f7fb fec8 	bl	8000ba8 <__aeabi_fmul>
 8004e18:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8004e1c:	f7fb fdbc 	bl	8000998 <__addsf3>
 8004e20:	f7fc f888 	bl	8000f34 <__aeabi_f2iz>
 8004e24:	4606      	mov	r6, r0
 8004e26:	f7fb fe6b 	bl	8000b00 <__aeabi_i2f>
 8004e2a:	4968      	ldr	r1, [pc, #416]	; (8004fcc <__ieee754_rem_pio2f+0x284>)
 8004e2c:	4682      	mov	sl, r0
 8004e2e:	f7fb febb 	bl	8000ba8 <__aeabi_fmul>
 8004e32:	4601      	mov	r1, r0
 8004e34:	4640      	mov	r0, r8
 8004e36:	f7fb fdad 	bl	8000994 <__aeabi_fsub>
 8004e3a:	4966      	ldr	r1, [pc, #408]	; (8004fd4 <__ieee754_rem_pio2f+0x28c>)
 8004e3c:	4680      	mov	r8, r0
 8004e3e:	4650      	mov	r0, sl
 8004e40:	f7fb feb2 	bl	8000ba8 <__aeabi_fmul>
 8004e44:	2e1f      	cmp	r6, #31
 8004e46:	4681      	mov	r9, r0
 8004e48:	dc0c      	bgt.n	8004e64 <__ieee754_rem_pio2f+0x11c>
 8004e4a:	4a67      	ldr	r2, [pc, #412]	; (8004fe8 <__ieee754_rem_pio2f+0x2a0>)
 8004e4c:	1e71      	subs	r1, r6, #1
 8004e4e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8004e52:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d004      	beq.n	8004e64 <__ieee754_rem_pio2f+0x11c>
 8004e5a:	4649      	mov	r1, r9
 8004e5c:	4640      	mov	r0, r8
 8004e5e:	f7fb fd99 	bl	8000994 <__aeabi_fsub>
 8004e62:	e009      	b.n	8004e78 <__ieee754_rem_pio2f+0x130>
 8004e64:	4649      	mov	r1, r9
 8004e66:	4640      	mov	r0, r8
 8004e68:	f7fb fd94 	bl	8000994 <__aeabi_fsub>
 8004e6c:	15ed      	asrs	r5, r5, #23
 8004e6e:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8004e72:	1aeb      	subs	r3, r5, r3
 8004e74:	2b08      	cmp	r3, #8
 8004e76:	dc01      	bgt.n	8004e7c <__ieee754_rem_pio2f+0x134>
 8004e78:	6020      	str	r0, [r4, #0]
 8004e7a:	e024      	b.n	8004ec6 <__ieee754_rem_pio2f+0x17e>
 8004e7c:	4956      	ldr	r1, [pc, #344]	; (8004fd8 <__ieee754_rem_pio2f+0x290>)
 8004e7e:	4650      	mov	r0, sl
 8004e80:	f7fb fe92 	bl	8000ba8 <__aeabi_fmul>
 8004e84:	4681      	mov	r9, r0
 8004e86:	4601      	mov	r1, r0
 8004e88:	4640      	mov	r0, r8
 8004e8a:	f7fb fd83 	bl	8000994 <__aeabi_fsub>
 8004e8e:	4601      	mov	r1, r0
 8004e90:	4683      	mov	fp, r0
 8004e92:	4640      	mov	r0, r8
 8004e94:	f7fb fd7e 	bl	8000994 <__aeabi_fsub>
 8004e98:	4649      	mov	r1, r9
 8004e9a:	f7fb fd7b 	bl	8000994 <__aeabi_fsub>
 8004e9e:	4680      	mov	r8, r0
 8004ea0:	494e      	ldr	r1, [pc, #312]	; (8004fdc <__ieee754_rem_pio2f+0x294>)
 8004ea2:	4650      	mov	r0, sl
 8004ea4:	f7fb fe80 	bl	8000ba8 <__aeabi_fmul>
 8004ea8:	4641      	mov	r1, r8
 8004eaa:	f7fb fd73 	bl	8000994 <__aeabi_fsub>
 8004eae:	4601      	mov	r1, r0
 8004eb0:	4681      	mov	r9, r0
 8004eb2:	4658      	mov	r0, fp
 8004eb4:	f7fb fd6e 	bl	8000994 <__aeabi_fsub>
 8004eb8:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8004ebc:	1aed      	subs	r5, r5, r3
 8004ebe:	2d19      	cmp	r5, #25
 8004ec0:	dc15      	bgt.n	8004eee <__ieee754_rem_pio2f+0x1a6>
 8004ec2:	46d8      	mov	r8, fp
 8004ec4:	6020      	str	r0, [r4, #0]
 8004ec6:	6825      	ldr	r5, [r4, #0]
 8004ec8:	4640      	mov	r0, r8
 8004eca:	4629      	mov	r1, r5
 8004ecc:	f7fb fd62 	bl	8000994 <__aeabi_fsub>
 8004ed0:	4649      	mov	r1, r9
 8004ed2:	f7fb fd5f 	bl	8000994 <__aeabi_fsub>
 8004ed6:	2f00      	cmp	r7, #0
 8004ed8:	6060      	str	r0, [r4, #4]
 8004eda:	f6bf af5f 	bge.w	8004d9c <__ieee754_rem_pio2f+0x54>
 8004ede:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 8004ee2:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8004ee6:	6025      	str	r5, [r4, #0]
 8004ee8:	6060      	str	r0, [r4, #4]
 8004eea:	4276      	negs	r6, r6
 8004eec:	e756      	b.n	8004d9c <__ieee754_rem_pio2f+0x54>
 8004eee:	493f      	ldr	r1, [pc, #252]	; (8004fec <__ieee754_rem_pio2f+0x2a4>)
 8004ef0:	4650      	mov	r0, sl
 8004ef2:	f7fb fe59 	bl	8000ba8 <__aeabi_fmul>
 8004ef6:	4605      	mov	r5, r0
 8004ef8:	4601      	mov	r1, r0
 8004efa:	4658      	mov	r0, fp
 8004efc:	f7fb fd4a 	bl	8000994 <__aeabi_fsub>
 8004f00:	4601      	mov	r1, r0
 8004f02:	4680      	mov	r8, r0
 8004f04:	4658      	mov	r0, fp
 8004f06:	f7fb fd45 	bl	8000994 <__aeabi_fsub>
 8004f0a:	4629      	mov	r1, r5
 8004f0c:	f7fb fd42 	bl	8000994 <__aeabi_fsub>
 8004f10:	4605      	mov	r5, r0
 8004f12:	4937      	ldr	r1, [pc, #220]	; (8004ff0 <__ieee754_rem_pio2f+0x2a8>)
 8004f14:	4650      	mov	r0, sl
 8004f16:	f7fb fe47 	bl	8000ba8 <__aeabi_fmul>
 8004f1a:	4629      	mov	r1, r5
 8004f1c:	f7fb fd3a 	bl	8000994 <__aeabi_fsub>
 8004f20:	4681      	mov	r9, r0
 8004f22:	e79a      	b.n	8004e5a <__ieee754_rem_pio2f+0x112>
 8004f24:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8004f28:	db05      	blt.n	8004f36 <__ieee754_rem_pio2f+0x1ee>
 8004f2a:	4601      	mov	r1, r0
 8004f2c:	f7fb fd32 	bl	8000994 <__aeabi_fsub>
 8004f30:	6060      	str	r0, [r4, #4]
 8004f32:	6020      	str	r0, [r4, #0]
 8004f34:	e715      	b.n	8004d62 <__ieee754_rem_pio2f+0x1a>
 8004f36:	15ee      	asrs	r6, r5, #23
 8004f38:	3e86      	subs	r6, #134	; 0x86
 8004f3a:	eba5 55c6 	sub.w	r5, r5, r6, lsl #23
 8004f3e:	4628      	mov	r0, r5
 8004f40:	f7fb fff8 	bl	8000f34 <__aeabi_f2iz>
 8004f44:	f7fb fddc 	bl	8000b00 <__aeabi_i2f>
 8004f48:	4601      	mov	r1, r0
 8004f4a:	9003      	str	r0, [sp, #12]
 8004f4c:	4628      	mov	r0, r5
 8004f4e:	f7fb fd21 	bl	8000994 <__aeabi_fsub>
 8004f52:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8004f56:	f7fb fe27 	bl	8000ba8 <__aeabi_fmul>
 8004f5a:	4680      	mov	r8, r0
 8004f5c:	f7fb ffea 	bl	8000f34 <__aeabi_f2iz>
 8004f60:	f7fb fdce 	bl	8000b00 <__aeabi_i2f>
 8004f64:	4601      	mov	r1, r0
 8004f66:	9004      	str	r0, [sp, #16]
 8004f68:	4605      	mov	r5, r0
 8004f6a:	4640      	mov	r0, r8
 8004f6c:	f7fb fd12 	bl	8000994 <__aeabi_fsub>
 8004f70:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8004f74:	f7fb fe18 	bl	8000ba8 <__aeabi_fmul>
 8004f78:	2100      	movs	r1, #0
 8004f7a:	9005      	str	r0, [sp, #20]
 8004f7c:	f7fb ffa8 	bl	8000ed0 <__aeabi_fcmpeq>
 8004f80:	b1e8      	cbz	r0, 8004fbe <__ieee754_rem_pio2f+0x276>
 8004f82:	2100      	movs	r1, #0
 8004f84:	4628      	mov	r0, r5
 8004f86:	f7fb ffa3 	bl	8000ed0 <__aeabi_fcmpeq>
 8004f8a:	2800      	cmp	r0, #0
 8004f8c:	bf14      	ite	ne
 8004f8e:	2301      	movne	r3, #1
 8004f90:	2302      	moveq	r3, #2
 8004f92:	4a18      	ldr	r2, [pc, #96]	; (8004ff4 <__ieee754_rem_pio2f+0x2ac>)
 8004f94:	4621      	mov	r1, r4
 8004f96:	9201      	str	r2, [sp, #4]
 8004f98:	2202      	movs	r2, #2
 8004f9a:	a803      	add	r0, sp, #12
 8004f9c:	9200      	str	r2, [sp, #0]
 8004f9e:	4632      	mov	r2, r6
 8004fa0:	f000 f8aa 	bl	80050f8 <__kernel_rem_pio2f>
 8004fa4:	2f00      	cmp	r7, #0
 8004fa6:	4606      	mov	r6, r0
 8004fa8:	f6bf aef8 	bge.w	8004d9c <__ieee754_rem_pio2f+0x54>
 8004fac:	6823      	ldr	r3, [r4, #0]
 8004fae:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004fb2:	6023      	str	r3, [r4, #0]
 8004fb4:	6863      	ldr	r3, [r4, #4]
 8004fb6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004fba:	6063      	str	r3, [r4, #4]
 8004fbc:	e795      	b.n	8004eea <__ieee754_rem_pio2f+0x1a2>
 8004fbe:	2303      	movs	r3, #3
 8004fc0:	e7e7      	b.n	8004f92 <__ieee754_rem_pio2f+0x24a>
 8004fc2:	bf00      	nop
 8004fc4:	3f490fd8 	.word	0x3f490fd8
 8004fc8:	4016cbe3 	.word	0x4016cbe3
 8004fcc:	3fc90f80 	.word	0x3fc90f80
 8004fd0:	3fc90fd0 	.word	0x3fc90fd0
 8004fd4:	37354443 	.word	0x37354443
 8004fd8:	37354400 	.word	0x37354400
 8004fdc:	2e85a308 	.word	0x2e85a308
 8004fe0:	43490f80 	.word	0x43490f80
 8004fe4:	3f22f984 	.word	0x3f22f984
 8004fe8:	08005890 	.word	0x08005890
 8004fec:	2e85a300 	.word	0x2e85a300
 8004ff0:	248d3132 	.word	0x248d3132
 8004ff4:	08005910 	.word	0x08005910

08004ff8 <__kernel_cosf>:
 8004ff8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ffc:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 8005000:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 8005004:	4606      	mov	r6, r0
 8005006:	4688      	mov	r8, r1
 8005008:	da03      	bge.n	8005012 <__kernel_cosf+0x1a>
 800500a:	f7fb ff93 	bl	8000f34 <__aeabi_f2iz>
 800500e:	2800      	cmp	r0, #0
 8005010:	d05c      	beq.n	80050cc <__kernel_cosf+0xd4>
 8005012:	4631      	mov	r1, r6
 8005014:	4630      	mov	r0, r6
 8005016:	f7fb fdc7 	bl	8000ba8 <__aeabi_fmul>
 800501a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800501e:	4605      	mov	r5, r0
 8005020:	f7fb fdc2 	bl	8000ba8 <__aeabi_fmul>
 8005024:	492b      	ldr	r1, [pc, #172]	; (80050d4 <__kernel_cosf+0xdc>)
 8005026:	4607      	mov	r7, r0
 8005028:	4628      	mov	r0, r5
 800502a:	f7fb fdbd 	bl	8000ba8 <__aeabi_fmul>
 800502e:	492a      	ldr	r1, [pc, #168]	; (80050d8 <__kernel_cosf+0xe0>)
 8005030:	f7fb fcb2 	bl	8000998 <__addsf3>
 8005034:	4629      	mov	r1, r5
 8005036:	f7fb fdb7 	bl	8000ba8 <__aeabi_fmul>
 800503a:	4928      	ldr	r1, [pc, #160]	; (80050dc <__kernel_cosf+0xe4>)
 800503c:	f7fb fcaa 	bl	8000994 <__aeabi_fsub>
 8005040:	4629      	mov	r1, r5
 8005042:	f7fb fdb1 	bl	8000ba8 <__aeabi_fmul>
 8005046:	4926      	ldr	r1, [pc, #152]	; (80050e0 <__kernel_cosf+0xe8>)
 8005048:	f7fb fca6 	bl	8000998 <__addsf3>
 800504c:	4629      	mov	r1, r5
 800504e:	f7fb fdab 	bl	8000ba8 <__aeabi_fmul>
 8005052:	4924      	ldr	r1, [pc, #144]	; (80050e4 <__kernel_cosf+0xec>)
 8005054:	f7fb fc9e 	bl	8000994 <__aeabi_fsub>
 8005058:	4629      	mov	r1, r5
 800505a:	f7fb fda5 	bl	8000ba8 <__aeabi_fmul>
 800505e:	4922      	ldr	r1, [pc, #136]	; (80050e8 <__kernel_cosf+0xf0>)
 8005060:	f7fb fc9a 	bl	8000998 <__addsf3>
 8005064:	4629      	mov	r1, r5
 8005066:	f7fb fd9f 	bl	8000ba8 <__aeabi_fmul>
 800506a:	4629      	mov	r1, r5
 800506c:	f7fb fd9c 	bl	8000ba8 <__aeabi_fmul>
 8005070:	4641      	mov	r1, r8
 8005072:	4605      	mov	r5, r0
 8005074:	4630      	mov	r0, r6
 8005076:	f7fb fd97 	bl	8000ba8 <__aeabi_fmul>
 800507a:	4601      	mov	r1, r0
 800507c:	4628      	mov	r0, r5
 800507e:	f7fb fc89 	bl	8000994 <__aeabi_fsub>
 8005082:	4b1a      	ldr	r3, [pc, #104]	; (80050ec <__kernel_cosf+0xf4>)
 8005084:	4605      	mov	r5, r0
 8005086:	429c      	cmp	r4, r3
 8005088:	dc0a      	bgt.n	80050a0 <__kernel_cosf+0xa8>
 800508a:	4601      	mov	r1, r0
 800508c:	4638      	mov	r0, r7
 800508e:	f7fb fc81 	bl	8000994 <__aeabi_fsub>
 8005092:	4601      	mov	r1, r0
 8005094:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8005098:	f7fb fc7c 	bl	8000994 <__aeabi_fsub>
 800509c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050a0:	4b13      	ldr	r3, [pc, #76]	; (80050f0 <__kernel_cosf+0xf8>)
 80050a2:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80050a6:	429c      	cmp	r4, r3
 80050a8:	bfcc      	ite	gt
 80050aa:	4c12      	ldrgt	r4, [pc, #72]	; (80050f4 <__kernel_cosf+0xfc>)
 80050ac:	f104 447f 	addle.w	r4, r4, #4278190080	; 0xff000000
 80050b0:	4621      	mov	r1, r4
 80050b2:	f7fb fc6f 	bl	8000994 <__aeabi_fsub>
 80050b6:	4621      	mov	r1, r4
 80050b8:	4606      	mov	r6, r0
 80050ba:	4638      	mov	r0, r7
 80050bc:	f7fb fc6a 	bl	8000994 <__aeabi_fsub>
 80050c0:	4629      	mov	r1, r5
 80050c2:	f7fb fc67 	bl	8000994 <__aeabi_fsub>
 80050c6:	4601      	mov	r1, r0
 80050c8:	4630      	mov	r0, r6
 80050ca:	e7e5      	b.n	8005098 <__kernel_cosf+0xa0>
 80050cc:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80050d0:	e7e4      	b.n	800509c <__kernel_cosf+0xa4>
 80050d2:	bf00      	nop
 80050d4:	ad47d74e 	.word	0xad47d74e
 80050d8:	310f74f6 	.word	0x310f74f6
 80050dc:	3493f27c 	.word	0x3493f27c
 80050e0:	37d00d01 	.word	0x37d00d01
 80050e4:	3ab60b61 	.word	0x3ab60b61
 80050e8:	3d2aaaab 	.word	0x3d2aaaab
 80050ec:	3e999999 	.word	0x3e999999
 80050f0:	3f480000 	.word	0x3f480000
 80050f4:	3e900000 	.word	0x3e900000

080050f8 <__kernel_rem_pio2f>:
 80050f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050fc:	b0d9      	sub	sp, #356	; 0x164
 80050fe:	9304      	str	r3, [sp, #16]
 8005100:	9101      	str	r1, [sp, #4]
 8005102:	4bc3      	ldr	r3, [pc, #780]	; (8005410 <__kernel_rem_pio2f+0x318>)
 8005104:	9962      	ldr	r1, [sp, #392]	; 0x188
 8005106:	1ed4      	subs	r4, r2, #3
 8005108:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800510c:	2500      	movs	r5, #0
 800510e:	9302      	str	r3, [sp, #8]
 8005110:	9b04      	ldr	r3, [sp, #16]
 8005112:	f04f 0a00 	mov.w	sl, #0
 8005116:	3b01      	subs	r3, #1
 8005118:	9303      	str	r3, [sp, #12]
 800511a:	2308      	movs	r3, #8
 800511c:	fb94 f4f3 	sdiv	r4, r4, r3
 8005120:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8005124:	1c66      	adds	r6, r4, #1
 8005126:	eba2 06c6 	sub.w	r6, r2, r6, lsl #3
 800512a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800512e:	eb03 0802 	add.w	r8, r3, r2
 8005132:	9b63      	ldr	r3, [sp, #396]	; 0x18c
 8005134:	1aa7      	subs	r7, r4, r2
 8005136:	9005      	str	r0, [sp, #20]
 8005138:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800513c:	f10d 0b70 	add.w	fp, sp, #112	; 0x70
 8005140:	4545      	cmp	r5, r8
 8005142:	dd7f      	ble.n	8005244 <__kernel_rem_pio2f+0x14c>
 8005144:	f04f 0800 	mov.w	r8, #0
 8005148:	f04f 0a00 	mov.w	sl, #0
 800514c:	f06f 0b03 	mvn.w	fp, #3
 8005150:	9b04      	ldr	r3, [sp, #16]
 8005152:	aa1c      	add	r2, sp, #112	; 0x70
 8005154:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8005158:	ab44      	add	r3, sp, #272	; 0x110
 800515a:	9a02      	ldr	r2, [sp, #8]
 800515c:	4590      	cmp	r8, r2
 800515e:	f340 8097 	ble.w	8005290 <__kernel_rem_pio2f+0x198>
 8005162:	4613      	mov	r3, r2
 8005164:	aa08      	add	r2, sp, #32
 8005166:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800516a:	9307      	str	r3, [sp, #28]
 800516c:	9b63      	ldr	r3, [sp, #396]	; 0x18c
 800516e:	9f02      	ldr	r7, [sp, #8]
 8005170:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8005174:	9306      	str	r3, [sp, #24]
 8005176:	46ba      	mov	sl, r7
 8005178:	f04f 4887 	mov.w	r8, #1132462080	; 0x43800000
 800517c:	ab58      	add	r3, sp, #352	; 0x160
 800517e:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 8005182:	f853 4c50 	ldr.w	r4, [r3, #-80]
 8005186:	ad07      	add	r5, sp, #28
 8005188:	f50d 7988 	add.w	r9, sp, #272	; 0x110
 800518c:	f1ba 0f00 	cmp.w	sl, #0
 8005190:	f300 8081 	bgt.w	8005296 <__kernel_rem_pio2f+0x19e>
 8005194:	4631      	mov	r1, r6
 8005196:	4620      	mov	r0, r4
 8005198:	f000 fac6 	bl	8005728 <scalbnf>
 800519c:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 80051a0:	4604      	mov	r4, r0
 80051a2:	f7fb fd01 	bl	8000ba8 <__aeabi_fmul>
 80051a6:	f7ff fd59 	bl	8004c5c <floorf>
 80051aa:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 80051ae:	f7fb fcfb 	bl	8000ba8 <__aeabi_fmul>
 80051b2:	4601      	mov	r1, r0
 80051b4:	4620      	mov	r0, r4
 80051b6:	f7fb fbed 	bl	8000994 <__aeabi_fsub>
 80051ba:	4604      	mov	r4, r0
 80051bc:	f7fb feba 	bl	8000f34 <__aeabi_f2iz>
 80051c0:	4681      	mov	r9, r0
 80051c2:	f7fb fc9d 	bl	8000b00 <__aeabi_i2f>
 80051c6:	4601      	mov	r1, r0
 80051c8:	4620      	mov	r0, r4
 80051ca:	f7fb fbe3 	bl	8000994 <__aeabi_fsub>
 80051ce:	2e00      	cmp	r6, #0
 80051d0:	4604      	mov	r4, r0
 80051d2:	dd7e      	ble.n	80052d2 <__kernel_rem_pio2f+0x1da>
 80051d4:	1e7b      	subs	r3, r7, #1
 80051d6:	aa08      	add	r2, sp, #32
 80051d8:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 80051dc:	f1c6 0208 	rsb	r2, r6, #8
 80051e0:	fa45 f002 	asr.w	r0, r5, r2
 80051e4:	4481      	add	r9, r0
 80051e6:	4090      	lsls	r0, r2
 80051e8:	1a2d      	subs	r5, r5, r0
 80051ea:	aa08      	add	r2, sp, #32
 80051ec:	f1c6 0007 	rsb	r0, r6, #7
 80051f0:	f842 5023 	str.w	r5, [r2, r3, lsl #2]
 80051f4:	4105      	asrs	r5, r0
 80051f6:	2d00      	cmp	r5, #0
 80051f8:	dd79      	ble.n	80052ee <__kernel_rem_pio2f+0x1f6>
 80051fa:	2200      	movs	r2, #0
 80051fc:	4690      	mov	r8, r2
 80051fe:	f109 0901 	add.w	r9, r9, #1
 8005202:	4297      	cmp	r7, r2
 8005204:	f300 80ae 	bgt.w	8005364 <__kernel_rem_pio2f+0x26c>
 8005208:	2e00      	cmp	r6, #0
 800520a:	dd05      	ble.n	8005218 <__kernel_rem_pio2f+0x120>
 800520c:	2e01      	cmp	r6, #1
 800520e:	f000 80c0 	beq.w	8005392 <__kernel_rem_pio2f+0x29a>
 8005212:	2e02      	cmp	r6, #2
 8005214:	f000 80c7 	beq.w	80053a6 <__kernel_rem_pio2f+0x2ae>
 8005218:	2d02      	cmp	r5, #2
 800521a:	d168      	bne.n	80052ee <__kernel_rem_pio2f+0x1f6>
 800521c:	4621      	mov	r1, r4
 800521e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8005222:	f7fb fbb7 	bl	8000994 <__aeabi_fsub>
 8005226:	4604      	mov	r4, r0
 8005228:	f1b8 0f00 	cmp.w	r8, #0
 800522c:	d05f      	beq.n	80052ee <__kernel_rem_pio2f+0x1f6>
 800522e:	4631      	mov	r1, r6
 8005230:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8005234:	f000 fa78 	bl	8005728 <scalbnf>
 8005238:	4601      	mov	r1, r0
 800523a:	4620      	mov	r0, r4
 800523c:	f7fb fbaa 	bl	8000994 <__aeabi_fsub>
 8005240:	4604      	mov	r4, r0
 8005242:	e054      	b.n	80052ee <__kernel_rem_pio2f+0x1f6>
 8005244:	42ef      	cmn	r7, r5
 8005246:	d407      	bmi.n	8005258 <__kernel_rem_pio2f+0x160>
 8005248:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800524c:	f7fb fc58 	bl	8000b00 <__aeabi_i2f>
 8005250:	f84b 0025 	str.w	r0, [fp, r5, lsl #2]
 8005254:	3501      	adds	r5, #1
 8005256:	e773      	b.n	8005140 <__kernel_rem_pio2f+0x48>
 8005258:	4650      	mov	r0, sl
 800525a:	e7f9      	b.n	8005250 <__kernel_rem_pio2f+0x158>
 800525c:	fb0b 5207 	mla	r2, fp, r7, r5
 8005260:	9306      	str	r3, [sp, #24]
 8005262:	9b05      	ldr	r3, [sp, #20]
 8005264:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8005268:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
 800526c:	f7fb fc9c 	bl	8000ba8 <__aeabi_fmul>
 8005270:	4601      	mov	r1, r0
 8005272:	4648      	mov	r0, r9
 8005274:	f7fb fb90 	bl	8000998 <__addsf3>
 8005278:	4681      	mov	r9, r0
 800527a:	9b06      	ldr	r3, [sp, #24]
 800527c:	3701      	adds	r7, #1
 800527e:	9a03      	ldr	r2, [sp, #12]
 8005280:	4297      	cmp	r7, r2
 8005282:	ddeb      	ble.n	800525c <__kernel_rem_pio2f+0x164>
 8005284:	f843 9028 	str.w	r9, [r3, r8, lsl #2]
 8005288:	3504      	adds	r5, #4
 800528a:	f108 0801 	add.w	r8, r8, #1
 800528e:	e764      	b.n	800515a <__kernel_rem_pio2f+0x62>
 8005290:	46d1      	mov	r9, sl
 8005292:	2700      	movs	r7, #0
 8005294:	e7f3      	b.n	800527e <__kernel_rem_pio2f+0x186>
 8005296:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 800529a:	4620      	mov	r0, r4
 800529c:	f7fb fc84 	bl	8000ba8 <__aeabi_fmul>
 80052a0:	f7fb fe48 	bl	8000f34 <__aeabi_f2iz>
 80052a4:	f7fb fc2c 	bl	8000b00 <__aeabi_i2f>
 80052a8:	4641      	mov	r1, r8
 80052aa:	4683      	mov	fp, r0
 80052ac:	f7fb fc7c 	bl	8000ba8 <__aeabi_fmul>
 80052b0:	4601      	mov	r1, r0
 80052b2:	4620      	mov	r0, r4
 80052b4:	f7fb fb6e 	bl	8000994 <__aeabi_fsub>
 80052b8:	f7fb fe3c 	bl	8000f34 <__aeabi_f2iz>
 80052bc:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80052c0:	f845 0f04 	str.w	r0, [r5, #4]!
 80052c4:	f859 102a 	ldr.w	r1, [r9, sl, lsl #2]
 80052c8:	4658      	mov	r0, fp
 80052ca:	f7fb fb65 	bl	8000998 <__addsf3>
 80052ce:	4604      	mov	r4, r0
 80052d0:	e75c      	b.n	800518c <__kernel_rem_pio2f+0x94>
 80052d2:	d105      	bne.n	80052e0 <__kernel_rem_pio2f+0x1e8>
 80052d4:	1e7b      	subs	r3, r7, #1
 80052d6:	aa08      	add	r2, sp, #32
 80052d8:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 80052dc:	122d      	asrs	r5, r5, #8
 80052de:	e78a      	b.n	80051f6 <__kernel_rem_pio2f+0xfe>
 80052e0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80052e4:	f7fb fe12 	bl	8000f0c <__aeabi_fcmpge>
 80052e8:	2800      	cmp	r0, #0
 80052ea:	d139      	bne.n	8005360 <__kernel_rem_pio2f+0x268>
 80052ec:	4605      	mov	r5, r0
 80052ee:	2100      	movs	r1, #0
 80052f0:	4620      	mov	r0, r4
 80052f2:	f7fb fded 	bl	8000ed0 <__aeabi_fcmpeq>
 80052f6:	2800      	cmp	r0, #0
 80052f8:	f000 80a0 	beq.w	800543c <__kernel_rem_pio2f+0x344>
 80052fc:	1e7c      	subs	r4, r7, #1
 80052fe:	4623      	mov	r3, r4
 8005300:	2200      	movs	r2, #0
 8005302:	9902      	ldr	r1, [sp, #8]
 8005304:	428b      	cmp	r3, r1
 8005306:	da55      	bge.n	80053b4 <__kernel_rem_pio2f+0x2bc>
 8005308:	2a00      	cmp	r2, #0
 800530a:	d07e      	beq.n	800540a <__kernel_rem_pio2f+0x312>
 800530c:	ab08      	add	r3, sp, #32
 800530e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8005312:	3e08      	subs	r6, #8
 8005314:	2b00      	cmp	r3, #0
 8005316:	f000 808f 	beq.w	8005438 <__kernel_rem_pio2f+0x340>
 800531a:	4631      	mov	r1, r6
 800531c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8005320:	f000 fa02 	bl	8005728 <scalbnf>
 8005324:	46a0      	mov	r8, r4
 8005326:	4682      	mov	sl, r0
 8005328:	f04f 566e 	mov.w	r6, #998244352	; 0x3b800000
 800532c:	af44      	add	r7, sp, #272	; 0x110
 800532e:	f1b8 0f00 	cmp.w	r8, #0
 8005332:	f280 80b5 	bge.w	80054a0 <__kernel_rem_pio2f+0x3a8>
 8005336:	f04f 0a00 	mov.w	sl, #0
 800533a:	2300      	movs	r3, #0
 800533c:	00a6      	lsls	r6, r4, #2
 800533e:	4a35      	ldr	r2, [pc, #212]	; (8005414 <__kernel_rem_pio2f+0x31c>)
 8005340:	4437      	add	r7, r6
 8005342:	eba4 010a 	sub.w	r1, r4, sl
 8005346:	2900      	cmp	r1, #0
 8005348:	f280 80db 	bge.w	8005502 <__kernel_rem_pio2f+0x40a>
 800534c:	9b62      	ldr	r3, [sp, #392]	; 0x188
 800534e:	2b03      	cmp	r3, #3
 8005350:	f200 80ff 	bhi.w	8005552 <__kernel_rem_pio2f+0x45a>
 8005354:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005358:	01200102 	.word	0x01200102
 800535c:	00d90120 	.word	0x00d90120
 8005360:	2502      	movs	r5, #2
 8005362:	e74a      	b.n	80051fa <__kernel_rem_pio2f+0x102>
 8005364:	ab08      	add	r3, sp, #32
 8005366:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800536a:	f1b8 0f00 	cmp.w	r8, #0
 800536e:	d109      	bne.n	8005384 <__kernel_rem_pio2f+0x28c>
 8005370:	b12b      	cbz	r3, 800537e <__kernel_rem_pio2f+0x286>
 8005372:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8005376:	a908      	add	r1, sp, #32
 8005378:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800537c:	2301      	movs	r3, #1
 800537e:	3201      	adds	r2, #1
 8005380:	4698      	mov	r8, r3
 8005382:	e73e      	b.n	8005202 <__kernel_rem_pio2f+0x10a>
 8005384:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 8005388:	a908      	add	r1, sp, #32
 800538a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800538e:	4643      	mov	r3, r8
 8005390:	e7f5      	b.n	800537e <__kernel_rem_pio2f+0x286>
 8005392:	1e7a      	subs	r2, r7, #1
 8005394:	ab08      	add	r3, sp, #32
 8005396:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800539a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800539e:	a908      	add	r1, sp, #32
 80053a0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80053a4:	e738      	b.n	8005218 <__kernel_rem_pio2f+0x120>
 80053a6:	1e7a      	subs	r2, r7, #1
 80053a8:	ab08      	add	r3, sp, #32
 80053aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80053ae:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80053b2:	e7f4      	b.n	800539e <__kernel_rem_pio2f+0x2a6>
 80053b4:	a908      	add	r1, sp, #32
 80053b6:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80053ba:	3b01      	subs	r3, #1
 80053bc:	430a      	orrs	r2, r1
 80053be:	e7a0      	b.n	8005302 <__kernel_rem_pio2f+0x20a>
 80053c0:	3301      	adds	r3, #1
 80053c2:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80053c6:	2900      	cmp	r1, #0
 80053c8:	d0fa      	beq.n	80053c0 <__kernel_rem_pio2f+0x2c8>
 80053ca:	f06f 0803 	mvn.w	r8, #3
 80053ce:	9a04      	ldr	r2, [sp, #16]
 80053d0:	1c7d      	adds	r5, r7, #1
 80053d2:	18bc      	adds	r4, r7, r2
 80053d4:	aa1c      	add	r2, sp, #112	; 0x70
 80053d6:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 80053da:	441f      	add	r7, r3
 80053dc:	f50d 7988 	add.w	r9, sp, #272	; 0x110
 80053e0:	42af      	cmp	r7, r5
 80053e2:	f6ff aec8 	blt.w	8005176 <__kernel_rem_pio2f+0x7e>
 80053e6:	9b06      	ldr	r3, [sp, #24]
 80053e8:	f04f 0a00 	mov.w	sl, #0
 80053ec:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80053f0:	f7fb fb86 	bl	8000b00 <__aeabi_i2f>
 80053f4:	f04f 0b00 	mov.w	fp, #0
 80053f8:	6020      	str	r0, [r4, #0]
 80053fa:	9b03      	ldr	r3, [sp, #12]
 80053fc:	459a      	cmp	sl, r3
 80053fe:	dd0b      	ble.n	8005418 <__kernel_rem_pio2f+0x320>
 8005400:	f849 b025 	str.w	fp, [r9, r5, lsl #2]
 8005404:	3404      	adds	r4, #4
 8005406:	3501      	adds	r5, #1
 8005408:	e7ea      	b.n	80053e0 <__kernel_rem_pio2f+0x2e8>
 800540a:	9a07      	ldr	r2, [sp, #28]
 800540c:	2301      	movs	r3, #1
 800540e:	e7d8      	b.n	80053c2 <__kernel_rem_pio2f+0x2ca>
 8005410:	08005c54 	.word	0x08005c54
 8005414:	08005c28 	.word	0x08005c28
 8005418:	fb08 f30a 	mul.w	r3, r8, sl
 800541c:	9a05      	ldr	r2, [sp, #20]
 800541e:	58e0      	ldr	r0, [r4, r3]
 8005420:	f852 102a 	ldr.w	r1, [r2, sl, lsl #2]
 8005424:	f7fb fbc0 	bl	8000ba8 <__aeabi_fmul>
 8005428:	4601      	mov	r1, r0
 800542a:	4658      	mov	r0, fp
 800542c:	f7fb fab4 	bl	8000998 <__addsf3>
 8005430:	f10a 0a01 	add.w	sl, sl, #1
 8005434:	4683      	mov	fp, r0
 8005436:	e7e0      	b.n	80053fa <__kernel_rem_pio2f+0x302>
 8005438:	3c01      	subs	r4, #1
 800543a:	e767      	b.n	800530c <__kernel_rem_pio2f+0x214>
 800543c:	4271      	negs	r1, r6
 800543e:	4620      	mov	r0, r4
 8005440:	f000 f972 	bl	8005728 <scalbnf>
 8005444:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8005448:	4604      	mov	r4, r0
 800544a:	f7fb fd5f 	bl	8000f0c <__aeabi_fcmpge>
 800544e:	b1f8      	cbz	r0, 8005490 <__kernel_rem_pio2f+0x398>
 8005450:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 8005454:	4620      	mov	r0, r4
 8005456:	f7fb fba7 	bl	8000ba8 <__aeabi_fmul>
 800545a:	f7fb fd6b 	bl	8000f34 <__aeabi_f2iz>
 800545e:	f7fb fb4f 	bl	8000b00 <__aeabi_i2f>
 8005462:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8005466:	4680      	mov	r8, r0
 8005468:	f7fb fb9e 	bl	8000ba8 <__aeabi_fmul>
 800546c:	4601      	mov	r1, r0
 800546e:	4620      	mov	r0, r4
 8005470:	f7fb fa90 	bl	8000994 <__aeabi_fsub>
 8005474:	f7fb fd5e 	bl	8000f34 <__aeabi_f2iz>
 8005478:	ab08      	add	r3, sp, #32
 800547a:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800547e:	4640      	mov	r0, r8
 8005480:	f7fb fd58 	bl	8000f34 <__aeabi_f2iz>
 8005484:	1c7c      	adds	r4, r7, #1
 8005486:	ab08      	add	r3, sp, #32
 8005488:	3608      	adds	r6, #8
 800548a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800548e:	e744      	b.n	800531a <__kernel_rem_pio2f+0x222>
 8005490:	4620      	mov	r0, r4
 8005492:	f7fb fd4f 	bl	8000f34 <__aeabi_f2iz>
 8005496:	ab08      	add	r3, sp, #32
 8005498:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800549c:	463c      	mov	r4, r7
 800549e:	e73c      	b.n	800531a <__kernel_rem_pio2f+0x222>
 80054a0:	ab08      	add	r3, sp, #32
 80054a2:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80054a6:	f7fb fb2b 	bl	8000b00 <__aeabi_i2f>
 80054aa:	4651      	mov	r1, sl
 80054ac:	f7fb fb7c 	bl	8000ba8 <__aeabi_fmul>
 80054b0:	4631      	mov	r1, r6
 80054b2:	f847 0028 	str.w	r0, [r7, r8, lsl #2]
 80054b6:	4650      	mov	r0, sl
 80054b8:	f7fb fb76 	bl	8000ba8 <__aeabi_fmul>
 80054bc:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80054c0:	4682      	mov	sl, r0
 80054c2:	e734      	b.n	800532e <__kernel_rem_pio2f+0x236>
 80054c4:	f852 0028 	ldr.w	r0, [r2, r8, lsl #2]
 80054c8:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 80054cc:	9304      	str	r3, [sp, #16]
 80054ce:	9203      	str	r2, [sp, #12]
 80054d0:	f7fb fb6a 	bl	8000ba8 <__aeabi_fmul>
 80054d4:	4601      	mov	r1, r0
 80054d6:	4658      	mov	r0, fp
 80054d8:	f7fb fa5e 	bl	8000998 <__addsf3>
 80054dc:	e9dd 2303 	ldrd	r2, r3, [sp, #12]
 80054e0:	4683      	mov	fp, r0
 80054e2:	f108 0801 	add.w	r8, r8, #1
 80054e6:	9902      	ldr	r1, [sp, #8]
 80054e8:	4588      	cmp	r8, r1
 80054ea:	dc01      	bgt.n	80054f0 <__kernel_rem_pio2f+0x3f8>
 80054ec:	45c2      	cmp	sl, r8
 80054ee:	dae9      	bge.n	80054c4 <__kernel_rem_pio2f+0x3cc>
 80054f0:	a958      	add	r1, sp, #352	; 0x160
 80054f2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80054f6:	f841 bca0 	str.w	fp, [r1, #-160]
 80054fa:	f10a 0a01 	add.w	sl, sl, #1
 80054fe:	3f04      	subs	r7, #4
 8005500:	e71f      	b.n	8005342 <__kernel_rem_pio2f+0x24a>
 8005502:	469b      	mov	fp, r3
 8005504:	f04f 0800 	mov.w	r8, #0
 8005508:	e7ed      	b.n	80054e6 <__kernel_rem_pio2f+0x3ee>
 800550a:	f10d 0ac0 	add.w	sl, sp, #192	; 0xc0
 800550e:	4456      	add	r6, sl
 8005510:	4637      	mov	r7, r6
 8005512:	46a0      	mov	r8, r4
 8005514:	f1b8 0f00 	cmp.w	r8, #0
 8005518:	dc4a      	bgt.n	80055b0 <__kernel_rem_pio2f+0x4b8>
 800551a:	4627      	mov	r7, r4
 800551c:	2f01      	cmp	r7, #1
 800551e:	dc60      	bgt.n	80055e2 <__kernel_rem_pio2f+0x4ea>
 8005520:	2000      	movs	r0, #0
 8005522:	2c01      	cmp	r4, #1
 8005524:	dc74      	bgt.n	8005610 <__kernel_rem_pio2f+0x518>
 8005526:	9a30      	ldr	r2, [sp, #192]	; 0xc0
 8005528:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 800552a:	2d00      	cmp	r5, #0
 800552c:	d176      	bne.n	800561c <__kernel_rem_pio2f+0x524>
 800552e:	9901      	ldr	r1, [sp, #4]
 8005530:	600a      	str	r2, [r1, #0]
 8005532:	460a      	mov	r2, r1
 8005534:	604b      	str	r3, [r1, #4]
 8005536:	6090      	str	r0, [r2, #8]
 8005538:	e00b      	b.n	8005552 <__kernel_rem_pio2f+0x45a>
 800553a:	f856 1024 	ldr.w	r1, [r6, r4, lsl #2]
 800553e:	f7fb fa2b 	bl	8000998 <__addsf3>
 8005542:	3c01      	subs	r4, #1
 8005544:	2c00      	cmp	r4, #0
 8005546:	daf8      	bge.n	800553a <__kernel_rem_pio2f+0x442>
 8005548:	b10d      	cbz	r5, 800554e <__kernel_rem_pio2f+0x456>
 800554a:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800554e:	9b01      	ldr	r3, [sp, #4]
 8005550:	6018      	str	r0, [r3, #0]
 8005552:	f009 0007 	and.w	r0, r9, #7
 8005556:	b059      	add	sp, #356	; 0x164
 8005558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800555c:	2000      	movs	r0, #0
 800555e:	ae30      	add	r6, sp, #192	; 0xc0
 8005560:	e7f0      	b.n	8005544 <__kernel_rem_pio2f+0x44c>
 8005562:	f857 1026 	ldr.w	r1, [r7, r6, lsl #2]
 8005566:	f7fb fa17 	bl	8000998 <__addsf3>
 800556a:	3e01      	subs	r6, #1
 800556c:	2e00      	cmp	r6, #0
 800556e:	daf8      	bge.n	8005562 <__kernel_rem_pio2f+0x46a>
 8005570:	b1b5      	cbz	r5, 80055a0 <__kernel_rem_pio2f+0x4a8>
 8005572:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 8005576:	9a01      	ldr	r2, [sp, #4]
 8005578:	af58      	add	r7, sp, #352	; 0x160
 800557a:	4601      	mov	r1, r0
 800557c:	6013      	str	r3, [r2, #0]
 800557e:	f857 0da0 	ldr.w	r0, [r7, #-160]!
 8005582:	f7fb fa07 	bl	8000994 <__aeabi_fsub>
 8005586:	2601      	movs	r6, #1
 8005588:	42b4      	cmp	r4, r6
 800558a:	da0b      	bge.n	80055a4 <__kernel_rem_pio2f+0x4ac>
 800558c:	b10d      	cbz	r5, 8005592 <__kernel_rem_pio2f+0x49a>
 800558e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8005592:	9b01      	ldr	r3, [sp, #4]
 8005594:	6058      	str	r0, [r3, #4]
 8005596:	e7dc      	b.n	8005552 <__kernel_rem_pio2f+0x45a>
 8005598:	4626      	mov	r6, r4
 800559a:	2000      	movs	r0, #0
 800559c:	af30      	add	r7, sp, #192	; 0xc0
 800559e:	e7e5      	b.n	800556c <__kernel_rem_pio2f+0x474>
 80055a0:	4603      	mov	r3, r0
 80055a2:	e7e8      	b.n	8005576 <__kernel_rem_pio2f+0x47e>
 80055a4:	f857 1026 	ldr.w	r1, [r7, r6, lsl #2]
 80055a8:	f7fb f9f6 	bl	8000998 <__addsf3>
 80055ac:	3601      	adds	r6, #1
 80055ae:	e7eb      	b.n	8005588 <__kernel_rem_pio2f+0x490>
 80055b0:	f857 2d04 	ldr.w	r2, [r7, #-4]!
 80055b4:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	4610      	mov	r0, r2
 80055bc:	4619      	mov	r1, r3
 80055be:	9303      	str	r3, [sp, #12]
 80055c0:	9202      	str	r2, [sp, #8]
 80055c2:	f7fb f9e9 	bl	8000998 <__addsf3>
 80055c6:	9a02      	ldr	r2, [sp, #8]
 80055c8:	4601      	mov	r1, r0
 80055ca:	4683      	mov	fp, r0
 80055cc:	4610      	mov	r0, r2
 80055ce:	f7fb f9e1 	bl	8000994 <__aeabi_fsub>
 80055d2:	9b03      	ldr	r3, [sp, #12]
 80055d4:	4619      	mov	r1, r3
 80055d6:	f7fb f9df 	bl	8000998 <__addsf3>
 80055da:	f8c7 b000 	str.w	fp, [r7]
 80055de:	6078      	str	r0, [r7, #4]
 80055e0:	e798      	b.n	8005514 <__kernel_rem_pio2f+0x41c>
 80055e2:	f856 3d04 	ldr.w	r3, [r6, #-4]!
 80055e6:	3f01      	subs	r7, #1
 80055e8:	f8d6 b004 	ldr.w	fp, [r6, #4]
 80055ec:	4618      	mov	r0, r3
 80055ee:	4659      	mov	r1, fp
 80055f0:	9302      	str	r3, [sp, #8]
 80055f2:	f7fb f9d1 	bl	8000998 <__addsf3>
 80055f6:	9b02      	ldr	r3, [sp, #8]
 80055f8:	4601      	mov	r1, r0
 80055fa:	4680      	mov	r8, r0
 80055fc:	4618      	mov	r0, r3
 80055fe:	f7fb f9c9 	bl	8000994 <__aeabi_fsub>
 8005602:	4659      	mov	r1, fp
 8005604:	f7fb f9c8 	bl	8000998 <__addsf3>
 8005608:	f8c6 8000 	str.w	r8, [r6]
 800560c:	6070      	str	r0, [r6, #4]
 800560e:	e785      	b.n	800551c <__kernel_rem_pio2f+0x424>
 8005610:	f85a 1024 	ldr.w	r1, [sl, r4, lsl #2]
 8005614:	f7fb f9c0 	bl	8000998 <__addsf3>
 8005618:	3c01      	subs	r4, #1
 800561a:	e782      	b.n	8005522 <__kernel_rem_pio2f+0x42a>
 800561c:	9901      	ldr	r1, [sp, #4]
 800561e:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 8005622:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005626:	600a      	str	r2, [r1, #0]
 8005628:	604b      	str	r3, [r1, #4]
 800562a:	460a      	mov	r2, r1
 800562c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8005630:	e781      	b.n	8005536 <__kernel_rem_pio2f+0x43e>
 8005632:	bf00      	nop

08005634 <__kernel_sinf>:
 8005634:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005638:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800563c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8005640:	4604      	mov	r4, r0
 8005642:	460f      	mov	r7, r1
 8005644:	4691      	mov	r9, r2
 8005646:	da03      	bge.n	8005650 <__kernel_sinf+0x1c>
 8005648:	f7fb fc74 	bl	8000f34 <__aeabi_f2iz>
 800564c:	2800      	cmp	r0, #0
 800564e:	d035      	beq.n	80056bc <__kernel_sinf+0x88>
 8005650:	4621      	mov	r1, r4
 8005652:	4620      	mov	r0, r4
 8005654:	f7fb faa8 	bl	8000ba8 <__aeabi_fmul>
 8005658:	4605      	mov	r5, r0
 800565a:	4601      	mov	r1, r0
 800565c:	4620      	mov	r0, r4
 800565e:	f7fb faa3 	bl	8000ba8 <__aeabi_fmul>
 8005662:	4929      	ldr	r1, [pc, #164]	; (8005708 <__kernel_sinf+0xd4>)
 8005664:	4606      	mov	r6, r0
 8005666:	4628      	mov	r0, r5
 8005668:	f7fb fa9e 	bl	8000ba8 <__aeabi_fmul>
 800566c:	4927      	ldr	r1, [pc, #156]	; (800570c <__kernel_sinf+0xd8>)
 800566e:	f7fb f991 	bl	8000994 <__aeabi_fsub>
 8005672:	4629      	mov	r1, r5
 8005674:	f7fb fa98 	bl	8000ba8 <__aeabi_fmul>
 8005678:	4925      	ldr	r1, [pc, #148]	; (8005710 <__kernel_sinf+0xdc>)
 800567a:	f7fb f98d 	bl	8000998 <__addsf3>
 800567e:	4629      	mov	r1, r5
 8005680:	f7fb fa92 	bl	8000ba8 <__aeabi_fmul>
 8005684:	4923      	ldr	r1, [pc, #140]	; (8005714 <__kernel_sinf+0xe0>)
 8005686:	f7fb f985 	bl	8000994 <__aeabi_fsub>
 800568a:	4629      	mov	r1, r5
 800568c:	f7fb fa8c 	bl	8000ba8 <__aeabi_fmul>
 8005690:	4921      	ldr	r1, [pc, #132]	; (8005718 <__kernel_sinf+0xe4>)
 8005692:	f7fb f981 	bl	8000998 <__addsf3>
 8005696:	4680      	mov	r8, r0
 8005698:	f1b9 0f00 	cmp.w	r9, #0
 800569c:	d111      	bne.n	80056c2 <__kernel_sinf+0x8e>
 800569e:	4601      	mov	r1, r0
 80056a0:	4628      	mov	r0, r5
 80056a2:	f7fb fa81 	bl	8000ba8 <__aeabi_fmul>
 80056a6:	491d      	ldr	r1, [pc, #116]	; (800571c <__kernel_sinf+0xe8>)
 80056a8:	f7fb f974 	bl	8000994 <__aeabi_fsub>
 80056ac:	4631      	mov	r1, r6
 80056ae:	f7fb fa7b 	bl	8000ba8 <__aeabi_fmul>
 80056b2:	4601      	mov	r1, r0
 80056b4:	4620      	mov	r0, r4
 80056b6:	f7fb f96f 	bl	8000998 <__addsf3>
 80056ba:	4604      	mov	r4, r0
 80056bc:	4620      	mov	r0, r4
 80056be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056c2:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80056c6:	4638      	mov	r0, r7
 80056c8:	f7fb fa6e 	bl	8000ba8 <__aeabi_fmul>
 80056cc:	4641      	mov	r1, r8
 80056ce:	4681      	mov	r9, r0
 80056d0:	4630      	mov	r0, r6
 80056d2:	f7fb fa69 	bl	8000ba8 <__aeabi_fmul>
 80056d6:	4601      	mov	r1, r0
 80056d8:	4648      	mov	r0, r9
 80056da:	f7fb f95b 	bl	8000994 <__aeabi_fsub>
 80056de:	4629      	mov	r1, r5
 80056e0:	f7fb fa62 	bl	8000ba8 <__aeabi_fmul>
 80056e4:	4639      	mov	r1, r7
 80056e6:	f7fb f955 	bl	8000994 <__aeabi_fsub>
 80056ea:	490c      	ldr	r1, [pc, #48]	; (800571c <__kernel_sinf+0xe8>)
 80056ec:	4605      	mov	r5, r0
 80056ee:	4630      	mov	r0, r6
 80056f0:	f7fb fa5a 	bl	8000ba8 <__aeabi_fmul>
 80056f4:	4601      	mov	r1, r0
 80056f6:	4628      	mov	r0, r5
 80056f8:	f7fb f94e 	bl	8000998 <__addsf3>
 80056fc:	4601      	mov	r1, r0
 80056fe:	4620      	mov	r0, r4
 8005700:	f7fb f948 	bl	8000994 <__aeabi_fsub>
 8005704:	e7d9      	b.n	80056ba <__kernel_sinf+0x86>
 8005706:	bf00      	nop
 8005708:	2f2ec9d3 	.word	0x2f2ec9d3
 800570c:	32d72f34 	.word	0x32d72f34
 8005710:	3638ef1b 	.word	0x3638ef1b
 8005714:	39500d01 	.word	0x39500d01
 8005718:	3c088889 	.word	0x3c088889
 800571c:	3e2aaaab 	.word	0x3e2aaaab

08005720 <fabsf>:
 8005720:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005724:	4770      	bx	lr
	...

08005728 <scalbnf>:
 8005728:	f030 4300 	bics.w	r3, r0, #2147483648	; 0x80000000
 800572c:	b510      	push	{r4, lr}
 800572e:	4602      	mov	r2, r0
 8005730:	460c      	mov	r4, r1
 8005732:	4601      	mov	r1, r0
 8005734:	d027      	beq.n	8005786 <scalbnf+0x5e>
 8005736:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800573a:	d303      	bcc.n	8005744 <scalbnf+0x1c>
 800573c:	f7fb f92c 	bl	8000998 <__addsf3>
 8005740:	4602      	mov	r2, r0
 8005742:	e020      	b.n	8005786 <scalbnf+0x5e>
 8005744:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005748:	d215      	bcs.n	8005776 <scalbnf+0x4e>
 800574a:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 800574e:	f7fb fa2b 	bl	8000ba8 <__aeabi_fmul>
 8005752:	4b18      	ldr	r3, [pc, #96]	; (80057b4 <scalbnf+0x8c>)
 8005754:	4602      	mov	r2, r0
 8005756:	429c      	cmp	r4, r3
 8005758:	db22      	blt.n	80057a0 <scalbnf+0x78>
 800575a:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800575e:	3b19      	subs	r3, #25
 8005760:	4423      	add	r3, r4
 8005762:	2bfe      	cmp	r3, #254	; 0xfe
 8005764:	dd09      	ble.n	800577a <scalbnf+0x52>
 8005766:	4611      	mov	r1, r2
 8005768:	4813      	ldr	r0, [pc, #76]	; (80057b8 <scalbnf+0x90>)
 800576a:	f000 f829 	bl	80057c0 <copysignf>
 800576e:	4912      	ldr	r1, [pc, #72]	; (80057b8 <scalbnf+0x90>)
 8005770:	f7fb fa1a 	bl	8000ba8 <__aeabi_fmul>
 8005774:	e7e4      	b.n	8005740 <scalbnf+0x18>
 8005776:	0ddb      	lsrs	r3, r3, #23
 8005778:	e7f2      	b.n	8005760 <scalbnf+0x38>
 800577a:	2b00      	cmp	r3, #0
 800577c:	dd05      	ble.n	800578a <scalbnf+0x62>
 800577e:	f020 40ff 	bic.w	r0, r0, #2139095040	; 0x7f800000
 8005782:	ea40 52c3 	orr.w	r2, r0, r3, lsl #23
 8005786:	4610      	mov	r0, r2
 8005788:	bd10      	pop	{r4, pc}
 800578a:	f113 0f16 	cmn.w	r3, #22
 800578e:	da09      	bge.n	80057a4 <scalbnf+0x7c>
 8005790:	f24c 3350 	movw	r3, #50000	; 0xc350
 8005794:	429c      	cmp	r4, r3
 8005796:	4611      	mov	r1, r2
 8005798:	dce6      	bgt.n	8005768 <scalbnf+0x40>
 800579a:	4808      	ldr	r0, [pc, #32]	; (80057bc <scalbnf+0x94>)
 800579c:	f000 f810 	bl	80057c0 <copysignf>
 80057a0:	4906      	ldr	r1, [pc, #24]	; (80057bc <scalbnf+0x94>)
 80057a2:	e7e5      	b.n	8005770 <scalbnf+0x48>
 80057a4:	3319      	adds	r3, #25
 80057a6:	f020 40ff 	bic.w	r0, r0, #2139095040	; 0x7f800000
 80057aa:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 80057ae:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 80057b2:	e7dd      	b.n	8005770 <scalbnf+0x48>
 80057b4:	ffff3cb0 	.word	0xffff3cb0
 80057b8:	7149f2ca 	.word	0x7149f2ca
 80057bc:	0da24260 	.word	0x0da24260

080057c0 <copysignf>:
 80057c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80057c4:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80057c8:	4308      	orrs	r0, r1
 80057ca:	4770      	bx	lr

080057cc <_init>:
 80057cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057ce:	bf00      	nop
 80057d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057d2:	bc08      	pop	{r3}
 80057d4:	469e      	mov	lr, r3
 80057d6:	4770      	bx	lr

080057d8 <_fini>:
 80057d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057da:	bf00      	nop
 80057dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057de:	bc08      	pop	{r3}
 80057e0:	469e      	mov	lr, r3
 80057e2:	4770      	bx	lr
