Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Jul 23 11:37:57 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_MAC_Array_Test_timing_summary_routed.rpt -pb top_MAC_Array_Test_timing_summary_routed.pb -rpx top_MAC_Array_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : top_MAC_Array_Test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      46          
TIMING-16  Warning   Large setup violation          640         
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.053    -1706.740                   1294                 2343        0.076        0.000                      0                 2343       -0.155       -0.771                       5                  1522  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 1.000}        2.000           500.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.053    -1706.740                   1294                 2343        0.076        0.000                      0                 2343       -0.155       -0.771                       5                  1522  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1294  Failing Endpoints,  Worst Slack       -4.053ns,  Total Violation    -1706.740ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            5  Failing Endpoints,  Worst Slack       -0.155ns,  Total Violation       -0.771ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.053ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@2.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 3.428ns (59.202%)  route 2.362ns (40.798%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.026 - 2.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.899     5.502    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X7Y49          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.456     5.958 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[8]/Q
                         net (fo=3, routed)           0.798     6.756    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[8]
    SLICE_X4Y49          LUT4 (Prop_lut4_I0_O)        0.124     6.880 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_38/O
                         net (fo=1, routed)           0.000     6.880    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_38_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.412 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.001     7.412    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.526 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.526    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.640 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.640    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          0.972     8.726    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.850 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.591     9.441    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    10.042 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.042    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.156 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.156    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.270 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.270    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.384 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.385    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.499 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.499    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.613 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.613    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.727 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.727    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.841 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.841    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.955 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.955    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.069 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.069    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.292 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.292    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]_i_1_n_7
    SLICE_X5Y56          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.000     2.000 r  
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.603     7.026    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y56          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]/C
                         clock pessimism              0.187     7.213    
                         clock uncertainty           -0.035     7.177    
    SLICE_X5Y56          FDCE (Setup_fdce_C_D)        0.062     7.239    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]
  -------------------------------------------------------------------
                         required time                          7.239    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                 -4.053    

Slack (VIOLATED) :        -4.050ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@2.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.787ns  (logic 3.425ns (59.181%)  route 2.362ns (40.819%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.026 - 2.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.899     5.502    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X7Y49          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.456     5.958 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[8]/Q
                         net (fo=3, routed)           0.798     6.756    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[8]
    SLICE_X4Y49          LUT4 (Prop_lut4_I0_O)        0.124     6.880 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_38/O
                         net (fo=1, routed)           0.000     6.880    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_38_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.412 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.001     7.412    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.526 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.526    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.640 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.640    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          0.972     8.726    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.850 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.591     9.441    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    10.042 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.042    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.156 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.156    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.270 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.270    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.384 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.385    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.499 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.499    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.613 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.613    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.727 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.727    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.841 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.841    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.955 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.955    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.289 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.289    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1_n_6
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.000     2.000 r  
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.603     7.026    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[37]/C
                         clock pessimism              0.187     7.213    
                         clock uncertainty           -0.035     7.177    
    SLICE_X5Y55          FDCE (Setup_fdce_C_D)        0.062     7.239    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[37]
  -------------------------------------------------------------------
                         required time                          7.239    
                         arrival time                         -11.289    
  -------------------------------------------------------------------
                         slack                                 -4.050    

Slack (VIOLATED) :        -4.029ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@2.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 3.404ns (59.032%)  route 2.362ns (40.968%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.026 - 2.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.899     5.502    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X7Y49          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.456     5.958 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[8]/Q
                         net (fo=3, routed)           0.798     6.756    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[8]
    SLICE_X4Y49          LUT4 (Prop_lut4_I0_O)        0.124     6.880 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_38/O
                         net (fo=1, routed)           0.000     6.880    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_38_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.412 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.001     7.412    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.526 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.526    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.640 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.640    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          0.972     8.726    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.850 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.591     9.441    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    10.042 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.042    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.156 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.156    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.270 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.270    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.384 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.385    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.499 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.499    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.613 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.613    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.727 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.727    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.841 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.841    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.955 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.955    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.268 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.268    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1_n_4
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.000     2.000 r  
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.603     7.026    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]/C
                         clock pessimism              0.187     7.213    
                         clock uncertainty           -0.035     7.177    
    SLICE_X5Y55          FDCE (Setup_fdce_C_D)        0.062     7.239    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]
  -------------------------------------------------------------------
                         required time                          7.239    
                         arrival time                         -11.268    
  -------------------------------------------------------------------
                         slack                                 -4.029    

Slack (VIOLATED) :        -3.955ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@2.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 3.330ns (58.500%)  route 2.362ns (41.500%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.026 - 2.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.899     5.502    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X7Y49          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.456     5.958 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[8]/Q
                         net (fo=3, routed)           0.798     6.756    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[8]
    SLICE_X4Y49          LUT4 (Prop_lut4_I0_O)        0.124     6.880 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_38/O
                         net (fo=1, routed)           0.000     6.880    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_38_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.412 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.001     7.412    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.526 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.526    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.640 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.640    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          0.972     8.726    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.850 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.591     9.441    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    10.042 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.042    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.156 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.156    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.270 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.270    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.384 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.385    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.499 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.499    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.613 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.613    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.727 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.727    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.841 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.841    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.955 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.955    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.194 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.194    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1_n_5
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.000     2.000 r  
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.603     7.026    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[38]/C
                         clock pessimism              0.187     7.213    
                         clock uncertainty           -0.035     7.177    
    SLICE_X5Y55          FDCE (Setup_fdce_C_D)        0.062     7.239    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[38]
  -------------------------------------------------------------------
                         required time                          7.239    
                         arrival time                         -11.194    
  -------------------------------------------------------------------
                         slack                                 -3.955    

Slack (VIOLATED) :        -3.939ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@2.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.676ns  (logic 3.314ns (58.383%)  route 2.362ns (41.617%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.026 - 2.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.899     5.502    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X7Y49          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.456     5.958 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[8]/Q
                         net (fo=3, routed)           0.798     6.756    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[8]
    SLICE_X4Y49          LUT4 (Prop_lut4_I0_O)        0.124     6.880 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_38/O
                         net (fo=1, routed)           0.000     6.880    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_38_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.412 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.001     7.412    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.526 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.526    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.640 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.640    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          0.972     8.726    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.850 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.591     9.441    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    10.042 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.042    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.156 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.156    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.270 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.270    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.384 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.385    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.499 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.499    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.613 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.613    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.727 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.727    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.841 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.841    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.955 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.955    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.178 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.178    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1_n_7
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.000     2.000 r  
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.603     7.026    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[36]/C
                         clock pessimism              0.187     7.213    
                         clock uncertainty           -0.035     7.177    
    SLICE_X5Y55          FDCE (Setup_fdce_C_D)        0.062     7.239    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[36]
  -------------------------------------------------------------------
                         required time                          7.239    
                         arrival time                         -11.178    
  -------------------------------------------------------------------
                         slack                                 -3.939    

Slack (VIOLATED) :        -3.936ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@2.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.673ns  (logic 3.311ns (58.361%)  route 2.362ns (41.639%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.026 - 2.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.899     5.502    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X7Y49          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.456     5.958 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[8]/Q
                         net (fo=3, routed)           0.798     6.756    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[8]
    SLICE_X4Y49          LUT4 (Prop_lut4_I0_O)        0.124     6.880 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_38/O
                         net (fo=1, routed)           0.000     6.880    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_38_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.412 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.001     7.412    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.526 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.526    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.640 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.640    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          0.972     8.726    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.850 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.591     9.441    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    10.042 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.042    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.156 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.156    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.270 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.270    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.384 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.385    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.499 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.499    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.613 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.613    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.727 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.727    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.841 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.841    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.175 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.175    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_6
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.000     2.000 r  
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.603     7.026    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[33]/C
                         clock pessimism              0.187     7.213    
                         clock uncertainty           -0.035     7.177    
    SLICE_X5Y54          FDCE (Setup_fdce_C_D)        0.062     7.239    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[33]
  -------------------------------------------------------------------
                         required time                          7.239    
                         arrival time                         -11.175    
  -------------------------------------------------------------------
                         slack                                 -3.936    

Slack (VIOLATED) :        -3.915ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/exp_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@2.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.530ns  (logic 1.138ns (20.580%)  route 4.392ns (79.420%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 7.027 - 2.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.900     5.503    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X2Y47          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/exp_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDCE (Prop_fdce_C_Q)         0.518     6.021 r  MAC_GEN[0].MAC_INST/add_inst/exp_y_reg[2]/Q
                         net (fo=10, routed)          1.097     7.118    MAC_GEN[0].MAC_INST/add_inst/exp_y[2]
    SLICE_X2Y47          LUT6 (Prop_lut6_I0_O)        0.124     7.242 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[33]_i_3/O
                         net (fo=18, routed)          0.377     7.619    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[33]_i_3_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I5_O)        0.124     7.743 f  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[26]_i_4/O
                         net (fo=23, routed)          0.737     8.480    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[26]_i_4_n_0
    SLICE_X6Y43          LUT5 (Prop_lut5_I3_O)        0.124     8.604 f  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[28]_i_5/O
                         net (fo=3, routed)           0.703     9.307    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[28]_i_5_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I0_O)        0.124     9.431 f  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[20]_i_2/O
                         net (fo=2, routed)           0.663    10.094    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[20]_i_2_n_0
    SLICE_X6Y48          LUT3 (Prop_lut3_I2_O)        0.124    10.218 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[4]_i_1/O
                         net (fo=1, routed)           0.814    11.032    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[4]_i_1_n_0
    SLICE_X4Y50          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.000     2.000 r  
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.604     7.027    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y50          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[4]/C
                         clock pessimism              0.187     7.214    
                         clock uncertainty           -0.035     7.178    
    SLICE_X4Y50          FDCE (Setup_fdce_C_D)       -0.061     7.117    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.117    
                         arrival time                         -11.032    
  -------------------------------------------------------------------
                         slack                                 -3.915    

Slack (VIOLATED) :        -3.915ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@2.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 3.290ns (58.206%)  route 2.362ns (41.794%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.026 - 2.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.899     5.502    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X7Y49          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.456     5.958 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[8]/Q
                         net (fo=3, routed)           0.798     6.756    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[8]
    SLICE_X4Y49          LUT4 (Prop_lut4_I0_O)        0.124     6.880 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_38/O
                         net (fo=1, routed)           0.000     6.880    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_38_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.412 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.001     7.412    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.526 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.526    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.640 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.640    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          0.972     8.726    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.850 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.591     9.441    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    10.042 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.042    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.156 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.156    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.270 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.270    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.384 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.385    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.499 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.499    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.613 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.613    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.727 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.727    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.841 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.841    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.154 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.154    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_4
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.000     2.000 r  
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.603     7.026    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]/C
                         clock pessimism              0.187     7.213    
                         clock uncertainty           -0.035     7.177    
    SLICE_X5Y54          FDCE (Setup_fdce_C_D)        0.062     7.239    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]
  -------------------------------------------------------------------
                         required time                          7.239    
                         arrival time                         -11.154    
  -------------------------------------------------------------------
                         slack                                 -3.915    

Slack (VIOLATED) :        -3.852ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/exp_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@2.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.461ns  (logic 1.138ns (20.840%)  route 4.323ns (79.160%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 7.027 - 2.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.900     5.503    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X2Y47          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/exp_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDCE (Prop_fdce_C_Q)         0.518     6.021 r  MAC_GEN[0].MAC_INST/add_inst/exp_y_reg[2]/Q
                         net (fo=10, routed)          1.097     7.118    MAC_GEN[0].MAC_INST/add_inst/exp_y[2]
    SLICE_X2Y47          LUT6 (Prop_lut6_I0_O)        0.124     7.242 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[33]_i_3/O
                         net (fo=18, routed)          0.377     7.619    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[33]_i_3_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I5_O)        0.124     7.743 f  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[26]_i_4/O
                         net (fo=23, routed)          0.528     8.271    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[26]_i_4_n_0
    SLICE_X2Y46          LUT5 (Prop_lut5_I3_O)        0.124     8.395 f  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[34]_i_4/O
                         net (fo=6, routed)           1.050     9.445    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[34]_i_4_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I1_O)        0.124     9.569 f  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[34]_i_2/O
                         net (fo=4, routed)           0.631    10.200    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[34]_i_2_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I5_O)        0.124    10.324 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[10]_i_1__2/O
                         net (fo=1, routed)           0.639    10.963    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[10]_i_1__2_n_0
    SLICE_X4Y51          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.000     2.000 r  
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.604     7.027    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[10]/C
                         clock pessimism              0.187     7.214    
                         clock uncertainty           -0.035     7.178    
    SLICE_X4Y51          FDCE (Setup_fdce_C_D)       -0.067     7.111    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.111    
                         arrival time                         -10.963    
  -------------------------------------------------------------------
                         slack                                 -3.852    

Slack (VIOLATED) :        -3.841ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@2.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 3.216ns (57.652%)  route 2.362ns (42.348%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.026 - 2.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.899     5.502    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X7Y49          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.456     5.958 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[8]/Q
                         net (fo=3, routed)           0.798     6.756    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[8]
    SLICE_X4Y49          LUT4 (Prop_lut4_I0_O)        0.124     6.880 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_38/O
                         net (fo=1, routed)           0.000     6.880    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_38_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.412 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.001     7.412    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.526 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.526    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.640 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.640    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          0.972     8.726    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.850 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.591     9.441    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    10.042 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.042    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.156 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.156    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.270 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.270    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.384 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.385    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.499 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.499    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.613 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.613    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.727 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.727    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.841 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.841    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.080 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.080    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_5
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.000     2.000 r  
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.603     7.026    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[34]/C
                         clock pessimism              0.187     7.213    
                         clock uncertainty           -0.035     7.177    
    SLICE_X5Y54          FDCE (Setup_fdce_C_D)        0.062     7.239    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[34]
  -------------------------------------------------------------------
                         required time                          7.239    
                         arrival time                         -11.080    
  -------------------------------------------------------------------
                         slack                                 -3.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/add_inst/aligned_y_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.256ns (49.429%)  route 0.262ns (50.571%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.568     1.487    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X40Y54         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/aligned_y_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  MAC_GEN[3].MAC_INST/add_inst/aligned_y_1_reg[0]/Q
                         net (fo=1, routed)           0.262     1.890    MAC_GEN[3].MAC_INST/add_inst/aligned_y_1[0]
    SLICE_X43Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.935 r  MAC_GEN[3].MAC_INST/add_inst/r_mant_2[3]_i_5__2/O
                         net (fo=1, routed)           0.000     1.935    MAC_GEN[3].MAC_INST/add_inst/r_mant_2[3]_i_5__2_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.005 r  MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[3]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.005    MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[3]_i_1__2_n_7
    SLICE_X43Y49         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.910     2.075    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[0]/C
                         clock pessimism             -0.250     1.824    
    SLICE_X43Y49         FDCE (Hold_fdce_C_D)         0.105     1.929    MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/reg_acc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.742%)  route 0.214ns (60.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.634     1.554    MAC_GEN[3].MAC_INST/clk_IBUF_BUFG
    SLICE_X39Y46         FDCE                                         r  MAC_GEN[3].MAC_INST/reg_acc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.141     1.695 r  MAC_GEN[3].MAC_INST/reg_acc_reg[10]/Q
                         net (fo=2, routed)           0.214     1.909    MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[4]_0[10]
    SLICE_X37Y53         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.841     2.006    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X37Y53         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[0]/C
                         clock pessimism             -0.250     1.755    
    SLICE_X37Y53         FDCE (Hold_fdce_C_D)         0.070     1.825    MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/reg_acc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.957%)  route 0.193ns (54.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.635     1.555    MAC_GEN[3].MAC_INST/clk_IBUF_BUFG
    SLICE_X38Y47         FDCE                                         r  MAC_GEN[3].MAC_INST/reg_acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.164     1.719 r  MAC_GEN[3].MAC_INST/reg_acc_reg[7]/Q
                         net (fo=2, routed)           0.193     1.912    MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[4]_0[7]
    SLICE_X37Y50         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.842     2.007    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X37Y50         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[7]/C
                         clock pessimism             -0.250     1.756    
    SLICE_X37Y50         FDCE (Hold_fdce_C_D)         0.066     1.822    MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 InAs_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            MAC_GEN[0].MAC_INST/mult_inst/mant_x_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.637     1.557    clk_IBUF_BUFG
    SLICE_X13Y36         FDRE                                         r  InAs_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  InAs_reg[0][7]/Q
                         net (fo=1, routed)           0.052     1.750    MAC_GEN[0].MAC_INST/mult_inst/signe_x_reg_reg_0[7]
    SLICE_X12Y36         FDCE                                         r  MAC_GEN[0].MAC_INST/mult_inst/mant_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.911     2.076    MAC_GEN[0].MAC_INST/mult_inst/clk_IBUF_BUFG
    SLICE_X12Y36         FDCE                                         r  MAC_GEN[0].MAC_INST/mult_inst/mant_x_reg_reg[7]/C
                         clock pessimism             -0.506     1.570    
    SLICE_X12Y36         FDCE (Hold_fdce_C_D)         0.076     1.646    MAC_GEN[0].MAC_INST/mult_inst/mant_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/add_inst/aligned_y_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.292ns (52.715%)  route 0.262ns (47.285%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.568     1.487    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X40Y54         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/aligned_y_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  MAC_GEN[3].MAC_INST/add_inst/aligned_y_1_reg[0]/Q
                         net (fo=1, routed)           0.262     1.890    MAC_GEN[3].MAC_INST/add_inst/aligned_y_1[0]
    SLICE_X43Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.935 r  MAC_GEN[3].MAC_INST/add_inst/r_mant_2[3]_i_5__2/O
                         net (fo=1, routed)           0.000     1.935    MAC_GEN[3].MAC_INST/add_inst/r_mant_2[3]_i_5__2_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.041 r  MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[3]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     2.041    MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[3]_i_1__2_n_6
    SLICE_X43Y49         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.910     2.075    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[1]/C
                         clock pessimism             -0.250     1.824    
    SLICE_X43Y49         FDCE (Hold_fdce_C_D)         0.105     1.929    MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/reg_acc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.625%)  route 0.244ns (63.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.634     1.554    MAC_GEN[3].MAC_INST/clk_IBUF_BUFG
    SLICE_X39Y46         FDCE                                         r  MAC_GEN[3].MAC_INST/reg_acc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.141     1.695 r  MAC_GEN[3].MAC_INST/reg_acc_reg[12]/Q
                         net (fo=2, routed)           0.244     1.939    MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[4]_0[12]
    SLICE_X37Y50         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.842     2.007    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X37Y50         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[2]/C
                         clock pessimism             -0.250     1.756    
    SLICE_X37Y50         FDCE (Hold_fdce_C_D)         0.070     1.826    MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/reg_acc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.748%)  route 0.220ns (57.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.635     1.555    MAC_GEN[3].MAC_INST/clk_IBUF_BUFG
    SLICE_X38Y47         FDCE                                         r  MAC_GEN[3].MAC_INST/reg_acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.164     1.719 r  MAC_GEN[3].MAC_INST/reg_acc_reg[11]/Q
                         net (fo=2, routed)           0.220     1.939    MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[4]_0[11]
    SLICE_X36Y54         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.841     2.006    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X36Y54         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[1]/C
                         clock pessimism             -0.250     1.755    
    SLICE_X36Y54         FDCE (Hold_fdce_C_D)         0.070     1.825    MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 MAC_GEN[0].MAC_INST/mult_inst/exp_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            MAC_GEN[0].MAC_INST/mult_inst/exp_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.639     1.559    MAC_GEN[0].MAC_INST/mult_inst/clk_IBUF_BUFG
    SLICE_X11Y39         FDCE                                         r  MAC_GEN[0].MAC_INST/mult_inst/exp_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  MAC_GEN[0].MAC_INST/mult_inst/exp_x_reg_reg[3]/Q
                         net (fo=2, routed)           0.065     1.765    MAC_GEN[0].MAC_INST/mult_inst/exp_x_reg[3]
    SLICE_X10Y39         LUT3 (Prop_lut3_I2_O)        0.045     1.810 r  MAC_GEN[0].MAC_INST/mult_inst/exp_r[3]_i_1/O
                         net (fo=1, routed)           0.000     1.810    MAC_GEN[0].MAC_INST/mult_inst/exp_r0[3]
    SLICE_X10Y39         FDCE                                         r  MAC_GEN[0].MAC_INST/mult_inst/exp_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.914     2.079    MAC_GEN[0].MAC_INST/mult_inst/clk_IBUF_BUFG
    SLICE_X10Y39         FDCE                                         r  MAC_GEN[0].MAC_INST/mult_inst/exp_r_reg[3]/C
                         clock pessimism             -0.507     1.572    
    SLICE_X10Y39         FDCE (Hold_fdce_C_D)         0.121     1.693    MAC_GEN[0].MAC_INST/mult_inst/exp_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/add_inst/shift_count_computed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/final_mant_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.796%)  route 0.364ns (66.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.566     1.485    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X47Y54         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed_reg[0]/Q
                         net (fo=17, routed)          0.364     1.991    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed_reg_n_0_[0]
    SLICE_X49Y49         LUT6 (Prop_lut6_I3_O)        0.045     2.036 r  MAC_GEN[3].MAC_INST/add_inst/final_mant[1]_i_1__2/O
                         net (fo=1, routed)           0.000     2.036    MAC_GEN[3].MAC_INST/add_inst/final_mant[1]_i_1__2_n_0
    SLICE_X49Y49         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/final_mant_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.908     2.073    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X49Y49         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/final_mant_reg[1]/C
                         clock pessimism             -0.250     1.822    
    SLICE_X49Y49         FDCE (Hold_fdce_C_D)         0.091     1.913    MAC_GEN[3].MAC_INST/add_inst/final_mant_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 MAC_GEN[1].MAC_INST/add_inst/add_result_internal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            MAC_GEN[1].MAC_INST/reg_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.638     1.558    MAC_GEN[1].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X28Y44         FDCE                                         r  MAC_GEN[1].MAC_INST/add_inst/add_result_internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  MAC_GEN[1].MAC_INST/add_inst/add_result_internal_reg[2]/Q
                         net (fo=1, routed)           0.051     1.750    MAC_GEN[1].MAC_INST/add_result[2]
    SLICE_X29Y44         FDCE                                         r  MAC_GEN[1].MAC_INST/reg_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.913     2.078    MAC_GEN[1].MAC_INST/clk_IBUF_BUFG
    SLICE_X29Y44         FDCE                                         r  MAC_GEN[1].MAC_INST/reg_acc_reg[2]/C
                         clock pessimism             -0.507     1.571    
    SLICE_X29Y44         FDCE (Hold_fdce_C_D)         0.047     1.618    MAC_GEN[1].MAC_INST/reg_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         2.000       -0.155     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         2.000       -0.154     DSP48_X0Y14     MAC_GEN[0].MAC_INST/mult_inst/mant_r0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         2.000       -0.154     DSP48_X1Y12     MAC_GEN[1].MAC_INST/mult_inst/mant_r0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         2.000       -0.154     DSP48_X0Y12     MAC_GEN[2].MAC_INST/mult_inst/mant_r0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         2.000       -0.154     DSP48_X0Y20     MAC_GEN[3].MAC_INST/mult_inst/mant_r0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         2.000       1.000      SLICE_X10Y35    InAs_reg[0][0]/C
Min Period        n/a     FDRE/C       n/a            1.000         2.000       1.000      SLICE_X12Y37    InAs_reg[0][10]/C
Min Period        n/a     FDRE/C       n/a            1.000         2.000       1.000      SLICE_X11Y38    InAs_reg[0][11]/C
Min Period        n/a     FDRE/C       n/a            1.000         2.000       1.000      SLICE_X11Y38    InAs_reg[0][12]/C
Min Period        n/a     FDRE/C       n/a            1.000         2.000       1.000      SLICE_X11Y38    InAs_reg[0][13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X10Y35    InAs_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X10Y35    InAs_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X12Y37    InAs_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X12Y37    InAs_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X11Y38    InAs_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X11Y38    InAs_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X11Y38    InAs_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X11Y38    InAs_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X11Y38    InAs_reg[0][13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X11Y38    InAs_reg[0][13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X10Y35    InAs_reg[0][0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X10Y35    InAs_reg[0][0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X12Y37    InAs_reg[0][10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X12Y37    InAs_reg[0][10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X11Y38    InAs_reg[0][11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X11Y38    InAs_reg[0][11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X11Y38    InAs_reg[0][12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X11Y38    InAs_reg[0][12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X11Y38    InAs_reg[0][13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X11Y38    InAs_reg[0][13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.565ns  (logic 5.266ns (36.154%)  route 9.299ns (63.846%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          3.957     5.454    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X38Y47         LUT4 (Prop_lut4_I1_O)        0.124     5.578 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.954     6.532    MAC_GEN[2].MAC_INST/Out_result_OBUF[0]_inst_i_2_n_0
    SLICE_X16Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.656 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.389    11.045    Out_result_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    14.565 r  Out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.565    Out_result[0]
    H17                                                               r  Out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.398ns  (logic 5.298ns (36.796%)  route 9.100ns (63.204%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          4.007     5.505    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.629 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.325     6.953    MAC_GEN[2].MAC_INST/Out_result_OBUF[2]_inst_i_2_n_0
    SLICE_X18Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.077 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.768    10.846    Out_result_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    14.398 r  Out_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.398    Out_result[2]
    J13                                                               r  Out_result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.374ns  (logic 5.297ns (36.852%)  route 9.077ns (63.148%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          4.158     5.656    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.780 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           1.336     7.115    MAC_GEN[2].MAC_INST/Out_result_OBUF[4]_inst_i_2_n_0
    SLICE_X18Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.239 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.583    10.822    Out_result_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    14.374 r  Out_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.374    Out_result[4]
    R18                                                               r  Out_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.281ns  (logic 5.281ns (36.977%)  route 9.000ns (63.023%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          4.167     5.665    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X38Y45         LUT4 (Prop_lut4_I1_O)        0.124     5.789 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.175     6.964    MAC_GEN[2].MAC_INST/Out_result_OBUF[1]_inst_i_2_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.088 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.658    10.746    Out_result_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    14.281 r  Out_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.281    Out_result[1]
    K15                                                               r  Out_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.601ns  (logic 5.296ns (38.939%)  route 8.305ns (61.061%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          3.955     5.453    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X38Y45         LUT4 (Prop_lut4_I1_O)        0.124     5.577 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.951     6.527    MAC_GEN[2].MAC_INST/Out_result_OBUF[3]_inst_i_2_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.651 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.399    10.050    Out_result_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    13.601 r  Out_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.601    Out_result[3]
    N14                                                               r  Out_result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.325ns  (logic 5.297ns (39.755%)  route 8.027ns (60.245%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          3.818     5.316    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.440 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           1.508     6.948    MAC_GEN[2].MAC_INST/Out_result_OBUF[5]_inst_i_2_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.072 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.700     9.773    Out_result_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    13.325 r  Out_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.325    Out_result[5]
    V17                                                               r  Out_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.321ns  (logic 5.300ns (39.789%)  route 8.021ns (60.211%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          3.928     5.425    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X38Y48         LUT4 (Prop_lut4_I1_O)        0.124     5.549 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           1.328     6.878    MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.002 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.765     9.766    Out_result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    13.321 r  Out_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.321    Out_result[6]
    U17                                                               r  Out_result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.009ns  (logic 5.300ns (40.738%)  route 7.709ns (59.262%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          3.939     5.436    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X38Y48         LUT4 (Prop_lut4_I1_O)        0.124     5.560 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[9]_inst_i_2/O
                         net (fo=1, routed)           0.829     6.389    MAC_GEN[2].MAC_INST/Out_result_OBUF[9]_inst_i_2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.513 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.941     9.455    Out_result_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554    13.009 r  Out_result_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.009    Out_result[9]
    T15                                                               r  Out_result[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.005ns  (logic 5.316ns (40.874%)  route 7.689ns (59.126%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          3.906     5.403    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X36Y45         LUT4 (Prop_lut4_I1_O)        0.124     5.527 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_3/O
                         net (fo=1, routed)           1.086     6.613    MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_3_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.737 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.698     9.435    Out_result_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    13.005 r  Out_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.005    Out_result[14]
    V12                                                               r  Out_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.956ns  (logic 5.277ns (40.728%)  route 7.679ns (59.272%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          3.480     4.978    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.102 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           1.083     6.185    MAC_GEN[2].MAC_INST/Out_result_OBUF[11]_inst_i_2_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.309 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.116     9.425    Out_result_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.531    12.956 r  Out_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.956    Out_result[11]
    T16                                                               r  Out_result[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            Out_result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.164ns  (logic 1.576ns (49.821%)  route 1.588ns (50.179%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 f  switches_IBUF[3]_inst/O
                         net (fo=17, routed)          0.893     1.155    MAC_GEN[0].MAC_INST/switches_IBUF[3]
    SLICE_X13Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.200 r  MAC_GEN[0].MAC_INST/Out_result_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.695     1.894    Out_result_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.164 r  Out_result_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.164    Out_result[15]
    V11                                                               r  Out_result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Out_result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.269ns  (logic 1.543ns (47.202%)  route 1.726ns (52.798%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switches_IBUF[0]_inst/O
                         net (fo=17, routed)          1.041     1.286    MAC_GEN[2].MAC_INST/switches_IBUF[0]
    SLICE_X17Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.331 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.685     2.016    Out_result_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.269 r  Out_result_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.269    Out_result[10]
    U14                                                               r  Out_result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            Out_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.400ns  (logic 1.560ns (45.887%)  route 1.840ns (54.113%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  switches_IBUF[1]_inst/O
                         net (fo=17, routed)          1.102     1.362    MAC_GEN[2].MAC_INST/switches_IBUF[1]
    SLICE_X17Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.407 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.738     2.145    Out_result_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.400 r  Out_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.400    Out_result[13]
    V14                                                               r  Out_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            Out_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.442ns  (logic 1.558ns (45.261%)  route 1.884ns (54.739%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  switches_IBUF[1]_inst/O
                         net (fo=17, routed)          1.075     1.335    MAC_GEN[2].MAC_INST/switches_IBUF[1]
    SLICE_X15Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.380 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.809     2.189    Out_result_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.442 r  Out_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.442    Out_result[5]
    V17                                                               r  Out_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Out_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.470ns  (logic 1.561ns (44.984%)  route 1.909ns (55.016%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switches_IBUF[0]_inst/O
                         net (fo=17, routed)          1.095     1.340    MAC_GEN[2].MAC_INST/switches_IBUF[0]
    SLICE_X17Y45         LUT6 (Prop_lut6_I5_O)        0.045     1.385 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.814     2.199    Out_result_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.470 r  Out_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.470    Out_result[14]
    V12                                                               r  Out_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Out_result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.540ns  (logic 1.538ns (43.458%)  route 2.001ns (56.542%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switches_IBUF[0]_inst/O
                         net (fo=17, routed)          1.104     1.349    MAC_GEN[2].MAC_INST/switches_IBUF[0]
    SLICE_X18Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.394 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.898     2.292    Out_result_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.540 r  Out_result_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.540    Out_result[8]
    V16                                                               r  Out_result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Out_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.612ns  (logic 1.542ns (42.704%)  route 2.069ns (57.296%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switches_IBUF[0]_inst/O
                         net (fo=17, routed)          1.192     1.437    MAC_GEN[2].MAC_INST/switches_IBUF[0]
    SLICE_X17Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.482 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.877     2.360    Out_result_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.612 r  Out_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.612    Out_result[12]
    V15                                                               r  Out_result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            Out_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.640ns  (logic 1.537ns (42.240%)  route 2.102ns (57.760%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  switches_IBUF[1]_inst/O
                         net (fo=17, routed)          1.099     1.359    MAC_GEN[2].MAC_INST/switches_IBUF[1]
    SLICE_X17Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.404 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.004     2.408    Out_result_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.640 r  Out_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.640    Out_result[11]
    T16                                                               r  Out_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Out_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.645ns  (logic 1.546ns (42.410%)  route 2.099ns (57.590%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switches_IBUF[0]_inst/O
                         net (fo=17, routed)          1.255     1.500    MAC_GEN[2].MAC_INST/switches_IBUF[0]
    SLICE_X18Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.545 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.845     2.389    Out_result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.645 r  Out_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.645    Out_result[7]
    U16                                                               r  Out_result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Out_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.715ns  (logic 1.546ns (41.602%)  route 2.170ns (58.398%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switches_IBUF[0]_inst/O
                         net (fo=17, routed)          1.324     1.569    MAC_GEN[2].MAC_INST/switches_IBUF[0]
    SLICE_X18Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.614 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.846     2.460    Out_result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.715 r  Out_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.715    Out_result[6]
    U17                                                               r  Out_result[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MAC_GEN[2].MAC_INST/reg_acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            Out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.426ns  (logic 4.224ns (40.519%)  route 6.201ns (59.481%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.812     5.415    MAC_GEN[2].MAC_INST/clk_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  MAC_GEN[2].MAC_INST/reg_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  MAC_GEN[2].MAC_INST/reg_acc_reg[0]/Q
                         net (fo=2, routed)           0.859     6.730    MAC_GEN[2].MAC_INST/reg_acc_reg_n_0_[0]
    SLICE_X38Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.854 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.954     7.808    MAC_GEN[2].MAC_INST/Out_result_OBUF[0]_inst_i_2_n_0
    SLICE_X16Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.932 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.389    12.320    Out_result_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    15.840 r  Out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.840    Out_result[0]
    H17                                                               r  Out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[2].MAC_INST/reg_acc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            Out_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.237ns  (logic 4.319ns (42.185%)  route 5.919ns (57.815%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.812     5.415    MAC_GEN[2].MAC_INST/clk_IBUF_BUFG
    SLICE_X38Y44         FDCE                                         r  MAC_GEN[2].MAC_INST/reg_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  MAC_GEN[2].MAC_INST/reg_acc_reg[2]/Q
                         net (fo=2, routed)           0.826     6.758    MAC_GEN[2].MAC_INST/reg_acc_reg_n_0_[2]
    SLICE_X38Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.882 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.325     8.207    MAC_GEN[2].MAC_INST/Out_result_OBUF[2]_inst_i_2_n_0
    SLICE_X18Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.331 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.768    12.099    Out_result_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    15.652 r  Out_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.652    Out_result[2]
    J13                                                               r  Out_result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[2].MAC_INST/reg_acc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            Out_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.125ns  (logic 4.455ns (43.999%)  route 5.670ns (56.001%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.812     5.415    MAC_GEN[2].MAC_INST/clk_IBUF_BUFG
    SLICE_X38Y44         FDCE                                         r  MAC_GEN[2].MAC_INST/reg_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.478     5.893 r  MAC_GEN[2].MAC_INST/reg_acc_reg[4]/Q
                         net (fo=2, routed)           0.751     6.644    MAC_GEN[2].MAC_INST/reg_acc_reg_n_0_[4]
    SLICE_X38Y46         LUT4 (Prop_lut4_I0_O)        0.301     6.945 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           1.336     8.281    MAC_GEN[2].MAC_INST/Out_result_OBUF[4]_inst_i_2_n_0
    SLICE_X18Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.405 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.583    11.988    Out_result_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    15.539 r  Out_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.539    Out_result[4]
    R18                                                               r  Out_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[3].MAC_INST/reg_acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            Out_result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.739ns  (logic 4.301ns (44.164%)  route 5.438ns (55.836%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.812     5.415    MAC_GEN[3].MAC_INST/clk_IBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  MAC_GEN[3].MAC_INST/reg_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  MAC_GEN[3].MAC_INST/reg_acc_reg[1]/Q
                         net (fo=2, routed)           0.605     6.538    MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_1_0[1]
    SLICE_X38Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.662 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.175     7.837    MAC_GEN[2].MAC_INST/Out_result_OBUF[1]_inst_i_2_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.961 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.658    11.619    Out_result_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    15.154 r  Out_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.154    Out_result[1]
    K15                                                               r  Out_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[2].MAC_INST/reg_acc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            Out_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.649ns  (logic 4.450ns (46.116%)  route 5.199ns (53.884%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.812     5.415    MAC_GEN[2].MAC_INST/clk_IBUF_BUFG
    SLICE_X38Y44         FDCE                                         r  MAC_GEN[2].MAC_INST/reg_acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.478     5.893 r  MAC_GEN[2].MAC_INST/reg_acc_reg[5]/Q
                         net (fo=2, routed)           0.990     6.883    MAC_GEN[2].MAC_INST/reg_acc_reg_n_0_[5]
    SLICE_X38Y46         LUT4 (Prop_lut4_I0_O)        0.296     7.179 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           1.508     8.688    MAC_GEN[2].MAC_INST/Out_result_OBUF[5]_inst_i_2_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.812 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.700    11.512    Out_result_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    15.064 r  Out_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.064    Out_result[5]
    V17                                                               r  Out_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[2].MAC_INST/reg_acc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            Out_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.522ns  (logic 4.259ns (44.726%)  route 5.263ns (55.274%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.812     5.415    MAC_GEN[2].MAC_INST/clk_IBUF_BUFG
    SLICE_X39Y44         FDCE                                         r  MAC_GEN[2].MAC_INST/reg_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  MAC_GEN[2].MAC_INST/reg_acc_reg[6]/Q
                         net (fo=2, routed)           1.170     7.041    MAC_GEN[2].MAC_INST/reg_acc_reg_n_0_[6]
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.124     7.165 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           1.328     8.494    MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I1_O)        0.124     8.618 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.765    11.382    Out_result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    14.937 r  Out_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.937    Out_result[6]
    U17                                                               r  Out_result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[2].MAC_INST/reg_acc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            Out_result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.475ns  (logic 4.448ns (46.939%)  route 5.028ns (53.061%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.812     5.415    MAC_GEN[2].MAC_INST/clk_IBUF_BUFG
    SLICE_X38Y44         FDCE                                         r  MAC_GEN[2].MAC_INST/reg_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.478     5.893 r  MAC_GEN[2].MAC_INST/reg_acc_reg[3]/Q
                         net (fo=2, routed)           0.678     6.571    MAC_GEN[2].MAC_INST/reg_acc_reg_n_0_[3]
    SLICE_X38Y45         LUT4 (Prop_lut4_I0_O)        0.295     6.866 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.951     7.817    MAC_GEN[2].MAC_INST/Out_result_OBUF[3]_inst_i_2_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.941 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.399    11.339    Out_result_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    14.890 r  Out_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.890    Out_result[3]
    N14                                                               r  Out_result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[3].MAC_INST/reg_acc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            Out_result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.288ns  (logic 4.314ns (46.443%)  route 4.974ns (53.557%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.813     5.416    MAC_GEN[3].MAC_INST/clk_IBUF_BUFG
    SLICE_X38Y47         FDCE                                         r  MAC_GEN[3].MAC_INST/reg_acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.518     5.934 r  MAC_GEN[3].MAC_INST/reg_acc_reg[8]/Q
                         net (fo=2, routed)           0.975     6.908    MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_1_0[8]
    SLICE_X35Y46         LUT4 (Prop_lut4_I2_O)        0.124     7.032 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           1.094     8.126    MAC_GEN[2].MAC_INST/Out_result_OBUF[8]_inst_i_2_n_0
    SLICE_X18Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.250 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.906    11.156    Out_result_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548    14.704 r  Out_result_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.704    Out_result[8]
    V16                                                               r  Out_result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stops_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            Out_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.117ns  (logic 4.297ns (47.136%)  route 4.820ns (52.864%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.818     5.421    clk_IBUF_BUFG
    SLICE_X14Y39         FDCE                                         r  stops_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDCE (Prop_fdce_C_Q)         0.518     5.939 r  stops_reg[3]/Q
                         net (fo=3, routed)           0.627     6.566    stops_reg_n_0_[3]
    SLICE_X15Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.690 r  Out_result_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.076     7.767    MAC_GEN[2].MAC_INST/Out_result[0]
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.891 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.116    11.006    Out_result_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.531    14.538 r  Out_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.538    Out_result[11]
    T16                                                               r  Out_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stops_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            Out_result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.081ns  (logic 4.320ns (47.575%)  route 4.761ns (52.425%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.818     5.421    clk_IBUF_BUFG
    SLICE_X14Y39         FDCE                                         r  stops_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDCE (Prop_fdce_C_Q)         0.518     5.939 r  stops_reg[3]/Q
                         net (fo=3, routed)           0.627     6.566    stops_reg_n_0_[3]
    SLICE_X15Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.690 r  Out_result_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.192     7.882    MAC_GEN[2].MAC_INST/Out_result[0]
    SLICE_X18Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.006 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.941    10.947    Out_result_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554    14.502 r  Out_result_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.502    Out_result[9]
    T15                                                               r  Out_result[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            Out_result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.455ns (62.222%)  route 0.884ns (37.778%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.641     1.561    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X15Y46         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDCE (Prop_fdce_C_Q)         0.141     1.702 r  MAC_GEN[0].MAC_INST/reg_acc_reg[15]/Q
                         net (fo=2, routed)           0.189     1.891    MAC_GEN[0].MAC_INST/reg_acc_reg_n_0_[15]
    SLICE_X13Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.936 r  MAC_GEN[0].MAC_INST/Out_result_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.695     2.631    Out_result_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.900 r  Out_result_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.900    Out_result[15]
    V11                                                               r  Out_result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            Out_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.383ns  (logic 1.441ns (60.448%)  route 0.943ns (39.552%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.640     1.560    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X17Y46         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDCE (Prop_fdce_C_Q)         0.141     1.701 r  MAC_GEN[0].MAC_INST/reg_acc_reg[13]/Q
                         net (fo=2, routed)           0.205     1.906    MAC_GEN[2].MAC_INST/Out_result[14][13]
    SLICE_X17Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.951 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.738     2.689    Out_result_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.943 r  Out_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.943    Out_result[13]
    V14                                                               r  Out_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[1].MAC_INST/reg_acc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            Out_result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.463ns  (logic 1.439ns (58.436%)  route 1.024ns (41.564%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.638     1.558    MAC_GEN[1].MAC_INST/clk_IBUF_BUFG
    SLICE_X29Y44         FDCE                                         r  MAC_GEN[1].MAC_INST/reg_acc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  MAC_GEN[1].MAC_INST/reg_acc_reg[10]/Q
                         net (fo=2, routed)           0.339     2.038    MAC_GEN[2].MAC_INST/Q[10]
    SLICE_X17Y46         LUT6 (Prop_lut6_I2_O)        0.045     2.083 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.685     2.768    Out_result_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     4.021 r  Out_result_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.021    Out_result[10]
    U14                                                               r  Out_result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            Out_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.473ns  (logic 1.442ns (58.289%)  route 1.032ns (41.711%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.641     1.561    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X18Y48         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDCE (Prop_fdce_C_Q)         0.141     1.702 r  MAC_GEN[0].MAC_INST/reg_acc_reg[6]/Q
                         net (fo=2, routed)           0.186     1.888    MAC_GEN[2].MAC_INST/Out_result[14][6]
    SLICE_X18Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.933 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.846     2.779    Out_result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     4.034 r  Out_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.034    Out_result[6]
    U17                                                               r  Out_result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            Out_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.475ns  (logic 1.438ns (58.129%)  route 1.036ns (41.871%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.641     1.561    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X15Y46         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDCE (Prop_fdce_C_Q)         0.141     1.702 r  MAC_GEN[0].MAC_INST/reg_acc_reg[5]/Q
                         net (fo=2, routed)           0.227     1.929    MAC_GEN[2].MAC_INST/Out_result[14][5]
    SLICE_X15Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.974 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.809     2.783    Out_result_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     4.036 r  Out_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.036    Out_result[5]
    V17                                                               r  Out_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            Out_result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.500ns  (logic 1.434ns (57.373%)  route 1.066ns (42.627%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.640     1.560    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X18Y46         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDCE (Prop_fdce_C_Q)         0.141     1.701 r  MAC_GEN[0].MAC_INST/reg_acc_reg[8]/Q
                         net (fo=2, routed)           0.168     1.869    MAC_GEN[2].MAC_INST/Out_result[14][8]
    SLICE_X18Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.914 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.898     2.812    Out_result_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     4.060 r  Out_result_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.060    Out_result[8]
    V16                                                               r  Out_result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            Out_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.523ns  (logic 1.442ns (57.140%)  route 1.082ns (42.860%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.641     1.561    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X18Y48         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDCE (Prop_fdce_C_Q)         0.141     1.702 r  MAC_GEN[0].MAC_INST/reg_acc_reg[7]/Q
                         net (fo=2, routed)           0.237     1.939    MAC_GEN[2].MAC_INST/Out_result[14][7]
    SLICE_X18Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.984 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.845     2.828    Out_result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     4.084 r  Out_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.084    Out_result[7]
    U16                                                               r  Out_result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[1].MAC_INST/reg_acc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            Out_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.549ns  (logic 1.457ns (57.150%)  route 1.092ns (42.850%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.638     1.558    MAC_GEN[1].MAC_INST/clk_IBUF_BUFG
    SLICE_X29Y44         FDCE                                         r  MAC_GEN[1].MAC_INST/reg_acc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  MAC_GEN[1].MAC_INST/reg_acc_reg[14]/Q
                         net (fo=2, routed)           0.279     1.978    MAC_GEN[2].MAC_INST/Q[14]
    SLICE_X17Y45         LUT6 (Prop_lut6_I2_O)        0.045     2.023 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.814     2.836    Out_result_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     4.107 r  Out_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.107    Out_result[14]
    V12                                                               r  Out_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            Out_result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.596ns  (logic 1.441ns (55.507%)  route 1.155ns (44.493%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.641     1.561    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X18Y48         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDCE (Prop_fdce_C_Q)         0.141     1.702 r  MAC_GEN[0].MAC_INST/reg_acc_reg[9]/Q
                         net (fo=2, routed)           0.243     1.944    MAC_GEN[2].MAC_INST/Out_result[14][9]
    SLICE_X18Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.989 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.912     2.902    Out_result_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     4.157 r  Out_result_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.157    Out_result[9]
    T15                                                               r  Out_result[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[1].MAC_INST/reg_acc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            Out_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.651ns  (logic 1.438ns (54.260%)  route 1.213ns (45.740%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.638     1.558    MAC_GEN[1].MAC_INST/clk_IBUF_BUFG
    SLICE_X27Y42         FDCE                                         r  MAC_GEN[1].MAC_INST/reg_acc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  MAC_GEN[1].MAC_INST/reg_acc_reg[12]/Q
                         net (fo=2, routed)           0.335     2.034    MAC_GEN[2].MAC_INST/Q[12]
    SLICE_X17Y47         LUT6 (Prop_lut6_I2_O)        0.045     2.079 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.877     2.956    Out_result_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     4.209 r  Out_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.209    Out_result[12]
    V15                                                               r  Out_result[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1544 Endpoints
Min Delay          1544 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_common_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.664ns  (logic 1.604ns (11.735%)  route 12.061ns (88.265%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1457, routed)       11.363    12.843    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X41Y51         LUT2 (Prop_lut2_I1_O)        0.124    12.967 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_1[4]_i_1__2/O
                         net (fo=5, routed)           0.698    13.664    MAC_GEN[3].MAC_INST/add_inst/exp_common_10
    SLICE_X39Y49         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.684     5.106    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_1_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_common_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.664ns  (logic 1.604ns (11.735%)  route 12.061ns (88.265%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1457, routed)       11.363    12.843    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X41Y51         LUT2 (Prop_lut2_I1_O)        0.124    12.967 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_1[4]_i_1__2/O
                         net (fo=5, routed)           0.698    13.664    MAC_GEN[3].MAC_INST/add_inst/exp_common_10
    SLICE_X39Y49         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.684     5.106    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_1_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_common_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.569ns  (logic 1.604ns (11.818%)  route 11.966ns (88.182%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1457, routed)       11.363    12.843    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X41Y51         LUT2 (Prop_lut2_I1_O)        0.124    12.967 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_1[4]_i_1__2/O
                         net (fo=5, routed)           0.603    13.569    MAC_GEN[3].MAC_INST/add_inst/exp_common_10
    SLICE_X41Y51         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.519     4.942    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_1_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_common_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.569ns  (logic 1.604ns (11.818%)  route 11.966ns (88.182%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1457, routed)       11.363    12.843    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X41Y51         LUT2 (Prop_lut2_I1_O)        0.124    12.967 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_1[4]_i_1__2/O
                         net (fo=5, routed)           0.603    13.569    MAC_GEN[3].MAC_INST/add_inst/exp_common_10
    SLICE_X41Y51         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.519     4.942    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_1_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_common_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.569ns  (logic 1.604ns (11.818%)  route 11.966ns (88.182%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1457, routed)       11.363    12.843    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X41Y51         LUT2 (Prop_lut2_I1_O)        0.124    12.967 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_1[4]_i_1__2/O
                         net (fo=5, routed)           0.603    13.569    MAC_GEN[3].MAC_INST/add_inst/exp_common_10
    SLICE_X41Y51         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.519     4.942    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_1_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.282ns  (logic 1.852ns (13.941%)  route 11.430ns (86.059%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        5.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1457, routed)        9.751    11.231    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X45Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.355 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2/O
                         net (fo=3, routed)           0.981    12.335    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I1_O)        0.124    12.459 f  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2/O
                         net (fo=1, routed)           0.162    12.621    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.124    12.745 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2/O
                         net (fo=5, routed)           0.536    13.282    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2_n_0
    SLICE_X44Y49         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.681     5.103    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.282ns  (logic 1.852ns (13.941%)  route 11.430ns (86.059%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        5.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1457, routed)        9.751    11.231    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X45Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.355 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2/O
                         net (fo=3, routed)           0.981    12.335    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I1_O)        0.124    12.459 f  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2/O
                         net (fo=1, routed)           0.162    12.621    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.124    12.745 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2/O
                         net (fo=5, routed)           0.536    13.282    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2_n_0
    SLICE_X44Y49         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.681     5.103    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.277ns  (logic 1.852ns (13.946%)  route 11.426ns (86.054%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        5.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1457, routed)        9.751    11.231    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X45Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.355 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2/O
                         net (fo=3, routed)           0.981    12.335    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I1_O)        0.124    12.459 f  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2/O
                         net (fo=1, routed)           0.162    12.621    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.124    12.745 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2/O
                         net (fo=5, routed)           0.532    13.277    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2_n_0
    SLICE_X45Y49         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.681     5.103    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.277ns  (logic 1.852ns (13.946%)  route 11.426ns (86.054%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        5.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1457, routed)        9.751    11.231    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X45Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.355 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2/O
                         net (fo=3, routed)           0.981    12.335    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I1_O)        0.124    12.459 f  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2/O
                         net (fo=1, routed)           0.162    12.621    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.124    12.745 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2/O
                         net (fo=5, routed)           0.532    13.277    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2_n_0
    SLICE_X45Y49         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.681     5.103    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.277ns  (logic 1.852ns (13.946%)  route 11.426ns (86.054%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        5.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1457, routed)        9.751    11.231    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X45Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.355 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2/O
                         net (fo=3, routed)           0.981    12.335    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I1_O)        0.124    12.459 f  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2/O
                         net (fo=1, routed)           0.162    12.621    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.124    12.745 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2/O
                         net (fo=5, routed)           0.532    13.277    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2_n_0
    SLICE_X45Y49         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        1.681     5.103    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[35]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.247ns (18.593%)  route 1.083ns (81.407%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1457, routed)        1.083     1.331    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X3Y52          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.878     2.043    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[35]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.247ns (18.593%)  route 1.083ns (81.407%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1457, routed)        1.083     1.331    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X2Y52          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.878     2.043    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X2Y52          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[33]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.247ns (18.593%)  route 1.083ns (81.407%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1457, routed)        1.083     1.331    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X2Y52          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.878     2.043    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X2Y52          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[33]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[37]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.247ns (18.593%)  route 1.083ns (81.407%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1457, routed)        1.083     1.331    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X2Y52          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.878     2.043    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X2Y52          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[37]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.247ns (18.557%)  route 1.086ns (81.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1457, routed)        1.086     1.333    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X5Y53          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.874     2.039    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y53          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.247ns (18.557%)  route 1.086ns (81.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1457, routed)        1.086     1.333    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X5Y53          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.874     2.039    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y53          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.247ns (18.557%)  route 1.086ns (81.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1457, routed)        1.086     1.333    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X5Y53          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.874     2.039    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y53          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.247ns (18.557%)  route 1.086ns (81.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1457, routed)        1.086     1.333    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X5Y53          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.874     2.039    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y53          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[34]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.247ns (18.497%)  route 1.090ns (81.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1457, routed)        1.090     1.338    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X4Y53          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.874     2.039    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y53          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[34]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.247ns (18.497%)  route 1.090ns (81.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1457, routed)        1.090     1.338    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X4Y53          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1521, routed)        0.874     2.039    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y53          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[24]/C





