0.6
2018.3
Dec  7 2018
00:33:28
C:/Archlabs/lab06/lab06.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sim_1/new/top_tb.v,1650932155,verilog,,,,top_tb,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/ALU.v,1650946590,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/ALUCtr.v,,ALU,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/ALUCtr.v,1650935453,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/Ctr.v,,ALUCtr,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/Ctr.v,1650934808,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/new/EXMA_REG.v,,Ctr,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/Registers.v,1650975060,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/Top.v,,Registers,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/data_Memory.v,1650763266,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/signext.v,,dataMemory,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/signext.v,1650009803,verilog,,C:/Archlabs/lab06/lab06.srcs/sim_1/new/top_tb.v,,signext,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/InstMemory.v,1650767492,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/new/Jump_Ctr.v,,InstMemory,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/MUX.v,1650763611,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/REGMUX.v,,Mux,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/REGMUX.v,1650010751,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/Registers.v,,RegMux,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/Top.v,1650976945,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/data_Memory.v,,Top,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/new/EXMA_REG.v,1650938625,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/new/Forward.v,,EXMA_REG,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/new/Forward.v,1650946774,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/new/IDEX_REG.v,,Forward,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/new/IDEX_REG.v,1650938612,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/new/IFID_REG.v,,IDEX_REG,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/new/IFID_REG.v,1650938614,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/InstMemory.v,,IFID_REG,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/new/Jump_Ctr.v,1650946803,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/new/MAWB_REG.v,,Jump_Ctr,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/new/MAWB_REG.v,1650938611,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/MUX.v,,MAWB_REG,,,,,,,,
