(window.webpackJsonp=window.webpackJsonp||[]).push([[6],{377:function(t,r,a){"use strict";a.r(r);var s=a(2),e=Object(s.a)({},(function(){var t=this,r=t._self._c;return r("ContentSlotsDistributor",{attrs:{"slot-key":t.$parent.slotKey}},[r("h1",{attrs:{id:"博客笔记"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#博客笔记"}},[t._v("#")]),t._v(" 博客笔记")]),t._v(" "),r("h2",{attrs:{id:"computing-foundations-for-ic"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#computing-foundations-for-ic"}},[t._v("#")]),t._v(" Computing Foundations for IC")]),t._v(" "),r("ul",[r("li",[r("RouterLink",{attrs:{to:"/pages/C_01/"}},[t._v("01.C语言的编译过程")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/C_02/"}},[t._v("02.C语言的结构体和共用体")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/C_03/"}},[t._v("03.C语言动态内存管理")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/C_04/"}},[t._v("04.C语言文件操作")])],1)]),t._v(" "),r("hr"),t._v(" "),r("h2",{attrs:{id:"verilog-hdl"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#verilog-hdl"}},[t._v("#")]),t._v(" Verilog HDL")]),t._v(" "),r("ul",[r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_01/"}},[t._v("01.Verilog HDL 时序电路的基本元件设计")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_02/"}},[t._v("02.Verilog HDL有限状态机（FSM）设计基础")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_03/"}},[t._v("03.testBench的编写规范")])],1)]),t._v(" "),r("hr"),t._v(" "),r("h2",{attrs:{id:"neural-networks"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#neural-networks"}},[t._v("#")]),t._v(" Neural Networks")]),t._v(" "),r("ul",[r("li",[r("RouterLink",{attrs:{to:"/pages/NN_01/"}},[t._v("NN 01.线性回归")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/NN_02/"}},[t._v("NN 02.多层感知机")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/NN_03/"}},[t._v("NN 03.卷积神经网络")])],1)]),t._v(" "),r("hr"),t._v(" "),r("p",[r("strong",[r("a",{attrs:{href:"/message-board"}},[t._v("留言板")])])])])}),[],!1,null,null,null);r.default=e.exports}}]);