[{"judul":"to study and verify the truth table of logic gates   u2013 ahirlabs","link":"http:\/\/www.ahirlabs.com\/wp-content\/uploads\/2017\/05\/AND_NAND.png","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.bbPyg1BbKdz0vvVpTsHAQwHaHj&pid=Api&P=0&w=300&h=300"},{"judul":"how are the normal gates in electronics obtained from the","link":"https:\/\/qph.fs.quoracdn.net\/main-qimg-4c5cdee4a58b25cb15b06fa283c2ceb2","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.TFze5KWLJcsVsG-ig8LOsgAAAA&pid=Api&P=0&w=300&h=300"},{"judul":"half adder circuit  theory and working  truth table","link":"http:\/\/www.circuitstoday.com\/wp-content\/uploads\/2012\/03\/half-adder-using-NAND-gate.png","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.23jTvawCq5-ykI0g46miEgHaDV&pid=Api&P=0&w=300&h=300"},{"judul":"basic nand gate sr latch circuit","link":"http:\/\/www.bristolwatch.com\/ele3\/images\/nand1.jpg","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.PVdlv8wgu_ckiAAy90hOagHaHa&pid=Api&P=0&w=300&h=300"},{"judul":"3","link":"https:\/\/i.pinimg.com\/736x\/70\/11\/a7\/7011a787df698779464c8a8874c581f5--gates-truths.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.j0Tw9zHan3Xqw2BOcbZyTQHaDl&pid=Api&P=0&w=300&h=300"},{"judul":"sr latch nand truth table","link":"https:\/\/i.ytimg.com\/vi\/-aQH0ybMd3U\/maxresdefault.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.CEnoKiymZzZHc9whlMHGiQHaEK&pid=Api&P=0&w=300&h=300"},{"judul":"combinational logic","link":"https:\/\/computationstructures.org\/notes\/images\/universal-nand-nor.png","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.fXXKVIEWsbn1F57icJtk0AHaDt&pid=Api&P=0&w=300&h=300"},{"judul":"representation of and gate and its truth table  u0026 logic gate","link":"http:\/\/blog.oureducation.in\/wp-content\/uploads\/2013\/05\/2-Input-AND-Gate-Truth-Table.jpg","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.czVzjSi3MOXKSfopThdOlwHaD6&pid=Api&P=0&w=300&h=300"},{"judul":"flip flop","link":"http:\/\/image.slidesharecdn.com\/flipflop-151009111048-lva1-app6892\/95\/flip-flop-16-638.jpg?cb=1444389133","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.4r-KXtkL4ngz9GgBxGHtCQHaFj&pid=Api&P=0&w=300&h=300"},{"judul":"d flip","link":"https:\/\/circuitdigest.com\/sites\/default\/files\/inlineimages\/D-flip-flop-circuit-representation-with-NAND-gates.png","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.nMokk7bzqXlA9m1XPHpezwHaD9&pid=Api&P=0&w=300&h=300"},{"judul":"logic gates truth tables","link":"https:\/\/cdn-images-1.medium.com\/max\/1200\/1*zq3cbyx-xd_SRq8EwzER0w.jpeg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.4JomFrSIYLoTs_8x4ZqGNAHaDg&pid=Api&P=0&w=300&h=300"},{"judul":"nand gate - truth table","link":"https:\/\/electronicsarea.com\/wp-content\/uploads\/two-three-input-NAND-truth-table.gif","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.rxeNR5aCc4GeOg1selYtBQHaDe&pid=Api&P=0&w=300&h=300"},{"judul":"basic logic gates using nand gate","link":"https:\/\/www.electronicshub.org\/wp-content\/uploads\/2014\/01\/Circuit-Diagram-of-AND-Gate-using-NAND-Gate.jpg","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.XaKE1vVDizh9ZVA-scw2qQHaDZ&pid=Api&P=0&w=300&h=300"},{"judul":"nand gate sr latch truth table","link":"http:\/\/hyperphysics.phy-astr.gsu.edu\/hbase\/Electronic\/ietron\/nandlatch.png","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.cHb_pW63efRGtqTYWZHSKAHaDX&pid=Api&P=0&w=300&h=300"},{"judul":"full subtractor truth table and boolean expression","link":"https:\/\/www.elprocus.com\/wp-content\/uploads\/Full-Subtractor.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.HJQGLJ-bzpk0RS0eHMPArwHaEN&pid=Api&P=0&w=300&h=300"},{"judul":"basic nand gate sr latch circuit","link":"http:\/\/www.bristolblog.com\/ele\/images\/7400.jpg","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.Vd63KRwy4LNkDemty9wbrgHaHa&pid=Api&P=0&w=300&h=300"},{"judul":"boolean logic and digital circuits","link":"http:\/\/www.mpoweruk.com\/images\/Half%20Adder.gif","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.BfZ-UiSXBOos3LI00r9eeQHaDO&pid=Api&P=0&w=300&h=300"},{"judul":"half adder circuit  theory and working  truth table","link":"http:\/\/www.circuitstoday.com\/wp-content\/uploads\/2012\/03\/half-adder-truth-table-schematic-realization.png","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.E5s_TahZhlApGXfbuJeF7gHaCs&pid=Api&P=0&w=300&h=300"},{"judul":"how to design a circuit from nand","link":"http:\/\/www.lamja.com\/wp-content\/uploads\/2010\/08\/NAND_LL1c.png","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.bfBqpSe8vjmiBCBXPk6xDAHaDK&pid=Api&P=0&w=300&h=300"},{"judul":"schoolphysics   welcome","link":"http:\/\/www.schoolphysics.co.uk\/age14-16\/Electronics\/text\/Logic_gates\/images\/1.png","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.Rn6uWag1rT6S0gehBrCvWgHaEm&pid=Api&P=0&w=300&h=300"},{"judul":"what is half subtractor","link":"https:\/\/electronicscoach.com\/wp-content\/uploads\/2018\/04\/HS-using-NAND-gate.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.FFpgefTR9ljIriCS6R2X_wHaDI&pid=Api&P=0&w=300&h=300"},{"judul":"1 3 1 logic gates","link":"https:\/\/2.bp.blogspot.com\/-rvLMbAdOrao\/WOu579v-axI\/AAAAAAAAAJM\/BXjx4L75Nn4byDoaDOg9KufCnfUIWpAywCLcB\/s640\/Screen%2BShot%2B2017-04-11%2Bat%2B00.58.57.png","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.wj-ESTAsXJuMYlXJfJzk3gHaIS&pid=Api&P=0&w=300&h=300"},{"judul":"digital electronics","link":"http:\/\/www.circuitstoday.com\/wp-content\/uploads\/2010\/04\/3-Input-NOR-Gate-Truth-Table.jpg","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP._2n5blk194zV15DlO2feOwHaFP&pid=Api&P=0&w=300&h=300"},{"judul":"basic flip flop circuit diagram and explanation","link":"https:\/\/img.bhs4.com\/B1\/6\/B16AC8D7861D60CE318584AF163F67F5BE127D4C_large.jpg","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.l3RNoGxV09She9KEmY38GwHaHa&pid=Api&P=0&w=300&h=300"},{"judul":"sr latch truth table using nand gate","link":"https:\/\/image.slidesharecdn.com\/digitale-chap4-140729191437-phpapp01\/95\/digital-e-chap-4-13-638.jpg?cb=1406661523","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.JET3RHewNFgZqDW2xJ0SCAHaFj&pid=Api&P=0&w=300&h=300"},{"judul":"circuit diagram of full adder using nand gate","link":"https:\/\/i.ytimg.com\/vi\/S91WnV2wCbA\/maxresdefault.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.yvf9X1hvhNXzzkxM_dkU7QHaEK&pid=Api&P=0&w=300&h=300"},{"judul":"logic diagram for full subtractor","link":"https:\/\/qph.fs.quoracdn.net\/main-qimg-605d8fc640f38d89409d37511208390d","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.YF2PxkDzjYlAnTdREgg5DQHaC5&pid=Api&P=0&w=300&h=300"},{"judul":"system programming and digitan design  multilevel nand","link":"https:\/\/4.bp.blogspot.com\/-VImvPFN7Ano\/URNy9ZoZfBI\/AAAAAAAAAHY\/3ynDxyIRBAg\/s1600\/Capture.PNG","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.X-YeklKsHzxzwpWgl4BHtgHaIh&pid=Api&P=0&w=300&h=300"},{"judul":"half adder and full adder circuits using nand gates","link":"https:\/\/www.electronicshub.org\/wp-content\/uploads\/2014\/08\/Half-Adder-Logic-Diagram.jpg","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.ELLwPrEHBOUKDP6vMtmXtQHaFL&pid=Api&P=0&w=300&h=300"},{"judul":"question  1 design a full adder circuit using only","link":"https:\/\/media.cheggcdn.com\/study\/f0d\/f0d9958e-bcd4-4067-a76e-c9681bde3925\/image","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.Kuw5sDmf0nbLc0g9JMs5jgHaD1&pid=Api&P=0&w=300&h=300"},{"judul":"does the accuracy of digital output depend on the number","link":"https:\/\/qph.fs.quoracdn.net\/main-qimg-d522d89d1228126200fbde52b96532b7","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.1SLYnRIoEmIA-95SuWUytwHaEg&pid=Api&P=0&w=300&h=300"},{"judul":"digital logic","link":"https:\/\/i.stack.imgur.com\/S5EKQ.png","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.dCu3bKf8akY0BClbYrGzOgHaER&pid=Api&P=0&w=300&h=300"},{"judul":"circuit designing  u0026 firmware development  digital logic","link":"http:\/\/4.bp.blogspot.com\/-XS8CqavvuDY\/UFGSdcBByuI\/AAAAAAAAA30\/QFFqn-kcnis\/s1600\/5.gif","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.JbpgdQMECcYoy4evpUxIKgHaCm&pid=Api&P=0&w=300&h=300"},{"judul":"truth tables","link":"https:\/\/reviseomatic.org\/help\/e-logic\/9%20Detector.gif","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.szrQR3246VlplImhP37GJQHaFA&pid=Api&P=0&w=300&h=300"},{"judul":"logic gates diagram and truth table","link":"https:\/\/www.electronics-tutorials.ws\/wp-content\/uploads\/2019\/09\/log81.gif","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.YFjzrLA-AqDhUswHy07gTQHaGy&pid=Api&P=0&w=300&h=300"},{"judul":"ecen 1400  intro to digital  u0026 analog electronics  spring","link":"http:\/\/ecee.colorado.edu\/~mathys\/ecen1400\/labs\/lab06\/fPD_002_schematic_g.png","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.FV_Jnv6T8zIemQPJYqQRjAHaDx&pid=Api&P=0&w=300&h=300"},{"judul":"sr flip flop design with nor gate and nand gate","link":"https:\/\/www.electronicshub.org\/wp-content\/uploads\/2015\/05\/Clocked-SR-flip-%E2%80%93-flop-using-NAND-gates.jpg","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.sFLfUUJVJZGYzveh_UGeZgHaEc&pid=Api&P=0&w=300&h=300"},{"judul":"jk flip","link":"https:\/\/circuitdigest.com\/sites\/default\/files\/inlineimages\/D-flip-flop-with-NAND-gates-example-truth-table.png","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.3Q_i71bIG45nOqw0rcdaGQHaC7&pid=Api&P=0&w=300&h=300"},{"judul":"vhdl tutorial  u2013 5  design  simulate and verify nand  nor","link":"https:\/\/b3van8qm1o7ou9d3b48qdhsg-wpengine.netdna-ssl.com\/wp-content\/uploads\/2020\/08\/basic-gate-ckt-1024x823.png","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.7vuKNhqNqbFvm14hFGBC-gHaF8&pid=Api&P=0&w=300&h=300"},{"judul":"file xnor from nand svg","link":"https:\/\/upload.wikimedia.org\/wikipedia\/commons\/thumb\/e\/e2\/XNOR_from_NAND.svg\/1024px-XNOR_from_NAND.svg.png","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.m0OR7-Pz5PAoVjV9S1lTygHaB8&pid=Api&P=0&w=300&h=300"},{"judul":"jk flip","link":"https:\/\/circuitdigest.com\/sites\/default\/files\/inlineimages\/JK-flip-flop-circuit-representation-with-NAND-gates.png","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.KjABYKg0aZax3cypJdkhZwHaDs&pid=Api&P=0&w=300&h=300"},{"judul":"sr latch nand truth table","link":"https:\/\/media.cheggcdn.com\/media%2F05f%2F05f87910-e2b8-4236-9cd4-d5b8e371cc41%2FphpIaLODK.png","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.Yz9oOLsRqFvDu1ZSQFXZKwHaIU&pid=Api&P=0&w=300&h=300"},{"judul":"exclusive or gate xor","link":"http:\/\/www.electronicshub.org\/wp-content\/uploads\/2015\/07\/XOR-USING-NOR.jpg","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.YjfxixN4VCwMSBrMoefvAQHaCS&pid=Api&P=0&w=300&h=300"},{"judul":"full subtractor truth table and boolean expression","link":"https:\/\/circuitdigest.com\/sites\/default\/files\/projectimage_tut\/Full-Subtractor.png","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.4t_qeKMfayDUdX4cb5skJgHaES&pid=Api&P=0&w=300&h=300"},{"judul":"universal gates","link":"https:\/\/www.electronicshub.org\/wp-content\/uploads\/2015\/07\/nand-gate-and-logic-symbol.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.WBNyQUcU9tBrOfqMrKapDQHaEt&pid=Api&P=0&w=300&h=300"},{"judul":"introduction to latches","link":"https:\/\/www.electronicshub.org\/wp-content\/uploads\/2015\/04\/D41.png","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.ezgu8XggaIty8KBwb1NHzQHaD5&pid=Api&P=0&w=300&h=300"},{"judul":"circuit designing  u0026 firmware development  digital logic","link":"http:\/\/4.bp.blogspot.com\/-7QqHHdv8hKM\/UFGQIzRH5EI\/AAAAAAAAA28\/I6pm-aa67mQ\/s1600\/4.gif","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.y_lFDFtCSkDCL1K23QJNZgHaCd&pid=Api&P=0&w=300&h=300"},{"judul":"full subtractor truth table and boolean expression","link":"https:\/\/www.electronics-tutorial.net\/wp-content\/uploads\/2015\/09\/full_sub.png","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.5whz2_v_JL9O-WN9pexe2AHaEs&pid=Api&P=0&w=300&h=300"},{"judul":"full","link":"https:\/\/electricalvoice.com\/wp-content\/uploads\/2018\/05\/full-adder-using-NOR-gate.png","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.2lzgLvXYzREFovt0WM0RUgHaEW&pid=Api&P=0&w=300&h=300"},{"judul":"basics of logic gates with truth table  u2013 ahirlabs","link":"https:\/\/www.ahirlabs.com\/wp-content\/uploads\/2017\/05\/XNOR_GATE.png","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.6tpL_wfYgrUHutlvDngGagHaQY&pid=Api&P=0&w=300&h=300"},{"judul":"4 input nand gate truth table","link":"https:\/\/lh5.googleusercontent.com\/proxy\/GaX_SE2GaHiF6nWGRJba__d1Z76Rkbuefyy2OWDKF74nHMUEDw8wv1jceScdWUrGeHKVRnBDvjhL2oCLCaD365K6zt_3F3cHNGR_YezLL9sTRCJtTIrtFnmWrF5bxgg=s0-d","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.R0NXSVAe63PQ2UdbpSF3ywAAAA&pid=Api&P=0&w=300&h=300"},{"judul":"truth table for nor gate","link":"https:\/\/i.ytimg.com\/vi\/apnVTcd2a3Q\/maxresdefault.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.nLcSnHsyBDK5pIIRHuuSRAHaEK&pid=Api&P=0&w=300&h=300"},{"judul":"xor gate logic diagram","link":"https:\/\/pxt.azureedge.net\/blob\/c4db02c7977f4de230b480ff12f11d090cc22a8e\/static\/courses\/logic-lab\/logic-gates\/full-adder.png","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.UlKT4qQeVXyVNdX4OFvW2gHaDv&pid=Api&P=0&w=300&h=300"},{"judul":"sr latch truth table using nand gate","link":"https:\/\/image.slidesharecdn.com\/chapter2booleanalgebrapart2-140330044525-phpapp01\/95\/chapter-2-boolean-algebra-part-2-16-638.jpg?cb=1396324826","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.rQjpzcmrGl5KCPpOWTkl4gHaFj&pid=Api&P=0&w=300&h=300"},{"judul":"truth table of sr","link":"https:\/\/www.researchgate.net\/profile\/Sam_Ogunlere\/publication\/338580710\/figure\/download\/tbl3\/AS:847245641539596@1579010510445\/Truth-Table-of-SR-Flip-Flop-Using-NOR-and-NAND-Gates-Configurations.png","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.mOVRkLEwB_WYYAmMsUk1MgHaFf&pid=Api&P=0&w=300&h=300"},{"judul":"sr flip","link":"https:\/\/circuitdigest.com\/sites\/default\/files\/circuitdiagram\/SR-flip-flop-circuit-diagram-with-IC-SN74HC00N.png","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP._5mrM3Jlw_ynkywjULN9ywHaED&pid=Api&P=0&w=300&h=300"},{"judul":"introduction to xor gate","link":"https:\/\/projectiot123.com\/wp-content\/uploads\/2019\/05\/XOR-Gate-circuit.jpg","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.jhfUo41vlu4znPQX8MQRdQHaDf&pid=Api&P=0&w=300&h=300"},{"judul":"basics of logic gates with truth table  u2013 ahirlabs","link":"https:\/\/www.ahirlabs.com\/wp-content\/uploads\/2017\/05\/XNOR_NOR.png","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.qcTjMj0WwmzOeoFIwHN9kAHaN8&pid=Api&P=0&w=300&h=300"},{"judul":"4 input nand gate truth table","link":"https:\/\/lh3.googleusercontent.com\/proxy\/k4g3uvQbQhd6_oGGcgi62z5rLEwWtlsaGKX8H6h44I367iVah7I6_JKdqS_HeRscnaX8PGdkhBgrS9VDOWJttezDWpBCzm-ZY1aScQ=s0-d","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.f4E8RmAGZYy0UFQoEWUfBgHaIg&pid=Api&P=0&w=300&h=300"},{"judul":"digital logic nand gate - nand gate truth table","link":"https:\/\/arduinotricks.com\/wp-content\/uploads\/2018\/12\/NAND-Gate-Symbol.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.YJ5RPJMoQJj8jy9TrB0rxAHaDx&pid=Api&P=0&w=300&h=300"}]