{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 60 -defaultsOSRD
preplace port adc_clk_p_i -pg 1 -y 300 -defaultsOSRD
preplace port dac_clk_o -pg 1 -y 380 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 80 -defaultsOSRD
preplace port adc_clk_n_i -pg 1 -y 320 -defaultsOSRD
preplace portBus digital_i -pg 1 -y 650 -defaultsOSRD
preplace portBus led_o -pg 1 -y 650 -defaultsOSRD
preplace portBus adc_data1_i -pg 1 -y 410 -defaultsOSRD
preplace portBus digital_o -pg 1 -y 630 -defaultsOSRD
preplace portBus dac_rst_o -pg 1 -y 420 -defaultsOSRD
preplace portBus dac_data_o -pg 1 -y 360 -defaultsOSRD
preplace portBus dac_sel_o -pg 1 -y 460 -defaultsOSRD
preplace portBus adc_cdcs_o -pg 1 -y 270 -defaultsOSRD
preplace portBus adc_data2_i -pg 1 -y 530 -defaultsOSRD
preplace portBus dac_wrt_o -pg 1 -y 400 -defaultsOSRD
preplace inst DAC -pg 1 -lvl 5 -y 420 -defaultsOSRD
preplace inst convertType_32_14_DAC1 -pg 1 -lvl 4 -y 440 -defaultsOSRD
preplace inst sync_digitalIn -pg 1 -lvl 2 -y 640 -defaultsOSRD
preplace inst DSP_core -pg 1 -lvl 3 -y 480 -defaultsOSRD
preplace inst convertType_32_14_DAC2 -pg 1 -lvl 4 -y 560 -defaultsOSRD
preplace inst PS_ZYNQ -pg 1 -lvl 1 -y 110 -defaultsOSRD
preplace inst CLK -pg 1 -lvl 1 -y 300 -defaultsOSRD
preplace inst convertType_14_32_ADC1 -pg 1 -lvl 2 -y 400 -defaultsOSRD
preplace inst convertType_14_32_ADC2 -pg 1 -lvl 2 -y 520 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 1 5 N 60 N 60 NJ 60 N 60 N
preplace netloc convertType_32_14_DAC2_dataOut 1 4 1 1260
preplace netloc DAC_dac_wrt_o 1 5 1 N
preplace netloc DAC_dac_clk_o 1 5 1 1570
preplace netloc DSP_core_0_led 1 3 3 940J 370 1240 620 1560
preplace netloc PS_ZYNQ_peripheral_reset 1 0 2 30 210 310J
preplace netloc DAC_dac_rst_o 1 5 1 1560
preplace netloc PS_ZYNQ_regWrtEn 1 1 2 N 120 610
preplace netloc adc_data2_i_1 1 0 2 NJ 530 N
preplace netloc DAC_dac_sel_o 1 5 1 N
preplace netloc sync_digitalIn_dataOut 1 2 1 630
preplace netloc convertType_14_32_ADC2_dataOut 1 2 1 N
preplace netloc PS_ZYNQ_regVal 1 1 2 N 160 600
preplace netloc adc_clk_n_i_1 1 0 1 NJ
preplace netloc CLK_clk_250_m45deg 1 1 4 NJ 330 NJ 330 NJ 330 1260
preplace netloc ADC_and_DAC_clk_clk_out1 1 0 5 20 380 310 710 620 360 950 360 1250
preplace netloc PS_ZYNQ_regAddr 1 1 2 N 100 630
preplace netloc processing_system7_0_FIXED_IO 1 1 5 N 80 N 80 NJ 80 N 80 N
preplace netloc ADC_clk_adc_cdcs_o 1 1 5 NJ 270 NJ 270 NJ 270 NJ 270 NJ
preplace netloc DAC_dac_data_o 1 5 1 1550
preplace netloc DSP_core_0_digitalOut 1 3 3 920 630 NJ 630 NJ
preplace netloc digital_i_1 1 0 2 NJ 650 N
preplace netloc adc_data1_i_1 1 0 2 NJ 410 N
preplace netloc convertType_32_14_DAC1_dataOut 1 4 1 N
preplace netloc convertType_14_32_ADC1_dataOut 1 2 1 590J
preplace netloc CLK_clk_250_0deg 1 1 4 NJ 310 NJ 310 NJ 310 1270
preplace netloc DSP_core_0_dac1 1 3 1 N
preplace netloc DSP_core_0_dac2 1 3 1 930
preplace netloc adc_clk_p_i_1 1 0 1 NJ
levelinfo -pg 1 0 170 450 780 1100 1410 1590 -top 0 -bot 720
"
}
{
   "da_board_cnt":"9",
   "da_clkrst_cnt":"12",
   "da_ps7_cnt":"1"
}
