// Seed: 4241453244
module module_0 (
    output uwire id_0,
    input  wor   id_1,
    output tri0  id_2
);
  wire id_4;
  struct packed {
    id_5 id_6;
    id_7 id_8;
  }
      id_9, id_10;
  logic [-1 : 1] id_11;
  assign id_9.id_8 = -1;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    output wire id_2,
    output tri0 id_3,
    input supply1 id_4,
    output wire id_5,
    input supply0 id_6
);
  assign id_3 = -1;
  assign id_3#(.id_6(1)) = 1;
  logic id_8;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_5
  );
endmodule
