<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<bd:repository xmlns:bd="http://www.xilinx.com/bd" bd:BoundaryCRC="0xB6D23113A589D8CE" bd:device="xc7z020clg400-1" bd:synthFlowMode="Hierarchical" bd:tool_version="2018.2" bd:top="wt_ram" bd:version="1.00.a">

  <spirit:component xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009">
    <spirit:vendor>xilinx.com</spirit:vendor>
    <spirit:library>BlockDiagram</spirit:library>
    <spirit:name>wt_ram</spirit:name>
    <spirit:version>1.00.a</spirit:version>
    <spirit:parameters>
      <spirit:parameter>
        <spirit:name>isTop</spirit:name>
        <spirit:value spirit:format="bool" spirit:resolve="immediate">true</spirit:value>
      </spirit:parameter>
    </spirit:parameters>
    <spirit:busInterfaces>
      <spirit:busInterface>
        <spirit:name>CLK.SYS_CLK</spirit:name>
        <spirit:displayName>Clk</spirit:displayName>
        <spirit:description>Clock</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>CLK</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>sys_clk</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>FREQ_HZ</spirit:name>
            <spirit:value>125000000</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>PHASE</spirit:name>
            <spirit:value>0.000</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>RST.RESET_RTL</spirit:name>
        <spirit:displayName>Reset</spirit:displayName>
        <spirit:description>Reset</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>RST</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>reset_rtl</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>POLARITY</spirit:name>
            <spirit:value>ACTIVE_HIGH</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:busInterface>
    </spirit:busInterfaces>
    <spirit:model>
      <spirit:views>
        <spirit:view>
          <spirit:name>BlockDiagram</spirit:name>
          <spirit:envIdentifier>:vivado.xilinx.com:</spirit:envIdentifier>
          <spirit:hierarchyRef spirit:library="BlockDiagram" spirit:name="wt_ram_imp" spirit:vendor="xilinx.com" spirit:version="1.00.a"/>
        </spirit:view>
      </spirit:views>
      <spirit:ports>
        <spirit:port>
          <spirit:name>sys_clk</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>reset_rtl</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
      </spirit:ports>
    </spirit:model>
  </spirit:component>

  <spirit:design xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009">
    <spirit:vendor>xilinx.com</spirit:vendor>
    <spirit:library>BlockDiagram</spirit:library>
    <spirit:name>wt_ram_imp</spirit:name>
    <spirit:version>1.00.a</spirit:version>
    <spirit:componentInstances>
      <spirit:componentInstance>
        <spirit:instanceName>clk_wiz</spirit:instanceName>
        <spirit:componentRef spirit:library="ip" spirit:name="clk_wiz" spirit:vendor="xilinx.com" spirit:version="6.0"/>
        <spirit:configurableElementValues>
          <spirit:configurableElementValue spirit:referenceId="bd:xciName">wt_ram_clk_wiz_0</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="USE_BOARD_FLOW">true</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="CLK_IN1_BOARD_INTERFACE">sys_clock</spirit:configurableElementValue>
        </spirit:configurableElementValues>
      </spirit:componentInstance>
      <spirit:componentInstance>
        <spirit:instanceName>ila_0</spirit:instanceName>
        <spirit:componentRef spirit:library="ip" spirit:name="ila" spirit:vendor="xilinx.com" spirit:version="6.2"/>
        <spirit:configurableElementValues>
          <spirit:configurableElementValue spirit:referenceId="bd:xciName">wt_ram_ila_0_0</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="C_PROBE1_WIDTH">10</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="C_PROBE0_WIDTH">8</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="C_NUM_OF_PROBES">2</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="C_ENABLE_ILA_AXI_MON">false</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="C_MONITOR_TYPE">Native</spirit:configurableElementValue>
        </spirit:configurableElementValues>
      </spirit:componentInstance>
      <spirit:componentInstance>
        <spirit:instanceName>vio_0</spirit:instanceName>
        <spirit:componentRef spirit:library="ip" spirit:name="vio" spirit:vendor="xilinx.com" spirit:version="3.0"/>
        <spirit:configurableElementValues>
          <spirit:configurableElementValue spirit:referenceId="bd:xciName">wt_ram_vio_0_0</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="C_PROBE_OUT1_WIDTH">8</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="C_NUM_PROBE_OUT">2</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="C_NUM_PROBE_IN">0</spirit:configurableElementValue>
        </spirit:configurableElementValues>
      </spirit:componentInstance>
      <spirit:componentInstance>
        <spirit:instanceName>weight_RAM_0</spirit:instanceName>
        <spirit:componentRef spirit:library="module_ref" spirit:name="weight_RAM" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:configurableElementValues>
          <spirit:configurableElementValue spirit:referenceId="bd:xciName">wt_ram_weight_RAM_0_0</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="bd:referenceName">weight_RAM</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="bd:subInstancePath"></spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="bd:referenceType">hdl</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="bd:BoundaryCRC">0x0</spirit:configurableElementValue>
        </spirit:configurableElementValues>
      </spirit:componentInstance>
    </spirit:componentInstances>
    <spirit:adHocConnections>
      <spirit:adHocConnection>
        <spirit:name>clk_wiz_clk_out1</spirit:name>
        <spirit:internalPortReference spirit:componentRef="clk_wiz" spirit:portRef="clk_out1"/>
        <spirit:internalPortReference spirit:componentRef="vio_0" spirit:portRef="clk"/>
        <spirit:internalPortReference spirit:componentRef="ila_0" spirit:portRef="clk"/>
        <spirit:internalPortReference spirit:componentRef="weight_RAM_0" spirit:portRef="clk"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>sys_clock_1</spirit:name>
        <spirit:externalPortReference spirit:portRef="sys_clk"/>
        <spirit:internalPortReference spirit:componentRef="clk_wiz" spirit:portRef="clk_in1"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>Net</spirit:name>
        <spirit:internalPortReference spirit:componentRef="vio_0" spirit:portRef="probe_out1"/>
        <spirit:internalPortReference spirit:componentRef="ila_0" spirit:portRef="probe0"/>
        <spirit:internalPortReference spirit:componentRef="weight_RAM_0" spirit:portRef="addr"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>weight_RAM_0_dout</spirit:name>
        <spirit:internalPortReference spirit:componentRef="weight_RAM_0" spirit:portRef="dout"/>
        <spirit:internalPortReference spirit:componentRef="ila_0" spirit:portRef="probe1"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>vio_0_probe_out0</spirit:name>
        <spirit:internalPortReference spirit:componentRef="vio_0" spirit:portRef="probe_out0"/>
        <spirit:internalPortReference spirit:componentRef="weight_RAM_0" spirit:portRef="en"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>reset_rtl_1</spirit:name>
        <spirit:externalPortReference spirit:portRef="reset_rtl"/>
        <spirit:internalPortReference spirit:componentRef="clk_wiz" spirit:portRef="reset"/>
      </spirit:adHocConnection>
    </spirit:adHocConnections>
  </spirit:design>

</bd:repository>
