\subsection{simple\+\_\+reg Entity Reference}
\label{classsimple__reg}\index{simple\+\_\+reg@{simple\+\_\+reg}}


Inheritance diagram for simple\+\_\+reg\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=171pt]{d8/dd4/classsimple__reg__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for simple\+\_\+reg\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=171pt]{d7/ddd/classsimple__reg__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf d}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf q}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 16} of file {\bf simple\+\_\+reg.\+vhd}.



\subsubsection{Member Data Documentation}
\index{simple\+\_\+reg@{simple\+\_\+reg}!clk@{clk}}
\index{clk@{clk}!simple\+\_\+reg@{simple\+\_\+reg}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsimple__reg_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 19} of file {\bf simple\+\_\+reg.\+vhd}.

\index{simple\+\_\+reg@{simple\+\_\+reg}!d@{d}}
\index{d@{d}!simple\+\_\+reg@{simple\+\_\+reg}}
\paragraph[{d}]{\setlength{\rightskip}{0pt plus 5cm}{\bf d} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsimple__reg_ac4c0bb47d2fcb4f40434914613b92b6d}


Definition at line {\bf 21} of file {\bf simple\+\_\+reg.\+vhd}.

\index{simple\+\_\+reg@{simple\+\_\+reg}!ieee@{ieee}}
\index{ieee@{ieee}!simple\+\_\+reg@{simple\+\_\+reg}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classsimple__reg_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 9} of file {\bf simple\+\_\+reg.\+vhd}.

\index{simple\+\_\+reg@{simple\+\_\+reg}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!simple\+\_\+reg@{simple\+\_\+reg}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classsimple__reg_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 11} of file {\bf simple\+\_\+reg.\+vhd}.

\index{simple\+\_\+reg@{simple\+\_\+reg}!q@{q}}
\index{q@{q}!simple\+\_\+reg@{simple\+\_\+reg}}
\paragraph[{q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf q} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsimple__reg_a508aeb206b1d2b4a168cdb70974c4e0a}


Definition at line {\bf 26} of file {\bf simple\+\_\+reg.\+vhd}.

\index{simple\+\_\+reg@{simple\+\_\+reg}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!simple\+\_\+reg@{simple\+\_\+reg}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsimple__reg_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 20} of file {\bf simple\+\_\+reg.\+vhd}.

\index{simple\+\_\+reg@{simple\+\_\+reg}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!simple\+\_\+reg@{simple\+\_\+reg}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classsimple__reg_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 10} of file {\bf simple\+\_\+reg.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/reg\+\_\+phase\+\_\+shift/{\bf simple\+\_\+reg.\+vhd}\end{DoxyCompactItemize}
