OpenROAD v2.0-11432-gead3236e5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is CLKBUF_X3.
[INFO CTS-0051] Sink buffer is CLKBUF_X3.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    CLKBUF_X3
[INFO CTS-0049] Characterization buffer is CLKBUF_X3.
[INFO CTS-0039] Number of created patterns = 4200.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           21          1           7           
[WARNING CTS-0043] 560 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 4200.
[INFO CTS-0047]     Number of keys in characterization LUT: 336.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk_i" found for clock "core_clock".
[INFO CTS-0010]  Clock net "clk_i" has 996 sinks.
[INFO CTS-0010]  Clock net "core_clock_gate_i.clk_o" has 937 sinks.
[INFO CTS-0008] TritonCTS found 2 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk_i.
[INFO CTS-0028]  Total number of sinks: 996.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 30 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 133.
[INFO CTS-0024]  Normalized sink region: [(0.401786, 1.61857), (16.7781, 31.786)].
[INFO CTS-0025]     Width:  16.3763.
[INFO CTS-0026]     Height: 30.1674.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 67
    Sub-region size: 16.3763 X 15.0837
[INFO CTS-0034]     Segment length (rounded): 8.
    Key: 180 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 34
    Sub-region size: 8.1881 X 15.0837
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 14 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 4 delay: 1
 Level 3
    Direction: Vertical
    Sinks per sub-region: 17
    Sub-region size: 8.1881 X 7.5419
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 38 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 4 delay: 1
 Level 4
    Direction: Horizontal
    Sinks per sub-region: 9
    Sub-region size: 4.0941 X 7.5419
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 6 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 2 delay: 9
      location: 1.0 buffer: CLKBUF_X3
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 133.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net core_clock_gate_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 937.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 20 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 144.
[INFO CTS-0024]  Normalized sink region: [(9.59888, 7.57667), (33.8467, 33.4126)].
[INFO CTS-0025]     Width:  24.2478.
[INFO CTS-0026]     Height: 25.8359.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 72
    Sub-region size: 24.2478 X 12.9179
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 83 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 6 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 36
    Sub-region size: 12.1239 X 12.9179
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 83 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 6 delay: 1
 Level 3
    Direction: Vertical
    Sinks per sub-region: 18
    Sub-region size: 12.1239 X 6.4590
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 38 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 4 delay: 1
 Out of 43 sinks, 2 sinks closer to other cluster.
 Level 4
    Direction: Horizontal
    Sinks per sub-region: 9
    Sub-region size: 6.0620 X 6.4590
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 27 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 4 delay: 9
      location: 1.0 buffer: CLKBUF_X3
 Out of 18 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 144.
[INFO CTS-0093] Fixing tree levels for max depth 7
Fixing from level 3 (parent=0 + current=3) to max 7 for driver clk_i
[INFO CTS-0018]     Created 682 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 7.
[INFO CTS-0015]     Created 682 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:1, 4:1, 5:2, 6:16, 7:52, 8:56, 9:17, 10:3, 11:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 4.
[INFO CTS-0018]     Created 161 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 161 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:1, 3:4, 4:1, 5:16, 6:46, 7:52, 8:32, 9:1, 10:3, 11:2, 12:1, 14:1..
[INFO CTS-0017]     Max level of the clock tree: 4.
[INFO CTS-0098] Clock net "clk_i"
[INFO CTS-0099]  Sinks 996
[INFO CTS-0100]  Leaf buffers 133
[INFO CTS-0101]  Average sink wire length 175.62 um
[INFO CTS-0102]  Path depth 3 - 7
[INFO CTS-0098] Clock net "core_clock_gate_i.clk_o"
[INFO CTS-0099]  Sinks 937
[INFO CTS-0100]  Leaf buffers 144
[INFO CTS-0101]  Average sink wire length 232.20 um
[INFO CTS-0102]  Path depth 3 - 3
Warning: There are 6 unconstrained endpoints.

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 31890 u^2 57% utilization.
[INFO RSZ-0058] Using max wire length 661um.
Warning: There are 6 unconstrained endpoints.

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 31890 u^2 57% utilization.
Placement Analysis
---------------------------------
total displacement       2151.8 u
average displacement        0.1 u
max displacement            6.5 u
original HPWL          187369.6 u
legalized HPWL         191939.0 u
delta HPWL                    2 %

Repair setup and hold violations...
TNS end percent 100
[INFO RSZ-0094] Found 53 endpoints with setup violations.
[INFO RSZ-0045] Inserted 32 buffers, 1 to split loads.
[INFO RSZ-0041] Resized 1 instances.
[INFO RSZ-0043] Swapped pins on 1 instances.
[INFO RSZ-0049] Cloned 1 instances.
[INFO RSZ-0046] Found 264 endpoints with hold violations.
[INFO RSZ-0032] Inserted 2 hold buffers.
Placement Analysis
---------------------------------
total displacement        194.2 u
average displacement        0.0 u
max displacement            6.9 u
original HPWL          192700.3 u
legalized HPWL         192852.5 u
delta HPWL                    0 %

Warning: There are 6 unconstrained endpoints.

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 31949 u^2 57% utilization.
Elapsed time: 0:35.05[h:]min:sec. CPU time: user 34.99 sys 0.05 (99%). Peak memory: 206472KB.
