// Seed: 2740203141
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input tri id_2,
    output tri id_3
    , id_5
);
  tri  id_6 = 1'h0;
  wire id_7;
  assign id_5 = 1;
  wor  id_8 = id_6, id_9;
  wire id_10;
  wire id_11, id_12;
  assign id_8 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output tri id_2,
    input wor id_3,
    output tri1 id_4,
    output uwire id_5,
    input wand id_6,
    input tri1 id_7,
    input tri id_8,
    input supply1 id_9,
    input supply0 id_10,
    output wire id_11,
    input uwire id_12,
    output wand id_13,
    input wire id_14,
    input wor id_15,
    input uwire id_16
);
  assign id_13 = 1;
  module_0(
      id_6, id_16, id_3, id_5
  );
endmodule
