verilog xil_defaultlib --include "../../../../ILA_Interrupt.srcs/sources_1/bd/ILA_Interrupt/ipshared/ec67/hdl" --include "../../../../ILA_Interrupt.srcs/sources_1/bd/ILA_Interrupt/ipshared/5bb9/hdl/verilog" --include "../../../../ILA_Interrupt.srcs/sources_1/bd/ILA_Interrupt/ipshared/70fd/hdl" --include "../../../../ILA_Interrupt.srcs/sources_1/bd/ILA_Interrupt/ipshared/6180/hdl/verilog" --include "../../../../ILA_Interrupt.srcs/sources_1/bd/ILA_Interrupt/ipshared/a08d/hdl/verilog" --include "../../../../ILA_Interrupt.srcs/sources_1/bd/ILA_Interrupt/ipshared/0a8d/hdl/verilog" --include "../../../../ILA_Interrupt.srcs/sources_1/bd/ILA_Interrupt/ipshared/0000/hdl/verilog" \
"../../../../ILA_Interrupt.srcs/sources_1/bd/ILA_Interrupt/ip/ILA_Interrupt_processing_system7_0_0/sim/ILA_Interrupt_processing_system7_0_0.v" \
"../../../../ILA_Interrupt.srcs/sources_1/bd/ILA_Interrupt/ip/ILA_Interrupt_system_ila_0_0/bd_0/ip/ip_1/bd_2ef2_g_inst_0_gigantic_mux.v" \
"../../../../ILA_Interrupt.srcs/sources_1/bd/ILA_Interrupt/ip/ILA_Interrupt_system_ila_0_0/bd_0/ip/ip_1/sim/bd_2ef2_g_inst_0.v" \
"../../../../ILA_Interrupt.srcs/sources_1/bd/ILA_Interrupt/ip/ILA_Interrupt_system_ila_0_0/bd_0/ip/ip_2/sim/bd_2ef2_slot_0_aw_0.v" \
"../../../../ILA_Interrupt.srcs/sources_1/bd/ILA_Interrupt/ip/ILA_Interrupt_system_ila_0_0/bd_0/ip/ip_3/sim/bd_2ef2_slot_0_w_0.v" \
"../../../../ILA_Interrupt.srcs/sources_1/bd/ILA_Interrupt/ip/ILA_Interrupt_system_ila_0_0/bd_0/ip/ip_4/sim/bd_2ef2_slot_0_b_0.v" \
"../../../../ILA_Interrupt.srcs/sources_1/bd/ILA_Interrupt/ip/ILA_Interrupt_system_ila_0_0/bd_0/ip/ip_5/sim/bd_2ef2_slot_0_ar_0.v" \
"../../../../ILA_Interrupt.srcs/sources_1/bd/ILA_Interrupt/ip/ILA_Interrupt_system_ila_0_0/bd_0/ip/ip_6/sim/bd_2ef2_slot_0_r_0.v" \
"../../../../ILA_Interrupt.srcs/sources_1/bd/ILA_Interrupt/ip/ILA_Interrupt_xbar_0/sim/ILA_Interrupt_xbar_0.v" \
"../../../../ILA_Interrupt.srcs/sources_1/bd/ILA_Interrupt/ip/ILA_Interrupt_auto_pc_0/sim/ILA_Interrupt_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
