ISim log file
Running: /home/kenneth/LaboDigi/Experimento1/MiniAlu/TestBench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/kenneth/LaboDigi/Experimento1/MiniAlu/TestBench_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/IP/, width 16 of formal port Initial is not equal to width 32 of actual constant.
WARNING: For instance uut/FFD1/, width 8 of formal port D is not equal to width 4 of actual.
WARNING: File "/home/kenneth/LaboDigi/Experimento1/MiniAlu.v" Line 18.  For instance uut/FFD1/, width 8 of formal port Q is not equal to width 4 of actual signal wOperation.
WARNING: File "/home/kenneth/LaboDigi/Experimento1/MiniAlu.v" Line 21.  For instance uut/FF_LEDS/, width 8 of formal port D is not equal to width 16 of actual signal wSourceData1.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# restart
# run 1.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
