# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
pwd
# C:/Users/Borbor/Documents/UW courses/EE/EE 469/Lab 4
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:46 on Nov 21,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:22:46 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:46 on Nov 21,2018
# vlog -reportprogress 300 ./Alubit.sv 
# -- Compiling module Alubit
# -- Compiling module fullAdder
# -- Compiling module mux8_1
# 
# Top level modules:
# 	Alubit
# End time: 10:22:46 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:46 on Nov 21,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module parallel_register
# 
# Top level modules:
# 	regfile
# End time: 10:22:46 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:46 on Nov 21,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 10:22:46 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:46 on Nov 21,2018
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_4to16
# -- Compiling module decoder_2to4
# -- Compiling module decoder_1to2
# 
# Top level modules:
# 	decoder_5to32
# End time: 10:22:47 on Nov 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:47 on Nov 21,2018
# vlog -reportprogress 300 ./mux32_64_64.sv 
# -- Compiling module mux32_64_64
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_64_64
# End time: 10:22:47 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:47 on Nov 21,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 10:22:47 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:47 on Nov 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:22:47 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:47 on Nov 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:22:47 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:47 on Nov 21,2018
# vlog -reportprogress 300 ./SignExtensions.sv 
# -- Compiling module signextender26
# -- Compiling module signextender19
# -- Compiling module signextender9
# -- Compiling module UnSignextender12
# 
# Top level modules:
# 	signextender26
# 	signextender19
# 	signextender9
# 	UnSignextender12
# End time: 10:22:47 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:47 on Nov 21,2018
# vlog -reportprogress 300 ./shifters.sv 
# -- Compiling module shift2Left
# -- Compiling module shiftShamt
# -- Compiling module shifter
# 
# Top level modules:
# 	shift2Left
# 	shiftShamt
# 	shifter
# End time: 10:22:48 on Nov 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:48 on Nov 21,2018
# vlog -reportprogress 300 ./PipeLined_CPU.sv 
# -- Compiling module PipeLined_CPU
# ** Error: (vlog-13069) ./PipeLined_CPU.sv(335): near "or": syntax error, unexpected or, expecting ';' or ','.
# ** Error: ./PipeLined_CPU.sv(361): 'MuxALU3ALU2' already declared in this scope.
# ** Error: ./PipeLined_CPU.sv(364): 'MuxDbALU1' already declared in this scope.
# -- Compiling module mux2_1_Inbit5
# -- Compiling module mux2_1_Inbit64
# -- Compiling module Program_Counter
# -- Compiling module Adder64Bit
# -- Compiling module comparator
# ** Warning: ./PipeLined_CPU.sv(540): (vlog-2576) [BSOB] - Bit-select into 'temp' is out of bounds.
# End time: 10:22:48 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 1
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 22
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./PipeLined_CPU.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:18 on Nov 21,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:23:18 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:18 on Nov 21,2018
# vlog -reportprogress 300 ./Alubit.sv 
# -- Compiling module Alubit
# -- Compiling module fullAdder
# -- Compiling module mux8_1
# 
# Top level modules:
# 	Alubit
# End time: 10:23:18 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:18 on Nov 21,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module parallel_register
# 
# Top level modules:
# 	regfile
# End time: 10:23:18 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:18 on Nov 21,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 10:23:18 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:18 on Nov 21,2018
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_4to16
# -- Compiling module decoder_2to4
# -- Compiling module decoder_1to2
# 
# Top level modules:
# 	decoder_5to32
# End time: 10:23:18 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:18 on Nov 21,2018
# vlog -reportprogress 300 ./mux32_64_64.sv 
# -- Compiling module mux32_64_64
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_64_64
# End time: 10:23:19 on Nov 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:19 on Nov 21,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 10:23:19 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:19 on Nov 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:23:19 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:19 on Nov 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:23:19 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:19 on Nov 21,2018
# vlog -reportprogress 300 ./SignExtensions.sv 
# -- Compiling module signextender26
# -- Compiling module signextender19
# -- Compiling module signextender9
# -- Compiling module UnSignextender12
# 
# Top level modules:
# 	signextender26
# 	signextender19
# 	signextender9
# 	UnSignextender12
# End time: 10:23:19 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:19 on Nov 21,2018
# vlog -reportprogress 300 ./shifters.sv 
# -- Compiling module shift2Left
# -- Compiling module shiftShamt
# -- Compiling module shifter
# 
# Top level modules:
# 	shift2Left
# 	shiftShamt
# 	shifter
# End time: 10:23:19 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:19 on Nov 21,2018
# vlog -reportprogress 300 ./PipeLined_CPU.sv 
# -- Compiling module PipeLined_CPU
# ** Error: (vlog-13069) ./PipeLined_CPU.sv(335): near "or": syntax error, unexpected or, expecting ';' or ','.
# ** Error: ./PipeLined_CPU.sv(361): 'MuxALU3ALU2' already declared in this scope.
# ** Error: ./PipeLined_CPU.sv(364): 'MuxDbALU1' already declared in this scope.
# -- Compiling module mux2_1_Inbit5
# -- Compiling module mux2_1_Inbit64
# -- Compiling module Program_Counter
# -- Compiling module Adder64Bit
# -- Compiling module comparator
# ** Warning: ./PipeLined_CPU.sv(540): (vlog-2576) [BSOB] - Bit-select into 'temp' is out of bounds.
# End time: 10:23:20 on Nov 21,2018, Elapsed time: 0:00:01
# Errors: 3, Warnings: 1
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 22
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./PipeLined_CPU.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:36 on Nov 21,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:23:36 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:36 on Nov 21,2018
# vlog -reportprogress 300 ./Alubit.sv 
# -- Compiling module Alubit
# -- Compiling module fullAdder
# -- Compiling module mux8_1
# 
# Top level modules:
# 	Alubit
# End time: 10:23:36 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:36 on Nov 21,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module parallel_register
# 
# Top level modules:
# 	regfile
# End time: 10:23:36 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:36 on Nov 21,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 10:23:36 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:36 on Nov 21,2018
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_4to16
# -- Compiling module decoder_2to4
# -- Compiling module decoder_1to2
# 
# Top level modules:
# 	decoder_5to32
# End time: 10:23:37 on Nov 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:37 on Nov 21,2018
# vlog -reportprogress 300 ./mux32_64_64.sv 
# -- Compiling module mux32_64_64
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_64_64
# End time: 10:23:37 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:37 on Nov 21,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 10:23:37 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:37 on Nov 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:23:37 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:37 on Nov 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:23:37 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:37 on Nov 21,2018
# vlog -reportprogress 300 ./SignExtensions.sv 
# -- Compiling module signextender26
# -- Compiling module signextender19
# -- Compiling module signextender9
# -- Compiling module UnSignextender12
# 
# Top level modules:
# 	signextender26
# 	signextender19
# 	signextender9
# 	UnSignextender12
# End time: 10:23:37 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:37 on Nov 21,2018
# vlog -reportprogress 300 ./shifters.sv 
# -- Compiling module shift2Left
# -- Compiling module shiftShamt
# -- Compiling module shifter
# 
# Top level modules:
# 	shift2Left
# 	shiftShamt
# 	shifter
# End time: 10:23:38 on Nov 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:38 on Nov 21,2018
# vlog -reportprogress 300 ./PipeLined_CPU.sv 
# -- Compiling module PipeLined_CPU
# ** Error: ./PipeLined_CPU.sv(361): 'MuxALU3ALU2' already declared in this scope.
# ** Error: ./PipeLined_CPU.sv(364): 'MuxDbALU1' already declared in this scope.
# -- Compiling module mux2_1_Inbit5
# -- Compiling module mux2_1_Inbit64
# -- Compiling module Program_Counter
# -- Compiling module Adder64Bit
# -- Compiling module comparator
# ** Warning: ./PipeLined_CPU.sv(540): (vlog-2576) [BSOB] - Bit-select into 'temp' is out of bounds.
# End time: 10:23:38 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 22
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./PipeLined_CPU.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:35 on Nov 21,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:24:35 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:35 on Nov 21,2018
# vlog -reportprogress 300 ./Alubit.sv 
# -- Compiling module Alubit
# -- Compiling module fullAdder
# -- Compiling module mux8_1
# 
# Top level modules:
# 	Alubit
# End time: 10:24:35 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:36 on Nov 21,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module parallel_register
# 
# Top level modules:
# 	regfile
# End time: 10:24:36 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:36 on Nov 21,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 10:24:36 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:36 on Nov 21,2018
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_4to16
# -- Compiling module decoder_2to4
# -- Compiling module decoder_1to2
# 
# Top level modules:
# 	decoder_5to32
# End time: 10:24:36 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:36 on Nov 21,2018
# vlog -reportprogress 300 ./mux32_64_64.sv 
# -- Compiling module mux32_64_64
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_64_64
# End time: 10:24:36 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:36 on Nov 21,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 10:24:36 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:36 on Nov 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:24:37 on Nov 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:37 on Nov 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:24:37 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:37 on Nov 21,2018
# vlog -reportprogress 300 ./SignExtensions.sv 
# -- Compiling module signextender26
# -- Compiling module signextender19
# -- Compiling module signextender9
# -- Compiling module UnSignextender12
# 
# Top level modules:
# 	signextender26
# 	signextender19
# 	signextender9
# 	UnSignextender12
# End time: 10:24:37 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:37 on Nov 21,2018
# vlog -reportprogress 300 ./shifters.sv 
# -- Compiling module shift2Left
# -- Compiling module shiftShamt
# -- Compiling module shifter
# 
# Top level modules:
# 	shift2Left
# 	shiftShamt
# 	shifter
# End time: 10:24:37 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:37 on Nov 21,2018
# vlog -reportprogress 300 ./PipeLined_CPU.sv 
# -- Compiling module PipeLined_CPU
# -- Compiling module mux2_1_Inbit5
# -- Compiling module mux2_1_Inbit64
# -- Compiling module Program_Counter
# -- Compiling module Adder64Bit
# -- Compiling module comparator
# ** Warning: ./PipeLined_CPU.sv(540): (vlog-2576) [BSOB] - Bit-select into 'temp' is out of bounds.
# 
# Top level modules:
# 	PipeLined_CPU
# End time: 10:24:37 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:37 on Nov 21,2018
# vlog -reportprogress 300 ./Single_Cycle_CPU_stim.sv 
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 10:24:37 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 10:24:38 on Nov 21,2018
# Loading sv_std.std
# Loading work.cpustim
# Loading work.PipeLined_CPU
# Loading work.mux2_1_Inbit64
# Loading work.Program_Counter
# Loading work.shifter
# Loading work.Adder64Bit
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.parallel_register32
# Loading work.signextender9
# Loading work.UnSignextender12
# Loading work.signextender19
# Loading work.signextender26
# Loading work.mux2_1_Inbit5
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_1to2
# Loading work.decoder_4to16
# Loading work.decoder_2to4
# Loading work.mux32_64_64
# Loading work.parallel_register64
# Loading work.parallel_register13
# Loading work.comparator
# Loading work.alu
# Loading work.Alubit
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.D_FF_Reset
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.parallel_register
# ** Warning: (vsim-3015) ./PipeLined_CPU.sv(360): [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./PipeLined_CPU.sv(462).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/MuxALU3ALU2A File: ./PipeLined_CPU.sv
# ** Warning: (vsim-3015) ./PipeLined_CPU.sv(363): [PCDPC] - Port size (64) does not match connection size (1) for port 'in1'. The port definition is at: ./PipeLined_CPU.sv(462).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/MuxDbALU1A File: ./PipeLined_CPU.sv
# ** Warning: Design size of 11170 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test011_AddiB.arm
# ** Error: Assertion error.
#    Time: 110 ns  Scope: cpustim.cpu.Mem File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 190 ns  Scope: cpustim.cpu.Mem File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 230 ns  Scope: cpustim.cpu.Mem File: ./datamem.sv Line: 31
# ** Note: $stop    : ./Single_Cycle_CPU_stim.sv(32)
#    Time: 20050 ns  Iteration: 1  Instance: /cpustim
# Break in Module cpustim at ./Single_Cycle_CPU_stim.sv line 32
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:28:09 on Nov 21,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:28:09 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:28:09 on Nov 21,2018
# vlog -reportprogress 300 ./Alubit.sv 
# -- Compiling module Alubit
# -- Compiling module fullAdder
# -- Compiling module mux8_1
# 
# Top level modules:
# 	Alubit
# End time: 10:28:09 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:28:09 on Nov 21,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module parallel_register
# 
# Top level modules:
# 	regfile
# End time: 10:28:09 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:28:09 on Nov 21,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 10:28:10 on Nov 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:28:10 on Nov 21,2018
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_4to16
# -- Compiling module decoder_2to4
# -- Compiling module decoder_1to2
# 
# Top level modules:
# 	decoder_5to32
# End time: 10:28:10 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:28:10 on Nov 21,2018
# vlog -reportprogress 300 ./mux32_64_64.sv 
# -- Compiling module mux32_64_64
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_64_64
# End time: 10:28:10 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:28:10 on Nov 21,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 10:28:10 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:28:10 on Nov 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:28:10 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:28:10 on Nov 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:28:10 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:28:10 on Nov 21,2018
# vlog -reportprogress 300 ./SignExtensions.sv 
# -- Compiling module signextender26
# -- Compiling module signextender19
# -- Compiling module signextender9
# -- Compiling module UnSignextender12
# 
# Top level modules:
# 	signextender26
# 	signextender19
# 	signextender9
# 	UnSignextender12
# End time: 10:28:11 on Nov 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:28:11 on Nov 21,2018
# vlog -reportprogress 300 ./shifters.sv 
# -- Compiling module shift2Left
# -- Compiling module shiftShamt
# -- Compiling module shifter
# 
# Top level modules:
# 	shift2Left
# 	shiftShamt
# 	shifter
# End time: 10:28:11 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:28:11 on Nov 21,2018
# vlog -reportprogress 300 ./PipeLined_CPU.sv 
# -- Compiling module PipeLined_CPU
# -- Compiling module mux2_1_Inbit5
# -- Compiling module mux2_1_Inbit64
# -- Compiling module Program_Counter
# -- Compiling module Adder64Bit
# -- Compiling module comparator
# 
# Top level modules:
# 	PipeLined_CPU
# End time: 10:28:11 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:28:11 on Nov 21,2018
# vlog -reportprogress 300 ./Single_Cycle_CPU_stim.sv 
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 10:28:11 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:28:14 on Nov 21,2018, Elapsed time: 0:03:36
# Errors: 3, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 10:28:15 on Nov 21,2018
# Loading sv_std.std
# Loading work.cpustim
# Loading work.PipeLined_CPU
# Loading work.mux2_1_Inbit64
# Loading work.Program_Counter
# Loading work.shifter
# Loading work.Adder64Bit
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.parallel_register32
# Loading work.signextender9
# Loading work.UnSignextender12
# Loading work.signextender19
# Loading work.signextender26
# Loading work.mux2_1_Inbit5
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_1to2
# Loading work.decoder_4to16
# Loading work.decoder_2to4
# Loading work.mux32_64_64
# Loading work.parallel_register64
# Loading work.parallel_register13
# Loading work.comparator
# Loading work.alu
# Loading work.Alubit
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.D_FF_Reset
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.parallel_register
# ** Warning: (vsim-3015) ./PipeLined_CPU.sv(360): [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./PipeLined_CPU.sv(462).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/MuxALU3ALU2A File: ./PipeLined_CPU.sv
# ** Warning: (vsim-3015) ./PipeLined_CPU.sv(363): [PCDPC] - Port size (64) does not match connection size (1) for port 'in1'. The port definition is at: ./PipeLined_CPU.sv(462).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/MuxDbALU1A File: ./PipeLined_CPU.sv
# ** Warning: Design size of 11170 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test011_AddiB.arm
# ** Error: Assertion error.
#    Time: 110 ns  Scope: cpustim.cpu.Mem File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 190 ns  Scope: cpustim.cpu.Mem File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 230 ns  Scope: cpustim.cpu.Mem File: ./datamem.sv Line: 31
# ** Note: $stop    : ./Single_Cycle_CPU_stim.sv(32)
#    Time: 20050 ns  Iteration: 1  Instance: /cpustim
# Break in Module cpustim at ./Single_Cycle_CPU_stim.sv line 32
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:55 on Nov 21,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:37:55 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:55 on Nov 21,2018
# vlog -reportprogress 300 ./Alubit.sv 
# -- Compiling module Alubit
# -- Compiling module fullAdder
# -- Compiling module mux8_1
# 
# Top level modules:
# 	Alubit
# End time: 10:37:55 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:55 on Nov 21,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module parallel_register
# 
# Top level modules:
# 	regfile
# End time: 10:37:55 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:55 on Nov 21,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 10:37:55 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:55 on Nov 21,2018
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_4to16
# -- Compiling module decoder_2to4
# -- Compiling module decoder_1to2
# 
# Top level modules:
# 	decoder_5to32
# End time: 10:37:56 on Nov 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:56 on Nov 21,2018
# vlog -reportprogress 300 ./mux32_64_64.sv 
# -- Compiling module mux32_64_64
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_64_64
# End time: 10:37:56 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:56 on Nov 21,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 10:37:56 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:56 on Nov 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:37:56 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:56 on Nov 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:37:56 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:56 on Nov 21,2018
# vlog -reportprogress 300 ./SignExtensions.sv 
# -- Compiling module signextender26
# -- Compiling module signextender19
# -- Compiling module signextender9
# -- Compiling module UnSignextender12
# 
# Top level modules:
# 	signextender26
# 	signextender19
# 	signextender9
# 	UnSignextender12
# End time: 10:37:56 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:57 on Nov 21,2018
# vlog -reportprogress 300 ./shifters.sv 
# -- Compiling module shift2Left
# -- Compiling module shiftShamt
# -- Compiling module shifter
# 
# Top level modules:
# 	shift2Left
# 	shiftShamt
# 	shifter
# End time: 10:37:57 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:57 on Nov 21,2018
# vlog -reportprogress 300 ./PipeLined_CPU.sv 
# -- Compiling module PipeLined_CPU
# -- Compiling module mux2_1_Inbit5
# -- Compiling module mux2_1_Inbit64
# -- Compiling module Program_Counter
# -- Compiling module Adder64Bit
# -- Compiling module comparator
# 
# Top level modules:
# 	PipeLined_CPU
# End time: 10:37:57 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:57 on Nov 21,2018
# vlog -reportprogress 300 ./Single_Cycle_CPU_stim.sv 
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 10:37:57 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:38:01 on Nov 21,2018, Elapsed time: 0:09:46
# Errors: 3, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 10:38:01 on Nov 21,2018
# Loading sv_std.std
# Loading work.cpustim
# Loading work.PipeLined_CPU
# Loading work.mux2_1_Inbit64
# Loading work.Program_Counter
# Loading work.shifter
# Loading work.Adder64Bit
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.parallel_register32
# Loading work.signextender9
# Loading work.UnSignextender12
# Loading work.signextender19
# Loading work.signextender26
# Loading work.mux2_1_Inbit5
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_1to2
# Loading work.decoder_4to16
# Loading work.decoder_2to4
# Loading work.mux32_64_64
# Loading work.parallel_register64
# Loading work.parallel_register13
# Loading work.comparator
# Loading work.alu
# Loading work.Alubit
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.D_FF_Reset
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.parallel_register
# ** Warning: (vsim-3015) ./PipeLined_CPU.sv(360): [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./PipeLined_CPU.sv(462).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/MuxALU3ALU2A File: ./PipeLined_CPU.sv
# ** Warning: (vsim-3015) ./PipeLined_CPU.sv(363): [PCDPC] - Port size (64) does not match connection size (1) for port 'in1'. The port definition is at: ./PipeLined_CPU.sv(462).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/MuxDbALU1A File: ./PipeLined_CPU.sv
# ** Warning: Design size of 11170 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test011_AddiB.arm
# ** Note: $stop    : ./Single_Cycle_CPU_stim.sv(32)
#    Time: 20050 ns  Iteration: 1  Instance: /cpustim
# Break in Module cpustim at ./Single_Cycle_CPU_stim.sv line 32
add wave -position 7  sim:/cpustim/cpu/controls
add wave -position 8  sim:/cpustim/cpu/controls1
add wave -position 9  sim:/cpustim/cpu/controls2
add wave -position 10  sim:/cpustim/cpu/controls3
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Borbor/Documents/UW courses/EE/EE 469/Lab 4/cpustim_wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Borbor/Documents/UW courses/EE/EE 469/Lab 4/cpustim_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:56 on Nov 21,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:40:56 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:56 on Nov 21,2018
# vlog -reportprogress 300 ./Alubit.sv 
# -- Compiling module Alubit
# -- Compiling module fullAdder
# -- Compiling module mux8_1
# 
# Top level modules:
# 	Alubit
# End time: 10:40:56 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:56 on Nov 21,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module parallel_register
# 
# Top level modules:
# 	regfile
# End time: 10:40:57 on Nov 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:57 on Nov 21,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 10:40:57 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:57 on Nov 21,2018
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_4to16
# -- Compiling module decoder_2to4
# -- Compiling module decoder_1to2
# 
# Top level modules:
# 	decoder_5to32
# End time: 10:40:57 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:57 on Nov 21,2018
# vlog -reportprogress 300 ./mux32_64_64.sv 
# -- Compiling module mux32_64_64
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_64_64
# End time: 10:40:57 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:57 on Nov 21,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 10:40:57 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:57 on Nov 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:40:57 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:57 on Nov 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:40:57 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:57 on Nov 21,2018
# vlog -reportprogress 300 ./SignExtensions.sv 
# -- Compiling module signextender26
# -- Compiling module signextender19
# -- Compiling module signextender9
# -- Compiling module UnSignextender12
# 
# Top level modules:
# 	signextender26
# 	signextender19
# 	signextender9
# 	UnSignextender12
# End time: 10:40:58 on Nov 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:58 on Nov 21,2018
# vlog -reportprogress 300 ./shifters.sv 
# -- Compiling module shift2Left
# -- Compiling module shiftShamt
# -- Compiling module shifter
# 
# Top level modules:
# 	shift2Left
# 	shiftShamt
# 	shifter
# End time: 10:40:58 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:58 on Nov 21,2018
# vlog -reportprogress 300 ./PipeLined_CPU.sv 
# -- Compiling module PipeLined_CPU
# -- Compiling module mux2_1_Inbit5
# -- Compiling module mux2_1_Inbit64
# -- Compiling module Program_Counter
# -- Compiling module Adder64Bit
# -- Compiling module comparator
# 
# Top level modules:
# 	PipeLined_CPU
# End time: 10:40:58 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:58 on Nov 21,2018
# vlog -reportprogress 300 ./Single_Cycle_CPU_stim.sv 
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 10:40:58 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:41:02 on Nov 21,2018, Elapsed time: 0:03:01
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 10:41:03 on Nov 21,2018
# Loading sv_std.std
# Loading work.cpustim
# Loading work.PipeLined_CPU
# Loading work.mux2_1_Inbit64
# Loading work.Program_Counter
# Loading work.shifter
# Loading work.Adder64Bit
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.parallel_register32
# Loading work.signextender9
# Loading work.UnSignextender12
# Loading work.signextender19
# Loading work.signextender26
# Loading work.mux2_1_Inbit5
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_1to2
# Loading work.decoder_4to16
# Loading work.decoder_2to4
# Loading work.mux32_64_64
# Loading work.parallel_register64
# Loading work.parallel_register13
# Loading work.comparator
# Loading work.alu
# Loading work.Alubit
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.D_FF_Reset
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.parallel_register
# ** Warning: (vsim-3015) ./PipeLined_CPU.sv(360): [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./PipeLined_CPU.sv(462).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/MuxALU3ALU2A File: ./PipeLined_CPU.sv
# ** Warning: (vsim-3015) ./PipeLined_CPU.sv(363): [PCDPC] - Port size (64) does not match connection size (1) for port 'in1'. The port definition is at: ./PipeLined_CPU.sv(462).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/MuxDbALU1A File: ./PipeLined_CPU.sv
# ** Warning: Design size of 11170 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
#  Trace back: Bad sequence in.main_pane.memory.interior.cs.body.tree.lwchildsite.clipper.canvas.sfchildsite.tree, aborting query. (2)
#     while executing
# "$itk_component(tree) insertquery end """
#     (object "::.main_pane.memory.interior.cs.body.tree" method "::vsimwidgets::Hierarchy::requery" body line 3)
#     invoked from within
# "requery"
#     (object "::.main_pane.memory.interior.cs.body.tree" method "::FlatMemlist::UpdateFlatMemList" body line 8)
#     invoked from within
# "$tree UpdateFlatMemList"
#     (procedure "Memview::delayedUpdateMemoryList" line 6)
#     invoked from within
# "Memview::delayedUpdateMemoryList"
#     ("after" script)
#    <2:C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/tk8.5/bgerror.tcl:92: ::tkerror {Bad sequence in.main_pane.memory.interior.cs.body.tree.lwchildsite.clipper.canvas.sfchildsite.tree, aborting query. (2)}
#    <1:eval:1: ::tk::dialog::error::bgerror {Bad sequence in.main_pane.memory.interior.cs.body.tree.lwchildsite.clipper.canvas.sfchildsite.tree, aborting query. (2)}
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test011_AddiB.arm
# ** Note: $stop    : ./Single_Cycle_CPU_stim.sv(32)
#    Time: 20050 ns  Iteration: 1  Instance: /cpustim
# Break in Module cpustim at ./Single_Cycle_CPU_stim.sv line 32
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:38 on Nov 21,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:12:38 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:38 on Nov 21,2018
# vlog -reportprogress 300 ./Alubit.sv 
# -- Compiling module Alubit
# -- Compiling module fullAdder
# -- Compiling module mux8_1
# 
# Top level modules:
# 	Alubit
# End time: 11:12:38 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:38 on Nov 21,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module parallel_register
# 
# Top level modules:
# 	regfile
# End time: 11:12:39 on Nov 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:39 on Nov 21,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 11:12:39 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:39 on Nov 21,2018
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_4to16
# -- Compiling module decoder_2to4
# -- Compiling module decoder_1to2
# 
# Top level modules:
# 	decoder_5to32
# End time: 11:12:39 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:39 on Nov 21,2018
# vlog -reportprogress 300 ./mux32_64_64.sv 
# -- Compiling module mux32_64_64
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_64_64
# End time: 11:12:39 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:39 on Nov 21,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 11:12:39 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:39 on Nov 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:12:39 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:39 on Nov 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:12:40 on Nov 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:40 on Nov 21,2018
# vlog -reportprogress 300 ./SignExtensions.sv 
# -- Compiling module signextender26
# -- Compiling module signextender19
# -- Compiling module signextender9
# -- Compiling module UnSignextender12
# 
# Top level modules:
# 	signextender26
# 	signextender19
# 	signextender9
# 	UnSignextender12
# End time: 11:12:40 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:40 on Nov 21,2018
# vlog -reportprogress 300 ./shifters.sv 
# -- Compiling module shift2Left
# -- Compiling module shiftShamt
# -- Compiling module shifter
# 
# Top level modules:
# 	shift2Left
# 	shiftShamt
# 	shifter
# End time: 11:12:40 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:40 on Nov 21,2018
# vlog -reportprogress 300 ./PipeLined_CPU.sv 
# -- Compiling module PipeLined_CPU
# -- Compiling module mux2_1_Inbit5
# -- Compiling module mux2_1_Inbit64
# -- Compiling module Program_Counter
# -- Compiling module Adder64Bit
# -- Compiling module comparator
# 
# Top level modules:
# 	PipeLined_CPU
# End time: 11:12:40 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:40 on Nov 21,2018
# vlog -reportprogress 300 ./Single_Cycle_CPU_stim.sv 
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 11:12:40 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:12:44 on Nov 21,2018, Elapsed time: 0:31:41
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 11:12:44 on Nov 21,2018
# Loading sv_std.std
# Loading work.cpustim
# Loading work.PipeLined_CPU
# Loading work.mux2_1_Inbit64
# Loading work.Program_Counter
# Loading work.shifter
# Loading work.Adder64Bit
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.parallel_register32
# Loading work.signextender9
# Loading work.UnSignextender12
# Loading work.signextender19
# Loading work.signextender26
# Loading work.mux2_1_Inbit5
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_1to2
# Loading work.decoder_4to16
# Loading work.decoder_2to4
# Loading work.mux32_64_64
# Loading work.parallel_register64
# Loading work.parallel_register13
# Loading work.comparator
# Loading work.alu
# Loading work.Alubit
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.D_FF_Reset
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.parallel_register
# ** Warning: (vsim-3015) ./PipeLined_CPU.sv(360): [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./PipeLined_CPU.sv(462).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/MuxALU3ALU2A File: ./PipeLined_CPU.sv
# ** Warning: (vsim-3015) ./PipeLined_CPU.sv(363): [PCDPC] - Port size (64) does not match connection size (1) for port 'in1'. The port definition is at: ./PipeLined_CPU.sv(462).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/MuxDbALU1A File: ./PipeLined_CPU.sv
# ** Warning: Design size of 11170 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test011_AddiB.arm
# ** Note: $stop    : ./Single_Cycle_CPU_stim.sv(32)
#    Time: 20050 ns  Iteration: 1  Instance: /cpustim
# Break in Module cpustim at ./Single_Cycle_CPU_stim.sv line 32
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:08 on Nov 21,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:15:08 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:08 on Nov 21,2018
# vlog -reportprogress 300 ./Alubit.sv 
# -- Compiling module Alubit
# -- Compiling module fullAdder
# -- Compiling module mux8_1
# 
# Top level modules:
# 	Alubit
# End time: 11:15:08 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:08 on Nov 21,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module parallel_register
# 
# Top level modules:
# 	regfile
# End time: 11:15:09 on Nov 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:09 on Nov 21,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 11:15:09 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:09 on Nov 21,2018
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_4to16
# -- Compiling module decoder_2to4
# -- Compiling module decoder_1to2
# 
# Top level modules:
# 	decoder_5to32
# End time: 11:15:09 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:09 on Nov 21,2018
# vlog -reportprogress 300 ./mux32_64_64.sv 
# -- Compiling module mux32_64_64
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_64_64
# End time: 11:15:09 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:09 on Nov 21,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 11:15:09 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:09 on Nov 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:15:09 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:09 on Nov 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:15:10 on Nov 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:10 on Nov 21,2018
# vlog -reportprogress 300 ./SignExtensions.sv 
# -- Compiling module signextender26
# -- Compiling module signextender19
# -- Compiling module signextender9
# -- Compiling module UnSignextender12
# 
# Top level modules:
# 	signextender26
# 	signextender19
# 	signextender9
# 	UnSignextender12
# End time: 11:15:10 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:10 on Nov 21,2018
# vlog -reportprogress 300 ./shifters.sv 
# -- Compiling module shift2Left
# -- Compiling module shiftShamt
# -- Compiling module shifter
# 
# Top level modules:
# 	shift2Left
# 	shiftShamt
# 	shifter
# End time: 11:15:10 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:10 on Nov 21,2018
# vlog -reportprogress 300 ./PipeLined_CPU.sv 
# -- Compiling module PipeLined_CPU
# ** Error: ./PipeLined_CPU.sv(346): 'stage2d' already declared in this scope.
# -- Compiling module mux2_1_Inbit5
# -- Compiling module mux2_1_Inbit64
# -- Compiling module Program_Counter
# -- Compiling module Adder64Bit
# -- Compiling module comparator
# End time: 11:15:10 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 22
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./PipeLined_CPU.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:29 on Nov 21,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:16:29 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:29 on Nov 21,2018
# vlog -reportprogress 300 ./Alubit.sv 
# -- Compiling module Alubit
# -- Compiling module fullAdder
# -- Compiling module mux8_1
# 
# Top level modules:
# 	Alubit
# End time: 11:16:29 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:29 on Nov 21,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module parallel_register
# 
# Top level modules:
# 	regfile
# End time: 11:16:30 on Nov 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:30 on Nov 21,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 11:16:30 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:30 on Nov 21,2018
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_4to16
# -- Compiling module decoder_2to4
# -- Compiling module decoder_1to2
# 
# Top level modules:
# 	decoder_5to32
# End time: 11:16:30 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:30 on Nov 21,2018
# vlog -reportprogress 300 ./mux32_64_64.sv 
# -- Compiling module mux32_64_64
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_64_64
# End time: 11:16:30 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:30 on Nov 21,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 11:16:30 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:30 on Nov 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:16:30 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:30 on Nov 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:16:30 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:31 on Nov 21,2018
# vlog -reportprogress 300 ./SignExtensions.sv 
# -- Compiling module signextender26
# -- Compiling module signextender19
# -- Compiling module signextender9
# -- Compiling module UnSignextender12
# 
# Top level modules:
# 	signextender26
# 	signextender19
# 	signextender9
# 	UnSignextender12
# End time: 11:16:31 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:31 on Nov 21,2018
# vlog -reportprogress 300 ./shifters.sv 
# -- Compiling module shift2Left
# -- Compiling module shiftShamt
# -- Compiling module shifter
# 
# Top level modules:
# 	shift2Left
# 	shiftShamt
# 	shifter
# End time: 11:16:31 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:31 on Nov 21,2018
# vlog -reportprogress 300 ./PipeLined_CPU.sv 
# -- Compiling module PipeLined_CPU
# -- Compiling module mux2_1_Inbit5
# -- Compiling module mux2_1_Inbit64
# -- Compiling module Program_Counter
# -- Compiling module Adder64Bit
# -- Compiling module comparator
# 
# Top level modules:
# 	PipeLined_CPU
# End time: 11:16:31 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:31 on Nov 21,2018
# vlog -reportprogress 300 ./Single_Cycle_CPU_stim.sv 
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 11:16:31 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:16:35 on Nov 21,2018, Elapsed time: 0:03:51
# Errors: 4, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 11:16:35 on Nov 21,2018
# Loading sv_std.std
# Loading work.cpustim
# Loading work.PipeLined_CPU
# Loading work.mux2_1_Inbit64
# Loading work.Program_Counter
# Loading work.shifter
# Loading work.Adder64Bit
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.parallel_register32
# Loading work.parallel_register13
# Loading work.signextender9
# Loading work.UnSignextender12
# Loading work.signextender19
# Loading work.signextender26
# Loading work.mux2_1_Inbit5
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_1to2
# Loading work.decoder_4to16
# Loading work.decoder_2to4
# Loading work.mux32_64_64
# Loading work.parallel_register64
# Loading work.comparator
# Loading work.alu
# Loading work.Alubit
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.D_FF_Reset
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.parallel_register
# ** Warning: (vsim-3015) ./PipeLined_CPU.sv(346): [PCDPC] - Port size (13) does not match connection size (1) for port 'out'. The port definition is at: ./DFF.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/stage2D File: ./DFF.sv
# ** Warning: (vsim-3015) ./PipeLined_CPU.sv(361): [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./PipeLined_CPU.sv(463).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/MuxALU3ALU2A File: ./PipeLined_CPU.sv
# ** Warning: (vsim-3015) ./PipeLined_CPU.sv(364): [PCDPC] - Port size (64) does not match connection size (1) for port 'in1'. The port definition is at: ./PipeLined_CPU.sv(463).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/MuxDbALU1A File: ./PipeLined_CPU.sv
# ** Warning: Design size of 11184 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test011_AddiB.arm
# ** Note: $stop    : ./Single_Cycle_CPU_stim.sv(32)
#    Time: 20050 ns  Iteration: 1  Instance: /cpustim
# Break in Module cpustim at ./Single_Cycle_CPU_stim.sv line 32
add wave -position 8  sim:/cpustim/cpu/controls0
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Borbor/Documents/UW courses/EE/EE 469/Lab 4/cpustim_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:36 on Nov 21,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:18:36 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:36 on Nov 21,2018
# vlog -reportprogress 300 ./Alubit.sv 
# -- Compiling module Alubit
# -- Compiling module fullAdder
# -- Compiling module mux8_1
# 
# Top level modules:
# 	Alubit
# End time: 11:18:36 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:36 on Nov 21,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module parallel_register
# 
# Top level modules:
# 	regfile
# End time: 11:18:36 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:36 on Nov 21,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 11:18:36 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:36 on Nov 21,2018
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_4to16
# -- Compiling module decoder_2to4
# -- Compiling module decoder_1to2
# 
# Top level modules:
# 	decoder_5to32
# End time: 11:18:36 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:36 on Nov 21,2018
# vlog -reportprogress 300 ./mux32_64_64.sv 
# -- Compiling module mux32_64_64
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_64_64
# End time: 11:18:37 on Nov 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:37 on Nov 21,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 11:18:37 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:37 on Nov 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:18:37 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:37 on Nov 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:18:37 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:37 on Nov 21,2018
# vlog -reportprogress 300 ./SignExtensions.sv 
# -- Compiling module signextender26
# -- Compiling module signextender19
# -- Compiling module signextender9
# -- Compiling module UnSignextender12
# 
# Top level modules:
# 	signextender26
# 	signextender19
# 	signextender9
# 	UnSignextender12
# End time: 11:18:37 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:37 on Nov 21,2018
# vlog -reportprogress 300 ./shifters.sv 
# -- Compiling module shift2Left
# -- Compiling module shiftShamt
# -- Compiling module shifter
# 
# Top level modules:
# 	shift2Left
# 	shiftShamt
# 	shifter
# End time: 11:18:37 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:37 on Nov 21,2018
# vlog -reportprogress 300 ./PipeLined_CPU.sv 
# -- Compiling module PipeLined_CPU
# -- Compiling module mux2_1_Inbit5
# -- Compiling module mux2_1_Inbit64
# -- Compiling module Program_Counter
# -- Compiling module Adder64Bit
# -- Compiling module comparator
# 
# Top level modules:
# 	PipeLined_CPU
# End time: 11:18:38 on Nov 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:38 on Nov 21,2018
# vlog -reportprogress 300 ./Single_Cycle_CPU_stim.sv 
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 11:18:38 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:18:42 on Nov 21,2018, Elapsed time: 0:02:07
# Errors: 0, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 11:18:42 on Nov 21,2018
# Loading sv_std.std
# Loading work.cpustim
# Loading work.PipeLined_CPU
# Loading work.mux2_1_Inbit64
# Loading work.Program_Counter
# Loading work.shifter
# Loading work.Adder64Bit
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.parallel_register32
# Loading work.parallel_register13
# Loading work.signextender9
# Loading work.UnSignextender12
# Loading work.signextender19
# Loading work.signextender26
# Loading work.mux2_1_Inbit5
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_1to2
# Loading work.decoder_4to16
# Loading work.decoder_2to4
# Loading work.mux32_64_64
# Loading work.parallel_register64
# Loading work.comparator
# Loading work.alu
# Loading work.Alubit
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.D_FF_Reset
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.parallel_register
# ** Warning: (vsim-3015) ./PipeLined_CPU.sv(346): [PCDPC] - Port size (13) does not match connection size (1) for port 'out'. The port definition is at: ./DFF.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/stage2D File: ./DFF.sv
# ** Warning: (vsim-3015) ./PipeLined_CPU.sv(361): [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./PipeLined_CPU.sv(463).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/MuxALU3ALU2A File: ./PipeLined_CPU.sv
# ** Warning: (vsim-3015) ./PipeLined_CPU.sv(364): [PCDPC] - Port size (64) does not match connection size (1) for port 'in1'. The port definition is at: ./PipeLined_CPU.sv(463).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/MuxDbALU1A File: ./PipeLined_CPU.sv
# ** Warning: Design size of 11184 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test011_AddiB.arm
# ** Note: $stop    : ./Single_Cycle_CPU_stim.sv(32)
#    Time: 20050 ns  Iteration: 1  Instance: /cpustim
# Break in Module cpustim at ./Single_Cycle_CPU_stim.sv line 32
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:28 on Nov 21,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:20:28 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:28 on Nov 21,2018
# vlog -reportprogress 300 ./Alubit.sv 
# -- Compiling module Alubit
# -- Compiling module fullAdder
# -- Compiling module mux8_1
# 
# Top level modules:
# 	Alubit
# End time: 11:20:28 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:28 on Nov 21,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module parallel_register
# 
# Top level modules:
# 	regfile
# End time: 11:20:28 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:28 on Nov 21,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 11:20:28 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:28 on Nov 21,2018
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_4to16
# -- Compiling module decoder_2to4
# -- Compiling module decoder_1to2
# 
# Top level modules:
# 	decoder_5to32
# End time: 11:20:28 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:28 on Nov 21,2018
# vlog -reportprogress 300 ./mux32_64_64.sv 
# -- Compiling module mux32_64_64
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_64_64
# End time: 11:20:29 on Nov 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:29 on Nov 21,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 11:20:29 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:29 on Nov 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:20:29 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:29 on Nov 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:20:29 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:29 on Nov 21,2018
# vlog -reportprogress 300 ./SignExtensions.sv 
# -- Compiling module signextender26
# -- Compiling module signextender19
# -- Compiling module signextender9
# -- Compiling module UnSignextender12
# 
# Top level modules:
# 	signextender26
# 	signextender19
# 	signextender9
# 	UnSignextender12
# End time: 11:20:30 on Nov 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:30 on Nov 21,2018
# vlog -reportprogress 300 ./shifters.sv 
# -- Compiling module shift2Left
# -- Compiling module shiftShamt
# -- Compiling module shifter
# 
# Top level modules:
# 	shift2Left
# 	shiftShamt
# 	shifter
# End time: 11:20:30 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:30 on Nov 21,2018
# vlog -reportprogress 300 ./PipeLined_CPU.sv 
# -- Compiling module PipeLined_CPU
# -- Compiling module mux2_1_Inbit5
# -- Compiling module mux2_1_Inbit64
# -- Compiling module Program_Counter
# -- Compiling module Adder64Bit
# -- Compiling module comparator
# 
# Top level modules:
# 	PipeLined_CPU
# End time: 11:20:30 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:30 on Nov 21,2018
# vlog -reportprogress 300 ./Single_Cycle_CPU_stim.sv 
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 11:20:30 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:20:34 on Nov 21,2018, Elapsed time: 0:01:52
# Errors: 0, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 11:20:34 on Nov 21,2018
# Loading sv_std.std
# Loading work.cpustim
# Loading work.PipeLined_CPU
# Loading work.mux2_1_Inbit64
# Loading work.Program_Counter
# Loading work.shifter
# Loading work.Adder64Bit
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.parallel_register32
# Loading work.parallel_register13
# Loading work.signextender9
# Loading work.UnSignextender12
# Loading work.signextender19
# Loading work.signextender26
# Loading work.mux2_1_Inbit5
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_1to2
# Loading work.decoder_4to16
# Loading work.decoder_2to4
# Loading work.mux32_64_64
# Loading work.parallel_register64
# Loading work.comparator
# Loading work.alu
# Loading work.Alubit
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.D_FF_Reset
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.parallel_register
# ** Warning: (vsim-3015) ./PipeLined_CPU.sv(361): [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./PipeLined_CPU.sv(463).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/MuxALU3ALU2A File: ./PipeLined_CPU.sv
# ** Warning: (vsim-3015) ./PipeLined_CPU.sv(364): [PCDPC] - Port size (64) does not match connection size (1) for port 'in1'. The port definition is at: ./PipeLined_CPU.sv(463).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/MuxDbALU1A File: ./PipeLined_CPU.sv
# ** Warning: Design size of 11184 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test011_AddiB.arm
# ** Note: $stop    : ./Single_Cycle_CPU_stim.sv(32)
#    Time: 20050 ns  Iteration: 1  Instance: /cpustim
# Break in Module cpustim at ./Single_Cycle_CPU_stim.sv line 32
add wave -position 12  sim:/cpustim/cpu/sel1
add wave -position 13  sim:/cpustim/cpu/sel2
add wave -position 14  sim:/cpustim/cpu/sel3
add wave -position 15  sim:/cpustim/cpu/sel4
add wave -position 16  sim:/cpustim/cpu/sel5
add wave -position 17  sim:/cpustim/cpu/sel6
doru
# invalid command name "doru"
do 
# No filename specified
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:18 on Nov 21,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:39:18 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:18 on Nov 21,2018
# vlog -reportprogress 300 ./Alubit.sv 
# -- Compiling module Alubit
# -- Compiling module fullAdder
# -- Compiling module mux8_1
# 
# Top level modules:
# 	Alubit
# End time: 11:39:18 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:18 on Nov 21,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module parallel_register
# 
# Top level modules:
# 	regfile
# End time: 11:39:18 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:18 on Nov 21,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 11:39:18 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:18 on Nov 21,2018
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_4to16
# -- Compiling module decoder_2to4
# -- Compiling module decoder_1to2
# 
# Top level modules:
# 	decoder_5to32
# End time: 11:39:18 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:18 on Nov 21,2018
# vlog -reportprogress 300 ./mux32_64_64.sv 
# -- Compiling module mux32_64_64
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_64_64
# End time: 11:39:18 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:18 on Nov 21,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 11:39:19 on Nov 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:19 on Nov 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:39:19 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:19 on Nov 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:39:19 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:19 on Nov 21,2018
# vlog -reportprogress 300 ./SignExtensions.sv 
# -- Compiling module signextender26
# -- Compiling module signextender19
# -- Compiling module signextender9
# -- Compiling module UnSignextender12
# 
# Top level modules:
# 	signextender26
# 	signextender19
# 	signextender9
# 	UnSignextender12
# End time: 11:39:19 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:19 on Nov 21,2018
# vlog -reportprogress 300 ./shifters.sv 
# -- Compiling module shift2Left
# -- Compiling module shiftShamt
# -- Compiling module shifter
# 
# Top level modules:
# 	shift2Left
# 	shiftShamt
# 	shifter
# End time: 11:39:19 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:19 on Nov 21,2018
# vlog -reportprogress 300 ./PipeLined_CPU.sv 
# -- Compiling module PipeLined_CPU
# -- Compiling module mux2_1_Inbit5
# -- Compiling module mux2_1_Inbit64
# -- Compiling module Program_Counter
# -- Compiling module Adder64Bit
# -- Compiling module comparator
# 
# Top level modules:
# 	PipeLined_CPU
# End time: 11:39:19 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:20 on Nov 21,2018
# vlog -reportprogress 300 ./Single_Cycle_CPU_stim.sv 
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 11:39:20 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:39:24 on Nov 21,2018, Elapsed time: 0:18:50
# Errors: 2, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 11:39:24 on Nov 21,2018
# Loading sv_std.std
# Loading work.cpustim
# Loading work.PipeLined_CPU
# Loading work.mux2_1_Inbit64
# Loading work.Program_Counter
# Loading work.shifter
# Loading work.Adder64Bit
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.parallel_register32
# Loading work.parallel_register13
# Loading work.signextender9
# Loading work.UnSignextender12
# Loading work.signextender19
# Loading work.signextender26
# Loading work.mux2_1_Inbit5
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_1to2
# Loading work.decoder_4to16
# Loading work.decoder_2to4
# Loading work.mux32_64_64
# Loading work.parallel_register64
# Loading work.comparator
# Loading work.alu
# Loading work.Alubit
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.D_FF_Reset
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.parallel_register
# ** Warning: (vsim-3015) ./PipeLined_CPU.sv(361): [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./PipeLined_CPU.sv(463).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/MuxALU3ALU2A File: ./PipeLined_CPU.sv
# ** Warning: (vsim-3015) ./PipeLined_CPU.sv(364): [PCDPC] - Port size (64) does not match connection size (1) for port 'in1'. The port definition is at: ./PipeLined_CPU.sv(463).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/MuxDbALU1A File: ./PipeLined_CPU.sv
# ** Warning: Design size of 11184 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test011_AddiB.arm
# ** Note: $stop    : ./Single_Cycle_CPU_stim.sv(32)
#    Time: 20050 ns  Iteration: 1  Instance: /cpustim
# Break in Module cpustim at ./Single_Cycle_CPU_stim.sv line 32
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:44 on Nov 21,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:40:44 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:44 on Nov 21,2018
# vlog -reportprogress 300 ./Alubit.sv 
# -- Compiling module Alubit
# -- Compiling module fullAdder
# -- Compiling module mux8_1
# 
# Top level modules:
# 	Alubit
# End time: 11:40:44 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:45 on Nov 21,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module parallel_register
# 
# Top level modules:
# 	regfile
# End time: 11:40:45 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:45 on Nov 21,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 11:40:45 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:45 on Nov 21,2018
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_4to16
# -- Compiling module decoder_2to4
# -- Compiling module decoder_1to2
# 
# Top level modules:
# 	decoder_5to32
# End time: 11:40:45 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:45 on Nov 21,2018
# vlog -reportprogress 300 ./mux32_64_64.sv 
# -- Compiling module mux32_64_64
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_64_64
# End time: 11:40:45 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:45 on Nov 21,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 11:40:45 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:45 on Nov 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:40:45 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:45 on Nov 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:40:46 on Nov 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:46 on Nov 21,2018
# vlog -reportprogress 300 ./SignExtensions.sv 
# -- Compiling module signextender26
# -- Compiling module signextender19
# -- Compiling module signextender9
# -- Compiling module UnSignextender12
# 
# Top level modules:
# 	signextender26
# 	signextender19
# 	signextender9
# 	UnSignextender12
# End time: 11:40:46 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:46 on Nov 21,2018
# vlog -reportprogress 300 ./shifters.sv 
# -- Compiling module shift2Left
# -- Compiling module shiftShamt
# -- Compiling module shifter
# 
# Top level modules:
# 	shift2Left
# 	shiftShamt
# 	shifter
# End time: 11:40:46 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:46 on Nov 21,2018
# vlog -reportprogress 300 ./PipeLined_CPU.sv 
# -- Compiling module PipeLined_CPU
# -- Compiling module mux2_1_Inbit5
# -- Compiling module mux2_1_Inbit64
# -- Compiling module Program_Counter
# -- Compiling module Adder64Bit
# -- Compiling module comparator
# 
# Top level modules:
# 	PipeLined_CPU
# End time: 11:40:46 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:46 on Nov 21,2018
# vlog -reportprogress 300 ./Single_Cycle_CPU_stim.sv 
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 11:40:46 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:40:50 on Nov 21,2018, Elapsed time: 0:01:26
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 11:40:50 on Nov 21,2018
# Loading sv_std.std
# Loading work.cpustim
# Loading work.PipeLined_CPU
# Loading work.mux2_1_Inbit64
# Loading work.Program_Counter
# Loading work.shifter
# Loading work.Adder64Bit
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.parallel_register32
# Loading work.parallel_register13
# Loading work.signextender9
# Loading work.UnSignextender12
# Loading work.signextender19
# Loading work.signextender26
# Loading work.mux2_1_Inbit5
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_1to2
# Loading work.decoder_4to16
# Loading work.decoder_2to4
# Loading work.mux32_64_64
# Loading work.parallel_register64
# Loading work.comparator
# Loading work.alu
# Loading work.Alubit
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.D_FF_Reset
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.parallel_register
# ** Warning: (vsim-3015) ./PipeLined_CPU.sv(361): [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./PipeLined_CPU.sv(463).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/MuxALU3ALU2A File: ./PipeLined_CPU.sv
# ** Warning: (vsim-3015) ./PipeLined_CPU.sv(364): [PCDPC] - Port size (64) does not match connection size (1) for port 'in1'. The port definition is at: ./PipeLined_CPU.sv(463).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/MuxDbALU1A File: ./PipeLined_CPU.sv
# ** Warning: Design size of 11184 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test011_AddiB.arm
# ** Note: $stop    : ./Single_Cycle_CPU_stim.sv(32)
#    Time: 450 ns  Iteration: 1  Instance: /cpustim
# Break in Module cpustim at ./Single_Cycle_CPU_stim.sv line 32
add wave -position 12  sim:/cpustim/cpu/sel1
add wave -position 13  sim:/cpustim/cpu/sel2
add wave -position 14  sim:/cpustim/cpu/sel3
add wave -position 15  sim:/cpustim/cpu/sel4
add wave -position 16  sim:/cpustim/cpu/sel5
add wave -position 17  sim:/cpustim/cpu/sel6
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Borbor/Documents/UW courses/EE/EE 469/Lab 4/cpustim_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:18 on Nov 21,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:42:18 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:18 on Nov 21,2018
# vlog -reportprogress 300 ./Alubit.sv 
# -- Compiling module Alubit
# -- Compiling module fullAdder
# -- Compiling module mux8_1
# 
# Top level modules:
# 	Alubit
# End time: 11:42:18 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:19 on Nov 21,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module parallel_register
# 
# Top level modules:
# 	regfile
# End time: 11:42:19 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:19 on Nov 21,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 11:42:19 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:19 on Nov 21,2018
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_4to16
# -- Compiling module decoder_2to4
# -- Compiling module decoder_1to2
# 
# Top level modules:
# 	decoder_5to32
# End time: 11:42:19 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:19 on Nov 21,2018
# vlog -reportprogress 300 ./mux32_64_64.sv 
# -- Compiling module mux32_64_64
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_64_64
# End time: 11:42:19 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:19 on Nov 21,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 11:42:19 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:19 on Nov 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:42:19 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:20 on Nov 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:42:20 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:20 on Nov 21,2018
# vlog -reportprogress 300 ./SignExtensions.sv 
# -- Compiling module signextender26
# -- Compiling module signextender19
# -- Compiling module signextender9
# -- Compiling module UnSignextender12
# 
# Top level modules:
# 	signextender26
# 	signextender19
# 	signextender9
# 	UnSignextender12
# End time: 11:42:20 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:20 on Nov 21,2018
# vlog -reportprogress 300 ./shifters.sv 
# -- Compiling module shift2Left
# -- Compiling module shiftShamt
# -- Compiling module shifter
# 
# Top level modules:
# 	shift2Left
# 	shiftShamt
# 	shifter
# End time: 11:42:20 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:21 on Nov 21,2018
# vlog -reportprogress 300 ./PipeLined_CPU.sv 
# -- Compiling module PipeLined_CPU
# -- Compiling module mux2_1_Inbit5
# -- Compiling module mux2_1_Inbit64
# -- Compiling module Program_Counter
# -- Compiling module Adder64Bit
# -- Compiling module comparator
# 
# Top level modules:
# 	PipeLined_CPU
# End time: 11:42:21 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:21 on Nov 21,2018
# vlog -reportprogress 300 ./Single_Cycle_CPU_stim.sv 
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 11:42:21 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:42:26 on Nov 21,2018, Elapsed time: 0:01:36
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 11:42:26 on Nov 21,2018
# Loading sv_std.std
# Loading work.cpustim
# Loading work.PipeLined_CPU
# Loading work.mux2_1_Inbit64
# Loading work.Program_Counter
# Loading work.shifter
# Loading work.Adder64Bit
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.parallel_register32
# Loading work.parallel_register13
# Loading work.signextender9
# Loading work.UnSignextender12
# Loading work.signextender19
# Loading work.signextender26
# Loading work.mux2_1_Inbit5
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_1to2
# Loading work.decoder_4to16
# Loading work.decoder_2to4
# Loading work.mux32_64_64
# Loading work.parallel_register64
# Loading work.comparator
# Loading work.alu
# Loading work.Alubit
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.D_FF_Reset
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.parallel_register
# ** Warning: (vsim-3015) ./PipeLined_CPU.sv(361): [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./PipeLined_CPU.sv(463).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/MuxALU3ALU2A File: ./PipeLined_CPU.sv
# ** Warning: (vsim-3015) ./PipeLined_CPU.sv(364): [PCDPC] - Port size (64) does not match connection size (1) for port 'in1'. The port definition is at: ./PipeLined_CPU.sv(463).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/MuxDbALU1A File: ./PipeLined_CPU.sv
# ** Warning: Design size of 11184 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test011_AddiB.arm
# ** Note: $stop    : ./Single_Cycle_CPU_stim.sv(32)
#    Time: 450 ns  Iteration: 1  Instance: /cpustim
# Break in Module cpustim at ./Single_Cycle_CPU_stim.sv line 32
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:34 on Nov 21,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:57:34 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:34 on Nov 21,2018
# vlog -reportprogress 300 ./Alubit.sv 
# -- Compiling module Alubit
# -- Compiling module fullAdder
# -- Compiling module mux8_1
# 
# Top level modules:
# 	Alubit
# End time: 11:57:34 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:34 on Nov 21,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module parallel_register
# 
# Top level modules:
# 	regfile
# End time: 11:57:34 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:34 on Nov 21,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 11:57:34 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:34 on Nov 21,2018
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_4to16
# -- Compiling module decoder_2to4
# -- Compiling module decoder_1to2
# 
# Top level modules:
# 	decoder_5to32
# End time: 11:57:35 on Nov 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:35 on Nov 21,2018
# vlog -reportprogress 300 ./mux32_64_64.sv 
# -- Compiling module mux32_64_64
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_64_64
# End time: 11:57:35 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:35 on Nov 21,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 11:57:35 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:35 on Nov 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:57:35 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:35 on Nov 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:57:35 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:35 on Nov 21,2018
# vlog -reportprogress 300 ./SignExtensions.sv 
# -- Compiling module signextender26
# -- Compiling module signextender19
# -- Compiling module signextender9
# -- Compiling module UnSignextender12
# 
# Top level modules:
# 	signextender26
# 	signextender19
# 	signextender9
# 	UnSignextender12
# End time: 11:57:35 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:35 on Nov 21,2018
# vlog -reportprogress 300 ./shifters.sv 
# -- Compiling module shift2Left
# -- Compiling module shiftShamt
# -- Compiling module shifter
# 
# Top level modules:
# 	shift2Left
# 	shiftShamt
# 	shifter
# End time: 11:57:36 on Nov 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:36 on Nov 21,2018
# vlog -reportprogress 300 ./PipeLined_CPU.sv 
# -- Compiling module PipeLined_CPU
# -- Compiling module mux2_1_Inbit5
# -- Compiling module mux2_1_Inbit64
# -- Compiling module Program_Counter
# -- Compiling module Adder64Bit
# -- Compiling module comparator
# 
# Top level modules:
# 	PipeLined_CPU
# End time: 11:57:36 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:36 on Nov 21,2018
# vlog -reportprogress 300 ./Single_Cycle_CPU_stim.sv 
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 11:57:36 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:57:39 on Nov 21,2018, Elapsed time: 0:15:13
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 11:57:39 on Nov 21,2018
# Loading sv_std.std
# Loading work.cpustim
# Loading work.PipeLined_CPU
# Loading work.mux2_1_Inbit64
# Loading work.Program_Counter
# Loading work.shifter
# Loading work.Adder64Bit
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.parallel_register32
# Loading work.parallel_register13
# Loading work.signextender9
# Loading work.UnSignextender12
# Loading work.signextender19
# Loading work.signextender26
# Loading work.mux2_1_Inbit5
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_1to2
# Loading work.decoder_4to16
# Loading work.decoder_2to4
# Loading work.mux32_64_64
# Loading work.parallel_register64
# Loading work.comparator
# Loading work.alu
# Loading work.Alubit
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.D_FF_Reset
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.parallel_register
# ** Warning: (vsim-3015) ./PipeLined_CPU.sv(361): [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./PipeLined_CPU.sv(463).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/MuxALU3ALU2A File: ./PipeLined_CPU.sv
# ** Warning: (vsim-3015) ./PipeLined_CPU.sv(364): [PCDPC] - Port size (64) does not match connection size (1) for port 'in1'. The port definition is at: ./PipeLined_CPU.sv(463).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/MuxDbALU1A File: ./PipeLined_CPU.sv
# ** Warning: Design size of 11184 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test011_AddiB.arm
# ** Note: $stop    : ./Single_Cycle_CPU_stim.sv(32)
#    Time: 450 ns  Iteration: 1  Instance: /cpustim
# Break in Module cpustim at ./Single_Cycle_CPU_stim.sv line 32
# End time: 09:30:09 on Nov 26,2018, Elapsed time: 117:32:30
# Errors: 0, Warnings: 4
