Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/digitalLogic_slides/random/prj1/test4_test4_sch_tb_isim_beh.exe -prj D:/digitalLogic_slides/random/prj1/test4_test4_sch_tb_beh.prj work.test4_test4_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/digitalLogic_slides/random/prj1/test4.vf" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "D:/digitalLogic_slides/random/prj1/t5.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling module glbl
Compiling module VCC
Compiling module CB4CE_HXILINX_test4
Compiling module AND2
Compiling module OR2
Compiling module ADD4_HXILINX_test4
Compiling module GND
Compiling module FD4CE_HXILINX_test4
Compiling module ADD8_HXILINX_test4
Compiling module FD8CE_HXILINX_test4
Compiling module INV
Compiling module FTCE_HXILINX_test4
Compiling module NOR2
Compiling module NOR3
Compiling module COMPM8_HXILINX_test4
Compiling module test4
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package vl_types
Compiling architecture behavioral of entity test4_test4_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Compiled 16 Verilog Units
Built simulation executable D:/digitalLogic_slides/random/prj1/test4_test4_sch_tb_isim_beh.exe
Fuse Memory Usage: 51844 KB
Fuse CPU Usage: 796 ms
