Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Jul 27 11:29:07 2025
| Host         : ArvinGhaloosian running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_lab6_timing_summary_routed.rpt -pb top_lab6_timing_summary_routed.pb -rpx top_lab6_timing_summary_routed.rpx -warn_on_violation
| Design       : top_lab6
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    8           
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (296)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (296)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: SW[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SW[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SW[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SW[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SW[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/counter_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/counter_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/counter_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/counter_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/counter_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/counter_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/counter_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/counter_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/counter_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/counter_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/counter_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/counter_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/counter_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/counter_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/counter_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/counter_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/counter_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/counter_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/counter_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/counter_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/counter_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/counter_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/counter_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/counter_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/counter_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/counter_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/counter_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/counter_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/counter_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/counter_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/counter_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/counter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.300        0.000                      0                   51        0.252        0.000                      0                   51        4.500        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.300        0.000                      0                   51        0.252        0.000                      0                   51        4.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.300ns  (required time - arrival time)
  Source:                 clk1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 2.200ns (79.917%)  route 0.553ns (20.083%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.720     5.323    clk1/CLK_IBUF_BUFG
    SLICE_X2Y85          FDCE                                         r  clk1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDCE (Prop_fdce_C_Q)         0.518     5.841 r  clk1/counter_reg[1]/Q
                         net (fo=2, routed)           0.553     6.394    clk1/data2
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.051 r  clk1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    clk1/counter_reg[0]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  clk1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.168    clk1/counter_reg[4]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.285 r  clk1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    clk1/counter_reg[8]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.402 r  clk1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    clk1/counter_reg[12]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.519 r  clk1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.519    clk1/counter_reg[16]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.636 r  clk1/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.636    clk1/counter_reg[20]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.753 r  clk1/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.753    clk1/counter_reg[24]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.076 r  clk1/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.076    clk1/counter_reg[28]_i_1_n_6
    SLICE_X2Y92          FDCE                                         r  clk1/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.604    15.027    clk1/CLK_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  clk1/counter_reg[29]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDCE (Setup_fdce_C_D)        0.109    15.375    clk1/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -8.076    
  -------------------------------------------------------------------
                         slack                                  7.300    

Slack (MET) :             7.308ns  (required time - arrival time)
  Source:                 clk1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 2.192ns (79.859%)  route 0.553ns (20.141%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.720     5.323    clk1/CLK_IBUF_BUFG
    SLICE_X2Y85          FDCE                                         r  clk1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDCE (Prop_fdce_C_Q)         0.518     5.841 r  clk1/counter_reg[1]/Q
                         net (fo=2, routed)           0.553     6.394    clk1/data2
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.051 r  clk1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    clk1/counter_reg[0]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  clk1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.168    clk1/counter_reg[4]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.285 r  clk1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    clk1/counter_reg[8]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.402 r  clk1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    clk1/counter_reg[12]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.519 r  clk1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.519    clk1/counter_reg[16]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.636 r  clk1/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.636    clk1/counter_reg[20]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.753 r  clk1/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.753    clk1/counter_reg[24]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.068 r  clk1/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.068    clk1/counter_reg[28]_i_1_n_4
    SLICE_X2Y92          FDCE                                         r  clk1/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.604    15.027    clk1/CLK_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  clk1/counter_reg[31]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDCE (Setup_fdce_C_D)        0.109    15.375    clk1/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                  7.308    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 clk1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 2.116ns (79.285%)  route 0.553ns (20.715%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.720     5.323    clk1/CLK_IBUF_BUFG
    SLICE_X2Y85          FDCE                                         r  clk1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDCE (Prop_fdce_C_Q)         0.518     5.841 r  clk1/counter_reg[1]/Q
                         net (fo=2, routed)           0.553     6.394    clk1/data2
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.051 r  clk1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    clk1/counter_reg[0]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  clk1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.168    clk1/counter_reg[4]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.285 r  clk1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    clk1/counter_reg[8]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.402 r  clk1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    clk1/counter_reg[12]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.519 r  clk1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.519    clk1/counter_reg[16]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.636 r  clk1/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.636    clk1/counter_reg[20]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.753 r  clk1/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.753    clk1/counter_reg[24]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.992 r  clk1/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.992    clk1/counter_reg[28]_i_1_n_5
    SLICE_X2Y92          FDCE                                         r  clk1/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.604    15.027    clk1/CLK_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  clk1/counter_reg[30]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDCE (Setup_fdce_C_D)        0.109    15.375    clk1/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                  7.384    

Slack (MET) :             7.404ns  (required time - arrival time)
  Source:                 clk1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 2.096ns (79.129%)  route 0.553ns (20.871%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.720     5.323    clk1/CLK_IBUF_BUFG
    SLICE_X2Y85          FDCE                                         r  clk1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDCE (Prop_fdce_C_Q)         0.518     5.841 r  clk1/counter_reg[1]/Q
                         net (fo=2, routed)           0.553     6.394    clk1/data2
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.051 r  clk1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    clk1/counter_reg[0]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  clk1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.168    clk1/counter_reg[4]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.285 r  clk1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    clk1/counter_reg[8]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.402 r  clk1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    clk1/counter_reg[12]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.519 r  clk1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.519    clk1/counter_reg[16]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.636 r  clk1/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.636    clk1/counter_reg[20]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.753 r  clk1/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.753    clk1/counter_reg[24]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.972 r  clk1/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.972    clk1/counter_reg[28]_i_1_n_7
    SLICE_X2Y92          FDCE                                         r  clk1/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.604    15.027    clk1/CLK_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  clk1/counter_reg[28]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDCE (Setup_fdce_C_D)        0.109    15.375    clk1/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                  7.404    

Slack (MET) :             7.417ns  (required time - arrival time)
  Source:                 clk1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 2.083ns (79.026%)  route 0.553ns (20.974%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.720     5.323    clk1/CLK_IBUF_BUFG
    SLICE_X2Y85          FDCE                                         r  clk1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDCE (Prop_fdce_C_Q)         0.518     5.841 r  clk1/counter_reg[1]/Q
                         net (fo=2, routed)           0.553     6.394    clk1/data2
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.051 r  clk1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    clk1/counter_reg[0]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  clk1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.168    clk1/counter_reg[4]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.285 r  clk1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    clk1/counter_reg[8]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.402 r  clk1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    clk1/counter_reg[12]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.519 r  clk1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.519    clk1/counter_reg[16]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.636 r  clk1/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.636    clk1/counter_reg[20]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.959 r  clk1/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.959    clk1/counter_reg[24]_i_1_n_6
    SLICE_X2Y91          FDCE                                         r  clk1/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.604    15.027    clk1/CLK_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  clk1/counter_reg[25]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y91          FDCE (Setup_fdce_C_D)        0.109    15.375    clk1/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -7.959    
  -------------------------------------------------------------------
                         slack                                  7.417    

Slack (MET) :             7.425ns  (required time - arrival time)
  Source:                 clk1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 2.075ns (78.962%)  route 0.553ns (21.038%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.720     5.323    clk1/CLK_IBUF_BUFG
    SLICE_X2Y85          FDCE                                         r  clk1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDCE (Prop_fdce_C_Q)         0.518     5.841 r  clk1/counter_reg[1]/Q
                         net (fo=2, routed)           0.553     6.394    clk1/data2
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.051 r  clk1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    clk1/counter_reg[0]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  clk1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.168    clk1/counter_reg[4]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.285 r  clk1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    clk1/counter_reg[8]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.402 r  clk1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    clk1/counter_reg[12]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.519 r  clk1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.519    clk1/counter_reg[16]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.636 r  clk1/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.636    clk1/counter_reg[20]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.951 r  clk1/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.951    clk1/counter_reg[24]_i_1_n_4
    SLICE_X2Y91          FDCE                                         r  clk1/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.604    15.027    clk1/CLK_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  clk1/counter_reg[27]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y91          FDCE (Setup_fdce_C_D)        0.109    15.375    clk1/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  7.425    

Slack (MET) :             7.501ns  (required time - arrival time)
  Source:                 clk1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 1.999ns (78.335%)  route 0.553ns (21.665%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.720     5.323    clk1/CLK_IBUF_BUFG
    SLICE_X2Y85          FDCE                                         r  clk1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDCE (Prop_fdce_C_Q)         0.518     5.841 r  clk1/counter_reg[1]/Q
                         net (fo=2, routed)           0.553     6.394    clk1/data2
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.051 r  clk1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    clk1/counter_reg[0]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  clk1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.168    clk1/counter_reg[4]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.285 r  clk1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    clk1/counter_reg[8]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.402 r  clk1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    clk1/counter_reg[12]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.519 r  clk1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.519    clk1/counter_reg[16]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.636 r  clk1/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.636    clk1/counter_reg[20]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.875 r  clk1/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.875    clk1/counter_reg[24]_i_1_n_5
    SLICE_X2Y91          FDCE                                         r  clk1/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.604    15.027    clk1/CLK_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  clk1/counter_reg[26]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y91          FDCE (Setup_fdce_C_D)        0.109    15.375    clk1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  7.501    

Slack (MET) :             7.521ns  (required time - arrival time)
  Source:                 clk1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 1.979ns (78.164%)  route 0.553ns (21.836%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.720     5.323    clk1/CLK_IBUF_BUFG
    SLICE_X2Y85          FDCE                                         r  clk1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDCE (Prop_fdce_C_Q)         0.518     5.841 r  clk1/counter_reg[1]/Q
                         net (fo=2, routed)           0.553     6.394    clk1/data2
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.051 r  clk1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    clk1/counter_reg[0]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  clk1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.168    clk1/counter_reg[4]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.285 r  clk1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    clk1/counter_reg[8]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.402 r  clk1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    clk1/counter_reg[12]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.519 r  clk1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.519    clk1/counter_reg[16]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.636 r  clk1/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.636    clk1/counter_reg[20]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.855 r  clk1/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.855    clk1/counter_reg[24]_i_1_n_7
    SLICE_X2Y91          FDCE                                         r  clk1/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.604    15.027    clk1/CLK_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  clk1/counter_reg[24]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y91          FDCE (Setup_fdce_C_D)        0.109    15.375    clk1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                  7.521    

Slack (MET) :             7.533ns  (required time - arrival time)
  Source:                 clk1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 1.966ns (78.052%)  route 0.553ns (21.948%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.720     5.323    clk1/CLK_IBUF_BUFG
    SLICE_X2Y85          FDCE                                         r  clk1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDCE (Prop_fdce_C_Q)         0.518     5.841 r  clk1/counter_reg[1]/Q
                         net (fo=2, routed)           0.553     6.394    clk1/data2
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.051 r  clk1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    clk1/counter_reg[0]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  clk1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.168    clk1/counter_reg[4]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.285 r  clk1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    clk1/counter_reg[8]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.402 r  clk1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    clk1/counter_reg[12]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.519 r  clk1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.519    clk1/counter_reg[16]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.842 r  clk1/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.842    clk1/counter_reg[20]_i_1_n_6
    SLICE_X2Y90          FDCE                                         r  clk1/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.603    15.026    clk1/CLK_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  clk1/counter_reg[21]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y90          FDCE (Setup_fdce_C_D)        0.109    15.374    clk1/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                  7.533    

Slack (MET) :             7.541ns  (required time - arrival time)
  Source:                 clk1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 1.958ns (77.982%)  route 0.553ns (22.018%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.720     5.323    clk1/CLK_IBUF_BUFG
    SLICE_X2Y85          FDCE                                         r  clk1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDCE (Prop_fdce_C_Q)         0.518     5.841 r  clk1/counter_reg[1]/Q
                         net (fo=2, routed)           0.553     6.394    clk1/data2
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.051 r  clk1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    clk1/counter_reg[0]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  clk1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.168    clk1/counter_reg[4]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.285 r  clk1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    clk1/counter_reg[8]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.402 r  clk1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    clk1/counter_reg[12]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.519 r  clk1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.519    clk1/counter_reg[16]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.834 r  clk1/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.834    clk1/counter_reg[20]_i_1_n_4
    SLICE_X2Y90          FDCE                                         r  clk1/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.603    15.026    clk1/CLK_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  clk1/counter_reg[23]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y90          FDCE (Setup_fdce_C_D)        0.109    15.374    clk1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                  7.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/tmp_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/tmp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.598     1.517    display/CLK_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  display/tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  display/tmp_reg[7]/Q
                         net (fo=1, routed)           0.108     1.767    display/tmp_reg_n_0_[7]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  display/tmp_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    display/tmp_reg[4]_i_1_n_4
    SLICE_X1Y82          FDCE                                         r  display/tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.869     2.034    display/CLK_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  display/tmp_reg[7]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y82          FDCE (Hold_fdce_C_D)         0.105     1.622    display/tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/tmp_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/tmp_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.599     1.518    display/CLK_IBUF_BUFG
    SLICE_X1Y83          FDCE                                         r  display/tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  display/tmp_reg[11]/Q
                         net (fo=1, routed)           0.108     1.768    display/tmp_reg_n_0_[11]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  display/tmp_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    display/tmp_reg[8]_i_1_n_4
    SLICE_X1Y83          FDCE                                         r  display/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.870     2.035    display/CLK_IBUF_BUFG
    SLICE_X1Y83          FDCE                                         r  display/tmp_reg[11]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y83          FDCE (Hold_fdce_C_D)         0.105     1.623    display/tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/tmp_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/tmp_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.600     1.519    display/CLK_IBUF_BUFG
    SLICE_X1Y84          FDCE                                         r  display/tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  display/tmp_reg[15]/Q
                         net (fo=1, routed)           0.108     1.769    display/tmp_reg_n_0_[15]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  display/tmp_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    display/tmp_reg[12]_i_1_n_4
    SLICE_X1Y84          FDCE                                         r  display/tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.871     2.036    display/CLK_IBUF_BUFG
    SLICE_X1Y84          FDCE                                         r  display/tmp_reg[15]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y84          FDCE (Hold_fdce_C_D)         0.105     1.624    display/tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/tmp_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/tmp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.597     1.516    display/CLK_IBUF_BUFG
    SLICE_X1Y81          FDCE                                         r  display/tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  display/tmp_reg[3]/Q
                         net (fo=1, routed)           0.108     1.766    display/tmp_reg_n_0_[3]
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  display/tmp_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    display/tmp_reg[0]_i_1_n_4
    SLICE_X1Y81          FDCE                                         r  display/tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.868     2.033    display/CLK_IBUF_BUFG
    SLICE_X1Y81          FDCE                                         r  display/tmp_reg[3]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y81          FDCE (Hold_fdce_C_D)         0.105     1.621    display/tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/tmp_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/tmp_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.599     1.518    display/CLK_IBUF_BUFG
    SLICE_X1Y83          FDCE                                         r  display/tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  display/tmp_reg[8]/Q
                         net (fo=1, routed)           0.105     1.765    display/tmp_reg_n_0_[8]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.880 r  display/tmp_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.880    display/tmp_reg[8]_i_1_n_7
    SLICE_X1Y83          FDCE                                         r  display/tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.870     2.035    display/CLK_IBUF_BUFG
    SLICE_X1Y83          FDCE                                         r  display/tmp_reg[8]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y83          FDCE (Hold_fdce_C_D)         0.105     1.623    display/tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/tmp_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/tmp_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.600     1.519    display/CLK_IBUF_BUFG
    SLICE_X1Y84          FDCE                                         r  display/tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  display/tmp_reg[12]/Q
                         net (fo=1, routed)           0.105     1.766    display/tmp_reg_n_0_[12]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.881 r  display/tmp_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.881    display/tmp_reg[12]_i_1_n_7
    SLICE_X1Y84          FDCE                                         r  display/tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.871     2.036    display/CLK_IBUF_BUFG
    SLICE_X1Y84          FDCE                                         r  display/tmp_reg[12]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y84          FDCE (Hold_fdce_C_D)         0.105     1.624    display/tmp_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/tmp_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/tmp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.598     1.517    display/CLK_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  display/tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  display/tmp_reg[4]/Q
                         net (fo=1, routed)           0.105     1.764    display/tmp_reg_n_0_[4]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  display/tmp_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    display/tmp_reg[4]_i_1_n_7
    SLICE_X1Y82          FDCE                                         r  display/tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.869     2.034    display/CLK_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  display/tmp_reg[4]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y82          FDCE (Hold_fdce_C_D)         0.105     1.622    display/tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/tmp_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/tmp_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.600     1.519    display/CLK_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  display/tmp_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  display/tmp_reg[16]/Q
                         net (fo=1, routed)           0.105     1.766    display/tmp_reg_n_0_[16]
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.881 r  display/tmp_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.881    display/tmp_reg[16]_i_1_n_7
    SLICE_X1Y85          FDCE                                         r  display/tmp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.872     2.037    display/CLK_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  display/tmp_reg[16]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y85          FDCE (Hold_fdce_C_D)         0.105     1.624    display/tmp_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/tmp_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/tmp_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.599     1.518    display/CLK_IBUF_BUFG
    SLICE_X1Y83          FDCE                                         r  display/tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  display/tmp_reg[10]/Q
                         net (fo=1, routed)           0.109     1.769    display/tmp_reg_n_0_[10]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.880 r  display/tmp_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.880    display/tmp_reg[8]_i_1_n_5
    SLICE_X1Y83          FDCE                                         r  display/tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.870     2.035    display/CLK_IBUF_BUFG
    SLICE_X1Y83          FDCE                                         r  display/tmp_reg[10]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y83          FDCE (Hold_fdce_C_D)         0.105     1.623    display/tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/tmp_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/tmp_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.600     1.519    display/CLK_IBUF_BUFG
    SLICE_X1Y84          FDCE                                         r  display/tmp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  display/tmp_reg[14]/Q
                         net (fo=1, routed)           0.109     1.770    display/tmp_reg_n_0_[14]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.881 r  display/tmp_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    display/tmp_reg[12]_i_1_n_5
    SLICE_X1Y84          FDCE                                         r  display/tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.871     2.036    display/CLK_IBUF_BUFG
    SLICE_X1Y84          FDCE                                         r  display/tmp_reg[14]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y84          FDCE (Hold_fdce_C_D)         0.105     1.624    display/tmp_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     clk1/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     clk1/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     clk1/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     clk1/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     clk1/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     clk1/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     clk1/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     clk1/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     clk1/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     clk1/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     clk1/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     clk1/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     clk1/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     clk1/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     clk1/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     clk1/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     clk1/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     clk1/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     clk1/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     clk1/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     clk1/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     clk1/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     clk1/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     clk1/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     clk1/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     clk1/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     clk1/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     clk1/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     clk1/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.451ns  (logic 5.140ns (35.571%)  route 9.311ns (64.429%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 f  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 f  SW_IBUF[8]_inst/O
                         net (fo=4, routed)           4.936     5.918    display/SW_IBUF[3]
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     6.042 f  display/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.670     6.712    tens/SEG_OBUF[4]_inst_i_1_1
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     6.836 r  tens/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.022     7.858    display/SEG[6]
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.152     8.010 r  display/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.682    10.693    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    14.451 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.451    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.316ns  (logic 5.130ns (35.835%)  route 9.186ns (64.165%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 f  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 f  SW_IBUF[8]_inst/O
                         net (fo=4, routed)           4.936     5.918    display/SW_IBUF[3]
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     6.042 f  display/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.670     6.712    tens/SEG_OBUF[4]_inst_i_1_1
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     6.836 r  tens/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.635     7.471    display/SEG[6]
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.120     7.591 r  display/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.945    10.536    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.780    14.316 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.316    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.076ns  (logic 4.910ns (34.878%)  route 9.167ns (65.122%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 f  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 f  SW_IBUF[8]_inst/O
                         net (fo=4, routed)           4.936     5.918    display/SW_IBUF[3]
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     6.042 f  display/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.670     6.712    tens/SEG_OBUF[4]_inst_i_1_1
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     6.836 r  tens/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.635     7.471    display/SEG[6]
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.124     7.595 r  display/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.926    10.521    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.076 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.076    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.049ns  (logic 4.915ns (34.983%)  route 9.134ns (65.017%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 f  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 f  SW_IBUF[8]_inst/O
                         net (fo=4, routed)           4.936     5.918    display/SW_IBUF[3]
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     6.042 f  display/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.670     6.712    tens/SEG_OBUF[4]_inst_i_1_1
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     6.836 r  tens/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.030     7.866    display/SEG[6]
    SLICE_X0Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.990 r  display/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.499    10.488    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.049 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.049    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.623ns  (logic 5.121ns (37.595%)  route 8.501ns (62.405%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 f  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 f  SW_IBUF[8]_inst/O
                         net (fo=4, routed)           4.936     5.918    display/SW_IBUF[3]
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     6.042 f  display/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.670     6.712    tens/SEG_OBUF[4]_inst_i_1_1
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     6.836 r  tens/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.030     7.866    display/SEG[6]
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.152     8.018 r  display/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.866     9.883    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739    13.623 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.623    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.467ns  (logic 4.888ns (36.292%)  route 8.580ns (63.708%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 f  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 f  SW_IBUF[8]_inst/O
                         net (fo=4, routed)           4.936     5.918    display/SW_IBUF[3]
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     6.042 f  display/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.670     6.712    tens/SEG_OBUF[4]_inst_i_1_1
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     6.836 r  tens/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.022     7.858    display/SEG[6]
    SLICE_X0Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.982 r  display/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.951     9.934    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.467 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.467    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.244ns  (logic 4.847ns (36.598%)  route 8.397ns (63.402%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 f  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 f  SW_IBUF[8]_inst/O
                         net (fo=4, routed)           4.936     5.918    display/SW_IBUF[3]
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     6.042 f  display/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.670     6.712    tens/SEG_OBUF[4]_inst_i_1_1
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     6.836 r  tens/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.576     7.412    display/SEG[6]
    SLICE_X0Y86          LUT5 (Prop_lut5_I3_O)        0.124     7.536 r  display/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.215     9.751    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.244 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.244    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tens/digit_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.685ns  (logic 4.143ns (61.970%)  route 2.542ns (38.030%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE                         0.000     0.000 r  tens/digit_reg[1]/C
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  tens/digit_reg[1]/Q
                         net (fo=9, routed)           2.542     2.961    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.724     6.685 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.685    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 units/digit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.597ns  (logic 3.976ns (60.280%)  route 2.620ns (39.720%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDCE                         0.000     0.000 r  units/digit_reg[0]/C
    SLICE_X1Y86          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  units/digit_reg[0]/Q
                         net (fo=11, routed)          2.620     3.076    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.597 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.597    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tens/digit_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.574ns  (logic 4.147ns (63.083%)  route 2.427ns (36.917%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE                         0.000     0.000 r  tens/digit_reg[3]/C
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  tens/digit_reg[3]/Q
                         net (fo=8, routed)           2.427     2.846    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.728     6.574 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.574    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tens/digit_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tens/digit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.226ns (62.411%)  route 0.136ns (37.589%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE                         0.000     0.000 r  tens/digit_reg[1]/C
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  tens/digit_reg[1]/Q
                         net (fo=9, routed)           0.136     0.264    tens/Q[1]
    SLICE_X3Y85          LUT5 (Prop_lut5_I3_O)        0.098     0.362 r  tens/digit[2]_i_1/O
                         net (fo=1, routed)           0.000     0.362    tens/digit[2]_i_1_n_0
    SLICE_X3Y85          FDCE                                         r  tens/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tens/digit_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tens/digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.232ns (63.024%)  route 0.136ns (36.976%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE                         0.000     0.000 r  tens/digit_reg[1]/C
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  tens/digit_reg[1]/Q
                         net (fo=9, routed)           0.136     0.264    tens/Q[1]
    SLICE_X3Y85          LUT5 (Prop_lut5_I2_O)        0.104     0.368 r  tens/digit[3]_i_1/O
                         net (fo=1, routed)           0.000     0.368    tens/digit[3]_i_1_n_0
    SLICE_X3Y85          FDCE                                         r  tens/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tens/digit_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tens/digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.230ns (60.539%)  route 0.150ns (39.461%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE                         0.000     0.000 r  tens/digit_reg[3]/C
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  tens/digit_reg[3]/Q
                         net (fo=8, routed)           0.150     0.278    tens/Q[3]
    SLICE_X3Y85          LUT5 (Prop_lut5_I3_O)        0.102     0.380 r  tens/digit[1]_i_1/O
                         net (fo=1, routed)           0.000     0.380    tens/digit[1]_i_1_n_0
    SLICE_X3Y85          FDCE                                         r  tens/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 units/digit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            units/digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.186ns (44.584%)  route 0.231ns (55.416%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDCE                         0.000     0.000 r  units/digit_reg[0]/C
    SLICE_X1Y86          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  units/digit_reg[0]/Q
                         net (fo=11, routed)          0.231     0.372    units/Q[0]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.045     0.417 r  units/digit[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.417    units/digit[0]_i_1__0_n_0
    SLICE_X1Y86          FDCE                                         r  units/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 units/digit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            units/digit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.186ns (44.584%)  route 0.231ns (55.416%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDCE                         0.000     0.000 r  units/digit_reg[0]/C
    SLICE_X1Y86          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  units/digit_reg[0]/Q
                         net (fo=11, routed)          0.231     0.372    units/Q[0]
    SLICE_X1Y86          LUT5 (Prop_lut5_I4_O)        0.045     0.417 r  units/digit[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.417    units/digit[2]_i_1__0_n_0
    SLICE_X1Y86          FDCE                                         r  units/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 units/digit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            units/digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.186ns (44.584%)  route 0.231ns (55.416%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDCE                         0.000     0.000 r  units/digit_reg[0]/C
    SLICE_X1Y86          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  units/digit_reg[0]/Q
                         net (fo=11, routed)          0.231     0.372    units/Q[0]
    SLICE_X1Y86          LUT5 (Prop_lut5_I2_O)        0.045     0.417 r  units/digit[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.417    units/digit[3]_i_1__0_n_0
    SLICE_X1Y86          FDCE                                         r  units/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tens/digit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tens/digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE                         0.000     0.000 r  tens/digit_reg[0]/C
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  tens/digit_reg[0]/Q
                         net (fo=11, routed)          0.231     0.372    tens/Q[0]
    SLICE_X3Y85          LUT1 (Prop_lut1_I0_O)        0.045     0.417 r  tens/digit[0]_i_1/O
                         net (fo=1, routed)           0.000     0.417    tens/digit[0]_i_1_n_0
    SLICE_X3Y85          FDCE                                         r  tens/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 units/digit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            units/digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.187ns (44.716%)  route 0.231ns (55.284%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDCE                         0.000     0.000 r  units/digit_reg[0]/C
    SLICE_X1Y86          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  units/digit_reg[0]/Q
                         net (fo=11, routed)          0.231     0.372    units/Q[0]
    SLICE_X1Y86          LUT5 (Prop_lut5_I0_O)        0.046     0.418 r  units/digit[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.418    units/digit[1]_i_1__0_n_0
    SLICE_X1Y86          FDCE                                         r  units/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            tens/digit_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.931ns  (logic 0.244ns (26.251%)  route 0.687ns (73.749%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_n_IBUF_inst/O
                         net (fo=59, routed)          0.687     0.931    tens/rst_n_IBUF
    SLICE_X3Y85          FDCE                                         f  tens/digit_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            tens/digit_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.931ns  (logic 0.244ns (26.251%)  route 0.687ns (73.749%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_n_IBUF_inst/O
                         net (fo=59, routed)          0.687     0.931    tens/rst_n_IBUF
    SLICE_X3Y85          FDCE                                         f  tens/digit_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/tmp_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.912ns  (logic 4.966ns (45.512%)  route 5.946ns (54.488%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.720     5.323    display/CLK_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  display/tmp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  display/tmp_reg[18]/Q
                         net (fo=10, routed)          0.590     6.369    display/s[1]
    SLICE_X3Y85          LUT2 (Prop_lut2_I1_O)        0.150     6.519 r  display/AN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.981     7.499    display/AN_OBUF[2]
    SLICE_X3Y86          LUT6 (Prop_lut6_I4_O)        0.326     7.825 f  display/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.670     8.496    tens/SEG_OBUF[4]_inst_i_1_1
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     8.620 r  tens/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.022     9.642    display/SEG[6]
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.152     9.794 r  display/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.682    12.477    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    16.235 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.235    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/tmp_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.777ns  (logic 4.956ns (45.988%)  route 5.821ns (54.012%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.720     5.323    display/CLK_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  display/tmp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  display/tmp_reg[18]/Q
                         net (fo=10, routed)          0.590     6.369    display/s[1]
    SLICE_X3Y85          LUT2 (Prop_lut2_I1_O)        0.150     6.519 r  display/AN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.981     7.499    display/AN_OBUF[2]
    SLICE_X3Y86          LUT6 (Prop_lut6_I4_O)        0.326     7.825 f  display/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.670     8.496    tens/SEG_OBUF[4]_inst_i_1_1
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     8.620 r  tens/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.635     9.255    display/SEG[6]
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.120     9.375 r  display/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.945    12.320    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.780    16.100 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.100    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/tmp_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.537ns  (logic 4.735ns (44.940%)  route 5.802ns (55.060%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.720     5.323    display/CLK_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  display/tmp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  display/tmp_reg[18]/Q
                         net (fo=10, routed)          0.590     6.369    display/s[1]
    SLICE_X3Y85          LUT2 (Prop_lut2_I1_O)        0.150     6.519 r  display/AN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.981     7.499    display/AN_OBUF[2]
    SLICE_X3Y86          LUT6 (Prop_lut6_I4_O)        0.326     7.825 f  display/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.670     8.496    tens/SEG_OBUF[4]_inst_i_1_1
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     8.620 r  tens/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.635     9.255    display/SEG[6]
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.124     9.379 r  display/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.926    12.304    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.860 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.860    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/tmp_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.510ns  (logic 4.741ns (45.106%)  route 5.769ns (54.894%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.720     5.323    display/CLK_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  display/tmp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  display/tmp_reg[18]/Q
                         net (fo=10, routed)          0.590     6.369    display/s[1]
    SLICE_X3Y85          LUT2 (Prop_lut2_I1_O)        0.150     6.519 r  display/AN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.981     7.499    display/AN_OBUF[2]
    SLICE_X3Y86          LUT6 (Prop_lut6_I4_O)        0.326     7.825 f  display/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.670     8.496    tens/SEG_OBUF[4]_inst_i_1_1
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     8.620 r  tens/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.030     9.649    display/SEG[6]
    SLICE_X0Y86          LUT5 (Prop_lut5_I4_O)        0.124     9.773 r  display/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.499    12.272    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    15.833 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.833    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/tmp_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.084ns  (logic 4.947ns (49.063%)  route 5.136ns (50.937%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.720     5.323    display/CLK_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  display/tmp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  display/tmp_reg[18]/Q
                         net (fo=10, routed)          0.590     6.369    display/s[1]
    SLICE_X3Y85          LUT2 (Prop_lut2_I1_O)        0.150     6.519 r  display/AN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.981     7.499    display/AN_OBUF[2]
    SLICE_X3Y86          LUT6 (Prop_lut6_I4_O)        0.326     7.825 f  display/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.670     8.496    tens/SEG_OBUF[4]_inst_i_1_1
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     8.620 r  tens/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.030     9.649    display/SEG[6]
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.152     9.801 r  display/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.866    11.667    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739    15.406 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.406    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/tmp_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.928ns  (logic 4.714ns (47.476%)  route 5.215ns (52.524%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.720     5.323    display/CLK_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  display/tmp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  display/tmp_reg[18]/Q
                         net (fo=10, routed)          0.590     6.369    display/s[1]
    SLICE_X3Y85          LUT2 (Prop_lut2_I1_O)        0.150     6.519 r  display/AN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.981     7.499    display/AN_OBUF[2]
    SLICE_X3Y86          LUT6 (Prop_lut6_I4_O)        0.326     7.825 f  display/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.670     8.496    tens/SEG_OBUF[4]_inst_i_1_1
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     8.620 r  tens/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.022     9.642    display/SEG[6]
    SLICE_X0Y86          LUT5 (Prop_lut5_I4_O)        0.124     9.766 r  display/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.951    11.717    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.251 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.251    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/tmp_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.705ns  (logic 4.673ns (48.150%)  route 5.032ns (51.850%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.720     5.323    display/CLK_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  display/tmp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  display/tmp_reg[18]/Q
                         net (fo=10, routed)          0.590     6.369    display/s[1]
    SLICE_X3Y85          LUT2 (Prop_lut2_I1_O)        0.150     6.519 r  display/AN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.981     7.499    display/AN_OBUF[2]
    SLICE_X3Y86          LUT6 (Prop_lut6_I4_O)        0.326     7.825 f  display/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.670     8.496    tens/SEG_OBUF[4]_inst_i_1_1
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     8.620 r  tens/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.576     9.196    display/SEG[6]
    SLICE_X0Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.320 r  display/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.215    11.535    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.028 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.028    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/tmp_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.913ns  (logic 4.382ns (55.383%)  route 3.530ns (44.617%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.720     5.323    display/CLK_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  display/tmp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  display/tmp_reg[18]/Q
                         net (fo=10, routed)          0.590     6.369    display/s[1]
    SLICE_X3Y85          LUT2 (Prop_lut2_I1_O)        0.150     6.519 r  display/AN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.940     9.459    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776    13.236 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.236    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/tmp_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.510ns  (logic 4.344ns (57.840%)  route 3.166ns (42.160%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.720     5.323    display/CLK_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  display/tmp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  display/tmp_reg[18]/Q
                         net (fo=10, routed)          1.037     6.815    display/s[1]
    SLICE_X1Y88          LUT2 (Prop_lut2_I0_O)        0.150     6.965 r  display/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.129     9.095    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.738    12.832 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.832    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/tmp_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.417ns  (logic 4.116ns (55.484%)  route 3.302ns (44.516%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.720     5.323    display/CLK_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  display/tmp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  display/tmp_reg[18]/Q
                         net (fo=10, routed)          1.153     6.932    display/s[1]
    SLICE_X3Y88          LUT2 (Prop_lut2_I0_O)        0.124     7.056 r  display/AN_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           2.149     9.205    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    12.740 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.740    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/tmp_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.247ns  (logic 1.422ns (63.310%)  route 0.824ns (36.690%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.600     1.519    display/CLK_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  display/tmp_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  display/tmp_reg[17]/Q
                         net (fo=10, routed)          0.269     1.929    display/s[0]
    SLICE_X3Y88          LUT2 (Prop_lut2_I1_O)        0.045     1.974 r  display/AN_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.556     2.530    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.766 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.766    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/tmp_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.425ns (61.653%)  route 0.887ns (38.347%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.600     1.519    display/CLK_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  display/tmp_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  display/tmp_reg[17]/Q
                         net (fo=10, routed)          0.174     1.834    units/s[0]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.045     1.879 r  units/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.169     2.048    display/SEG[6]_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I1_O)        0.045     2.093 r  display/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.544     2.637    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.831 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.831    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/tmp_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.485ns (63.515%)  route 0.853ns (36.485%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.600     1.519    display/CLK_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  display/tmp_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 f  display/tmp_reg[17]/Q
                         net (fo=10, routed)          0.325     1.985    display/s[0]
    SLICE_X1Y88          LUT2 (Prop_lut2_I1_O)        0.046     2.031 r  display/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.528     2.560    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     3.858 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.858    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/tmp_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.382ns  (logic 1.465ns (61.512%)  route 0.917ns (38.488%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.600     1.519    display/CLK_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  display/tmp_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  display/tmp_reg[17]/Q
                         net (fo=10, routed)          0.171     1.831    display/s[0]
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.045     1.876 r  display/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.267     2.143    display/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I1_O)        0.045     2.188 r  display/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.479     2.667    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.902 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.902    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/tmp_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.528ns (63.850%)  route 0.865ns (36.150%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.600     1.519    display/CLK_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  display/tmp_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  display/tmp_reg[17]/Q
                         net (fo=10, routed)          0.171     1.831    display/s[0]
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.045     1.876 r  display/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.278     2.154    display/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I4_O)        0.042     2.196 r  display/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.417     2.613    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.300     3.913 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.913    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/tmp_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.593ns  (logic 1.526ns (58.851%)  route 1.067ns (41.149%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.600     1.519    display/CLK_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  display/tmp_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  display/tmp_reg[17]/Q
                         net (fo=10, routed)          0.164     1.824    display/s[0]
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.048     1.872 r  display/AN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.903     2.775    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.337     4.112 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.112    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/tmp_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.641ns  (logic 1.492ns (56.515%)  route 1.148ns (43.485%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.600     1.519    display/CLK_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  display/tmp_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  display/tmp_reg[17]/Q
                         net (fo=10, routed)          0.171     1.831    display/s[0]
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.045     1.876 r  display/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.278     2.154    display/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I3_O)        0.045     2.199 r  display/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.700     2.899    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.160 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.160    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/tmp_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.715ns  (logic 1.487ns (54.771%)  route 1.228ns (45.229%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.600     1.519    display/CLK_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  display/tmp_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  display/tmp_reg[17]/Q
                         net (fo=10, routed)          0.174     1.834    units/s[0]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.045     1.879 r  units/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.172     2.051    display/SEG[6]_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I1_O)        0.045     2.096 r  display/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.883     2.978    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.234 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.234    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/tmp_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.752ns  (logic 1.547ns (56.214%)  route 1.205ns (43.786%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.600     1.519    display/CLK_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  display/tmp_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  display/tmp_reg[17]/Q
                         net (fo=10, routed)          0.171     1.831    display/s[0]
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.045     1.876 r  display/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.267     2.143    display/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I4_O)        0.043     2.186 r  display/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.767     2.953    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.318     4.271 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.271    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/tmp_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.796ns  (logic 1.570ns (56.176%)  route 1.225ns (43.824%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.600     1.519    display/CLK_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  display/tmp_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  display/tmp_reg[17]/Q
                         net (fo=10, routed)          0.174     1.834    units/s[0]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.045     1.879 r  units/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.172     2.051    display/SEG[6]_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I3_O)        0.042     2.093 r  display/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.880     2.972    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.342     4.315 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.315    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk1/counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.837ns  (logic 1.477ns (38.478%)  route 2.361ns (61.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=59, routed)          2.361     3.837    clk1/rst_n_IBUF
    SLICE_X2Y88          FDCE                                         f  clk1/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.602     5.025    clk1/CLK_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  clk1/counter_reg[12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk1/counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.837ns  (logic 1.477ns (38.478%)  route 2.361ns (61.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=59, routed)          2.361     3.837    clk1/rst_n_IBUF
    SLICE_X2Y88          FDCE                                         f  clk1/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.602     5.025    clk1/CLK_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  clk1/counter_reg[13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk1/counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.837ns  (logic 1.477ns (38.478%)  route 2.361ns (61.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=59, routed)          2.361     3.837    clk1/rst_n_IBUF
    SLICE_X2Y88          FDCE                                         f  clk1/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.602     5.025    clk1/CLK_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  clk1/counter_reg[14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk1/counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.837ns  (logic 1.477ns (38.478%)  route 2.361ns (61.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=59, routed)          2.361     3.837    clk1/rst_n_IBUF
    SLICE_X2Y88          FDCE                                         f  clk1/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.602     5.025    clk1/CLK_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  clk1/counter_reg[15]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk1/counter_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.746ns  (logic 1.477ns (39.421%)  route 2.269ns (60.579%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=59, routed)          2.269     3.746    clk1/rst_n_IBUF
    SLICE_X2Y92          FDCE                                         f  clk1/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.604     5.027    clk1/CLK_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  clk1/counter_reg[28]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk1/counter_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.746ns  (logic 1.477ns (39.421%)  route 2.269ns (60.579%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=59, routed)          2.269     3.746    clk1/rst_n_IBUF
    SLICE_X2Y92          FDCE                                         f  clk1/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.604     5.027    clk1/CLK_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  clk1/counter_reg[29]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk1/counter_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.746ns  (logic 1.477ns (39.421%)  route 2.269ns (60.579%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=59, routed)          2.269     3.746    clk1/rst_n_IBUF
    SLICE_X2Y92          FDCE                                         f  clk1/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.604     5.027    clk1/CLK_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  clk1/counter_reg[30]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk1/counter_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.746ns  (logic 1.477ns (39.421%)  route 2.269ns (60.579%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=59, routed)          2.269     3.746    clk1/rst_n_IBUF
    SLICE_X2Y92          FDCE                                         f  clk1/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.604     5.027    clk1/CLK_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  clk1/counter_reg[31]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk1/counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.608ns  (logic 1.477ns (40.923%)  route 2.132ns (59.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=59, routed)          2.132     3.608    clk1/rst_n_IBUF
    SLICE_X2Y87          FDCE                                         f  clk1/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.601     5.024    clk1/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  clk1/counter_reg[10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk1/counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.608ns  (logic 1.477ns (40.923%)  route 2.132ns (59.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_n_IBUF_inst/O
                         net (fo=59, routed)          2.132     3.608    clk1/rst_n_IBUF
    SLICE_X2Y87          FDCE                                         f  clk1/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.601     5.024    clk1/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  clk1/counter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            display/tmp_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.244ns (37.143%)  route 0.414ns (62.857%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_n_IBUF_inst/O
                         net (fo=59, routed)          0.414     0.658    display/rst_n_IBUF
    SLICE_X1Y81          FDCE                                         f  display/tmp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.868     2.033    display/CLK_IBUF_BUFG
    SLICE_X1Y81          FDCE                                         r  display/tmp_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            display/tmp_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.244ns (37.143%)  route 0.414ns (62.857%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_n_IBUF_inst/O
                         net (fo=59, routed)          0.414     0.658    display/rst_n_IBUF
    SLICE_X1Y81          FDCE                                         f  display/tmp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.868     2.033    display/CLK_IBUF_BUFG
    SLICE_X1Y81          FDCE                                         r  display/tmp_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            display/tmp_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.244ns (37.143%)  route 0.414ns (62.857%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_n_IBUF_inst/O
                         net (fo=59, routed)          0.414     0.658    display/rst_n_IBUF
    SLICE_X1Y81          FDCE                                         f  display/tmp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.868     2.033    display/CLK_IBUF_BUFG
    SLICE_X1Y81          FDCE                                         r  display/tmp_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            display/tmp_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.244ns (37.143%)  route 0.414ns (62.857%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_n_IBUF_inst/O
                         net (fo=59, routed)          0.414     0.658    display/rst_n_IBUF
    SLICE_X1Y81          FDCE                                         f  display/tmp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.868     2.033    display/CLK_IBUF_BUFG
    SLICE_X1Y81          FDCE                                         r  display/tmp_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            display/tmp_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.244ns (33.885%)  route 0.477ns (66.115%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_n_IBUF_inst/O
                         net (fo=59, routed)          0.477     0.721    display/rst_n_IBUF
    SLICE_X1Y82          FDCE                                         f  display/tmp_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.869     2.034    display/CLK_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  display/tmp_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            display/tmp_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.244ns (33.885%)  route 0.477ns (66.115%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_n_IBUF_inst/O
                         net (fo=59, routed)          0.477     0.721    display/rst_n_IBUF
    SLICE_X1Y82          FDCE                                         f  display/tmp_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.869     2.034    display/CLK_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  display/tmp_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            display/tmp_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.244ns (33.885%)  route 0.477ns (66.115%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_n_IBUF_inst/O
                         net (fo=59, routed)          0.477     0.721    display/rst_n_IBUF
    SLICE_X1Y82          FDCE                                         f  display/tmp_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.869     2.034    display/CLK_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  display/tmp_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            display/tmp_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.244ns (33.885%)  route 0.477ns (66.115%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_n_IBUF_inst/O
                         net (fo=59, routed)          0.477     0.721    display/rst_n_IBUF
    SLICE_X1Y82          FDCE                                         f  display/tmp_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.869     2.034    display/CLK_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  display/tmp_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            display/tmp_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.244ns (30.763%)  route 0.550ns (69.237%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_n_IBUF_inst/O
                         net (fo=59, routed)          0.550     0.795    display/rst_n_IBUF
    SLICE_X1Y83          FDCE                                         f  display/tmp_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.870     2.035    display/CLK_IBUF_BUFG
    SLICE_X1Y83          FDCE                                         r  display/tmp_reg[10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            display/tmp_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.244ns (30.763%)  route 0.550ns (69.237%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_n_IBUF_inst/O
                         net (fo=59, routed)          0.550     0.795    display/rst_n_IBUF
    SLICE_X1Y83          FDCE                                         f  display/tmp_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.870     2.035    display/CLK_IBUF_BUFG
    SLICE_X1Y83          FDCE                                         r  display/tmp_reg[11]/C





