<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>Tonle</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>radio_subIP_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>dds_reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dds_reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DDS_RESET.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.DDS_RESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>radio_subIP</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Apr 20 10:43:08 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:85f06622</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:85f06622</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>radio_subIP_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Apr 20 10:43:08 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:85f06622</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>radio_subIP</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Apr 20 10:43:08 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:d96fc62c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>radio_subIP_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Apr 20 10:43:08 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:d96fc62c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>sysclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dds_reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tuner_phase</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dds_phase</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_phase_tvalid_0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_valid_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/filt2.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/filt1.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_design_1</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1_xlslice_1_1/design_1_xlslice_1_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_design_1_i/xlslice_3</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1_xlslice_0_1/design_1_xlslice_0_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_design_1_i/xlslice_2</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1_xlslice_1_0/design_1_xlslice_1_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_design_1_i/xlslice_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1_xlslice_0_0/design_1_xlslice_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_design_1_i/xlslice_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_design_1_i/xlconstant_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_design_1_i/xlconcat_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1_slicecomplex_imag_0/design_1_slicecomplex_imag_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_design_1_i/slicecomplex_real</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1_xlslice_2_2/design_1_xlslice_2_2.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_design_1_i/slicecomplex_imag</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1_fir_compiler_1_1/design_1_fir_compiler_1_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_design_1_i/fir_compiler2_right</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1_fir_compiler_1_0/design_1_fir_compiler_1_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_design_1_i/fir_compiler2_left</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1_fir_compiler_0_1/design_1_fir_compiler_0_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_design_1_i/fir_compiler1_right</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1_fir_compiler_0_0/design_1_fir_compiler_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_design_1_i/fir_compiler1_left</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1_dds_compiler_1/design_1_dds_compiler_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_design_1_i/dds_compiler1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1_dds_compiler_0_0/design_1_dds_compiler_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_design_1_i/dds_compiler</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1_cmpy_0_0/design_1_cmpy_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_design_1_i/cmpy_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/lab3_toplevel.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/radio_subIP_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/filt2.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/filt1.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1_xlslice_1_1/design_1_xlslice_1_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_design_1_i/xlslice_3</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1_xlslice_0_1/design_1_xlslice_0_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_design_1_i/xlslice_2</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1_xlslice_1_0/design_1_xlslice_1_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_design_1_i/xlslice_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1_xlslice_0_0/design_1_xlslice_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_design_1_i/xlslice_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_design_1_i/xlconstant_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_design_1_i/xlconcat_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1_slicecomplex_imag_0/design_1_slicecomplex_imag_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_design_1_i/slicecomplex_real</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1_xlslice_2_2/design_1_xlslice_2_2.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_design_1_i/slicecomplex_imag</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1_fir_compiler_1_1/design_1_fir_compiler_1_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_design_1_i/fir_compiler2_right</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1_fir_compiler_1_0/design_1_fir_compiler_1_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_design_1_i/fir_compiler2_left</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1_fir_compiler_0_1/design_1_fir_compiler_0_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_design_1_i/fir_compiler1_right</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1_fir_compiler_0_0/design_1_fir_compiler_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_design_1_i/fir_compiler1_left</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1_dds_compiler_1/design_1_dds_compiler_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_design_1_i/dds_compiler1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1_dds_compiler_0_0/design_1_dds_compiler_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_design_1_i/dds_compiler</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1_cmpy_0_0/design_1_cmpy_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_design_1_i/cmpy_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/lab3_toplevel.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/radio_subIP_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>radio_subIP_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">radio_subIP_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>radio_subIP_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3bffc774_ARCHIVE_LOCATION">d:/School/sysFPGAlab/ip_repo/radio_subIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ba6a0e3_ARCHIVE_LOCATION">d:/School/sysFPGAlab/ip_repo/radio_subIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d50c8cb_ARCHIVE_LOCATION">d:/School/sysFPGAlab/ip_repo/radio_subIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7eebf033_ARCHIVE_LOCATION">d:/School/sysFPGAlab/ip_repo/radio_subIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ba47cc0_ARCHIVE_LOCATION">d:/School/sysFPGAlab/ip_repo/radio_subIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b3517b8_ARCHIVE_LOCATION">d:/School/sysFPGAlab/ip_repo/radio_subIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fc7c787_ARCHIVE_LOCATION">d:/School/sysFPGAlab/ip_repo/radio_subIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b88e264_ARCHIVE_LOCATION">d:/School/sysFPGAlab/ip_repo/radio_subIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55679d63_ARCHIVE_LOCATION">d:/School/sysFPGAlab/ip_repo/radio_subIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bf5a10a_ARCHIVE_LOCATION">d:/School/sysFPGAlab/ip_repo/radio_subIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51fef91d_ARCHIVE_LOCATION">d:/School/sysFPGAlab/ip_repo/radio_subIP</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="d98f03d1"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="8b5d61ef"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="ab38cc0f"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="2fc21b38"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
