// Seed: 4005516676
module module_0 (
    output uwire id_0,
    input  wand  id_1
);
  module_2();
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input wand id_2,
    output supply1 id_3,
    input supply1 id_4
);
  generate
    tri id_6 = 1;
  endgenerate
  module_0(
      id_3, id_4
  );
endmodule
module module_2 ();
endmodule
module module_3 (
    input tri1 id_0,
    output wire id_1,
    output tri0 id_2,
    output tri id_3,
    input uwire id_4,
    input wor id_5,
    input tri0 id_6,
    input uwire id_7,
    output logic id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply1 id_11,
    output wor id_12,
    output supply0 id_13
);
  always @(posedge 1)
    if (1'h0) begin
      id_8 <= id_11 / id_4;
    end
  module_2();
  wire id_15;
  always @(posedge 1, posedge 1) id_3 = 1 - 1;
endmodule
