// Seed: 1996512271
module module_0 #(
    parameter id_7 = 32'd65,
    parameter id_8 = 32'd8
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    _id_8,
    id_9
);
  output wire id_9;
  inout wire _id_8;
  input wire _id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_10;
  always if ('b0 + 1) $signed(37);
  ;
  if (-1) wire id_11[id_7 : id_8], id_12;
  else begin : LABEL_0
    assign id_10 = "" - id_1;
  end
  wire id_13, id_14, id_15;
endmodule
module module_1 #(
    parameter id_6 = 32'd63,
    parameter id_8 = 32'd10
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  output wire id_7;
  input wire _id_6;
  output wire id_5;
  inout uwire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_8 = 1'b0;
  assign id_4 = -1;
  assign id_4 = -1'b0;
  wire [id_8 : id_6] id_9;
  assign id_2 = id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_2,
      id_4,
      id_2,
      id_8,
      id_8,
      id_4
  );
endmodule
