{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1475175144703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1475175144704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 29 20:52:24 2016 " "Processing started: Thu Sep 29 20:52:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1475175144704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1475175144704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HC1 -c HC1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off HC1 -c HC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1475175144708 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1475175145831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seven_segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/seven_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment-rtl " "Found design unit 1: seven_segment-rtl" {  } { { "src/seven_segment.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/seven_segment.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475175147589 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "src/seven_segment.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/seven_segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475175147589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475175147589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memory_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/memory_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_unit-rtl " "Found design unit 1: memory_unit-rtl" {  } { { "src/memory_unit.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/memory_unit.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475175147612 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_unit " "Found entity 1: memory_unit" {  } { { "src/memory_unit.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/memory_unit.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475175147612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475175147612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-rtl " "Found design unit 1: instruction_register-rtl" {  } { { "src/instruction_register.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/instruction_register.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475175147618 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "src/instruction_register.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/instruction_register.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475175147618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475175147618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-rtl " "Found design unit 1: cpu-rtl" {  } { { "src/cpu.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/cpu.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475175147623 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "src/cpu.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/cpu.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475175147623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475175147623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-rtl " "Found design unit 1: control_unit-rtl" {  } { { "src/control_unit.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/control_unit.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475175147629 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "src/control_unit.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/control_unit.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475175147629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475175147629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/arithmetic_logic_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/arithmetic_logic_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithmetic_logic_unit-rtl " "Found design unit 1: arithmetic_logic_unit-rtl" {  } { { "src/arithmetic_logic_unit.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/arithmetic_logic_unit.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475175147634 ""} { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_logic_unit " "Found entity 1: arithmetic_logic_unit" {  } { { "src/arithmetic_logic_unit.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/arithmetic_logic_unit.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475175147634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475175147634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accumulator-rtl " "Found design unit 1: accumulator-rtl" {  } { { "src/accumulator.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/accumulator.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475175147639 ""} { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "src/accumulator.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/accumulator.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475175147639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475175147639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-rtl " "Found design unit 1: program_counter-rtl" {  } { { "src/program_counter.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/program_counter.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475175147645 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "src/program_counter.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/program_counter.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475175147645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475175147645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hc1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hc1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HC1-rtl " "Found design unit 1: HC1-rtl" {  } { { "src/HC1.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/HC1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475175147651 ""} { "Info" "ISGN_ENTITY_NAME" "1 HC1 " "Found entity 1: HC1" {  } { { "src/HC1.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/HC1.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475175147651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475175147651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-rtl1 " "Found design unit 1: clock_divider-rtl1" {  } { { "src/clock_divider.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/clock_divider.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475175147656 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "src/clock_divider.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/clock_divider.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475175147656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475175147656 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HC1 " "Elaborating entity \"HC1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1475175147867 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[15..1\] HC1.vhd(18) " "Using initial value X (don't care) for net \"LEDR\[15..1\]\" at HC1.vhd(18)" {  } { { "src/HC1.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/HC1.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475175147969 "|HC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:CLOCK " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:CLOCK\"" {  } { { "src/HC1.vhd" "CLOCK" { Text "E:/Programming/GitHub/HC1-16-Bit/src/HC1.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475175148345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:CPUNIT " "Elaborating entity \"cpu\" for hierarchy \"cpu:CPUNIT\"" {  } { { "src/HC1.vhd" "CPUNIT" { Text "E:/Programming/GitHub/HC1-16-Bit/src/HC1.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475175148362 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flagOut\[6..1\] cpu.vhd(26) " "Using initial value X (don't care) for net \"flagOut\[6..1\]\" at cpu.vhd(26)" {  } { { "src/cpu.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/cpu.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475175148373 "|HC1|cpu:CPUNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit cpu:CPUNIT\|control_unit:CTRL " "Elaborating entity \"control_unit\" for hierarchy \"cpu:CPUNIT\|control_unit:CTRL\"" {  } { { "src/cpu.vhd" "CTRL" { Text "E:/Programming/GitHub/HC1-16-Bit/src/cpu.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475175148380 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "legacySel control_unit.vhd(117) " "VHDL Process Statement warning at control_unit.vhd(117): signal \"legacySel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/control_unit.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/control_unit.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1475175148381 "|HC1|cpu:CPUNIT|control_unit:CTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_unit cpu:CPUNIT\|memory_unit:MEM " "Elaborating entity \"memory_unit\" for hierarchy \"cpu:CPUNIT\|memory_unit:MEM\"" {  } { { "src/cpu.vhd" "MEM" { Text "E:/Programming/GitHub/HC1-16-Bit/src/cpu.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475175148431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_logic_unit cpu:CPUNIT\|arithmetic_logic_unit:ALU " "Elaborating entity \"arithmetic_logic_unit\" for hierarchy \"cpu:CPUNIT\|arithmetic_logic_unit:ALU\"" {  } { { "src/cpu.vhd" "ALU" { Text "E:/Programming/GitHub/HC1-16-Bit/src/cpu.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475175148493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator cpu:CPUNIT\|accumulator:ACC " "Elaborating entity \"accumulator\" for hierarchy \"cpu:CPUNIT\|accumulator:ACC\"" {  } { { "src/cpu.vhd" "ACC" { Text "E:/Programming/GitHub/HC1-16-Bit/src/cpu.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475175148496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register cpu:CPUNIT\|instruction_register:IR " "Elaborating entity \"instruction_register\" for hierarchy \"cpu:CPUNIT\|instruction_register:IR\"" {  } { { "src/cpu.vhd" "IR" { Text "E:/Programming/GitHub/HC1-16-Bit/src/cpu.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475175148498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter cpu:CPUNIT\|program_counter:PC " "Elaborating entity \"program_counter\" for hierarchy \"cpu:CPUNIT\|program_counter:PC\"" {  } { { "src/cpu.vhd" "PC" { Text "E:/Programming/GitHub/HC1-16-Bit/src/cpu.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475175148504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment seven_segment:InputDisp0 " "Elaborating entity \"seven_segment\" for hierarchy \"seven_segment:InputDisp0\"" {  } { { "src/HC1.vhd" "InputDisp0" { Text "E:/Programming/GitHub/HC1-16-Bit/src/HC1.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475175148506 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPUNIT\|control_unit:CTRL\|accSel\[2\] " "Converted tri-state buffer \"cpu:CPUNIT\|control_unit:CTRL\|accSel\[2\]\" feeding internal logic into a wire" {  } { { "src/control_unit.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/control_unit.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1475175149031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPUNIT\|control_unit:CTRL\|accSel\[1\] " "Converted tri-state buffer \"cpu:CPUNIT\|control_unit:CTRL\|accSel\[1\]\" feeding internal logic into a wire" {  } { { "src/control_unit.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/control_unit.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1475175149031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPUNIT\|control_unit:CTRL\|accSel\[0\] " "Converted tri-state buffer \"cpu:CPUNIT\|control_unit:CTRL\|accSel\[0\]\" feeding internal logic into a wire" {  } { { "src/control_unit.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/control_unit.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1475175149031 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1475175149031 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/memory_unit.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/memory_unit.vhd" 41 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1475175149975 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1475175149975 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "src/HC1.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/HC1.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475175150118 "|HC1|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "src/HC1.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/HC1.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475175150118 "|HC1|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "src/HC1.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/HC1.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475175150118 "|HC1|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "src/HC1.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/HC1.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475175150118 "|HC1|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "src/HC1.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/HC1.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475175150118 "|HC1|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "src/HC1.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/HC1.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475175150118 "|HC1|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "src/HC1.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/HC1.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475175150118 "|HC1|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "src/HC1.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/HC1.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475175150118 "|HC1|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "src/HC1.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/HC1.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475175150118 "|HC1|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "src/HC1.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/HC1.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475175150118 "|HC1|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "src/HC1.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/HC1.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475175150118 "|HC1|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "src/HC1.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/HC1.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475175150118 "|HC1|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "src/HC1.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/HC1.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475175150118 "|HC1|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "src/HC1.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/HC1.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475175150118 "|HC1|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "src/HC1.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/HC1.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475175150118 "|HC1|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "src/HC1.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/HC1.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475175150118 "|HC1|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "src/HC1.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/HC1.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475175150118 "|HC1|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "src/HC1.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/HC1.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475175150118 "|HC1|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "src/HC1.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/HC1.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475175150118 "|HC1|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "src/HC1.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/HC1.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475175150118 "|HC1|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "src/HC1.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/HC1.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475175150118 "|HC1|LEDG[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1475175150118 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1475175150997 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1475175151740 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475175151740 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "src/HC1.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/HC1.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475175152929 "|HC1|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "src/HC1.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/HC1.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475175152929 "|HC1|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "src/HC1.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/HC1.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475175152929 "|HC1|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "src/HC1.vhd" "" { Text "E:/Programming/GitHub/HC1-16-Bit/src/HC1.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475175152929 "|HC1|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1475175152929 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1314 " "Implemented 1314 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1475175152930 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1475175152930 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1209 " "Implemented 1209 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1475175152930 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1475175152930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "534 " "Peak virtual memory: 534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1475175152953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 29 20:52:32 2016 " "Processing ended: Thu Sep 29 20:52:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1475175152953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1475175152953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1475175152953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1475175152953 ""}
