<profile>

<section name = "Vitis HLS Report for 'eucHW'" level="0">
<item name = "Date">Tue Mar 15 02:19:20 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)</item>
<item name = "Project">EucHLS</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a12ti-csg325-1L</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.003 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">519, 519, 5.190 us, 5.190 us, 520, 520, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loopManDist">517, 517, 7, 1, 1, 512, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 35971, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 1160, 315, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 41325, 128, -</column>
<specialColumn name="Available">40, 40, 16000, 8000, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 2, 265, 455, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_9s_9s_18_1_1_U3">mul_9s_9s_18_1_1, 0, 0, 0, 51, 0</column>
<column name="sub_8192ns_8192ns_8192_2_1_U1">sub_8192ns_8192ns_8192_2_1, 0, 0, 580, 132, 0</column>
<column name="sub_8192ns_8192ns_8192_2_1_U2">sub_8192ns_8192ns_8192_2_1, 0, 0, 580, 132, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_9s_9s_18s_18_4_1_U4">mac_muladd_9s_9s_18s_18_4_1, i0 + i1 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln16_fu_188_p2">+, 0, 0, 18, 11, 2</column>
<column name="add_ln22_1_fu_156_p2">+, 0, 0, 21, 14, 1</column>
<column name="add_ln22_fu_140_p2">+, 0, 0, 21, 14, 1</column>
<column name="result_1_fu_351_p2">+, 0, 0, 34, 27, 27</column>
<column name="sub_ln22_1_fu_286_p2">-, 0, 0, 16, 9, 9</column>
<column name="sub_ln22_3_fu_330_p2">-, 0, 0, 16, 9, 9</column>
<column name="and_ln22_1_fu_268_p2">and, 0, 0, 3584, 8192, 8192</column>
<column name="and_ln22_2_fu_296_p2">and, 0, 0, 3584, 8192, 8192</column>
<column name="and_ln22_3_fu_313_p2">and, 0, 0, 3584, 8192, 8192</column>
<column name="and_ln22_fu_250_p2">and, 0, 0, 3584, 8192, 8192</column>
<column name="ap_condition_146">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_148">and, 0, 0, 2, 1, 1</column>
<column name="lshr_ln22_1_fu_272_p2">lshr, 0, 0, 2171, 8192, 8192</column>
<column name="lshr_ln22_2_fu_300_p2">lshr, 0, 0, 2171, 8192, 8192</column>
<column name="lshr_ln22_3_fu_317_p2">lshr, 0, 0, 2171, 8192, 8192</column>
<column name="lshr_ln22_fu_254_p2">lshr, 0, 0, 2171, 8192, 8192</column>
<column name="or_ln22_1_fu_227_p2">or, 0, 0, 13, 13, 4</column>
<column name="or_ln22_2_fu_146_p2">or, 0, 0, 13, 13, 4</column>
<column name="or_ln22_fu_130_p2">or, 0, 0, 13, 13, 3</column>
<column name="select_ln22_fu_180_p3">select, 0, 0, 4096, 1, 1</column>
<column name="grp_fu_221_p0">shl, 0, 0, 2171, 1, 8192</column>
<column name="grp_fu_242_p1">shl, 0, 0, 2171, 1, 8192</column>
<column name="shl_ln22_1_fu_211_p2">shl, 0, 0, 2171, 1, 8185</column>
<column name="shl_ln22_2_fu_166_p2">shl, 0, 0, 2171, 1, 8192</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 11, 22</column>
<column name="ap_sig_allocacmp_result_load_1">9, 2, 27, 54</column>
<column name="i_fu_74">9, 2, 11, 22</column>
<column name="result_fu_70">9, 2, 27, 54</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="A_read_reg_394">8192, 0, 8192, 0</column>
<column name="B_read_reg_400">8192, 0, 8192, 0</column>
<column name="add_ln22_reg_417">11, 0, 14, 3</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="i_fu_74">11, 0, 11, 0</column>
<column name="result_fu_70">27, 0, 27, 0</column>
<column name="select_ln22_reg_422">8192, 0, 8192, 0</column>
<column name="shl_ln_reg_410">10, 0, 13, 3</column>
<column name="sub_ln22_2_reg_454">8192, 0, 8192, 0</column>
<column name="sub_ln22_3_reg_466">9, 0, 9, 0</column>
<column name="sub_ln22_3_reg_466_pp0_iter4_reg">9, 0, 9, 0</column>
<column name="sub_ln22_reg_448">8192, 0, 8192, 0</column>
<column name="tmp_reg_406">1, 0, 1, 0</column>
<column name="zext_ln22_2_reg_437">9, 0, 8192, 8183</column>
<column name="zext_ln22_2_reg_437_pp0_iter2_reg">9, 0, 8192, 8183</column>
<column name="A_read_reg_394">64, 32, 8192, 0</column>
<column name="B_read_reg_400">64, 32, 8192, 0</column>
<column name="shl_ln_reg_410">64, 32, 13, 3</column>
<column name="tmp_reg_406">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, eucHW, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, eucHW, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, eucHW, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, eucHW, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, eucHW, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, eucHW, return value</column>
<column name="A">in, 8192, ap_none, A, pointer</column>
<column name="B">in, 8192, ap_none, B, pointer</column>
<column name="C">out, 32, ap_vld, C, pointer</column>
<column name="C_ap_vld">out, 1, ap_vld, C, pointer</column>
</table>
</item>
</section>
</profile>
