# do RISCV.do
# vsim -t 1ns -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L ../../output/simulation/sdcard_boot -L work -voptargs=""+acc"" tb 
# Start time: 22:30:24 on Mar 16,2020
# Loading sv_std.std
# Loading work.tb
# Loading work.top
# Loading work.riscv
# Loading work.riscv_regfile
# Loading work.riscv_csr
# Loading work.riscv_br_pred
# Loading work.riscv_ifu
# Loading work.ifu_buff
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.riscv_idu
# Loading work.riscv_exu
# Loading work.riscv_dpu
# Loading work.riscv_alu
# Loading work.riscv_mpu
# Loading work.multiplier
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.multiplier_unsigned
# Loading work.multiplier_signed_unsigned
# Loading work.riscv_dvu
# Loading work.divider
# Loading lpm_ver.lpm_divide
# Loading work.divider_unsigned
# Loading work.riscv_lsu
# Loading work.riscv_csu
# Loading work.riscv_bru
# Loading work.riscv_wbu
# Loading work.mmc_wb
# Loading work.mmc
# Loading work.mem
# Loading work.ddr3
# Loading work.wishbone_buff
# Loading work.ddr3_fifo
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading work.led
# Loading work.keys
# Loading work.uart
# Loading work.waveshare_tft_touch_shield
# Loading work.ILI9486
# Loading work.fifo
# Loading work.ILI9486_clk
# Loading work.ILI9486_transmit
# Loading work.ILI9486_buffer
# Loading work.console_buffer
# Loading work.sdcard
# Loading work.sdcard_data_in_fifo
# Loading work.spi_arb
# Loading work.ddr3_model
# Loading work.spi_sd_model
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) ../../verif//tb.sv(181): [TFMPC] - Too few port connections. Expected 136, found 120.
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut File: ../../src//top.sv
# ** Warning: (vsim-3722) ../../verif//tb.sv(181): [TFMPC] - Missing connection for port 'HPS_DDR3_ADDR'.
# ** Warning: (vsim-3722) ../../verif//tb.sv(181): [TFMPC] - Missing connection for port 'HPS_DDR3_BA'.
# ** Warning: (vsim-3722) ../../verif//tb.sv(181): [TFMPC] - Missing connection for port 'HPS_DDR3_CAS_N'.
# ** Warning: (vsim-3722) ../../verif//tb.sv(181): [TFMPC] - Missing connection for port 'HPS_DDR3_CKE'.
# ** Warning: (vsim-3722) ../../verif//tb.sv(181): [TFMPC] - Missing connection for port 'HPS_DDR3_CK_N'.
# ** Warning: (vsim-3722) ../../verif//tb.sv(181): [TFMPC] - Missing connection for port 'HPS_DDR3_CK_P'.
# ** Warning: (vsim-3722) ../../verif//tb.sv(181): [TFMPC] - Missing connection for port 'HPS_DDR3_CS_N'.
# ** Warning: (vsim-3722) ../../verif//tb.sv(181): [TFMPC] - Missing connection for port 'HPS_DDR3_DM'.
# ** Warning: (vsim-3722) ../../verif//tb.sv(181): [TFMPC] - Missing connection for port 'HPS_DDR3_DQ'.
# ** Warning: (vsim-3722) ../../verif//tb.sv(181): [TFMPC] - Missing connection for port 'HPS_DDR3_DQS_N'.
# ** Warning: (vsim-3722) ../../verif//tb.sv(181): [TFMPC] - Missing connection for port 'HPS_DDR3_DQS_P'.
# ** Warning: (vsim-3722) ../../verif//tb.sv(181): [TFMPC] - Missing connection for port 'HPS_DDR3_ODT'.
# ** Warning: (vsim-3722) ../../verif//tb.sv(181): [TFMPC] - Missing connection for port 'HPS_DDR3_RAS_N'.
# ** Warning: (vsim-3722) ../../verif//tb.sv(181): [TFMPC] - Missing connection for port 'HPS_DDR3_RESET_N'.
# ** Warning: (vsim-3722) ../../verif//tb.sv(181): [TFMPC] - Missing connection for port 'HPS_DDR3_RZQ'.
# ** Warning: (vsim-3722) ../../verif//tb.sv(181): [TFMPC] - Missing connection for port 'HPS_DDR3_WE_N'.
# ** Warning: (vsim-3015) ../../src//riscv/riscv.sv(360): [PCDPC] - Port size (32) does not match connection size (64) for port 'ifu_inst_order'. The port definition is at: ../../src//riscv/riscv_ifu.sv(23).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/riscv/ifu File: ../../src//riscv/riscv_ifu.sv
# ** Warning: (vsim-3017) ../../src//riscv/riscv_ifu.sv(103): [TFMPC] - Too few port connections. Expected 11, found 9.
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/riscv/ifu/ifu_buff_order_1 File: ../../src//quartus/ifu_buff/ifu_buff.v
# ** Warning: (vsim-3722) ../../src//riscv/riscv_ifu.sv(103): [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: (vsim-3722) ../../src//riscv/riscv_ifu.sv(103): [TFMPC] - Missing connection for port 'full'.
# ** Warning: (vsim-3017) ../../src//riscv/riscv_ifu.sv(114): [TFMPC] - Too few port connections. Expected 11, found 9.
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/riscv/ifu/ifu_buff_order_0 File: ../../src//quartus/ifu_buff/ifu_buff.v
# ** Warning: (vsim-3722) ../../src//riscv/riscv_ifu.sv(114): [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: (vsim-3722) ../../src//riscv/riscv_ifu.sv(114): [TFMPC] - Missing connection for port 'full'.
# ** Warning: (vsim-3017) ../../src//riscv/riscv_ifu.sv(125): [TFMPC] - Too few port connections. Expected 11, found 9.
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/riscv/ifu/ifu_buff_addr File: ../../src//quartus/ifu_buff/ifu_buff.v
# ** Warning: (vsim-3722) ../../src//riscv/riscv_ifu.sv(125): [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: (vsim-3722) ../../src//riscv/riscv_ifu.sv(125): [TFMPC] - Missing connection for port 'full'.
# ** Warning: (vsim-3017) ../../src//riscv/riscv_ifu.sv(136): [TFMPC] - Too few port connections. Expected 11, found 9.
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/riscv/ifu/ifu_buff_br_taken File: ../../src//quartus/ifu_buff/ifu_buff.v
# ** Warning: (vsim-3722) ../../src//riscv/riscv_ifu.sv(136): [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: (vsim-3722) ../../src//riscv/riscv_ifu.sv(136): [TFMPC] - Missing connection for port 'full'.
# ** Warning: (vsim-3017) ../../src//riscv/riscv_ifu.sv(147): [TFMPC] - Too few port connections. Expected 11, found 9.
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/riscv/ifu/ifu_buff_br_pred_PC_next File: ../../src//quartus/ifu_buff/ifu_buff.v
# ** Warning: (vsim-3722) ../../src//riscv/riscv_ifu.sv(147): [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: (vsim-3722) ../../src//riscv/riscv_ifu.sv(147): [TFMPC] - Missing connection for port 'full'.
# ** Warning: (vsim-3017) ../../src//riscv/riscv_ifu.sv(158): [TFMPC] - Too few port connections. Expected 11, found 9.
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/riscv/ifu/ifu_buff_data File: ../../src//quartus/ifu_buff/ifu_buff.v
# ** Warning: (vsim-3722) ../../src//riscv/riscv_ifu.sv(158): [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: (vsim-3722) ../../src//riscv/riscv_ifu.sv(158): [TFMPC] - Missing connection for port 'full'.
# ** Warning: (vsim-3017) ../../src//riscv/riscv.sv(503): [TFMPC] - Too few port connections. Expected 179, found 169.
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/riscv/exu File: ../../src//riscv/riscv_exu.sv
# ** Warning: (vsim-3722) ../../src//riscv/riscv.sv(503): [TFMPC] - Missing connection for port 'exu_inst'.
# ** Warning: (vsim-3722) ../../src//riscv/riscv.sv(503): [TFMPC] - Missing connection for port 'exu_order'.
# ** Warning: (vsim-3722) ../../src//riscv/riscv.sv(503): [TFMPC] - Missing connection for port 'exu_rs1'.
# ** Warning: (vsim-3722) ../../src//riscv/riscv.sv(503): [TFMPC] - Missing connection for port 'exu_rs2'.
# ** Warning: (vsim-3722) ../../src//riscv/riscv.sv(503): [TFMPC] - Missing connection for port 'exu_rs1_data'.
# ** Warning: (vsim-3722) ../../src//riscv/riscv.sv(503): [TFMPC] - Missing connection for port 'exu_rs2_data'.
# ** Warning: (vsim-3722) ../../src//riscv/riscv.sv(503): [TFMPC] - Missing connection for port 'exu_rd_wr'.
# ** Warning: (vsim-3722) ../../src//riscv/riscv.sv(503): [TFMPC] - Missing connection for port 'exu_rd'.
# ** Warning: (vsim-3722) ../../src//riscv/riscv.sv(503): [TFMPC] - Missing connection for port 'exu_rd_data'.
# ** Warning: (vsim-3722) ../../src//riscv/riscv.sv(503): [TFMPC] - Missing connection for port 'exu_mem_rdata'.
# ** Warning: (vsim-3015) ../../src//de10nano/ddr3/ddr3.sv(110): [PCDPC] - Port size (80) does not match connection size (75) for port 'data'. The port definition is at: ../../src//quartus/wishbone_buff/wishbone_buff.v(41).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/ddr3/bus_inst_buff File: ../../src//quartus/wishbone_buff/wishbone_buff.v
# ** Warning: (vsim-3015) ../../src//de10nano/ddr3/ddr3.sv(110): [PCDPC] - Port size (80) does not match connection size (75) for port 'q'. The port definition is at: ../../src//quartus/wishbone_buff/wishbone_buff.v(49).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/ddr3/bus_inst_buff File: ../../src//quartus/wishbone_buff/wishbone_buff.v
# ** Warning: (vsim-3015) ../../src//de10nano/ddr3/ddr3.sv(524): [PCDPC] - Port size (192) does not match connection size (201) for port 'data'. The port definition is at: ../../src//de10nano/ddr3/ddr3_fifo.v(41).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/ddr3/ddr3_fifo_out File: ../../src//de10nano/ddr3/ddr3_fifo.v
# ** Warning: (vsim-3015) ../../src//de10nano/ddr3/ddr3.sv(524): [PCDPC] - Port size (192) does not match connection size (156) for port 'q'. The port definition is at: ../../src//de10nano/ddr3/ddr3_fifo.v(46).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/ddr3/ddr3_fifo_out File: ../../src//de10nano/ddr3/ddr3_fifo.v
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/ddr3/ddr3_fifo_out/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) ../../src//de10nano/ddr3/ddr3.sv(542): [PCDPC] - Port size (192) does not match connection size (190) for port 'data'. The port definition is at: ../../src//de10nano/ddr3/ddr3_fifo.v(41).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/ddr3/ddr3_fifo_in File: ../../src//de10nano/ddr3/ddr3_fifo.v
# ** Warning: (vsim-3015) ../../src//de10nano/ddr3/ddr3.sv(542): [PCDPC] - Port size (192) does not match connection size (190) for port 'q'. The port definition is at: ../../src//de10nano/ddr3/ddr3_fifo.v(46).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/ddr3/ddr3_fifo_in File: ../../src//de10nano/ddr3/ddr3_fifo.v
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/ddr3/ddr3_fifo_in/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/shield/display/fifo/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ../../src//sdcard/sdcard.sv(73): [TFMPC] - Too few port connections. Expected 10, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/shield/sdcard/data_in_fifo File: ../../src//sdcard/sdcard_data_in_fifo.v
# ** Warning: (vsim-3722) ../../src//sdcard/sdcard.sv(73): [TFMPC] - Missing connection for port 'rdusedw'.
# ** Warning: (vsim-3722) ../../src//sdcard/sdcard.sv(73): [TFMPC] - Missing connection for port 'wrusedw'.
# ** Warning: (vsim-3015) ../../verif//tb.sv(362): [PCDPC] - Port size (1) does not match connection size (9) for port 'ddr3_avl_size'. The port definition is at: ../../verif//ddr3/ddr3_model.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb/ddr3 File: ../../verif//ddr3/ddr3_model.sv
# 4
# I WAS HERE
# Booting DE10Nano RISCV Bootloader...
# 
# Initiating SDCard...iCMD0 at 875210 ns
#    SD R1: 0x01 at 876330 ns
# iCMD8 at 893130 ns
#    VHS match
#    SD R7: 0x05000001aa at 894250 ns
# iCMD58 at 915530 ns
#    SD R3: 0x00001f8000 at 916650 ns
# iCMD55 at 937790 ns
#    SD R1: 0x6a at 938910 ns
# iACMD41 at 955290 ns
#    SD R1: 0x00 at 956410 ns
# Init Done at 957530 ns
# Ver 1, SDSC detected
#    SD R3: 0x00101f8000 at 1017450 ns
# done
# Initiating Random Number Generator...done
# Testing SDCard read of Sector 0...   SD R1: 0x6a at 1272110 ns
#    SD TokenOut 0xfe at 1274350 ns
# fab800108ed0bc00b0b800008ed88ec0fbbe007cbf0006b90002f3a4ea21060000bebe073804750b83c61081fefe0775f3eb16b402b001bb007cb2808a74018b4c02cd13ea007c0000ebfe0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000a37a02000000000203000efe3f7a8000000000381e0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000055aa
#    SD CRC Out 0xaaaa at 1848850 ns
# Warning : Underflow occurred! Fifo output is unknown until the next reset is asserted.
# Time: 1944250  Instance: tb.dut.shield.sdcard.data_in_fifo.dcfifo_mixed_widths_component.LOWLATENCY
# FAB800108ED0BC00B0B800008ED88EC0FBBE007CBF0006B90002F3A4EA21060000BEBE073804750B83C61081FEFE0775F3EB16B402B001BB007CB2808A74018B4C02CD13EA007C0000EBFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A37A02000000000203000EFE3F7A8000000000381E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000055AAAAAA
# done
# DDR3 TestWriting SDCard Sector 0 to DDR3...done
# Reading SDCard Sector 0 from DDR3...
# FAB800108ED0BC00B0B800008ED88EC0FBBE007CBF0006B90002F3A4EA21060000BEBE073804750B83C61081FEFE0775F3EB16B402B001BB007CB2808A74018B4C02CD13EA007C0000EBFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A37A02000000000203000EFE3F7A8000000000381E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# End of test
#   144741 Instructions
#   0.14 Instructions per Cycle
#   7.24M Instructions per Second
# End time: 22:35:26 on Mar 16,2020, Elapsed time: 0:05:02
# Errors: 0, Warnings: 63
