<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Mod4_A.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="JK_FF_NE.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="JK_FF_NE.vf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="JK_FF_NE_drc.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Mod4_A.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Mod4_A.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Mod4_A.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Mod4_A.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Mod4_A.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Mod4_A.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Mod4_A.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Mod4_A.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Mod4_A.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Mod4_A.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Mod4_A.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mod4_A.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Mod4_A.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mod4_A.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Mod4_A.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Mod4_A.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Mod4_A.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Mod4_A.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Mod4_A.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Mod4_A.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Mod4_A.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Mod4_A.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Mod4_A_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Mod4_A_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Mod4_A_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Mod4_A_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Mod4_A_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Mod4_A_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Mod4_A_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Mod4_A_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Mod4_A_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Mod4_A_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Mod4_A_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Mod4_A_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Mod4_A_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Mod4_A_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="fnd0.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="fnd0.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="fnd1.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="fnd1.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="fnd2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="fnd2.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="fnd3.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="fnd3.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="fnd4.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="fnd4.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="fnd5.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="fnd5.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="fnd6.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="fnd6.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="fnd7.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="fnd7.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="mod4_a.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="mod4_a.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="mod4_a.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1637116657" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1637116657">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1637116850" xil_pn:in_ck="9119977421995186010" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8948158793975738910" xil_pn:start_ts="1637116846">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="JK_FF_NE.vf"/>
      <outfile xil_pn:name="Mod4_A.vf"/>
      <outfile xil_pn:name="fnd0.vf"/>
      <outfile xil_pn:name="fnd1.vf"/>
      <outfile xil_pn:name="fnd2.vf"/>
      <outfile xil_pn:name="fnd3.vf"/>
      <outfile xil_pn:name="fnd4.vf"/>
      <outfile xil_pn:name="fnd5.vf"/>
      <outfile xil_pn:name="fnd6.vf"/>
      <outfile xil_pn:name="fnd7.vf"/>
    </transform>
    <transform xil_pn:end_ts="1637116664" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5638296928868453689" xil_pn:start_ts="1637116664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637116664" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1637116664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637116664" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1499023828179214564" xil_pn:start_ts="1637116664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637116962" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1637116962">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637116962" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2026875067530512765" xil_pn:start_ts="1637116962">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637116971" xil_pn:in_ck="-862515713806215162" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-7983771434559214399" xil_pn:start_ts="1637116962">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Mod4_A.jhd"/>
      <outfile xil_pn:name="Mod4_A.lso"/>
      <outfile xil_pn:name="Mod4_A.ngc"/>
      <outfile xil_pn:name="Mod4_A.ngr"/>
      <outfile xil_pn:name="Mod4_A.prj"/>
      <outfile xil_pn:name="Mod4_A.stx"/>
      <outfile xil_pn:name="Mod4_A.syr"/>
      <outfile xil_pn:name="Mod4_A.xst"/>
      <outfile xil_pn:name="Mod4_A_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1637116972" xil_pn:in_ck="3734128452938304" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5069202360522385654" xil_pn:start_ts="1637116972">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637116979" xil_pn:in_ck="-274225628291582022" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6749196825577758566" xil_pn:start_ts="1637116972">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Mod4_A.bld"/>
      <outfile xil_pn:name="Mod4_A.ngd"/>
      <outfile xil_pn:name="Mod4_A_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1637116986" xil_pn:in_ck="-272694049306317573" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1637116979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Mod4_A.pcf"/>
      <outfile xil_pn:name="Mod4_A_map.map"/>
      <outfile xil_pn:name="Mod4_A_map.mrp"/>
      <outfile xil_pn:name="Mod4_A_map.ncd"/>
      <outfile xil_pn:name="Mod4_A_map.ngm"/>
      <outfile xil_pn:name="Mod4_A_map.xrpt"/>
      <outfile xil_pn:name="Mod4_A_summary.xml"/>
      <outfile xil_pn:name="Mod4_A_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1637116998" xil_pn:in_ck="1592406951720713172" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6780099238861732004" xil_pn:start_ts="1637116986">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Mod4_A.ncd"/>
      <outfile xil_pn:name="Mod4_A.pad"/>
      <outfile xil_pn:name="Mod4_A.par"/>
      <outfile xil_pn:name="Mod4_A.ptwx"/>
      <outfile xil_pn:name="Mod4_A.unroutes"/>
      <outfile xil_pn:name="Mod4_A.xpi"/>
      <outfile xil_pn:name="Mod4_A_pad.csv"/>
      <outfile xil_pn:name="Mod4_A_pad.txt"/>
      <outfile xil_pn:name="Mod4_A_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1637117008" xil_pn:in_ck="3734128452930679" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1637116999">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Mod4_A.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="mod4_a.bgn"/>
      <outfile xil_pn:name="mod4_a.bit"/>
      <outfile xil_pn:name="mod4_a.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1637117014" xil_pn:in_ck="5219295991729793" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="4500415081596399796" xil_pn:start_ts="1637117014">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637116998" xil_pn:in_ck="-474862475361224841" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1637116993">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Mod4_A.twr"/>
      <outfile xil_pn:name="Mod4_A.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
