

================================================================
== Vivado HLS Report for 'MatcherRee'
================================================================
* Date:           Fri Feb 22 12:51:05 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        matchedRee
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.74|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    9|    9|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|     14|       -|       -|
|Expression       |        -|      -|       0|     265|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      96|
|Register         |        0|      -|    1260|     320|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     14|    1260|     681|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      2|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |MatcherRee_mac_mubkb_U1   |MatcherRee_mac_mubkb  | i0 * i1 + i2 |
    |MatcherRee_mac_mubkb_U7   |MatcherRee_mac_mubkb  | i0 * i1 + i2 |
    |MatcherRee_mac_mubkb_U8   |MatcherRee_mac_mubkb  | i0 * i1 + i2 |
    |MatcherRee_mac_mubkb_U9   |MatcherRee_mac_mubkb  | i0 * i1 + i2 |
    |MatcherRee_mac_mubkb_U10  |MatcherRee_mac_mubkb  | i0 * i1 + i2 |
    |MatcherRee_mac_mucud_U2   |MatcherRee_mac_mucud  | i0 * i1 + i2 |
    |MatcherRee_mac_mucud_U3   |MatcherRee_mac_mucud  | i0 * i1 + i2 |
    |MatcherRee_mac_mucud_U4   |MatcherRee_mac_mucud  | i0 * i1 + i2 |
    |MatcherRee_mac_mucud_U5   |MatcherRee_mac_mucud  | i0 * i1 + i2 |
    |MatcherRee_mac_mucud_U6   |MatcherRee_mac_mucud  | i0 * i1 + i2 |
    |MatcherRee_mac_mucud_U11  |MatcherRee_mac_mucud  | i0 * i1 + i2 |
    |MatcherRee_mac_mucud_U12  |MatcherRee_mac_mucud  | i0 * i1 + i2 |
    |MatcherRee_mac_mucud_U13  |MatcherRee_mac_mucud  | i0 * i1 + i2 |
    |MatcherRee_mul_mudEe_U14  |MatcherRee_mul_mudEe  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_6_1_fu_513_p2               |     +    |      0|  0|  21|          21|          21|
    |p_Val2_7_14_fu_829_p2              |     +    |      0|  0|  40|          33|          33|
    |p_Val2_7_1_fu_537_p2               |     +    |      0|  0|  21|          21|          21|
    |ret_V_1_fu_869_p2                  |     +    |      0|  0|  18|           1|          11|
    |p_Val2_6_fu_483_p2                 |     -    |      0|  0|  28|          21|          21|
    |ap_block_state10_io                |    and   |      0|  0|   8|           1|           1|
    |ap_block_state2_pp0_stage0_iter1   |    and   |      0|  0|   8|           1|           1|
    |ap_block_state9_io                 |    and   |      0|  0|   8|           1|           1|
    |i_data_V_data_V_0_load_A           |    and   |      0|  0|   8|           1|           1|
    |i_data_V_data_V_0_load_B           |    and   |      0|  0|   8|           1|           1|
    |o_data_V_data_V_1_load_A           |    and   |      0|  0|   8|           1|           1|
    |o_data_V_data_V_1_load_B           |    and   |      0|  0|   8|           1|           1|
    |i_data_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |o_data_V_data_V_1_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |tmp_s_fu_863_p2                    |   icmp   |      0|  0|  11|           5|           1|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|   8|           1|           1|
    |ap_block_state10_pp0_stage0_iter9  |    or    |      0|  0|   8|           1|           1|
    |p_1_fu_883_p3                      |  select  |      0|  0|  11|           1|          11|
    |p_s_fu_875_p3                      |  select  |      0|  0|  11|           1|          11|
    |ap_enable_pp0                      |    xor   |      0|  0|   8|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 265|         119|         144|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |i_data_TDATA_blk_n          |   9|          2|    1|          2|
    |i_data_V_data_V_0_data_out  |   9|          2|   32|         64|
    |i_data_V_data_V_0_state     |  15|          3|    2|          6|
    |i_data_V_last_V_0_state     |  15|          3|    2|          6|
    |o_data_TDATA_blk_n          |   9|          2|    1|          2|
    |o_data_V_data_V_1_data_out  |   9|          2|   32|         64|
    |o_data_V_data_V_1_state     |  15|          3|    2|          6|
    |o_data_V_last_V_1_state     |  15|          3|    2|          6|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  96|         20|   74|        156|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                   |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_buffQ_V_8_load_reg_1050  |  11|   0|   16|          5|
    |ap_reg_pp0_iter2_buffQ_V_9_load_reg_1045  |  11|   0|   16|          5|
    |buffQ_V_0                                 |  11|   0|   16|          5|
    |buffQ_V_0_load_reg_1090                   |  11|   0|   16|          5|
    |buffQ_V_1                                 |  11|   0|   16|          5|
    |buffQ_V_10                                |  11|   0|   16|          5|
    |buffQ_V_10_load_reg_1040                  |  11|   0|   16|          5|
    |buffQ_V_11                                |  11|   0|   16|          5|
    |buffQ_V_11_load_reg_1035                  |  11|   0|   16|          5|
    |buffQ_V_12                                |  11|   0|   16|          5|
    |buffQ_V_13                                |  11|   0|   16|          5|
    |buffQ_V_14                                |  11|   0|   16|          5|
    |buffQ_V_1_load_reg_1085                   |  11|   0|   16|          5|
    |buffQ_V_2                                 |  11|   0|   16|          5|
    |buffQ_V_2_load_reg_1080                   |  11|   0|   16|          5|
    |buffQ_V_3                                 |  11|   0|   16|          5|
    |buffQ_V_3_load_reg_1075                   |  11|   0|   16|          5|
    |buffQ_V_4                                 |  11|   0|   16|          5|
    |buffQ_V_4_load_reg_1070                   |  11|   0|   16|          5|
    |buffQ_V_5                                 |  11|   0|   16|          5|
    |buffQ_V_5_load_reg_1065                   |  11|   0|   16|          5|
    |buffQ_V_6                                 |  11|   0|   16|          5|
    |buffQ_V_6_load_reg_1060                   |  11|   0|   16|          5|
    |buffQ_V_7                                 |  11|   0|   16|          5|
    |buffQ_V_7_load_reg_1055                   |  11|   0|   16|          5|
    |buffQ_V_8                                 |  11|   0|   16|          5|
    |buffQ_V_8_load_reg_1050                   |  11|   0|   16|          5|
    |buffQ_V_9                                 |  11|   0|   16|          5|
    |buffQ_V_9_load_reg_1045                   |  11|   0|   16|          5|
    |currentState                              |   1|   0|    1|          0|
    |currentState_load_reg_1031                |   1|   0|    1|          0|
    |i_data_V_data_V_0_payload_A               |  32|   0|   32|          0|
    |i_data_V_data_V_0_payload_B               |  32|   0|   32|          0|
    |i_data_V_data_V_0_sel_rd                  |   1|   0|    1|          0|
    |i_data_V_data_V_0_sel_wr                  |   1|   0|    1|          0|
    |i_data_V_data_V_0_state                   |   2|   0|    2|          0|
    |i_data_V_last_V_0_state                   |   2|   0|    2|          0|
    |o_data_V_data_V_1_payload_A               |  32|   0|   32|          0|
    |o_data_V_data_V_1_payload_B               |  32|   0|   32|          0|
    |o_data_V_data_V_1_sel_rd                  |   1|   0|    1|          0|
    |o_data_V_data_V_1_sel_wr                  |   1|   0|    1|          0|
    |o_data_V_data_V_1_state                   |   2|   0|    2|          0|
    |o_data_V_last_V_1_sel_rd                  |   1|   0|    1|          0|
    |o_data_V_last_V_1_state                   |   2|   0|    2|          0|
    |p_Val2_6_14_reg_1130                      |  25|   0|   25|          0|
    |tmp_10_reg_1105                           |  16|   0|   16|          0|
    |tmp_12_reg_1110                           |  16|   0|   16|          0|
    |tmp_14_reg_1115                           |  16|   0|   16|          0|
    |tmp_16_reg_1120                           |  16|   0|   16|          0|
    |tmp_18_reg_1125                           |  16|   0|   16|          0|
    |tmp_20_reg_1135                           |  16|   0|   16|          0|
    |tmp_6_reg_1100                            |  16|   0|   16|          0|
    |tmp_7_reg_1095                            |  11|   0|   16|          5|
    |buffQ_V_0_load_reg_1090                   |  64|  32|   16|          5|
    |buffQ_V_1_load_reg_1085                   |  64|  32|   16|          5|
    |buffQ_V_2_load_reg_1080                   |  64|  32|   16|          5|
    |buffQ_V_3_load_reg_1075                   |  64|  32|   16|          5|
    |buffQ_V_4_load_reg_1070                   |  64|  32|   16|          5|
    |buffQ_V_5_load_reg_1065                   |  64|  32|   16|          5|
    |buffQ_V_6_load_reg_1060                   |  64|  32|   16|          5|
    |buffQ_V_7_load_reg_1055                   |  64|  32|   16|          5|
    |currentState_load_reg_1031                |  64|  32|    1|          0|
    |tmp_7_reg_1095                            |  64|  32|   16|          5|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |1260| 320|  915|        195|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+-----------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+---------------+-----+-----+--------------+-----------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_none |    MatcherRee   | return value |
|ap_rst_n       |  in |    1| ap_ctrl_none |    MatcherRee   | return value |
|i_data_TDATA   |  in |   32|     axis     | i_data_V_data_V |    pointer   |
|i_data_TVALID  |  in |    1|     axis     | i_data_V_last_V |    pointer   |
|i_data_TREADY  | out |    1|     axis     | i_data_V_last_V |    pointer   |
|i_data_TLAST   |  in |    1|     axis     | i_data_V_last_V |    pointer   |
|o_data_TDATA   | out |   32|     axis     | o_data_V_data_V |    pointer   |
|o_data_TVALID  | out |    1|     axis     | o_data_V_last_V |    pointer   |
|o_data_TREADY  |  in |    1|     axis     | o_data_V_last_V |    pointer   |
|o_data_TLAST   | out |    1|     axis     | o_data_V_last_V |    pointer   |
|start_V        |  in |    1|    ap_none   |     start_V     |    scalar    |
+---------------+-----+-----+--------------+-----------------+--------------+

