Opened message file <out/q.log>. Detailed informations can be found in this file.
Checking license file </opt/Conpro2/license/license.dat> for host with hostid=<83f2ea7a> and feature <CONPRO2>...
Global block constraints:
  <default>
  >> Expression type: flat
  >> ALU data width threshold: 8
  >> Temporary register: shared
  Include paths: 
    Source:  /home/sbosse/proj/conpro2/test/queuex/src/cp
    Source:  /home/sbosse/proj/conpro2/test/queuex/src/vhdl
    Source:  /opt/Conpro2/incl
    Library: /opt/Conpro2/lib
Initializing synthesis tools...
TDI: Opening tools file <tools>...
  Searching tools file <tools.def>...
  Opening tools file </opt/Conpro2/toolset/tools.def>...
  Opening tool library file </opt/Conpro2/toolset/generic.lib>...
  Info [file <tools.def>, line 7]: Added synthesis tool defintion <generic>, version 1.07.
  Opening tool library file </opt/Conpro2/toolset/xilinx6.lib>...
  Info [file <tools.def>, line 27]: Added synthesis tool defintion <xilinx6>, version 1.07.
  Opening tool library file </opt/Conpro2/toolset/xilinx9.lib>...
  Info [file <tools.def>, line 173]: Added synthesis tool defintion <xilinx9>, version 1.07.
  Opening tool library file </opt/Conpro2/toolset/alliance.lib>...
  Info [file <tools.def>, line 319]: Added synthesis tool defintion <alliance>, version 1.07.
  Opening tool library file </opt/Conpro2/toolset/leonardo.lib>...
  Info [file <tools.def>, line 342]: Added synthesis tool defintion <leonardo>, version 1.07.
  Opening tool library file </opt/Conpro2/toolset/dc.lib>...
  Info [file <tools.def>, line 366]: Added synthesis tool defintion <dc>, version 1.07.
  Opening tool library file </opt/Conpro2/toolset/actel.lib>...
  Info [file <tools.def>, line 390]: Added synthesis tool defintion <actel>, version 1.07.
  Opening tool library file </opt/Conpro2/toolset/synplicity89.lib>...
  Info [file <tools.def>, line 413]: Added synthesis tool defintion <synplicity89>, version 1.07.
  Opening tool library file </opt/Conpro2/toolset/synplicity89_xilinx6.lib>...
  Info [file <tools.def>, line 436]: Added synthesis tool defintion <synplicity89_xilinx6>, version 1.07.
Initializing tool <leonardo>...
TDI: Opening tool <leonardo>...
  Searching tool file <leonardo.tool>...
  Opening tool file </opt/Conpro2/toolset/leonardo.tool>...
Analyzing ConPro source <q.cp>...
Searching Conpro file <q.cp>...
Opening file <q.cp>...
Compiling ConPro source <q.cp>...
Compiling module <q>...
  Searching toplevel objects and expanding toplevel loops and evaluating conditionals...
    Added module <Core>.
    Added module <Process>.
    Opening module <Queuex>...
    Opening module <Queuex>...
      Searching module file <queuex.mod>...
      Opening module file </opt/Conpro2/lib/queuex.mod>...
      EMI [Object Queuex.queuex.root]#init: Initializing module ...
      EMI <Object Queuex.queuex.root>: creating rules for module...
      Added module <Queuex>.
        EMI <Queuex>: adding object type <queuex>...
    Added module <System>.
    EMI <Object Sys.sys.root>: creating object <sys>...
      EMI [Object Sys.sys.sys]: added method <clock>.
      EMI [Object Sys.sys.sys]: added method <clock_level>.
      EMI [Object Sys.sys.sys]: added method <reset_level>.
      EMI [Object Sys.sys.sys]: added method <reset_internal>.
      EMI [Object Sys.sys.sys]: added method <simu_cycles>.
      EMI [Object Sys.sys.sys]: added method <simu_res>.
      EMI [Object Sys.sys.sys]: added method <target>.
      EMI [Object Sys.sys.sys]: added method <expr_type>.
      EMI [Object Sys.sys.sys]: added method <schedule>.
    EMI <Object Sys.sys.sys>: creating rules for module...
    EMI <Object Queuex.queuex.root>: creating object <q>...
      EMI [Object Queuex.queuex.q]: added method <init>.
      EMI [Object Queuex.queuex.q]: added method <read>.
      EMI [Object Queuex.queuex.q]: added method <write>.
    EMI <Object Queuex.queuex.q>: creating rules for module...
  Analyzing toplevel method calls...
  Compiling system setting method <simu_cycles>.
  Compiling system setting method <set_env>.
    processes=main
  Compiling system setting method <set_env>.
    processes=p1
  Compiling system setting method <set_env>.
    processes=p2
  Analyzing function blocks...
  Analyzing processes...
    Info [file <q.cp>, line 17]: New process <p1>...
      New process <p1>...
    Info [file <q.cp>, line 29]: New process <p2>...
      New process <p2>...
    Info [file <q.cp>, line 40]: New process <main>...
      New process <main>...
  Analyzing process instructions...
    Info [file <q.cp>, line 40]: Analyzing instructions of process <p1>...
      Analyzing instructions of process <p1>...
    Info [file <q.cp>, line 20]: Analyzing instructions of process <p2>...
      Analyzing instructions of process <p2>...
    Info [file <q.cp>, line 32]: Analyzing instructions of process <main>...
      Analyzing instructions of process <main>...
  Performing program graph transformations and optimization for module <Q>...
    in process <p1>...
      Performing program transformations for process <p1>...
      Performing program transformations for process <p1>...
      Resolving object dependencies for process <p1>...
    in process <p2>...
      Performing program transformations for process <p2>...
      Performing program transformations for process <p2>...
      Resolving object dependencies for process <p2>...
    in process <main>...
      Performing program transformations for process <main>...
      Performing program transformations for process <main>...
      Resolving object dependencies for process <main>...
  Analyzing toplevel instructions...
  Resolving object dependencies for process <MOD_Q>...
  Default block parameters:  [EXPR=FLAT] [ALU_MIN_N=8] [TEMP=shared]
  Project Parameters: 
  Toplevel symbols: 16
  Processes: 3
  Functions: 0
  Process order: 
  : p1
  : p2
  : main
  
  +------------------------------- ANALYSIS SUMMARY -------------------------------+
  +--------------------------------------------------------------------------------+
  | DESCRIPTION                   MESSAGE                                          |
  +--------------------------------------------------------------------------------+
  | Default block parameters       [EXPR=FLAT] [ALU_MIN_N=8] [TEMP=shared]         |
  | Project Parameters                                                             |
  | Toplevel symbols              16                                               |
  | Processes                     3                                                |
  | Functions                     0                                                |
  | Process order                                                                  |
  |                               p1                                               |
  |                               p2                                               |
  |                               main                                             |
  +--------------------------------------------------------------------------------+
  
Performing controll graph analysis for module <Q>...
call_graph_build: process 'p1': start={} stop={} call={} raise={} catch={}
call_graph_build: process 'p2': start={} stop={} call={} raise={} catch={}
call_graph_build: process 'main': start={p1 p2} stop={} call={} raise={} catch={}
call_graph_build: exception register'PRO_p1_EXCEPTION': read={} write={}
call_graph_build: exception register'PRO_p2_EXCEPTION': read={} write={}
call_graph_build: exception register'PRO_main_EXCEPTION': read={} write={}
  
  +------------------------------ CALL GRAPH SUMMARY ------------------------------+
  +--------------------------------------------------------------------------------+
  | PROCESS                                                                        |
  +--------------------------------------------------------------------------------+
  | p1                                                                             |
  | .. start                                                                       |
  | .. stop                                                                        |
  | .. call                                                                        |
  | .. raise                                                                       |
  | .. catch                                                                       |
  | p2                                                                             |
  | .. start                                                                       |
  | .. stop                                                                        |
  | .. call                                                                        |
  | .. raise                                                                       |
  | .. catch                                                                       |
  | main                                                                           |
  | .. start                      p1 p2                                            |
  | .. stop                                                                        |
  | .. call                                                                        |
  | .. raise                                                                       |
  | .. catch                                                                       |
  | PRO_p1_EXCEPTION                                                               |
  | .. read                                                                        |
  | .. write                                                                       |
  | PRO_p2_EXCEPTION                                                               |
  | .. read                                                                        |
  | .. write                                                                       |
  | PRO_main_EXCEPTION                                                             |
  | .. read                                                                        |
  | .. write                                                                       |
  +--------------------------------------------------------------------------------+
  
Synthesizing module <Q>...
Synthesizing main module <Q>...
  Optimization: [Expression Constant Folder]  [Dead Object Remover]
  Optimizing and pre-scheduling, pass 1...
    Reference Stack Scheduler: Performing expression expansions...
      in process <Q.p1>
        Removed 0 instructions(s).
      in process <Q.p2>
        Removed 0 instructions(s).
      in process <Q.main>
        Removed 0 instructions(s).
    Optimizer: removing dead objects and instructions...
      [Q.MOD_Q]: Removing Register <Q.PRO_p1_EXCEPTION> with 0 reader(s) and 0 writer(s).
      ... in process <main> ...
      [Q.MOD_Q]: Removing Register <Q.PRO_p2_EXCEPTION> with 0 reader(s) and 0 writer(s).
      ... in process <p1> ...
      ... in process <p2> ...
      [Q.MOD_Q]: Removing Register <Q.PRO_main_EXCEPTION> with 0 reader(s) and 0 writer(s).
      Removed 3 object(s).
    Optimizer: folding constants in expressions...
      in process <Q.p1>
        Removed 0 operand(s).
      in process <Q.p2>
        Removed 0 operand(s).
      in process <Q.main>
        Removed 0 operand(s).
    ... Progress of pass 1: 3.
  Optimizing and pre-scheduling, pass 2...
    Reference Stack Scheduler: Performing expression expansions...
      in process <Q.p1>
        Removed 0 instructions(s).
      in process <Q.p2>
        Removed 0 instructions(s).
      in process <Q.main>
        Removed 0 instructions(s).
    Optimizer: removing dead objects and instructions...
      ... in process <main> ...
      ... in process <p1> ...
      ... in process <p2> ...
      Removed 0 object(s).
    Optimizer: folding constants in expressions...
      in process <Q.p1>
        Removed 0 operand(s).
      in process <Q.p2>
        Removed 0 operand(s).
      in process <Q.main>
        Removed 0 operand(s).
    ... Progress of pass 2: 0.
  
  +----------------------------- OPTIMIZATION SUMMARY -----------------------------+
  +--------------------------------------------------------------------------------+
  | LOCATION                      MESSAGE                                          |
  +--------------------------------------------------------------------------------+
  | [Q.MOD_Q]                     Removing Register <Q.PRO_p1_EXCEPTION> with 0    |
  |                               reader(s) and 0 writer(s).                       |
  | [Q.MOD_Q]                     Removing Register <Q.PRO_p2_EXCEPTION> with 0    |
  |                               reader(s) and 0 writer(s).                       |
  | [Q.MOD_Q]                     Removing Register <Q.PRO_main_EXCEPTION> with 0  |
  |                               reader(s) and 0 writer(s).                       |
  +--------------------------------------------------------------------------------+
  
  Extracting features and resources...
  Resolving object guards...
    Found 0 guard(s).
  Resolving RAM blocks...
    Found 0 RAM block(s).
    Performing post-analysis transformations for process <p1>...
    Performing post-analysis transformations for process <p1>...
    Performing post-analysis transformations for process <p2>...
    Performing post-analysis transformations for process <p2>...
    Performing post-analysis transformations for process <main>...
    Performing post-analysis transformations for process <main>...
  EMI [Object Queuex.queuex.q]: compiling external module interface...
  EMI [Object Queuex.queuex.q]: Environment is:
    select(i)=[0],
    datawidth(i)=[8],
    datatype(s)=["logic";"logic"],
    depth(i)=[8],
    ARRAY(i)=[0],
    avail(?)=[],
    O(s)=["q"],
    P(s)=["main";"p2";"p1"],
    P.init(s)=["main"],
    P.read(s)=["p2"],
    P.write(s)=["p1"],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[1000;50],
    simu_res(i)=[5],
    expr_type(s)=["flat"],
    scheduler_type(s)=["default"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8],
    processes(s)=["p2";"p1";"main"]
  Synthesizing process instructions...
    Synthesizing uCode for process <p1>...
    in process <Q.p1>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <p1>...
      Binding MicroCode instructions...
      Extracting ALU for process <p1>...
      Expression Scheduler: Performing ASAP time constrained scheduling for process <p1>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <p1>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <p1>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 2 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <p1>...
        9 states created.
      Calculating block frame time estimations for process <p1>...
    Synthesizing uCode for process <p2>...
    in process <Q.p2>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <p2>...
      Binding MicroCode instructions...
      Extracting ALU for process <p2>...
      Expression Scheduler: Performing ASAP time constrained scheduling for process <p2>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <p2>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <p2>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 2 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <p2>...
        8 states created.
      Calculating block frame time estimations for process <p2>...
    Synthesizing uCode for process <main>...
    in process <Q.main>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <main>...
      Binding MicroCode instructions...
      Extracting ALU for process <main>...
      Expression Scheduler: Performing ASAP time constrained scheduling for process <main>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <main>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <main>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 0 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <main>...
        5 states created.
      Calculating block frame time estimations for process <main>...
  
  +--------------------------- UCODE SYNTHESIS SUMMARY ----------------------------+
  +--------------------------------------------------------------------------------+
  | LOCATION                      MESSAGE                                          |
  +--------------------------------------------------------------------------------+
  +--------------------------------------------------------------------------------+
  
  Synthesizing VHDL-RTL for module <Q>...
  Creating entity <q_p1>...
    Synthesizing VHDL-RTL for process <p1>...
    Emitting state list for process <p1>...
    Emitting state machine for process <p1>...
    Port width: 22 bits
  Creating entity <q_p2>...
    Synthesizing VHDL-RTL for process <p2>...
    Emitting state list for process <p2>...
    Emitting state machine for process <p2>...
    Port width: 22 bits
  Creating entity <q_main>...
    Synthesizing VHDL-RTL for process <main>...
    Emitting state list for process <main>...
    Emitting state machine for process <main>...
    Port width: 9 bits
  Creating library <conpro.vhdl>...
  Creating entity <q.vhdl>...
    Synthesizing VHDL-RTL for toplevel <Q> ...
    EMI [Object Queuex.queuex.q]: compiling process <QUEUEX_q_IMPL_QRAM> ...
    EMI [Object Queuex.queuex.q]: compiling process <IMPL_QUEUE_q_SCHED> ...
    EMI [Object Queuex.queuex.q]: Warning: no #assert section found.
    Creating global register <d1> [DT_logic 8, scheduler=PRIOstat #rd=0 #wr=1]...
    Creating global register <d2> [DT_logic 8, scheduler=PRIOstat #rd=0 #wr=1]...
  Emitting MicroCode for module Q...
  Emitting object file for module Q...
  Emitting MicroCode for process p1...
  Emitting MicroCode for process p2...
  Emitting MicroCode for process main...
  UCI <ucode.uci_out.p1>: emitting MicroCode for process <p1>.
  UCI <ucode.uci_out.p2>: emitting MicroCode for process <p2>.
  UCI <ucode.uci_out.main>: emitting MicroCode for process <main>.
  
  +---------------------------- RTL SYNTHESIS SUMMARY -----------------------------+
  +--------------------------------------------------------------------------------+
  | LOCATION                      MESSAGE                                          |
  +--------------------------------------------------------------------------------+
  +--------------------------------------------------------------------------------+
  
Emitting frame time calculations for module <Q>...
Info : Emitting block frame informations in file <q.ft>...
Emitting toolset <leonardo>...
TDI [Tool leonardo.root]#new_obj: creating object <q>...
TDI [Tool leonardo.q]#compile_all: Initializing tool ...
  TDI [Tool leonardo.q]: found #version 2.06...
  TDI [Tool leonardo.q]: compiling #parameter section...
    TDI [Tool leonardo.q]: Parameter <encoding> not found. Using default value.
    TDI [Tool leonardo.q]: Parameter <simu_period> not found. Using default value.
    TDI [Tool leonardo.q]: Parameter <clock_edge> not found. Using default value.
    TDI [Tool leonardo.q]: Parameter <clock_edge> not found. Using default value.
  TDI [Tool leonardo.q]: compiling #parameter section...
  TDI [Tool leonardo.q]: compiling function <check>...
  TDI [Tool leonardo.q]: compiling function <init>...
  TDI [Tool leonardo.q]: compiling function <finish>...
  TDI [Tool leonardo.q]: compiling function <do_patc>...
    TDI [Tool leonardo.q]: Parameter <simu_period> not found. Using default value.
    TDI [Tool leonardo.q]: Parameter <clock_edge> not found. Using default value.
  TDI [Tool leonardo.q]: compiling function <do_scram>...
  TDI [Tool leonardo.q]: compiling function <do_synth>...
    TDI [Tool leonardo.q]: Parameter <encoding> not found. Using default value.
  TDI [Tool leonardo.q]: compiling function <do_vst>...
  TDI [Tool leonardo.q]: compiling function <do_pat>...
  TDI [Tool leonardo.q]: compiling function <do_asimut>...
  TDI [Tool leonardo.q]: compiling function <do_xpat>...
  TDI [Tool leonardo.q]: compiling target <init>...
  TDI [Tool leonardo.q]: compiling target <vhdl>...
  TDI [Tool leonardo.q]: compiling target <synth>...
  TDI [Tool leonardo.q]: compiling target <simu>...
  TDI [Tool leonardo.q]: compiling target <xpat>...
  TDI [Tool leonardo.q]: compiling target <patc>...
  TDI [Tool leonardo.q]: compiling target <pat>...
  TDI [Tool leonardo.q]: compiling target <vst>...
  TDI [Tool leonardo.q]: compiling target <asimut>...
TDI [Tool leonardo.q]#compiler_all: Compiling tool ...
  TDI [Tool leonardo.q]#emit: Creating build script <q.leonardo.tool.sh>...
    TDI [Tool leonardo.q]: Environment is:
      PWD=[$],
      TOP=[$proj],
      VHD2=[$],
      LOG=[($TOP) + (".log")],
      SRCDIR=["."],
      SCRAM=[$],
      clock=["10000000"],
      vhdl=[|"q",
             "q_p1",
             "q_p2",
             "q_main",
             "conpro"|],
      LEONARDO_TOP=[$],
      MBK_CATA_LIB=[$],
      CLOCK_EDGE_NEG=[$],
      CLOCK_EDGE=[get_opt()],
      clock_level=["1"],
      simu_res=["5"],
      VHDL=[|$|],
      SXLIB_COMP=[$],
      CELLS=[$],
      DUP=["tee"],
      RESET_STATE=[get_opt()],
      LIBRARY=["sxlib"],
      SIM_CYCLES=[get_opt()],
      period=["100"],
      PATH=[$],
      ENCODING=[get_opt()],
      DESIGN=[$proj],
      port=[|"d2_RD:out:std_logic_vector:7 downto 0",
             "d1_RD:out:std_logic_vector:7 downto 0",
             "CLK:in:std_logic",
             "RESET:in:std_logic"|],
      ALLIANCE_TOP=[$],
      RESET_STATE_NEG=[$],
      EXEMPLAR=[$],
      reset_level=["1"],
      SPECTRUM=[$],
      proj=["q"],
      res=[$],
      OBJDIR=["obj"],
      BIN=[$],
      SIM_PERIOD=[get_opt()],
      SIM_RES=[get_opt()],
      simu_cycles=["1000"]
Total CPU time consumed: 0.9 seconds.
Total time elapsed: 1.0 seconds.
  
  +------------------------ SYNTHESIS RESULT SUMMARY -------------------------+
  +---------------------------------------------------------------------------+
  | DESCRIPTION                                  VALUE                        |
  +---------------------------------------------------------------------------+
  | arithmetic unit                              7                            |
  |  -> adder                                    (5)                          |
  |  -> comparator                               (2)                          |
  | object                                       1                            |
  |  -> queuex                                   (1)                          |
  | process                                      3                            |
  | process.main                                                              |
  |  -> port-width [bit]                         9                            |
  |  -> states                                   5                            |
  | process.p1                                                                |
  |  -> port-width [bit]                         22                           |
  |  -> register                                 2                            |
  |  -> states                                   9                            |
  | process.p2                                                                |
  |  -> port-width [bit]                         22                           |
  |  -> register                                 2                            |
  |  -> states                                   8                            |
  | register-local                               4                            |
  |  -> signed(4 downto 0)                       (2)                          |
  |  -> std_logic_vector(7 downto 0)             (2)                          |
  | register-shared                              2                            |
  |  -> std_logic_vector(7 downto 0)             (2)                          |
  | synthesis time [sec]                         1                            |
  +---------------------------------------------------------------------------+
  
