#-----------------------------------------------------------
# Vivado v2014.3.1 (64-bit)
# SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Wed Sep 27 04:24:41 2017
# Process ID: 26723
# Log file: /home/ppan/vivado.log
# Journal file: /home/ppan/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ppan/summer_intern/decompression/decompression.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ppan/Vivado/Vivado/2014.3.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
xvlog -m64 -prj tb_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/count_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_one
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompressor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/recvd_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recvd_bytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/cursor_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cursor_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/concat_in_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat_in_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/length_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module length_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extract_and_decomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_and_decomp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/sr_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression
WARNING: [VRFC 10-756] identifier done is used before its declaration [/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v:142]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /home/ppan/Vivado/Vivado/2014.3.1/bin/unwrapped/lnx64.o/xelab -wto 60345d78f8da43a6af2a33d9390c99d6 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.concat_in_reg
Compiling module xil_defaultlib.count_one
Compiling module xil_defaultlib.recvd_bytes
Compiling module xil_defaultlib.sr_latch
Compiling module xil_defaultlib.cursor_reg
Compiling module xil_defaultlib.length_reg
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.decompressor
Compiling module xil_defaultlib.extract_and_decomp_default
Compiling module xil_defaultlib.decompression
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav

****** Webtalk v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2077041186 -regid "" -xml /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/us..."
    (file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 27 04:25:22 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.3
Time resolution is 1 ps
open_wave_config /home/ppan/summer_intern/decompression/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 0.5 us
save_wave_config {/home/ppan/summer_intern/decompression/tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
xvlog -m64 -prj tb_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/count_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_one
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompressor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/recvd_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recvd_bytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/cursor_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cursor_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/concat_in_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat_in_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/length_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module length_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extract_and_decomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_and_decomp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/sr_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression
WARNING: [VRFC 10-756] identifier done is used before its declaration [/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v:142]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /home/ppan/Vivado/Vivado/2014.3.1/bin/unwrapped/lnx64.o/xelab -wto 60345d78f8da43a6af2a33d9390c99d6 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.concat_in_reg
Compiling module xil_defaultlib.count_one
Compiling module xil_defaultlib.recvd_bytes
Compiling module xil_defaultlib.sr_latch
Compiling module xil_defaultlib.cursor_reg
Compiling module xil_defaultlib.length_reg
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.decompressor
Compiling module xil_defaultlib.extract_and_decomp_default
Compiling module xil_defaultlib.decompression
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav

****** Webtalk v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 440947565 -regid "" -xml /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/usa..."
    (file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 27 04:43:23 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.3
Time resolution is 1 ps
open_wave_config /home/ppan/summer_intern/decompression/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 0.5 us
close [ open /home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/done_reg.v w ]
add_files /home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/done_reg.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_wave_config {/home/ppan/summer_intern/decompression/tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
xvlog -m64 -prj tb_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/count_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_one
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompressor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/done_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/recvd_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recvd_bytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/cursor_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cursor_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/concat_in_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat_in_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/length_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module length_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extract_and_decomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_and_decomp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/sr_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression
WARNING: [VRFC 10-756] identifier done_2 is used before its declaration [/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v:142]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /home/ppan/Vivado/Vivado/2014.3.1/bin/unwrapped/lnx64.o/xelab -wto 60345d78f8da43a6af2a33d9390c99d6 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.concat_in_reg
Compiling module xil_defaultlib.count_one
Compiling module xil_defaultlib.recvd_bytes
Compiling module xil_defaultlib.done_reg
Compiling module xil_defaultlib.sr_latch
Compiling module xil_defaultlib.cursor_reg
Compiling module xil_defaultlib.length_reg
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.decompressor
Compiling module xil_defaultlib.extract_and_decomp_default
Compiling module xil_defaultlib.decompression
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav

****** Webtalk v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3398056458 -regid "" -xml /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/us..."
    (file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 27 05:07:56 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.3
Time resolution is 1 ps
open_wave_config /home/ppan/summer_intern/decompression/tb_behav.wcfg
WARNING: Simulation object /tb/decomp/done was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 0.5 us
save_wave_config {/home/ppan/summer_intern/decompression/tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
xvlog -m64 -prj tb_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/count_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_one
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompressor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/done_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/recvd_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recvd_bytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/cursor_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cursor_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/concat_in_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat_in_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/length_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module length_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extract_and_decomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_and_decomp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/sr_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression
WARNING: [VRFC 10-756] identifier done_2 is used before its declaration [/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v:142]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /home/ppan/Vivado/Vivado/2014.3.1/bin/unwrapped/lnx64.o/xelab -wto 60345d78f8da43a6af2a33d9390c99d6 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.concat_in_reg
Compiling module xil_defaultlib.count_one
Compiling module xil_defaultlib.recvd_bytes
Compiling module xil_defaultlib.done_reg
Compiling module xil_defaultlib.sr_latch
Compiling module xil_defaultlib.cursor_reg
Compiling module xil_defaultlib.length_reg
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.decompressor
Compiling module xil_defaultlib.extract_and_decomp_default
Compiling module xil_defaultlib.decompression
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav

****** Webtalk v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2706433699 -regid "" -xml /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/us..."
    (file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 27 05:16:36 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.3
Time resolution is 1 ps
open_wave_config /home/ppan/summer_intern/decompression/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
xvlog -m64 -prj tb_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/count_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_one
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompressor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/done_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/recvd_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recvd_bytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/cursor_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cursor_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/concat_in_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat_in_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/length_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module length_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extract_and_decomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_and_decomp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/sr_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression
WARNING: [VRFC 10-756] identifier done_2 is used before its declaration [/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v:142]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /home/ppan/Vivado/Vivado/2014.3.1/bin/unwrapped/lnx64.o/xelab -wto 60345d78f8da43a6af2a33d9390c99d6 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.concat_in_reg
Compiling module xil_defaultlib.count_one
Compiling module xil_defaultlib.recvd_bytes
Compiling module xil_defaultlib.done_reg
Compiling module xil_defaultlib.sr_latch
Compiling module xil_defaultlib.cursor_reg
Compiling module xil_defaultlib.length_reg
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.decompressor
Compiling module xil_defaultlib.extract_and_decomp_default
Compiling module xil_defaultlib.decompression
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav

****** Webtalk v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2886754255 -regid "" -xml /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/us..."
    (file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 27 05:22:03 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.3
Time resolution is 1 ps
open_wave_config /home/ppan/summer_intern/decompression/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
xvlog -m64 -prj tb_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/count_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_one
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompressor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/done_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/recvd_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recvd_bytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/cursor_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cursor_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/concat_in_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat_in_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/length_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module length_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extract_and_decomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_and_decomp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/sr_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression
WARNING: [VRFC 10-756] identifier done_2 is used before its declaration [/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v:142]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /home/ppan/Vivado/Vivado/2014.3.1/bin/unwrapped/lnx64.o/xelab -wto 60345d78f8da43a6af2a33d9390c99d6 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.concat_in_reg
Compiling module xil_defaultlib.count_one
Compiling module xil_defaultlib.recvd_bytes
Compiling module xil_defaultlib.done_reg
Compiling module xil_defaultlib.sr_latch
Compiling module xil_defaultlib.cursor_reg
Compiling module xil_defaultlib.length_reg
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.decompressor
Compiling module xil_defaultlib.extract_and_decomp_default
Compiling module xil_defaultlib.decompression
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav

****** Webtalk v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1574047801 -regid "" -xml /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/us..."
    (file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 27 05:37:37 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.3
Time resolution is 1 ps
open_wave_config /home/ppan/summer_intern/decompression/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
xvlog -m64 -prj tb_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/count_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_one
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompressor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/done_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/recvd_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recvd_bytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/cursor_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cursor_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/concat_in_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat_in_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/length_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module length_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extract_and_decomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_and_decomp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/sr_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression
WARNING: [VRFC 10-756] identifier done_2 is used before its declaration [/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v:142]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /home/ppan/Vivado/Vivado/2014.3.1/bin/unwrapped/lnx64.o/xelab -wto 60345d78f8da43a6af2a33d9390c99d6 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.concat_in_reg
Compiling module xil_defaultlib.count_one
Compiling module xil_defaultlib.recvd_bytes
Compiling module xil_defaultlib.done_reg
Compiling module xil_defaultlib.sr_latch
Compiling module xil_defaultlib.cursor_reg
Compiling module xil_defaultlib.length_reg
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.decompressor
Compiling module xil_defaultlib.extract_and_decomp_default
Compiling module xil_defaultlib.decompression
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav

****** Webtalk v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1749227515 -regid "" -xml /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/us..."
    (file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 27 05:45:55 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.3
Time resolution is 1 ps
open_wave_config /home/ppan/summer_intern/decompression/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
xvlog -m64 -prj tb_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/count_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_one
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompressor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/done_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/recvd_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recvd_bytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/cursor_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cursor_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/concat_in_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat_in_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/length_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module length_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extract_and_decomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_and_decomp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/sr_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression
ERROR: [VRFC 10-1412] syntax error near wire [/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v:123]
ERROR: [VRFC 10-1040] module decompression ignored due to previous errors [/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v:23]
INFO: [USF-XSim-99] Step results log file:'/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
xvlog -m64 -prj tb_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/count_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_one
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompressor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/done_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/recvd_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recvd_bytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/cursor_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cursor_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/concat_in_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat_in_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/length_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module length_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extract_and_decomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_and_decomp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/sr_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression
WARNING: [VRFC 10-756] identifier done_2 is used before its declaration [/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v:150]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /home/ppan/Vivado/Vivado/2014.3.1/bin/unwrapped/lnx64.o/xelab -wto 60345d78f8da43a6af2a33d9390c99d6 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.concat_in_reg
Compiling module xil_defaultlib.count_one
Compiling module xil_defaultlib.recvd_bytes
Compiling module xil_defaultlib.done_reg
Compiling module xil_defaultlib.sr_latch
Compiling module xil_defaultlib.cursor_reg
Compiling module xil_defaultlib.length_reg
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.decompressor
Compiling module xil_defaultlib.extract_and_decomp_default
Compiling module xil_defaultlib.decompression
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav

****** Webtalk v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 339124938 -regid "" -xml /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/usa..."
    (file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 27 05:49:31 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.3
Time resolution is 1 ps
open_wave_config /home/ppan/summer_intern/decompression/tb_behav.wcfg
WARNING: Simulation object /tb/decomp/is_last was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 0.5 us
save_wave_config {/home/ppan/summer_intern/decompression/tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
xvlog -m64 -prj tb_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/count_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_one
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompressor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/done_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/recvd_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recvd_bytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/cursor_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cursor_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/concat_in_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat_in_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/length_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module length_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extract_and_decomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_and_decomp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/sr_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression
WARNING: [VRFC 10-756] identifier done_2 is used before its declaration [/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v:156]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /home/ppan/Vivado/Vivado/2014.3.1/bin/unwrapped/lnx64.o/xelab -wto 60345d78f8da43a6af2a33d9390c99d6 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.concat_in_reg
Compiling module xil_defaultlib.count_one
Compiling module xil_defaultlib.recvd_bytes
Compiling module xil_defaultlib.done_reg
Compiling module xil_defaultlib.sr_latch
Compiling module xil_defaultlib.cursor_reg
Compiling module xil_defaultlib.length_reg
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.decompressor
Compiling module xil_defaultlib.extract_and_decomp_default
Compiling module xil_defaultlib.decompression
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav

****** Webtalk v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 747773095 -regid "" -xml /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/usa..."
    (file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 27 05:59:39 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.3
Time resolution is 1 ps
open_wave_config /home/ppan/summer_intern/decompression/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
xvlog -m64 -prj tb_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/count_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_one
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompressor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/done_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/recvd_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recvd_bytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/cursor_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cursor_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/concat_in_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat_in_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/length_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module length_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extract_and_decomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_and_decomp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/sr_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression
WARNING: [VRFC 10-756] identifier done_2 is used before its declaration [/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v:156]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /home/ppan/Vivado/Vivado/2014.3.1/bin/unwrapped/lnx64.o/xelab -wto 60345d78f8da43a6af2a33d9390c99d6 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.concat_in_reg
Compiling module xil_defaultlib.count_one
Compiling module xil_defaultlib.recvd_bytes
Compiling module xil_defaultlib.done_reg
Compiling module xil_defaultlib.sr_latch
Compiling module xil_defaultlib.cursor_reg
Compiling module xil_defaultlib.length_reg
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.decompressor
Compiling module xil_defaultlib.extract_and_decomp_default
Compiling module xil_defaultlib.decompression
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav

****** Webtalk v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1570215091 -regid "" -xml /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/us..."
    (file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 27 06:10:43 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.3
Time resolution is 1 ps
open_wave_config /home/ppan/summer_intern/decompression/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
xvlog -m64 -prj tb_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/count_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_one
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompressor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/done_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/recvd_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recvd_bytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/cursor_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cursor_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/concat_in_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat_in_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/length_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module length_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extract_and_decomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_and_decomp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/sr_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression
WARNING: [VRFC 10-756] identifier done_2 is used before its declaration [/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v:156]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /home/ppan/Vivado/Vivado/2014.3.1/bin/unwrapped/lnx64.o/xelab -wto 60345d78f8da43a6af2a33d9390c99d6 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.concat_in_reg
Compiling module xil_defaultlib.count_one
Compiling module xil_defaultlib.recvd_bytes
Compiling module xil_defaultlib.done_reg
Compiling module xil_defaultlib.sr_latch
Compiling module xil_defaultlib.cursor_reg
Compiling module xil_defaultlib.length_reg
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.decompressor
Compiling module xil_defaultlib.extract_and_decomp_default
Compiling module xil_defaultlib.decompression
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav

****** Webtalk v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2443199116 -regid "" -xml /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/us..."
    (file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 27 06:16:45 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.3
Time resolution is 1 ps
open_wave_config /home/ppan/summer_intern/decompression/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
xvlog -m64 -prj tb_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/count_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_one
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompressor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/done_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/recvd_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recvd_bytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/cursor_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cursor_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/concat_in_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat_in_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/length_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module length_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extract_and_decomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_and_decomp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/sr_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression
WARNING: [VRFC 10-756] identifier done_2 is used before its declaration [/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /home/ppan/Vivado/Vivado/2014.3.1/bin/unwrapped/lnx64.o/xelab -wto 60345d78f8da43a6af2a33d9390c99d6 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.concat_in_reg
Compiling module xil_defaultlib.count_one
Compiling module xil_defaultlib.recvd_bytes
Compiling module xil_defaultlib.done_reg
Compiling module xil_defaultlib.sr_latch
Compiling module xil_defaultlib.cursor_reg
Compiling module xil_defaultlib.length_reg
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.decompressor
Compiling module xil_defaultlib.extract_and_decomp_default
Compiling module xil_defaultlib.decompression
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav

****** Webtalk v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2074755451 -regid "" -xml /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/us..."
    (file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 27 06:24:04 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.3
Time resolution is 1 ps
open_wave_config /home/ppan/summer_intern/decompression/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
xvlog -m64 -prj tb_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/count_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_one
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompressor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/done_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/recvd_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recvd_bytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/cursor_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cursor_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/concat_in_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat_in_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/length_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module length_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extract_and_decomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_and_decomp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/sr_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression
ERROR: [VRFC 10-1412] syntax error near else [/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v:168]
ERROR: [VRFC 10-1040] module decompression ignored due to previous errors [/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v:23]
INFO: [USF-XSim-99] Step results log file:'/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
xvlog -m64 -prj tb_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/count_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_one
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompressor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/done_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/recvd_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recvd_bytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/cursor_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cursor_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/concat_in_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat_in_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/length_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module length_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extract_and_decomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_and_decomp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/sr_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression
WARNING: [VRFC 10-756] identifier done_3 is used before its declaration [/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /home/ppan/Vivado/Vivado/2014.3.1/bin/unwrapped/lnx64.o/xelab -wto 60345d78f8da43a6af2a33d9390c99d6 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.concat_in_reg
Compiling module xil_defaultlib.count_one
Compiling module xil_defaultlib.recvd_bytes
Compiling module xil_defaultlib.done_reg
Compiling module xil_defaultlib.sr_latch
Compiling module xil_defaultlib.cursor_reg
Compiling module xil_defaultlib.length_reg
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.decompressor
Compiling module xil_defaultlib.extract_and_decomp_default
Compiling module xil_defaultlib.decompression
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav

****** Webtalk v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1658447455 -regid "" -xml /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/us..."
    (file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 27 06:27:10 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.3
Time resolution is 1 ps
open_wave_config /home/ppan/summer_intern/decompression/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
xvlog -m64 -prj tb_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/count_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_one
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompressor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/done_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/recvd_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recvd_bytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/cursor_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cursor_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/concat_in_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat_in_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/length_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module length_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extract_and_decomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_and_decomp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/sr_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression
WARNING: [VRFC 10-756] identifier done_3 is used before its declaration [/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /home/ppan/Vivado/Vivado/2014.3.1/bin/unwrapped/lnx64.o/xelab -wto 60345d78f8da43a6af2a33d9390c99d6 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.concat_in_reg
Compiling module xil_defaultlib.count_one
Compiling module xil_defaultlib.recvd_bytes
Compiling module xil_defaultlib.done_reg
Compiling module xil_defaultlib.sr_latch
Compiling module xil_defaultlib.cursor_reg
Compiling module xil_defaultlib.length_reg
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.decompressor
Compiling module xil_defaultlib.extract_and_decomp_default
Compiling module xil_defaultlib.decompression
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav

****** Webtalk v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 950041034 -regid "" -xml /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/usa..."
    (file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 27 06:32:19 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.3
Time resolution is 1 ps
open_wave_config /home/ppan/summer_intern/decompression/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
xvlog -m64 -prj tb_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/count_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_one
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompressor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/done_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/recvd_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recvd_bytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/cursor_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cursor_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/concat_in_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat_in_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/length_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module length_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extract_and_decomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_and_decomp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/sr_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression
ERROR: [VRFC 10-1412] syntax error near ) [/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v:202]
ERROR: [VRFC 10-1040] module decompression ignored due to previous errors [/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v:23]
INFO: [USF-XSim-99] Step results log file:'/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
xvlog -m64 -prj tb_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/count_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_one
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompressor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/done_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/recvd_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recvd_bytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/cursor_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cursor_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/concat_in_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat_in_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/length_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module length_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extract_and_decomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_and_decomp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/sr_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression
WARNING: [VRFC 10-756] identifier done_3 is used before its declaration [/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /home/ppan/Vivado/Vivado/2014.3.1/bin/unwrapped/lnx64.o/xelab -wto 60345d78f8da43a6af2a33d9390c99d6 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.concat_in_reg
Compiling module xil_defaultlib.count_one
Compiling module xil_defaultlib.recvd_bytes
Compiling module xil_defaultlib.done_reg
Compiling module xil_defaultlib.sr_latch
Compiling module xil_defaultlib.cursor_reg
Compiling module xil_defaultlib.length_reg
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.decompressor
Compiling module xil_defaultlib.extract_and_decomp_default
Compiling module xil_defaultlib.decompression
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav

****** Webtalk v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2160123032 -regid "" -xml /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/us..."
    (file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 27 06:39:02 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.3
Time resolution is 1 ps
open_wave_config /home/ppan/summer_intern/decompression/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
xvlog -m64 -prj tb_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/count_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_one
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompressor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/done_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/recvd_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recvd_bytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/cursor_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cursor_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/concat_in_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat_in_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/length_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module length_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extract_and_decomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_and_decomp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/sr_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression
WARNING: [VRFC 10-756] identifier done_3 is used before its declaration [/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /home/ppan/Vivado/Vivado/2014.3.1/bin/unwrapped/lnx64.o/xelab -wto 60345d78f8da43a6af2a33d9390c99d6 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.concat_in_reg
Compiling module xil_defaultlib.count_one
Compiling module xil_defaultlib.recvd_bytes
Compiling module xil_defaultlib.done_reg
Compiling module xil_defaultlib.sr_latch
Compiling module xil_defaultlib.cursor_reg
Compiling module xil_defaultlib.length_reg
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.decompressor
Compiling module xil_defaultlib.extract_and_decomp_default
Compiling module xil_defaultlib.decompression
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav

****** Webtalk v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1589552969 -regid "" -xml /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/us..."
    (file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 27 06:44:00 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.3
Time resolution is 1 ps
open_wave_config /home/ppan/summer_intern/decompression/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
xvlog -m64 -prj tb_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/count_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_one
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompressor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/done_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/recvd_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recvd_bytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/cursor_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cursor_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/concat_in_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat_in_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/length_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module length_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extract_and_decomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_and_decomp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/sr_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression
WARNING: [VRFC 10-756] identifier done_3 is used before its declaration [/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-986] literal value truncated to fit in 256 bits [/home/ppan/summer_intern/decompression/decompression.srcs/sim_1/new/tb.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /home/ppan/Vivado/Vivado/2014.3.1/bin/unwrapped/lnx64.o/xelab -wto 60345d78f8da43a6af2a33d9390c99d6 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.concat_in_reg
Compiling module xil_defaultlib.count_one
Compiling module xil_defaultlib.recvd_bytes
Compiling module xil_defaultlib.done_reg
Compiling module xil_defaultlib.sr_latch
Compiling module xil_defaultlib.cursor_reg
Compiling module xil_defaultlib.length_reg
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.decompressor
Compiling module xil_defaultlib.extract_and_decomp_default
Compiling module xil_defaultlib.decompression
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav

****** Webtalk v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 4087181572 -regid "" -xml /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/us..."
    (file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 27 06:58:38 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.3
Time resolution is 1 ps
open_wave_config /home/ppan/summer_intern/decompression/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
xvlog -m64 -prj tb_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/count_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_one
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompressor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/done_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/recvd_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recvd_bytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/cursor_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cursor_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/concat_in_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat_in_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/length_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module length_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extract_and_decomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_and_decomp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/sr_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression
WARNING: [VRFC 10-756] identifier done_3 is used before its declaration [/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /home/ppan/Vivado/Vivado/2014.3.1/bin/unwrapped/lnx64.o/xelab -wto 60345d78f8da43a6af2a33d9390c99d6 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.concat_in_reg
Compiling module xil_defaultlib.count_one
Compiling module xil_defaultlib.recvd_bytes
Compiling module xil_defaultlib.done_reg
Compiling module xil_defaultlib.sr_latch
Compiling module xil_defaultlib.cursor_reg
Compiling module xil_defaultlib.length_reg
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.decompressor
Compiling module xil_defaultlib.extract_and_decomp_default
Compiling module xil_defaultlib.decompression
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav

****** Webtalk v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3632803427 -regid "" -xml /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/us..."
    (file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 27 07:00:33 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.3
Time resolution is 1 ps
open_wave_config /home/ppan/summer_intern/decompression/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
xvlog -m64 -prj tb_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/count_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_one
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompressor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/done_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/recvd_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recvd_bytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/cursor_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cursor_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/concat_in_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat_in_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/length_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module length_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extract_and_decomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_and_decomp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/sr_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression
WARNING: [VRFC 10-756] identifier done_3 is used before its declaration [/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /home/ppan/Vivado/Vivado/2014.3.1/bin/unwrapped/lnx64.o/xelab -wto 60345d78f8da43a6af2a33d9390c99d6 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.concat_in_reg
Compiling module xil_defaultlib.count_one
Compiling module xil_defaultlib.recvd_bytes
Compiling module xil_defaultlib.done_reg
Compiling module xil_defaultlib.sr_latch
Compiling module xil_defaultlib.cursor_reg
Compiling module xil_defaultlib.length_reg
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.decompressor
Compiling module xil_defaultlib.extract_and_decomp_default
Compiling module xil_defaultlib.decompression
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav

****** Webtalk v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 223470359 -regid "" -xml /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/usa..."
    (file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 27 07:02:12 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.3
Time resolution is 1 ps
open_wave_config /home/ppan/summer_intern/decompression/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
xvlog -m64 -prj tb_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/count_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_one
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompressor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/done_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/recvd_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recvd_bytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/cursor_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cursor_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/concat_in_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat_in_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/length_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module length_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extract_and_decomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_and_decomp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/sr_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression
WARNING: [VRFC 10-756] identifier done_3 is used before its declaration [/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /home/ppan/Vivado/Vivado/2014.3.1/bin/unwrapped/lnx64.o/xelab -wto 60345d78f8da43a6af2a33d9390c99d6 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.concat_in_reg
Compiling module xil_defaultlib.count_one
Compiling module xil_defaultlib.recvd_bytes
Compiling module xil_defaultlib.done_reg
Compiling module xil_defaultlib.sr_latch
Compiling module xil_defaultlib.cursor_reg
Compiling module xil_defaultlib.length_reg
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.decompressor
Compiling module xil_defaultlib.extract_and_decomp_default
Compiling module xil_defaultlib.decompression
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav

****** Webtalk v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2888508344 -regid "" -xml /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/us..."
    (file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 27 07:12:24 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.3
Time resolution is 1 ps
open_wave_config /home/ppan/summer_intern/decompression/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
xvlog -m64 -prj tb_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/count_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_one
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompressor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/done_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/recvd_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recvd_bytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/cursor_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cursor_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/concat_in_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat_in_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/length_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module length_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extract_and_decomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_and_decomp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/sr_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression
WARNING: [VRFC 10-756] identifier done_3 is used before its declaration [/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /home/ppan/Vivado/Vivado/2014.3.1/bin/unwrapped/lnx64.o/xelab -wto 60345d78f8da43a6af2a33d9390c99d6 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.concat_in_reg
Compiling module xil_defaultlib.count_one
Compiling module xil_defaultlib.recvd_bytes
Compiling module xil_defaultlib.done_reg
Compiling module xil_defaultlib.sr_latch
Compiling module xil_defaultlib.cursor_reg
Compiling module xil_defaultlib.length_reg
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.decompressor
Compiling module xil_defaultlib.extract_and_decomp_default
Compiling module xil_defaultlib.decompression
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav

****** Webtalk v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 4124824710 -regid "" -xml /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/us..."
    (file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 27 07:28:41 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.3
Time resolution is 1 ps
open_wave_config /home/ppan/summer_intern/decompression/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
xvlog -m64 -prj tb_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/count_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_one
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompressor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/done_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/recvd_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recvd_bytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/cursor_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cursor_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/concat_in_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat_in_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/length_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module length_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/extract_and_decomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_and_decomp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/sr_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression
WARNING: [VRFC 10-756] identifier done_3 is used before its declaration [/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompression.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /home/ppan/Vivado/Vivado/2014.3.1/bin/unwrapped/lnx64.o/xelab -wto 60345d78f8da43a6af2a33d9390c99d6 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/summer_intern/decompression/decompression.srcs/sources_1/new/decompressor.v" Line 1. Module decompressor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.concat_in_reg
Compiling module xil_defaultlib.count_one
Compiling module xil_defaultlib.recvd_bytes
Compiling module xil_defaultlib.done_reg
Compiling module xil_defaultlib.sr_latch
Compiling module xil_defaultlib.cursor_reg
Compiling module xil_defaultlib.length_reg
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.decompressor
Compiling module xil_defaultlib.extract_and_decomp_default
Compiling module xil_defaultlib.decompression
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav

****** Webtalk v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1336136886 -regid "" -xml /home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/us..."
    (file "/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 27 07:29:29 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ppan/summer_intern/decompression/decompression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.3
Time resolution is 1 ps
open_wave_config /home/ppan/summer_intern/decompression/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
archive_project /home/ppan/summer_intern/decompression.xpr.zip -force
INFO: [Coretcl 2-137] starting archive...
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
