#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 13;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fe568105580 .scope module, "testbench" "testbench" 2 2;
 .timescale -6 -9;
v0x7fe56813e2d0_0 .var "clk", 0 0;
v0x7fe56813e360_0 .var "en", 0 0;
v0x7fe56813e3f0_0 .var "newX1", 0 0;
v0x7fe56813e480_0 .var "newX2", 0 0;
v0x7fe56813e510_0 .net/s "result_0", 31 0, L_0x7fe56813f4e0;  1 drivers
v0x7fe56813e5e0_0 .net/s "result_1_0", 31 0, L_0x7fe56813f6c0;  1 drivers
v0x7fe56813e670_0 .net/s "result_1_1", 31 0, L_0x7fe56813f7a0;  1 drivers
v0x7fe56813e720_0 .net/s "result_1_2", 31 0, L_0x7fe56813f8f0;  1 drivers
v0x7fe56813e7d0_0 .var "rst", 0 0;
v0x7fe56813e900_0 .var/s "x1", 31 0;
v0x7fe56813e990_0 .var/s "x2", 31 0;
S_0x7fe5681056f0 .scope module, "monitor" "topEntity" 2 18, 3 5 0, S_0x7fe568105580;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "x1";
    .port_info 4 /INPUT 32 "x2";
    .port_info 5 /INPUT 1 "newX1";
    .port_info 6 /INPUT 1 "newX2";
    .port_info 7 /OUTPUT 32 "result_0";
    .port_info 8 /OUTPUT 32 "result_1_0";
    .port_info 9 /OUTPUT 32 "result_1_1";
    .port_info 10 /OUTPUT 32 "result_1_2";
v0x7fe568127a90_0 .var "c$app_arg", 0 0;
v0x7fe56813cd90_0 .net/s "c$cur_app_arg", 31 0, L_0x7fe56813ef20;  1 drivers
v0x7fe56813ce30_0 .net/s "c$holdX1_app_arg", 31 0, L_0x7fe56813f250;  1 drivers
v0x7fe56813cee0_0 .net/s "c$holdX2_app_arg", 31 0, L_0x7fe56813f3b0;  1 drivers
v0x7fe56813cf90_0 .net/s "c$past1_app_arg", 31 0, L_0x7fe56813ee00;  1 drivers
v0x7fe56813d080_0 .net/s "c$past2_app_arg", 31 0, L_0x7fe56813ec80;  1 drivers
v0x7fe56813d130_0 .net "clk", 0 0, v0x7fe56813e2d0_0;  1 drivers
v0x7fe56813d1d0_0 .var/s "cur", 31 0;
v0x7fe56813d280_0 .net "en", 0 0, v0x7fe56813e360_0;  1 drivers
v0x7fe56813d390_0 .var/s "holdX1", 31 0;
v0x7fe56813d430_0 .var/s "holdX2", 31 0;
v0x7fe56813d4e0_0 .net "newX1", 0 0, v0x7fe56813e3f0_0;  1 drivers
v0x7fe56813d580_0 .net "newX2", 0 0, v0x7fe56813e480_0;  1 drivers
v0x7fe56813d620_0 .var/s "past1", 31 0;
v0x7fe56813d6d0_0 .var/s "past2", 31 0;
v0x7fe56813d780_0 .net "result", 127 0, L_0x7fe56813ea20;  1 drivers
v0x7fe56813d830_0 .net/s "result_0", 31 0, L_0x7fe56813f4e0;  alias, 1 drivers
v0x7fe56813d9c0_0 .net/s "result_1_0", 31 0, L_0x7fe56813f6c0;  alias, 1 drivers
v0x7fe56813da50_0 .net/s "result_1_1", 31 0, L_0x7fe56813f7a0;  alias, 1 drivers
v0x7fe56813db00_0 .net/s "result_1_2", 31 0, L_0x7fe56813f8f0;  alias, 1 drivers
v0x7fe56813dbb0_0 .net "result_1_3", 95 0, L_0x7fe56813f5c0;  1 drivers
v0x7fe56813dc60_0 .net "result_2", 95 0, L_0x7fe56813eb40;  1 drivers
v0x7fe56813dd10_0 .net/s "result_3", 31 0, L_0x7fe56813f130;  1 drivers
v0x7fe56813ddc0_0 .var/s "result_4", 31 0;
v0x7fe56813de70_0 .var "result_5", 0 0;
v0x7fe56813df10_0 .net "rst", 0 0, v0x7fe56813e7d0_0;  1 drivers
v0x7fe56813dfb0_0 .net/s "t", 31 0, L_0x7fe56813f030;  1 drivers
v0x7fe56813e060_0 .net/s "x1", 31 0, v0x7fe56813e900_0;  1 drivers
v0x7fe56813e110_0 .net/s "x2", 31 0, v0x7fe56813e990_0;  1 drivers
E_0x7fe568109810 .event posedge, v0x7fe56813df10_0, v0x7fe56813d130_0;
L_0x7fe56813ea20 .concat [ 96 32 0 0], L_0x7fe56813eb40, v0x7fe56813ddc0_0;
L_0x7fe56813eb40 .concat [ 32 32 32 0], v0x7fe56813d6d0_0, v0x7fe56813d620_0, v0x7fe56813d1d0_0;
L_0x7fe56813ec80 .functor MUXZ 32, v0x7fe56813d6d0_0, v0x7fe56813d620_0, v0x7fe56813de70_0, C4<>;
L_0x7fe56813ee00 .functor MUXZ 32, v0x7fe56813d620_0, v0x7fe56813d1d0_0, v0x7fe56813de70_0, C4<>;
L_0x7fe56813ef20 .functor MUXZ 32, v0x7fe56813d1d0_0, v0x7fe56813ddc0_0, v0x7fe56813de70_0, C4<>;
L_0x7fe56813f030 .arith/sum 32, v0x7fe56813d390_0, v0x7fe56813d430_0;
L_0x7fe56813f130 .functor MUXZ 32, v0x7fe56813ddc0_0, L_0x7fe56813f030, v0x7fe56813de70_0, C4<>;
L_0x7fe56813f250 .functor MUXZ 32, v0x7fe56813d390_0, v0x7fe56813e900_0, v0x7fe56813e3f0_0, C4<>;
L_0x7fe56813f3b0 .functor MUXZ 32, v0x7fe56813d430_0, v0x7fe56813e990_0, v0x7fe56813e480_0, C4<>;
L_0x7fe56813f4e0 .part L_0x7fe56813ea20, 96, 32;
L_0x7fe56813f5c0 .part L_0x7fe56813ea20, 0, 96;
L_0x7fe56813f6c0 .part L_0x7fe56813f5c0, 64, 32;
L_0x7fe56813f7a0 .part L_0x7fe56813f5c0, 32, 32;
L_0x7fe56813f8f0 .part L_0x7fe56813f5c0, 0, 32;
S_0x7fe5681146d0 .scope begin, "c$app_arg_register" "c$app_arg_register" 3 130, 3 130 0, S_0x7fe5681056f0;
 .timescale -13 -13;
S_0x7fe568114840 .scope begin, "cur_register" "cur_register" 3 54, 3 54 0, S_0x7fe5681056f0;
 .timescale -13 -13;
S_0x7fe56812f950 .scope begin, "holdX1_register" "holdX1_register" 3 102, 3 102 0, S_0x7fe5681056f0;
 .timescale -13 -13;
S_0x7fe56812fac0 .scope begin, "holdX2_register" "holdX2_register" 3 92, 3 92 0, S_0x7fe5681056f0;
 .timescale -13 -13;
S_0x7fe56812fc30 .scope begin, "past1_register" "past1_register" 3 64, 3 64 0, S_0x7fe5681056f0;
 .timescale -13 -13;
S_0x7fe56812fda0 .scope begin, "past2_register" "past2_register" 3 74, 3 74 0, S_0x7fe5681056f0;
 .timescale -13 -13;
S_0x7fe56812ff10 .scope begin, "result_4_register" "result_4_register" 3 116, 3 116 0, S_0x7fe5681056f0;
 .timescale -13 -13;
S_0x7fe568130080 .scope begin, "result_5_register" "result_5_register" 3 140, 3 140 0, S_0x7fe5681056f0;
 .timescale -13 -13;
    .scope S_0x7fe5681056f0;
T_0 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fe56813d1d0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fe56813d620_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fe56813d6d0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fe56813d430_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fe56813d390_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe56813ddc0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe568127a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56813de70_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fe5681056f0;
T_1 ;
    %wait E_0x7fe568109810;
    %fork t_1, S_0x7fe568114840;
    %jmp t_0;
    .scope S_0x7fe568114840;
t_1 ;
    %load/vec4 v0x7fe56813df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fe56813d1d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fe56813d280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fe56813cd90_0;
    %assign/vec4 v0x7fe56813d1d0_0, 0;
T_1.2 ;
T_1.1 ;
    %end;
    .scope S_0x7fe5681056f0;
t_0 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fe5681056f0;
T_2 ;
    %wait E_0x7fe568109810;
    %fork t_3, S_0x7fe56812fc30;
    %jmp t_2;
    .scope S_0x7fe56812fc30;
t_3 ;
    %load/vec4 v0x7fe56813df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fe56813d620_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fe56813d280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fe56813cf90_0;
    %assign/vec4 v0x7fe56813d620_0, 0;
T_2.2 ;
T_2.1 ;
    %end;
    .scope S_0x7fe5681056f0;
t_2 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fe5681056f0;
T_3 ;
    %wait E_0x7fe568109810;
    %fork t_5, S_0x7fe56812fda0;
    %jmp t_4;
    .scope S_0x7fe56812fda0;
t_5 ;
    %load/vec4 v0x7fe56813df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fe56813d6d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fe56813d280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7fe56813d080_0;
    %assign/vec4 v0x7fe56813d6d0_0, 0;
T_3.2 ;
T_3.1 ;
    %end;
    .scope S_0x7fe5681056f0;
t_4 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fe5681056f0;
T_4 ;
    %wait E_0x7fe568109810;
    %fork t_7, S_0x7fe56812fac0;
    %jmp t_6;
    .scope S_0x7fe56812fac0;
t_7 ;
    %load/vec4 v0x7fe56813df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fe56813d430_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fe56813d280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7fe56813cee0_0;
    %assign/vec4 v0x7fe56813d430_0, 0;
T_4.2 ;
T_4.1 ;
    %end;
    .scope S_0x7fe5681056f0;
t_6 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fe5681056f0;
T_5 ;
    %wait E_0x7fe568109810;
    %fork t_9, S_0x7fe56812f950;
    %jmp t_8;
    .scope S_0x7fe56812f950;
t_9 ;
    %load/vec4 v0x7fe56813df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fe56813d390_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fe56813d280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fe56813ce30_0;
    %assign/vec4 v0x7fe56813d390_0, 0;
T_5.2 ;
T_5.1 ;
    %end;
    .scope S_0x7fe5681056f0;
t_8 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fe5681056f0;
T_6 ;
    %wait E_0x7fe568109810;
    %fork t_11, S_0x7fe56812ff10;
    %jmp t_10;
    .scope S_0x7fe56812ff10;
t_11 ;
    %load/vec4 v0x7fe56813df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fe56813ddc0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fe56813d280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x7fe56813dd10_0;
    %assign/vec4 v0x7fe56813ddc0_0, 0;
T_6.2 ;
T_6.1 ;
    %end;
    .scope S_0x7fe5681056f0;
t_10 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fe5681056f0;
T_7 ;
    %wait E_0x7fe568109810;
    %fork t_13, S_0x7fe5681146d0;
    %jmp t_12;
    .scope S_0x7fe5681146d0;
t_13 ;
    %load/vec4 v0x7fe56813df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe568127a90_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fe56813d280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x7fe56813d4e0_0;
    %assign/vec4 v0x7fe568127a90_0, 0;
T_7.2 ;
T_7.1 ;
    %end;
    .scope S_0x7fe5681056f0;
t_12 %join;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fe5681056f0;
T_8 ;
    %wait E_0x7fe568109810;
    %fork t_15, S_0x7fe568130080;
    %jmp t_14;
    .scope S_0x7fe568130080;
t_15 ;
    %load/vec4 v0x7fe56813df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe56813de70_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fe56813d280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7fe568127a90_0;
    %assign/vec4 v0x7fe56813de70_0, 0;
T_8.2 ;
T_8.1 ;
    %end;
    .scope S_0x7fe5681056f0;
t_14 %join;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fe568105580;
T_9 ;
    %delay 50000, 0;
    %load/vec4 v0x7fe56813e2d0_0;
    %inv;
    %store/vec4 v0x7fe56813e2d0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fe568105580;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56813e2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56813e7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe56813e360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56813e3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56813e480_0, 0, 1;
    %vpi_call 2 38 "$printtimescale", S_0x7fe568105580 {0 0 0};
    %delay 1000000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe56813e3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe56813e480_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fe56813e900_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fe56813e990_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56813e3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56813e480_0, 0, 1;
    %delay 499900000, 0;
    %vpi_call 2 49 "$display", "time: %0t, (x1,x2): (%0d,%0d), a = %0d, b = (%0d, %0d, %0d)", $time, v0x7fe56813e900_0, v0x7fe56813e990_0, v0x7fe56813e510_0, v0x7fe56813e5e0_0, v0x7fe56813e670_0, v0x7fe56813e720_0 {0 0 0};
    %delay 500000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe56813e3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56813e480_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7fe56813e900_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe56813e990_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56813e3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56813e480_0, 0, 1;
    %delay 500000000, 0;
    %vpi_call 2 60 "$display", "time: %0t, (x1,x2): (%0d,%0d), a = %0d, b = (%0d, %0d, %0d)", $time, v0x7fe56813e900_0, v0x7fe56813e990_0, v0x7fe56813e510_0, v0x7fe56813e5e0_0, v0x7fe56813e670_0, v0x7fe56813e720_0 {0 0 0};
    %delay 500000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56813e3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe56813e480_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe56813e900_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x7fe56813e990_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56813e3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56813e480_0, 0, 1;
    %delay 500000000, 0;
    %vpi_call 2 71 "$display", "time: %0t, (x1,x2): (%0d,%0d), a = %0d, b = (%0d, %0d, %0d)", $time, v0x7fe56813e900_0, v0x7fe56813e990_0, v0x7fe56813e510_0, v0x7fe56813e5e0_0, v0x7fe56813e670_0, v0x7fe56813e720_0 {0 0 0};
    %delay 500000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56813e3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56813e480_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe56813e900_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe56813e990_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56813e3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56813e480_0, 0, 1;
    %delay 500000000, 0;
    %vpi_call 2 82 "$display", "time: %0t, (x1,x2): (%0d,%0d), a = %0d, b = (%0d, %0d, %0d)", $time, v0x7fe56813e900_0, v0x7fe56813e990_0, v0x7fe56813e510_0, v0x7fe56813e5e0_0, v0x7fe56813e670_0, v0x7fe56813e720_0 {0 0 0};
    %delay 500000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe56813e3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe56813e480_0, 0, 1;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x7fe56813e900_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x7fe56813e990_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56813e3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56813e480_0, 0, 1;
    %delay 500000000, 0;
    %vpi_call 2 93 "$display", "time: %0t, (x1,x2): (%0d,%0d), a = %0d, b = (%0d, %0d, %0d)", $time, v0x7fe56813e900_0, v0x7fe56813e990_0, v0x7fe56813e510_0, v0x7fe56813e5e0_0, v0x7fe56813e670_0, v0x7fe56813e720_0 {0 0 0};
    %delay 500000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe56813e3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe56813e480_0, 0, 1;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x7fe56813e900_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x7fe56813e990_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56813e3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56813e480_0, 0, 1;
    %delay 500000000, 0;
    %vpi_call 2 104 "$display", "time: %0t, (x1,x2): (%0d,%0d), a = %0d, b = (%0d, %0d, %0d)", $time, v0x7fe56813e900_0, v0x7fe56813e990_0, v0x7fe56813e510_0, v0x7fe56813e5e0_0, v0x7fe56813e670_0, v0x7fe56813e720_0 {0 0 0};
    %delay 500000000, 0;
    %vpi_call 2 107 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "../verilog/SimpleEventBased.topEntity/topEntity.v";
