/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [14:0] celloutsig_0_20z;
  wire [11:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire [17:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = !(celloutsig_0_10z[0] ? in_data[16] : celloutsig_0_8z);
  assign celloutsig_0_15z = !(celloutsig_0_1z ? celloutsig_0_10z[0] : celloutsig_0_0z);
  assign celloutsig_0_29z = !(celloutsig_0_12z ? celloutsig_0_14z : celloutsig_0_28z);
  assign celloutsig_0_7z = ~celloutsig_0_5z[0];
  assign celloutsig_0_25z = celloutsig_0_6z[0] | ~(celloutsig_0_24z);
  assign celloutsig_0_28z = celloutsig_0_22z[4] | ~(celloutsig_0_26z);
  assign celloutsig_1_17z = celloutsig_1_5z | celloutsig_1_3z;
  assign celloutsig_0_1z = celloutsig_0_0z | in_data[6];
  assign celloutsig_1_0z = ~(in_data[99] ^ in_data[136]);
  assign celloutsig_0_4z = ~(celloutsig_0_0z ^ in_data[71]);
  assign celloutsig_0_2z = ~(in_data[16] ^ celloutsig_0_1z);
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _00_ <= 3'h0;
    else _00_ <= { celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_1_18z = { in_data[106:105], celloutsig_1_15z } / { 1'h1, celloutsig_1_0z, celloutsig_1_17z };
  assign celloutsig_0_9z = { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_7z } / { 1'h1, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_13z[6:2], celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_8z } / { 1'h1, celloutsig_0_5z[3:2], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_9z, in_data[0] };
  assign celloutsig_1_19z = celloutsig_1_1z[9:3] / { 1'h1, in_data[170:165] };
  assign celloutsig_0_6z = { celloutsig_0_5z[3], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z } / { 1'h1, in_data[94:92] };
  assign celloutsig_0_22z = { celloutsig_0_6z[2:1], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_3z } / { 1'h1, celloutsig_0_6z[2:1], celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_30z = { celloutsig_0_9z[4:3], celloutsig_0_29z, celloutsig_0_8z, celloutsig_0_1z } / { 1'h1, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_1_7z = { celloutsig_1_1z[13:10], celloutsig_1_3z } && { celloutsig_1_2z[8:7], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_24z = { celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_17z } && celloutsig_0_20z[5:0];
  assign celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[89:87], celloutsig_0_3z };
  assign celloutsig_0_19z = { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_3z } * { _00_[1:0], celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_23z = celloutsig_0_22z[11:9] * { celloutsig_0_22z[5], celloutsig_0_12z, celloutsig_0_14z };
  assign celloutsig_1_2z = { in_data[134:118], celloutsig_1_0z } | { celloutsig_1_1z[2:0], celloutsig_1_1z };
  assign celloutsig_0_10z = { celloutsig_0_9z[1:0], celloutsig_0_1z } | celloutsig_0_9z[6:4];
  assign celloutsig_0_3z = | { in_data[22:14], celloutsig_0_0z };
  assign celloutsig_1_3z = | { celloutsig_1_2z[17:14], celloutsig_1_0z };
  assign celloutsig_1_5z = | in_data[156:152];
  assign celloutsig_1_13z = | { celloutsig_1_2z[17:11], celloutsig_1_6z };
  assign celloutsig_0_8z = | { in_data[21:14], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_17z = | { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_14z };
  assign celloutsig_0_0z = in_data[23] & in_data[51];
  assign celloutsig_1_15z = | { celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_0z, in_data[173:172] };
  assign celloutsig_0_11z = | { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_26z = | { celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_7z, in_data[39:32], celloutsig_0_0z };
  assign celloutsig_1_6z = ~^ celloutsig_1_1z[7:5];
  assign celloutsig_0_12z = ~^ { in_data[86:85], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_16z = ~^ celloutsig_0_10z;
  assign celloutsig_0_33z = ~^ { celloutsig_0_11z, celloutsig_0_29z, celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_30z, celloutsig_0_4z };
  assign celloutsig_1_1z = { in_data[114:102], celloutsig_1_0z, celloutsig_1_0z } <<< in_data[146:132];
  assign celloutsig_0_13z = { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_0z } <<< { celloutsig_0_6z[3:1], celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_34z = { celloutsig_0_22z[9:7], celloutsig_0_2z } - { celloutsig_0_19z[5:3], celloutsig_0_14z };
  assign { out_data[130:128], out_data[102:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
