{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1470686728478 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP2C70F896I8 " "Selected device EP2C70F896I8 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1470686728494 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1470686728550 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1470686728550 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1470686731391 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1470686731407 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F896C8 " "Device EP2C70F896C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1470686733983 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1470686733983 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 727 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1470686733983 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 728 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1470686733983 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 729 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1470686733983 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1470686733983 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "278 278 " "No exact pin location assignment(s) for 278 pins of 278 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 9 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[0\] " "Pin ir_in\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[0] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 10 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[1\] " "Pin ir_in\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[1] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 10 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[2\] " "Pin ir_in\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[2] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 10 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[3\] " "Pin ir_in\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[3] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 10 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[4\] " "Pin ir_in\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[4] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 10 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[5\] " "Pin ir_in\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[5] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 10 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[6\] " "Pin ir_in\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[6] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 10 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[7\] " "Pin ir_in\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[7] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 10 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[8\] " "Pin ir_in\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[8] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 10 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[9\] " "Pin ir_in\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[9] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 10 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[10\] " "Pin ir_in\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[10] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 10 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_out\[0\] " "Pin adr_out\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_out[0] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_out\[1\] " "Pin adr_out\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_out[1] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_out\[2\] " "Pin adr_out\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_out[2] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_out\[3\] " "Pin adr_out\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_out[3] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_out\[4\] " "Pin adr_out\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_out[4] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_out\[5\] " "Pin adr_out\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_out[5] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_out\[6\] " "Pin adr_out\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_out[6] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_out\[7\] " "Pin adr_out\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_out[7] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_out\[8\] " "Pin adr_out\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_out[8] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_out\[9\] " "Pin adr_out\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_out[9] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_out\[10\] " "Pin adr_out\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_out[10] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_out\[11\] " "Pin adr_out\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_out[11] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_out\[12\] " "Pin adr_out\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_out[12] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_out\[13\] " "Pin adr_out\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_out[13] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_out\[14\] " "Pin adr_out\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_out[14] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_out\[15\] " "Pin adr_out\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_out[15] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_out\[16\] " "Pin adr_out\[16\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_out[16] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_out\[17\] " "Pin adr_out\[17\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_out[17] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_out\[18\] " "Pin adr_out\[18\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_out[18] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_out\[19\] " "Pin adr_out\[19\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_out[19] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_out\[20\] " "Pin adr_out\[20\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_out[20] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_out\[21\] " "Pin adr_out\[21\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_out[21] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_out\[22\] " "Pin adr_out\[22\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_out[22] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_out\[23\] " "Pin adr_out\[23\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_out[23] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_out\[24\] " "Pin adr_out\[24\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_out[24] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_out\[25\] " "Pin adr_out\[25\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_out[25] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_out\[26\] " "Pin adr_out\[26\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_out[26] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_out\[27\] " "Pin adr_out\[27\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_out[27] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_out\[28\] " "Pin adr_out\[28\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_out[28] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_out\[29\] " "Pin adr_out\[29\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_out[29] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_out\[30\] " "Pin adr_out\[30\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_out[30] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_out\[31\] " "Pin adr_out\[31\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_out[31] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdReg1_ex_reg " "Pin rdReg1_ex_reg not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rdReg1_ex_reg } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rdReg1_ex_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdReg2_ex_reg " "Pin rdReg2_ex_reg not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rdReg2_ex_reg } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rdReg2_ex_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_no_ex_reg\[0\] " "Pin reg1_no_ex_reg\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_no_ex_reg[0] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 16 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_no_ex_reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_no_ex_reg\[1\] " "Pin reg1_no_ex_reg\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_no_ex_reg[1] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 16 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_no_ex_reg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_no_ex_reg\[2\] " "Pin reg1_no_ex_reg\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_no_ex_reg[2] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 16 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_no_ex_reg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_no_ex_reg\[3\] " "Pin reg1_no_ex_reg\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_no_ex_reg[3] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 16 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_no_ex_reg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_no_ex_reg\[4\] " "Pin reg1_no_ex_reg\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_no_ex_reg[4] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 16 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_no_ex_reg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_no_ex_reg\[0\] " "Pin reg2_no_ex_reg\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_no_ex_reg[0] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 18 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_no_ex_reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_no_ex_reg\[1\] " "Pin reg2_no_ex_reg\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_no_ex_reg[1] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 18 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_no_ex_reg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_no_ex_reg\[2\] " "Pin reg2_no_ex_reg\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_no_ex_reg[2] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 18 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_no_ex_reg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_no_ex_reg\[3\] " "Pin reg2_no_ex_reg\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_no_ex_reg[3] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 18 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_no_ex_reg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_no_ex_reg\[4\] " "Pin reg2_no_ex_reg\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_no_ex_reg[4] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 18 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_no_ex_reg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_data_reg_ex\[0\] " "Pin reg2_data_reg_ex\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_data_reg_ex[0] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_data_reg_ex[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_data_reg_ex\[1\] " "Pin reg2_data_reg_ex\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_data_reg_ex[1] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_data_reg_ex[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_data_reg_ex\[2\] " "Pin reg2_data_reg_ex\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_data_reg_ex[2] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_data_reg_ex[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_data_reg_ex\[3\] " "Pin reg2_data_reg_ex\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_data_reg_ex[3] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_data_reg_ex[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_data_reg_ex\[4\] " "Pin reg2_data_reg_ex\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_data_reg_ex[4] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_data_reg_ex[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_data_reg_ex\[5\] " "Pin reg2_data_reg_ex\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_data_reg_ex[5] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_data_reg_ex[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_data_reg_ex\[6\] " "Pin reg2_data_reg_ex\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_data_reg_ex[6] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_data_reg_ex[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_data_reg_ex\[7\] " "Pin reg2_data_reg_ex\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_data_reg_ex[7] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_data_reg_ex[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_data_reg_ex\[8\] " "Pin reg2_data_reg_ex\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_data_reg_ex[8] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_data_reg_ex[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_data_reg_ex\[9\] " "Pin reg2_data_reg_ex\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_data_reg_ex[9] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_data_reg_ex[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_data_reg_ex\[10\] " "Pin reg2_data_reg_ex\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_data_reg_ex[10] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_data_reg_ex[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_data_reg_ex\[11\] " "Pin reg2_data_reg_ex\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_data_reg_ex[11] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_data_reg_ex[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_data_reg_ex\[12\] " "Pin reg2_data_reg_ex\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_data_reg_ex[12] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_data_reg_ex[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_data_reg_ex\[13\] " "Pin reg2_data_reg_ex\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_data_reg_ex[13] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_data_reg_ex[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_data_reg_ex\[14\] " "Pin reg2_data_reg_ex\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_data_reg_ex[14] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_data_reg_ex[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_data_reg_ex\[15\] " "Pin reg2_data_reg_ex\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_data_reg_ex[15] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_data_reg_ex[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_data_reg_ex\[16\] " "Pin reg2_data_reg_ex\[16\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_data_reg_ex[16] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_data_reg_ex[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_data_reg_ex\[17\] " "Pin reg2_data_reg_ex\[17\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_data_reg_ex[17] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_data_reg_ex[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_data_reg_ex\[18\] " "Pin reg2_data_reg_ex\[18\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_data_reg_ex[18] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_data_reg_ex[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_data_reg_ex\[19\] " "Pin reg2_data_reg_ex\[19\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_data_reg_ex[19] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_data_reg_ex[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_data_reg_ex\[20\] " "Pin reg2_data_reg_ex\[20\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_data_reg_ex[20] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_data_reg_ex[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_data_reg_ex\[21\] " "Pin reg2_data_reg_ex\[21\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_data_reg_ex[21] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_data_reg_ex[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_data_reg_ex\[22\] " "Pin reg2_data_reg_ex\[22\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_data_reg_ex[22] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_data_reg_ex[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_data_reg_ex\[23\] " "Pin reg2_data_reg_ex\[23\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_data_reg_ex[23] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_data_reg_ex[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_data_reg_ex\[24\] " "Pin reg2_data_reg_ex\[24\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_data_reg_ex[24] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_data_reg_ex[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_data_reg_ex\[25\] " "Pin reg2_data_reg_ex\[25\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_data_reg_ex[25] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_data_reg_ex[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_data_reg_ex\[26\] " "Pin reg2_data_reg_ex\[26\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_data_reg_ex[26] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_data_reg_ex[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_data_reg_ex\[27\] " "Pin reg2_data_reg_ex\[27\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_data_reg_ex[27] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_data_reg_ex[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_data_reg_ex\[28\] " "Pin reg2_data_reg_ex\[28\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_data_reg_ex[28] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_data_reg_ex[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_data_reg_ex\[29\] " "Pin reg2_data_reg_ex\[29\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_data_reg_ex[29] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_data_reg_ex[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_data_reg_ex\[30\] " "Pin reg2_data_reg_ex\[30\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_data_reg_ex[30] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_data_reg_ex[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2_data_reg_ex\[31\] " "Pin reg2_data_reg_ex\[31\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2_data_reg_ex[31] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2_data_reg_ex[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_mem_datacache " "Pin rd_mem_datacache not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_mem_datacache } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 21 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_mem_datacache } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_mem_datacache " "Pin wr_mem_datacache not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wr_mem_datacache } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 22 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_mem_datacache } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_mem_datacache\[0\] " "Pin adr_mem_datacache\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_mem_datacache[0] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 23 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_mem_datacache[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_mem_datacache\[1\] " "Pin adr_mem_datacache\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_mem_datacache[1] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 23 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_mem_datacache[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_mem_datacache\[2\] " "Pin adr_mem_datacache\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_mem_datacache[2] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 23 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_mem_datacache[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_mem_datacache\[3\] " "Pin adr_mem_datacache\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_mem_datacache[3] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 23 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_mem_datacache[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_mem_datacache\[4\] " "Pin adr_mem_datacache\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_mem_datacache[4] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 23 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_mem_datacache[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_mem_datacache\[5\] " "Pin adr_mem_datacache\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_mem_datacache[5] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 23 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_mem_datacache[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_mem_datacache\[6\] " "Pin adr_mem_datacache\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_mem_datacache[6] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 23 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_mem_datacache[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_mem_datacache\[7\] " "Pin adr_mem_datacache\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_mem_datacache[7] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 23 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_mem_datacache[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_mem_datacache\[8\] " "Pin adr_mem_datacache\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_mem_datacache[8] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 23 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_mem_datacache[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_mem_datacache\[9\] " "Pin adr_mem_datacache\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_mem_datacache[9] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 23 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_mem_datacache[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_mem_datacache\[10\] " "Pin adr_mem_datacache\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_mem_datacache[10] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 23 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_mem_datacache[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_mem_datacache\[11\] " "Pin adr_mem_datacache\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_mem_datacache[11] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 23 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_mem_datacache[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_mem_datacache\[12\] " "Pin adr_mem_datacache\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_mem_datacache[12] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 23 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_mem_datacache[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_mem_datacache\[13\] " "Pin adr_mem_datacache\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_mem_datacache[13] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 23 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_mem_datacache[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_mem_datacache\[14\] " "Pin adr_mem_datacache\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_mem_datacache[14] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 23 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_mem_datacache[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_mem_datacache\[15\] " "Pin adr_mem_datacache\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_mem_datacache[15] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 23 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_mem_datacache[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_mem_datacache\[16\] " "Pin adr_mem_datacache\[16\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_mem_datacache[16] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 23 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_mem_datacache[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_mem_datacache\[17\] " "Pin adr_mem_datacache\[17\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_mem_datacache[17] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 23 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_mem_datacache[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_mem_datacache\[18\] " "Pin adr_mem_datacache\[18\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_mem_datacache[18] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 23 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_mem_datacache[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_mem_datacache\[19\] " "Pin adr_mem_datacache\[19\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_mem_datacache[19] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 23 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_mem_datacache[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_mem_datacache\[20\] " "Pin adr_mem_datacache\[20\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_mem_datacache[20] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 23 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_mem_datacache[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_mem_datacache\[21\] " "Pin adr_mem_datacache\[21\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_mem_datacache[21] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 23 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_mem_datacache[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_mem_datacache\[22\] " "Pin adr_mem_datacache\[22\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_mem_datacache[22] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 23 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_mem_datacache[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_mem_datacache\[23\] " "Pin adr_mem_datacache\[23\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_mem_datacache[23] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 23 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_mem_datacache[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_mem_datacache\[24\] " "Pin adr_mem_datacache\[24\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_mem_datacache[24] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 23 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_mem_datacache[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_mem_datacache\[25\] " "Pin adr_mem_datacache\[25\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_mem_datacache[25] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 23 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_mem_datacache[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_mem_datacache\[26\] " "Pin adr_mem_datacache\[26\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_mem_datacache[26] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 23 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_mem_datacache[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_mem_datacache\[27\] " "Pin adr_mem_datacache\[27\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_mem_datacache[27] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 23 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_mem_datacache[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_mem_datacache\[28\] " "Pin adr_mem_datacache\[28\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_mem_datacache[28] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 23 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_mem_datacache[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_mem_datacache\[29\] " "Pin adr_mem_datacache\[29\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_mem_datacache[29] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 23 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_mem_datacache[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_mem_datacache\[30\] " "Pin adr_mem_datacache\[30\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_mem_datacache[30] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 23 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_mem_datacache[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_mem_datacache\[31\] " "Pin adr_mem_datacache\[31\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adr_mem_datacache[31] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 23 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adr_mem_datacache[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_datacache\[0\] " "Pin data_mem_datacache\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_datacache[0] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_datacache[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_datacache\[1\] " "Pin data_mem_datacache\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_datacache[1] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_datacache[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_datacache\[2\] " "Pin data_mem_datacache\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_datacache[2] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_datacache[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_datacache\[3\] " "Pin data_mem_datacache\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_datacache[3] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_datacache[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_datacache\[4\] " "Pin data_mem_datacache\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_datacache[4] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_datacache[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_datacache\[5\] " "Pin data_mem_datacache\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_datacache[5] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_datacache[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_datacache\[6\] " "Pin data_mem_datacache\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_datacache[6] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_datacache[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_datacache\[7\] " "Pin data_mem_datacache\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_datacache[7] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_datacache[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_datacache\[8\] " "Pin data_mem_datacache\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_datacache[8] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_datacache[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_datacache\[9\] " "Pin data_mem_datacache\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_datacache[9] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_datacache[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_datacache\[10\] " "Pin data_mem_datacache\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_datacache[10] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_datacache[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_datacache\[11\] " "Pin data_mem_datacache\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_datacache[11] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_datacache[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_datacache\[12\] " "Pin data_mem_datacache\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_datacache[12] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_datacache[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_datacache\[13\] " "Pin data_mem_datacache\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_datacache[13] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_datacache[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_datacache\[14\] " "Pin data_mem_datacache\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_datacache[14] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_datacache[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_datacache\[15\] " "Pin data_mem_datacache\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_datacache[15] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_datacache[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_datacache\[16\] " "Pin data_mem_datacache\[16\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_datacache[16] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_datacache[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_datacache\[17\] " "Pin data_mem_datacache\[17\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_datacache[17] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_datacache[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_datacache\[18\] " "Pin data_mem_datacache\[18\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_datacache[18] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_datacache[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_datacache\[19\] " "Pin data_mem_datacache\[19\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_datacache[19] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_datacache[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_datacache\[20\] " "Pin data_mem_datacache\[20\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_datacache[20] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_datacache[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_datacache\[21\] " "Pin data_mem_datacache\[21\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_datacache[21] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_datacache[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_datacache\[22\] " "Pin data_mem_datacache\[22\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_datacache[22] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_datacache[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_datacache\[23\] " "Pin data_mem_datacache\[23\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_datacache[23] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_datacache[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_datacache\[24\] " "Pin data_mem_datacache\[24\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_datacache[24] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_datacache[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_datacache\[25\] " "Pin data_mem_datacache\[25\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_datacache[25] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_datacache[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_datacache\[26\] " "Pin data_mem_datacache\[26\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_datacache[26] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_datacache[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_datacache\[27\] " "Pin data_mem_datacache\[27\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_datacache[27] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_datacache[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_datacache\[28\] " "Pin data_mem_datacache\[28\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_datacache[28] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_datacache[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_datacache\[29\] " "Pin data_mem_datacache\[29\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_datacache[29] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_datacache[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_datacache\[30\] " "Pin data_mem_datacache\[30\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_datacache[30] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_datacache[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_datacache\[31\] " "Pin data_mem_datacache\[31\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_mem_datacache[31] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_mem_datacache[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_wb_reg " "Pin wr_wb_reg not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wr_wb_reg } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 27 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_wb_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_wb_reg\[0\] " "Pin Reg_wb_reg\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg_wb_reg[0] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 28 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_wb_reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_wb_reg\[1\] " "Pin Reg_wb_reg\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg_wb_reg[1] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 28 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_wb_reg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_wb_reg\[2\] " "Pin Reg_wb_reg\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg_wb_reg[2] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 28 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_wb_reg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_wb_reg\[3\] " "Pin Reg_wb_reg\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg_wb_reg[3] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 28 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_wb_reg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg_wb_reg\[4\] " "Pin Reg_wb_reg\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg_wb_reg[4] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 28 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg_wb_reg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wb_reg\[0\] " "Pin data_wb_reg\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wb_reg[0] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wb_reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wb_reg\[1\] " "Pin data_wb_reg\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wb_reg[1] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wb_reg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wb_reg\[2\] " "Pin data_wb_reg\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wb_reg[2] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wb_reg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wb_reg\[3\] " "Pin data_wb_reg\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wb_reg[3] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wb_reg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wb_reg\[4\] " "Pin data_wb_reg\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wb_reg[4] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wb_reg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wb_reg\[5\] " "Pin data_wb_reg\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wb_reg[5] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wb_reg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wb_reg\[6\] " "Pin data_wb_reg\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wb_reg[6] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wb_reg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wb_reg\[7\] " "Pin data_wb_reg\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wb_reg[7] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wb_reg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wb_reg\[8\] " "Pin data_wb_reg\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wb_reg[8] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wb_reg[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wb_reg\[9\] " "Pin data_wb_reg\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wb_reg[9] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wb_reg[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wb_reg\[10\] " "Pin data_wb_reg\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wb_reg[10] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wb_reg[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wb_reg\[11\] " "Pin data_wb_reg\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wb_reg[11] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wb_reg[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wb_reg\[12\] " "Pin data_wb_reg\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wb_reg[12] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wb_reg[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wb_reg\[13\] " "Pin data_wb_reg\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wb_reg[13] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wb_reg[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wb_reg\[14\] " "Pin data_wb_reg\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wb_reg[14] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wb_reg[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wb_reg\[15\] " "Pin data_wb_reg\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wb_reg[15] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wb_reg[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wb_reg\[16\] " "Pin data_wb_reg\[16\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wb_reg[16] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wb_reg[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wb_reg\[17\] " "Pin data_wb_reg\[17\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wb_reg[17] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wb_reg[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wb_reg\[18\] " "Pin data_wb_reg\[18\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wb_reg[18] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wb_reg[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wb_reg\[19\] " "Pin data_wb_reg\[19\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wb_reg[19] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wb_reg[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wb_reg\[20\] " "Pin data_wb_reg\[20\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wb_reg[20] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wb_reg[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wb_reg\[21\] " "Pin data_wb_reg\[21\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wb_reg[21] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wb_reg[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wb_reg\[22\] " "Pin data_wb_reg\[22\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wb_reg[22] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wb_reg[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wb_reg\[23\] " "Pin data_wb_reg\[23\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wb_reg[23] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wb_reg[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wb_reg\[24\] " "Pin data_wb_reg\[24\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wb_reg[24] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wb_reg[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wb_reg\[25\] " "Pin data_wb_reg\[25\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wb_reg[25] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wb_reg[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wb_reg\[26\] " "Pin data_wb_reg\[26\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wb_reg[26] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wb_reg[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wb_reg\[27\] " "Pin data_wb_reg\[27\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wb_reg[27] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wb_reg[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wb_reg\[28\] " "Pin data_wb_reg\[28\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wb_reg[28] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wb_reg[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wb_reg\[29\] " "Pin data_wb_reg\[29\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wb_reg[29] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wb_reg[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wb_reg\[30\] " "Pin data_wb_reg\[30\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wb_reg[30] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wb_reg[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wb_reg\[31\] " "Pin data_wb_reg\[31\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_wb_reg[31] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wb_reg[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 8 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_data_reg_ex\[0\] " "Pin reg1_data_reg_ex\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_data_reg_ex[0] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_data_reg_ex[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_data_reg_ex\[1\] " "Pin reg1_data_reg_ex\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_data_reg_ex[1] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_data_reg_ex[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_data_reg_ex\[2\] " "Pin reg1_data_reg_ex\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_data_reg_ex[2] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_data_reg_ex[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_data_reg_ex\[3\] " "Pin reg1_data_reg_ex\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_data_reg_ex[3] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_data_reg_ex[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_data_reg_ex\[4\] " "Pin reg1_data_reg_ex\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_data_reg_ex[4] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_data_reg_ex[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_data_reg_ex\[5\] " "Pin reg1_data_reg_ex\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_data_reg_ex[5] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_data_reg_ex[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_data_reg_ex\[6\] " "Pin reg1_data_reg_ex\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_data_reg_ex[6] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_data_reg_ex[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_data_reg_ex\[7\] " "Pin reg1_data_reg_ex\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_data_reg_ex[7] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_data_reg_ex[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_data_reg_ex\[8\] " "Pin reg1_data_reg_ex\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_data_reg_ex[8] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_data_reg_ex[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_data_reg_ex\[9\] " "Pin reg1_data_reg_ex\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_data_reg_ex[9] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_data_reg_ex[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_data_reg_ex\[10\] " "Pin reg1_data_reg_ex\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_data_reg_ex[10] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_data_reg_ex[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_data_reg_ex\[11\] " "Pin reg1_data_reg_ex\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_data_reg_ex[11] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_data_reg_ex[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_data_reg_ex\[12\] " "Pin reg1_data_reg_ex\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_data_reg_ex[12] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_data_reg_ex[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_data_reg_ex\[13\] " "Pin reg1_data_reg_ex\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_data_reg_ex[13] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_data_reg_ex[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_data_reg_ex\[14\] " "Pin reg1_data_reg_ex\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_data_reg_ex[14] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_data_reg_ex[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_data_reg_ex\[15\] " "Pin reg1_data_reg_ex\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_data_reg_ex[15] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_data_reg_ex[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_data_reg_ex\[16\] " "Pin reg1_data_reg_ex\[16\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_data_reg_ex[16] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_data_reg_ex[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_data_reg_ex\[17\] " "Pin reg1_data_reg_ex\[17\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_data_reg_ex[17] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_data_reg_ex[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_data_reg_ex\[18\] " "Pin reg1_data_reg_ex\[18\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_data_reg_ex[18] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_data_reg_ex[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_data_reg_ex\[19\] " "Pin reg1_data_reg_ex\[19\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_data_reg_ex[19] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_data_reg_ex[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_data_reg_ex\[20\] " "Pin reg1_data_reg_ex\[20\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_data_reg_ex[20] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_data_reg_ex[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_data_reg_ex\[21\] " "Pin reg1_data_reg_ex\[21\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_data_reg_ex[21] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_data_reg_ex[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_data_reg_ex\[22\] " "Pin reg1_data_reg_ex\[22\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_data_reg_ex[22] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_data_reg_ex[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_data_reg_ex\[23\] " "Pin reg1_data_reg_ex\[23\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_data_reg_ex[23] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_data_reg_ex[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_data_reg_ex\[24\] " "Pin reg1_data_reg_ex\[24\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_data_reg_ex[24] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_data_reg_ex[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_data_reg_ex\[25\] " "Pin reg1_data_reg_ex\[25\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_data_reg_ex[25] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_data_reg_ex[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_data_reg_ex\[26\] " "Pin reg1_data_reg_ex\[26\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_data_reg_ex[26] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_data_reg_ex[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_data_reg_ex\[27\] " "Pin reg1_data_reg_ex\[27\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_data_reg_ex[27] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_data_reg_ex[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_data_reg_ex\[28\] " "Pin reg1_data_reg_ex\[28\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_data_reg_ex[28] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_data_reg_ex[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_data_reg_ex\[29\] " "Pin reg1_data_reg_ex\[29\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_data_reg_ex[29] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_data_reg_ex[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_data_reg_ex\[30\] " "Pin reg1_data_reg_ex\[30\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_data_reg_ex[30] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_data_reg_ex[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1_data_reg_ex\[31\] " "Pin reg1_data_reg_ex\[31\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1_data_reg_ex[31] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1_data_reg_ex[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_datacache_mem\[0\] " "Pin data_datacache_mem\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_datacache_mem[0] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_datacache_mem[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_datacache_mem\[1\] " "Pin data_datacache_mem\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_datacache_mem[1] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_datacache_mem[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_datacache_mem\[2\] " "Pin data_datacache_mem\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_datacache_mem[2] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_datacache_mem[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_datacache_mem\[3\] " "Pin data_datacache_mem\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_datacache_mem[3] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_datacache_mem[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_datacache_mem\[4\] " "Pin data_datacache_mem\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_datacache_mem[4] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_datacache_mem[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_datacache_mem\[5\] " "Pin data_datacache_mem\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_datacache_mem[5] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_datacache_mem[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_datacache_mem\[6\] " "Pin data_datacache_mem\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_datacache_mem[6] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_datacache_mem[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_datacache_mem\[7\] " "Pin data_datacache_mem\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_datacache_mem[7] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_datacache_mem[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_datacache_mem\[8\] " "Pin data_datacache_mem\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_datacache_mem[8] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_datacache_mem[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_datacache_mem\[9\] " "Pin data_datacache_mem\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_datacache_mem[9] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_datacache_mem[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_datacache_mem\[10\] " "Pin data_datacache_mem\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_datacache_mem[10] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_datacache_mem[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_datacache_mem\[11\] " "Pin data_datacache_mem\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_datacache_mem[11] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_datacache_mem[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_datacache_mem\[12\] " "Pin data_datacache_mem\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_datacache_mem[12] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_datacache_mem[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_datacache_mem\[13\] " "Pin data_datacache_mem\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_datacache_mem[13] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_datacache_mem[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_datacache_mem\[14\] " "Pin data_datacache_mem\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_datacache_mem[14] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_datacache_mem[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_datacache_mem\[15\] " "Pin data_datacache_mem\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_datacache_mem[15] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_datacache_mem[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_datacache_mem\[16\] " "Pin data_datacache_mem\[16\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_datacache_mem[16] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_datacache_mem[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_datacache_mem\[17\] " "Pin data_datacache_mem\[17\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_datacache_mem[17] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_datacache_mem[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_datacache_mem\[18\] " "Pin data_datacache_mem\[18\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_datacache_mem[18] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_datacache_mem[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_datacache_mem\[19\] " "Pin data_datacache_mem\[19\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_datacache_mem[19] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_datacache_mem[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_datacache_mem\[20\] " "Pin data_datacache_mem\[20\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_datacache_mem[20] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_datacache_mem[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_datacache_mem\[21\] " "Pin data_datacache_mem\[21\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_datacache_mem[21] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_datacache_mem[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_datacache_mem\[22\] " "Pin data_datacache_mem\[22\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_datacache_mem[22] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_datacache_mem[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_datacache_mem\[23\] " "Pin data_datacache_mem\[23\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_datacache_mem[23] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_datacache_mem[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_datacache_mem\[24\] " "Pin data_datacache_mem\[24\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_datacache_mem[24] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_datacache_mem[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_datacache_mem\[25\] " "Pin data_datacache_mem\[25\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_datacache_mem[25] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_datacache_mem[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_datacache_mem\[26\] " "Pin data_datacache_mem\[26\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_datacache_mem[26] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_datacache_mem[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_datacache_mem\[27\] " "Pin data_datacache_mem\[27\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_datacache_mem[27] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_datacache_mem[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_datacache_mem\[28\] " "Pin data_datacache_mem\[28\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_datacache_mem[28] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_datacache_mem[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_datacache_mem\[29\] " "Pin data_datacache_mem\[29\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_datacache_mem[29] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_datacache_mem[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_datacache_mem\[30\] " "Pin data_datacache_mem\[30\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_datacache_mem[30] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_datacache_mem[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_datacache_mem\[31\] " "Pin data_datacache_mem\[31\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_datacache_mem[31] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_datacache_mem[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[16\] " "Pin ir_in\[16\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[16] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 10 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[17\] " "Pin ir_in\[17\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[17] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 10 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[18\] " "Pin ir_in\[18\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[18] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 10 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[19\] " "Pin ir_in\[19\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[19] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 10 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[20\] " "Pin ir_in\[20\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[20] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 10 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[11\] " "Pin ir_in\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[11] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 10 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[28\] " "Pin ir_in\[28\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[28] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 10 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[26\] " "Pin ir_in\[26\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[26] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 10 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[27\] " "Pin ir_in\[27\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[27] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 10 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[29\] " "Pin ir_in\[29\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[29] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 10 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[31\] " "Pin ir_in\[31\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[31] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 10 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[30\] " "Pin ir_in\[30\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[30] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 10 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[12\] " "Pin ir_in\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[12] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 10 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[13\] " "Pin ir_in\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[13] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 10 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[14\] " "Pin ir_in\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[14] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 10 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[15\] " "Pin ir_in\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[15] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 10 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[21\] " "Pin ir_in\[21\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[21] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 10 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[25\] " "Pin ir_in\[25\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[25] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 10 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[24\] " "Pin ir_in\[24\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[24] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 10 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[23\] " "Pin ir_in\[23\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[23] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 10 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[22\] " "Pin ir_in\[22\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[22] } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 10 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1470686734339 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1470686734339 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1470686734814 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1470686734814 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1470686734829 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1470686734876 ""}  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 8 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1470686734876 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1470686735157 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1470686735157 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1470686735157 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1470686735157 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1470686735157 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1470686735157 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1470686735157 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1470686735157 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1470686735232 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1470686735232 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1470686735232 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "277 unused 3.3V 129 148 0 " "Number of I/O pins in group: 277 (unused VREF, 3.3V VCCIO, 129 input, 148 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1470686735240 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1470686735240 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1470686735240 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 84 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  84 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1470686735244 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1470686735244 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1470686735244 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1470686735244 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1470686735244 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1470686735244 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1470686735244 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1470686735244 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1470686735244 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1470686735244 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1470686735603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1470686741052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1470686741601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1470686741641 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1470686745525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1470686745541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1470686745783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X24_Y39 X35_Y51 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X24_Y39 to location X35_Y51" {  } { { "loc" "" { Generic "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X24_Y39 to location X35_Y51"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X24_Y39 to location X35_Y51"} 24 39 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1470686748877 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1470686748877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1470686750597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1470686750597 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1470686750597 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.42 " "Total time spent on timing analysis during the Fitter is 0.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1470686750738 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1470686750766 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "148 " "Found 148 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_out\[0\] 0 " "Pin \"adr_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_out\[1\] 0 " "Pin \"adr_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_out\[2\] 0 " "Pin \"adr_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_out\[3\] 0 " "Pin \"adr_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_out\[4\] 0 " "Pin \"adr_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_out\[5\] 0 " "Pin \"adr_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_out\[6\] 0 " "Pin \"adr_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_out\[7\] 0 " "Pin \"adr_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_out\[8\] 0 " "Pin \"adr_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_out\[9\] 0 " "Pin \"adr_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_out\[10\] 0 " "Pin \"adr_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_out\[11\] 0 " "Pin \"adr_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_out\[12\] 0 " "Pin \"adr_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_out\[13\] 0 " "Pin \"adr_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_out\[14\] 0 " "Pin \"adr_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_out\[15\] 0 " "Pin \"adr_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_out\[16\] 0 " "Pin \"adr_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_out\[17\] 0 " "Pin \"adr_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_out\[18\] 0 " "Pin \"adr_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_out\[19\] 0 " "Pin \"adr_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_out\[20\] 0 " "Pin \"adr_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_out\[21\] 0 " "Pin \"adr_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_out\[22\] 0 " "Pin \"adr_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_out\[23\] 0 " "Pin \"adr_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_out\[24\] 0 " "Pin \"adr_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_out\[25\] 0 " "Pin \"adr_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_out\[26\] 0 " "Pin \"adr_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_out\[27\] 0 " "Pin \"adr_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_out\[28\] 0 " "Pin \"adr_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_out\[29\] 0 " "Pin \"adr_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_out\[30\] 0 " "Pin \"adr_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_out\[31\] 0 " "Pin \"adr_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rdReg1_ex_reg 0 " "Pin \"rdReg1_ex_reg\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rdReg2_ex_reg 0 " "Pin \"rdReg2_ex_reg\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1_no_ex_reg\[0\] 0 " "Pin \"reg1_no_ex_reg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1_no_ex_reg\[1\] 0 " "Pin \"reg1_no_ex_reg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1_no_ex_reg\[2\] 0 " "Pin \"reg1_no_ex_reg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1_no_ex_reg\[3\] 0 " "Pin \"reg1_no_ex_reg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1_no_ex_reg\[4\] 0 " "Pin \"reg1_no_ex_reg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2_no_ex_reg\[0\] 0 " "Pin \"reg2_no_ex_reg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2_no_ex_reg\[1\] 0 " "Pin \"reg2_no_ex_reg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2_no_ex_reg\[2\] 0 " "Pin \"reg2_no_ex_reg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2_no_ex_reg\[3\] 0 " "Pin \"reg2_no_ex_reg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2_no_ex_reg\[4\] 0 " "Pin \"reg2_no_ex_reg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_mem_datacache 0 " "Pin \"rd_mem_datacache\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wr_mem_datacache 0 " "Pin \"wr_mem_datacache\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_mem_datacache\[0\] 0 " "Pin \"adr_mem_datacache\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_mem_datacache\[1\] 0 " "Pin \"adr_mem_datacache\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_mem_datacache\[2\] 0 " "Pin \"adr_mem_datacache\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_mem_datacache\[3\] 0 " "Pin \"adr_mem_datacache\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_mem_datacache\[4\] 0 " "Pin \"adr_mem_datacache\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_mem_datacache\[5\] 0 " "Pin \"adr_mem_datacache\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_mem_datacache\[6\] 0 " "Pin \"adr_mem_datacache\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_mem_datacache\[7\] 0 " "Pin \"adr_mem_datacache\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_mem_datacache\[8\] 0 " "Pin \"adr_mem_datacache\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_mem_datacache\[9\] 0 " "Pin \"adr_mem_datacache\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_mem_datacache\[10\] 0 " "Pin \"adr_mem_datacache\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_mem_datacache\[11\] 0 " "Pin \"adr_mem_datacache\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_mem_datacache\[12\] 0 " "Pin \"adr_mem_datacache\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_mem_datacache\[13\] 0 " "Pin \"adr_mem_datacache\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_mem_datacache\[14\] 0 " "Pin \"adr_mem_datacache\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_mem_datacache\[15\] 0 " "Pin \"adr_mem_datacache\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_mem_datacache\[16\] 0 " "Pin \"adr_mem_datacache\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_mem_datacache\[17\] 0 " "Pin \"adr_mem_datacache\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_mem_datacache\[18\] 0 " "Pin \"adr_mem_datacache\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_mem_datacache\[19\] 0 " "Pin \"adr_mem_datacache\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_mem_datacache\[20\] 0 " "Pin \"adr_mem_datacache\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_mem_datacache\[21\] 0 " "Pin \"adr_mem_datacache\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_mem_datacache\[22\] 0 " "Pin \"adr_mem_datacache\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_mem_datacache\[23\] 0 " "Pin \"adr_mem_datacache\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_mem_datacache\[24\] 0 " "Pin \"adr_mem_datacache\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_mem_datacache\[25\] 0 " "Pin \"adr_mem_datacache\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_mem_datacache\[26\] 0 " "Pin \"adr_mem_datacache\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_mem_datacache\[27\] 0 " "Pin \"adr_mem_datacache\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_mem_datacache\[28\] 0 " "Pin \"adr_mem_datacache\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_mem_datacache\[29\] 0 " "Pin \"adr_mem_datacache\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_mem_datacache\[30\] 0 " "Pin \"adr_mem_datacache\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_mem_datacache\[31\] 0 " "Pin \"adr_mem_datacache\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_datacache\[0\] 0 " "Pin \"data_mem_datacache\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_datacache\[1\] 0 " "Pin \"data_mem_datacache\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_datacache\[2\] 0 " "Pin \"data_mem_datacache\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_datacache\[3\] 0 " "Pin \"data_mem_datacache\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_datacache\[4\] 0 " "Pin \"data_mem_datacache\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_datacache\[5\] 0 " "Pin \"data_mem_datacache\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_datacache\[6\] 0 " "Pin \"data_mem_datacache\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_datacache\[7\] 0 " "Pin \"data_mem_datacache\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_datacache\[8\] 0 " "Pin \"data_mem_datacache\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_datacache\[9\] 0 " "Pin \"data_mem_datacache\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_datacache\[10\] 0 " "Pin \"data_mem_datacache\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_datacache\[11\] 0 " "Pin \"data_mem_datacache\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_datacache\[12\] 0 " "Pin \"data_mem_datacache\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_datacache\[13\] 0 " "Pin \"data_mem_datacache\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_datacache\[14\] 0 " "Pin \"data_mem_datacache\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_datacache\[15\] 0 " "Pin \"data_mem_datacache\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_datacache\[16\] 0 " "Pin \"data_mem_datacache\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_datacache\[17\] 0 " "Pin \"data_mem_datacache\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_datacache\[18\] 0 " "Pin \"data_mem_datacache\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_datacache\[19\] 0 " "Pin \"data_mem_datacache\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_datacache\[20\] 0 " "Pin \"data_mem_datacache\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_datacache\[21\] 0 " "Pin \"data_mem_datacache\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_datacache\[22\] 0 " "Pin \"data_mem_datacache\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_datacache\[23\] 0 " "Pin \"data_mem_datacache\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_datacache\[24\] 0 " "Pin \"data_mem_datacache\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_datacache\[25\] 0 " "Pin \"data_mem_datacache\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_datacache\[26\] 0 " "Pin \"data_mem_datacache\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_datacache\[27\] 0 " "Pin \"data_mem_datacache\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_datacache\[28\] 0 " "Pin \"data_mem_datacache\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_datacache\[29\] 0 " "Pin \"data_mem_datacache\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_datacache\[30\] 0 " "Pin \"data_mem_datacache\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_mem_datacache\[31\] 0 " "Pin \"data_mem_datacache\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wr_wb_reg 0 " "Pin \"wr_wb_reg\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_wb_reg\[0\] 0 " "Pin \"Reg_wb_reg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_wb_reg\[1\] 0 " "Pin \"Reg_wb_reg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_wb_reg\[2\] 0 " "Pin \"Reg_wb_reg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_wb_reg\[3\] 0 " "Pin \"Reg_wb_reg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg_wb_reg\[4\] 0 " "Pin \"Reg_wb_reg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wb_reg\[0\] 0 " "Pin \"data_wb_reg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wb_reg\[1\] 0 " "Pin \"data_wb_reg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wb_reg\[2\] 0 " "Pin \"data_wb_reg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wb_reg\[3\] 0 " "Pin \"data_wb_reg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wb_reg\[4\] 0 " "Pin \"data_wb_reg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wb_reg\[5\] 0 " "Pin \"data_wb_reg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wb_reg\[6\] 0 " "Pin \"data_wb_reg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wb_reg\[7\] 0 " "Pin \"data_wb_reg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wb_reg\[8\] 0 " "Pin \"data_wb_reg\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wb_reg\[9\] 0 " "Pin \"data_wb_reg\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wb_reg\[10\] 0 " "Pin \"data_wb_reg\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wb_reg\[11\] 0 " "Pin \"data_wb_reg\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wb_reg\[12\] 0 " "Pin \"data_wb_reg\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wb_reg\[13\] 0 " "Pin \"data_wb_reg\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wb_reg\[14\] 0 " "Pin \"data_wb_reg\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wb_reg\[15\] 0 " "Pin \"data_wb_reg\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wb_reg\[16\] 0 " "Pin \"data_wb_reg\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wb_reg\[17\] 0 " "Pin \"data_wb_reg\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wb_reg\[18\] 0 " "Pin \"data_wb_reg\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wb_reg\[19\] 0 " "Pin \"data_wb_reg\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wb_reg\[20\] 0 " "Pin \"data_wb_reg\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wb_reg\[21\] 0 " "Pin \"data_wb_reg\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wb_reg\[22\] 0 " "Pin \"data_wb_reg\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wb_reg\[23\] 0 " "Pin \"data_wb_reg\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wb_reg\[24\] 0 " "Pin \"data_wb_reg\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wb_reg\[25\] 0 " "Pin \"data_wb_reg\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wb_reg\[26\] 0 " "Pin \"data_wb_reg\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wb_reg\[27\] 0 " "Pin \"data_wb_reg\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wb_reg\[28\] 0 " "Pin \"data_wb_reg\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wb_reg\[29\] 0 " "Pin \"data_wb_reg\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wb_reg\[30\] 0 " "Pin \"data_wb_reg\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_wb_reg\[31\] 0 " "Pin \"data_wb_reg\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1470686750846 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1470686750846 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1470686751539 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1470686751632 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1470686752134 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1470686753196 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1470686753885 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/output_files/CPU.fit.smsg " "Generated suppressed messages file E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1470686754526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "777 " "Peak virtual memory: 777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1470686755304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 08 22:05:55 2016 " "Processing ended: Mon Aug 08 22:05:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1470686755304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1470686755304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1470686755304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1470686755304 ""}
