*******************************************************************

  Device    [IOL]

  Author    [tangqiang]

  Abstract  []

  Revision History:

********************************************************************************/
symbol logsym of IOL // pragma PAP_ARC_COLOR="64:64:128"
{
    // The bounding box
    generate ( 80 # 200 );
    //
    // Poloygon declaration
    //
    shape
    [ 0, 0 ]  ->  [ , 200 ]  < 
                                                                                                                                                       
                               DPI_STS[1]         @[ ,6],
                               DPI_STS[0]         @[ ,8],
                               
                               SYSCLK             @[ ,20+20],                                                             
                               LRS                @[ ,22+20],                                                            
                               CE                 @[ ,24+20],                               
                               
                               TX_DATA[0]         @[ ,30+40],
                               TX_DATA[1]         @[ ,32+40],
                               TX_DATA[2]         @[ ,34+40],
                               TX_DATA[3]         @[ ,36+40],
                               TX_DATA[4]         @[ ,38+40],
                               
                               TX_DATA[5]         @[ ,46+60],                                                              
                               TS_CTRL[0]         @[ ,48+60],
                               TS_CTRL[1]         @[ ,50+60],
                               TS_CTRL[2]         @[ ,52+60],
                               TS_CTRL[3]         @[ ,54+60],                               
                               
                               DPI_STS_CLR        @[ ,62+80],                              
                               IODLY_CTRL[0]      @[ ,64+80],
                               IODLY_CTRL[1]      @[ ,66+80],
                               IODLY_CTRL[2]      @[ ,68+80],                                                             
                               DPI_CTRL[0]        @[ ,70+80],
 
                               DPI_CTRL[1]        @[ ,78+100],
                               
                               SLIP               @[ ,80+100],                               
                                                             
                               RX_DATA[5]         @[ ,82+100],
                               RX_DATA[4]         @[ ,84+100],
                               RX_DATA[3]         @[ ,86+100],
                               RX_DATA[2]         @[ ,88+100],
                               RX_DATA[1]         @[ ,90+100],
                               RX_DATA[0]         @[ ,92+100],
                                                  
                               RX_DATA_DD         @[ ,94+100],
                               IODLY_OV           @[ ,96+100] 
                               
                              
                            
                               
                             >

              ->  [ 80, ]                                                        

              ->  [ , 0]     <
                               IOCLK              @[ ,45+100],
                                                          
                               DO_IN              @[ ,78+90], 
                               TO_IN              @[ ,74+90], 
                               DO_OUT             @[ ,70+90], 
                               TO_OUT             @[ ,66+90], 
                                 
                               TO                 @[ ,60+60],
                                                              
                               DO                 @[ ,50+50],
                               
                               DIN_CDR            @[ ,48+40],                                     
                               
                               DIN                @[ ,40+40],
                               
                               IDDR_CIN[0]        @[ ,36+20],                     
                               IDDR_COUT[0]       @[ ,34+20],                                                            
                               ODDR_CIN[0]        @[ ,32+20],                     
                               ODDR_COUT[0]       @[ ,30+20],
                               
                               IFIFO_WADDR[0]     @[ ,26+10], 
                               IFIFO_WADDR[1]     @[ ,24+10],
                               IFIFO_WADDR[2]     @[ ,22+10],                               

                               IFIFO_RADDR[0]     @[ ,18+10], 
                               IFIFO_RADDR[1]     @[ ,16+10],
                               IFIFO_RADDR[2]     @[ ,14+10],
                               
                               DQSI_DEL           @[ ,12],                                                              
                               WCLK_DEL           @[ ,10],
                               WCLK               @[ ,8],
                               PROBE_CLK          @[ ,6],                              
                               SAMPLE_CLK         @[ ,4]
                               
                               
                               
                               
                            > 

              ->  [ 0, ]  ;

}; // symbol logsym of IOL

      
/*******************************************************************************

  Device    [IOL]

  Author    [tangqiang]

  Abstract  [The schematic for IOL]

  Revision History:

********************************************************************************/
schematic schm of IOL
{
    // The bounding box
    generate ( 41*8 # 37*8 );

    //
    // Layout all symbols. 
    // 
    // Currently, the size of instance is made the same as its symbol
    // definition. This is becasue that the port location in symbol definition has been nicely
    // aligned. If no size is specified, the relative location of ports is preserved.
    //
    device LRS_MUX ( symbol logsym ) LRS_MUX
        @[5*8,1*8+4]; 

    device CE_MUX ( symbol logsym ) CE_MUX
        @[5*8,3*8+2];

    device SYSCLK_MUX_I ( symbol logsym ) SYSCLK_MUX_I
        @[5*8,5*8-1];   

    device SYSCLK_MUX_O ( symbol logsym ) SYSCLK_MUX_O
        @[5*8,6*8+5];
 
    device ODDR_LRS_MUX ( symbol logsym ) ODDR_LRS_MUX
        @[12*8,13*8+2]; 

    "0" @ [(<instance ODDR_LRS_MUX>#|)-3, <pin ZERO of <instance ODDR_LRS_MUX>>#-];         
        
    device ODDR_OCLK_MUX ( symbol logsym ) ODDR_OCLK_MUX
        @[13*8,16*8+2];        
  
    device ODDR_SERCLK_MUX ( symbol logsym ) ODDR_SERCLK_MUX
        @[11*8,18*8];     

    device OFF_LRS_MUX ( symbol logsym ) OFF_LRS_MUX
        @[12*8+6,6*8-2]; 
        
    "0" @ [(<instance OFF_LRS_MUX>#|)-3, <pin ZERO of <instance OFF_LRS_MUX>>#-];           
            
    device OFF_CE_MUX ( symbol logsym ) OFF_CE_MUX
        @[14*8,8*8];     

    "1" @ [(<instance OFF_CE_MUX>#|)-3, <pin ONE of <instance OFF_CE_MUX>>#-]; 
    
    unsigned int pin_offset;     
    pin_offset = <pin Y of <instance OFF_CE_MUX>>#-;        
    
    device OFF ( symbol logsym ) OFF
        @[16*8+2,pin_offset-12];         
    
    pin_offset = <pin Y of <instance ODDR_OCLK_MUX>>#-;  
    
    device ODDR ( symbol logsym ) ODDR
        @[15*8, pin_offset-17];   
    
    device TSFF_LRS_MUX ( symbol logsym ) TSFF_LRS_MUX
        @[14*8,29*8+1]; 
        
    "0" @ [(<instance TSFF_LRS_MUX>#|)-3, <pin ZERO of <instance TSFF_LRS_MUX>>#-];         
        
    device TSFF_CE_MUX ( symbol logsym ) TSFF_CE_MUX
        @[14*8,31*8];  
        
    "1" @ [(<instance TSFF_CE_MUX>#|)-3, <pin ONE of <instance TSFF_CE_MUX>>#-];                 
        
    pin_offset = <pin Y of <instance TSFF_CE_MUX>>#-;  
    
    device TSFF ( symbol logsym ) TSFF
        @[16*8+1, pin_offset-12];      
                        
    device OUTPUT_MUX ( symbol logsym ) OUTPUT_MUX
        @[22*8+6, 26*8];

    device TS_MUX ( symbol logsym ) TS_MUX
        @[22*8, 30*8+3];
        
    device TO_MUX ( symbol logsym ) TO_MUX
        @[24*8+6, 32*8+3];        
               
    pin_offset = <pin Y of <instance LRS_MUX>>#-;    
        
    device IFF_LRS_MUX ( symbol logsym ) IFF_LRS_MUX
        @[28*8, pin_offset-8];
        
    "0" @ [(<instance IFF_LRS_MUX>#|)-3, <pin ZERO of <instance IFF_LRS_MUX>>#-];        
    
    pin_offset = <pin Y of <instance CE_MUX>>#-;         
    device IFF_CE_MUX ( symbol logsym ) IFF_CE_MUX
        @[28*8, pin_offset-8];   
        
    "1" @ [(<instance IFF_CE_MUX>#|)-3, <pin ONE of <instance IFF_CE_MUX>>#-];              
                       
    pin_offset = <pin Y of <instance IFF_CE_MUX>>#-;                         
                       
    device IFF ( symbol logsym ) IFF
        @[30*8+2, pin_offset-12];
        
    device IDDR_LRS_MUX ( symbol logsym ) IDDR_LRS_MUX
        @[28*8, 6*8]; 
        
    "0" @ [(<instance IDDR_LRS_MUX>#|)-3, <pin ZERO of <instance IDDR_LRS_MUX>>#-];         

    device IDDR_ICLK_MUX ( symbol logsym ) IDDR_ICLK_MUX
        @[28*8+2, 10*8+3]; 
     
    device IDDR_DESCLK_MUX ( symbol logsym ) IDDR_DESCLK_MUX
        @[26*8+3, 12*8];  
 
    pin_offset = <pin Y of <instance IDDR_DESCLK_MUX>>#-;  

    device IDDR ( symbol logsym ) IDDR
        @[30*8, pin_offset-39];

    device IN_DELSEL_MUX ( symbol logsym ) IN_DELSEL_MUX
        @[25*8+2, 26*8];

    device DIN_MUX ( symbol logsym ) DIN_MUX
        @[30*8+2, 26*8+4];

    device IN_OUT_DELSEL_MUX ( symbol logsym ) IN_OUT_DELSEL_MUX
        @[26*8+4, 30*8];

    pin_offset = <pin Y of <instance IN_OUT_DELSEL_MUX>>#-;  

    device DELAY ( symbol logsym ) DELAY
        @[28*8+4, pin_offset-4];
        
    device OUT_DELSEL_MUX ( symbol logsym ) OUT_DELSEL_MUX
        @[35*8+2, 28*8+6];  
        
    device DO_MUX ( symbol logsym ) DO_MUX
        @[36*8+1, 30*8+2];                        
        
    device IDDR_IFF_MUX ( symbol logsym ) IDDR_IFF_MUX
        @[36*8, 6*8];   
        
                
    //
    // All device has been drawn. Now map the graphical object to the corresponding object
    // in the logic structure netlist
    //
    map (
            <instance LRS_MUX>              => <instance LRS_MUX            of device IOL (structure netlist)> ,
            <instance CE_MUX>               => <instance CE_MUX             of device IOL (structure netlist)> ,
            <instance SYSCLK_MUX_I>         => <instance SYSCLK_MUX_I       of device IOL (structure netlist)> ,
            <instance SYSCLK_MUX_O>         => <instance SYSCLK_MUX_O       of device IOL (structure netlist)> ,
            <instance ODDR_LRS_MUX>         => <instance ODDR_LRS_MUX       of device IOL (structure netlist)> ,
            <instance ODDR_OCLK_MUX>        => <instance ODDR_OCLK_MUX      of device IOL (structure netlist)> ,
            <instance ODDR_SERCLK_MUX>      => <instance ODDR_SERCLK_MUX    of device IOL (structure netlist)> ,
            <instance OFF_LRS_MUX>          => <instance OFF_LRS_MUX        of device IOL (structure netlist)> ,
            <instance OFF_CE_MUX>           => <instance OFF_CE_MUX         of device IOL (structure netlist)> ,
            <instance OFF>                  => <instance OFF                of device IOL (structure netlist)> ,
            <instance ODDR>                 => <instance ODDR               of device IOL (structure netlist)> ,
            <instance TSFF_LRS_MUX>         => <instance TSFF_LRS_MUX       of device IOL (structure netlist)> ,
            <instance TSFF_CE_MUX>          => <instance TSFF_CE_MUX        of device IOL (structure netlist)> ,
            <instance TSFF>                 => <instance TSFF               of device IOL (structure netlist)> ,
            <instance OUTPUT_MUX>           => <instance OUTPUT_MUX         of device IOL (structure netlist)> ,            
            <instance TS_MUX>               => <instance TS_MUX             of device IOL (structure netlist)> ,
            <instance TO_MUX>               => <instance TO_MUX             of device IOL (structure netlist)> ,
            <instance IFF_LRS_MUX>          => <instance IFF_LRS_MUX        of device IOL (structure netlist)> ,
            <instance IFF_CE_MUX>           => <instance IFF_CE_MUX         of device IOL (structure netlist)> ,
            <instance IFF>                  => <instance IFF                of device IOL (structure netlist)> ,
            <instance IDDR_LRS_MUX>         => <instance IDDR_LRS_MUX       of device IOL (structure netlist)> ,
            <instance IDDR_ICLK_MUX>        => <instance IDDR_ICLK_MUX      of device IOL (structure netlist)> ,            
            <instance IDDR_IFF_MUX>         => <instance IDDR_IFF_MUX       of device IOL (structure netlist)> , 
            <instance IDDR_DESCLK_MUX>      => <instance IDDR_DESCLK_MUX    of device IOL (structure netlist)> ,           
            <instance IDDR>                 => <instance IDDR               of device IOL (structure netlist)> ,             
            <instance IN_DELSEL_MUX>        => <instance IN_DELSEL_MUX      of device IOL (structure netlist)> ,
            <instance IN_OUT_DELSEL_MUX>    => <instance IN_OUT_DELSEL_MUX  of device IOL (structure netlist)> ,
            <instance DELAY>                => <instance DELAY              of device IOL (structure netlist)> ,
            <instance OUT_DELSEL_MUX>       => <instance OUT_DELSEL_MUX     of device IOL (structure netlist)> ,
            <instance DIN_MUX>              => <instance DIN_MUX            of device IOL (structure netlist)> ,
            <instance DO_MUX>               => <instance DO_MUX             of device IOL (structure netlist)>          
        );


    //
    // Layout all ports. 
    // 
    // Since ports drive or are driven by pins of symbol instance, derive the port
    // location from those pins
    //
    pin_offset = <pin I1 of <instance LRS_MUX>>#-;
    port LRS    @[3*8,pin_offset];

    pin_offset = <pin I1 of <instance CE_MUX>>#-;
    port CE     @[3*8,pin_offset];

    pin_offset = <pin I1 of <instance SYSCLK_MUX_O>>#-;
    port SYSCLK          @[3*8,pin_offset];
                         
    port DQSI_DEL        @[3*8, <pin I1 of <instance IDDR_ICLK_MUX>>#-];

    port IOCLK           @[3*8, <pin I2 of <instance IDDR_DESCLK_MUX>>#-];                       
    port WCLK_DEL        @[3*8, <pin I1 of <instance ODDR_OCLK_MUX>>#-];
    port WCLK            @[3*8, <pin I2 of <instance ODDR_OCLK_MUX>>#-];  
                         
    port PROBE_CLK       @[3*8, <pin I0 of <instance ODDR_SERCLK_MUX>>#-];  
    port SAMPLE_CLK      @[3*8, <pin I1 of <instance ODDR_SERCLK_MUX>>#-];  
                         
    port TS_CTRL[0]      @[3*8, <pin TS[0] of <instance ODDR>>#-];                         
    port TS_CTRL[1]      @[3*8, <pin TS[1] of <instance ODDR>>#-];
    port TS_CTRL[2]      @[3*8, <pin TS[2] of <instance ODDR>>#-];
    port TS_CTRL[3]      @[3*8, <pin TS[3] of <instance ODDR>>#-];

    port TX_DATA[0]      @[3*8, <pin DATA[0] of <instance ODDR>>#-];                         
    port TX_DATA[1]      @[3*8, <pin DATA[1] of <instance ODDR>>#-];
    port TX_DATA[2]      @[3*8, <pin DATA[2] of <instance ODDR>>#-];
    port TX_DATA[3]      @[3*8, <pin DATA[3] of <instance ODDR>>#-];
    port TX_DATA[4]      @[3*8, <pin DATA[4] of <instance ODDR>>#-];
    port TX_DATA[5]      @[3*8, <pin DATA[5] of <instance ODDR>>#-];
                                                     
                          
    port RX_DATA_DD      @[37*8+4, 5*8+5]; 

    port IFIFO_WADDR[0]  @[37*8+4, <pin IFIFO_WADDR[0] of <instance IDDR>>#-];// pragma PAP_UI_ORIENTATION="EAST"
    port IFIFO_WADDR[1]  @[37*8+4, <pin IFIFO_WADDR[1] of <instance IDDR>>#-];// pragma PAP_UI_ORIENTATION="EAST"
    port IFIFO_WADDR[2]  @[37*8+4, <pin IFIFO_WADDR[2] of <instance IDDR>>#-];// pragma PAP_UI_ORIENTATION="EAST"  
   
    port IFIFO_RADDR[0]  @[37*8+4, <pin IFIFO_RADDR[0] of <instance IDDR>>#-];// pragma PAP_UI_ORIENTATION="EAST"
    port IFIFO_RADDR[1]  @[37*8+4, <pin IFIFO_RADDR[1] of <instance IDDR>>#-];// pragma PAP_UI_ORIENTATION="EAST"
    port IFIFO_RADDR[2]  @[37*8+4, <pin IFIFO_RADDR[2] of <instance IDDR>>#-];// pragma PAP_UI_ORIENTATION="EAST"   
   
    port RX_DATA[0]      @[37*8+4, <pin Y of <instance IDDR_IFF_MUX>>#-];
    port RX_DATA[1]      @[37*8+4, <pin DATAOUT[1] of <instance IDDR>>#-];
    port RX_DATA[2]      @[37*8+4, <pin DATAOUT[2] of <instance IDDR>>#-];     
    port RX_DATA[3]      @[37*8+4, <pin DATAOUT[3] of <instance IDDR>>#-];
    port RX_DATA[4]      @[37*8+4, <pin DATAOUT[4] of <instance IDDR>>#-];
    port RX_DATA[5]      @[37*8+4, <pin DATAOUT[5] of <instance IDDR>>#-]; 
                                   
    port DPI_CTRL[0]     @[37*8+4, <pin DPI_CTRL[0] of <instance IDDR>>#-];// pragma PAP_UI_ORIENTATION="EAST"
    port DPI_CTRL[1]     @[37*8+4, <pin DPI_CTRL[1] of <instance IDDR>>#-];// pragma PAP_UI_ORIENTATION="EAST"
                         
    port DPI_STS_CLR     @[37*8+4, <pin DPI_STS_CLR of <instance IDDR>>#-];// pragma PAP_UI_ORIENTATION="EAST"

    port DPI_STS[0]      @[37*8+4, <pin DPI_STS[0] of <instance IDDR>>#-];
    port DPI_STS[1]      @[37*8+4, <pin DPI_STS[1] of <instance IDDR>>#-];
                         
    port DIN             @[37*8+4, <pin I1 of <instance DIN_MUX>>#-];  // pragma PAP_UI_ORIENTATION="EAST" 
    port DIN_CDR         @[37*8+4, <pin I0 of <instance DIN_MUX>>#-];  // pragma PAP_UI_ORIENTATION="EAST"                          
   
    port DO_OUT          @[37*8+4, <pin Y of <instance OUT_DELSEL_MUX>>#-];      
    port DO              @[37*8+4, <pin Y of <instance DO_MUX>>#-];    
    port DO_IN           @[37*8+4, 31*8+7];// pragma PAP_UI_ORIENTATION="EAST" 
          
    port IODLY_OV        @[37*8+4, <pin IODLY_OV of <instance DELAY>>#-];     
                    
    port TO_OUT          @[23*8+4, 35*8]; // pragma PAP_UI_ORIENTATION="NORTH"     
    port TO_IN           @[24*8+3, 35*8]; // pragma PAP_UI_ORIENTATION="NORTH"     
    port TO              @[<pin Y of <instance TO_MUX>>#|, 35*8]; // pragma PAP_UI_ORIENTATION="NORTH"        
    
    port IODLY_CTRL[2]   @[<pin IODLY_CTRL[2] of <instance DELAY>>#|, 35*8]; // pragma PAP_UI_ORIENTATION="NORTH"           
    port IODLY_CTRL[1]   @[<pin IODLY_CTRL[1] of <instance DELAY>>#|, 35*8]; // pragma PAP_UI_ORIENTATION="NORTH"     
    port IODLY_CTRL[0]   @[<pin IODLY_CTRL[0] of <instance DELAY>>#|, 35*8]; // pragma PAP_UI_ORIENTATION="NORTH"    
   
    port ODDR_COUT[0]     @[<pin COUT[0] of <instance ODDR>>#|, 8]; // pragma PAP_UI_ORIENTATION="SOUTH"    
    port ODDR_CIN[0]      @[<pin CIN[0]  of <instance ODDR>>#|, 8]; // pragma PAP_UI_ORIENTATION="SOUTH"
                         
    port IDDR_COUT[0]     @[<pin COUT[0] of <instance IDDR>>#|, 8]; // pragma PAP_UI_ORIENTATION="SOUTH"    
    port IDDR_CIN[0]      @[<pin CIN[0]  of <instance IDDR>>#|, 8]; // pragma PAP_UI_ORIENTATION="SOUTH"



    // DEBUG
    // breakpoint();    

    //
    // Layout all lines (wires in the logic netlist)
    //
    // The name of line is preceeded with "ln"
    //
    
    
    
 line lnLRS
        <port LRS> ->
        [(<instance LRS_MUX>#|)-4, ] ->  
        <pin I1 of <instance LRS_MUX>>,   
            
        [(<instance LRS_MUX>#|)-4, <port LRS>#-] ->
        [ , <pin I0 of <instance LRS_MUX>>#-] ->
        <pin I0 of <instance LRS_MUX>>;          
    
 line lnCE
        <port CE> ->
        [(<instance CE_MUX>#|)-4, ] ->  
        <pin I1 of <instance CE_MUX>>,   
            
        [(<instance CE_MUX>#|)-4, <port CE>#-] ->
        [ , <pin I0 of <instance CE_MUX>>#-] ->
        <pin I0 of <instance CE_MUX>>;          
        
 line lnSYSCLK
        <port SYSCLK> ->
        [(<instance SYSCLK_MUX_O>#|)-4, ] ->  
        <pin I1 of <instance SYSCLK_MUX_O>>,   
            
        [(<instance SYSCLK_MUX_O>#|)-4, <port SYSCLK>#-] ->
        [ , <pin I0 of <instance SYSCLK_MUX_O>>#-] ->
        <pin I0 of <instance SYSCLK_MUX_O>>,
        
        [(<instance SYSCLK_MUX_O>#|)-4, <pin I0 of <instance SYSCLK_MUX_O>>#-] ->     
        [ , <pin I1 of <instance SYSCLK_MUX_I>>#-] ->
        <pin I1 of <instance SYSCLK_MUX_I>>,    
  
        [(<instance SYSCLK_MUX_O>#|)-4, <pin I1 of <instance SYSCLK_MUX_I>>#-] ->     
        [ , <pin I0 of <instance SYSCLK_MUX_I>>#-] ->
        <pin I0 of <instance SYSCLK_MUX_I>>;  
     
    
 line lnDQSI_DEL
        <port DQSI_DEL> -> <pin I1 of <instance IDDR_ICLK_MUX>>;

 line lnWCLK_DEL
        <port WCLK_DEL> -> <pin I1 of <instance ODDR_OCLK_MUX>>;
        
 line lnWCLK
        <port WCLK> -> <pin I2 of <instance ODDR_OCLK_MUX>>;
 
 line lnPROBE_CLK
        <port PROBE_CLK> ->
        [6*8+2, ]->
        <pin I0 of <instance ODDR_SERCLK_MUX>>,
        
        [6*8+2,<port PROBE_CLK>#-]->
        [ , <pin I0 of <instance IDDR_DESCLK_MUX>>#-] ->
         <pin I0 of <instance IDDR_DESCLK_MUX>>; 

 line lnSAMPLE_CLK
        <port SAMPLE_CLK> -> 
        [5*8+5, ]->        
        <pin I1 of <instance ODDR_SERCLK_MUX>>,

        [5*8+5,<port SAMPLE_CLK>#-]->
        [ , <pin I1 of <instance IDDR_DESCLK_MUX>>#-] ->
         <pin I1 of <instance IDDR_DESCLK_MUX>>;  
        

 line lnTS_CTRL0
        <port TS_CTRL[0]> -> 
        [5*8+5, ]->                
        <pin TS[0] of <instance ODDR>>,
        
        [5*8+5,<port TS_CTRL[0]>#-]->       
        [,28*8+2]->
        [19*8, ] ->        
        [ , <pin I1 of <instance TS_MUX>>#-] ->
        <pin I1 of <instance TS_MUX>>,         
        
        [5*8+5,28*8+2]->
        [, <pin D of <instance TSFF>>#-]->
        <pin D of <instance TSFF>>;      
 
 line lnTS_CTRL1
        <port TS_CTRL[1]> -> <pin TS[1] of <instance ODDR>>;

 line lnTS_CTRL2
        <port TS_CTRL[2]> -> <pin TS[2] of <instance ODDR>>;

 line lnTS_CTRL3
        <port TS_CTRL[3]> -> <pin TS[3]  of <instance ODDR>>;


 line lnTX_DATA0
        <port TX_DATA[0]> -> <pin DATA[0] of <instance ODDR>>;

 line lnTX_DATA1
        <port TX_DATA[1]> -> <pin DATA[1] of <instance ODDR>>;

 line lnTX_DATA2
        <port TX_DATA[2]> -> <pin DATA[2] of <instance ODDR>>;

 line lnTX_DATA3
        <port TX_DATA[3]> -> <pin DATA[3] of <instance ODDR>>;

 line lnTX_DATA4
        <port TX_DATA[4]> -> <pin DATA[4] of <instance ODDR>>;

 line lnTX_DATA5
        <port TX_DATA[5]> -> 
        [5*8, ] ->
        <pin DATA[5] of <instance ODDR>>,
        
        [5*8,<port TX_DATA[5]>#-] ->
        [ ,<pin I2 of <instance OUTPUT_MUX>>#-]->
        <pin I2 of <instance OUTPUT_MUX>>,
        
        [5*8,<port TX_DATA[5]>#-] ->
        [ ,<pin D of <instance OFF>>#-] ->
        <pin D of <instance OFF>>;                                     
       
 line lnLRS_MUX
        <pin Y of <instance LRS_MUX>> ->
        [9*8+5, ]->
        [21*8+5, ]->
        <pin LRS of <instance IFF_LRS_MUX>>,
        
        [9*8+5,<pin Y of <instance LRS_MUX>>#-]->
        [ ,<pin LRS of <instance OFF_LRS_MUX>>#-]->
        <pin LRS of <instance OFF_LRS_MUX>>,
        
        [9*8+5,<pin LRS of <instance OFF_LRS_MUX>>#-]->
        [ ,<pin LRS of <instance ODDR_LRS_MUX>>#-]->
        <pin LRS of <instance ODDR_LRS_MUX>>,        
    
        [9*8+5,<pin LRS of <instance ODDR_LRS_MUX>>#-]->
        [ ,<pin LRS of <instance TSFF_LRS_MUX>>#-]->
        <pin LRS of <instance TSFF_LRS_MUX>>, 

        [21*8+5,<pin Y of <instance LRS_MUX>>#-]->
        [ ,<pin LRS of <instance IDDR_LRS_MUX>>#-]->
        <pin LRS of <instance IDDR_LRS_MUX>>;

 line lnCE_MUX
        <pin Y of <instance CE_MUX>> ->
        [7*8+6, ]->     
        <pin CE of <instance IFF_CE_MUX>>,

        [7*8+6,<pin Y of <instance CE_MUX>>#-]->
        [ ,<pin CE of <instance OFF_CE_MUX>>#-]->
        <pin CE of <instance OFF_CE_MUX>>,

        [7*8+6,<pin CE of <instance OFF_CE_MUX>>#-]->
        [ ,<pin CE of <instance TSFF_CE_MUX>>#-]->
        <pin CE of <instance TSFF_CE_MUX>>;

 line lnSYSCLK_MUX_I
        <pin Y of <instance SYSCLK_MUX_I>> ->
        [24*8, ]->
        [ ,<pin CLK of <instance IFF>>#-]->        
        <pin CLK of <instance IFF>>,

        [24*8,<pin Y of <instance SYSCLK_MUX_I>>#-]->
        [ ,<pin I0 of <instance IDDR_ICLK_MUX>>#-]->
        [26*8+5, ]->
        <pin I0 of <instance IDDR_ICLK_MUX>>,
        
        [26*8+5,<pin I0 of <instance IDDR_ICLK_MUX>>#-]->
        [ ,<pin SYSCLK of <instance IDDR>>#-]->
        <pin SYSCLK of <instance IDDR>>;

 line lnSYSCLK_MUX_O
        <pin Y of <instance SYSCLK_MUX_O>> ->
        [7*8, ]->
        [11*8+3, ]->
        [ ,<pin CLK of <instance OFF>>#-]->        
        <pin CLK of <instance OFF>>,

        [7*8,<pin Y of <instance SYSCLK_MUX_O>>#-]->
        [ ,<pin I0 of <instance ODDR_OCLK_MUX>>#-]->
        [11*8+5, ]->
        <pin I0 of <instance ODDR_OCLK_MUX>>,
        
        [11*8+5,<pin I0 of <instance ODDR_OCLK_MUX>>#-]->
        [ ,<pin SYSCLK of <instance ODDR>>#-]->
        <pin SYSCLK of <instance ODDR>>,
        
        [7*8,<pin I0 of <instance ODDR_OCLK_MUX>>#-]->        
        [ ,<pin CLK of <instance TSFF>>#-]->
        <pin CLK of <instance TSFF>>;


 line lnIOCLK
        <port IOCLK> ->
        [8*8+5, ]->      
        <pin I2 of <instance IDDR_DESCLK_MUX>>,

        [8*8+5,<port IOCLK>#-]->
        [ ,<pin I2 of <instance ODDR_SERCLK_MUX>>#-]->
        <pin I2 of <instance ODDR_SERCLK_MUX>>;


 line lnODDR_LRS_MUX
        <pin Y of <instance ODDR_LRS_MUX>> ->
        [<pin LRS of <instance ODDR>>#|,]->
        <pin LRS of <instance ODDR>>;

 line lnODDR_OCLK_MUX
        <pin Y of <instance ODDR_OCLK_MUX>> ->
        <pin OCLK of <instance ODDR>>;

 line lnODDR_SERCLK_MUX
        <pin Y of <instance ODDR_SERCLK_MUX>> -> 
        [(<pin Y of <instance ODDR_SERCLK_MUX>>#|)+4, ]->
        <pin SERCLK of <instance ODDR>>,

        [(<pin Y of <instance ODDR_SERCLK_MUX>>#|)+4,<pin Y of <instance ODDR_SERCLK_MUX>>#-]->
        [ ,<pin I3 of <instance ODDR_OCLK_MUX>>#-]->
        <pin I3 of <instance ODDR_OCLK_MUX>>;        

 line lnOFF_LRS_MUX
        <pin Y of <instance OFF_LRS_MUX>> ->
        [<pin LRS of <instance OFF>>#|,]->
        <pin LRS of <instance OFF>>;

 line lnOFF_CE_MUX
        <pin Y of <instance OFF_CE_MUX>> ->
        <pin CE of <instance OFF>>;

 line lnOFF
        <pin Q of <instance OFF>> ->
        [21*8+3, ]->      
        [ ,<pin I0 of <instance OUTPUT_MUX>>#-]->      
        <pin I0 of <instance OUTPUT_MUX>>;

 line lnODDR_TS
        <pin TO of <instance ODDR>> ->
        [20*8+3, ]->      
        [ ,<pin I0 of <instance TS_MUX>>#-]->      
        <pin I0 of <instance TS_MUX>>;

 line lnODDR_TX
        <pin DO of <instance ODDR>> ->
        [20*8+7, ]->      
        [ ,<pin I1 of <instance OUTPUT_MUX>>#-]->      
        <pin I1 of <instance OUTPUT_MUX>>;

 line lnODDR_COUT0
        <pin COUT[0] of <instance ODDR>> -> <port ODDR_COUT[0]>;

 line lnODDR_CIN0
        <port ODDR_CIN[0]> -> <pin CIN[0] of <instance ODDR>> ;
        

 line lnTSFF_LRS_MUX
        <pin Y of <instance TSFF_LRS_MUX>> ->
        [<pin LRS of <instance TSFF>>#|,]->
        <pin LRS of <instance TSFF>>;

 line lnTSFF_CE_MUX
        <pin Y of <instance TSFF_CE_MUX>> ->
        <pin CE of <instance TSFF>>;

 line lnTSFF
        <pin Q of <instance TSFF>> ->
        [19*8, ]->      
        [ ,<pin I2 of <instance TS_MUX>>#-]->      
        <pin I2 of <instance TS_MUX>>;
        
 line lnOUTPUT_MUX
        <pin Y of <instance OUTPUT_MUX>> ->
        [24*8+5, ]->      
        [ ,<pin I0 of <instance OUT_DELSEL_MUX>>#-]->      
        [25*8+7, ]->
        <pin I0 of <instance OUT_DELSEL_MUX>>,  
        
        [25*8+7,<pin I0 of <instance OUT_DELSEL_MUX>>#-]->
        [ ,<pin I0 of <instance IN_OUT_DELSEL_MUX>>#-]->         
        <pin I0 of <instance IN_OUT_DELSEL_MUX>>;

 line lnTS_MUX
        <pin Y of <instance TS_MUX>> ->
        [23*8+4, ]->
        [,31*8+6]->
        <port TO_OUT>,
        
        [23*8+4,31*8+6]->
        [<pin I0 of <instance TO_MUX>>#|, ]->  
        <pin I0 of <instance TO_MUX>>;          
        
 line lnTO_MUX
        <pin Y of <instance TO_MUX>> ->
        <port TO>;    
              
 line lnTO_IN
        <port TO_IN>->
        [,32*8]->
        [<pin I1 of <instance TO_MUX>>#|, ]->  
        <pin I1 of <instance TO_MUX>>;               
        
 line lnIFF_LRS_MUX
        <pin Y of <instance IFF_LRS_MUX>> ->
        [<pin LRS of <instance IFF>>#|,]->
        <pin LRS of <instance IFF>>;

 line lnIFF_CE_MUX
        <pin Y of <instance IFF_CE_MUX>> ->
        <pin CE of <instance IFF>>;

 line lnIFF
        <pin Q of <instance IFF>> ->
        [35*8+4, ]->
        [,<pin IFF of <instance IDDR_IFF_MUX>>#-]->
        <pin IFF of <instance IDDR_IFF_MUX>>;           

 line lnIDDR_LRS_MUX
        <pin Y of <instance IDDR_LRS_MUX>> ->
        [<pin LRS of <instance IDDR>>#|,]->
        <pin LRS of <instance IDDR>>;


 line lnIDDR_DESCLK_MUX
        <pin Y of <instance IDDR_DESCLK_MUX>> ->
        [27*8+4, ]->
        <pin DESCLK of <instance IDDR>>,
        
        [27*8+4,<pin Y of <instance IDDR_DESCLK_MUX>>#-]->
        [ ,<pin I2 of <instance IDDR_ICLK_MUX>>#-]->
        <pin I2 of <instance IDDR_ICLK_MUX>>; 

 line lnIDDR_COUT0
        <pin COUT[0] of <instance IDDR>> -> <port IDDR_COUT[0]>;

 line lnIDDR_CIN0
        <port IDDR_CIN[0]> -> <pin CIN[0] of <instance IDDR>> ;

 line lnIFIFO_WADDR0
        <pin IFIFO_WADDR[0] of <instance IDDR>> ->
        <port IFIFO_WADDR[0]>;

 line lnIFIFO_WADDR1
        <pin IFIFO_WADDR[1] of <instance IDDR>> ->
        <port IFIFO_WADDR[1]>;

 line lnIFIFO_WADDR2
        <pin IFIFO_WADDR[2] of <instance IDDR>> ->
        <port IFIFO_WADDR[2]>;

 line lnIFIFO_RADDR0
        <pin IFIFO_RADDR[0] of <instance IDDR>> ->
        <port IFIFO_RADDR[0]>;

 line lnIFIFO_RADDR1
        <pin IFIFO_RADDR[1] of <instance IDDR>> ->
        <port IFIFO_RADDR[1]>;

 line lnIFIFO_RADDR2
        <pin IFIFO_RADDR[2] of <instance IDDR>> ->
        <port IFIFO_RADDR[2]>;

 line lnDATAOUT0
        <pin DATAOUT[0] of <instance IDDR>> ->
        [35*8+4, ]->
        [,<pin IDDR of <instance IDDR_IFF_MUX>>#-]->
        <pin IDDR of <instance IDDR_IFF_MUX>>;        

 line lnDATAOUT1
        <pin DATAOUT[1] of <instance IDDR>> ->
        <port RX_DATA[1]>;

 line lnDATAOUT2
        <pin DATAOUT[2] of <instance IDDR>> ->
        <port RX_DATA[2]>;

 line lnDATAOUT3
        <pin DATAOUT[3] of <instance IDDR>> ->
        <port RX_DATA[3]>;

 line lnDATAOUT4
        <pin DATAOUT[4] of <instance IDDR>> ->
        <port RX_DATA[4]>;

 line lnDATAOUT5
        <pin DATAOUT[5] of <instance IDDR>> ->
        <port RX_DATA[5]>;


 line lnDPI_CTRL0
        <pin DPI_CTRL[0] of <instance IDDR>> ->
        <port DPI_CTRL[0]>;

 line lnDPI_CTRL1
        <pin DPI_CTRL[1] of <instance IDDR>> ->
        <port DPI_CTRL[1]>;

 line lnDPI_STS_CLR
        <pin DPI_STS_CLR of <instance IDDR>> ->
        <port DPI_STS_CLR>;

 line lnDPI_STS0
        <pin DPI_STS[0] of <instance IDDR>> ->
        <port DPI_STS[0]>;

 line lnDPI_STS1
        <pin DPI_STS[1] of <instance IDDR>> ->
        <port DPI_STS[1]>;

 line lnDIN
          <port DIN>-> <pin I1 of <instance DIN_MUX>>;
          
 line lnDIN_CDR                                           
          <port DIN_CDR>-> <pin I0 of <instance DIN_MUX>>;
          
 line lnDIN_MUX
        <pin Y of <instance DIN_MUX>> ->
        [<pin I0 of <instance IN_DELSEL_MUX>>#|, ]->
        <pin I0 of <instance IN_DELSEL_MUX>>,
        
        [<pin I0 of <instance IN_DELSEL_MUX>>#|,<pin Y of <instance DIN_MUX>>#-]->
        [ ,<pin I1 of <instance IN_OUT_DELSEL_MUX>>#-]->
        <pin I1 of <instance IN_OUT_DELSEL_MUX>>;        

 line lnIN_DELSEL_MUX
        <pin Y of <instance IN_DELSEL_MUX>> ->
        [ ,<pin DATA_IN of <instance IDDR>>#-] ->
        <pin DATA_IN of <instance IDDR>>,        [<pin Y of <instance IN_DELSEL_MUX>>#|,<pin DATA_IN of <instance IDDR>>#-]->        [ ,<pin D of <instance IFF>>#-]->
        [28*8, ]->
        <pin D of <instance IFF>>,
        
        [28*8,<pin D of <instance IFF>>#-]-> 
        [ ,<port RX_DATA_DD>#-]->
        <port RX_DATA_DD>;       

 line lnIN_OUT_DELSEL_MUX
        <pin Y of <instance IN_OUT_DELSEL_MUX>> ->
        <pin DIN of <instance DELAY>>;

 line lnDELAY_DOUT
        <pin DOUT of <instance DELAY>> ->
        [34*8+5, ]->
        [ ,<pin I1 of <instance OUT_DELSEL_MUX>>#-]->
        <pin I1 of <instance OUT_DELSEL_MUX>>,
        
        [34*8+5,<pin I1 of <instance OUT_DELSEL_MUX>>#-]->  
        [34*8+5,28*8]->
        [ <pin I1 of <instance IN_DELSEL_MUX>>#|,]->
        <pin I1 of <instance IN_DELSEL_MUX>>;                    

 line lnIODLY_OV
        <pin IODLY_OV of <instance DELAY>> -> <port IODLY_OV>;

 line lnIODLY_CTRL0
        <pin IODLY_CTRL[0] of <instance DELAY>> ->
        <port IODLY_CTRL[0]>;

 line lnIODLY_CTRL1
        <pin IODLY_CTRL[1] of <instance DELAY>> ->
        <port IODLY_CTRL[1]>;

 line lnIODLY_CTRL2
        <pin IODLY_CTRL[2] of <instance DELAY>> ->
        <port IODLY_CTRL[2]>;

 line lnOUT_DELSEL_MUX
        <pin Y of <instance OUT_DELSEL_MUX>> ->
        [36*8,]->
        <port DO_OUT>,
        
        [36*8,<pin Y of <instance OUT_DELSEL_MUX>>#-]->
        [,<pin I0 of <instance DO_MUX>>#-] ->
        <pin I0 of <instance DO_MUX>>;        
        
 line lnDO_MUX
        <pin Y of <instance DO_MUX>> ->
        <port DO>;        

 line lnDO_IN
        <port DO_IN>->
        [36*8,]->
        [,<pin I1 of <instance DO_MUX>>#-] ->
        <pin I1 of <instance DO_MUX>>;                 
        
 line lnIDDR_IFF_MUX
        <pin Y of <instance IDDR_IFF_MUX>> ->
        <port RX_DATA[0]>;
        
    //
    // Map lines to nets in the logic counterpart
    //
    map (
            <line lnLRS>                    => <wire ntLRS                    of device IOL (structure netlist)> ,
            <line lnCE>                     => <wire ntCE                     of device IOL (structure netlist)> ,
            <line lnSYSCLK>                 => <wire ntSYSCLK                 of device IOL (structure netlist)> ,
            <line lnDQSI_DEL>               => <wire ntDQSI_DEL               of device IOL (structure netlist)> ,
            <line lnIOCLK>                 => <wire ntIOCLK                 of device IOL (structure netlist)> ,
            <line lnWCLK_DEL>               => <wire ntWCLK_DEL               of device IOL (structure netlist)> ,
            <line lnWCLK>                   => <wire ntWCLK                   of device IOL (structure netlist)> ,
            <line lnPROBE_CLK>              => <wire ntPROBE_CLK              of device IOL (structure netlist)> ,
            <line lnSAMPLE_CLK>             => <wire ntSAMPLE_CLK             of device IOL (structure netlist)> ,       
            <line lnTS_CTRL0>               => <wire ntTS_CTRL[0]             of device IOL (structure netlist)> ,
            <line lnTS_CTRL1>               => <wire ntTS_CTRL[1]             of device IOL (structure netlist)> ,
            <line lnTS_CTRL2>               => <wire ntTS_CTRL[2]             of device IOL (structure netlist)> ,
            <line lnTS_CTRL3>               => <wire ntTS_CTRL[3]             of device IOL (structure netlist)> ,
            <line lnTX_DATA0>               => <wire ntTX_DATA[0]             of device IOL (structure netlist)> ,
            <line lnTX_DATA1>               => <wire ntTX_DATA[1]             of device IOL (structure netlist)> ,
            <line lnTX_DATA2>               => <wire ntTX_DATA[2]             of device IOL (structure netlist)> ,
            <line lnTX_DATA3>               => <wire ntTX_DATA[3]             of device IOL (structure netlist)> ,
            <line lnTX_DATA4>               => <wire ntTX_DATA[4]             of device IOL (structure netlist)> ,
            <line lnTX_DATA5>               => <wire ntTX_DATA[5]             of device IOL (structure netlist)> ,          
            <line lnLRS_MUX>                => <wire ntLRS_MUX                of device IOL (structure netlist)> ,
            <line lnCE_MUX>                 => <wire ntCE_MUX                 of device IOL (structure netlist)> ,
            <line lnSYSCLK_MUX_I>           => <wire ntSYSCLK_MUX_I           of device IOL (structure netlist)> ,
            <line lnSYSCLK_MUX_O>           => <wire ntSYSCLK_MUX_O           of device IOL (structure netlist)> ,
            <line lnODDR_LRS_MUX>           => <wire ntODDR_LRS_MUX           of device IOL (structure netlist)> ,
            <line lnODDR_OCLK_MUX>          => <wire ntODDR_OCLK_MUX          of device IOL (structure netlist)> ,
            <line lnODDR_SERCLK_MUX>        => <wire ntODDR_SERCLK_MUX        of device IOL (structure netlist)> ,
            <line lnOFF_LRS_MUX>            => <wire ntOFF_LRS_MUX            of device IOL (structure netlist)> ,
            <line lnOFF_CE_MUX>             => <wire ntOFF_CE_MUX             of device IOL (structure netlist)> ,
            <line lnOFF>                    => <wire ntOFF_Q                  of device IOL (structure netlist)> ,
            <line lnODDR_TS>                => <wire ntODDR_TS                of device IOL (structure netlist)> ,
            <line lnODDR_TX>                => <wire ntODDR_TX                of device IOL (structure netlist)> ,      
            <line lnODDR_COUT0>           => <wire ntODDR_COUT[0]           of device IOL (structure netlist)> ,
            <line lnODDR_CIN0>            => <wire ntODDR_CIN[0]            of device IOL (structure netlist)> ,                       
            <line lnTSFF_LRS_MUX>           => <wire ntTSFF_LRS_MUX           of device IOL (structure netlist)> ,
            <line lnTSFF_CE_MUX>            => <wire ntTSFF_CE_MUX            of device IOL (structure netlist)> ,
            <line lnTSFF>                   => <wire ntTSFF_Q                 of device IOL (structure netlist)> ,
            <line lnOUTPUT_MUX>             => <wire ntOUTPUT_MUX             of device IOL (structure netlist)> ,
            <line lnTS_MUX>                 => <wire ntTS_MUX                 of device IOL (structure netlist)> ,
            <line lnTO_MUX>                 => <wire ntTO_MUX                 of device IOL (structure netlist)> ,
            <line lnTO_IN>                  => <wire ntTO_IN                  of device IOL (structure netlist)> ,
            <line lnIFF_LRS_MUX>            => <wire ntIFF_LRS_MUX            of device IOL (structure netlist)> ,
            <line lnIFF_CE_MUX>             => <wire ntIFF_CE_MUX             of device IOL (structure netlist)> ,
            <line lnIFF>                    => <wire ntIFF                    of device IOL (structure netlist)> ,
            <line lnIDDR_LRS_MUX>           => <wire ntIDDR_LRS_MUX           of device IOL (structure netlist)> ,
            <line lnIDDR_DESCLK_MUX>        => <wire ntIDDR_DESCLK_MUX        of device IOL (structure netlist)> ,
            <line lnIDDR_COUT0>              => <wire ntIDDR_COUT[0]           of device IOL (structure netlist)> ,
            <line lnIDDR_CIN0>               => <wire ntIDDR_CIN[0]            of device IOL (structure netlist)> ,                                                          
            <line lnIFIFO_WADDR0>           => <wire ntIFIFO_WADDR[0]         of device IOL (structure netlist)> ,
            <line lnIFIFO_WADDR1>           => <wire ntIFIFO_WADDR[1]         of device IOL (structure netlist)> ,
            <line lnIFIFO_WADDR2>           => <wire ntIFIFO_WADDR[2]         of device IOL (structure netlist)> ,
            <line lnIFIFO_RADDR0>           => <wire ntIFIFO_RADDR[0]         of device IOL (structure netlist)> ,
            <line lnIFIFO_RADDR1>           => <wire ntIFIFO_RADDR[1]         of device IOL (structure netlist)> ,
            <line lnIFIFO_RADDR2>           => <wire ntIFIFO_RADDR[2]         of device IOL (structure netlist)> ,
            <line lnDATAOUT0>               => <wire ntRX_DATA0               of device IOL (structure netlist)> ,
            <line lnDATAOUT1>               => <wire ntRX_DATA[1]             of device IOL (structure netlist)> ,
            <line lnDATAOUT2>               => <wire ntRX_DATA[2]             of device IOL (structure netlist)> ,
            <line lnDATAOUT3>               => <wire ntRX_DATA[3]             of device IOL (structure netlist)> ,
            <line lnDATAOUT4>               => <wire ntRX_DATA[4]             of device IOL (structure netlist)> ,
            <line lnDATAOUT5>               => <wire ntRX_DATA[5]             of device IOL (structure netlist)> ,
            <line lnDPI_CTRL0>              => <wire ntDPI_CTRL[0]            of device IOL (structure netlist)> ,
            <line lnDPI_CTRL1>              => <wire ntDPI_CTRL[1]            of device IOL (structure netlist)> ,
            <line lnDPI_STS_CLR>            => <wire ntDPI_STS_CLR            of device IOL (structure netlist)> ,
            <line lnDPI_STS0>               => <wire ntDPI_STS[0]             of device IOL (structure netlist)> ,
            <line lnDPI_STS1>               => <wire ntDPI_STS[1]             of device IOL (structure netlist)> ,
            <line lnDIN>                    => <wire ntDIN                    of device IOL (structure netlist)> ,
            <line lnDIN_CDR>                => <wire ntDIN_CDR                of device IOL (structure netlist)> ,
            <line lnDIN_MUX>                => <wire ntDIN_MUX                of device IOL (structure netlist)> ,
            <line lnIN_DELSEL_MUX>          => <wire ntIN_DELSEL_MUX          of device IOL (structure netlist)> ,
            <line lnIN_OUT_DELSEL_MUX>      => <wire ntIN_OUT_DELSEL_MUX      of device IOL (structure netlist)> ,
            <line lnDELAY_DOUT>             => <wire ntDELAY_DOUT             of device IOL (structure netlist)> ,
            <line lnIODLY_OV>               => <wire ntIODLY_OV               of device IOL (structure netlist)> ,
            <line lnIODLY_CTRL0>            => <wire ntIODLY_CTRL[0]          of device IOL (structure netlist)> ,
            <line lnIODLY_CTRL1>            => <wire ntIODLY_CTRL[1]          of device IOL (structure netlist)> ,
            <line lnIODLY_CTRL2>            => <wire ntIODLY_CTRL[2]          of device IOL (structure netlist)> ,
            <line lnOUT_DELSEL_MUX>         => <wire ntOUT_DELSEL_MUX         of device IOL (structure netlist)> ,
            <line lnDO_MUX        >         => <wire ntDO_MUX                 of device IOL (structure netlist)> ,          
            <line lnIDDR_IFF_MUX>           => <wire ntRX_DATA[0]             of device IOL (structure netlist)>
        );





    //
    // Free-hanging lines
    //
    
    line lnOFF_LRS_MUX_1
        [(<instance OFF_LRS_MUX>#|)-2, <pin ZERO of <instance OFF_LRS_MUX>>#-] -> 
        <pin ZERO of <instance OFF_LRS_MUX>>; 

    line lnOFF_CE_MUX_1
        [(<instance OFF_CE_MUX>#|)-2, <pin ONE of <instance OFF_CE_MUX>>#-] -> 
        <pin ONE of <instance OFF_CE_MUX>>;

    line lnODDR_LRS_MUX_1
        [(<instance ODDR_LRS_MUX>#|)-2, <pin ZERO of <instance ODDR_LRS_MUX>>#-] -> 
        <pin ZERO  of <instance ODDR_LRS_MUX>>;         
        
    line lnTSFF_LRS_MUX_1
        [(<instance TSFF_LRS_MUX>#|)-2, <pin ZERO of <instance TSFF_LRS_MUX>>#-] -> 
        <pin ZERO  of <instance TSFF_LRS_MUX>>; 
        
    line lnTSFF_CE_MUX_1
        [(<instance TSFF_CE_MUX>#|)-2, <pin ONE of <instance TSFF_CE_MUX>>#-] -> 
        <pin ONE  of <instance TSFF_CE_MUX>>;         
                
    line lnIFF_LRS_MUX_1
        [(<instance IFF_LRS_MUX>#|)-2, <pin ZERO of <instance IFF_LRS_MUX>>#-] -> 
        <pin ZERO  of <instance IFF_LRS_MUX>>; 

    line lnIFF_CE_MUX_1
        [(<instance IFF_CE_MUX>#|)-2, <pin ONE of <instance IFF_CE_MUX>>#-] -> 
        <pin ONE  of <instance IFF_CE_MUX>>;           
        
    line lnIDDR_LRS_MUX_1
        [(<instance IDDR_LRS_MUX>#|)-2, <pin ZERO of <instance IDDR_LRS_MUX>>#-] -> 
        <pin ZERO  of <instance IDDR_LRS_MUX>>;         
        
}; // end of schematic schm of IOL        
        
/*******************************************************************************

  Device    [IOL]

  Author    [tangqiang]

  Abstract  [The floorplan schematic for IOL]

  Revision History:

********************************************************************************/
floorplan
schematic floorplan_view of IOL // pragma PAP_ARC_SHOW_BOUNDING_BOX
{
    generate ( 20*8 # 20*8 );

    device IFF (symbol fpsym) IFF
        @[2*8, 4*8];
    device IDDR (symbol fpsym) IDDR
        @[2*8, 12*8];
    device OFF (symbol fpsym) OFF
        @[8*8, 4*8];
    device ODDR (symbol fpsym) ODDR
        @[8*8, 12*8];
    device TSFF (symbol fpsym) TSFF
        @[14*8, 4*8];
    device DELAY (symbol fpsym) DELAY
        @[14*8, 12*8];


    map (
         <instance IFF >    => <instance IFF    of device IOL (structure fp_struct)> ,
         <instance IDDR>    => <instance IDDR   of device IOL (structure fp_struct)> ,
         <instance OFF>     => <instance OFF    of device IOL (structure fp_struct)> ,
         <instance ODDR>    => <instance ODDR   of device IOL (structure fp_struct)> ,
         <instance TSFF>    => <instance TSFF   of device IOL (structure fp_struct)> ,
         <instance DELAY>   => <instance DELAY  of device IOL (structure fp_struct)>
        );

}; 

                   