<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: ddr3_sva_basic_feature</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_ddr3_sva_basic_feature'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_ddr3_sva_basic_feature')">ddr3_sva_basic_feature</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.63</td>
<td class="s9 cl rt"><a href="mod453.html#Line" > 95.56</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod453.html#Toggle" > 36.30</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod453.html#Branch" > 66.67</a></td>
<td class="s0 cl rt"><a href="mod453.html#Assert" >  0.00</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/mahmood/ddr_main_new/gemini/DV/subsystem_level/config_ss_verif_env/../mem_ss_verif_env/tb_src/libs/dti_dram_model/dti_ddr3_sva/ddr3_sva_basic_feature.sv')">/nfs_project/gemini/DV/mahmood/ddr_main_new/gemini/DV/subsystem_level/config_ss_verif_env/../mem_ss_verif_env/tb_src/libs/dti_dram_model/dti_ddr3_sva/ddr3_sva_basic_feature.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod453.html#inst_tag_133550"  onclick="showContent('inst_tag_133550')">config_ss_tb.ddr_model.CHAN[0].RANK[0].ddr3_sva.ddr3_sva_basic_feature</a></td>
<td class="s4 cl rt"> 49.63</td>
<td class="s9 cl rt"><a href="mod453.html#inst_tag_133550_Line" > 95.56</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod453.html#inst_tag_133550_Toggle" > 36.30</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod453.html#inst_tag_133550_Branch" > 66.67</a></td>
<td class="s0 cl rt"><a href="mod453.html#inst_tag_133550_Assert" >  0.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod453.html#inst_tag_133551"  onclick="showContent('inst_tag_133551')">config_ss_tb.ddr_model.CHAN[0].RANK[1].ddr3_sva.ddr3_sva_basic_feature</a></td>
<td class="s4 cl rt"> 49.63</td>
<td class="s9 cl rt"><a href="mod453.html#inst_tag_133551_Line" > 95.56</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod453.html#inst_tag_133551_Toggle" > 36.30</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod453.html#inst_tag_133551_Branch" > 66.67</a></td>
<td class="s0 cl rt"><a href="mod453.html#inst_tag_133551_Assert" >  0.00</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_133550'>
<hr>
<a name="inst_tag_133550"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy406.html#tag_urg_inst_133550" >config_ss_tb.ddr_model.CHAN[0].RANK[0].ddr3_sva.ddr3_sva_basic_feature</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.63</td>
<td class="s9 cl rt"><a href="mod453.html#inst_tag_133550_Line" > 95.56</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod453.html#inst_tag_133550_Toggle" > 36.30</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod453.html#inst_tag_133550_Branch" > 66.67</a></td>
<td class="s0 cl rt"><a href="mod453.html#inst_tag_133550_Assert" >  0.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.63</td>
<td class="s9 cl rt"> 95.56</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 36.30</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 60.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod667.html#inst_tag_167327" >CHAN[0].RANK[0].ddr3_sva</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_133551'>
<hr>
<a name="inst_tag_133551"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy406.html#tag_urg_inst_133551" >config_ss_tb.ddr_model.CHAN[0].RANK[1].ddr3_sva.ddr3_sva_basic_feature</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.63</td>
<td class="s9 cl rt"><a href="mod453.html#inst_tag_133551_Line" > 95.56</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod453.html#inst_tag_133551_Toggle" > 36.30</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod453.html#inst_tag_133551_Branch" > 66.67</a></td>
<td class="s0 cl rt"><a href="mod453.html#inst_tag_133551_Assert" >  0.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.63</td>
<td class="s9 cl rt"> 95.56</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 36.30</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 60.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod667.html#inst_tag_167328" >CHAN[0].RANK[1].ddr3_sva</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_ddr3_sva_basic_feature'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod453.html" >ddr3_sva_basic_feature</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>90</td><td>86</td><td>95.56</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>60</td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>73</td><td>15</td><td>13</td><td>86.67</td></tr>
<tr class="s8"><td class="lf">INITIAL</td><td>89</td><td>13</td><td>11</td><td>84.62</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>102</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>117</td><td>41</td><td>41</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
59                        initial begin
60         1/1              _DQS_Edge &lt;= '0;
61         1/1              dqs_preamble &lt;= 1'b0;
62         1/1              forever begin
63         3/3                if (_Timing_Intf._WLEn !== '1) @(posedge _Timing_Intf._WLEn);
                        MISSING_ELSE
64         2/2                @(posedge _SVA_intf.dqs);
65         1/1                _DQS_Edge &lt;= '1;
66         2/2                #(_Clk_Period);
67         1/1                _DQS_Edge &lt;= '0;
68                          end
69                        end
70                      
71                        //  Detect Write Preamble 
72                        always @(posedge _SVA_intf.clk) begin
73         1/1              if (_DDR_Command == DRAM_CMD_WR) begin
74         1/1                repeat (WL-1) begin
75         2/2                  @(posedge _SVA_intf.clk);
76                            end
                        REPEAT_FALSE
77         2/2                #(`CLK_PERIOD/4);
78         <font color = "red">1/2     ==>        if (!_SVA_intf.dqs) dqs_preamble &lt;= 1'b1;</font>
                        MISSING_ELSE
79         2/2                #(`CLK_PERIOD/2);
80         <font color = "red">1/2     ==>        if (_SVA_intf.dqs)  dqs_preamble &lt;= 1'b1;</font>
                        MISSING_ELSE
81         2/2                #(2*`CLK_PERIOD);
82         1/1                dqs_preamble &lt;= 1'b0;
83                          end
                        MISSING_ELSE
84                      
85                        end 
86                      
87                        //  Detect Initialization Start
88                        initial begin
89         1/1              _Initializing  = 1'b0;
90         1/1              _T_RST_Time   &lt;= '0;
91         1/1              forever begin
92         <font color = "red">1/3     ==>        if (_SVA_intf.enable == '0) @(posedge _SVA_intf.enable);</font>
                        MISSING_ELSE
93         2/2                  @(negedge _SVA_intf.rst_n);
94         1/1                  _Initializing  = 1'b0;
95         1/1                  _T_RST_Time   &lt;= $time();
96         2/2                  @(posedge _SVA_intf.rst_n);
97         1/1                  _Initializing  = 1'b1;
98                          end
99                        end
100                     
101                       initial begin
102        1/1              _Initializing_Clocked &lt;= '0;
103                         fork
104        1/1                forever begin
105        2/2                  @(negedge _SVA_intf.rst_n);
106        1/1                  _Initializing_Clocked &lt;= '0;
107                           end
108        1/1                forever begin
109        2/2                  @(posedge _SVA_intf.clk);
110        1/1                  _Initializing_Clocked &lt;= _Initializing;
111                           end
112                         join
113                       end
114                     
115                       //  Detect Initialization Completed
116                       initial begin
117        1/1              _Init_Completed &lt;= '0;
118        1/1              forever begin
119        2/2                @(posedge _Initializing);
120        2/2                @(posedge _SVA_intf.clk);
121        1/1                _Init_Completed &lt;= '0;
122        3/3                while (_DDR_Command !== DRAM_CMD_MRS) @(posedge _SVA_intf.clk);   //  MR2
                   <font color = "red">==>  WHILE_FALSE</font>
123        1/1                @(posedge _SVA_intf.clk)
124        3/3                while (_DDR_Command !== DRAM_CMD_MRS) @(posedge _SVA_intf.clk);   //  MR3
125        1/1                @(posedge _SVA_intf.clk)
126        3/3                while (_DDR_Command !== DRAM_CMD_MRS) @(posedge _SVA_intf.clk);   //  MR1
127        1/1                @(posedge _SVA_intf.clk)
128        3/3                while (_DDR_Command !== DRAM_CMD_MRS) @(posedge _SVA_intf.clk);   //  MR0
129        1/1                _TDLLK_Count &lt;= 0;
130        1/1                while (_DDR_Command !== DRAM_CMD_ZQCAL) begin
131        2/2                  @(posedge _SVA_intf.clk);
132        1/1                  _TDLLK_Count++;
133        1/1                  _TZQINIT_Count &lt;= 0;
134                           end
                   <font color = "red">==>  WHILE_FALSE</font>
135        2/2                @(posedge _SVA_intf.clk);                                         //  ZQ
136        1/1                _TDLLK_Count++;
137        1/1                _TZQINIT_Count++;
138        1/1                while (((_DDR_Command === DRAM_CMD_DES) | (_DDR_Command === DRAM_CMD_NOP)) &amp; ((_TDLLK_Count &lt; _Timing_Intf.t_dllk) | (_TZQINIT_Count &lt; _Timing_Intf.t_zqinit))) begin
139        1/1                  _TDLLK_Count++;
140        1/1                  _TZQINIT_Count++;
141        2/2                  @(posedge _SVA_intf.clk);
142                           end
                   <font color = "red">==>  WHILE_FALSE</font>
143        2/2                @(posedge _SVA_intf.clk);
144        1/1                _Initializing = 1'b0;
145        1/1                _Init_Completed &lt;= 1'b1;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod453.html" >ddr3_sva_basic_feature</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">4</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">146</td>
<td class="rt">53</td>
<td class="rt">36.30 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">73</td>
<td class="rt">28</td>
<td class="rt">38.36 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">73</td>
<td class="rt">25</td>
<td class="rt">34.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">10</td>
<td class="rt">9</td>
<td class="rt">90.00 </td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>Signal Bits</td>
<td class="rt">136</td>
<td class="rt">44</td>
<td class="rt">32.35 </td>
</tr><tr class="s3">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">68</td>
<td class="rt">23</td>
<td class="rt">33.82 </td>
</tr><tr class="s3">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">68</td>
<td class="rt">21</td>
<td class="rt">30.88 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>_DDR_Command_Logic[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>_Init_Completed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>_Initializing</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>_Initializing_Clocked</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>_TDLLK_Count[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>_TDLLK_Count[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>_TDLLK_Count[31:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>_TZQINIT_Count[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>_TZQINIT_Count[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>_TZQINIT_Count[31:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>_DQS_Edge</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dqs_preamble</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod453.html" >ddr3_sva_basic_feature</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">63</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">73</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">92</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
63               if (_Timing_Intf._WLEn !== '1) @(posedge _Timing_Intf._WLEn);
                 <font color = "green">-1-</font>  
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73             if (_DDR_Command == DRAM_CMD_WR) begin
               <font color = "green">-1-</font>  
74               repeat (WL-1) begin
75                 @(posedge _SVA_intf.clk);
76               end
77               #(`CLK_PERIOD/4);
78               if (!_SVA_intf.dqs) dqs_preamble <= 1'b1;
                 <font color = "red">-2-</font>  
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
79               #(`CLK_PERIOD/2);
80               if (_SVA_intf.dqs)  dqs_preamble <= 1'b1;
                 <font color = "red">-3-</font>  
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
81               #(2*`CLK_PERIOD);
82               dqs_preamble <= 1'b0;
83             end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92               if (_SVA_intf.enable == '0) @(posedge _SVA_intf.enable);
                 <font color = "red">-1-</font>  
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="Assert"></a>
Assert Coverage for Module : <a href="mod453.html" >ddr3_sva_basic_feature</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#1807752951" >Assertions</a></td>
<td class="wht cl rt">13</td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
</tr><tr>
<td class="wht cl"><a href="#2166562" >Cover properties</a></td>
<td class="wht cl rt">30</td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
</tr><tr>
<td class="wht cl"><a href="#117260035" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">43</td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="1807752951"></a>
<b>Assertion Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Real Successes</td><td>Failures</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="1157321533"></a>
AP_DDR3_INIT_CKE_HIGH</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="570376617"></a>
AP_DDR3_INIT_DLL_ENABLE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1119780987"></a>
AP_DDR3_INIT_DLL_RESET</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="652549324"></a>
AP_DDR3_INIT_MR2</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1575232907"></a>
AP_DDR3_INIT_MR3</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="756025226"></a>
AP_DDR3_INIT_RESET</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1750836393"></a>
AP_DDR3_INIT_TDLLK_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="431717330"></a>
AP_DDR3_INIT_TMOD_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1958633877"></a>
AP_DDR3_INIT_TMRD_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="722707942"></a>
AP_DDR3_INIT_TXPR_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="742839401"></a>
AP_DDR3_INIT_TZQINIT_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1388187225"></a>
AP_DDR3_INIT_ZQCL</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1412075686"></a>
AP_DDR3_WR_PREAMBLE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="2166562"></a>
<b>Cover Directives for Properties: Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Matches</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="134532007"></a>
CP_DDR3_ACTIVATE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1210038672"></a>
CP_DDR3_AUTOREF</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="298168230"></a>
CP_DDR3_MRS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="977130833"></a>
CP_DDR3_POWERON_INITIALIZATION</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1363392859"></a>
CP_DDR3_PRECHARGE_ALL</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="910829348"></a>
CP_DDR3_PWD_ACTIVE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1574978172"></a>
CP_DDR3_PWD_ENTRY</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2135263564"></a>
CP_DDR3_PWD_EXIT</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="578298881"></a>
CP_DDR3_PWD_PRECHARGE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1116405480"></a>
CP_DDR3_READ_AP_BC4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1371625069"></a>
CP_DDR3_READ_AP_BL8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="471552174"></a>
CP_DDR3_READ_AP_OTF4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1323234382"></a>
CP_DDR3_READ_AP_OTF8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="576376482"></a>
CP_DDR3_READ_BC4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1838190585"></a>
CP_DDR3_READ_BL8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="667788632"></a>
CP_DDR3_READ_OTF4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2075825964"></a>
CP_DDR3_READ_OTF8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="50457082"></a>
CP_DDR3_SELFREF_ENTRY</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="909937450"></a>
CP_DDR3_SELFREF_EXIT</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="61798665"></a>
CP_DDR3_WRITE_AP_BC4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="739925998"></a>
CP_DDR3_WRITE_AP_BL8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1422585329"></a>
CP_DDR3_WRITE_AP_OTF4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1618776941"></a>
CP_DDR3_WRITE_AP_OTF8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="998431935"></a>
CP_DDR3_WRITE_BC4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="838703110"></a>
CP_DDR3_WRITE_BL8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1084019065"></a>
CP_DDR3_WRITE_OTF4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="236725621"></a>
CP_DDR3_WRITE_OTF8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1962490835"></a>
CP_DDR3_WRLEVELING</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="884858196"></a>
CP_DDR3_ZQCL</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="78322587"></a>
CP_DDR3_ZQCS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_133550'>
<a name="inst_tag_133550_Line"></a>
<b>Line Coverage for Instance : <a href="mod453.html#inst_tag_133550" >config_ss_tb.ddr_model.CHAN[0].RANK[0].ddr3_sva.ddr3_sva_basic_feature</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>90</td><td>86</td><td>95.56</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>60</td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>73</td><td>15</td><td>13</td><td>86.67</td></tr>
<tr class="s8"><td class="lf">INITIAL</td><td>89</td><td>13</td><td>11</td><td>84.62</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>102</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>117</td><td>41</td><td>41</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
59                        initial begin
60         1/1              _DQS_Edge &lt;= '0;
61         1/1              dqs_preamble &lt;= 1'b0;
62         1/1              forever begin
63         3/3                if (_Timing_Intf._WLEn !== '1) @(posedge _Timing_Intf._WLEn);
                        MISSING_ELSE
64         2/2                @(posedge _SVA_intf.dqs);
65         1/1                _DQS_Edge &lt;= '1;
66         2/2                #(_Clk_Period);
67         1/1                _DQS_Edge &lt;= '0;
68                          end
69                        end
70                      
71                        //  Detect Write Preamble 
72                        always @(posedge _SVA_intf.clk) begin
73         1/1              if (_DDR_Command == DRAM_CMD_WR) begin
74         1/1                repeat (WL-1) begin
75         2/2                  @(posedge _SVA_intf.clk);
76                            end
                        REPEAT_FALSE
77         2/2                #(`CLK_PERIOD/4);
78         <font color = "red">1/2     ==>        if (!_SVA_intf.dqs) dqs_preamble &lt;= 1'b1;</font>
                        MISSING_ELSE
79         2/2                #(`CLK_PERIOD/2);
80         <font color = "red">1/2     ==>        if (_SVA_intf.dqs)  dqs_preamble &lt;= 1'b1;</font>
                        MISSING_ELSE
81         2/2                #(2*`CLK_PERIOD);
82         1/1                dqs_preamble &lt;= 1'b0;
83                          end
                        MISSING_ELSE
84                      
85                        end 
86                      
87                        //  Detect Initialization Start
88                        initial begin
89         1/1              _Initializing  = 1'b0;
90         1/1              _T_RST_Time   &lt;= '0;
91         1/1              forever begin
92         <font color = "red">1/3     ==>        if (_SVA_intf.enable == '0) @(posedge _SVA_intf.enable);</font>
                        MISSING_ELSE
93         2/2                  @(negedge _SVA_intf.rst_n);
94         1/1                  _Initializing  = 1'b0;
95         1/1                  _T_RST_Time   &lt;= $time();
96         2/2                  @(posedge _SVA_intf.rst_n);
97         1/1                  _Initializing  = 1'b1;
98                          end
99                        end
100                     
101                       initial begin
102        1/1              _Initializing_Clocked &lt;= '0;
103                         fork
104        1/1                forever begin
105        2/2                  @(negedge _SVA_intf.rst_n);
106        1/1                  _Initializing_Clocked &lt;= '0;
107                           end
108        1/1                forever begin
109        2/2                  @(posedge _SVA_intf.clk);
110        1/1                  _Initializing_Clocked &lt;= _Initializing;
111                           end
112                         join
113                       end
114                     
115                       //  Detect Initialization Completed
116                       initial begin
117        1/1              _Init_Completed &lt;= '0;
118        1/1              forever begin
119        2/2                @(posedge _Initializing);
120        2/2                @(posedge _SVA_intf.clk);
121        1/1                _Init_Completed &lt;= '0;
122        3/3                while (_DDR_Command !== DRAM_CMD_MRS) @(posedge _SVA_intf.clk);   //  MR2
                   <font color = "red">==>  WHILE_FALSE</font>
123        1/1                @(posedge _SVA_intf.clk)
124        3/3                while (_DDR_Command !== DRAM_CMD_MRS) @(posedge _SVA_intf.clk);   //  MR3
125        1/1                @(posedge _SVA_intf.clk)
126        3/3                while (_DDR_Command !== DRAM_CMD_MRS) @(posedge _SVA_intf.clk);   //  MR1
127        1/1                @(posedge _SVA_intf.clk)
128        3/3                while (_DDR_Command !== DRAM_CMD_MRS) @(posedge _SVA_intf.clk);   //  MR0
129        1/1                _TDLLK_Count &lt;= 0;
130        1/1                while (_DDR_Command !== DRAM_CMD_ZQCAL) begin
131        2/2                  @(posedge _SVA_intf.clk);
132        1/1                  _TDLLK_Count++;
133        1/1                  _TZQINIT_Count &lt;= 0;
134                           end
                   <font color = "red">==>  WHILE_FALSE</font>
135        2/2                @(posedge _SVA_intf.clk);                                         //  ZQ
136        1/1                _TDLLK_Count++;
137        1/1                _TZQINIT_Count++;
138        1/1                while (((_DDR_Command === DRAM_CMD_DES) | (_DDR_Command === DRAM_CMD_NOP)) &amp; ((_TDLLK_Count &lt; _Timing_Intf.t_dllk) | (_TZQINIT_Count &lt; _Timing_Intf.t_zqinit))) begin
139        1/1                  _TDLLK_Count++;
140        1/1                  _TZQINIT_Count++;
141        2/2                  @(posedge _SVA_intf.clk);
142                           end
                   <font color = "red">==>  WHILE_FALSE</font>
143        2/2                @(posedge _SVA_intf.clk);
144        1/1                _Initializing = 1'b0;
145        1/1                _Init_Completed &lt;= 1'b1;
</pre>
<hr>
<a name="inst_tag_133550_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod453.html#inst_tag_133550" >config_ss_tb.ddr_model.CHAN[0].RANK[0].ddr3_sva.ddr3_sva_basic_feature</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">4</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">146</td>
<td class="rt">53</td>
<td class="rt">36.30 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">73</td>
<td class="rt">28</td>
<td class="rt">38.36 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">73</td>
<td class="rt">25</td>
<td class="rt">34.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">10</td>
<td class="rt">9</td>
<td class="rt">90.00 </td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>Signal Bits</td>
<td class="rt">136</td>
<td class="rt">44</td>
<td class="rt">32.35 </td>
</tr><tr class="s3">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">68</td>
<td class="rt">23</td>
<td class="rt">33.82 </td>
</tr><tr class="s3">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">68</td>
<td class="rt">21</td>
<td class="rt">30.88 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>_DDR_Command_Logic[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>_Init_Completed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>_Initializing</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>_Initializing_Clocked</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>_TDLLK_Count[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>_TDLLK_Count[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>_TDLLK_Count[31:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>_TZQINIT_Count[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>_TZQINIT_Count[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>_TZQINIT_Count[31:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>_DQS_Edge</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dqs_preamble</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_133550_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod453.html#inst_tag_133550" >config_ss_tb.ddr_model.CHAN[0].RANK[0].ddr3_sva.ddr3_sva_basic_feature</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">63</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">73</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">92</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
63               if (_Timing_Intf._WLEn !== '1) @(posedge _Timing_Intf._WLEn);
                 <font color = "green">-1-</font>  
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73             if (_DDR_Command == DRAM_CMD_WR) begin
               <font color = "green">-1-</font>  
74               repeat (WL-1) begin
75                 @(posedge _SVA_intf.clk);
76               end
77               #(`CLK_PERIOD/4);
78               if (!_SVA_intf.dqs) dqs_preamble <= 1'b1;
                 <font color = "red">-2-</font>  
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
79               #(`CLK_PERIOD/2);
80               if (_SVA_intf.dqs)  dqs_preamble <= 1'b1;
                 <font color = "red">-3-</font>  
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
81               #(2*`CLK_PERIOD);
82               dqs_preamble <= 1'b0;
83             end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92               if (_SVA_intf.enable == '0) @(posedge _SVA_intf.enable);
                 <font color = "red">-1-</font>  
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_133550_Assert"></a>
<b>Assert Coverage for Instance : <a href="mod453.html#inst_tag_133550" >config_ss_tb.ddr_model.CHAN[0].RANK[0].ddr3_sva.ddr3_sva_basic_feature</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#1669576277" >Assertions</a></td>
<td class="wht cl rt">13</td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
</tr><tr>
<td class="wht cl"><a href="#581298218" >Cover properties</a></td>
<td class="wht cl rt">30</td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
</tr><tr>
<td class="wht cl"><a href="#294877263" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">43</td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="1669576277"></a>
<b>Assertion Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Real Successes</td><td>Failures</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="962618895"></a>
AP_DDR3_INIT_CKE_HIGH</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="654530293"></a>
AP_DDR3_INIT_DLL_ENABLE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="535751111"></a>
AP_DDR3_INIT_DLL_RESET</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1706006144"></a>
AP_DDR3_INIT_MR2</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="734615615"></a>
AP_DDR3_INIT_MR3</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1398775870"></a>
AP_DDR3_INIT_RESET</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="68306443"></a>
AP_DDR3_INIT_TDLLK_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1353530142"></a>
AP_DDR3_INIT_TMOD_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1673367839"></a>
AP_DDR3_INIT_TMRD_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="505244006"></a>
AP_DDR3_INIT_TXPR_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="139618741"></a>
AP_DDR3_INIT_TZQINIT_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="18010867"></a>
AP_DDR3_INIT_ZQCL</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1357391886"></a>
AP_DDR3_WR_PREAMBLE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="581298218"></a>
<b>Cover Directives for Properties: Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Matches</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="1022995699"></a>
CP_DDR3_ACTIVATE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="417580252"></a>
CP_DDR3_AUTOREF</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1415116530"></a>
CP_DDR3_MRS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1188439045"></a>
CP_DDR3_POWERON_INITIALIZATION</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="494214489"></a>
CP_DDR3_PRECHARGE_ALL</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1559862312"></a>
CP_DDR3_PWD_ACTIVE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1629974320"></a>
CP_DDR3_PWD_ENTRY</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2072652288"></a>
CP_DDR3_PWD_EXIT</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1365880139"></a>
CP_DDR3_PWD_PRECHARGE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1595800116"></a>
CP_DDR3_READ_AP_BC4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1881625529"></a>
CP_DDR3_READ_AP_BL8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="114649082"></a>
CP_DDR3_READ_AP_OTF4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="528452350"></a>
CP_DDR3_READ_AP_OTF8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1203316906"></a>
CP_DDR3_READ_BC4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1954596165"></a>
CP_DDR3_READ_BL8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="26214236"></a>
CP_DDR3_READ_OTF4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2015601632"></a>
CP_DDR3_READ_OTF8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1671412038"></a>
CP_DDR3_SELFREF_ENTRY</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="293520778"></a>
CP_DDR3_SELFREF_EXIT</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2059667523"></a>
CP_DDR3_WRITE_AP_BC4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1964646562"></a>
CP_DDR3_WRITE_AP_BL8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="906341571"></a>
CP_DDR3_WRITE_AP_OTF4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="963342151"></a>
CP_DDR3_WRITE_AP_OTF8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1517377395"></a>
CP_DDR3_WRITE_BC4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="297443154"></a>
CP_DDR3_WRITE_BL8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="978137133"></a>
CP_DDR3_WRITE_OTF4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1775363031"></a>
CP_DDR3_WRITE_OTF8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1764901241"></a>
CP_DDR3_WRLEVELING</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2031497056"></a>
CP_DDR3_ZQCL</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="458015975"></a>
CP_DDR3_ZQCS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_133551'>
<a name="inst_tag_133551_Line"></a>
<b>Line Coverage for Instance : <a href="mod453.html#inst_tag_133551" >config_ss_tb.ddr_model.CHAN[0].RANK[1].ddr3_sva.ddr3_sva_basic_feature</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>90</td><td>86</td><td>95.56</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>60</td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>73</td><td>15</td><td>13</td><td>86.67</td></tr>
<tr class="s8"><td class="lf">INITIAL</td><td>89</td><td>13</td><td>11</td><td>84.62</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>102</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>117</td><td>41</td><td>41</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
59                        initial begin
60         1/1              _DQS_Edge &lt;= '0;
61         1/1              dqs_preamble &lt;= 1'b0;
62         1/1              forever begin
63         3/3                if (_Timing_Intf._WLEn !== '1) @(posedge _Timing_Intf._WLEn);
                        MISSING_ELSE
64         2/2                @(posedge _SVA_intf.dqs);
65         1/1                _DQS_Edge &lt;= '1;
66         2/2                #(_Clk_Period);
67         1/1                _DQS_Edge &lt;= '0;
68                          end
69                        end
70                      
71                        //  Detect Write Preamble 
72                        always @(posedge _SVA_intf.clk) begin
73         1/1              if (_DDR_Command == DRAM_CMD_WR) begin
74         1/1                repeat (WL-1) begin
75         2/2                  @(posedge _SVA_intf.clk);
76                            end
                        REPEAT_FALSE
77         2/2                #(`CLK_PERIOD/4);
78         <font color = "red">1/2     ==>        if (!_SVA_intf.dqs) dqs_preamble &lt;= 1'b1;</font>
                        MISSING_ELSE
79         2/2                #(`CLK_PERIOD/2);
80         <font color = "red">1/2     ==>        if (_SVA_intf.dqs)  dqs_preamble &lt;= 1'b1;</font>
                        MISSING_ELSE
81         2/2                #(2*`CLK_PERIOD);
82         1/1                dqs_preamble &lt;= 1'b0;
83                          end
                        MISSING_ELSE
84                      
85                        end 
86                      
87                        //  Detect Initialization Start
88                        initial begin
89         1/1              _Initializing  = 1'b0;
90         1/1              _T_RST_Time   &lt;= '0;
91         1/1              forever begin
92         <font color = "red">1/3     ==>        if (_SVA_intf.enable == '0) @(posedge _SVA_intf.enable);</font>
                        MISSING_ELSE
93         2/2                  @(negedge _SVA_intf.rst_n);
94         1/1                  _Initializing  = 1'b0;
95         1/1                  _T_RST_Time   &lt;= $time();
96         2/2                  @(posedge _SVA_intf.rst_n);
97         1/1                  _Initializing  = 1'b1;
98                          end
99                        end
100                     
101                       initial begin
102        1/1              _Initializing_Clocked &lt;= '0;
103                         fork
104        1/1                forever begin
105        2/2                  @(negedge _SVA_intf.rst_n);
106        1/1                  _Initializing_Clocked &lt;= '0;
107                           end
108        1/1                forever begin
109        2/2                  @(posedge _SVA_intf.clk);
110        1/1                  _Initializing_Clocked &lt;= _Initializing;
111                           end
112                         join
113                       end
114                     
115                       //  Detect Initialization Completed
116                       initial begin
117        1/1              _Init_Completed &lt;= '0;
118        1/1              forever begin
119        2/2                @(posedge _Initializing);
120        2/2                @(posedge _SVA_intf.clk);
121        1/1                _Init_Completed &lt;= '0;
122        3/3                while (_DDR_Command !== DRAM_CMD_MRS) @(posedge _SVA_intf.clk);   //  MR2
                   <font color = "red">==>  WHILE_FALSE</font>
123        1/1                @(posedge _SVA_intf.clk)
124        3/3                while (_DDR_Command !== DRAM_CMD_MRS) @(posedge _SVA_intf.clk);   //  MR3
125        1/1                @(posedge _SVA_intf.clk)
126        3/3                while (_DDR_Command !== DRAM_CMD_MRS) @(posedge _SVA_intf.clk);   //  MR1
127        1/1                @(posedge _SVA_intf.clk)
128        3/3                while (_DDR_Command !== DRAM_CMD_MRS) @(posedge _SVA_intf.clk);   //  MR0
129        1/1                _TDLLK_Count &lt;= 0;
130        1/1                while (_DDR_Command !== DRAM_CMD_ZQCAL) begin
131        2/2                  @(posedge _SVA_intf.clk);
132        1/1                  _TDLLK_Count++;
133        1/1                  _TZQINIT_Count &lt;= 0;
134                           end
                   <font color = "red">==>  WHILE_FALSE</font>
135        2/2                @(posedge _SVA_intf.clk);                                         //  ZQ
136        1/1                _TDLLK_Count++;
137        1/1                _TZQINIT_Count++;
138        1/1                while (((_DDR_Command === DRAM_CMD_DES) | (_DDR_Command === DRAM_CMD_NOP)) &amp; ((_TDLLK_Count &lt; _Timing_Intf.t_dllk) | (_TZQINIT_Count &lt; _Timing_Intf.t_zqinit))) begin
139        1/1                  _TDLLK_Count++;
140        1/1                  _TZQINIT_Count++;
141        2/2                  @(posedge _SVA_intf.clk);
142                           end
                   <font color = "red">==>  WHILE_FALSE</font>
143        2/2                @(posedge _SVA_intf.clk);
144        1/1                _Initializing = 1'b0;
145        1/1                _Init_Completed &lt;= 1'b1;
</pre>
<hr>
<a name="inst_tag_133551_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod453.html#inst_tag_133551" >config_ss_tb.ddr_model.CHAN[0].RANK[1].ddr3_sva.ddr3_sva_basic_feature</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">4</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">146</td>
<td class="rt">53</td>
<td class="rt">36.30 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">73</td>
<td class="rt">28</td>
<td class="rt">38.36 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">73</td>
<td class="rt">25</td>
<td class="rt">34.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">10</td>
<td class="rt">9</td>
<td class="rt">90.00 </td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>Signal Bits</td>
<td class="rt">136</td>
<td class="rt">44</td>
<td class="rt">32.35 </td>
</tr><tr class="s3">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">68</td>
<td class="rt">23</td>
<td class="rt">33.82 </td>
</tr><tr class="s3">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">68</td>
<td class="rt">21</td>
<td class="rt">30.88 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>_DDR_Command_Logic[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>_Init_Completed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>_Initializing</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>_Initializing_Clocked</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>_TDLLK_Count[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>_TDLLK_Count[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>_TDLLK_Count[31:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>_TZQINIT_Count[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>_TZQINIT_Count[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>_TZQINIT_Count[31:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>_DQS_Edge</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dqs_preamble</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_133551_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod453.html#inst_tag_133551" >config_ss_tb.ddr_model.CHAN[0].RANK[1].ddr3_sva.ddr3_sva_basic_feature</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">63</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">73</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">92</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
63               if (_Timing_Intf._WLEn !== '1) @(posedge _Timing_Intf._WLEn);
                 <font color = "green">-1-</font>  
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73             if (_DDR_Command == DRAM_CMD_WR) begin
               <font color = "green">-1-</font>  
74               repeat (WL-1) begin
75                 @(posedge _SVA_intf.clk);
76               end
77               #(`CLK_PERIOD/4);
78               if (!_SVA_intf.dqs) dqs_preamble <= 1'b1;
                 <font color = "red">-2-</font>  
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
79               #(`CLK_PERIOD/2);
80               if (_SVA_intf.dqs)  dqs_preamble <= 1'b1;
                 <font color = "red">-3-</font>  
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
81               #(2*`CLK_PERIOD);
82               dqs_preamble <= 1'b0;
83             end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92               if (_SVA_intf.enable == '0) @(posedge _SVA_intf.enable);
                 <font color = "red">-1-</font>  
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_133551_Assert"></a>
<b>Assert Coverage for Instance : <a href="mod453.html#inst_tag_133551" >config_ss_tb.ddr_model.CHAN[0].RANK[1].ddr3_sva.ddr3_sva_basic_feature</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#1999342038" >Assertions</a></td>
<td class="wht cl rt">13</td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
</tr><tr>
<td class="wht cl"><a href="#911063979" >Cover properties</a></td>
<td class="wht cl rt">30</td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
</tr><tr>
<td class="wht cl"><a href="#624643024" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">43</td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="1999342038"></a>
<b>Assertion Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Real Successes</td><td>Failures</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="1292384656"></a>
AP_DDR3_INIT_CKE_HIGH</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="984296054"></a>
AP_DDR3_INIT_DLL_ENABLE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="865516872"></a>
AP_DDR3_INIT_DLL_RESET</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2035771905"></a>
AP_DDR3_INIT_MR2</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="404849854"></a>
AP_DDR3_INIT_MR3</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1069010109"></a>
AP_DDR3_INIT_RESET</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="261459318"></a>
AP_DDR3_INIT_TDLLK_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1683295903"></a>
AP_DDR3_INIT_TMOD_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1343602078"></a>
AP_DDR3_INIT_TMRD_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="835009767"></a>
AP_DDR3_INIT_TXPR_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="469384502"></a>
AP_DDR3_INIT_TZQINIT_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="347776628"></a>
AP_DDR3_INIT_ZQCL</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1027626125"></a>
AP_DDR3_WR_PREAMBLE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="911063979"></a>
<b>Cover Directives for Properties: Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Matches</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="1352761460"></a>
CP_DDR3_ACTIVATE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="747346013"></a>
CP_DDR3_AUTOREF</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1744882291"></a>
CP_DDR3_MRS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="858673284"></a>
CP_DDR3_POWERON_INITIALIZATION</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="164448728"></a>
CP_DDR3_PRECHARGE_ALL</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1889628073"></a>
CP_DDR3_PWD_ACTIVE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1300208559"></a>
CP_DDR3_PWD_ENTRY</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1892549247"></a>
CP_DDR3_PWD_EXIT</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1695645900"></a>
CP_DDR3_PWD_PRECHARGE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1925565877"></a>
CP_DDR3_READ_AP_BC4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2083576006"></a>
CP_DDR3_READ_AP_BL8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="444414843"></a>
CP_DDR3_READ_AP_OTF4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="858218111"></a>
CP_DDR3_READ_AP_OTF8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1533082667"></a>
CP_DDR3_READ_BC4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2010605370"></a>
CP_DDR3_READ_BL8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="303551525"></a>
CP_DDR3_READ_OTF4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1685835871"></a>
CP_DDR3_READ_OTF8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2001177799"></a>
CP_DDR3_SELFREF_ENTRY</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="36244983"></a>
CP_DDR3_SELFREF_EXIT</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1905534012"></a>
CP_DDR3_WRITE_AP_BC4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1634880801"></a>
CP_DDR3_WRITE_AP_BL8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="576575810"></a>
CP_DDR3_WRITE_AP_OTF4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="633576390"></a>
CP_DDR3_WRITE_AP_OTF8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1187611634"></a>
CP_DDR3_WRITE_BC4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="627208915"></a>
CP_DDR3_WRITE_BL8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="648371372"></a>
CP_DDR3_WRITE_OTF4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2105128792"></a>
CP_DDR3_WRITE_OTF8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2094667002"></a>
CP_DDR3_WRLEVELING</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1701731295"></a>
CP_DDR3_ZQCL</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="787781736"></a>
CP_DDR3_ZQCS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_133550">
    <li>
      <a href="#inst_tag_133550_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_133550_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_133550_Branch">Branch</a>    </li>
    <li>
      <a href="#inst_tag_133550_Assert">Assert</a>    </li>
  </ul>
  <ul name="inst_tag_133551">
    <li>
      <a href="#inst_tag_133551_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_133551_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_133551_Branch">Branch</a>    </li>
    <li>
      <a href="#inst_tag_133551_Assert">Assert</a>    </li>
  </ul>
  <ul name="tag_ddr3_sva_basic_feature">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
    <li>
      <a href="#Assert">Assert</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
