# SystemVerilog-FIFO
This repo contains SystemVerilog code for layered testbench architecture of a FIFO Buffer
