{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2025-06-04 14:30:32.135738: I tensorflow/core/platform/cpu_feature_guard.cc:193] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN) to use the following CPU instructions in performance-critical operations:  AVX2 AVX_VNNI FMA\n",
      "To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.\n",
      "2025-06-04 14:30:32.262292: I tensorflow/core/util/port.cc:104] oneDNN custom operations are on. You may see slightly different numerical results due to floating-point round-off errors from different computation orders. To turn them off, set the environment variable `TF_ENABLE_ONEDNN_OPTS=0`.\n",
      "2025-06-04 14:30:32.268214: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcudart.so.11.0'; dlerror: libcudart.so.11.0: cannot open shared object file: No such file or directory\n",
      "2025-06-04 14:30:32.268247: I tensorflow/compiler/xla/stream_executor/cuda/cudart_stub.cc:29] Ignore above cudart dlerror if you do not have a GPU set up on your machine.\n",
      "2025-06-04 14:30:32.760387: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libnvinfer.so.7'; dlerror: libnvinfer.so.7: cannot open shared object file: No such file or directory\n",
      "2025-06-04 14:30:32.760473: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libnvinfer_plugin.so.7'; dlerror: libnvinfer_plugin.so.7: cannot open shared object file: No such file or directory\n",
      "2025-06-04 14:30:32.760480: W tensorflow/compiler/tf2tensorrt/utils/py_utils.cc:38] TF-TRT Warning: Cannot dlopen some TensorRT libraries. If you would like to use Nvidia GPU with TensorRT, please make sure the missing libraries mentioned above are installed properly.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: Failed to import handlers from core.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from convolution.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from pooling.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from recurrent.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from reshape.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from merge.py: No module named 'torch'.\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/aelabd/RHEED/hls4ml/hls4ml/converters/__init__.py:29: UserWarning: WARNING: Pytorch converter is not enabled!\n",
      "  warnings.warn(\"WARNING: Pytorch converter is not enabled!\", stacklevel=1)\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "import copy\n",
    "from pathlib import Path\n",
    "import json\n",
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "from tqdm import tqdm\n",
    "\n",
    "import tensorflow as tf\n",
    "from tensorflow.keras import layers\n",
    "from tensorflow.keras.models import Model, Sequential\n",
    "\n",
    "import hls4ml\n",
    "from hls4ml.converters.keras_to_hls import parse_default_keras_layer\n",
    "from hls4ml.model.attributes import ConfigurableAttribute, TypeAttribute\n",
    "from hls4ml.model.types import FixedPrecisionType, RoundingMode, SaturationMode\n",
    "from hls4ml.model.attributes import Attribute\n",
    "\n",
    "import h5py\n",
    "\n",
    "import qkeras\n",
    "from qkeras.estimate import print_qstats\n",
    "from qkeras.utils import model_quantize\n",
    "from qkeras.utils import quantized_model_dump\n",
    "from qkeras import QActivation, QDense, QConv2DBatchnorm\n",
    "\n",
    "# Source the Vivado path\n",
    "os.environ['PATH'] = os.environ['XILINX_VIVADO'] + '/bin:' + os.environ['PATH']\n",
    "\n",
    "np.random.seed(0)\n",
    "tf.random.set_seed(5)\n",
    "\n",
    "# BACKEND = \"Vivado\"\n",
    "BACKEND = \"Vitis\"\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Globals"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# 1. Load Keras model"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "import tensorflow as tf\n",
    "from qkeras import QConv2DBatchnorm, QActivation, QDense\n",
    "\n",
    "def custom_weighted_mse_loss(I, J, n):\n",
    "    W = tf.pow(I, n)\n",
    "    squared_diffs = tf.pow(I - J, 2)\n",
    "    weighted_squared_diffs = W * squared_diffs\n",
    "\n",
    "    return tf.reduce_mean(weighted_squared_diffs)\n",
    "\n",
    "def build_model(input_shape, total_bits, integer_bits):\n",
    "    inputs = tf.keras.Input(shape=input_shape)\n",
    "    x = tf.keras.layers.Flatten()(inputs)\n",
    "    x = QDense(\n",
    "        5,\n",
    "        f\"quantized_bits({total_bits}, {integer_bits}, alpha=1)\"\n",
    "    )(x)\n",
    "    outputs = QActivation(f\"quantized_relu({total_bits}, {integer_bits})\")(x)\n",
    "\n",
    "    model = tf.keras.Model(inputs=inputs, outputs=outputs)\n",
    "    return model"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2025-06-04 14:30:37.137859: I tensorflow/compiler/xla/stream_executor/cuda/cuda_gpu_executor.cc:967] could not open file to read NUMA node: /sys/bus/pci/devices/0000:01:00.0/numa_node\n",
      "Your kernel may have been built without NUMA support.\n",
      "2025-06-04 14:30:37.138197: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcudart.so.11.0'; dlerror: libcudart.so.11.0: cannot open shared object file: No such file or directory\n",
      "2025-06-04 14:30:37.138329: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcublas.so.11'; dlerror: libcublas.so.11: cannot open shared object file: No such file or directory\n",
      "2025-06-04 14:30:37.138426: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcublasLt.so.11'; dlerror: libcublasLt.so.11: cannot open shared object file: No such file or directory\n",
      "2025-06-04 14:30:37.138513: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcufft.so.10'; dlerror: libcufft.so.10: cannot open shared object file: No such file or directory\n",
      "2025-06-04 14:30:37.138598: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcurand.so.10'; dlerror: libcurand.so.10: cannot open shared object file: No such file or directory\n",
      "2025-06-04 14:30:37.138682: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcusolver.so.11'; dlerror: libcusolver.so.11: cannot open shared object file: No such file or directory\n",
      "2025-06-04 14:30:37.138802: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcusparse.so.11'; dlerror: libcusparse.so.11: cannot open shared object file: No such file or directory\n",
      "2025-06-04 14:30:37.138900: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcudnn.so.8'; dlerror: libcudnn.so.8: cannot open shared object file: No such file or directory\n",
      "2025-06-04 14:30:37.138922: W tensorflow/core/common_runtime/gpu/gpu_device.cc:1934] Cannot dlopen some GPU libraries. Please make sure the missing libraries mentioned above are installed properly if you would like to use GPU. Follow the guide at https://www.tensorflow.org/install/gpu for how to download and setup the required libraries for your platform.\n",
      "Skipping registering GPU devices...\n",
      "2025-06-04 14:30:37.139916: I tensorflow/core/platform/cpu_feature_guard.cc:193] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN) to use the following CPU instructions in performance-critical operations:  AVX2 AVX_VNNI FMA\n",
      "To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING:tensorflow:From /home/aelabd/miniconda3/envs/rheed_hls4ml_dev/lib/python3.10/site-packages/tensorflow/python/autograph/pyct/static_analysis/liveness.py:83: Analyzer.lamba_check (from tensorflow.python.autograph.pyct.static_analysis.liveness) is deprecated and will be removed after 2023-09-23.\n",
      "Instructions for updating:\n",
      "Lambda fuctions will be no more assumed to be used in the statement where they are used, or at least in the same block. https://github.com/tensorflow/tensorflow/issues/56089\n",
      "Model: \"model\"\n",
      "_________________________________________________________________\n",
      " Layer (type)                Output Shape              Param #   \n",
      "=================================================================\n",
      " input_1 (InputLayer)        [(None, 5, 5, 1)]         0         \n",
      "                                                                 \n",
      " flatten (Flatten)           (None, 25)                0         \n",
      "                                                                 \n",
      " q_dense (QDense)            (None, 5)                 130       \n",
      "                                                                 \n",
      " q_activation (QActivation)  (None, 5)                 0         \n",
      "                                                                 \n",
      "=================================================================\n",
      "Total params: 130\n",
      "Trainable params: 130\n",
      "Non-trainable params: 0\n",
      "_________________________________________________________________\n"
     ]
    }
   ],
   "source": [
    "FP_TOTAL = 8\n",
    "FP_INT = 2\n",
    "INPUT_SHAPE = (5, 5, 1)\n",
    "\n",
    "# Build the model\n",
    "model = build_model(INPUT_SHAPE, FP_TOTAL, FP_INT)\n",
    "\n",
    "# Compile the model\n",
    "model.compile(optimizer='adam', loss=custom_weighted_mse_loss, run_eagerly=True)\n",
    "\n",
    "# Display the model summary\n",
    "model.summary()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Layer Name: input_1\n",
      "Type: InputLayer\n",
      "--------------------------------------------------\n",
      "Layer Name: flatten\n",
      "Type: Flatten\n",
      "--------------------------------------------------\n",
      "Layer Name: q_dense\n",
      "Type: QDense\n",
      "  No Kernel Quantizer\n",
      "  No Bias Quantizer\n",
      "  Activation Quantizer: quantized_bits\n",
      "  Activation Config: {'bits': 8, 'integer': 2, 'symmetric': 0, 'alpha': 1, 'keep_negative': True, 'use_stochastic_rounding': False, 'qnoise_factor': 1.0}\n",
      "--------------------------------------------------\n",
      "Layer Name: q_activation\n",
      "Type: QActivation\n",
      "  Activation Quantizer: quantized_relu\n",
      "  Activation Config: {'bits': 8, 'integer': 2, 'use_sigmoid': 0, 'negative_slope': 0.0, 'use_stochastic_rounding': False, 'relu_upper_bound': None, 'qnoise_factor': 1.0}\n",
      "--------------------------------------------------\n"
     ]
    }
   ],
   "source": [
    "import qkeras as qk\n",
    "\n",
    "def print_quantization_info(model):\n",
    "    for layer in model.layers:\n",
    "        print(f\"Layer Name: {layer.name}\")\n",
    "        print(f\"Type: {layer.__class__.__name__}\")\n",
    "        \n",
    "        # Helper function to handle both quantizer objects and config dicts\n",
    "        def process_quantizer(quantizer, prefix=\"\"):\n",
    "            if quantizer:\n",
    "                if isinstance(quantizer, dict):\n",
    "                    # Handle dictionary config\n",
    "                    class_name = quantizer.get(\"class_name\", \"UnknownQuantizer\")\n",
    "                    config = quantizer.get(\"config\", {})\n",
    "                else:\n",
    "                    # Handle object with potential get_config()\n",
    "                    class_name = quantizer.__class__.__name__\n",
    "                    config = quantizer.get_config() if hasattr(quantizer, \"get_config\") else {}\n",
    "                \n",
    "                print(f\"  {prefix}Quantizer: {class_name}\")\n",
    "                print(f\"  {prefix}Config: {config}\")\n",
    "            else:\n",
    "                print(f\"  No {prefix}Quantizer\")\n",
    "\n",
    "        # Check for QKeras layers with kernel/bias quantizers\n",
    "        if isinstance(layer, (qk.QDense, qk.QConv2D, qk.QConv1D, \n",
    "                            qk.QConv2DTranspose, qk.QDepthwiseConv2D)):\n",
    "            # Kernel quantizer\n",
    "            process_quantizer(layer.kernel_quantizer, \"Kernel \")\n",
    "            \n",
    "            # Bias quantizer\n",
    "            process_quantizer(layer.bias_quantizer, \"Bias \")\n",
    "            \n",
    "            # Activation quantizer\n",
    "            activation = layer.activation\n",
    "            if activation:\n",
    "                if isinstance(activation, dict) or hasattr(activation, \"get_config\"):\n",
    "                    process_quantizer(activation, \"Activation \")\n",
    "                else:\n",
    "                    print(f\"  Activation: {activation} (Not Quantized)\")\n",
    "            else:\n",
    "                print(\"  No Activation\")\n",
    "\n",
    "        # Check for QActivation layers\n",
    "        elif isinstance(layer, qk.QActivation):\n",
    "            process_quantizer(layer.quantizer, \"Activation \")\n",
    "        \n",
    "        print(\"-\" * 50)\n",
    "\n",
    "print_quantization_info(model)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# 2. Create hls4ml model\n",
    "\n",
    "For now, skip evaluation and creating benchmark results. JUST convert it. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_1, layer type: InputLayer, input shapes: [[None, 5, 5, 1]], output shape: [None, 5, 5, 1]\n",
      "Layer name: flatten, layer type: Reshape, input shapes: [[None, 5, 5, 1]], output shape: [None, 25]\n",
      "Layer name: q_dense, layer type: QDense, input shapes: [[None, 25]], output shape: [None, 5]\n",
      "Layer name: q_activation, layer type: Activation, input shapes: [[None, 5]], output shape: [None, 5]\n",
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_1, layer type: InputLayer, input shapes: [[None, 5, 5, 1]], output shape: [None, 5, 5, 1]\n",
      "Layer name: flatten, layer type: Reshape, input shapes: [[None, 5, 5, 1]], output shape: [None, 25]\n",
      "Layer name: q_dense, layer type: QDense, input shapes: [[None, 25]], output shape: [None, 5]\n",
      "Layer name: q_activation, layer type: Activation, input shapes: [[None, 5]], output shape: [None, 5]\n",
      "Creating HLS model\n",
      "WARNING: Changing pipeline style to \"dataflow\".\n",
      "WARNING: Invalid ReuseFactor=32 in layer \"q_dense\".Using ReuseFactor=25 instead. Valid ReuseFactor(s): 1,5,25,125.\n",
      "Writing HLS project\n",
      "Done\n",
      "\n",
      "rtl_models/small_dummy_model\n"
     ]
    }
   ],
   "source": [
    "# Generate the configuration from the Keras model\n",
    "REUSE_FACTOR = 32\n",
    "\n",
    "config = hls4ml.utils.config_from_keras_model(model, granularity='model', backend=BACKEND)\n",
    "config['Model']['Precision']['default'] = f\"ap_fixed<{FP_TOTAL},{FP_INT}>\"\n",
    "config['Model']['ReuseFactor'] = REUSE_FACTOR\n",
    "config['Model']['Strategy'] = 'Resource'\n",
    "\n",
    "# Attempt conversion on simplified model\n",
    "output_dir = f\"rtl_models/small_dummy_model\"\n",
    "hls_model = hls4ml.converters.convert_from_keras_model(\n",
    "    model, \n",
    "    hls_config=config, \n",
    "    output_dir=output_dir, \n",
    "    backend=BACKEND,\n",
    "    part='xcku035-fbva676-2-e', \n",
    "    io_type=\"io_stream\"\n",
    ")\n",
    "\n",
    "hls_model.compile()\n",
    "\n",
    "print(\"\")\n",
    "print(hls_model.config.config['OutputDir'])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "array([0.      , 0.515625, 0.      , 0.      , 0.      ])"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls_model.predict(np.full((1, 5, 5), 7).astype(float))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'OutputDir': 'rtl_models/small_dummy_model',\n",
       " 'ProjectName': 'myproject',\n",
       " 'Backend': 'Vitis',\n",
       " 'Version': '1.0.0',\n",
       " 'Part': 'xcku035-fbva676-2-e',\n",
       " 'ClockPeriod': 5,\n",
       " 'ClockUncertainty': '27%',\n",
       " 'IOType': 'io_stream',\n",
       " 'HLSConfig': {'Model': {'Precision': {'default': 'ap_fixed<8,2>'},\n",
       "   'ReuseFactor': 32,\n",
       "   'Strategy': 'Resource',\n",
       "   'BramFactor': 1000000000,\n",
       "   'TraceOutput': False}},\n",
       " 'WriterConfig': {'Namespace': None,\n",
       "  'WriteWeightsTxt': True,\n",
       "  'WriteTar': False},\n",
       " 'KerasModel': <keras.engine.functional.Functional at 0x7f3a9420cca0>,\n",
       " 'InputData': None,\n",
       " 'OutputPredictions': None,\n",
       " 'Stamp': 'B7d14cBF'}"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls_model.config.config"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Generate RTL model"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)\n",
      "  **** SW Build 3670227 on Oct 13 2022\n",
      "  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'aelabd' on host 'DESKTOP-Q0UCNGC.' (Linux_x86_64 version 5.15.133.1-microsoft-standard-WSL2) on Wed Jun 04 14:31:17 CEST 2025\n",
      "INFO: [HLS 200-10] On os Ubuntu 24.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model'\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project myproject_prj \n",
      "INFO: [HLS 200-10] Opening project '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj'.\n",
      "INFO: [HLS 200-1510] Running: set_top myproject \n",
      "INFO: [HLS 200-1510] Running: add_files firmware/myproject.cpp -cflags -std=c++0x \n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -std=c++0x \n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb firmware/weights \n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb tb_data \n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-1510] Running: open_solution solution1 \n",
      "INFO: [HLS 200-10] Opening solution '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1'.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.\n",
      "INFO: [HLS 200-1611] Setting target device to 'xcku035-fbva676-2-e'\n",
      "INFO: [HLS 200-1505] Using flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0\n",
      "INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 \n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.\n",
      "INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 \n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1510] Running: set_part xcku035-fbva676-2-e \n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false \n",
      "INFO: [HLS 200-1510] Running: create_clock -period 5 -name default \n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default \n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "Running Dispatch Server on port: 33501\n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 750.547 MB.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:33:66)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:33:70)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject.cpp\n",
      "Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-471.html\n",
      "WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:11:36)\n",
      "WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:12:36)\n",
      "WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:13:44)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:21:24)\n",
      "WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:22:24)\n",
      "WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:23:32)\n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.58 seconds. CPU system time: 0.6 seconds. Elapsed time: 6.01 seconds; current allocated memory: 753.668 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:56:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' into 'void nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config3>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config3>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::value_type*, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&)' into 'void nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config3>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)\n",
      "INFO: [HLS 214-291] Loop 'ReLUPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:49:9)\n",
      "INFO: [HLS 214-291] Loop 'DataPackPipeline' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_stream.h:37:13)\n",
      "INFO: [HLS 214-291] Loop 'MultLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_resource.h:52:9)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, relu_config5>' completely with a factor of 5 (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config3>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'DataPackPipeline' (firmware/nnet_utils/nnet_dense_stream.h:37:13) in function 'nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config3>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(config3::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long)' into 'void nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config3>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-178] Inlining function 'void nnet::dense_resource_wrapper<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3::weight_t*, config3::bias_t*)' into 'void nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config3>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[](unsigned long)' into 'void nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config3>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, relu_config5>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b3': Complete partitioning on dimension 1. (firmware/weights/b3.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:87:30)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'res': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:90:29)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer3_out' with compact=bit mode in 40-bits (firmware/myproject.cpp:31:27)\n",
      "INFO: [HLS 214-248] Applying array_reshape to 'w3': Block reshaping with factor 5 on dimension 1. (firmware/weights/w3.h:12:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.47 seconds. CPU system time: 0.35 seconds. Elapsed time: 2.81 seconds; current allocated memory: 754.117 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 754.117 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_resource.h:253).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' into 'nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config3>' (firmware/nnet_utils/nnet_dense_stream.h:24).\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 773.672 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 799.004 MB.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject' (firmware/myproject.cpp:8), detected/extracted 2 process function(s): \n",
      "\t 'nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config3>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, relu_config5>'.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 844.887 MB.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:46) in function 'dense<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,5u>,config3>'.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 874.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<8,2,5,3,0>,5u>,config3>_Pipeline_DataPrepare' to 'dense_array_array_ap_fixed_8_2_5_3_0_5u_config3_Pipeline_DataPrepare'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,5u>,config3>' to 'dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,5u>,array<ap_fixed<8,2,5,3,0>,5u>,relu_config5>' to 'relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_8_2_5_3_0_5u_config3_Pipeline_DataPrepare' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'dense<array,array<ap_fixed<8,2,5,3,0>,5u>,config3>_Pipeline_DataPrepare': contains subloop(s) that are not unrolled.\n",
      "INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'DataPrepare'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 875.223 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 875.223 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'ReuseLoop': contains subfunction 'dense<array,array<ap_fixed<8,2,5,3,0>,5u>,config3>_Pipeline_DataPrepare' which is not pipelined.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 876.598 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 876.598 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 876.598 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 876.598 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer3_out (from dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_U0 to relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 876.598 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 876.598 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_8_2_5_3_0_5u_config3_Pipeline_DataPrepare' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_8_2_5_3_0_5u_config3_Pipeline_DataPrepare'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 876.598 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8s_7s_14_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_14_1_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mux_255_8_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s'.\n",
      "INFO: [RTMG 210-279] Implementing memory 'myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s_w3_68_ROM_AUTO_1R' using auto ROMs.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 879.891 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 883.199 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_U(myproject_fifo_w40_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0_U(myproject_start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0)' using Shift Registers.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 883.723 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 886.801 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 889.965 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 295.48 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.59 seconds. CPU system time: 1.08 seconds. Elapsed time: 10.51 seconds; current allocated memory: 139.641 MB.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h0m20s *****\n",
      "***** VIVADO SYNTHESIS *****\n",
      "\n",
      "****** Vivado v2022.2 (64-bit)\n",
      "  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022\n",
      "  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source vivado_synth.tcl\n",
      "# set tcldir [file dirname [info script]]\n",
      "# source [file join $tcldir project.tcl]\n",
      "## variable project_name\n",
      "## set project_name \"myproject\"\n",
      "## variable backend\n",
      "## set backend \"vivado\"\n",
      "## variable part\n",
      "## set part \"xcku035-fbva676-2-e\"\n",
      "## variable clock_period\n",
      "## set clock_period 5\n",
      "## variable clock_uncertainty\n",
      "## set clock_uncertainty 27%\n",
      "## variable version\n",
      "## set version \"1.0.0\"\n",
      "# add_files ${project_name}_prj/solution1/syn/vhdl\n",
      "# synth_design -top ${project_name} -part $part\n",
      "Command: synth_design -top myproject -part xcku035-fbva676-2-e\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xcku035'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku035'\n",
      "INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.\n",
      "INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes\n",
      "INFO: [Synth 8-7075] Helper process launched with PID 14372\n",
      "INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]\n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2106.203 ; gain = 381.715 ; free physical = 18419 ; free virtual = 31058\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 1545.828; parent = 1332.832; children = 212.996\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3071.633; parent = 2106.203; children = 965.430\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject.vhd:29]\n",
      "INFO: [Synth 8-3491] module 'myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s.vhd:12' bound to instance 'dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_U0' of component 'myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject.vhd:142]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s.vhd:35]\n",
      "\tParameter DataWidth bound to: 39 - type: integer \n",
      "\tParameter AddressRange bound to: 25 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s_w3_68_ROM_AUTO_1R' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s_w3_68_ROM_AUTO_1R.vhd:10' bound to instance 'w3_68_U' of component 'myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s_w3_68_ROM_AUTO_1R' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s.vhd:440]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s_w3_68_ROM_AUTO_1R' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s_w3_68_ROM_AUTO_1R.vhd:28]\n",
      "\tParameter DataWidth bound to: 39 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter AddressRange bound to: 25 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s_w3_68_ROM_AUTO_1R' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s_w3_68_ROM_AUTO_1R.vhd:28]\n",
      "INFO: [Synth 8-3491] module 'myproject_dense_array_array_ap_fixed_8_2_5_3_0_5u_config3_Pipeline_DataPrepare' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_dense_array_array_ap_fixed_8_2_5_3_0_5u_config3_Pipeline_DataPrepare.vhd:12' bound to instance 'grp_dense_array_array_ap_fixed_8_2_5_3_0_5u_config3_Pipeline_DataPrepare_fu_994' of component 'myproject_dense_array_array_ap_fixed_8_2_5_3_0_5u_config3_Pipeline_DataPrepare' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s.vhd:452]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_array_ap_fixed_8_2_5_3_0_5u_config3_Pipeline_DataPrepare' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_dense_array_array_ap_fixed_8_2_5_3_0_5u_config3_Pipeline_DataPrepare.vhd:76]\n",
      "INFO: [Synth 8-3491] module 'myproject_flow_control_loop_pipe_sequential_init' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_flow_control_loop_pipe_sequential_init.vhd:11' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'myproject_flow_control_loop_pipe_sequential_init' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_dense_array_array_ap_fixed_8_2_5_3_0_5u_config3_Pipeline_DataPrepare.vhd:187]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_flow_control_loop_pipe_sequential_init' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_flow_control_loop_pipe_sequential_init.vhd:37]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_flow_control_loop_pipe_sequential_init' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_flow_control_loop_pipe_sequential_init.vhd:37]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_array_ap_fixed_8_2_5_3_0_5u_config3_Pipeline_DataPrepare' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_dense_array_array_ap_fixed_8_2_5_3_0_5u_config3_Pipeline_DataPrepare.vhd:76]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_255_8_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_mux_255_8_1_1.vhd:11' bound to instance 'mux_255_8_1_1_U27' of component 'myproject_mux_255_8_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s.vhd:514]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_255_8_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_mux_255_8_1_1.vhd:72]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_255_8_1_1' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_mux_255_8_1_1.vhd:72]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 14 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_14_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_14_1_1.vhd:11' bound to instance 'mul_8s_8s_14_1_1_U28' of component 'myproject_mul_8s_8s_14_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s.vhd:574]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_8s_8s_14_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_14_1_1.vhd:24]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 14 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8s_8s_14_1_1' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_14_1_1.vhd:24]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 14 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_14_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_14_1_1.vhd:11' bound to instance 'mul_8s_8s_14_1_1_U29' of component 'myproject_mul_8s_8s_14_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s.vhd:586]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 14 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_14_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_14_1_1.vhd:11' bound to instance 'mul_8s_8s_14_1_1_U30' of component 'myproject_mul_8s_8s_14_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s.vhd:598]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 14 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_14_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_14_1_1.vhd:11' bound to instance 'mul_8s_8s_14_1_1_U31' of component 'myproject_mul_8s_8s_14_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s.vhd:610]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 7 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 14 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_7s_14_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_7s_14_1_1.vhd:11' bound to instance 'mul_8s_7s_14_1_1_U32' of component 'myproject_mul_8s_7s_14_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s.vhd:622]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_8s_7s_14_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_7s_14_1_1.vhd:24]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 7 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 14 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8s_7s_14_1_1' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_7s_14_1_1.vhd:24]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_regslice_both' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_regslice_both.vhd:11' bound to instance 'regslice_both_input_1_U' of component 'myproject_regslice_both' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s.vhd:634]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_regslice_both' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_regslice_both.vhd:26]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_regslice_both' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_regslice_both.vhd:26]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s.vhd:35]\n",
      "INFO: [Synth 8-3491] module 'myproject_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s.vhd:12' bound to instance 'relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0' of component 'myproject_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject.vhd:163]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s.vhd:32]\n",
      "\tParameter DataWidth bound to: 40 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_regslice_both' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_regslice_both.vhd:11' bound to instance 'regslice_both_layer5_out_U' of component 'myproject_regslice_both' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s.vhd:121]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_regslice_both__parameterized1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_regslice_both.vhd:26]\n",
      "\tParameter DataWidth bound to: 40 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_regslice_both__parameterized1' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_regslice_both.vhd:26]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s.vhd:32]\n",
      "INFO: [Synth 8-3491] module 'myproject_fifo_w40_d1_S' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_fifo_w40_d1_S.vhd:12' bound to instance 'layer3_out_U' of component 'myproject_fifo_w40_d1_S' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject.vhd:181]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w40_d1_S' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_fifo_w40_d1_S.vhd:38]\n",
      "\tParameter DATA_WIDTH bound to: 40 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_fifo_w40_d1_S_ShiftReg' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_fifo_w40_d1_S.vhd:141' bound to instance 'U_myproject_fifo_w40_d1_S_ShiftReg' of component 'myproject_fifo_w40_d1_S_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_fifo_w40_d1_S.vhd:62]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w40_d1_S_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_fifo_w40_d1_S.vhd:154]\n",
      "\tParameter DATA_WIDTH bound to: 40 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w40_d1_S_ShiftReg' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_fifo_w40_d1_S.vhd:154]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w40_d1_S' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_fifo_w40_d1_S.vhd:38]\n",
      "INFO: [Synth 8-3491] module 'myproject_start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0.vhd:12' bound to instance 'start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0_U' of component 'myproject_start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject.vhd:196]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0.vhd:36]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0_ShiftReg' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0.vhd:137' bound to instance 'U_myproject_start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0_ShiftReg' of component 'myproject_start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0.vhd:60]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0_ShiftReg' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0.vhd:36]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject.vhd:29]\n",
      "WARNING: [Synth 8-7129] Port addr[0] in module myproject_fifo_w40_d1_S_ShiftReg is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer3_out_num_data_valid[1] in module myproject_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer3_out_num_data_valid[0] in module myproject_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer3_out_fifo_cap[1] in module myproject_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer3_out_fifo_cap[0] in module myproject_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port ap_done_int in module myproject_flow_control_loop_pipe_sequential_init is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port reset in module myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s_w3_68_ROM_AUTO_1R is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer3_out_num_data_valid[1] in module myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer3_out_num_data_valid[0] in module myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer3_out_fifo_cap[1] in module myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer3_out_fifo_cap[0] in module myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s is either unconnected or has no load\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2187.172 ; gain = 462.684 ; free physical = 18489 ; free virtual = 31129\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 1545.828; parent = 1332.832; children = 212.996\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3152.602; parent = 2187.172; children = 965.430\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2202.016 ; gain = 477.527 ; free physical = 18484 ; free virtual = 31124\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 1545.828; parent = 1332.832; children = 212.996\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3167.445; parent = 2202.016; children = 965.430\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Loading Part and Timing Information\n",
      "---------------------------------------------------------------------------------\n",
      "Loading part: xcku035-fbva676-2-e\n",
      "INFO: [Synth 8-6742] Reading net delay rules and data\n",
      "INFO: [Device 21-403] Loading part xcku035-fbva676-2-e\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2218.926 ; gain = 494.438 ; free physical = 18484 ; free virtual = 31124\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 1545.828; parent = 1332.832; children = 212.996\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3184.355; parent = 2218.926; children = 965.430\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2218.926 ; gain = 494.438 ; free physical = 18426 ; free virtual = 31067\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 1545.828; parent = 1332.832; children = 212.996\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3184.355; parent = 2218.926; children = 965.430\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input    8 Bit       Adders := 10    \n",
      "\t   2 Input    5 Bit       Adders := 2     \n",
      "\t   2 Input    2 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               40 Bit    Registers := 3     \n",
      "\t               34 Bit    Registers := 1     \n",
      "\t                8 Bit    Registers := 87    \n",
      "\t                6 Bit    Registers := 1     \n",
      "\t                5 Bit    Registers := 3     \n",
      "\t                2 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 20    \n",
      "+---ROMs : \n",
      "\t                    ROMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input   40 Bit        Muxes := 1     \n",
      "\t   2 Input    8 Bit        Muxes := 50    \n",
      "\t   2 Input    7 Bit        Muxes := 5     \n",
      "\t   2 Input    6 Bit        Muxes := 1     \n",
      "\t   2 Input    5 Bit        Muxes := 1     \n",
      "\t   2 Input    4 Bit        Muxes := 2     \n",
      "\t   2 Input    2 Bit        Muxes := 5     \n",
      "\t   4 Input    2 Bit        Muxes := 2     \n",
      "\t   5 Input    2 Bit        Muxes := 1     \n",
      "\t   2 Input    1 Bit        Muxes := 26    \n",
      "\t   3 Input    1 Bit        Muxes := 1     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "Part Resources:\n",
      "DSPs: 1700 (col length:120)\n",
      "BRAMs: 1080 (col length: RAMB18 120 RAMB36 60)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Cross Boundary and Area Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "WARNING: [Synth 8-7080] Parallel synthesis criteria is not met\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2636.660 ; gain = 912.172 ; free physical = 17843 ; free virtual = 30487\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 2058.902; parent = 1846.555; children = 212.996\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3602.090; parent = 2636.660; children = 965.430\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP, Shift Register and Retiming Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "ROM: Preliminary Mapping Report\n",
      "+------------+-------------------------------------------------------------------------------+---------------+----------------+\n",
      "|Module Name | RTL Object                                                                    | Depth x Width | Implemented As | \n",
      "+------------+-------------------------------------------------------------------------------+---------------+----------------+\n",
      "|myproject   | dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_U0/w3_68_U/q0_reg | 32x34         | Block RAM      | \n",
      "|myproject   | dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_U0/w3_68_U/q0_reg | 32x34         | Block RAM      | \n",
      "+------------+-------------------------------------------------------------------------------+---------------+----------------+\n",
      "\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP, Shift Register and Retiming Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Timing Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2640.629 ; gain = 916.141 ; free physical = 17842 ; free virtual = 30486\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 2058.902; parent = 1846.555; children = 212.996\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3606.059; parent = 2640.629; children = 965.430\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Technology Mapping\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_U0/w3_68_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_U0/w3_68_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2648.637 ; gain = 924.148 ; free physical = 17831 ; free virtual = 30475\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 2058.902; parent = 1846.555; children = 212.996\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3614.066; parent = 2648.637; children = 965.430\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2648.637 ; gain = 924.148 ; free physical = 17906 ; free virtual = 30551\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 2059.196; parent = 1846.869; children = 212.996\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3614.066; parent = 2648.637; children = 965.430\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Instances\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2648.637 ; gain = 924.148 ; free physical = 17906 ; free virtual = 30551\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 2059.212; parent = 1846.885; children = 212.996\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3614.066; parent = 2648.637; children = 965.430\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Rebuilding User Hierarchy\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2648.637 ; gain = 924.148 ; free physical = 17906 ; free virtual = 30550\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 2059.212; parent = 1846.885; children = 212.996\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3614.066; parent = 2648.637; children = 965.430\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Ports\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2648.637 ; gain = 924.148 ; free physical = 17906 ; free virtual = 30550\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 2059.212; parent = 1846.885; children = 212.996\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3614.066; parent = 2648.637; children = 965.430\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2648.637 ; gain = 924.148 ; free physical = 17906 ; free virtual = 30550\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 2059.212; parent = 1846.885; children = 212.996\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3614.066; parent = 2648.637; children = 965.430\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Nets\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2648.637 ; gain = 924.148 ; free physical = 17906 ; free virtual = 30550\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 2059.212; parent = 1846.885; children = 212.996\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3614.066; parent = 2648.637; children = 965.430\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Writing Synthesis Report\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report BlackBoxes: \n",
      "+-+--------------+----------+\n",
      "| |BlackBox name |Instances |\n",
      "+-+--------------+----------+\n",
      "+-+--------------+----------+\n",
      "\n",
      "Report Cell Usage: \n",
      "+------+---------+------+\n",
      "|      |Cell     |Count |\n",
      "+------+---------+------+\n",
      "|1     |BUFG     |     1|\n",
      "|2     |CARRY8   |    26|\n",
      "|3     |LUT1     |     4|\n",
      "|4     |LUT2     |    90|\n",
      "|5     |LUT3     |    91|\n",
      "|6     |LUT4     |   286|\n",
      "|7     |LUT5     |    64|\n",
      "|8     |LUT6     |   287|\n",
      "|9     |MUXF7    |    24|\n",
      "|10    |RAMB18E2 |     1|\n",
      "|11    |FDRE     |   844|\n",
      "|12    |FDSE     |     8|\n",
      "|13    |IBUF     |    13|\n",
      "|14    |OBUF     |    45|\n",
      "+------+---------+------+\n",
      "\n",
      "Report Instance Areas: \n",
      "+------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+\n",
      "|      |Instance                                                                            |Module                                                                                    |Cells |\n",
      "+------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+\n",
      "|1     |top                                                                                 |                                                                                          |  1784|\n",
      "|2     |  dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_U0                    |myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s                   |  1536|\n",
      "|3     |    grp_dense_array_array_ap_fixed_8_2_5_3_0_5u_config3_Pipeline_DataPrepare_fu_994 |myproject_dense_array_array_ap_fixed_8_2_5_3_0_5u_config3_Pipeline_DataPrepare            |   451|\n",
      "|4     |      flow_control_loop_pipe_sequential_init_U                                      |myproject_flow_control_loop_pipe_sequential_init                                          |    46|\n",
      "|5     |    mul_8s_7s_14_1_1_U32                                                            |myproject_mul_8s_7s_14_1_1                                                                |    29|\n",
      "|6     |    mul_8s_8s_14_1_1_U28                                                            |myproject_mul_8s_8s_14_1_1                                                                |    79|\n",
      "|7     |    mul_8s_8s_14_1_1_U29                                                            |myproject_mul_8s_8s_14_1_1_0                                                              |    22|\n",
      "|8     |    mul_8s_8s_14_1_1_U30                                                            |myproject_mul_8s_8s_14_1_1_1                                                              |    29|\n",
      "|9     |    mul_8s_8s_14_1_1_U31                                                            |myproject_mul_8s_8s_14_1_1_2                                                              |    19|\n",
      "|10    |    regslice_both_input_1_U                                                         |myproject_regslice_both                                                                   |    34|\n",
      "|11    |    w3_68_U                                                                         |myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s_w3_68_ROM_AUTO_1R |   297|\n",
      "|12    |  layer3_out_U                                                                      |myproject_fifo_w40_d1_S                                                                   |    48|\n",
      "|13    |    U_myproject_fifo_w40_d1_S_ShiftReg                                              |myproject_fifo_w40_d1_S_ShiftReg                                                          |    40|\n",
      "|14    |  relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0                |myproject_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s               |   133|\n",
      "|15    |    regslice_both_layer5_out_U                                                      |myproject_regslice_both__parameterized1                                                   |   131|\n",
      "|16    |  start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0_U    |myproject_start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0    |     8|\n",
      "+------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2648.637 ; gain = 924.148 ; free physical = 17906 ; free virtual = 30550\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 2059.212; parent = 1846.885; children = 212.996\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3614.066; parent = 2648.637; children = 965.430\n",
      "---------------------------------------------------------------------------------\n",
      "Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.\n",
      "Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2648.637 ; gain = 924.148 ; free physical = 17911 ; free virtual = 30555\n",
      "Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2648.645 ; gain = 924.148 ; free physical = 17911 ; free virtual = 30555\n",
      "INFO: [Project 1-571] Translating synthesized netlist\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2654.574 ; gain = 0.000 ; free physical = 18025 ; free virtual = 30670\n",
      "INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_U0/w3_68_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2727.379 ; gain = 0.000 ; free physical = 17965 ; free virtual = 30610\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 14 instances were transformed.\n",
      "  BUFG => BUFGCE: 1 instance \n",
      "  IBUF => IBUF (IBUFCTRL, INBUF): 13 instances\n",
      "\n",
      "Synth Design complete, checksum: 201b916d\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "67 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "synth_design completed successfully\n",
      "synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2727.379 ; gain = 1026.727 ; free physical = 18180 ; free virtual = 30824\n",
      "# report_utilization -file vivado_synth.rpt\n",
      "INFO: [Common 17-206] Exiting Vivado at Wed Jun  4 14:32:01 2025...\n",
      "***** VIVADO SYNTHESIS COMPLETED IN 0h0m22s *****\n",
      "INFO: [HLS 200-112] Total CPU user time: 33.08 seconds. Total CPU system time: 4.09 seconds. Total elapsed time: 45.22 seconds; peak allocated memory: 890.188 MB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Wed Jun  4 14:32:01 2025...\n",
      "Cosim report not found.\n",
      "Timing report not found.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "{'CSynthesisReport': {'TargetClockPeriod': '5.00',\n",
       "  'EstimatedClockPeriod': '3.384',\n",
       "  'BestLatency': '100',\n",
       "  'WorstLatency': '773',\n",
       "  'IntervalMin': '101',\n",
       "  'IntervalMax': '774',\n",
       "  'BRAM_18K': '0',\n",
       "  'DSP': '0',\n",
       "  'FF': '849',\n",
       "  'LUT': '1048',\n",
       "  'URAM': '0',\n",
       "  'AvailableBRAM_18K': '1080',\n",
       "  'AvailableDSP': '1700',\n",
       "  'AvailableFF': '406256',\n",
       "  'AvailableLUT': '203128',\n",
       "  'AvailableURAM': '0'},\n",
       " 'VivadoSynthReport': {'LUT': '712',\n",
       "  'FF': '852',\n",
       "  'BRAM_18K': '0.5',\n",
       "  'DSP48E': '0'}}"
      ]
     },
     "execution_count": 9,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls_model.build(csim=False, synth=True, vsynth=True, cosim=False)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Found 1 solution(s) in rtl_models/small_dummy_model/myproject_prj.\n",
      "Reports for solution \"solution1\":\n",
      "\n",
      "C simulation report not found.\n",
      "SYNTHESIS REPORT:\n",
      "================================================================\n",
      "== Vitis HLS Report for 'myproject'\n",
      "================================================================\n",
      "* Date:           Wed Jun  4 14:31:38 2025\n",
      "\n",
      "* Version:        2022.2 (Build 3670227 on Oct 13 2022)\n",
      "* Project:        myproject_prj\n",
      "* Solution:       solution1 (Vivado IP Flow Target)\n",
      "* Product family: kintexu\n",
      "* Target device:  xcku035-fbva676-2-e\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Performance Estimates\n",
      "================================================================\n",
      "+ Timing: \n",
      "    * Summary: \n",
      "    +--------+---------+----------+------------+\n",
      "    |  Clock |  Target | Estimated| Uncertainty|\n",
      "    +--------+---------+----------+------------+\n",
      "    |ap_clk  |  5.00 ns|  3.384 ns|     1.35 ns|\n",
      "    +--------+---------+----------+------------+\n",
      "\n",
      "+ Latency: \n",
      "    * Summary: \n",
      "    +---------+---------+----------+----------+-----+-----+----------+\n",
      "    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |\n",
      "    |   min   |   max   |    min   |    max   | min | max |   Type   |\n",
      "    +---------+---------+----------+----------+-----+-----+----------+\n",
      "    |      100|      773|  0.500 us|  3.865 us|  101|  774|  dataflow|\n",
      "    +---------+---------+----------+----------+-----+-----+----------+\n",
      "\n",
      "    + Detail: \n",
      "        * Instance: \n",
      "        +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+\n",
      "        |                                                                    |                                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|\n",
      "        |                              Instance                              |                               Module                              |   min   |   max   |    min   |    max   | min | max |   Type  |\n",
      "        +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+\n",
      "        |dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_U0      |dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s      |      100|      773|  0.500 us|  3.865 us|  100|  773|       no|\n",
      "        |relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0  |relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s  |        1|        1|  5.000 ns|  5.000 ns|    1|    1|       no|\n",
      "        +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+\n",
      "\n",
      "        * Loop: \n",
      "        N/A\n",
      "\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Utilization Estimates\n",
      "================================================================\n",
      "* Summary: \n",
      "+-----------------+---------+------+--------+--------+-----+\n",
      "|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|\n",
      "+-----------------+---------+------+--------+--------+-----+\n",
      "|DSP              |        -|     -|       -|       -|    -|\n",
      "|Expression       |        -|     -|       0|       2|    -|\n",
      "|FIFO             |        -|     -|      99|      68|    -|\n",
      "|Instance         |        0|     0|     750|     978|    -|\n",
      "|Memory           |        -|     -|       -|       -|    -|\n",
      "|Multiplexer      |        -|     -|       -|       -|    -|\n",
      "|Register         |        -|     -|       -|       -|    -|\n",
      "+-----------------+---------+------+--------+--------+-----+\n",
      "|Total            |        0|     0|     849|    1048|    0|\n",
      "+-----------------+---------+------+--------+--------+-----+\n",
      "|Available        |     1080|  1700|  406256|  203128|    0|\n",
      "+-----------------+---------+------+--------+--------+-----+\n",
      "|Utilization (%)  |        0|     0|      ~0|      ~0|    0|\n",
      "+-----------------+---------+------+--------+--------+-----+\n",
      "\n",
      "+ Detail: \n",
      "    * Instance: \n",
      "    +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+-----+-----+-----+\n",
      "    |                              Instance                              |                               Module                              | BRAM_18K| DSP|  FF | LUT | URAM|\n",
      "    +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+-----+-----+-----+\n",
      "    |dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_U0      |dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s      |        0|   0|  747|  843|    0|\n",
      "    |relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0  |relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s  |        0|   0|    3|  135|    0|\n",
      "    +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+-----+-----+-----+\n",
      "    |Total                                                               |                                                                   |        0|   0|  750|  978|    0|\n",
      "    +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+-----+-----+-----+\n",
      "\n",
      "    * DSP: \n",
      "    N/A\n",
      "\n",
      "    * Memory: \n",
      "    N/A\n",
      "\n",
      "    * FIFO: \n",
      "    +--------------+---------+----+----+-----+------+-----+---------+\n",
      "    |     Name     | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|\n",
      "    +--------------+---------+----+----+-----+------+-----+---------+\n",
      "    |layer3_out_U  |        0|  99|   0|    -|     1|   40|       40|\n",
      "    +--------------+---------+----+----+-----+------+-----+---------+\n",
      "    |Total         |        0|  99|   0|    0|     1|   40|       40|\n",
      "    +--------------+---------+----+----+-----+------+-----+---------+\n",
      "\n",
      "    * Expression: \n",
      "    +--------------+----------+----+---+----+------------+------------+\n",
      "    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|\n",
      "    +--------------+----------+----+---+----+------------+------------+\n",
      "    |ap_idle       |       and|   0|  0|   2|           1|           1|\n",
      "    +--------------+----------+----+---+----+------------+------------+\n",
      "    |Total         |          |   0|  0|   2|           1|           1|\n",
      "    +--------------+----------+----+---+----+------------+------------+\n",
      "\n",
      "    * Multiplexer: \n",
      "    N/A\n",
      "\n",
      "    * Register: \n",
      "    N/A\n",
      "\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Interface\n",
      "================================================================\n",
      "* Summary: \n",
      "+-------------------+-----+-----+------------+--------------+--------------+\n",
      "|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |\n",
      "+-------------------+-----+-----+------------+--------------+--------------+\n",
      "|input_1_TDATA      |   in|    8|        axis|       input_1|       pointer|\n",
      "|input_1_TVALID     |   in|    1|        axis|       input_1|       pointer|\n",
      "|input_1_TREADY     |  out|    1|        axis|       input_1|       pointer|\n",
      "|layer5_out_TDATA   |  out|   40|        axis|    layer5_out|       pointer|\n",
      "|layer5_out_TVALID  |  out|    1|        axis|    layer5_out|       pointer|\n",
      "|layer5_out_TREADY  |   in|    1|        axis|    layer5_out|       pointer|\n",
      "|ap_clk             |   in|    1|  ap_ctrl_hs|     myproject|  return value|\n",
      "|ap_rst_n           |   in|    1|  ap_ctrl_hs|     myproject|  return value|\n",
      "|ap_start           |   in|    1|  ap_ctrl_hs|     myproject|  return value|\n",
      "|ap_done            |  out|    1|  ap_ctrl_hs|     myproject|  return value|\n",
      "|ap_ready           |  out|    1|  ap_ctrl_hs|     myproject|  return value|\n",
      "|ap_idle            |  out|    1|  ap_ctrl_hs|     myproject|  return value|\n",
      "+-------------------+-----+-----+------------+--------------+--------------+\n",
      "\n",
      "Co-simulation report not found.\n"
     ]
    }
   ],
   "source": [
    "hls4ml.report.read_vivado_report(hls_model.config.config['OutputDir'])"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Command line commands to test in ModelSim (on the Windows side of this PC)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "vlog \"./rtl_models/vivado_2022.2/small_dummy/myproject_start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/small_dummy/myproject_mul_8s_7s_14_1_1.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/small_dummy/myproject_flow_control_loop_pipe_sequential_init.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/small_dummy/myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/small_dummy/myproject_dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s_w3_68_ROM_AUTO_1R.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/small_dummy/myproject_dense_array_array_ap_fixed_8_2_5_3_0_5u_config3_Pipeline_DataPrepare.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/small_dummy/myproject_mux_255_8_1_1.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/small_dummy/myproject.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/small_dummy/myproject_regslice_both.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/small_dummy/myproject_fifo_w40_d1_S.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/small_dummy/myproject_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/small_dummy/myproject_mul_8s_8s_14_1_1.v\"\n"
     ]
    }
   ],
   "source": [
    "verilog_dir = os.path.join(hls_model.config.config['OutputDir'], \"myproject_prj\", \"solution1\", \"syn\", \"verilog\")\n",
    "\n",
    "if BACKEND==\"Vivado\":\n",
    "    vlog_suffix = 'vlog \"./rtl_models/vivado_2019.1/small_dummy'\n",
    "elif BACKEND==\"Vitis\":\n",
    "    vlog_suffix = 'vlog \"./rtl_models/vivado_2022.2/small_dummy'\n",
    "\n",
    "for f in os.listdir(verilog_dir):\n",
    "    if f.endswith(\".dat\"): continue\n",
    "    print(f'{vlog_suffix}/{f}\"')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "cp -r rtl_models/small_dummy_model/myproject_prj/solution1/syn/verilog /mnt/c/Users/abdel/OneDrive/Documents/RHEED/crop_verilog/testbench_crop_plus_gaussian/rtl_models/vivado_2022.2/small_dummy\n"
     ]
    }
   ],
   "source": [
    "copy_command = \"cp -r\"\n",
    "\n",
    "copy_command += f\" {verilog_dir}\"\n",
    "\n",
    "if BACKEND==\"Vivado\":\n",
    "    dest_dir = \"/mnt/c/Users/abdel/OneDrive/Documents/RHEED/crop_verilog/testbench_crop_plus_gaussian/rtl_models/vivado_2019.1/small_dummy\"\n",
    "elif BACKEND==\"Vitis\":\n",
    "    dest_dir = \"/mnt/c/Users/abdel/OneDrive/Documents/RHEED/crop_verilog/testbench_crop_plus_gaussian/rtl_models/vivado_2022.2/small_dummy\"\n",
    "else: raise NotImplementedError\n",
    "\n",
    "copy_command += f\" {dest_dir}\"\n",
    "print(copy_command)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "rheed_hls4ml_dev",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.15"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
