

================================================================
== Vivado HLS Report for 'ShuffleUnit0'
================================================================
* Date:           Mon Dec 10 14:57:22 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  4197156|  4197156|  4197156|  4197156|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+---------+---------+---------+
        |                                 |                      |      Latency      |      Interval     | Pipeline|
        |             Instance            |        Module        |   min   |   max   |   min   |   max   |   Type  |
        +---------------------------------+----------------------+---------+---------+---------+---------+---------+
        |grp_subconv_3x3_16_no_re_fu_401  |subconv_3x3_16_no_re  |   756529|   756529|   756529|   756529|   none  |
        |grp_subconv_1x1_1612_fu_411      |subconv_1x1_1612      |  1684273|  1684273|  1684273|  1684273|   none  |
        |grp_shuffle_2415_fu_423          |shuffle_2415          |    26209|    26209|    26209|    26209|   none  |
        +---------------------------------+----------------------+---------+---------+---------+---------+---------+

        * Loop: 
        +--------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- memset_left_part        |   6551|   6551|       273|          -|          -|    24|    no    |
        | + memset_left_part       |    271|    271|        17|          -|          -|    16|    no    |
        |  ++ memset_left_part     |     15|     15|         1|          -|          -|    16|    no    |
        |- memset_right_part       |   6551|   6551|       273|          -|          -|    24|    no    |
        | + memset_right_part      |    271|    271|        17|          -|          -|    16|    no    |
        |  ++ memset_right_part    |     15|     15|         1|          -|          -|    16|    no    |
        |- memset_conv1_output     |   6551|   6551|       273|          -|          -|    24|    no    |
        | + memset_conv1_output    |    271|    271|        17|          -|          -|    16|    no    |
        |  ++ memset_conv1_output  |     15|     15|         1|          -|          -|    16|    no    |
        |- memset_conv2_output     |   6551|   6551|       273|          -|          -|    24|    no    |
        | + memset_conv2_output    |    271|    271|        17|          -|          -|    16|    no    |
        |  ++ memset_conv2_output  |     15|     15|         1|          -|          -|    16|    no    |
        |- memset_conv3_output     |   6551|   6551|       273|          -|          -|    24|    no    |
        | + memset_conv3_output    |    271|    271|        17|          -|          -|    16|    no    |
        |  ++ memset_conv3_output  |     15|     15|         1|          -|          -|    16|    no    |
        |- Loop 6                  |  13104|  13104|       546|          -|          -|    24|    no    |
        | + Loop 6.1               |    544|    544|        34|          -|          -|    16|    no    |
        |  ++ Loop 6.1.1           |     32|     32|         2|          -|          -|    16|    no    |
        +--------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     526|    290|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     10|    2574|   2708|
|Memory           |       80|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    690|
|Register         |        -|      -|     217|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       80|     10|    3317|   3688|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       28|      4|       3|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+------+------+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------+----------------------+---------+-------+------+------+
    |grp_shuffle_2415_fu_423          |shuffle_2415          |        0|      0|   317|   185|
    |grp_subconv_1x1_1612_fu_411      |subconv_1x1_1612      |        0|      5|  1041|  1326|
    |grp_subconv_3x3_16_no_re_fu_401  |subconv_3x3_16_no_re  |        0|      5|  1216|  1197|
    +---------------------------------+----------------------+---------+-------+------+------+
    |Total                            |                      |        0|     10|  2574|  2708|
    +---------------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |left_part_0_U     |DownsampleUnit0_cfYi  |       16|  0|   0|  6144|   32|     1|       196608|
    |right_part_0_U    |DownsampleUnit0_cfYi  |       16|  0|   0|  6144|   32|     1|       196608|
    |conv1_output_0_U  |DownsampleUnit0_cfYi  |       16|  0|   0|  6144|   32|     1|       196608|
    |conv2_output_0_U  |DownsampleUnit0_cfYi  |       16|  0|   0|  6144|   32|     1|       196608|
    |conv3_output_0_U  |DownsampleUnit0_cfYi  |       16|  0|   0|  6144|   32|     1|       196608|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total             |                      |       80|  0|   0| 30720|  160|     5|       983040|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+----+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+----+----+------------+------------+
    |co_21_fu_696_p2        |     +    |      0|  20|  10|           5|           1|
    |h_21_fu_738_p2         |     +    |      0|  20|  10|           5|           1|
    |indvarinc11_fu_437_p2  |     +    |      0|  17|   9|           4|           1|
    |indvarinc15_fu_443_p2  |     +    |      0|  17|   9|           4|           1|
    |indvarinc22_fu_482_p2  |     +    |      0|  20|  10|           5|           1|
    |indvarinc26_fu_488_p2  |     +    |      0|  17|   9|           4|           1|
    |indvarinc27_fu_533_p2  |     +    |      0|  20|  10|           5|           1|
    |indvarinc28_fu_539_p2  |     +    |      0|  17|   9|           4|           1|
    |indvarinc29_fu_545_p2  |     +    |      0|  17|   9|           4|           1|
    |indvarinc30_fu_584_p2  |     +    |      0|  20|  10|           5|           1|
    |indvarinc31_fu_590_p2  |     +    |      0|  17|   9|           4|           1|
    |indvarinc32_fu_596_p2  |     +    |      0|  17|   9|           4|           1|
    |indvarinc33_fu_635_p2  |     +    |      0|  20|  10|           5|           1|
    |indvarinc34_fu_641_p2  |     +    |      0|  17|   9|           4|           1|
    |indvarinc35_fu_647_p2  |     +    |      0|  17|   9|           4|           1|
    |indvarinc7_fu_431_p2   |     +    |      0|  20|  10|           5|           1|
    |indvarinc_fu_494_p2    |     +    |      0|  17|   9|           4|           1|
    |tmp_164_fu_702_p2      |     +    |      0|  23|  11|           6|           5|
    |tmp_209_fu_752_p2      |     +    |      0|  38|  16|          11|          11|
    |tmp_210_fu_765_p2      |     +    |      0|  35|  15|          10|          10|
    |tmp_211_fu_798_p2      |     +    |      0|  50|  20|          15|          15|
    |tmp_212_fu_808_p2      |     +    |      0|  50|  20|          15|          15|
    |w_21_fu_788_p2         |     +    |      0|  20|  10|           5|           1|
    |exitcond1_fu_732_p2    |   icmp   |      0|   0|   3|           5|           6|
    |exitcond2_fu_690_p2    |   icmp   |      0|   0|   2|           5|           5|
    |exitcond_fu_782_p2     |   icmp   |      0|   0|   3|           5|           6|
    |tmp_153_fu_470_p2      |   icmp   |      0|   0|   2|           4|           2|
    |tmp_154_fu_476_p2      |   icmp   |      0|   0|   2|           5|           5|
    |tmp_155_fu_515_p2      |   icmp   |      0|   0|   2|           4|           2|
    |tmp_156_fu_521_p2      |   icmp   |      0|   0|   2|           4|           2|
    |tmp_157_fu_527_p2      |   icmp   |      0|   0|   2|           5|           5|
    |tmp_158_fu_566_p2      |   icmp   |      0|   0|   2|           4|           2|
    |tmp_159_fu_572_p2      |   icmp   |      0|   0|   2|           4|           2|
    |tmp_160_fu_578_p2      |   icmp   |      0|   0|   2|           5|           5|
    |tmp_161_fu_617_p2      |   icmp   |      0|   0|   2|           4|           2|
    |tmp_162_fu_623_p2      |   icmp   |      0|   0|   2|           4|           2|
    |tmp_163_fu_629_p2      |   icmp   |      0|   0|   2|           5|           5|
    |tmp_165_fu_668_p2      |   icmp   |      0|   0|   2|           4|           2|
    |tmp_166_fu_674_p2      |   icmp   |      0|   0|   2|           4|           2|
    |tmp_169_fu_680_p2      |   icmp   |      0|   0|   2|           5|           5|
    |tmp_s_fu_464_p2        |   icmp   |      0|   0|   2|           4|           2|
    +-----------------------+----------+-------+----+----+------------+------------+
    |Total                  |          |      0| 526| 290|         217|         136|
    +-----------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                               |  129|         28|    1|         28|
    |co_reg_368                              |    9|          2|    5|         10|
    |conv1_bias_ce0                          |    9|          2|    1|          2|
    |conv1_output_0_address0                 |   21|          4|   13|         52|
    |conv1_output_0_ce0                      |   21|          4|    1|          4|
    |conv1_output_0_d0                       |   15|          3|   32|         96|
    |conv1_output_0_we0                      |   15|          3|    1|          3|
    |conv1_weight_ce0                        |    9|          2|    1|          2|
    |conv2_output_0_address0                 |   21|          4|   13|         52|
    |conv2_output_0_ce0                      |   21|          4|    1|          4|
    |conv2_output_0_d0                       |   15|          3|   32|         96|
    |conv2_output_0_we0                      |   15|          3|    1|          3|
    |conv3_bias_ce0                          |    9|          2|    1|          2|
    |conv3_output_0_address0                 |   21|          4|   13|         52|
    |conv3_output_0_ce0                      |   21|          4|    1|          4|
    |conv3_output_0_d0                       |   15|          3|   32|         96|
    |conv3_output_0_we0                      |   15|          3|    1|          3|
    |conv3_weight_ce0                        |    9|          2|    1|          2|
    |grp_subconv_1x1_1612_fu_411_bias_q0     |   15|          3|   32|         96|
    |grp_subconv_1x1_1612_fu_411_input_0_q0  |   15|          3|   32|         96|
    |grp_subconv_1x1_1612_fu_411_weight_q0   |   15|          3|   32|         96|
    |h_reg_379                               |    9|          2|    5|         10|
    |invdar10_reg_205                        |    9|          2|    4|          8|
    |invdar14_reg_217                        |    9|          2|    4|          8|
    |invdar21_reg_228                        |    9|          2|    5|         10|
    |invdar25_reg_240                        |    9|          2|    4|          8|
    |invdar26_reg_263                        |    9|          2|    5|         10|
    |invdar27_reg_275                        |    9|          2|    4|          8|
    |invdar28_reg_287                        |    9|          2|    4|          8|
    |invdar29_reg_298                        |    9|          2|    5|         10|
    |invdar30_reg_310                        |    9|          2|    4|          8|
    |invdar31_reg_322                        |    9|          2|    4|          8|
    |invdar32_reg_333                        |    9|          2|    5|         10|
    |invdar33_reg_345                        |    9|          2|    4|          8|
    |invdar34_reg_357                        |    9|          2|    4|          8|
    |invdar6_reg_193                         |    9|          2|    5|         10|
    |invdar_reg_252                          |    9|          2|    4|          8|
    |left_part_0_address0                    |   21|          4|   13|         52|
    |left_part_0_ce0                         |   15|          3|    1|          3|
    |left_part_0_d0                          |   15|          3|   32|         96|
    |right_part_0_address0                   |   21|          4|   13|         52|
    |right_part_0_ce0                        |   15|          3|    1|          3|
    |right_part_0_d0                         |   15|          3|   32|         96|
    |w_reg_390                               |    9|          2|    5|         10|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   |  690|        143|  414|       1251|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |  27|   0|   27|          0|
    |ap_reg_grp_shuffle_2415_fu_423_ap_start          |   1|   0|    1|          0|
    |ap_reg_grp_subconv_1x1_1612_fu_411_ap_start      |   1|   0|    1|          0|
    |ap_reg_grp_subconv_3x3_16_no_re_fu_401_ap_start  |   1|   0|    1|          0|
    |co_21_reg_941                                    |   5|   0|    5|          0|
    |co_reg_368                                       |   5|   0|    5|          0|
    |h_21_reg_959                                     |   5|   0|    5|          0|
    |h_reg_379                                        |   5|   0|    5|          0|
    |indvarinc11_reg_823                              |   4|   0|    4|          0|
    |indvarinc22_reg_842                              |   5|   0|    5|          0|
    |indvarinc26_reg_847                              |   4|   0|    4|          0|
    |indvarinc27_reg_866                              |   5|   0|    5|          0|
    |indvarinc28_reg_871                              |   4|   0|    4|          0|
    |indvarinc30_reg_890                              |   5|   0|    5|          0|
    |indvarinc31_reg_895                              |   4|   0|    4|          0|
    |indvarinc33_reg_914                              |   5|   0|    5|          0|
    |indvarinc34_reg_919                              |   4|   0|    4|          0|
    |indvarinc7_reg_818                               |   5|   0|    5|          0|
    |invdar10_reg_205                                 |   4|   0|    4|          0|
    |invdar14_reg_217                                 |   4|   0|    4|          0|
    |invdar21_reg_228                                 |   5|   0|    5|          0|
    |invdar25_reg_240                                 |   4|   0|    4|          0|
    |invdar26_reg_263                                 |   5|   0|    5|          0|
    |invdar27_reg_275                                 |   4|   0|    4|          0|
    |invdar28_reg_287                                 |   4|   0|    4|          0|
    |invdar29_reg_298                                 |   5|   0|    5|          0|
    |invdar30_reg_310                                 |   4|   0|    4|          0|
    |invdar31_reg_322                                 |   4|   0|    4|          0|
    |invdar32_reg_333                                 |   5|   0|    5|          0|
    |invdar33_reg_345                                 |   4|   0|    4|          0|
    |invdar34_reg_357                                 |   4|   0|    4|          0|
    |invdar6_reg_193                                  |   5|   0|    5|          0|
    |invdar_reg_252                                   |   4|   0|    4|          0|
    |tmp_349_cast_reg_946                             |   6|   0|   11|          5|
    |tmp_351_cast_reg_951                             |   5|   0|   10|          5|
    |tmp_354_cast_reg_964                             |  11|   0|   15|          4|
    |tmp_357_cast_reg_969                             |  10|   0|   15|          5|
    |tmp_359_cast_reg_987                             |  15|   0|   64|         49|
    |w_21_reg_977                                     |   5|   0|    5|          0|
    |w_reg_390                                        |   5|   0|    5|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 217|   0|  285|         68|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | ShuffleUnit0 | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | ShuffleUnit0 | return value |
|ap_start               |  in |    1| ap_ctrl_hs | ShuffleUnit0 | return value |
|ap_done                | out |    1| ap_ctrl_hs | ShuffleUnit0 | return value |
|ap_idle                | out |    1| ap_ctrl_hs | ShuffleUnit0 | return value |
|ap_ready               | out |    1| ap_ctrl_hs | ShuffleUnit0 | return value |
|input_r_address0       | out |   14|  ap_memory |    input_r   |     array    |
|input_r_ce0            | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0             |  in |   32|  ap_memory |    input_r   |     array    |
|input_r_address1       | out |   14|  ap_memory |    input_r   |     array    |
|input_r_ce1            | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q1             |  in |   32|  ap_memory |    input_r   |     array    |
|conv1_weight_address0  | out |   10|  ap_memory | conv1_weight |     array    |
|conv1_weight_ce0       | out |    1|  ap_memory | conv1_weight |     array    |
|conv1_weight_q0        |  in |   32|  ap_memory | conv1_weight |     array    |
|conv1_bias_address0    | out |    5|  ap_memory |  conv1_bias  |     array    |
|conv1_bias_ce0         | out |    1|  ap_memory |  conv1_bias  |     array    |
|conv1_bias_q0          |  in |   32|  ap_memory |  conv1_bias  |     array    |
|conv2_weight_address0  | out |    8|  ap_memory | conv2_weight |     array    |
|conv2_weight_ce0       | out |    1|  ap_memory | conv2_weight |     array    |
|conv2_weight_q0        |  in |   32|  ap_memory | conv2_weight |     array    |
|conv2_bias_address0    | out |    5|  ap_memory |  conv2_bias  |     array    |
|conv2_bias_ce0         | out |    1|  ap_memory |  conv2_bias  |     array    |
|conv2_bias_q0          |  in |   32|  ap_memory |  conv2_bias  |     array    |
|conv3_weight_address0  | out |   10|  ap_memory | conv3_weight |     array    |
|conv3_weight_ce0       | out |    1|  ap_memory | conv3_weight |     array    |
|conv3_weight_q0        |  in |   32|  ap_memory | conv3_weight |     array    |
|conv3_bias_address0    | out |    5|  ap_memory |  conv3_bias  |     array    |
|conv3_bias_ce0         | out |    1|  ap_memory |  conv3_bias  |     array    |
|conv3_bias_q0          |  in |   32|  ap_memory |  conv3_bias  |     array    |
|output_r_address0      | out |   14|  ap_memory |   output_r   |     array    |
|output_r_ce0           | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0           | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0            | out |   32|  ap_memory |   output_r   |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

