// Seed: 1203797020
module module_0 (
    id_1,
    id_2
);
  inout tri id_2;
  inout wor id_1;
  assign id_1 = 1;
  wire id_3;
  assign module_1.id_15 = 0;
  assign id_2 = -1;
endmodule
module module_1 (
    output tri1 id_0,
    output wand id_1
    , id_18,
    output wor id_2,
    input tri0 id_3,
    input tri1 id_4
    , id_19,
    input wand id_5,
    input tri0 id_6,
    output wire id_7,
    input supply0 id_8,
    output tri0 id_9,
    output supply1 id_10,
    input uwire id_11,
    output logic id_12,
    output tri1 id_13,
    output uwire id_14,
    input supply1 id_15,
    input tri0 id_16
);
  always @(id_6 or 1) begin : LABEL_0
    $clog2(61);
    ;
    id_12 <= 1;
  end
  xnor primCall (id_10, id_19, id_6, id_3, id_11, id_8, id_16, id_15, id_5, id_4, id_18);
  module_0 modCall_1 (
      id_19,
      id_19
  );
endmodule
