{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "25", "@year": "2019", "@timestamp": "2019-10-25T00:01:15.000015-04:00", "@month": "10"}, "ait:date-sort": {"@day": "01", "@year": "2000", "@month": "01"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"country": "Portugal", "postal-code": "3810", "@afid": "60024825", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Department of Electronics and Telecommunications"}, {"$": "University of Aveiro"}], "affiliation-id": {"@afid": "60024825", "@dptid": "110081807"}, "@dptid": "110081807"}, "author": [{"preferred-name": {"ce:given-name": "I.", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"preferred-name": {"ce:given-name": "A. B.", "ce:initials": "A.B.", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A."}, "@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "@type": "auth", "ce:surname": "Ferrari", "@auid": "55188033900", "ce:indexed-name": "Ferrari A.B."}]}, "citation-title": "Exploiting FPGA-based architectures and design tools for problems of reconfigurable computations", "abstracts": "\u00a9 2000 IEEE.This paper addresses the design and implementation of a configurable \"combinatorial processor\", a computational device, which can be used for solving different combinatorial problems. These can be characterized by a set of variables having a limited number of values with a corresponding set of operations that might be applied to these variables. Different mathematical models can be used to describe such tasks. We adopted a matrix representation, which is easier to treat in digital devices. The operations on discrete matrices are unique and cannot be efficiently performed on a general-purpose processor. Although the number of such operations grows exponentially with the number of variables, to solve a particular combinatorial problem a very small number of such operations is usually required. Hence the importance of providing for the dynamic change of operations. The paper presents an approach allowing the run-time modification of combinatorial computations via reloading the RAM-based configurable logic blocks of the FPGAs.", "citation-info": {"author-keywords": {"author-keyword": [{"$": "Artificial intelligence", "@xml:lang": "eng"}, {"$": "Boolean functions", "@xml:lang": "eng"}, {"$": "Circuits", "@xml:lang": "eng"}, {"$": "Computer architecture", "@xml:lang": "eng"}, {"$": "Coprocessors", "@xml:lang": "eng"}, {"$": "Field programmable gate arrays", "@xml:lang": "eng"}, {"$": "Logic design", "@xml:lang": "eng"}, {"$": "Mathematical model", "@xml:lang": "eng"}, {"$": "Reconfigurable logic", "@xml:lang": "eng"}, {"$": "Telecommunication computing", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"translated-sourcetitle": {"$": "Proceedings - 13th Symposium on Integrated Circuits and Systems Design", "@xml:lang": "eng"}, "volisspag": {"pagerange": {"@first": "347", "@last": "352"}}, "@type": "p", "isbn": [{"$": "076950843X", "@type": "electronic", "@length": "10"}, {"$": "9780769508436", "@type": "electronic", "@length": "13"}], "additional-srcinfo": {"conferenceinfo": {"confevent": {"confname": "13th Symposium on Integrated Circuits and Systems Design, SBCCI 2000", "confsponsors": {"confsponsor": [{"$": "Brazilian Computer Society (SBC)"}, {"$": "Brazilian Microelectronics Society (SBMicro)"}, {"$": "IFIP WG10.5-International Federation for Information Processing"}], "@complete": "n"}, "confnumber": "13", "conforganization": "UFRGS-Federal University of Rio Grande do Sul and UA-University of Amazonas", "confcatnumber": "PR00843", "confseriestitle": "Symposium on Integrated Circuits and Systems Design", "conflocation": {"@country": "bra", "city": "Manaus"}, "confcode": "116607", "confdate": {"enddate": {"@day": "24", "@year": "2000", "@month": "09"}, "startdate": {"@day": "18", "@year": "2000", "@month": "09"}}}}}, "sourcetitle": "Proceedings - 13th Symposium on Integrated Circuits and Systems Design", "contributor-group": [{"contributor": {"ce:given-name": "Ricardo", "@seq": "1", "ce:initials": "R.", "ce:surname": "Reis", "@role": "edit", "ce:indexed-name": "Reis R."}}, {"contributor": {"ce:given-name": "Wilhelmus", "@seq": "1", "ce:initials": "W.", "ce:surname": "Van Noije", "@role": "edit", "ce:indexed-name": "Van Noije W."}}, {"contributor": {"ce:given-name": "Jose Carlos", "@seq": "1", "ce:initials": "J.C.", "ce:surname": "Monteiro", "@role": "edit", "ce:indexed-name": "Monteiro J.C."}}], "publicationdate": {"year": "2000", "date-text": {"@xfab-added": "true", "$": "2000"}}, "sourcetitle-abbrev": "Proc. - Symp. Integr. Circuits Syst. Des.", "@country": "usa", "issuetitle": "Proceedings - 13th Symposium on Integrated Circuits and Systems Design", "publicationyear": {"@first": "2000"}, "publisher": {"publishername": "Institute of Electrical and Electronics Engineers Inc."}, "article-number": "876053", "@srcid": "21100432083"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1708"}, {"$": "2208"}]}, {"@type": "CPXCLASS", "classification": [{"classification-code": "703.1", "classification-description": "Electric Networks"}, {"classification-code": "714.2", "classification-description": "Semiconductor Devices and Integrated Circuits"}, {"classification-code": "721", "classification-description": "Computer Circuits and Logic Elements"}, {"classification-code": "722", "classification-description": "Computer Hardware"}, {"classification-code": "723.4", "classification-description": "Artificial Intelligence"}, {"classification-code": "921", "classification-description": "Applied Mathematics"}, {"classification-code": "921.1", "classification-description": "Algebra"}, {"classification-code": "961", "classification-description": "Systems Science"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "ENGI"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2016 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "31", "@year": "2015", "@timestamp": "BST 10:05:29", "@month": "12"}}, "itemidlist": {"itemid": [{"$": "607421782", "@idtype": "PUI"}, {"$": "643562155", "@idtype": "CAR-ID"}, {"$": "20155301742130", "@idtype": "CPX"}, {"$": "84951727190", "@idtype": "SCP"}, {"$": "84951727190", "@idtype": "SGR"}], "ce:doi": "10.1109/SBCCI.2000.876053"}}, "tail": {"bibliography": {"@refcount": "15", "reference": [{"ref-fulltext": "V.Sklyarov et al., \"Synthesis of Dynamically Reconfigurable Circuits for Embedded Applications\", Proceedings the 7th Japanese FPGA/PLD conference, Tokyo, 1999, pp. 31-38.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Synthesis of Dynamically Reconfigurable Circuits for Embedded Applications"}, "refd-itemidlist": {"itemid": {"$": "84951822045", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "31", "@last": "38"}}, "ref-text": "Tokyo", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}], "et-al": null}, "ref-sourcetitle": "Proceedings the 7th Japanese FPGA/PLD Conference"}}, {"ref-fulltext": "T. Tambouratzis, \"A Consensus-Function Artificial Neural Network for Map-Coloring\", IEEE Transactions on Systems, Man, and Cybernetics - Part B: Cybernetics, Vol. 28, N. 5, October 1998, pp. 721-728.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "A Consensus-Function Artificial Neural Network for Map-Coloring"}, "refd-itemidlist": {"itemid": {"$": "0032188057", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "28", "@issue": "5"}, "pagerange": {"@first": "721", "@last": "728"}}, "ref-text": "October", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Tambouratzis", "ce:indexed-name": "Tambouratzis T."}]}, "ref-sourcetitle": "IEEE Transactions on Systems, Man, and Cybernetics - Part B: Cybernetics"}}, {"ref-fulltext": "A.Zakrevskij, \"Combinatorial Problems over Logical Matrices in Logic Design and Artificial Intelligence\", Electr\u00f3nica e Telecomunica\u00e7\u00f5es, vol. 2, no. 2, pp. 261-268, 1998.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "Combinatorial Problems over Logical Matrices in Logic Design and Artificial Intelligence"}, "refd-itemidlist": {"itemid": {"$": "0009976613", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2", "@issue": "2"}, "pagerange": {"@first": "261", "@last": "268"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Zakrevskij", "ce:indexed-name": "Zakrevskij A."}]}, "ref-sourcetitle": "Electr\u00f3nica e Telecomunica\u00e7\u00f5es"}}, {"ref-fulltext": "S.Baranov, \"Logic Synthesis for Control Automata. Kluwer Academic Publishers, 1994.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "1994"}, "refd-itemidlist": {"itemid": {"$": "0003753989", "@idtype": "SGR"}}, "ref-text": "Kluwer Academic Publishers", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Baranov", "ce:indexed-name": "Baranov S."}]}, "ref-sourcetitle": "Logic Synthesis for Control Automata"}}, {"ref-fulltext": "Marco Platzner, \"Reconfigurable Accelerators for Combinatorial Problems\", Computer, April 2000, pp. 58-60.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "Reconfigurable Accelerators for Combinatorial Problems"}, "refd-itemidlist": {"itemid": {"$": "0034174021", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "58", "@last": "60"}}, "ref-text": "April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Platzner", "ce:indexed-name": "Platzner M."}]}, "ref-sourcetitle": "Computer"}}, {"ref-fulltext": "S.Brown, \"FPGA Architectural Research: A Survey\", IEEE Design & Test of Computers, Vol. 13, No 4, 1996, pp. 9-15.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "1996"}, "ref-title": {"ref-titletext": "FPGA Architectural Research: A Survey"}, "refd-itemidlist": {"itemid": {"$": "0030407224", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "13", "@issue": "4"}, "pagerange": {"@first": "9", "@last": "15"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Brown", "ce:indexed-name": "Brown S."}]}, "ref-sourcetitle": "IEEE Design & Test of Computers"}}, {"ref-fulltext": "D.Chrepacha, D.Lewis, \"DP-FPGA: An FPGA Architecture Optimised for Datapath\", VLSI Design, Vol. 4, No 4, 1996, pp. 329-343.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "1996"}, "ref-title": {"ref-titletext": "DP-FPGA: An FPGA Architecture Optimised for Datapath"}, "refd-itemidlist": {"itemid": {"$": "0029701117", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "4", "@issue": "4"}, "pagerange": {"@first": "329", "@last": "343"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Chrepacha", "ce:indexed-name": "Chrepacha D."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Lewis", "ce:indexed-name": "Lewis D."}]}, "ref-sourcetitle": "VLSI Design"}}, {"ref-fulltext": "S.Wilton, J.Rose, Z.Vranesic, \"Architecture of Centralized Field-Configurable Memory\" Proc. Third ACM Int'l Symp. On Field Programmable Gate Arrays, Assoc. For Computing Machinery, New York, 1995, pp. 97-103.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "1995"}, "ref-title": {"ref-titletext": "Architecture of Centralized Field-Configurable Memory"}, "refd-itemidlist": {"itemid": {"$": "0029204502", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "97", "@last": "103"}}, "ref-text": "Assoc. For Computing Machinery, New York", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Wilton", "ce:indexed-name": "Wilton S."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Rose", "ce:indexed-name": "Rose J."}, {"@seq": "3", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Vranesic", "ce:indexed-name": "Vranesic Z."}]}, "ref-sourcetitle": "Proc. Third ACM Int'l Symp. on Field Programmable Gate Arrays"}}, {"ref-fulltext": "A.Zakrevskij, \"Combinatorial theory of logical design. - Automatics and Computers\", Riga, Latvian Academy of Science, 1990, No 2, pp. 68-79.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "1990"}, "refd-itemidlist": {"itemid": {"$": "0010015450", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@issue": "2"}, "pagerange": {"@first": "68", "@last": "79"}}, "ref-text": "Riga, Latvian Academy of Science", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Zakrevskij", "ce:indexed-name": "Zakrevskij A."}]}, "ref-sourcetitle": "Combinatorial Theory of Logical Design. - Automatics and Computers"}}, {"ref-fulltext": "A.Zakrevskij, \"Logic synthesis of cascade networks\", Moscow, Nauka, 1981.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "1981"}, "refd-itemidlist": {"itemid": {"$": "0004151344", "@idtype": "SGR"}}, "ref-text": "Moscow, Nauka", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Zakrevskij", "ce:indexed-name": "Zakrevskij A."}]}, "ref-sourcetitle": "Logic Synthesis of Cascade Networks"}}, {"ref-fulltext": "Xilinx, XC6200 Field Programmable Gate Arrays, Product Description, April 24, 1997 (Version 1.10).", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "1997"}, "refd-itemidlist": {"itemid": {"$": "0003874879", "@idtype": "SGR"}}, "ref-text": "April 24, Version 1.10", "ref-authors": {"author": [{"@seq": "1", "@_fa": "true", "ce:surname": "Xilinx", "ce:indexed-name": "Xilinx"}]}, "ref-sourcetitle": "XC6200 Field Programmable Gate Arrays, Product Description"}}, {"ref-fulltext": "Hartej Singh et al., \"MorphoSys: A Reconfigurable Architecture for Multimedia Applications\", Proceedings of the XI Brazilian Symposium on Integrated Circuit Design, B\u00fazios, Rio de Janeiro, 1998, pp. 134-139.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "MorphoSys: A Reconfigurable Architecture for Multimedia Applications"}, "refd-itemidlist": {"itemid": {"$": "37449029565", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "134", "@last": "139"}}, "ref-text": "B\u00fazios, Rio de Janeiro", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Singh", "ce:indexed-name": "Singh H."}], "et-al": null}, "ref-sourcetitle": "Proceedings of the XI Brazilian Symposium on Integrated Circuit Design"}}, {"ref-fulltext": "V. Sklyarov, \"Synthesis and Implementation of RAM-based FSM\", Proceedings of FPL'2000, Villach, Austria, 2000.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "Synthesis and Implementation of RAM-based FSM"}, "refd-itemidlist": {"itemid": {"$": "84951745394", "@idtype": "SGR"}}, "ref-text": "Villach, Austria", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proceedings of FPL'2000"}}, {"ref-fulltext": "A.Oliveira, A.Melo, V.Sklyarov, \"Specification, Implementation and Testing of HFSMs in Dynamically Reconfigurable FPGAs\", Proceedings of the 9th International Workshop FPL'99, Glasgow, UK, 1999, pp. 314-322.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Specification, Implementation and Testing of HFSMs in Dynamically Reconfigurable FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84951836279", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "314", "@last": "322"}}, "ref-text": "Glasgow, UK", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Oliveira", "ce:indexed-name": "Oliveira A."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Melo", "ce:indexed-name": "Melo A."}, {"@seq": "3", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proceedings of the 9th International Workshop FPL'99"}}, {"ref-fulltext": "1999 Xilinx Data Book, 1999.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "refd-itemidlist": {"itemid": {"$": "84951781271", "@idtype": "SGR"}}, "ref-sourcetitle": "1999 Xilinx Data Book"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60024825", "affilname": "Universidade de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825", "affiliation-country": "Portugal"}, "coredata": {"srctype": "p", "eid": "2-s2.0-84951727190", "dc:description": "\u00a9 2000 IEEE.This paper addresses the design and implementation of a configurable \"combinatorial processor\", a computational device, which can be used for solving different combinatorial problems. These can be characterized by a set of variables having a limited number of values with a corresponding set of operations that might be applied to these variables. Different mathematical models can be used to describe such tasks. We adopted a matrix representation, which is easier to treat in digital devices. The operations on discrete matrices are unique and cannot be efficiently performed on a general-purpose processor. Although the number of such operations grows exponentially with the number of variables, to solve a particular combinatorial problem a very small number of such operations is usually required. Hence the importance of providing for the dynamic change of operations. The paper presents an approach allowing the run-time modification of combinatorial computations via reloading the RAM-based configurable logic blocks of the FPGAs.", "prism:coverDate": "2000-01-01", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84951727190", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"preferred-name": {"ce:given-name": "I.", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84951727190"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84951727190&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84951727190&origin=inward"}], "prism:isbn": [{"$": "076950843X"}, {"$": "9780769508436"}], "prism:publicationName": "Proceedings - 13th Symposium on Integrated Circuits and Systems Design", "source-id": "21100432083", "citedby-count": "4", "subtype": "cp", "prism:pageRange": "347-352", "dc:title": "Exploiting FPGA-based architectures and design tools for problems of reconfigurable computations", "prism:endingPage": "352", "openaccess": "2", "openaccessFlag": null, "prism:doi": "10.1109/SBCCI.2000.876053", "prism:startingPage": "347", "article-number": "876053", "dc:identifier": "SCOPUS_ID:84951727190", "dc:publisher": "Institute of Electrical and Electronics Engineers Inc."}, "idxterms": {"mainterm": [{"$": "Co-processors", "@weight": "b", "@candidate": "n"}, {"$": "Combinatorial problem", "@weight": "b", "@candidate": "n"}, {"$": "Configurable Logic Blocks", "@weight": "b", "@candidate": "n"}, {"$": "Design and implementations", "@weight": "b", "@candidate": "n"}, {"$": "FPGA-based architectures", "@weight": "b", "@candidate": "n"}, {"$": "General purpose processors", "@weight": "b", "@candidate": "n"}, {"$": "Matrix representation", "@weight": "b", "@candidate": "n"}, {"$": "Reconfigurable logic", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Artificial intelligence"}, {"@_fa": "true", "$": "Boolean functions"}, {"@_fa": "true", "$": "Circuits"}, {"@_fa": "true", "$": "Computer architecture"}, {"@_fa": "true", "$": "Coprocessors"}, {"@_fa": "true", "$": "Field programmable gate arrays"}, {"@_fa": "true", "$": "Logic design"}, {"@_fa": "true", "$": "Mathematical model"}, {"@_fa": "true", "$": "Reconfigurable logic"}, {"@_fa": "true", "$": "Telecommunication computing"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Hardware and Architecture", "@code": "1708", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"preferred-name": {"ce:given-name": "I.", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"preferred-name": {"ce:given-name": "A. B.", "ce:initials": "A.B.", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A."}, "@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Ferrari", "@auid": "55188033900", "author-url": "https://api.elsevier.com/content/author/author_id/55188033900", "ce:indexed-name": "Ferrari A.B."}]}}