Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date             : Thu Nov 30 14:30:05 2017
| Host             : DESKTOP-N2UMQR8 running 64-bit major release  (build 9200)
| Command          : report_power -file openmips_min_sopc_power_routed.rpt -pb openmips_min_sopc_power_summary_routed.pb -rpx openmips_min_sopc_power_routed.rpx
| Design           : openmips_min_sopc
| Device           : xc7a100tfgg676-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.102        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.005        |
| Device Static (W)        | 0.097        |
| Effective TJA (C/W)      | 2.6          |
| Max Ambient (C)          | 99.7         |
| Junction Temperature (C) | 25.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.002 |        3 |       --- |             --- |
| Slice Logic              |    <0.001 |     3174 |       --- |             --- |
|   LUT as Logic           |    <0.001 |     1697 |     63400 |            2.68 |
|   CARRY4                 |    <0.001 |      132 |     15850 |            0.83 |
|   Register               |    <0.001 |     1018 |    126800 |            0.80 |
|   F7/F8 Muxes            |    <0.001 |       14 |     63400 |            0.02 |
|   BUFG                   |    <0.001 |        5 |        32 |           15.63 |
|   Others                 |     0.000 |       20 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |       68 |     19000 |            0.36 |
| Signals                  |    <0.001 |     2988 |       --- |             --- |
| DSPs                     |    <0.001 |        4 |       240 |            1.67 |
| I/O                      |     0.002 |       39 |       300 |           13.00 |
| Static Power             |     0.097 |          |           |                 |
| Total                    |     0.102 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.018 |       0.003 |      0.015 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            20.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------+-----------+
| Name                             | Power (W) |
+----------------------------------+-----------+
| openmips_min_sopc                |     0.005 |
|   cpu0                           |     0.003 |
|     ctrl0                        |    <0.001 |
|     div0                         |    <0.001 |
|     ex0                          |    <0.001 |
|     ex_mem0                      |    <0.001 |
|     hilo0                        |    <0.001 |
|     id0                          |    <0.001 |
|     id_ex0                       |    <0.001 |
|     if_id0                       |    <0.001 |
|     mem0                         |    <0.001 |
|     mem_wb0                      |    <0.001 |
|     pc_rom0                      |    <0.001 |
|     regfile0                     |    <0.001 |
|       register_reg_r1_0_31_0_5   |    <0.001 |
|       register_reg_r1_0_31_12_17 |    <0.001 |
|       register_reg_r1_0_31_18_23 |    <0.001 |
|       register_reg_r1_0_31_24_29 |    <0.001 |
|       register_reg_r1_0_31_30_31 |    <0.001 |
|       register_reg_r1_0_31_6_11  |    <0.001 |
|       register_reg_r2_0_31_0_5   |    <0.001 |
|       register_reg_r2_0_31_12_17 |    <0.001 |
|       register_reg_r2_0_31_18_23 |    <0.001 |
|       register_reg_r2_0_31_24_29 |    <0.001 |
|       register_reg_r2_0_31_30_31 |    <0.001 |
|       register_reg_r2_0_31_6_11  |    <0.001 |
|       register_reg_r3_0_31_0_5   |    <0.001 |
|       register_reg_r3_0_31_12_17 |    <0.001 |
|       register_reg_r3_0_31_18_23 |    <0.001 |
|       register_reg_r3_0_31_24_29 |    <0.001 |
|       register_reg_r3_0_31_6_11  |    <0.001 |
+----------------------------------+-----------+


