
CDFR release 1.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001525c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000023f8  0801540c  0801540c  0002540c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017804  08017804  000301ec  2**0
                  CONTENTS
  4 .ARM          00000008  08017804  08017804  00027804  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801780c  0801780c  000301ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801780c  0801780c  0002780c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08017810  08017810  00027810  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  08017814  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000830c  200001ec  08017a00  000301ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200084f8  08017a00  000384f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00042f93  00000000  00000000  0003021c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007fac  00000000  00000000  000731af  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000022e8  00000000  00000000  0007b160  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002060  00000000  00000000  0007d448  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00034406  00000000  00000000  0007f4a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0002fbfc  00000000  00000000  000b38ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f6ac6  00000000  00000000  000e34aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001d9f70  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009558  00000000  00000000  001d9fec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080153f4 	.word	0x080153f4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001f0 	.word	0x200001f0
 80001ec:	080153f4 	.word	0x080153f4

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b972 	b.w	800058c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	4688      	mov	r8, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14b      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4615      	mov	r5, r2
 80002d2:	d967      	bls.n	80003a4 <__udivmoddi4+0xe4>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0720 	rsb	r7, r2, #32
 80002de:	fa01 f302 	lsl.w	r3, r1, r2
 80002e2:	fa20 f707 	lsr.w	r7, r0, r7
 80002e6:	4095      	lsls	r5, r2
 80002e8:	ea47 0803 	orr.w	r8, r7, r3
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002f8:	fa1f fc85 	uxth.w	ip, r5
 80002fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000300:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000304:	fb07 f10c 	mul.w	r1, r7, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000312:	f080 811b 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8118 	bls.w	800054c <__udivmoddi4+0x28c>
 800031c:	3f02      	subs	r7, #2
 800031e:	442b      	add	r3, r5
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0fe 	udiv	r0, r3, lr
 8000328:	fb0e 3310 	mls	r3, lr, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fc0c 	mul.w	ip, r0, ip
 8000334:	45a4      	cmp	ip, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	192c      	adds	r4, r5, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800033e:	f080 8107 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000342:	45a4      	cmp	ip, r4
 8000344:	f240 8104 	bls.w	8000550 <__udivmoddi4+0x290>
 8000348:	3802      	subs	r0, #2
 800034a:	442c      	add	r4, r5
 800034c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000350:	eba4 040c 	sub.w	r4, r4, ip
 8000354:	2700      	movs	r7, #0
 8000356:	b11e      	cbz	r6, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c6 4300 	strd	r4, r3, [r6]
 8000360:	4639      	mov	r1, r7
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0xbe>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80eb 	beq.w	8000546 <__udivmoddi4+0x286>
 8000370:	2700      	movs	r7, #0
 8000372:	e9c6 0100 	strd	r0, r1, [r6]
 8000376:	4638      	mov	r0, r7
 8000378:	4639      	mov	r1, r7
 800037a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037e:	fab3 f783 	clz	r7, r3
 8000382:	2f00      	cmp	r7, #0
 8000384:	d147      	bne.n	8000416 <__udivmoddi4+0x156>
 8000386:	428b      	cmp	r3, r1
 8000388:	d302      	bcc.n	8000390 <__udivmoddi4+0xd0>
 800038a:	4282      	cmp	r2, r0
 800038c:	f200 80fa 	bhi.w	8000584 <__udivmoddi4+0x2c4>
 8000390:	1a84      	subs	r4, r0, r2
 8000392:	eb61 0303 	sbc.w	r3, r1, r3
 8000396:	2001      	movs	r0, #1
 8000398:	4698      	mov	r8, r3
 800039a:	2e00      	cmp	r6, #0
 800039c:	d0e0      	beq.n	8000360 <__udivmoddi4+0xa0>
 800039e:	e9c6 4800 	strd	r4, r8, [r6]
 80003a2:	e7dd      	b.n	8000360 <__udivmoddi4+0xa0>
 80003a4:	b902      	cbnz	r2, 80003a8 <__udivmoddi4+0xe8>
 80003a6:	deff      	udf	#255	; 0xff
 80003a8:	fab2 f282 	clz	r2, r2
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f040 808f 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b2:	1b49      	subs	r1, r1, r5
 80003b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003b8:	fa1f f885 	uxth.w	r8, r5
 80003bc:	2701      	movs	r7, #1
 80003be:	fbb1 fcfe 	udiv	ip, r1, lr
 80003c2:	0c23      	lsrs	r3, r4, #16
 80003c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003cc:	fb08 f10c 	mul.w	r1, r8, ip
 80003d0:	4299      	cmp	r1, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d4:	18eb      	adds	r3, r5, r3
 80003d6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4299      	cmp	r1, r3
 80003de:	f200 80cd 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003e2:	4684      	mov	ip, r0
 80003e4:	1a59      	subs	r1, r3, r1
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80003f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003f4:	fb08 f800 	mul.w	r8, r8, r0
 80003f8:	45a0      	cmp	r8, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x14c>
 80003fc:	192c      	adds	r4, r5, r4
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x14a>
 8000404:	45a0      	cmp	r8, r4
 8000406:	f200 80b6 	bhi.w	8000576 <__udivmoddi4+0x2b6>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 0408 	sub.w	r4, r4, r8
 8000410:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000414:	e79f      	b.n	8000356 <__udivmoddi4+0x96>
 8000416:	f1c7 0c20 	rsb	ip, r7, #32
 800041a:	40bb      	lsls	r3, r7
 800041c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000420:	ea4e 0e03 	orr.w	lr, lr, r3
 8000424:	fa01 f407 	lsl.w	r4, r1, r7
 8000428:	fa20 f50c 	lsr.w	r5, r0, ip
 800042c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000430:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000434:	4325      	orrs	r5, r4
 8000436:	fbb3 f9f8 	udiv	r9, r3, r8
 800043a:	0c2c      	lsrs	r4, r5, #16
 800043c:	fb08 3319 	mls	r3, r8, r9, r3
 8000440:	fa1f fa8e 	uxth.w	sl, lr
 8000444:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000448:	fb09 f40a 	mul.w	r4, r9, sl
 800044c:	429c      	cmp	r4, r3
 800044e:	fa02 f207 	lsl.w	r2, r2, r7
 8000452:	fa00 f107 	lsl.w	r1, r0, r7
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1e 0303 	adds.w	r3, lr, r3
 800045c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000460:	f080 8087 	bcs.w	8000572 <__udivmoddi4+0x2b2>
 8000464:	429c      	cmp	r4, r3
 8000466:	f240 8084 	bls.w	8000572 <__udivmoddi4+0x2b2>
 800046a:	f1a9 0902 	sub.w	r9, r9, #2
 800046e:	4473      	add	r3, lr
 8000470:	1b1b      	subs	r3, r3, r4
 8000472:	b2ad      	uxth	r5, r5
 8000474:	fbb3 f0f8 	udiv	r0, r3, r8
 8000478:	fb08 3310 	mls	r3, r8, r0, r3
 800047c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000480:	fb00 fa0a 	mul.w	sl, r0, sl
 8000484:	45a2      	cmp	sl, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1e 0404 	adds.w	r4, lr, r4
 800048c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000490:	d26b      	bcs.n	800056a <__udivmoddi4+0x2aa>
 8000492:	45a2      	cmp	sl, r4
 8000494:	d969      	bls.n	800056a <__udivmoddi4+0x2aa>
 8000496:	3802      	subs	r0, #2
 8000498:	4474      	add	r4, lr
 800049a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800049e:	fba0 8902 	umull	r8, r9, r0, r2
 80004a2:	eba4 040a 	sub.w	r4, r4, sl
 80004a6:	454c      	cmp	r4, r9
 80004a8:	46c2      	mov	sl, r8
 80004aa:	464b      	mov	r3, r9
 80004ac:	d354      	bcc.n	8000558 <__udivmoddi4+0x298>
 80004ae:	d051      	beq.n	8000554 <__udivmoddi4+0x294>
 80004b0:	2e00      	cmp	r6, #0
 80004b2:	d069      	beq.n	8000588 <__udivmoddi4+0x2c8>
 80004b4:	ebb1 050a 	subs.w	r5, r1, sl
 80004b8:	eb64 0403 	sbc.w	r4, r4, r3
 80004bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004c0:	40fd      	lsrs	r5, r7
 80004c2:	40fc      	lsrs	r4, r7
 80004c4:	ea4c 0505 	orr.w	r5, ip, r5
 80004c8:	e9c6 5400 	strd	r5, r4, [r6]
 80004cc:	2700      	movs	r7, #0
 80004ce:	e747      	b.n	8000360 <__udivmoddi4+0xa0>
 80004d0:	f1c2 0320 	rsb	r3, r2, #32
 80004d4:	fa20 f703 	lsr.w	r7, r0, r3
 80004d8:	4095      	lsls	r5, r2
 80004da:	fa01 f002 	lsl.w	r0, r1, r2
 80004de:	fa21 f303 	lsr.w	r3, r1, r3
 80004e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004e6:	4338      	orrs	r0, r7
 80004e8:	0c01      	lsrs	r1, r0, #16
 80004ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ee:	fa1f f885 	uxth.w	r8, r5
 80004f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb07 f308 	mul.w	r3, r7, r8
 80004fe:	428b      	cmp	r3, r1
 8000500:	fa04 f402 	lsl.w	r4, r4, r2
 8000504:	d907      	bls.n	8000516 <__udivmoddi4+0x256>
 8000506:	1869      	adds	r1, r5, r1
 8000508:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800050c:	d22f      	bcs.n	800056e <__udivmoddi4+0x2ae>
 800050e:	428b      	cmp	r3, r1
 8000510:	d92d      	bls.n	800056e <__udivmoddi4+0x2ae>
 8000512:	3f02      	subs	r7, #2
 8000514:	4429      	add	r1, r5
 8000516:	1acb      	subs	r3, r1, r3
 8000518:	b281      	uxth	r1, r0
 800051a:	fbb3 f0fe 	udiv	r0, r3, lr
 800051e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000522:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000526:	fb00 f308 	mul.w	r3, r0, r8
 800052a:	428b      	cmp	r3, r1
 800052c:	d907      	bls.n	800053e <__udivmoddi4+0x27e>
 800052e:	1869      	adds	r1, r5, r1
 8000530:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000534:	d217      	bcs.n	8000566 <__udivmoddi4+0x2a6>
 8000536:	428b      	cmp	r3, r1
 8000538:	d915      	bls.n	8000566 <__udivmoddi4+0x2a6>
 800053a:	3802      	subs	r0, #2
 800053c:	4429      	add	r1, r5
 800053e:	1ac9      	subs	r1, r1, r3
 8000540:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000544:	e73b      	b.n	80003be <__udivmoddi4+0xfe>
 8000546:	4637      	mov	r7, r6
 8000548:	4630      	mov	r0, r6
 800054a:	e709      	b.n	8000360 <__udivmoddi4+0xa0>
 800054c:	4607      	mov	r7, r0
 800054e:	e6e7      	b.n	8000320 <__udivmoddi4+0x60>
 8000550:	4618      	mov	r0, r3
 8000552:	e6fb      	b.n	800034c <__udivmoddi4+0x8c>
 8000554:	4541      	cmp	r1, r8
 8000556:	d2ab      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 8000558:	ebb8 0a02 	subs.w	sl, r8, r2
 800055c:	eb69 020e 	sbc.w	r2, r9, lr
 8000560:	3801      	subs	r0, #1
 8000562:	4613      	mov	r3, r2
 8000564:	e7a4      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000566:	4660      	mov	r0, ip
 8000568:	e7e9      	b.n	800053e <__udivmoddi4+0x27e>
 800056a:	4618      	mov	r0, r3
 800056c:	e795      	b.n	800049a <__udivmoddi4+0x1da>
 800056e:	4667      	mov	r7, ip
 8000570:	e7d1      	b.n	8000516 <__udivmoddi4+0x256>
 8000572:	4681      	mov	r9, r0
 8000574:	e77c      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000576:	3802      	subs	r0, #2
 8000578:	442c      	add	r4, r5
 800057a:	e747      	b.n	800040c <__udivmoddi4+0x14c>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	442b      	add	r3, r5
 8000582:	e72f      	b.n	80003e4 <__udivmoddi4+0x124>
 8000584:	4638      	mov	r0, r7
 8000586:	e708      	b.n	800039a <__udivmoddi4+0xda>
 8000588:	4637      	mov	r7, r6
 800058a:	e6e9      	b.n	8000360 <__udivmoddi4+0xa0>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <VL53L1X_SetI2CAddress>:
	pVersion->revision = VL53L1X_IMPLEMENTATION_VER_REVISION;
	return Status;
}

VL53L1X_ERROR VL53L1X_SetI2CAddress(VL53L1_Dev_t dev, uint8_t new_address)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b084      	sub	sp, #16
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
 8000598:	460b      	mov	r3, r1
 800059a:	70fb      	strb	r3, [r7, #3]
	VL53L1X_ERROR status = 0;
 800059c:	2300      	movs	r3, #0
 800059e:	73fb      	strb	r3, [r7, #15]

	status = VL53L1_WrByte(&dev, VL53L1_I2C_SLAVE__DEVICE_ADDRESS, new_address >> 1);
 80005a0:	78fb      	ldrb	r3, [r7, #3]
 80005a2:	085b      	lsrs	r3, r3, #1
 80005a4:	b2da      	uxtb	r2, r3
 80005a6:	1d3b      	adds	r3, r7, #4
 80005a8:	2101      	movs	r1, #1
 80005aa:	4618      	mov	r0, r3
 80005ac:	f000 f99c 	bl	80008e8 <VL53L1_WrByte>
 80005b0:	4603      	mov	r3, r0
 80005b2:	73fb      	strb	r3, [r7, #15]
	return status;
 80005b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80005b8:	4618      	mov	r0, r3
 80005ba:	3710      	adds	r7, #16
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd80      	pop	{r7, pc}

080005c0 <VL53L1X_SensorInit>:

VL53L1X_ERROR VL53L1X_SensorInit(VL53L1_Dev_t dev)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b084      	sub	sp, #16
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
	VL53L1X_ERROR status = 0;
 80005c8:	2300      	movs	r3, #0
 80005ca:	73bb      	strb	r3, [r7, #14]
	uint8_t Addr = 0x00, tmp=0;
 80005cc:	2300      	movs	r3, #0
 80005ce:	73fb      	strb	r3, [r7, #15]
 80005d0:	2300      	movs	r3, #0
 80005d2:	737b      	strb	r3, [r7, #13]

	for (Addr = 0x2D; Addr <= 0x87; Addr++){
 80005d4:	232d      	movs	r3, #45	; 0x2d
 80005d6:	73fb      	strb	r3, [r7, #15]
 80005d8:	e00e      	b.n	80005f8 <VL53L1X_SensorInit+0x38>
		status = VL53L1_WrByte(&dev, Addr, VL51L1X_DEFAULT_CONFIGURATION[Addr - 0x2D]);
 80005da:	7bfb      	ldrb	r3, [r7, #15]
 80005dc:	b299      	uxth	r1, r3
 80005de:	7bfb      	ldrb	r3, [r7, #15]
 80005e0:	3b2d      	subs	r3, #45	; 0x2d
 80005e2:	4a20      	ldr	r2, [pc, #128]	; (8000664 <VL53L1X_SensorInit+0xa4>)
 80005e4:	5cd2      	ldrb	r2, [r2, r3]
 80005e6:	1d3b      	adds	r3, r7, #4
 80005e8:	4618      	mov	r0, r3
 80005ea:	f000 f97d 	bl	80008e8 <VL53L1_WrByte>
 80005ee:	4603      	mov	r3, r0
 80005f0:	73bb      	strb	r3, [r7, #14]
	for (Addr = 0x2D; Addr <= 0x87; Addr++){
 80005f2:	7bfb      	ldrb	r3, [r7, #15]
 80005f4:	3301      	adds	r3, #1
 80005f6:	73fb      	strb	r3, [r7, #15]
 80005f8:	7bfb      	ldrb	r3, [r7, #15]
 80005fa:	2b87      	cmp	r3, #135	; 0x87
 80005fc:	d9ed      	bls.n	80005da <VL53L1X_SensorInit+0x1a>
	}
	status = VL53L1X_StartRanging(dev);
 80005fe:	6878      	ldr	r0, [r7, #4]
 8000600:	f000 f86c 	bl	80006dc <VL53L1X_StartRanging>
 8000604:	4603      	mov	r3, r0
 8000606:	73bb      	strb	r3, [r7, #14]
	while(tmp==0){
 8000608:	e007      	b.n	800061a <VL53L1X_SensorInit+0x5a>
			status = VL53L1X_CheckForDataReady(dev, &tmp);
 800060a:	f107 030d 	add.w	r3, r7, #13
 800060e:	4619      	mov	r1, r3
 8000610:	6878      	ldr	r0, [r7, #4]
 8000612:	f000 f88b 	bl	800072c <VL53L1X_CheckForDataReady>
 8000616:	4603      	mov	r3, r0
 8000618:	73bb      	strb	r3, [r7, #14]
	while(tmp==0){
 800061a:	7b7b      	ldrb	r3, [r7, #13]
 800061c:	2b00      	cmp	r3, #0
 800061e:	d0f4      	beq.n	800060a <VL53L1X_SensorInit+0x4a>
	}
	tmp  = 0;
 8000620:	2300      	movs	r3, #0
 8000622:	737b      	strb	r3, [r7, #13]
	status = VL53L1X_ClearInterrupt(dev);
 8000624:	6878      	ldr	r0, [r7, #4]
 8000626:	f000 f81f 	bl	8000668 <VL53L1X_ClearInterrupt>
 800062a:	4603      	mov	r3, r0
 800062c:	73bb      	strb	r3, [r7, #14]
	status = VL53L1X_StopRanging(dev);
 800062e:	6878      	ldr	r0, [r7, #4]
 8000630:	f000 f868 	bl	8000704 <VL53L1X_StopRanging>
 8000634:	4603      	mov	r3, r0
 8000636:	73bb      	strb	r3, [r7, #14]
	status = VL53L1_WrByte(&dev, VL53L1_VHV_CONFIG__TIMEOUT_MACROP_LOOP_BOUND, 0x09); /* two bounds VHV */
 8000638:	1d3b      	adds	r3, r7, #4
 800063a:	2209      	movs	r2, #9
 800063c:	2108      	movs	r1, #8
 800063e:	4618      	mov	r0, r3
 8000640:	f000 f952 	bl	80008e8 <VL53L1_WrByte>
 8000644:	4603      	mov	r3, r0
 8000646:	73bb      	strb	r3, [r7, #14]
	status = VL53L1_WrByte(&dev, 0x0B, 0); /* start VHV from the previous temperature */
 8000648:	1d3b      	adds	r3, r7, #4
 800064a:	2200      	movs	r2, #0
 800064c:	210b      	movs	r1, #11
 800064e:	4618      	mov	r0, r3
 8000650:	f000 f94a 	bl	80008e8 <VL53L1_WrByte>
 8000654:	4603      	mov	r3, r0
 8000656:	73bb      	strb	r3, [r7, #14]
	return status;
 8000658:	f997 300e 	ldrsb.w	r3, [r7, #14]
}
 800065c:	4618      	mov	r0, r3
 800065e:	3710      	adds	r7, #16
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}
 8000664:	08017600 	.word	0x08017600

08000668 <VL53L1X_ClearInterrupt>:

VL53L1X_ERROR VL53L1X_ClearInterrupt(VL53L1_Dev_t dev)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b084      	sub	sp, #16
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
	VL53L1X_ERROR status = 0;
 8000670:	2300      	movs	r3, #0
 8000672:	73fb      	strb	r3, [r7, #15]

	status = VL53L1_WrByte(&dev, SYSTEM__INTERRUPT_CLEAR, 0x01);
 8000674:	1d3b      	adds	r3, r7, #4
 8000676:	2201      	movs	r2, #1
 8000678:	2186      	movs	r1, #134	; 0x86
 800067a:	4618      	mov	r0, r3
 800067c:	f000 f934 	bl	80008e8 <VL53L1_WrByte>
 8000680:	4603      	mov	r3, r0
 8000682:	73fb      	strb	r3, [r7, #15]
	return status;
 8000684:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000688:	4618      	mov	r0, r3
 800068a:	3710      	adds	r7, #16
 800068c:	46bd      	mov	sp, r7
 800068e:	bd80      	pop	{r7, pc}

08000690 <VL53L1X_GetInterruptPolarity>:
	status = VL53L1_WrByte(&dev, GPIO_HV_MUX__CTRL, Temp | (!(NewPolarity & 1)) << 4);
	return status;
}

VL53L1X_ERROR VL53L1X_GetInterruptPolarity(VL53L1_Dev_t dev, uint8_t *pInterruptPolarity)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b084      	sub	sp, #16
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
 8000698:	6039      	str	r1, [r7, #0]
	uint8_t Temp;
	VL53L1X_ERROR status = 0;
 800069a:	2300      	movs	r3, #0
 800069c:	73fb      	strb	r3, [r7, #15]

	status = VL53L1_RdByte(&dev, GPIO_HV_MUX__CTRL, &Temp);
 800069e:	f107 020e 	add.w	r2, r7, #14
 80006a2:	1d3b      	adds	r3, r7, #4
 80006a4:	2130      	movs	r1, #48	; 0x30
 80006a6:	4618      	mov	r0, r3
 80006a8:	f000 f938 	bl	800091c <VL53L1_RdByte>
 80006ac:	4603      	mov	r3, r0
 80006ae:	73fb      	strb	r3, [r7, #15]
	Temp = Temp & 0x10;
 80006b0:	7bbb      	ldrb	r3, [r7, #14]
 80006b2:	f003 0310 	and.w	r3, r3, #16
 80006b6:	b2db      	uxtb	r3, r3
 80006b8:	73bb      	strb	r3, [r7, #14]
	*pInterruptPolarity = !(Temp>>4);
 80006ba:	7bbb      	ldrb	r3, [r7, #14]
 80006bc:	091b      	lsrs	r3, r3, #4
 80006be:	b2db      	uxtb	r3, r3
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	bf0c      	ite	eq
 80006c4:	2301      	moveq	r3, #1
 80006c6:	2300      	movne	r3, #0
 80006c8:	b2db      	uxtb	r3, r3
 80006ca:	461a      	mov	r2, r3
 80006cc:	683b      	ldr	r3, [r7, #0]
 80006ce:	701a      	strb	r2, [r3, #0]
	return status;
 80006d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80006d4:	4618      	mov	r0, r3
 80006d6:	3710      	adds	r7, #16
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}

080006dc <VL53L1X_StartRanging>:

VL53L1X_ERROR VL53L1X_StartRanging(VL53L1_Dev_t dev)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b084      	sub	sp, #16
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
	VL53L1X_ERROR status = 0;
 80006e4:	2300      	movs	r3, #0
 80006e6:	73fb      	strb	r3, [r7, #15]

	status = VL53L1_WrByte(&dev, SYSTEM__MODE_START, 0x40);	/* Enable VL53L1X */
 80006e8:	1d3b      	adds	r3, r7, #4
 80006ea:	2240      	movs	r2, #64	; 0x40
 80006ec:	2187      	movs	r1, #135	; 0x87
 80006ee:	4618      	mov	r0, r3
 80006f0:	f000 f8fa 	bl	80008e8 <VL53L1_WrByte>
 80006f4:	4603      	mov	r3, r0
 80006f6:	73fb      	strb	r3, [r7, #15]
	return status;
 80006f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80006fc:	4618      	mov	r0, r3
 80006fe:	3710      	adds	r7, #16
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}

08000704 <VL53L1X_StopRanging>:

VL53L1X_ERROR VL53L1X_StopRanging(VL53L1_Dev_t dev)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b084      	sub	sp, #16
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
	VL53L1X_ERROR status = 0;
 800070c:	2300      	movs	r3, #0
 800070e:	73fb      	strb	r3, [r7, #15]

	status = VL53L1_WrByte(&dev, SYSTEM__MODE_START, 0x00);	/* Disable VL53L1X */
 8000710:	1d3b      	adds	r3, r7, #4
 8000712:	2200      	movs	r2, #0
 8000714:	2187      	movs	r1, #135	; 0x87
 8000716:	4618      	mov	r0, r3
 8000718:	f000 f8e6 	bl	80008e8 <VL53L1_WrByte>
 800071c:	4603      	mov	r3, r0
 800071e:	73fb      	strb	r3, [r7, #15]
	return status;
 8000720:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000724:	4618      	mov	r0, r3
 8000726:	3710      	adds	r7, #16
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}

0800072c <VL53L1X_CheckForDataReady>:

VL53L1X_ERROR VL53L1X_CheckForDataReady(VL53L1_Dev_t dev, uint8_t *isDataReady)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b084      	sub	sp, #16
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
 8000734:	6039      	str	r1, [r7, #0]
	uint8_t Temp;
	uint8_t IntPol;
	VL53L1X_ERROR status = 0;
 8000736:	2300      	movs	r3, #0
 8000738:	73fb      	strb	r3, [r7, #15]

	status = VL53L1X_GetInterruptPolarity(dev, &IntPol);
 800073a:	f107 030d 	add.w	r3, r7, #13
 800073e:	4619      	mov	r1, r3
 8000740:	6878      	ldr	r0, [r7, #4]
 8000742:	f7ff ffa5 	bl	8000690 <VL53L1X_GetInterruptPolarity>
 8000746:	4603      	mov	r3, r0
 8000748:	73fb      	strb	r3, [r7, #15]
	status = VL53L1_RdByte(&dev, GPIO__TIO_HV_STATUS, &Temp);
 800074a:	f107 020e 	add.w	r2, r7, #14
 800074e:	1d3b      	adds	r3, r7, #4
 8000750:	2131      	movs	r1, #49	; 0x31
 8000752:	4618      	mov	r0, r3
 8000754:	f000 f8e2 	bl	800091c <VL53L1_RdByte>
 8000758:	4603      	mov	r3, r0
 800075a:	73fb      	strb	r3, [r7, #15]
	/* Read in the register to check if a new value is available */
	if (status == 0){
 800075c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000760:	2b00      	cmp	r3, #0
 8000762:	d10c      	bne.n	800077e <VL53L1X_CheckForDataReady+0x52>
		if ((Temp & 1) == IntPol)
 8000764:	7bbb      	ldrb	r3, [r7, #14]
 8000766:	f003 0301 	and.w	r3, r3, #1
 800076a:	7b7a      	ldrb	r2, [r7, #13]
 800076c:	4293      	cmp	r3, r2
 800076e:	d103      	bne.n	8000778 <VL53L1X_CheckForDataReady+0x4c>
			*isDataReady = 1;
 8000770:	683b      	ldr	r3, [r7, #0]
 8000772:	2201      	movs	r2, #1
 8000774:	701a      	strb	r2, [r3, #0]
 8000776:	e002      	b.n	800077e <VL53L1X_CheckForDataReady+0x52>
		else
			*isDataReady = 0;
 8000778:	683b      	ldr	r3, [r7, #0]
 800077a:	2200      	movs	r2, #0
 800077c:	701a      	strb	r2, [r3, #0]
	}
	return status;
 800077e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000782:	4618      	mov	r0, r3
 8000784:	3710      	adds	r7, #16
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}

0800078a <VL53L1X_BootState>:
	*pIM= (uint16_t)(*pIM/(ClockPLL*1.065));
	return status;
}

VL53L1X_ERROR VL53L1X_BootState(VL53L1_Dev_t dev, uint8_t *state)
{
 800078a:	b580      	push	{r7, lr}
 800078c:	b084      	sub	sp, #16
 800078e:	af00      	add	r7, sp, #0
 8000790:	6078      	str	r0, [r7, #4]
 8000792:	6039      	str	r1, [r7, #0]
	VL53L1X_ERROR status = 0;
 8000794:	2300      	movs	r3, #0
 8000796:	73fb      	strb	r3, [r7, #15]
	uint8_t tmp = 0;
 8000798:	2300      	movs	r3, #0
 800079a:	73bb      	strb	r3, [r7, #14]

	status = VL53L1_RdByte(&dev,VL53L1_FIRMWARE__SYSTEM_STATUS, &tmp);
 800079c:	f107 020e 	add.w	r2, r7, #14
 80007a0:	1d3b      	adds	r3, r7, #4
 80007a2:	21e5      	movs	r1, #229	; 0xe5
 80007a4:	4618      	mov	r0, r3
 80007a6:	f000 f8b9 	bl	800091c <VL53L1_RdByte>
 80007aa:	4603      	mov	r3, r0
 80007ac:	73fb      	strb	r3, [r7, #15]
	*state = tmp;
 80007ae:	7bba      	ldrb	r2, [r7, #14]
 80007b0:	683b      	ldr	r3, [r7, #0]
 80007b2:	701a      	strb	r2, [r3, #0]
	return status;
 80007b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80007b8:	4618      	mov	r0, r3
 80007ba:	3710      	adds	r7, #16
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}

080007c0 <VL53L1X_GetDistance>:
	*sensorId = tmp;
	return status;
}

VL53L1X_ERROR VL53L1X_GetDistance(VL53L1_Dev_t dev, uint16_t *distance)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b084      	sub	sp, #16
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
 80007c8:	6039      	str	r1, [r7, #0]
	VL53L1X_ERROR status = 0;
 80007ca:	2300      	movs	r3, #0
 80007cc:	73fb      	strb	r3, [r7, #15]
	uint16_t tmp;

	status = (VL53L1_RdWord(&dev,
 80007ce:	f107 020c 	add.w	r2, r7, #12
 80007d2:	1d3b      	adds	r3, r7, #4
 80007d4:	2196      	movs	r1, #150	; 0x96
 80007d6:	4618      	mov	r0, r3
 80007d8:	f000 f8b9 	bl	800094e <VL53L1_RdWord>
 80007dc:	4603      	mov	r3, r0
 80007de:	73fb      	strb	r3, [r7, #15]
			VL53L1_RESULT__FINAL_CROSSTALK_CORRECTED_RANGE_MM_SD0, &tmp));
	*distance = tmp;
 80007e0:	89ba      	ldrh	r2, [r7, #12]
 80007e2:	683b      	ldr	r3, [r7, #0]
 80007e4:	801a      	strh	r2, [r3, #0]
	return status;
 80007e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	3710      	adds	r7, #16
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
	...

080007f4 <VL53L1X_GetRangeStatus>:
	*ambRate = tmp*8;
	return status;
}

VL53L1X_ERROR VL53L1X_GetRangeStatus(VL53L1_Dev_t dev, uint8_t *rangeStatus)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b084      	sub	sp, #16
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
 80007fc:	6039      	str	r1, [r7, #0]
	VL53L1X_ERROR status = 0;
 80007fe:	2300      	movs	r3, #0
 8000800:	73fb      	strb	r3, [r7, #15]
	uint8_t RgSt;

	status = VL53L1_RdByte(&dev, VL53L1_RESULT__RANGE_STATUS, &RgSt);
 8000802:	f107 020e 	add.w	r2, r7, #14
 8000806:	1d3b      	adds	r3, r7, #4
 8000808:	2189      	movs	r1, #137	; 0x89
 800080a:	4618      	mov	r0, r3
 800080c:	f000 f886 	bl	800091c <VL53L1_RdByte>
 8000810:	4603      	mov	r3, r0
 8000812:	73fb      	strb	r3, [r7, #15]
	RgSt = RgSt&0x1F;
 8000814:	7bbb      	ldrb	r3, [r7, #14]
 8000816:	f003 031f 	and.w	r3, r3, #31
 800081a:	b2db      	uxtb	r3, r3
 800081c:	73bb      	strb	r3, [r7, #14]
	switch (RgSt) {
 800081e:	7bbb      	ldrb	r3, [r7, #14]
 8000820:	3b03      	subs	r3, #3
 8000822:	2b14      	cmp	r3, #20
 8000824:	d853      	bhi.n	80008ce <VL53L1X_GetRangeStatus+0xda>
 8000826:	a201      	add	r2, pc, #4	; (adr r2, 800082c <VL53L1X_GetRangeStatus+0x38>)
 8000828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800082c:	0800089f 	.word	0x0800089f
 8000830:	0800088d 	.word	0x0800088d
 8000834:	08000899 	.word	0x08000899
 8000838:	08000887 	.word	0x08000887
 800083c:	080008ab 	.word	0x080008ab
 8000840:	08000893 	.word	0x08000893
 8000844:	08000881 	.word	0x08000881
 8000848:	080008cf 	.word	0x080008cf
 800084c:	080008cf 	.word	0x080008cf
 8000850:	080008b1 	.word	0x080008b1
 8000854:	080008c9 	.word	0x080008c9
 8000858:	080008cf 	.word	0x080008cf
 800085c:	080008cf 	.word	0x080008cf
 8000860:	080008cf 	.word	0x080008cf
 8000864:	080008cf 	.word	0x080008cf
 8000868:	080008b7 	.word	0x080008b7
 800086c:	080008a5 	.word	0x080008a5
 8000870:	080008cf 	.word	0x080008cf
 8000874:	080008cf 	.word	0x080008cf
 8000878:	080008bd 	.word	0x080008bd
 800087c:	080008c3 	.word	0x080008c3
	case 9:
		RgSt = 0;
 8000880:	2300      	movs	r3, #0
 8000882:	73bb      	strb	r3, [r7, #14]
		break;
 8000884:	e026      	b.n	80008d4 <VL53L1X_GetRangeStatus+0xe0>
	case 6:
		RgSt = 1;
 8000886:	2301      	movs	r3, #1
 8000888:	73bb      	strb	r3, [r7, #14]
		break;
 800088a:	e023      	b.n	80008d4 <VL53L1X_GetRangeStatus+0xe0>
	case 4:
		RgSt = 2;
 800088c:	2302      	movs	r3, #2
 800088e:	73bb      	strb	r3, [r7, #14]
		break;
 8000890:	e020      	b.n	80008d4 <VL53L1X_GetRangeStatus+0xe0>
	case 8:
		RgSt = 3;
 8000892:	2303      	movs	r3, #3
 8000894:	73bb      	strb	r3, [r7, #14]
		break;
 8000896:	e01d      	b.n	80008d4 <VL53L1X_GetRangeStatus+0xe0>
	case 5:
		RgSt = 4;
 8000898:	2304      	movs	r3, #4
 800089a:	73bb      	strb	r3, [r7, #14]
		break;
 800089c:	e01a      	b.n	80008d4 <VL53L1X_GetRangeStatus+0xe0>
	case 3:
		RgSt = 5;
 800089e:	2305      	movs	r3, #5
 80008a0:	73bb      	strb	r3, [r7, #14]
		break;
 80008a2:	e017      	b.n	80008d4 <VL53L1X_GetRangeStatus+0xe0>
	case 19:
		RgSt = 6;
 80008a4:	2306      	movs	r3, #6
 80008a6:	73bb      	strb	r3, [r7, #14]
		break;
 80008a8:	e014      	b.n	80008d4 <VL53L1X_GetRangeStatus+0xe0>
	case 7:
		RgSt = 7;
 80008aa:	2307      	movs	r3, #7
 80008ac:	73bb      	strb	r3, [r7, #14]
		break;
 80008ae:	e011      	b.n	80008d4 <VL53L1X_GetRangeStatus+0xe0>
	case 12:
		RgSt = 9;
 80008b0:	2309      	movs	r3, #9
 80008b2:	73bb      	strb	r3, [r7, #14]
		break;
 80008b4:	e00e      	b.n	80008d4 <VL53L1X_GetRangeStatus+0xe0>
	case 18:
		RgSt = 10;
 80008b6:	230a      	movs	r3, #10
 80008b8:	73bb      	strb	r3, [r7, #14]
		break;
 80008ba:	e00b      	b.n	80008d4 <VL53L1X_GetRangeStatus+0xe0>
	case 22:
		RgSt = 11;
 80008bc:	230b      	movs	r3, #11
 80008be:	73bb      	strb	r3, [r7, #14]
		break;
 80008c0:	e008      	b.n	80008d4 <VL53L1X_GetRangeStatus+0xe0>
	case 23:
		RgSt = 12;
 80008c2:	230c      	movs	r3, #12
 80008c4:	73bb      	strb	r3, [r7, #14]
		break;
 80008c6:	e005      	b.n	80008d4 <VL53L1X_GetRangeStatus+0xe0>
	case 13:
		RgSt = 13;
 80008c8:	230d      	movs	r3, #13
 80008ca:	73bb      	strb	r3, [r7, #14]
		break;
 80008cc:	e002      	b.n	80008d4 <VL53L1X_GetRangeStatus+0xe0>
	default:
		RgSt = 255;
 80008ce:	23ff      	movs	r3, #255	; 0xff
 80008d0:	73bb      	strb	r3, [r7, #14]
		break;
 80008d2:	bf00      	nop
	}
	*rangeStatus = RgSt;
 80008d4:	7bba      	ldrb	r2, [r7, #14]
 80008d6:	683b      	ldr	r3, [r7, #0]
 80008d8:	701a      	strb	r2, [r3, #0]
	return status;
 80008da:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80008de:	4618      	mov	r0, r3
 80008e0:	3710      	adds	r7, #16
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop

080008e8 <VL53L1_WrByte>:
#include <math.h>


#include "i2c.h"

int8_t VL53L1_WrByte(VL53L1_DEV Dev, uint16_t index, uint8_t data) {
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b084      	sub	sp, #16
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
 80008f0:	460b      	mov	r3, r1
 80008f2:	807b      	strh	r3, [r7, #2]
 80008f4:	4613      	mov	r3, r2
 80008f6:	707b      	strb	r3, [r7, #1]

	uint8_t status = I2C_STATUS_OK;
 80008f8:	2300      	movs	r3, #0
 80008fa:	73fb      	strb	r3, [r7, #15]
	status = F_I2C2_WriteRegister(Dev->addr, index, &data, 1);
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	b2d8      	uxtb	r0, r3
 8000902:	1c7a      	adds	r2, r7, #1
 8000904:	8879      	ldrh	r1, [r7, #2]
 8000906:	2301      	movs	r3, #1
 8000908:	f012 fac8 	bl	8012e9c <F_I2C2_WriteRegister>
 800090c:	4603      	mov	r3, r0
 800090e:	73fb      	strb	r3, [r7, #15]

	return status; // to be implemented
 8000910:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000914:	4618      	mov	r0, r3
 8000916:	3710      	adds	r7, #16
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}

0800091c <VL53L1_RdByte>:
	status = F_I2C2_WriteRegister(Dev->addr, index, &to_send[3], 1);

	return status; // to be implemented
}

int8_t VL53L1_RdByte(VL53L1_DEV Dev, uint16_t index, uint8_t *data) {
 800091c:	b580      	push	{r7, lr}
 800091e:	b086      	sub	sp, #24
 8000920:	af00      	add	r7, sp, #0
 8000922:	60f8      	str	r0, [r7, #12]
 8000924:	460b      	mov	r3, r1
 8000926:	607a      	str	r2, [r7, #4]
 8000928:	817b      	strh	r3, [r7, #10]

	uint8_t status = I2C_STATUS_OK;
 800092a:	2300      	movs	r3, #0
 800092c:	75fb      	strb	r3, [r7, #23]
	status = F_I2C2_ReadRegisterVL53L1X(Dev->addr, index, 1, data);
 800092e:	68fb      	ldr	r3, [r7, #12]
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	b2d8      	uxtb	r0, r3
 8000934:	8979      	ldrh	r1, [r7, #10]
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	2201      	movs	r2, #1
 800093a:	f012 fb33 	bl	8012fa4 <F_I2C2_ReadRegisterVL53L1X>
 800093e:	4603      	mov	r3, r0
 8000940:	75fb      	strb	r3, [r7, #23]

	return status; // to be implemented
 8000942:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000946:	4618      	mov	r0, r3
 8000948:	3718      	adds	r7, #24
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}

0800094e <VL53L1_RdWord>:

int8_t VL53L1_RdWord(VL53L1_DEV Dev, uint16_t index, uint16_t *data) {
 800094e:	b580      	push	{r7, lr}
 8000950:	b086      	sub	sp, #24
 8000952:	af00      	add	r7, sp, #0
 8000954:	60f8      	str	r0, [r7, #12]
 8000956:	460b      	mov	r3, r1
 8000958:	607a      	str	r2, [r7, #4]
 800095a:	817b      	strh	r3, [r7, #10]

	uint8_t read_values[2] = {0,0};
 800095c:	2300      	movs	r3, #0
 800095e:	753b      	strb	r3, [r7, #20]
 8000960:	2300      	movs	r3, #0
 8000962:	757b      	strb	r3, [r7, #21]
	uint8_t status = I2C_STATUS_OK;
 8000964:	2300      	movs	r3, #0
 8000966:	75fb      	strb	r3, [r7, #23]

	status = F_I2C2_ReadRegisterVL53L1X(Dev->addr, index, 2, read_values);
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	b2d8      	uxtb	r0, r3
 800096e:	f107 0314 	add.w	r3, r7, #20
 8000972:	8979      	ldrh	r1, [r7, #10]
 8000974:	2202      	movs	r2, #2
 8000976:	f012 fb15 	bl	8012fa4 <F_I2C2_ReadRegisterVL53L1X>
 800097a:	4603      	mov	r3, r0
 800097c:	75fb      	strb	r3, [r7, #23]

	*data = (read_values[0] << 8) + read_values[1];
 800097e:	7d3b      	ldrb	r3, [r7, #20]
 8000980:	b29b      	uxth	r3, r3
 8000982:	021b      	lsls	r3, r3, #8
 8000984:	b29a      	uxth	r2, r3
 8000986:	7d7b      	ldrb	r3, [r7, #21]
 8000988:	b29b      	uxth	r3, r3
 800098a:	4413      	add	r3, r2
 800098c:	b29a      	uxth	r2, r3
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	801a      	strh	r2, [r3, #0]

	return status; // to be implemented
 8000992:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000996:	4618      	mov	r0, r3
 8000998:	3718      	adds	r7, #24
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
	...

080009a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80009a4:	4b0e      	ldr	r3, [pc, #56]	; (80009e0 <HAL_Init+0x40>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	4a0d      	ldr	r2, [pc, #52]	; (80009e0 <HAL_Init+0x40>)
 80009aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80009ae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80009b0:	4b0b      	ldr	r3, [pc, #44]	; (80009e0 <HAL_Init+0x40>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	4a0a      	ldr	r2, [pc, #40]	; (80009e0 <HAL_Init+0x40>)
 80009b6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80009ba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009bc:	4b08      	ldr	r3, [pc, #32]	; (80009e0 <HAL_Init+0x40>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4a07      	ldr	r2, [pc, #28]	; (80009e0 <HAL_Init+0x40>)
 80009c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009c6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009c8:	2003      	movs	r0, #3
 80009ca:	f000 f94d 	bl	8000c68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009ce:	2000      	movs	r0, #0
 80009d0:	f000 f808 	bl	80009e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009d4:	f012 fc76 	bl	80132c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009d8:	2300      	movs	r3, #0
}
 80009da:	4618      	mov	r0, r3
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	40023c00 	.word	0x40023c00

080009e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b082      	sub	sp, #8
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009ec:	4b12      	ldr	r3, [pc, #72]	; (8000a38 <HAL_InitTick+0x54>)
 80009ee:	681a      	ldr	r2, [r3, #0]
 80009f0:	4b12      	ldr	r3, [pc, #72]	; (8000a3c <HAL_InitTick+0x58>)
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	4619      	mov	r1, r3
 80009f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80009fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a02:	4618      	mov	r0, r3
 8000a04:	f000 f965 	bl	8000cd2 <HAL_SYSTICK_Config>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a0e:	2301      	movs	r3, #1
 8000a10:	e00e      	b.n	8000a30 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	2b0f      	cmp	r3, #15
 8000a16:	d80a      	bhi.n	8000a2e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a18:	2200      	movs	r2, #0
 8000a1a:	6879      	ldr	r1, [r7, #4]
 8000a1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a20:	f000 f92d 	bl	8000c7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a24:	4a06      	ldr	r2, [pc, #24]	; (8000a40 <HAL_InitTick+0x5c>)
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	e000      	b.n	8000a30 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a2e:	2301      	movs	r3, #1
}
 8000a30:	4618      	mov	r0, r3
 8000a32:	3708      	adds	r7, #8
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	20000124 	.word	0x20000124
 8000a3c:	20000004 	.word	0x20000004
 8000a40:	20000000 	.word	0x20000000

08000a44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a48:	4b06      	ldr	r3, [pc, #24]	; (8000a64 <HAL_IncTick+0x20>)
 8000a4a:	781b      	ldrb	r3, [r3, #0]
 8000a4c:	461a      	mov	r2, r3
 8000a4e:	4b06      	ldr	r3, [pc, #24]	; (8000a68 <HAL_IncTick+0x24>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	4413      	add	r3, r2
 8000a54:	4a04      	ldr	r2, [pc, #16]	; (8000a68 <HAL_IncTick+0x24>)
 8000a56:	6013      	str	r3, [r2, #0]
}
 8000a58:	bf00      	nop
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a60:	4770      	bx	lr
 8000a62:	bf00      	nop
 8000a64:	20000004 	.word	0x20000004
 8000a68:	20000398 	.word	0x20000398

08000a6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0
  return uwTick;
 8000a70:	4b03      	ldr	r3, [pc, #12]	; (8000a80 <HAL_GetTick+0x14>)
 8000a72:	681b      	ldr	r3, [r3, #0]
}
 8000a74:	4618      	mov	r0, r3
 8000a76:	46bd      	mov	sp, r7
 8000a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop
 8000a80:	20000398 	.word	0x20000398

08000a84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b084      	sub	sp, #16
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a8c:	f7ff ffee 	bl	8000a6c <HAL_GetTick>
 8000a90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000a9c:	d005      	beq.n	8000aaa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a9e:	4b09      	ldr	r3, [pc, #36]	; (8000ac4 <HAL_Delay+0x40>)
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	461a      	mov	r2, r3
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	4413      	add	r3, r2
 8000aa8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000aaa:	bf00      	nop
 8000aac:	f7ff ffde 	bl	8000a6c <HAL_GetTick>
 8000ab0:	4602      	mov	r2, r0
 8000ab2:	68bb      	ldr	r3, [r7, #8]
 8000ab4:	1ad3      	subs	r3, r2, r3
 8000ab6:	68fa      	ldr	r2, [r7, #12]
 8000ab8:	429a      	cmp	r2, r3
 8000aba:	d8f7      	bhi.n	8000aac <HAL_Delay+0x28>
  {
  }
}
 8000abc:	bf00      	nop
 8000abe:	3710      	adds	r7, #16
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	20000004 	.word	0x20000004

08000ac8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b085      	sub	sp, #20
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	f003 0307 	and.w	r3, r3, #7
 8000ad6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ad8:	4b0c      	ldr	r3, [pc, #48]	; (8000b0c <__NVIC_SetPriorityGrouping+0x44>)
 8000ada:	68db      	ldr	r3, [r3, #12]
 8000adc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ade:	68ba      	ldr	r2, [r7, #8]
 8000ae0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ae4:	4013      	ands	r3, r2
 8000ae6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000aec:	68bb      	ldr	r3, [r7, #8]
 8000aee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000af0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000af4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000af8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000afa:	4a04      	ldr	r2, [pc, #16]	; (8000b0c <__NVIC_SetPriorityGrouping+0x44>)
 8000afc:	68bb      	ldr	r3, [r7, #8]
 8000afe:	60d3      	str	r3, [r2, #12]
}
 8000b00:	bf00      	nop
 8000b02:	3714      	adds	r7, #20
 8000b04:	46bd      	mov	sp, r7
 8000b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0a:	4770      	bx	lr
 8000b0c:	e000ed00 	.word	0xe000ed00

08000b10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b14:	4b04      	ldr	r3, [pc, #16]	; (8000b28 <__NVIC_GetPriorityGrouping+0x18>)
 8000b16:	68db      	ldr	r3, [r3, #12]
 8000b18:	0a1b      	lsrs	r3, r3, #8
 8000b1a:	f003 0307 	and.w	r3, r3, #7
}
 8000b1e:	4618      	mov	r0, r3
 8000b20:	46bd      	mov	sp, r7
 8000b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b26:	4770      	bx	lr
 8000b28:	e000ed00 	.word	0xe000ed00

08000b2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	b083      	sub	sp, #12
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	4603      	mov	r3, r0
 8000b34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	db0b      	blt.n	8000b56 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b3e:	79fb      	ldrb	r3, [r7, #7]
 8000b40:	f003 021f 	and.w	r2, r3, #31
 8000b44:	4907      	ldr	r1, [pc, #28]	; (8000b64 <__NVIC_EnableIRQ+0x38>)
 8000b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b4a:	095b      	lsrs	r3, r3, #5
 8000b4c:	2001      	movs	r0, #1
 8000b4e:	fa00 f202 	lsl.w	r2, r0, r2
 8000b52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b56:	bf00      	nop
 8000b58:	370c      	adds	r7, #12
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop
 8000b64:	e000e100 	.word	0xe000e100

08000b68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b083      	sub	sp, #12
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	4603      	mov	r3, r0
 8000b70:	6039      	str	r1, [r7, #0]
 8000b72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	db0a      	blt.n	8000b92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	b2da      	uxtb	r2, r3
 8000b80:	490c      	ldr	r1, [pc, #48]	; (8000bb4 <__NVIC_SetPriority+0x4c>)
 8000b82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b86:	0112      	lsls	r2, r2, #4
 8000b88:	b2d2      	uxtb	r2, r2
 8000b8a:	440b      	add	r3, r1
 8000b8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b90:	e00a      	b.n	8000ba8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b92:	683b      	ldr	r3, [r7, #0]
 8000b94:	b2da      	uxtb	r2, r3
 8000b96:	4908      	ldr	r1, [pc, #32]	; (8000bb8 <__NVIC_SetPriority+0x50>)
 8000b98:	79fb      	ldrb	r3, [r7, #7]
 8000b9a:	f003 030f 	and.w	r3, r3, #15
 8000b9e:	3b04      	subs	r3, #4
 8000ba0:	0112      	lsls	r2, r2, #4
 8000ba2:	b2d2      	uxtb	r2, r2
 8000ba4:	440b      	add	r3, r1
 8000ba6:	761a      	strb	r2, [r3, #24]
}
 8000ba8:	bf00      	nop
 8000baa:	370c      	adds	r7, #12
 8000bac:	46bd      	mov	sp, r7
 8000bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb2:	4770      	bx	lr
 8000bb4:	e000e100 	.word	0xe000e100
 8000bb8:	e000ed00 	.word	0xe000ed00

08000bbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	b089      	sub	sp, #36	; 0x24
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	60f8      	str	r0, [r7, #12]
 8000bc4:	60b9      	str	r1, [r7, #8]
 8000bc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	f003 0307 	and.w	r3, r3, #7
 8000bce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bd0:	69fb      	ldr	r3, [r7, #28]
 8000bd2:	f1c3 0307 	rsb	r3, r3, #7
 8000bd6:	2b04      	cmp	r3, #4
 8000bd8:	bf28      	it	cs
 8000bda:	2304      	movcs	r3, #4
 8000bdc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bde:	69fb      	ldr	r3, [r7, #28]
 8000be0:	3304      	adds	r3, #4
 8000be2:	2b06      	cmp	r3, #6
 8000be4:	d902      	bls.n	8000bec <NVIC_EncodePriority+0x30>
 8000be6:	69fb      	ldr	r3, [r7, #28]
 8000be8:	3b03      	subs	r3, #3
 8000bea:	e000      	b.n	8000bee <NVIC_EncodePriority+0x32>
 8000bec:	2300      	movs	r3, #0
 8000bee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bf0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000bf4:	69bb      	ldr	r3, [r7, #24]
 8000bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8000bfa:	43da      	mvns	r2, r3
 8000bfc:	68bb      	ldr	r3, [r7, #8]
 8000bfe:	401a      	ands	r2, r3
 8000c00:	697b      	ldr	r3, [r7, #20]
 8000c02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c04:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000c08:	697b      	ldr	r3, [r7, #20]
 8000c0a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c0e:	43d9      	mvns	r1, r3
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c14:	4313      	orrs	r3, r2
         );
}
 8000c16:	4618      	mov	r0, r3
 8000c18:	3724      	adds	r7, #36	; 0x24
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c20:	4770      	bx	lr
	...

08000c24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	3b01      	subs	r3, #1
 8000c30:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c34:	d301      	bcc.n	8000c3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c36:	2301      	movs	r3, #1
 8000c38:	e00f      	b.n	8000c5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c3a:	4a0a      	ldr	r2, [pc, #40]	; (8000c64 <SysTick_Config+0x40>)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	3b01      	subs	r3, #1
 8000c40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c42:	210f      	movs	r1, #15
 8000c44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c48:	f7ff ff8e 	bl	8000b68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c4c:	4b05      	ldr	r3, [pc, #20]	; (8000c64 <SysTick_Config+0x40>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c52:	4b04      	ldr	r3, [pc, #16]	; (8000c64 <SysTick_Config+0x40>)
 8000c54:	2207      	movs	r2, #7
 8000c56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c58:	2300      	movs	r3, #0
}
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	3708      	adds	r7, #8
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	e000e010 	.word	0xe000e010

08000c68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b082      	sub	sp, #8
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c70:	6878      	ldr	r0, [r7, #4]
 8000c72:	f7ff ff29 	bl	8000ac8 <__NVIC_SetPriorityGrouping>
}
 8000c76:	bf00      	nop
 8000c78:	3708      	adds	r7, #8
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}

08000c7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c7e:	b580      	push	{r7, lr}
 8000c80:	b086      	sub	sp, #24
 8000c82:	af00      	add	r7, sp, #0
 8000c84:	4603      	mov	r3, r0
 8000c86:	60b9      	str	r1, [r7, #8]
 8000c88:	607a      	str	r2, [r7, #4]
 8000c8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c90:	f7ff ff3e 	bl	8000b10 <__NVIC_GetPriorityGrouping>
 8000c94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c96:	687a      	ldr	r2, [r7, #4]
 8000c98:	68b9      	ldr	r1, [r7, #8]
 8000c9a:	6978      	ldr	r0, [r7, #20]
 8000c9c:	f7ff ff8e 	bl	8000bbc <NVIC_EncodePriority>
 8000ca0:	4602      	mov	r2, r0
 8000ca2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ca6:	4611      	mov	r1, r2
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f7ff ff5d 	bl	8000b68 <__NVIC_SetPriority>
}
 8000cae:	bf00      	nop
 8000cb0:	3718      	adds	r7, #24
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}

08000cb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cb6:	b580      	push	{r7, lr}
 8000cb8:	b082      	sub	sp, #8
 8000cba:	af00      	add	r7, sp, #0
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000cc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f7ff ff31 	bl	8000b2c <__NVIC_EnableIRQ>
}
 8000cca:	bf00      	nop
 8000ccc:	3708      	adds	r7, #8
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}

08000cd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cd2:	b580      	push	{r7, lr}
 8000cd4:	b082      	sub	sp, #8
 8000cd6:	af00      	add	r7, sp, #0
 8000cd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cda:	6878      	ldr	r0, [r7, #4]
 8000cdc:	f7ff ffa2 	bl	8000c24 <SysTick_Config>
 8000ce0:	4603      	mov	r3, r0
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	3708      	adds	r7, #8
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}
	...

08000cec <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b088      	sub	sp, #32
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	61fb      	str	r3, [r7, #28]
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 8000cfc:	4baa      	ldr	r3, [pc, #680]	; (8000fa8 <HAL_ETH_Init+0x2bc>)
 8000cfe:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 8000d00:	2300      	movs	r3, #0
 8000d02:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8000d04:	2300      	movs	r3, #0
 8000d06:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d101      	bne.n	8000d12 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8000d0e:	2301      	movs	r3, #1
 8000d10:	e185      	b.n	800101e <HAL_ETH_Init+0x332>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000d18:	b2db      	uxtb	r3, r3
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d106      	bne.n	8000d2c <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	2200      	movs	r2, #0
 8000d22:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8000d26:	6878      	ldr	r0, [r7, #4]
 8000d28:	f011 fc04 	bl	8012534 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	60bb      	str	r3, [r7, #8]
 8000d30:	4b9e      	ldr	r3, [pc, #632]	; (8000fac <HAL_ETH_Init+0x2c0>)
 8000d32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d34:	4a9d      	ldr	r2, [pc, #628]	; (8000fac <HAL_ETH_Init+0x2c0>)
 8000d36:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d3a:	6453      	str	r3, [r2, #68]	; 0x44
 8000d3c:	4b9b      	ldr	r3, [pc, #620]	; (8000fac <HAL_ETH_Init+0x2c0>)
 8000d3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d40:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d44:	60bb      	str	r3, [r7, #8]
 8000d46:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8000d48:	4b99      	ldr	r3, [pc, #612]	; (8000fb0 <HAL_ETH_Init+0x2c4>)
 8000d4a:	685b      	ldr	r3, [r3, #4]
 8000d4c:	4a98      	ldr	r2, [pc, #608]	; (8000fb0 <HAL_ETH_Init+0x2c4>)
 8000d4e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8000d52:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8000d54:	4b96      	ldr	r3, [pc, #600]	; (8000fb0 <HAL_ETH_Init+0x2c4>)
 8000d56:	685a      	ldr	r2, [r3, #4]
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	6a1b      	ldr	r3, [r3, #32]
 8000d5c:	4994      	ldr	r1, [pc, #592]	; (8000fb0 <HAL_ETH_Init+0x2c4>)
 8000d5e:	4313      	orrs	r3, r2
 8000d60:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000d6a:	681a      	ldr	r2, [r3, #0]
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	f042 0201 	orr.w	r2, r2, #1
 8000d74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000d78:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8000d7a:	f7ff fe77 	bl	8000a6c <HAL_GetTick>
 8000d7e:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8000d80:	e011      	b.n	8000da6 <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 8000d82:	f7ff fe73 	bl	8000a6c <HAL_GetTick>
 8000d86:	4602      	mov	r2, r0
 8000d88:	697b      	ldr	r3, [r7, #20]
 8000d8a:	1ad3      	subs	r3, r2, r3
 8000d8c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000d90:	d909      	bls.n	8000da6 <HAL_ETH_Init+0xba>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	2203      	movs	r2, #3
 8000d96:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 8000da2:	2303      	movs	r3, #3
 8000da4:	e13b      	b.n	800101e <HAL_ETH_Init+0x332>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	f003 0301 	and.w	r3, r3, #1
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d1e4      	bne.n	8000d82 <HAL_ETH_Init+0x96>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	691b      	ldr	r3, [r3, #16]
 8000dbe:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 8000dc0:	69fb      	ldr	r3, [r7, #28]
 8000dc2:	f023 031c 	bic.w	r3, r3, #28
 8000dc6:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8000dc8:	f002 ff8e 	bl	8003ce8 <HAL_RCC_GetHCLKFreq>
 8000dcc:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8000dce:	69bb      	ldr	r3, [r7, #24]
 8000dd0:	4a78      	ldr	r2, [pc, #480]	; (8000fb4 <HAL_ETH_Init+0x2c8>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d908      	bls.n	8000de8 <HAL_ETH_Init+0xfc>
 8000dd6:	69bb      	ldr	r3, [r7, #24]
 8000dd8:	4a77      	ldr	r2, [pc, #476]	; (8000fb8 <HAL_ETH_Init+0x2cc>)
 8000dda:	4293      	cmp	r3, r2
 8000ddc:	d804      	bhi.n	8000de8 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8000dde:	69fb      	ldr	r3, [r7, #28]
 8000de0:	f043 0308 	orr.w	r3, r3, #8
 8000de4:	61fb      	str	r3, [r7, #28]
 8000de6:	e027      	b.n	8000e38 <HAL_ETH_Init+0x14c>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8000de8:	69bb      	ldr	r3, [r7, #24]
 8000dea:	4a73      	ldr	r2, [pc, #460]	; (8000fb8 <HAL_ETH_Init+0x2cc>)
 8000dec:	4293      	cmp	r3, r2
 8000dee:	d908      	bls.n	8000e02 <HAL_ETH_Init+0x116>
 8000df0:	69bb      	ldr	r3, [r7, #24]
 8000df2:	4a72      	ldr	r2, [pc, #456]	; (8000fbc <HAL_ETH_Init+0x2d0>)
 8000df4:	4293      	cmp	r3, r2
 8000df6:	d804      	bhi.n	8000e02 <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8000df8:	69fb      	ldr	r3, [r7, #28]
 8000dfa:	f043 030c 	orr.w	r3, r3, #12
 8000dfe:	61fb      	str	r3, [r7, #28]
 8000e00:	e01a      	b.n	8000e38 <HAL_ETH_Init+0x14c>
  }  
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8000e02:	69bb      	ldr	r3, [r7, #24]
 8000e04:	4a6d      	ldr	r2, [pc, #436]	; (8000fbc <HAL_ETH_Init+0x2d0>)
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d903      	bls.n	8000e12 <HAL_ETH_Init+0x126>
 8000e0a:	69bb      	ldr	r3, [r7, #24]
 8000e0c:	4a6c      	ldr	r2, [pc, #432]	; (8000fc0 <HAL_ETH_Init+0x2d4>)
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d911      	bls.n	8000e36 <HAL_ETH_Init+0x14a>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8000e12:	69bb      	ldr	r3, [r7, #24]
 8000e14:	4a6a      	ldr	r2, [pc, #424]	; (8000fc0 <HAL_ETH_Init+0x2d4>)
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d908      	bls.n	8000e2c <HAL_ETH_Init+0x140>
 8000e1a:	69bb      	ldr	r3, [r7, #24]
 8000e1c:	4a69      	ldr	r2, [pc, #420]	; (8000fc4 <HAL_ETH_Init+0x2d8>)
 8000e1e:	4293      	cmp	r3, r2
 8000e20:	d804      	bhi.n	8000e2c <HAL_ETH_Init+0x140>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8000e22:	69fb      	ldr	r3, [r7, #28]
 8000e24:	f043 0304 	orr.w	r3, r3, #4
 8000e28:	61fb      	str	r3, [r7, #28]
 8000e2a:	e005      	b.n	8000e38 <HAL_ETH_Init+0x14c>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 183000000)) */
  {
    /* CSR Clock Range between 150-183 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8000e2c:	69fb      	ldr	r3, [r7, #28]
 8000e2e:	f043 0310 	orr.w	r3, r3, #16
 8000e32:	61fb      	str	r3, [r7, #28]
 8000e34:	e000      	b.n	8000e38 <HAL_ETH_Init+0x14c>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8000e36:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	69fa      	ldr	r2, [r7, #28]
 8000e3e:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8000e40:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000e44:	2100      	movs	r1, #0
 8000e46:	6878      	ldr	r0, [r7, #4]
 8000e48:	f000 fb16 	bl	8001478 <HAL_ETH_WritePHYRegister>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d00b      	beq.n	8000e6a <HAL_ETH_Init+0x17e>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8000e52:	2301      	movs	r3, #1
 8000e54:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8000e56:	6939      	ldr	r1, [r7, #16]
 8000e58:	6878      	ldr	r0, [r7, #4]
 8000e5a:	f000 fba3 	bl	80015a4 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	2201      	movs	r2, #1
 8000e62:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 8000e66:	2301      	movs	r3, #1
 8000e68:	e0d9      	b.n	800101e <HAL_ETH_Init+0x332>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8000e6a:	20ff      	movs	r0, #255	; 0xff
 8000e6c:	f7ff fe0a 	bl	8000a84 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	f000 80a7 	beq.w	8000fc8 <HAL_ETH_Init+0x2dc>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8000e7a:	f7ff fdf7 	bl	8000a6c <HAL_GetTick>
 8000e7e:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8000e80:	f107 030c 	add.w	r3, r7, #12
 8000e84:	461a      	mov	r2, r3
 8000e86:	2101      	movs	r1, #1
 8000e88:	6878      	ldr	r0, [r7, #4]
 8000e8a:	f000 fa8d 	bl	80013a8 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8000e8e:	f7ff fded 	bl	8000a6c <HAL_GetTick>
 8000e92:	4602      	mov	r2, r0
 8000e94:	697b      	ldr	r3, [r7, #20]
 8000e96:	1ad3      	subs	r3, r2, r3
 8000e98:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e9c:	4293      	cmp	r3, r2
 8000e9e:	d90f      	bls.n	8000ec0 <HAL_ETH_Init+0x1d4>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8000ea4:	6939      	ldr	r1, [r7, #16]
 8000ea6:	6878      	ldr	r0, [r7, #4]
 8000ea8:	f000 fb7c 	bl	80015a4 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	2201      	movs	r2, #1
 8000eb0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8000ebc:	2303      	movs	r3, #3
 8000ebe:	e0ae      	b.n	800101e <HAL_ETH_Init+0x332>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	f003 0304 	and.w	r3, r3, #4
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d0da      	beq.n	8000e80 <HAL_ETH_Init+0x194>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8000eca:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000ece:	2100      	movs	r1, #0
 8000ed0:	6878      	ldr	r0, [r7, #4]
 8000ed2:	f000 fad1 	bl	8001478 <HAL_ETH_WritePHYRegister>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d00b      	beq.n	8000ef4 <HAL_ETH_Init+0x208>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8000edc:	2301      	movs	r3, #1
 8000ede:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8000ee0:	6939      	ldr	r1, [r7, #16]
 8000ee2:	6878      	ldr	r0, [r7, #4]
 8000ee4:	f000 fb5e 	bl	80015a4 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	2201      	movs	r2, #1
 8000eec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	e094      	b.n	800101e <HAL_ETH_Init+0x332>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8000ef4:	f7ff fdba 	bl	8000a6c <HAL_GetTick>
 8000ef8:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8000efa:	f107 030c 	add.w	r3, r7, #12
 8000efe:	461a      	mov	r2, r3
 8000f00:	2101      	movs	r1, #1
 8000f02:	6878      	ldr	r0, [r7, #4]
 8000f04:	f000 fa50 	bl	80013a8 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8000f08:	f7ff fdb0 	bl	8000a6c <HAL_GetTick>
 8000f0c:	4602      	mov	r2, r0
 8000f0e:	697b      	ldr	r3, [r7, #20]
 8000f10:	1ad3      	subs	r3, r2, r3
 8000f12:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d90f      	bls.n	8000f3a <HAL_ETH_Init+0x24e>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8000f1e:	6939      	ldr	r1, [r7, #16]
 8000f20:	6878      	ldr	r0, [r7, #4]
 8000f22:	f000 fb3f 	bl	80015a4 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	2201      	movs	r2, #1
 8000f2a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	2200      	movs	r2, #0
 8000f32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8000f36:	2303      	movs	r3, #3
 8000f38:	e071      	b.n	800101e <HAL_ETH_Init+0x332>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	f003 0320 	and.w	r3, r3, #32
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d0da      	beq.n	8000efa <HAL_ETH_Init+0x20e>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8000f44:	f107 030c 	add.w	r3, r7, #12
 8000f48:	461a      	mov	r2, r3
 8000f4a:	211f      	movs	r1, #31
 8000f4c:	6878      	ldr	r0, [r7, #4]
 8000f4e:	f000 fa2b 	bl	80013a8 <HAL_ETH_ReadPHYRegister>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d00b      	beq.n	8000f70 <HAL_ETH_Init+0x284>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8000f5c:	6939      	ldr	r1, [r7, #16]
 8000f5e:	6878      	ldr	r0, [r7, #4]
 8000f60:	f000 fb20 	bl	80015a4 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	2201      	movs	r2, #1
 8000f68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	e056      	b.n	800101e <HAL_ETH_Init+0x332>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	f003 0310 	and.w	r3, r3, #16
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d004      	beq.n	8000f84 <HAL_ETH_Init+0x298>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f80:	60da      	str	r2, [r3, #12]
 8000f82:	e002      	b.n	8000f8a <HAL_ETH_Init+0x29e>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	2200      	movs	r2, #0
 8000f88:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	f003 0304 	and.w	r3, r3, #4
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d003      	beq.n	8000f9c <HAL_ETH_Init+0x2b0>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2200      	movs	r2, #0
 8000f98:	609a      	str	r2, [r3, #8]
 8000f9a:	e037      	b.n	800100c <HAL_ETH_Init+0x320>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000fa2:	609a      	str	r2, [r3, #8]
 8000fa4:	e032      	b.n	800100c <HAL_ETH_Init+0x320>
 8000fa6:	bf00      	nop
 8000fa8:	03938700 	.word	0x03938700
 8000fac:	40023800 	.word	0x40023800
 8000fb0:	40013800 	.word	0x40013800
 8000fb4:	01312cff 	.word	0x01312cff
 8000fb8:	02160ebf 	.word	0x02160ebf
 8000fbc:	039386ff 	.word	0x039386ff
 8000fc0:	05f5e0ff 	.word	0x05f5e0ff
 8000fc4:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	68db      	ldr	r3, [r3, #12]
 8000fcc:	08db      	lsrs	r3, r3, #3
 8000fce:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	689b      	ldr	r3, [r3, #8]
 8000fd4:	085b      	lsrs	r3, r3, #1
 8000fd6:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 8000fd8:	4313      	orrs	r3, r2
 8000fda:	b29b      	uxth	r3, r3
 8000fdc:	461a      	mov	r2, r3
 8000fde:	2100      	movs	r1, #0
 8000fe0:	6878      	ldr	r0, [r7, #4]
 8000fe2:	f000 fa49 	bl	8001478 <HAL_ETH_WritePHYRegister>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d00b      	beq.n	8001004 <HAL_ETH_Init+0x318>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8000fec:	2301      	movs	r3, #1
 8000fee:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8000ff0:	6939      	ldr	r1, [r7, #16]
 8000ff2:	6878      	ldr	r0, [r7, #4]
 8000ff4:	f000 fad6 	bl	80015a4 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 8001000:	2301      	movs	r3, #1
 8001002:	e00c      	b.n	800101e <HAL_ETH_Init+0x332>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8001004:	f640 70ff 	movw	r0, #4095	; 0xfff
 8001008:	f7ff fd3c 	bl	8000a84 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 800100c:	6939      	ldr	r1, [r7, #16]
 800100e:	6878      	ldr	r0, [r7, #4]
 8001010:	f000 fac8 	bl	80015a4 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	2201      	movs	r2, #1
 8001018:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 800101c:	2300      	movs	r3, #0
}
 800101e:	4618      	mov	r0, r3
 8001020:	3720      	adds	r7, #32
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop

08001028 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8001028:	b480      	push	{r7}
 800102a:	b087      	sub	sp, #28
 800102c:	af00      	add	r7, sp, #0
 800102e:	60f8      	str	r0, [r7, #12]
 8001030:	60b9      	str	r1, [r7, #8]
 8001032:	607a      	str	r2, [r7, #4]
 8001034:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8001036:	2300      	movs	r3, #0
 8001038:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001040:	2b01      	cmp	r3, #1
 8001042:	d101      	bne.n	8001048 <HAL_ETH_DMATxDescListInit+0x20>
 8001044:	2302      	movs	r3, #2
 8001046:	e052      	b.n	80010ee <HAL_ETH_DMATxDescListInit+0xc6>
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	2201      	movs	r2, #1
 800104c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	2202      	movs	r2, #2
 8001054:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	68ba      	ldr	r2, [r7, #8]
 800105c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0U; i < TxBuffCount; i++)
 800105e:	2300      	movs	r3, #0
 8001060:	617b      	str	r3, [r7, #20]
 8001062:	e030      	b.n	80010c6 <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	015b      	lsls	r3, r3, #5
 8001068:	68ba      	ldr	r2, [r7, #8]
 800106a:	4413      	add	r3, r2
 800106c:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001074:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 8001076:	697b      	ldr	r3, [r7, #20]
 8001078:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800107c:	fb02 f303 	mul.w	r3, r2, r3
 8001080:	687a      	ldr	r2, [r7, #4]
 8001082:	4413      	add	r3, r2
 8001084:	461a      	mov	r2, r3
 8001086:	693b      	ldr	r3, [r7, #16]
 8001088:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	69db      	ldr	r3, [r3, #28]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d105      	bne.n	800109e <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 8001092:	693b      	ldr	r3, [r7, #16]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 800109a:	693b      	ldr	r3, [r7, #16]
 800109c:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1U))
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	3b01      	subs	r3, #1
 80010a2:	697a      	ldr	r2, [r7, #20]
 80010a4:	429a      	cmp	r2, r3
 80010a6:	d208      	bcs.n	80010ba <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1U);
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	3301      	adds	r3, #1
 80010ac:	015b      	lsls	r3, r3, #5
 80010ae:	68ba      	ldr	r2, [r7, #8]
 80010b0:	4413      	add	r3, r2
 80010b2:	461a      	mov	r2, r3
 80010b4:	693b      	ldr	r3, [r7, #16]
 80010b6:	60da      	str	r2, [r3, #12]
 80010b8:	e002      	b.n	80010c0 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 80010ba:	68ba      	ldr	r2, [r7, #8]
 80010bc:	693b      	ldr	r3, [r7, #16]
 80010be:	60da      	str	r2, [r3, #12]
  for(i=0U; i < TxBuffCount; i++)
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	3301      	adds	r3, #1
 80010c4:	617b      	str	r3, [r7, #20]
 80010c6:	697a      	ldr	r2, [r7, #20]
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	429a      	cmp	r2, r3
 80010cc:	d3ca      	bcc.n	8001064 <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	68ba      	ldr	r2, [r7, #8]
 80010d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80010d8:	3310      	adds	r3, #16
 80010da:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	2201      	movs	r2, #1
 80010e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	2200      	movs	r2, #0
 80010e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80010ec:	2300      	movs	r3, #0
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	371c      	adds	r7, #28
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr

080010fa <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 80010fa:	b480      	push	{r7}
 80010fc:	b087      	sub	sp, #28
 80010fe:	af00      	add	r7, sp, #0
 8001100:	60f8      	str	r0, [r7, #12]
 8001102:	60b9      	str	r1, [r7, #8]
 8001104:	607a      	str	r2, [r7, #4]
 8001106:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8001108:	2300      	movs	r3, #0
 800110a:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001112:	2b01      	cmp	r3, #1
 8001114:	d101      	bne.n	800111a <HAL_ETH_DMARxDescListInit+0x20>
 8001116:	2302      	movs	r3, #2
 8001118:	e056      	b.n	80011c8 <HAL_ETH_DMARxDescListInit+0xce>
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	2201      	movs	r2, #1
 800111e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	2202      	movs	r2, #2
 8001126:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	68ba      	ldr	r2, [r7, #8]
 800112e:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0U; i < RxBuffCount; i++)
 8001130:	2300      	movs	r3, #0
 8001132:	617b      	str	r3, [r7, #20]
 8001134:	e034      	b.n	80011a0 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 8001136:	697b      	ldr	r3, [r7, #20]
 8001138:	015b      	lsls	r3, r3, #5
 800113a:	68ba      	ldr	r2, [r7, #8]
 800113c:	4413      	add	r3, r2
 800113e:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8001140:	693b      	ldr	r3, [r7, #16]
 8001142:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001146:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8001148:	693b      	ldr	r3, [r7, #16]
 800114a:	f244 52f4 	movw	r2, #17908	; 0x45f4
 800114e:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001156:	fb02 f303 	mul.w	r3, r2, r3
 800115a:	687a      	ldr	r2, [r7, #4]
 800115c:	4413      	add	r3, r2
 800115e:	461a      	mov	r2, r3
 8001160:	693b      	ldr	r3, [r7, #16]
 8001162:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	699b      	ldr	r3, [r3, #24]
 8001168:	2b01      	cmp	r3, #1
 800116a:	d105      	bne.n	8001178 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 800116c:	693b      	ldr	r3, [r7, #16]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001174:	693b      	ldr	r3, [r7, #16]
 8001176:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1U))
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	3b01      	subs	r3, #1
 800117c:	697a      	ldr	r2, [r7, #20]
 800117e:	429a      	cmp	r2, r3
 8001180:	d208      	bcs.n	8001194 <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1U); 
 8001182:	697b      	ldr	r3, [r7, #20]
 8001184:	3301      	adds	r3, #1
 8001186:	015b      	lsls	r3, r3, #5
 8001188:	68ba      	ldr	r2, [r7, #8]
 800118a:	4413      	add	r3, r2
 800118c:	461a      	mov	r2, r3
 800118e:	693b      	ldr	r3, [r7, #16]
 8001190:	60da      	str	r2, [r3, #12]
 8001192:	e002      	b.n	800119a <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 8001194:	68ba      	ldr	r2, [r7, #8]
 8001196:	693b      	ldr	r3, [r7, #16]
 8001198:	60da      	str	r2, [r3, #12]
  for(i=0U; i < RxBuffCount; i++)
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	3301      	adds	r3, #1
 800119e:	617b      	str	r3, [r7, #20]
 80011a0:	697a      	ldr	r2, [r7, #20]
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	429a      	cmp	r2, r3
 80011a6:	d3c6      	bcc.n	8001136 <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	68ba      	ldr	r2, [r7, #8]
 80011ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80011b2:	330c      	adds	r3, #12
 80011b4:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	2201      	movs	r2, #1
 80011ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	2200      	movs	r2, #0
 80011c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80011c6:	2300      	movs	r3, #0
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	371c      	adds	r7, #28
 80011cc:	46bd      	mov	sp, r7
 80011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d2:	4770      	bx	lr

080011d4 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b087      	sub	sp, #28
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
 80011dc:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 80011de:	2300      	movs	r3, #0
 80011e0:	617b      	str	r3, [r7, #20]
 80011e2:	2300      	movs	r3, #0
 80011e4:	60fb      	str	r3, [r7, #12]
 80011e6:	2300      	movs	r3, #0
 80011e8:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80011f0:	2b01      	cmp	r3, #1
 80011f2:	d101      	bne.n	80011f8 <HAL_ETH_TransmitFrame+0x24>
 80011f4:	2302      	movs	r3, #2
 80011f6:	e0cd      	b.n	8001394 <HAL_ETH_TransmitFrame+0x1c0>
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2201      	movs	r2, #1
 80011fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	2202      	movs	r2, #2
 8001204:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0U) 
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d109      	bne.n	8001222 <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	2201      	movs	r2, #1
 8001212:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	2200      	movs	r2, #0
 800121a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 800121e:	2301      	movs	r3, #1
 8001220:	e0b8      	b.n	8001394 <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	2b00      	cmp	r3, #0
 800122a:	da09      	bge.n	8001240 <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2212      	movs	r2, #18
 8001230:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	2200      	movs	r2, #0
 8001238:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 800123c:	2301      	movs	r3, #1
 800123e:	e0a9      	b.n	8001394 <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001246:	4293      	cmp	r3, r2
 8001248:	d915      	bls.n	8001276 <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	4a54      	ldr	r2, [pc, #336]	; (80013a0 <HAL_ETH_TransmitFrame+0x1cc>)
 800124e:	fba2 2303 	umull	r2, r3, r2, r3
 8001252:	0a9b      	lsrs	r3, r3, #10
 8001254:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 8001256:	683a      	ldr	r2, [r7, #0]
 8001258:	4b51      	ldr	r3, [pc, #324]	; (80013a0 <HAL_ETH_TransmitFrame+0x1cc>)
 800125a:	fba3 1302 	umull	r1, r3, r3, r2
 800125e:	0a9b      	lsrs	r3, r3, #10
 8001260:	f240 51f4 	movw	r1, #1524	; 0x5f4
 8001264:	fb01 f303 	mul.w	r3, r1, r3
 8001268:	1ad3      	subs	r3, r2, r3
 800126a:	2b00      	cmp	r3, #0
 800126c:	d005      	beq.n	800127a <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 800126e:	697b      	ldr	r3, [r7, #20]
 8001270:	3301      	adds	r3, #1
 8001272:	617b      	str	r3, [r7, #20]
 8001274:	e001      	b.n	800127a <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1U;
 8001276:	2301      	movs	r3, #1
 8001278:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	2b01      	cmp	r3, #1
 800127e:	d11c      	bne.n	80012ba <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001284:	681a      	ldr	r2, [r3, #0]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800128a:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 800128e:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001294:	683a      	ldr	r2, [r7, #0]
 8001296:	f3c2 020c 	ubfx	r2, r2, #0, #13
 800129a:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012a6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80012aa:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012b0:	68db      	ldr	r3, [r3, #12]
 80012b2:	461a      	mov	r2, r3
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	62da      	str	r2, [r3, #44]	; 0x2c
 80012b8:	e04b      	b.n	8001352 <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0U; i< bufcount; i++)
 80012ba:	2300      	movs	r3, #0
 80012bc:	613b      	str	r3, [r7, #16]
 80012be:	e044      	b.n	800134a <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012ca:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80012ce:	601a      	str	r2, [r3, #0]
      
      if (i == 0U) 
 80012d0:	693b      	ldr	r3, [r7, #16]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d107      	bne.n	80012e6 <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012da:	681a      	ldr	r2, [r3, #0]
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012e0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80012e4:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012ea:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80012ee:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1U))
 80012f0:	697b      	ldr	r3, [r7, #20]
 80012f2:	3b01      	subs	r3, #1
 80012f4:	693a      	ldr	r2, [r7, #16]
 80012f6:	429a      	cmp	r2, r3
 80012f8:	d116      	bne.n	8001328 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012fe:	681a      	ldr	r2, [r3, #0]
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001304:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8001308:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1U)*ETH_TX_BUF_SIZE;
 800130a:	697b      	ldr	r3, [r7, #20]
 800130c:	4a25      	ldr	r2, [pc, #148]	; (80013a4 <HAL_ETH_TransmitFrame+0x1d0>)
 800130e:	fb02 f203 	mul.w	r2, r2, r3
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	4413      	add	r3, r2
 8001316:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800131a:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001320:	68fa      	ldr	r2, [r7, #12]
 8001322:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8001326:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001332:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001336:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800133c:	68db      	ldr	r3, [r3, #12]
 800133e:	461a      	mov	r2, r3
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0U; i< bufcount; i++)
 8001344:	693b      	ldr	r3, [r7, #16]
 8001346:	3301      	adds	r3, #1
 8001348:	613b      	str	r3, [r7, #16]
 800134a:	693a      	ldr	r2, [r7, #16]
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	429a      	cmp	r2, r3
 8001350:	d3b6      	bcc.n	80012c0 <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800135a:	3314      	adds	r3, #20
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f003 0304 	and.w	r3, r3, #4
 8001362:	2b00      	cmp	r3, #0
 8001364:	d00d      	beq.n	8001382 <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800136e:	3314      	adds	r3, #20
 8001370:	2204      	movs	r2, #4
 8001372:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800137c:	3304      	adds	r3, #4
 800137e:	2200      	movs	r2, #0
 8001380:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	2201      	movs	r2, #1
 8001386:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	2200      	movs	r2, #0
 800138e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8001392:	2300      	movs	r3, #0
}
 8001394:	4618      	mov	r0, r3
 8001396:	371c      	adds	r7, #28
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr
 80013a0:	ac02b00b 	.word	0xac02b00b
 80013a4:	fffffa0c 	.word	0xfffffa0c

080013a8 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b086      	sub	sp, #24
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	60f8      	str	r0, [r7, #12]
 80013b0:	460b      	mov	r3, r1
 80013b2:	607a      	str	r2, [r7, #4]
 80013b4:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;     
 80013b6:	2300      	movs	r3, #0
 80013b8:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80013ba:	2300      	movs	r3, #0
 80013bc:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80013c4:	b2db      	uxtb	r3, r3
 80013c6:	2b82      	cmp	r3, #130	; 0x82
 80013c8:	d101      	bne.n	80013ce <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 80013ca:	2302      	movs	r3, #2
 80013cc:	e050      	b.n	8001470 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	2282      	movs	r2, #130	; 0x82
 80013d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	691b      	ldr	r3, [r3, #16]
 80013dc:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	f003 031c 	and.w	r3, r3, #28
 80013e4:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	8a1b      	ldrh	r3, [r3, #16]
 80013ea:	02db      	lsls	r3, r3, #11
 80013ec:	b29b      	uxth	r3, r3
 80013ee:	697a      	ldr	r2, [r7, #20]
 80013f0:	4313      	orrs	r3, r2
 80013f2:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 80013f4:	897b      	ldrh	r3, [r7, #10]
 80013f6:	019b      	lsls	r3, r3, #6
 80013f8:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 80013fc:	697a      	ldr	r2, [r7, #20]
 80013fe:	4313      	orrs	r3, r2
 8001400:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	f023 0302 	bic.w	r3, r3, #2
 8001408:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	f043 0301 	orr.w	r3, r3, #1
 8001410:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	697a      	ldr	r2, [r7, #20]
 8001418:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 800141a:	f7ff fb27 	bl	8000a6c <HAL_GetTick>
 800141e:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001420:	e015      	b.n	800144e <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8001422:	f7ff fb23 	bl	8000a6c <HAL_GetTick>
 8001426:	4602      	mov	r2, r0
 8001428:	693b      	ldr	r3, [r7, #16]
 800142a:	1ad3      	subs	r3, r2, r3
 800142c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001430:	d309      	bcc.n	8001446 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	2201      	movs	r2, #1
 8001436:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	2200      	movs	r2, #0
 800143e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8001442:	2303      	movs	r3, #3
 8001444:	e014      	b.n	8001470 <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	691b      	ldr	r3, [r3, #16]
 800144c:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800144e:	697b      	ldr	r3, [r7, #20]
 8001450:	f003 0301 	and.w	r3, r3, #1
 8001454:	2b00      	cmp	r3, #0
 8001456:	d1e4      	bne.n	8001422 <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	695b      	ldr	r3, [r3, #20]
 800145e:	b29b      	uxth	r3, r3
 8001460:	461a      	mov	r2, r3
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	2201      	movs	r2, #1
 800146a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 800146e:	2300      	movs	r3, #0
}
 8001470:	4618      	mov	r0, r3
 8001472:	3718      	adds	r7, #24
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}

08001478 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b086      	sub	sp, #24
 800147c:	af00      	add	r7, sp, #0
 800147e:	60f8      	str	r0, [r7, #12]
 8001480:	460b      	mov	r3, r1
 8001482:	607a      	str	r2, [r7, #4]
 8001484:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 8001486:	2300      	movs	r3, #0
 8001488:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 800148a:	2300      	movs	r3, #0
 800148c:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001494:	b2db      	uxtb	r3, r3
 8001496:	2b42      	cmp	r3, #66	; 0x42
 8001498:	d101      	bne.n	800149e <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 800149a:	2302      	movs	r3, #2
 800149c:	e04e      	b.n	800153c <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	2242      	movs	r2, #66	; 0x42
 80014a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	691b      	ldr	r3, [r3, #16]
 80014ac:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	f003 031c 	and.w	r3, r3, #28
 80014b4:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress<<11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	8a1b      	ldrh	r3, [r3, #16]
 80014ba:	02db      	lsls	r3, r3, #11
 80014bc:	b29b      	uxth	r3, r3
 80014be:	697a      	ldr	r2, [r7, #20]
 80014c0:	4313      	orrs	r3, r2
 80014c2:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 80014c4:	897b      	ldrh	r3, [r7, #10]
 80014c6:	019b      	lsls	r3, r3, #6
 80014c8:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 80014cc:	697a      	ldr	r2, [r7, #20]
 80014ce:	4313      	orrs	r3, r2
 80014d0:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	f043 0302 	orr.w	r3, r3, #2
 80014d8:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 80014da:	697b      	ldr	r3, [r7, #20]
 80014dc:	f043 0301 	orr.w	r3, r3, #1
 80014e0:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	b29a      	uxth	r2, r3
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	697a      	ldr	r2, [r7, #20]
 80014f2:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 80014f4:	f7ff faba 	bl	8000a6c <HAL_GetTick>
 80014f8:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80014fa:	e015      	b.n	8001528 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 80014fc:	f7ff fab6 	bl	8000a6c <HAL_GetTick>
 8001500:	4602      	mov	r2, r0
 8001502:	693b      	ldr	r3, [r7, #16]
 8001504:	1ad3      	subs	r3, r2, r3
 8001506:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800150a:	d309      	bcc.n	8001520 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	2201      	movs	r2, #1
 8001510:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	2200      	movs	r2, #0
 8001518:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 800151c:	2303      	movs	r3, #3
 800151e:	e00d      	b.n	800153c <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	691b      	ldr	r3, [r3, #16]
 8001526:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	f003 0301 	and.w	r3, r3, #1
 800152e:	2b00      	cmp	r3, #0
 8001530:	d1e4      	bne.n	80014fc <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	2201      	movs	r2, #1
 8001536:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 800153a:	2300      	movs	r3, #0
}
 800153c:	4618      	mov	r0, r3
 800153e:	3718      	adds	r7, #24
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}

08001544 <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001552:	2b01      	cmp	r3, #1
 8001554:	d101      	bne.n	800155a <HAL_ETH_Start+0x16>
 8001556:	2302      	movs	r3, #2
 8001558:	e01f      	b.n	800159a <HAL_ETH_Start+0x56>
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	2201      	movs	r2, #1
 800155e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	2202      	movs	r2, #2
 8001566:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 800156a:	6878      	ldr	r0, [r7, #4]
 800156c:	f000 fa1c 	bl	80019a8 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 8001570:	6878      	ldr	r0, [r7, #4]
 8001572:	f000 fa36 	bl	80019e2 <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8001576:	6878      	ldr	r0, [r7, #4]
 8001578:	f000 fa80 	bl	8001a7c <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 800157c:	6878      	ldr	r0, [r7, #4]
 800157e:	f000 fa4d 	bl	8001a1c <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 8001582:	6878      	ldr	r0, [r7, #4]
 8001584:	f000 fa62 	bl	8001a4c <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2201      	movs	r2, #1
 800158c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2200      	movs	r2, #0
 8001594:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8001598:	2300      	movs	r3, #0
}
 800159a:	4618      	mov	r0, r3
 800159c:	3708      	adds	r7, #8
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
	...

080015a4 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b0b0      	sub	sp, #192	; 0xc0
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
 80015ac:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 80015ae:	2300      	movs	r3, #0
 80015b0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d007      	beq.n	80015ca <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80015c0:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80015c8:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 80015ca:	2300      	movs	r3, #0
 80015cc:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 80015ce:	2300      	movs	r3, #0
 80015d0:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 80015d2:	2300      	movs	r3, #0
 80015d4:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 80015d6:	2300      	movs	r3, #0
 80015d8:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 80015da:	2300      	movs	r3, #0
 80015dc:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 80015de:	2300      	movs	r3, #0
 80015e0:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	69db      	ldr	r3, [r3, #28]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d103      	bne.n	80015f2 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 80015ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015ee:	663b      	str	r3, [r7, #96]	; 0x60
 80015f0:	e001      	b.n	80015f6 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 80015f2:	2300      	movs	r3, #0
 80015f4:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 80015f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80015fa:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 80015fc:	2300      	movs	r3, #0
 80015fe:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001600:	2300      	movs	r3, #0
 8001602:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8001604:	2300      	movs	r3, #0
 8001606:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8001608:	2300      	movs	r3, #0
 800160a:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 800160c:	2300      	movs	r3, #0
 800160e:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8001610:	2340      	movs	r3, #64	; 0x40
 8001612:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8001614:	2300      	movs	r3, #0
 8001616:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 800161a:	2300      	movs	r3, #0
 800161c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8001620:	2300      	movs	r3, #0
 8001622:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8001626:	2300      	movs	r3, #0
 8001628:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 800162c:	2300      	movs	r3, #0
 800162e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 8001632:	2300      	movs	r3, #0
 8001634:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 8001638:	2300      	movs	r3, #0
 800163a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 800163e:	2300      	movs	r3, #0
 8001640:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8001644:	2380      	movs	r3, #128	; 0x80
 8001646:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800164a:	2300      	movs	r3, #0
 800164c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8001650:	2300      	movs	r3, #0
 8001652:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8001656:	2300      	movs	r3, #0
 8001658:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 800165c:	2300      	movs	r3, #0
 800165e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8001662:	2300      	movs	r3, #0
 8001664:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 8001668:	2300      	movs	r3, #0
 800166a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001678:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800167c:	4bac      	ldr	r3, [pc, #688]	; (8001930 <ETH_MACDMAConfig+0x38c>)
 800167e:	4013      	ands	r3, r2
 8001680:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8001684:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 8001686:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8001688:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 800168a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 800168c:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 800168e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 8001690:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 8001696:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8001698:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 800169a:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 800169c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 800169e:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 80016a4:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 80016a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 80016a8:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 80016aa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 80016ac:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 80016ae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 80016b0:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 80016b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 80016b4:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 80016b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 80016b8:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 80016ba:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80016be:	4313      	orrs	r3, r2
 80016c0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80016cc:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80016d8:	2001      	movs	r0, #1
 80016da:	f7ff f9d3 	bl	8000a84 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1; 
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80016e6:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80016e8:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 80016ea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80016ec:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 80016ee:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 80016f0:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 80016f2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 80016f6:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 80016f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 80016fc:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 80016fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 8001702:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8001704:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8001708:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 800170c:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8001714:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8001716:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFFR;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8001722:	2001      	movs	r0, #1
 8001724:	f7ff f9ae 	bl	8000a84 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg1;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001730:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800173a:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001744:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg1 = (heth->Instance)->MACFCR;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	699b      	ldr	r3, [r3, #24]
 800174c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001750:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001754:	f64f 7341 	movw	r3, #65345	; 0xff41
 8001758:	4013      	ands	r3, r2
 800175a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 800175e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001762:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8001764:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8001768:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 800176a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 800176e:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8001770:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8001774:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8001776:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 800177a:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 800177c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8001780:	4313      	orrs	r3, r2
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8001782:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001786:	4313      	orrs	r3, r2
 8001788:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001794:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFCR;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	699b      	ldr	r3, [r3, #24]
 800179c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80017a0:	2001      	movs	r0, #1
 80017a2:	f7ff f96f 	bl	8000a84 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg1;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80017ae:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 80017b0:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 80017b4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	430a      	orrs	r2, r1
 80017be:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	69db      	ldr	r3, [r3, #28]
 80017c6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80017ca:	2001      	movs	r0, #1
 80017cc:	f7ff f95a 	bl	8000a84 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80017d8:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 80017da:	2300      	movs	r3, #0
 80017dc:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 80017de:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80017e2:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 80017e4:	2300      	movs	r3, #0
 80017e6:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 80017e8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80017ec:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80017ee:	2300      	movs	r3, #0
 80017f0:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 80017f2:	2300      	movs	r3, #0
 80017f4:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 80017f6:	2300      	movs	r3, #0
 80017f8:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80017fa:	2300      	movs	r3, #0
 80017fc:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 80017fe:	2304      	movs	r3, #4
 8001800:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 8001802:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001806:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8001808:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800180c:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800180e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001812:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001814:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001818:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 800181a:	2380      	movs	r3, #128	; 0x80
 800181c:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0U;
 800181e:	2300      	movs	r3, #0
 8001820:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8001822:	2300      	movs	r3, #0
 8001824:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg1 = (heth->Instance)->DMAOMR;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800182e:	3318      	adds	r3, #24
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8001836:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800183a:	4b3e      	ldr	r3, [pc, #248]	; (8001934 <ETH_MACDMAConfig+0x390>)
 800183c:	4013      	ands	r3, r2
 800183e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8001842:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 8001844:	68fb      	ldr	r3, [r7, #12]
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8001846:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 8001848:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 800184a:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 800184c:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 800184e:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 8001850:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 8001852:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 8001854:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 8001856:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 8001858:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 800185a:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 800185c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 800185e:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 8001860:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 8001862:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8001864:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001868:	4313      	orrs	r3, r2
 800186a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001876:	3318      	adds	r3, #24
 8001878:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800187c:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->DMAOMR;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001886:	3318      	adds	r3, #24
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800188e:	2001      	movs	r0, #1
 8001890:	f7ff f8f8 	bl	8000a84 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg1;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800189c:	3318      	adds	r3, #24
 800189e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80018a2:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80018a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 80018a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80018a8:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 80018aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 80018ac:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 80018ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 80018b0:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 80018b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 80018b4:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2U) |
 80018b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80018b8:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 80018ba:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 80018bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2U) |
 80018be:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80018c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80018cc:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->DMABMR;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 80018dc:	2001      	movs	r0, #1
 80018de:	f7ff f8d1 	bl	8000a84 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg1;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80018ea:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80018ee:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	699b      	ldr	r3, [r3, #24]
 80018f4:	2b01      	cmp	r3, #1
 80018f6:	d10f      	bne.n	8001918 <ETH_MACDMAConfig+0x374>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001900:	331c      	adds	r3, #28
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800190c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001910:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001914:	331c      	adds	r3, #28
 8001916:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	695b      	ldr	r3, [r3, #20]
 800191c:	461a      	mov	r2, r3
 800191e:	2100      	movs	r1, #0
 8001920:	6878      	ldr	r0, [r7, #4]
 8001922:	f000 f809 	bl	8001938 <ETH_MACAddressConfig>
}
 8001926:	bf00      	nop
 8001928:	37c0      	adds	r7, #192	; 0xc0
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	ff20810f 	.word	0xff20810f
 8001934:	f8de3f23 	.word	0xf8de3f23

08001938 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8001938:	b480      	push	{r7}
 800193a:	b087      	sub	sp, #28
 800193c:	af00      	add	r7, sp, #0
 800193e:	60f8      	str	r0, [r7, #12]
 8001940:	60b9      	str	r1, [r7, #8]
 8001942:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	3305      	adds	r3, #5
 8001948:	781b      	ldrb	r3, [r3, #0]
 800194a:	021b      	lsls	r3, r3, #8
 800194c:	687a      	ldr	r2, [r7, #4]
 800194e:	3204      	adds	r2, #4
 8001950:	7812      	ldrb	r2, [r2, #0]
 8001952:	4313      	orrs	r3, r2
 8001954:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8001956:	68ba      	ldr	r2, [r7, #8]
 8001958:	4b11      	ldr	r3, [pc, #68]	; (80019a0 <ETH_MACAddressConfig+0x68>)
 800195a:	4413      	add	r3, r2
 800195c:	461a      	mov	r2, r3
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	3303      	adds	r3, #3
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	061a      	lsls	r2, r3, #24
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	3302      	adds	r3, #2
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	041b      	lsls	r3, r3, #16
 8001972:	431a      	orrs	r2, r3
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	3301      	adds	r3, #1
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	021b      	lsls	r3, r3, #8
 800197c:	4313      	orrs	r3, r2
 800197e:	687a      	ldr	r2, [r7, #4]
 8001980:	7812      	ldrb	r2, [r2, #0]
 8001982:	4313      	orrs	r3, r2
 8001984:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8001986:	68ba      	ldr	r2, [r7, #8]
 8001988:	4b06      	ldr	r3, [pc, #24]	; (80019a4 <ETH_MACAddressConfig+0x6c>)
 800198a:	4413      	add	r3, r2
 800198c:	461a      	mov	r2, r3
 800198e:	697b      	ldr	r3, [r7, #20]
 8001990:	6013      	str	r3, [r2, #0]
}
 8001992:	bf00      	nop
 8001994:	371c      	adds	r7, #28
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop
 80019a0:	40028040 	.word	0x40028040
 80019a4:	40028044 	.word	0x40028044

080019a8 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b084      	sub	sp, #16
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80019b0:	2300      	movs	r3, #0
 80019b2:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	681a      	ldr	r2, [r3, #0]
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f042 0208 	orr.w	r2, r2, #8
 80019c2:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80019cc:	2001      	movs	r0, #1
 80019ce:	f000 f87f 	bl	8001ad0 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	68fa      	ldr	r2, [r7, #12]
 80019d8:	601a      	str	r2, [r3, #0]
}
 80019da:	bf00      	nop
 80019dc:	3710      	adds	r7, #16
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}

080019e2 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 80019e2:	b580      	push	{r7, lr}
 80019e4:	b084      	sub	sp, #16
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80019ea:	2300      	movs	r3, #0
 80019ec:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f042 0204 	orr.w	r2, r2, #4
 80019fc:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8001a06:	2001      	movs	r0, #1
 8001a08:	f000 f862 	bl	8001ad0 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	68fa      	ldr	r2, [r7, #12]
 8001a12:	601a      	str	r2, [r3, #0]
}
 8001a14:	bf00      	nop
 8001a16:	3710      	adds	r7, #16
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}

08001a1c <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b083      	sub	sp, #12
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001a2c:	3318      	adds	r3, #24
 8001a2e:	681a      	ldr	r2, [r3, #0]
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001a38:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001a3c:	3318      	adds	r3, #24
 8001a3e:	601a      	str	r2, [r3, #0]
}
 8001a40:	bf00      	nop
 8001a42:	370c      	adds	r7, #12
 8001a44:	46bd      	mov	sp, r7
 8001a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4a:	4770      	bx	lr

08001a4c <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 8001a4c:	b480      	push	{r7}
 8001a4e:	b083      	sub	sp, #12
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001a5c:	3318      	adds	r3, #24
 8001a5e:	681a      	ldr	r2, [r3, #0]
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f042 0202 	orr.w	r2, r2, #2
 8001a68:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001a6c:	3318      	adds	r3, #24
 8001a6e:	601a      	str	r2, [r3, #0]
}
 8001a70:	bf00      	nop
 8001a72:	370c      	adds	r7, #12
 8001a74:	46bd      	mov	sp, r7
 8001a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7a:	4770      	bx	lr

08001a7c <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b084      	sub	sp, #16
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8001a84:	2300      	movs	r3, #0
 8001a86:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001a90:	3318      	adds	r3, #24
 8001a92:	681a      	ldr	r2, [r3, #0]
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001a9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001aa0:	3318      	adds	r3, #24
 8001aa2:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001aac:	3318      	adds	r3, #24
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8001ab2:	2001      	movs	r0, #1
 8001ab4:	f000 f80c 	bl	8001ad0 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	68fa      	ldr	r2, [r7, #12]
 8001abe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001ac2:	3318      	adds	r3, #24
 8001ac4:	601a      	str	r2, [r3, #0]
}
 8001ac6:	bf00      	nop
 8001ac8:	3710      	adds	r7, #16
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
	...

08001ad0 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b085      	sub	sp, #20
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001ad8:	4b0a      	ldr	r3, [pc, #40]	; (8001b04 <ETH_Delay+0x34>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a0a      	ldr	r2, [pc, #40]	; (8001b08 <ETH_Delay+0x38>)
 8001ade:	fba2 2303 	umull	r2, r3, r2, r3
 8001ae2:	0a5b      	lsrs	r3, r3, #9
 8001ae4:	687a      	ldr	r2, [r7, #4]
 8001ae6:	fb02 f303 	mul.w	r3, r2, r3
 8001aea:	60fb      	str	r3, [r7, #12]
  do 
  {
    __NOP();
 8001aec:	bf00      	nop
  } 
  while (Delay --);
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	1e5a      	subs	r2, r3, #1
 8001af2:	60fa      	str	r2, [r7, #12]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d1f9      	bne.n	8001aec <ETH_Delay+0x1c>
}
 8001af8:	bf00      	nop
 8001afa:	3714      	adds	r7, #20
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr
 8001b04:	20000124 	.word	0x20000124
 8001b08:	10624dd3 	.word	0x10624dd3

08001b0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b089      	sub	sp, #36	; 0x24
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
 8001b14:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b16:	2300      	movs	r3, #0
 8001b18:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b22:	2300      	movs	r3, #0
 8001b24:	61fb      	str	r3, [r7, #28]
 8001b26:	e177      	b.n	8001e18 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b28:	2201      	movs	r2, #1
 8001b2a:	69fb      	ldr	r3, [r7, #28]
 8001b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b30:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	697a      	ldr	r2, [r7, #20]
 8001b38:	4013      	ands	r3, r2
 8001b3a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b3c:	693a      	ldr	r2, [r7, #16]
 8001b3e:	697b      	ldr	r3, [r7, #20]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	f040 8166 	bne.w	8001e12 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	2b02      	cmp	r3, #2
 8001b4c:	d003      	beq.n	8001b56 <HAL_GPIO_Init+0x4a>
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	2b12      	cmp	r3, #18
 8001b54:	d123      	bne.n	8001b9e <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b56:	69fb      	ldr	r3, [r7, #28]
 8001b58:	08da      	lsrs	r2, r3, #3
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	3208      	adds	r2, #8
 8001b5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b62:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b64:	69fb      	ldr	r3, [r7, #28]
 8001b66:	f003 0307 	and.w	r3, r3, #7
 8001b6a:	009b      	lsls	r3, r3, #2
 8001b6c:	220f      	movs	r2, #15
 8001b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b72:	43db      	mvns	r3, r3
 8001b74:	69ba      	ldr	r2, [r7, #24]
 8001b76:	4013      	ands	r3, r2
 8001b78:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	691a      	ldr	r2, [r3, #16]
 8001b7e:	69fb      	ldr	r3, [r7, #28]
 8001b80:	f003 0307 	and.w	r3, r3, #7
 8001b84:	009b      	lsls	r3, r3, #2
 8001b86:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8a:	69ba      	ldr	r2, [r7, #24]
 8001b8c:	4313      	orrs	r3, r2
 8001b8e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b90:	69fb      	ldr	r3, [r7, #28]
 8001b92:	08da      	lsrs	r2, r3, #3
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	3208      	adds	r2, #8
 8001b98:	69b9      	ldr	r1, [r7, #24]
 8001b9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001ba4:	69fb      	ldr	r3, [r7, #28]
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	2203      	movs	r2, #3
 8001baa:	fa02 f303 	lsl.w	r3, r2, r3
 8001bae:	43db      	mvns	r3, r3
 8001bb0:	69ba      	ldr	r2, [r7, #24]
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	f003 0203 	and.w	r2, r3, #3
 8001bbe:	69fb      	ldr	r3, [r7, #28]
 8001bc0:	005b      	lsls	r3, r3, #1
 8001bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc6:	69ba      	ldr	r2, [r7, #24]
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	69ba      	ldr	r2, [r7, #24]
 8001bd0:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	2b01      	cmp	r3, #1
 8001bd8:	d00b      	beq.n	8001bf2 <HAL_GPIO_Init+0xe6>
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	2b02      	cmp	r3, #2
 8001be0:	d007      	beq.n	8001bf2 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001be6:	2b11      	cmp	r3, #17
 8001be8:	d003      	beq.n	8001bf2 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	2b12      	cmp	r3, #18
 8001bf0:	d130      	bne.n	8001c54 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	689b      	ldr	r3, [r3, #8]
 8001bf6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001bf8:	69fb      	ldr	r3, [r7, #28]
 8001bfa:	005b      	lsls	r3, r3, #1
 8001bfc:	2203      	movs	r2, #3
 8001bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001c02:	43db      	mvns	r3, r3
 8001c04:	69ba      	ldr	r2, [r7, #24]
 8001c06:	4013      	ands	r3, r2
 8001c08:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	68da      	ldr	r2, [r3, #12]
 8001c0e:	69fb      	ldr	r3, [r7, #28]
 8001c10:	005b      	lsls	r3, r3, #1
 8001c12:	fa02 f303 	lsl.w	r3, r2, r3
 8001c16:	69ba      	ldr	r2, [r7, #24]
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	69ba      	ldr	r2, [r7, #24]
 8001c20:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c28:	2201      	movs	r2, #1
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c30:	43db      	mvns	r3, r3
 8001c32:	69ba      	ldr	r2, [r7, #24]
 8001c34:	4013      	ands	r3, r2
 8001c36:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	091b      	lsrs	r3, r3, #4
 8001c3e:	f003 0201 	and.w	r2, r3, #1
 8001c42:	69fb      	ldr	r3, [r7, #28]
 8001c44:	fa02 f303 	lsl.w	r3, r2, r3
 8001c48:	69ba      	ldr	r2, [r7, #24]
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	69ba      	ldr	r2, [r7, #24]
 8001c52:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	68db      	ldr	r3, [r3, #12]
 8001c58:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c5a:	69fb      	ldr	r3, [r7, #28]
 8001c5c:	005b      	lsls	r3, r3, #1
 8001c5e:	2203      	movs	r2, #3
 8001c60:	fa02 f303 	lsl.w	r3, r2, r3
 8001c64:	43db      	mvns	r3, r3
 8001c66:	69ba      	ldr	r2, [r7, #24]
 8001c68:	4013      	ands	r3, r2
 8001c6a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	689a      	ldr	r2, [r3, #8]
 8001c70:	69fb      	ldr	r3, [r7, #28]
 8001c72:	005b      	lsls	r3, r3, #1
 8001c74:	fa02 f303 	lsl.w	r3, r2, r3
 8001c78:	69ba      	ldr	r2, [r7, #24]
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	69ba      	ldr	r2, [r7, #24]
 8001c82:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	f000 80c0 	beq.w	8001e12 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c92:	2300      	movs	r3, #0
 8001c94:	60fb      	str	r3, [r7, #12]
 8001c96:	4b65      	ldr	r3, [pc, #404]	; (8001e2c <HAL_GPIO_Init+0x320>)
 8001c98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c9a:	4a64      	ldr	r2, [pc, #400]	; (8001e2c <HAL_GPIO_Init+0x320>)
 8001c9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ca0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ca2:	4b62      	ldr	r3, [pc, #392]	; (8001e2c <HAL_GPIO_Init+0x320>)
 8001ca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ca6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001caa:	60fb      	str	r3, [r7, #12]
 8001cac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001cae:	4a60      	ldr	r2, [pc, #384]	; (8001e30 <HAL_GPIO_Init+0x324>)
 8001cb0:	69fb      	ldr	r3, [r7, #28]
 8001cb2:	089b      	lsrs	r3, r3, #2
 8001cb4:	3302      	adds	r3, #2
 8001cb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001cbc:	69fb      	ldr	r3, [r7, #28]
 8001cbe:	f003 0303 	and.w	r3, r3, #3
 8001cc2:	009b      	lsls	r3, r3, #2
 8001cc4:	220f      	movs	r2, #15
 8001cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cca:	43db      	mvns	r3, r3
 8001ccc:	69ba      	ldr	r2, [r7, #24]
 8001cce:	4013      	ands	r3, r2
 8001cd0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	4a57      	ldr	r2, [pc, #348]	; (8001e34 <HAL_GPIO_Init+0x328>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d037      	beq.n	8001d4a <HAL_GPIO_Init+0x23e>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	4a56      	ldr	r2, [pc, #344]	; (8001e38 <HAL_GPIO_Init+0x32c>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d031      	beq.n	8001d46 <HAL_GPIO_Init+0x23a>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4a55      	ldr	r2, [pc, #340]	; (8001e3c <HAL_GPIO_Init+0x330>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d02b      	beq.n	8001d42 <HAL_GPIO_Init+0x236>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	4a54      	ldr	r2, [pc, #336]	; (8001e40 <HAL_GPIO_Init+0x334>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d025      	beq.n	8001d3e <HAL_GPIO_Init+0x232>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4a53      	ldr	r2, [pc, #332]	; (8001e44 <HAL_GPIO_Init+0x338>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d01f      	beq.n	8001d3a <HAL_GPIO_Init+0x22e>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	4a52      	ldr	r2, [pc, #328]	; (8001e48 <HAL_GPIO_Init+0x33c>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d019      	beq.n	8001d36 <HAL_GPIO_Init+0x22a>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	4a51      	ldr	r2, [pc, #324]	; (8001e4c <HAL_GPIO_Init+0x340>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d013      	beq.n	8001d32 <HAL_GPIO_Init+0x226>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4a50      	ldr	r2, [pc, #320]	; (8001e50 <HAL_GPIO_Init+0x344>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d00d      	beq.n	8001d2e <HAL_GPIO_Init+0x222>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	4a4f      	ldr	r2, [pc, #316]	; (8001e54 <HAL_GPIO_Init+0x348>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d007      	beq.n	8001d2a <HAL_GPIO_Init+0x21e>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4a4e      	ldr	r2, [pc, #312]	; (8001e58 <HAL_GPIO_Init+0x34c>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d101      	bne.n	8001d26 <HAL_GPIO_Init+0x21a>
 8001d22:	2309      	movs	r3, #9
 8001d24:	e012      	b.n	8001d4c <HAL_GPIO_Init+0x240>
 8001d26:	230a      	movs	r3, #10
 8001d28:	e010      	b.n	8001d4c <HAL_GPIO_Init+0x240>
 8001d2a:	2308      	movs	r3, #8
 8001d2c:	e00e      	b.n	8001d4c <HAL_GPIO_Init+0x240>
 8001d2e:	2307      	movs	r3, #7
 8001d30:	e00c      	b.n	8001d4c <HAL_GPIO_Init+0x240>
 8001d32:	2306      	movs	r3, #6
 8001d34:	e00a      	b.n	8001d4c <HAL_GPIO_Init+0x240>
 8001d36:	2305      	movs	r3, #5
 8001d38:	e008      	b.n	8001d4c <HAL_GPIO_Init+0x240>
 8001d3a:	2304      	movs	r3, #4
 8001d3c:	e006      	b.n	8001d4c <HAL_GPIO_Init+0x240>
 8001d3e:	2303      	movs	r3, #3
 8001d40:	e004      	b.n	8001d4c <HAL_GPIO_Init+0x240>
 8001d42:	2302      	movs	r3, #2
 8001d44:	e002      	b.n	8001d4c <HAL_GPIO_Init+0x240>
 8001d46:	2301      	movs	r3, #1
 8001d48:	e000      	b.n	8001d4c <HAL_GPIO_Init+0x240>
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	69fa      	ldr	r2, [r7, #28]
 8001d4e:	f002 0203 	and.w	r2, r2, #3
 8001d52:	0092      	lsls	r2, r2, #2
 8001d54:	4093      	lsls	r3, r2
 8001d56:	69ba      	ldr	r2, [r7, #24]
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d5c:	4934      	ldr	r1, [pc, #208]	; (8001e30 <HAL_GPIO_Init+0x324>)
 8001d5e:	69fb      	ldr	r3, [r7, #28]
 8001d60:	089b      	lsrs	r3, r3, #2
 8001d62:	3302      	adds	r3, #2
 8001d64:	69ba      	ldr	r2, [r7, #24]
 8001d66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d6a:	4b3c      	ldr	r3, [pc, #240]	; (8001e5c <HAL_GPIO_Init+0x350>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d70:	693b      	ldr	r3, [r7, #16]
 8001d72:	43db      	mvns	r3, r3
 8001d74:	69ba      	ldr	r2, [r7, #24]
 8001d76:	4013      	ands	r3, r2
 8001d78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d003      	beq.n	8001d8e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001d86:	69ba      	ldr	r2, [r7, #24]
 8001d88:	693b      	ldr	r3, [r7, #16]
 8001d8a:	4313      	orrs	r3, r2
 8001d8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d8e:	4a33      	ldr	r2, [pc, #204]	; (8001e5c <HAL_GPIO_Init+0x350>)
 8001d90:	69bb      	ldr	r3, [r7, #24]
 8001d92:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001d94:	4b31      	ldr	r3, [pc, #196]	; (8001e5c <HAL_GPIO_Init+0x350>)
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	43db      	mvns	r3, r3
 8001d9e:	69ba      	ldr	r2, [r7, #24]
 8001da0:	4013      	ands	r3, r2
 8001da2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d003      	beq.n	8001db8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001db0:	69ba      	ldr	r2, [r7, #24]
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	4313      	orrs	r3, r2
 8001db6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001db8:	4a28      	ldr	r2, [pc, #160]	; (8001e5c <HAL_GPIO_Init+0x350>)
 8001dba:	69bb      	ldr	r3, [r7, #24]
 8001dbc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001dbe:	4b27      	ldr	r3, [pc, #156]	; (8001e5c <HAL_GPIO_Init+0x350>)
 8001dc0:	689b      	ldr	r3, [r3, #8]
 8001dc2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	43db      	mvns	r3, r3
 8001dc8:	69ba      	ldr	r2, [r7, #24]
 8001dca:	4013      	ands	r3, r2
 8001dcc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d003      	beq.n	8001de2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001dda:	69ba      	ldr	r2, [r7, #24]
 8001ddc:	693b      	ldr	r3, [r7, #16]
 8001dde:	4313      	orrs	r3, r2
 8001de0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001de2:	4a1e      	ldr	r2, [pc, #120]	; (8001e5c <HAL_GPIO_Init+0x350>)
 8001de4:	69bb      	ldr	r3, [r7, #24]
 8001de6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001de8:	4b1c      	ldr	r3, [pc, #112]	; (8001e5c <HAL_GPIO_Init+0x350>)
 8001dea:	68db      	ldr	r3, [r3, #12]
 8001dec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dee:	693b      	ldr	r3, [r7, #16]
 8001df0:	43db      	mvns	r3, r3
 8001df2:	69ba      	ldr	r2, [r7, #24]
 8001df4:	4013      	ands	r3, r2
 8001df6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d003      	beq.n	8001e0c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001e04:	69ba      	ldr	r2, [r7, #24]
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001e0c:	4a13      	ldr	r2, [pc, #76]	; (8001e5c <HAL_GPIO_Init+0x350>)
 8001e0e:	69bb      	ldr	r3, [r7, #24]
 8001e10:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	3301      	adds	r3, #1
 8001e16:	61fb      	str	r3, [r7, #28]
 8001e18:	69fb      	ldr	r3, [r7, #28]
 8001e1a:	2b0f      	cmp	r3, #15
 8001e1c:	f67f ae84 	bls.w	8001b28 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e20:	bf00      	nop
 8001e22:	3724      	adds	r7, #36	; 0x24
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr
 8001e2c:	40023800 	.word	0x40023800
 8001e30:	40013800 	.word	0x40013800
 8001e34:	40020000 	.word	0x40020000
 8001e38:	40020400 	.word	0x40020400
 8001e3c:	40020800 	.word	0x40020800
 8001e40:	40020c00 	.word	0x40020c00
 8001e44:	40021000 	.word	0x40021000
 8001e48:	40021400 	.word	0x40021400
 8001e4c:	40021800 	.word	0x40021800
 8001e50:	40021c00 	.word	0x40021c00
 8001e54:	40022000 	.word	0x40022000
 8001e58:	40022400 	.word	0x40022400
 8001e5c:	40013c00 	.word	0x40013c00

08001e60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
 8001e68:	460b      	mov	r3, r1
 8001e6a:	807b      	strh	r3, [r7, #2]
 8001e6c:	4613      	mov	r3, r2
 8001e6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e70:	787b      	ldrb	r3, [r7, #1]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d003      	beq.n	8001e7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e76:	887a      	ldrh	r2, [r7, #2]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e7c:	e003      	b.n	8001e86 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e7e:	887b      	ldrh	r3, [r7, #2]
 8001e80:	041a      	lsls	r2, r3, #16
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	619a      	str	r2, [r3, #24]
}
 8001e86:	bf00      	nop
 8001e88:	370c      	adds	r7, #12
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr
	...

08001e94 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b084      	sub	sp, #16
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d101      	bne.n	8001ea6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e10f      	b.n	80020c6 <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d106      	bne.n	8001ec0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f010 ff70 	bl	8012da0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2224      	movs	r2, #36	; 0x24
 8001ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f022 0201 	bic.w	r2, r2, #1
 8001ed6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001ed8:	f001 ff12 	bl	8003d00 <HAL_RCC_GetPCLK1Freq>
 8001edc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	4a7b      	ldr	r2, [pc, #492]	; (80020d0 <HAL_I2C_Init+0x23c>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d807      	bhi.n	8001ef8 <HAL_I2C_Init+0x64>
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	4a7a      	ldr	r2, [pc, #488]	; (80020d4 <HAL_I2C_Init+0x240>)
 8001eec:	4293      	cmp	r3, r2
 8001eee:	bf94      	ite	ls
 8001ef0:	2301      	movls	r3, #1
 8001ef2:	2300      	movhi	r3, #0
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	e006      	b.n	8001f06 <HAL_I2C_Init+0x72>
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	4a77      	ldr	r2, [pc, #476]	; (80020d8 <HAL_I2C_Init+0x244>)
 8001efc:	4293      	cmp	r3, r2
 8001efe:	bf94      	ite	ls
 8001f00:	2301      	movls	r3, #1
 8001f02:	2300      	movhi	r3, #0
 8001f04:	b2db      	uxtb	r3, r3
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d001      	beq.n	8001f0e <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e0db      	b.n	80020c6 <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	4a72      	ldr	r2, [pc, #456]	; (80020dc <HAL_I2C_Init+0x248>)
 8001f12:	fba2 2303 	umull	r2, r3, r2, r3
 8001f16:	0c9b      	lsrs	r3, r3, #18
 8001f18:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	68ba      	ldr	r2, [r7, #8]
 8001f2a:	430a      	orrs	r2, r1
 8001f2c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	6a1b      	ldr	r3, [r3, #32]
 8001f34:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	4a64      	ldr	r2, [pc, #400]	; (80020d0 <HAL_I2C_Init+0x23c>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d802      	bhi.n	8001f48 <HAL_I2C_Init+0xb4>
 8001f42:	68bb      	ldr	r3, [r7, #8]
 8001f44:	3301      	adds	r3, #1
 8001f46:	e009      	b.n	8001f5c <HAL_I2C_Init+0xc8>
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001f4e:	fb02 f303 	mul.w	r3, r2, r3
 8001f52:	4a63      	ldr	r2, [pc, #396]	; (80020e0 <HAL_I2C_Init+0x24c>)
 8001f54:	fba2 2303 	umull	r2, r3, r2, r3
 8001f58:	099b      	lsrs	r3, r3, #6
 8001f5a:	3301      	adds	r3, #1
 8001f5c:	687a      	ldr	r2, [r7, #4]
 8001f5e:	6812      	ldr	r2, [r2, #0]
 8001f60:	430b      	orrs	r3, r1
 8001f62:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	69db      	ldr	r3, [r3, #28]
 8001f6a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001f6e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	4956      	ldr	r1, [pc, #344]	; (80020d0 <HAL_I2C_Init+0x23c>)
 8001f78:	428b      	cmp	r3, r1
 8001f7a:	d80d      	bhi.n	8001f98 <HAL_I2C_Init+0x104>
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	1e59      	subs	r1, r3, #1
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	005b      	lsls	r3, r3, #1
 8001f86:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f90:	2b04      	cmp	r3, #4
 8001f92:	bf38      	it	cc
 8001f94:	2304      	movcc	r3, #4
 8001f96:	e04f      	b.n	8002038 <HAL_I2C_Init+0x1a4>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d111      	bne.n	8001fc4 <HAL_I2C_Init+0x130>
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	1e58      	subs	r0, r3, #1
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6859      	ldr	r1, [r3, #4]
 8001fa8:	460b      	mov	r3, r1
 8001faa:	005b      	lsls	r3, r3, #1
 8001fac:	440b      	add	r3, r1
 8001fae:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fb2:	3301      	adds	r3, #1
 8001fb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	bf0c      	ite	eq
 8001fbc:	2301      	moveq	r3, #1
 8001fbe:	2300      	movne	r3, #0
 8001fc0:	b2db      	uxtb	r3, r3
 8001fc2:	e012      	b.n	8001fea <HAL_I2C_Init+0x156>
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	1e58      	subs	r0, r3, #1
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6859      	ldr	r1, [r3, #4]
 8001fcc:	460b      	mov	r3, r1
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	440b      	add	r3, r1
 8001fd2:	0099      	lsls	r1, r3, #2
 8001fd4:	440b      	add	r3, r1
 8001fd6:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fda:	3301      	adds	r3, #1
 8001fdc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	bf0c      	ite	eq
 8001fe4:	2301      	moveq	r3, #1
 8001fe6:	2300      	movne	r3, #0
 8001fe8:	b2db      	uxtb	r3, r3
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d001      	beq.n	8001ff2 <HAL_I2C_Init+0x15e>
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e022      	b.n	8002038 <HAL_I2C_Init+0x1a4>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d10e      	bne.n	8002018 <HAL_I2C_Init+0x184>
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	1e58      	subs	r0, r3, #1
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6859      	ldr	r1, [r3, #4]
 8002002:	460b      	mov	r3, r1
 8002004:	005b      	lsls	r3, r3, #1
 8002006:	440b      	add	r3, r1
 8002008:	fbb0 f3f3 	udiv	r3, r0, r3
 800200c:	3301      	adds	r3, #1
 800200e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002012:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002016:	e00f      	b.n	8002038 <HAL_I2C_Init+0x1a4>
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	1e58      	subs	r0, r3, #1
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6859      	ldr	r1, [r3, #4]
 8002020:	460b      	mov	r3, r1
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	440b      	add	r3, r1
 8002026:	0099      	lsls	r1, r3, #2
 8002028:	440b      	add	r3, r1
 800202a:	fbb0 f3f3 	udiv	r3, r0, r3
 800202e:	3301      	adds	r3, #1
 8002030:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002034:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002038:	6879      	ldr	r1, [r7, #4]
 800203a:	6809      	ldr	r1, [r1, #0]
 800203c:	4313      	orrs	r3, r2
 800203e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	69da      	ldr	r2, [r3, #28]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6a1b      	ldr	r3, [r3, #32]
 8002052:	431a      	orrs	r2, r3
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	430a      	orrs	r2, r1
 800205a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002066:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800206a:	687a      	ldr	r2, [r7, #4]
 800206c:	6911      	ldr	r1, [r2, #16]
 800206e:	687a      	ldr	r2, [r7, #4]
 8002070:	68d2      	ldr	r2, [r2, #12]
 8002072:	4311      	orrs	r1, r2
 8002074:	687a      	ldr	r2, [r7, #4]
 8002076:	6812      	ldr	r2, [r2, #0]
 8002078:	430b      	orrs	r3, r1
 800207a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	68db      	ldr	r3, [r3, #12]
 8002082:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	695a      	ldr	r2, [r3, #20]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	699b      	ldr	r3, [r3, #24]
 800208e:	431a      	orrs	r2, r3
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	430a      	orrs	r2, r1
 8002096:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f042 0201 	orr.w	r2, r2, #1
 80020a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2200      	movs	r2, #0
 80020ac:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2220      	movs	r2, #32
 80020b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2200      	movs	r2, #0
 80020ba:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2200      	movs	r2, #0
 80020c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80020c4:	2300      	movs	r3, #0
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3710      	adds	r7, #16
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	000186a0 	.word	0x000186a0
 80020d4:	001e847f 	.word	0x001e847f
 80020d8:	003d08ff 	.word	0x003d08ff
 80020dc:	431bde83 	.word	0x431bde83
 80020e0:	10624dd3 	.word	0x10624dd3

080020e4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
 80020ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	2b20      	cmp	r3, #32
 80020f8:	d129      	bne.n	800214e <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2224      	movs	r2, #36	; 0x24
 80020fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f022 0201 	bic.w	r2, r2, #1
 8002110:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f022 0210 	bic.w	r2, r2, #16
 8002120:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	683a      	ldr	r2, [r7, #0]
 800212e:	430a      	orrs	r2, r1
 8002130:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f042 0201 	orr.w	r2, r2, #1
 8002140:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2220      	movs	r2, #32
 8002146:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800214a:	2300      	movs	r3, #0
 800214c:	e000      	b.n	8002150 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800214e:	2302      	movs	r3, #2
  }
}
 8002150:	4618      	mov	r0, r3
 8002152:	370c      	adds	r7, #12
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr

0800215c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800215c:	b480      	push	{r7}
 800215e:	b085      	sub	sp, #20
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
 8002164:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8002166:	2300      	movs	r3, #0
 8002168:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002170:	b2db      	uxtb	r3, r3
 8002172:	2b20      	cmp	r3, #32
 8002174:	d12a      	bne.n	80021cc <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2224      	movs	r2, #36	; 0x24
 800217a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	681a      	ldr	r2, [r3, #0]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f022 0201 	bic.w	r2, r2, #1
 800218c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002194:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8002196:	89fb      	ldrh	r3, [r7, #14]
 8002198:	f023 030f 	bic.w	r3, r3, #15
 800219c:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	b29a      	uxth	r2, r3
 80021a2:	89fb      	ldrh	r3, [r7, #14]
 80021a4:	4313      	orrs	r3, r2
 80021a6:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	89fa      	ldrh	r2, [r7, #14]
 80021ae:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	681a      	ldr	r2, [r3, #0]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f042 0201 	orr.w	r2, r2, #1
 80021be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2220      	movs	r2, #32
 80021c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80021c8:	2300      	movs	r3, #0
 80021ca:	e000      	b.n	80021ce <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80021cc:	2302      	movs	r3, #2
  }
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3714      	adds	r7, #20
 80021d2:	46bd      	mov	sp, r7
 80021d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d8:	4770      	bx	lr

080021da <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80021da:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021dc:	b08f      	sub	sp, #60	; 0x3c
 80021de:	af0a      	add	r7, sp, #40	; 0x28
 80021e0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d101      	bne.n	80021ec <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80021e8:	2301      	movs	r3, #1
 80021ea:	e10f      	b.n	800240c <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d106      	bne.n	800220c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2200      	movs	r2, #0
 8002202:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002206:	6878      	ldr	r0, [r7, #4]
 8002208:	f011 fd40 	bl	8013c8c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2203      	movs	r2, #3
 8002210:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002218:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800221c:	2b00      	cmp	r3, #0
 800221e:	d102      	bne.n	8002226 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2200      	movs	r2, #0
 8002224:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4618      	mov	r0, r3
 800222c:	f002 ffed 	bl	800520a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	603b      	str	r3, [r7, #0]
 8002236:	687e      	ldr	r6, [r7, #4]
 8002238:	466d      	mov	r5, sp
 800223a:	f106 0410 	add.w	r4, r6, #16
 800223e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002240:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002242:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002244:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002246:	e894 0003 	ldmia.w	r4, {r0, r1}
 800224a:	e885 0003 	stmia.w	r5, {r0, r1}
 800224e:	1d33      	adds	r3, r6, #4
 8002250:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002252:	6838      	ldr	r0, [r7, #0]
 8002254:	f002 fec4 	bl	8004fe0 <USB_CoreInit>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	d005      	beq.n	800226a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2202      	movs	r2, #2
 8002262:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002266:	2301      	movs	r3, #1
 8002268:	e0d0      	b.n	800240c <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	2100      	movs	r1, #0
 8002270:	4618      	mov	r0, r3
 8002272:	f002 ffdb 	bl	800522c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002276:	2300      	movs	r3, #0
 8002278:	73fb      	strb	r3, [r7, #15]
 800227a:	e04a      	b.n	8002312 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800227c:	7bfa      	ldrb	r2, [r7, #15]
 800227e:	6879      	ldr	r1, [r7, #4]
 8002280:	4613      	mov	r3, r2
 8002282:	00db      	lsls	r3, r3, #3
 8002284:	1a9b      	subs	r3, r3, r2
 8002286:	009b      	lsls	r3, r3, #2
 8002288:	440b      	add	r3, r1
 800228a:	333d      	adds	r3, #61	; 0x3d
 800228c:	2201      	movs	r2, #1
 800228e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002290:	7bfa      	ldrb	r2, [r7, #15]
 8002292:	6879      	ldr	r1, [r7, #4]
 8002294:	4613      	mov	r3, r2
 8002296:	00db      	lsls	r3, r3, #3
 8002298:	1a9b      	subs	r3, r3, r2
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	440b      	add	r3, r1
 800229e:	333c      	adds	r3, #60	; 0x3c
 80022a0:	7bfa      	ldrb	r2, [r7, #15]
 80022a2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80022a4:	7bfa      	ldrb	r2, [r7, #15]
 80022a6:	7bfb      	ldrb	r3, [r7, #15]
 80022a8:	b298      	uxth	r0, r3
 80022aa:	6879      	ldr	r1, [r7, #4]
 80022ac:	4613      	mov	r3, r2
 80022ae:	00db      	lsls	r3, r3, #3
 80022b0:	1a9b      	subs	r3, r3, r2
 80022b2:	009b      	lsls	r3, r3, #2
 80022b4:	440b      	add	r3, r1
 80022b6:	3342      	adds	r3, #66	; 0x42
 80022b8:	4602      	mov	r2, r0
 80022ba:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80022bc:	7bfa      	ldrb	r2, [r7, #15]
 80022be:	6879      	ldr	r1, [r7, #4]
 80022c0:	4613      	mov	r3, r2
 80022c2:	00db      	lsls	r3, r3, #3
 80022c4:	1a9b      	subs	r3, r3, r2
 80022c6:	009b      	lsls	r3, r3, #2
 80022c8:	440b      	add	r3, r1
 80022ca:	333f      	adds	r3, #63	; 0x3f
 80022cc:	2200      	movs	r2, #0
 80022ce:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80022d0:	7bfa      	ldrb	r2, [r7, #15]
 80022d2:	6879      	ldr	r1, [r7, #4]
 80022d4:	4613      	mov	r3, r2
 80022d6:	00db      	lsls	r3, r3, #3
 80022d8:	1a9b      	subs	r3, r3, r2
 80022da:	009b      	lsls	r3, r3, #2
 80022dc:	440b      	add	r3, r1
 80022de:	3344      	adds	r3, #68	; 0x44
 80022e0:	2200      	movs	r2, #0
 80022e2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80022e4:	7bfa      	ldrb	r2, [r7, #15]
 80022e6:	6879      	ldr	r1, [r7, #4]
 80022e8:	4613      	mov	r3, r2
 80022ea:	00db      	lsls	r3, r3, #3
 80022ec:	1a9b      	subs	r3, r3, r2
 80022ee:	009b      	lsls	r3, r3, #2
 80022f0:	440b      	add	r3, r1
 80022f2:	3348      	adds	r3, #72	; 0x48
 80022f4:	2200      	movs	r2, #0
 80022f6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80022f8:	7bfa      	ldrb	r2, [r7, #15]
 80022fa:	6879      	ldr	r1, [r7, #4]
 80022fc:	4613      	mov	r3, r2
 80022fe:	00db      	lsls	r3, r3, #3
 8002300:	1a9b      	subs	r3, r3, r2
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	440b      	add	r3, r1
 8002306:	3350      	adds	r3, #80	; 0x50
 8002308:	2200      	movs	r2, #0
 800230a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800230c:	7bfb      	ldrb	r3, [r7, #15]
 800230e:	3301      	adds	r3, #1
 8002310:	73fb      	strb	r3, [r7, #15]
 8002312:	7bfa      	ldrb	r2, [r7, #15]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	429a      	cmp	r2, r3
 800231a:	d3af      	bcc.n	800227c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800231c:	2300      	movs	r3, #0
 800231e:	73fb      	strb	r3, [r7, #15]
 8002320:	e044      	b.n	80023ac <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002322:	7bfa      	ldrb	r2, [r7, #15]
 8002324:	6879      	ldr	r1, [r7, #4]
 8002326:	4613      	mov	r3, r2
 8002328:	00db      	lsls	r3, r3, #3
 800232a:	1a9b      	subs	r3, r3, r2
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	440b      	add	r3, r1
 8002330:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8002334:	2200      	movs	r2, #0
 8002336:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002338:	7bfa      	ldrb	r2, [r7, #15]
 800233a:	6879      	ldr	r1, [r7, #4]
 800233c:	4613      	mov	r3, r2
 800233e:	00db      	lsls	r3, r3, #3
 8002340:	1a9b      	subs	r3, r3, r2
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	440b      	add	r3, r1
 8002346:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800234a:	7bfa      	ldrb	r2, [r7, #15]
 800234c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800234e:	7bfa      	ldrb	r2, [r7, #15]
 8002350:	6879      	ldr	r1, [r7, #4]
 8002352:	4613      	mov	r3, r2
 8002354:	00db      	lsls	r3, r3, #3
 8002356:	1a9b      	subs	r3, r3, r2
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	440b      	add	r3, r1
 800235c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002360:	2200      	movs	r2, #0
 8002362:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002364:	7bfa      	ldrb	r2, [r7, #15]
 8002366:	6879      	ldr	r1, [r7, #4]
 8002368:	4613      	mov	r3, r2
 800236a:	00db      	lsls	r3, r3, #3
 800236c:	1a9b      	subs	r3, r3, r2
 800236e:	009b      	lsls	r3, r3, #2
 8002370:	440b      	add	r3, r1
 8002372:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002376:	2200      	movs	r2, #0
 8002378:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800237a:	7bfa      	ldrb	r2, [r7, #15]
 800237c:	6879      	ldr	r1, [r7, #4]
 800237e:	4613      	mov	r3, r2
 8002380:	00db      	lsls	r3, r3, #3
 8002382:	1a9b      	subs	r3, r3, r2
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	440b      	add	r3, r1
 8002388:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800238c:	2200      	movs	r2, #0
 800238e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002390:	7bfa      	ldrb	r2, [r7, #15]
 8002392:	6879      	ldr	r1, [r7, #4]
 8002394:	4613      	mov	r3, r2
 8002396:	00db      	lsls	r3, r3, #3
 8002398:	1a9b      	subs	r3, r3, r2
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	440b      	add	r3, r1
 800239e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80023a2:	2200      	movs	r2, #0
 80023a4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023a6:	7bfb      	ldrb	r3, [r7, #15]
 80023a8:	3301      	adds	r3, #1
 80023aa:	73fb      	strb	r3, [r7, #15]
 80023ac:	7bfa      	ldrb	r2, [r7, #15]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	429a      	cmp	r2, r3
 80023b4:	d3b5      	bcc.n	8002322 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	603b      	str	r3, [r7, #0]
 80023bc:	687e      	ldr	r6, [r7, #4]
 80023be:	466d      	mov	r5, sp
 80023c0:	f106 0410 	add.w	r4, r6, #16
 80023c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023cc:	e894 0003 	ldmia.w	r4, {r0, r1}
 80023d0:	e885 0003 	stmia.w	r5, {r0, r1}
 80023d4:	1d33      	adds	r3, r6, #4
 80023d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80023d8:	6838      	ldr	r0, [r7, #0]
 80023da:	f002 ff51 	bl	8005280 <USB_DevInit>
 80023de:	4603      	mov	r3, r0
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d005      	beq.n	80023f0 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2202      	movs	r2, #2
 80023e8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	e00d      	b.n	800240c <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2200      	movs	r2, #0
 80023f4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2201      	movs	r2, #1
 80023fc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
  #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4618      	mov	r0, r3
 8002406:	f003 ff46 	bl	8006296 <USB_DevDisconnect>

  return HAL_OK;
 800240a:	2300      	movs	r3, #0
}
 800240c:	4618      	mov	r0, r3
 800240e:	3714      	adds	r7, #20
 8002410:	46bd      	mov	sp, r7
 8002412:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002414 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002428:	2b01      	cmp	r3, #1
 800242a:	d101      	bne.n	8002430 <HAL_PCD_Start+0x1c>
 800242c:	2302      	movs	r3, #2
 800242e:	e020      	b.n	8002472 <HAL_PCD_Start+0x5e>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2201      	movs	r2, #1
 8002434:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800243c:	2b01      	cmp	r3, #1
 800243e:	d109      	bne.n	8002454 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002444:	2b01      	cmp	r3, #1
 8002446:	d005      	beq.n	8002454 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800244c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
  (void)USB_DevConnect(hpcd->Instance);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4618      	mov	r0, r3
 800245a:	f003 ff04 	bl	8006266 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4618      	mov	r0, r3
 8002464:	f002 fec0 	bl	80051e8 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2200      	movs	r2, #0
 800246c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8002470:	2300      	movs	r3, #0
}
 8002472:	4618      	mov	r0, r3
 8002474:	3710      	adds	r7, #16
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}

0800247a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800247a:	b590      	push	{r4, r7, lr}
 800247c:	b08d      	sub	sp, #52	; 0x34
 800247e:	af00      	add	r7, sp, #0
 8002480:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002488:	6a3b      	ldr	r3, [r7, #32]
 800248a:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4618      	mov	r0, r3
 8002492:	f003 ffab 	bl	80063ec <USB_GetMode>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	f040 838e 	bne.w	8002bba <HAL_PCD_IRQHandler+0x740>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4618      	mov	r0, r3
 80024a4:	f003 ff0f 	bl	80062c6 <USB_ReadInterrupts>
 80024a8:	4603      	mov	r3, r0
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	f000 8384 	beq.w	8002bb8 <HAL_PCD_IRQHandler+0x73e>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4618      	mov	r0, r3
 80024b6:	f003 ff06 	bl	80062c6 <USB_ReadInterrupts>
 80024ba:	4603      	mov	r3, r0
 80024bc:	f003 0302 	and.w	r3, r3, #2
 80024c0:	2b02      	cmp	r3, #2
 80024c2:	d107      	bne.n	80024d4 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	695a      	ldr	r2, [r3, #20]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f002 0202 	and.w	r2, r2, #2
 80024d2:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4618      	mov	r0, r3
 80024da:	f003 fef4 	bl	80062c6 <USB_ReadInterrupts>
 80024de:	4603      	mov	r3, r0
 80024e0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80024e4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80024e8:	d17b      	bne.n	80025e2 <HAL_PCD_IRQHandler+0x168>
    {
      epnum = 0U;
 80024ea:	2300      	movs	r3, #0
 80024ec:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4618      	mov	r0, r3
 80024f4:	f003 fefa 	bl	80062ec <USB_ReadDevAllOutEpInterrupt>
 80024f8:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80024fa:	e06f      	b.n	80025dc <HAL_PCD_IRQHandler+0x162>
      {
        if ((ep_intr & 0x1U) != 0U)
 80024fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024fe:	f003 0301 	and.w	r3, r3, #1
 8002502:	2b00      	cmp	r3, #0
 8002504:	d064      	beq.n	80025d0 <HAL_PCD_IRQHandler+0x156>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800250c:	b2d2      	uxtb	r2, r2
 800250e:	4611      	mov	r1, r2
 8002510:	4618      	mov	r0, r3
 8002512:	f003 ff1f 	bl	8006354 <USB_ReadDevOutEPInterrupt>
 8002516:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002518:	69bb      	ldr	r3, [r7, #24]
 800251a:	f003 0301 	and.w	r3, r3, #1
 800251e:	2b00      	cmp	r3, #0
 8002520:	d00c      	beq.n	800253c <HAL_PCD_IRQHandler+0xc2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002524:	015a      	lsls	r2, r3, #5
 8002526:	69fb      	ldr	r3, [r7, #28]
 8002528:	4413      	add	r3, r2
 800252a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800252e:	461a      	mov	r2, r3
 8002530:	2301      	movs	r3, #1
 8002532:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002534:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f000 fe0e 	bl	8003158 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800253c:	69bb      	ldr	r3, [r7, #24]
 800253e:	f003 0308 	and.w	r3, r3, #8
 8002542:	2b00      	cmp	r3, #0
 8002544:	d00c      	beq.n	8002560 <HAL_PCD_IRQHandler+0xe6>
          {
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002546:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002548:	6878      	ldr	r0, [r7, #4]
 800254a:	f000 ff0d 	bl	8003368 <PCD_EP_OutSetupPacket_int>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800254e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002550:	015a      	lsls	r2, r3, #5
 8002552:	69fb      	ldr	r3, [r7, #28]
 8002554:	4413      	add	r3, r2
 8002556:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800255a:	461a      	mov	r2, r3
 800255c:	2308      	movs	r3, #8
 800255e:	6093      	str	r3, [r2, #8]
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002560:	69bb      	ldr	r3, [r7, #24]
 8002562:	f003 0310 	and.w	r3, r3, #16
 8002566:	2b00      	cmp	r3, #0
 8002568:	d008      	beq.n	800257c <HAL_PCD_IRQHandler+0x102>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800256a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800256c:	015a      	lsls	r2, r3, #5
 800256e:	69fb      	ldr	r3, [r7, #28]
 8002570:	4413      	add	r3, r2
 8002572:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002576:	461a      	mov	r2, r3
 8002578:	2310      	movs	r3, #16
 800257a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800257c:	69bb      	ldr	r3, [r7, #24]
 800257e:	f003 0320 	and.w	r3, r3, #32
 8002582:	2b00      	cmp	r3, #0
 8002584:	d015      	beq.n	80025b2 <HAL_PCD_IRQHandler+0x138>
          {
            if (hpcd->Init.dma_enable == 1U)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	691b      	ldr	r3, [r3, #16]
 800258a:	2b01      	cmp	r3, #1
 800258c:	d108      	bne.n	80025a0 <HAL_PCD_IRQHandler+0x126>
            {
              (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6818      	ldr	r0, [r3, #0]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002598:	461a      	mov	r2, r3
 800259a:	2101      	movs	r1, #1
 800259c:	f003 ff6a 	bl	8006474 <USB_EP0_OutStart>
            }
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80025a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a2:	015a      	lsls	r2, r3, #5
 80025a4:	69fb      	ldr	r3, [r7, #28]
 80025a6:	4413      	add	r3, r2
 80025a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80025ac:	461a      	mov	r2, r3
 80025ae:	2320      	movs	r3, #32
 80025b0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80025b2:	69bb      	ldr	r3, [r7, #24]
 80025b4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d009      	beq.n	80025d0 <HAL_PCD_IRQHandler+0x156>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80025bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025be:	015a      	lsls	r2, r3, #5
 80025c0:	69fb      	ldr	r3, [r7, #28]
 80025c2:	4413      	add	r3, r2
 80025c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80025c8:	461a      	mov	r2, r3
 80025ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80025ce:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80025d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025d2:	3301      	adds	r3, #1
 80025d4:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80025d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025d8:	085b      	lsrs	r3, r3, #1
 80025da:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80025dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d18c      	bne.n	80024fc <HAL_PCD_IRQHandler+0x82>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4618      	mov	r0, r3
 80025e8:	f003 fe6d 	bl	80062c6 <USB_ReadInterrupts>
 80025ec:	4603      	mov	r3, r0
 80025ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025f2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80025f6:	f040 80c4 	bne.w	8002782 <HAL_PCD_IRQHandler+0x308>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4618      	mov	r0, r3
 8002600:	f003 fe8e 	bl	8006320 <USB_ReadDevAllInEpInterrupt>
 8002604:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8002606:	2300      	movs	r3, #0
 8002608:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800260a:	e0b6      	b.n	800277a <HAL_PCD_IRQHandler+0x300>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800260c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800260e:	f003 0301 	and.w	r3, r3, #1
 8002612:	2b00      	cmp	r3, #0
 8002614:	f000 80ab 	beq.w	800276e <HAL_PCD_IRQHandler+0x2f4>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800261e:	b2d2      	uxtb	r2, r2
 8002620:	4611      	mov	r1, r2
 8002622:	4618      	mov	r0, r3
 8002624:	f003 feb4 	bl	8006390 <USB_ReadDevInEPInterrupt>
 8002628:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800262a:	69bb      	ldr	r3, [r7, #24]
 800262c:	f003 0301 	and.w	r3, r3, #1
 8002630:	2b00      	cmp	r3, #0
 8002632:	d05b      	beq.n	80026ec <HAL_PCD_IRQHandler+0x272>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002636:	f003 030f 	and.w	r3, r3, #15
 800263a:	2201      	movs	r2, #1
 800263c:	fa02 f303 	lsl.w	r3, r2, r3
 8002640:	617b      	str	r3, [r7, #20]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002642:	69fb      	ldr	r3, [r7, #28]
 8002644:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002648:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	43db      	mvns	r3, r3
 800264e:	69f9      	ldr	r1, [r7, #28]
 8002650:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8002654:	4013      	ands	r3, r2
 8002656:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800265a:	015a      	lsls	r2, r3, #5
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	4413      	add	r3, r2
 8002660:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002664:	461a      	mov	r2, r3
 8002666:	2301      	movs	r3, #1
 8002668:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	691b      	ldr	r3, [r3, #16]
 800266e:	2b01      	cmp	r3, #1
 8002670:	d11b      	bne.n	80026aa <HAL_PCD_IRQHandler+0x230>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002672:	6879      	ldr	r1, [r7, #4]
 8002674:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002676:	4613      	mov	r3, r2
 8002678:	00db      	lsls	r3, r3, #3
 800267a:	1a9b      	subs	r3, r3, r2
 800267c:	009b      	lsls	r3, r3, #2
 800267e:	440b      	add	r3, r1
 8002680:	3348      	adds	r3, #72	; 0x48
 8002682:	6819      	ldr	r1, [r3, #0]
 8002684:	6878      	ldr	r0, [r7, #4]
 8002686:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002688:	4613      	mov	r3, r2
 800268a:	00db      	lsls	r3, r3, #3
 800268c:	1a9b      	subs	r3, r3, r2
 800268e:	009b      	lsls	r3, r3, #2
 8002690:	4403      	add	r3, r0
 8002692:	3344      	adds	r3, #68	; 0x44
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4419      	add	r1, r3
 8002698:	6878      	ldr	r0, [r7, #4]
 800269a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800269c:	4613      	mov	r3, r2
 800269e:	00db      	lsls	r3, r3, #3
 80026a0:	1a9b      	subs	r3, r3, r2
 80026a2:	009b      	lsls	r3, r3, #2
 80026a4:	4403      	add	r3, r0
 80026a6:	3348      	adds	r3, #72	; 0x48
 80026a8:	6019      	str	r1, [r3, #0]
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80026aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	4619      	mov	r1, r3
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	f011 fb7a 	bl	8013daa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

            if (hpcd->Init.dma_enable == 1U)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	691b      	ldr	r3, [r3, #16]
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	d116      	bne.n	80026ec <HAL_PCD_IRQHandler+0x272>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80026be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d113      	bne.n	80026ec <HAL_PCD_IRQHandler+0x272>
 80026c4:	6879      	ldr	r1, [r7, #4]
 80026c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026c8:	4613      	mov	r3, r2
 80026ca:	00db      	lsls	r3, r3, #3
 80026cc:	1a9b      	subs	r3, r3, r2
 80026ce:	009b      	lsls	r3, r3, #2
 80026d0:	440b      	add	r3, r1
 80026d2:	3350      	adds	r3, #80	; 0x50
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d108      	bne.n	80026ec <HAL_PCD_IRQHandler+0x272>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6818      	ldr	r0, [r3, #0]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80026e4:	461a      	mov	r2, r3
 80026e6:	2101      	movs	r1, #1
 80026e8:	f003 fec4 	bl	8006474 <USB_EP0_OutStart>
              }
            }
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80026ec:	69bb      	ldr	r3, [r7, #24]
 80026ee:	f003 0308 	and.w	r3, r3, #8
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d008      	beq.n	8002708 <HAL_PCD_IRQHandler+0x28e>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80026f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026f8:	015a      	lsls	r2, r3, #5
 80026fa:	69fb      	ldr	r3, [r7, #28]
 80026fc:	4413      	add	r3, r2
 80026fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002702:	461a      	mov	r2, r3
 8002704:	2308      	movs	r3, #8
 8002706:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002708:	69bb      	ldr	r3, [r7, #24]
 800270a:	f003 0310 	and.w	r3, r3, #16
 800270e:	2b00      	cmp	r3, #0
 8002710:	d008      	beq.n	8002724 <HAL_PCD_IRQHandler+0x2aa>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002714:	015a      	lsls	r2, r3, #5
 8002716:	69fb      	ldr	r3, [r7, #28]
 8002718:	4413      	add	r3, r2
 800271a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800271e:	461a      	mov	r2, r3
 8002720:	2310      	movs	r3, #16
 8002722:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002724:	69bb      	ldr	r3, [r7, #24]
 8002726:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800272a:	2b00      	cmp	r3, #0
 800272c:	d008      	beq.n	8002740 <HAL_PCD_IRQHandler+0x2c6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800272e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002730:	015a      	lsls	r2, r3, #5
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	4413      	add	r3, r2
 8002736:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800273a:	461a      	mov	r2, r3
 800273c:	2340      	movs	r3, #64	; 0x40
 800273e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002740:	69bb      	ldr	r3, [r7, #24]
 8002742:	f003 0302 	and.w	r3, r3, #2
 8002746:	2b00      	cmp	r3, #0
 8002748:	d008      	beq.n	800275c <HAL_PCD_IRQHandler+0x2e2>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800274a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800274c:	015a      	lsls	r2, r3, #5
 800274e:	69fb      	ldr	r3, [r7, #28]
 8002750:	4413      	add	r3, r2
 8002752:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002756:	461a      	mov	r2, r3
 8002758:	2302      	movs	r3, #2
 800275a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800275c:	69bb      	ldr	r3, [r7, #24]
 800275e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002762:	2b00      	cmp	r3, #0
 8002764:	d003      	beq.n	800276e <HAL_PCD_IRQHandler+0x2f4>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002766:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002768:	6878      	ldr	r0, [r7, #4]
 800276a:	f000 fc67 	bl	800303c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800276e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002770:	3301      	adds	r3, #1
 8002772:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002774:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002776:	085b      	lsrs	r3, r3, #1
 8002778:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800277a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800277c:	2b00      	cmp	r3, #0
 800277e:	f47f af45 	bne.w	800260c <HAL_PCD_IRQHandler+0x192>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4618      	mov	r0, r3
 8002788:	f003 fd9d 	bl	80062c6 <USB_ReadInterrupts>
 800278c:	4603      	mov	r3, r0
 800278e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002792:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002796:	d122      	bne.n	80027de <HAL_PCD_IRQHandler+0x364>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002798:	69fb      	ldr	r3, [r7, #28]
 800279a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	69fa      	ldr	r2, [r7, #28]
 80027a2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80027a6:	f023 0301 	bic.w	r3, r3, #1
 80027aa:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 80027b2:	2b01      	cmp	r3, #1
 80027b4:	d108      	bne.n	80027c8 <HAL_PCD_IRQHandler+0x34e>
      {
        hpcd->LPM_State = LPM_L0;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2200      	movs	r2, #0
 80027ba:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80027be:	2100      	movs	r1, #0
 80027c0:	6878      	ldr	r0, [r7, #4]
 80027c2:	f000 fe89 	bl	80034d8 <HAL_PCDEx_LPM_Callback>
 80027c6:	e002      	b.n	80027ce <HAL_PCD_IRQHandler+0x354>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80027c8:	6878      	ldr	r0, [r7, #4]
 80027ca:	f011 fb65 	bl	8013e98 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	695a      	ldr	r2, [r3, #20]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80027dc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4618      	mov	r0, r3
 80027e4:	f003 fd6f 	bl	80062c6 <USB_ReadInterrupts>
 80027e8:	4603      	mov	r3, r0
 80027ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80027ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80027f2:	d112      	bne.n	800281a <HAL_PCD_IRQHandler+0x3a0>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80027f4:	69fb      	ldr	r3, [r7, #28]
 80027f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	f003 0301 	and.w	r3, r3, #1
 8002800:	2b01      	cmp	r3, #1
 8002802:	d102      	bne.n	800280a <HAL_PCD_IRQHandler+0x390>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002804:	6878      	ldr	r0, [r7, #4]
 8002806:	f011 fb21 	bl	8013e4c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	695a      	ldr	r2, [r3, #20]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8002818:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4618      	mov	r0, r3
 8002820:	f003 fd51 	bl	80062c6 <USB_ReadInterrupts>
 8002824:	4603      	mov	r3, r0
 8002826:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800282a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800282e:	f040 80a7 	bne.w	8002980 <HAL_PCD_IRQHandler+0x506>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002832:	69fb      	ldr	r3, [r7, #28]
 8002834:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	69fa      	ldr	r2, [r7, #28]
 800283c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002840:	f023 0301 	bic.w	r3, r3, #1
 8002844:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	2110      	movs	r1, #16
 800284c:	4618      	mov	r0, r3
 800284e:	f002 fe89 	bl	8005564 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002852:	2300      	movs	r3, #0
 8002854:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002856:	e036      	b.n	80028c6 <HAL_PCD_IRQHandler+0x44c>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002858:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800285a:	015a      	lsls	r2, r3, #5
 800285c:	69fb      	ldr	r3, [r7, #28]
 800285e:	4413      	add	r3, r2
 8002860:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002864:	461a      	mov	r2, r3
 8002866:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800286a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800286c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800286e:	015a      	lsls	r2, r3, #5
 8002870:	69fb      	ldr	r3, [r7, #28]
 8002872:	4413      	add	r3, r2
 8002874:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800287c:	0151      	lsls	r1, r2, #5
 800287e:	69fa      	ldr	r2, [r7, #28]
 8002880:	440a      	add	r2, r1
 8002882:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8002886:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800288a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800288c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800288e:	015a      	lsls	r2, r3, #5
 8002890:	69fb      	ldr	r3, [r7, #28]
 8002892:	4413      	add	r3, r2
 8002894:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002898:	461a      	mov	r2, r3
 800289a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800289e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80028a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028a2:	015a      	lsls	r2, r3, #5
 80028a4:	69fb      	ldr	r3, [r7, #28]
 80028a6:	4413      	add	r3, r2
 80028a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80028b0:	0151      	lsls	r1, r2, #5
 80028b2:	69fa      	ldr	r2, [r7, #28]
 80028b4:	440a      	add	r2, r1
 80028b6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80028ba:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80028be:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028c2:	3301      	adds	r3, #1
 80028c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80028cc:	429a      	cmp	r2, r3
 80028ce:	d3c3      	bcc.n	8002858 <HAL_PCD_IRQHandler+0x3de>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80028d0:	69fb      	ldr	r3, [r7, #28]
 80028d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80028d6:	69db      	ldr	r3, [r3, #28]
 80028d8:	69fa      	ldr	r2, [r7, #28]
 80028da:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80028de:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80028e2:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d016      	beq.n	800291a <HAL_PCD_IRQHandler+0x4a0>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80028ec:	69fb      	ldr	r3, [r7, #28]
 80028ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80028f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80028f6:	69fa      	ldr	r2, [r7, #28]
 80028f8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80028fc:	f043 030b 	orr.w	r3, r3, #11
 8002900:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002904:	69fb      	ldr	r3, [r7, #28]
 8002906:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800290a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800290c:	69fa      	ldr	r2, [r7, #28]
 800290e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002912:	f043 030b 	orr.w	r3, r3, #11
 8002916:	6453      	str	r3, [r2, #68]	; 0x44
 8002918:	e015      	b.n	8002946 <HAL_PCD_IRQHandler+0x4cc>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800291a:	69fb      	ldr	r3, [r7, #28]
 800291c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002920:	695b      	ldr	r3, [r3, #20]
 8002922:	69fa      	ldr	r2, [r7, #28]
 8002924:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002928:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800292c:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8002930:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002932:	69fb      	ldr	r3, [r7, #28]
 8002934:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002938:	691b      	ldr	r3, [r3, #16]
 800293a:	69fa      	ldr	r2, [r7, #28]
 800293c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002940:	f043 030b 	orr.w	r3, r3, #11
 8002944:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002946:	69fb      	ldr	r3, [r7, #28]
 8002948:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	69fa      	ldr	r2, [r7, #28]
 8002950:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002954:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8002958:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6818      	ldr	r0, [r3, #0]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	691b      	ldr	r3, [r3, #16]
 8002962:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800296a:	461a      	mov	r2, r3
 800296c:	f003 fd82 	bl	8006474 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	695a      	ldr	r2, [r3, #20]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800297e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4618      	mov	r0, r3
 8002986:	f003 fc9e 	bl	80062c6 <USB_ReadInterrupts>
 800298a:	4603      	mov	r3, r0
 800298c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002990:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002994:	d124      	bne.n	80029e0 <HAL_PCD_IRQHandler+0x566>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4618      	mov	r0, r3
 800299c:	f003 fd34 	bl	8006408 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4618      	mov	r0, r3
 80029a6:	f002 fe3e 	bl	8005626 <USB_GetDevSpeed>
 80029aa:	4603      	mov	r3, r0
 80029ac:	461a      	mov	r2, r3
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681c      	ldr	r4, [r3, #0]
 80029b6:	f001 f997 	bl	8003ce8 <HAL_RCC_GetHCLKFreq>
 80029ba:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	461a      	mov	r2, r3
 80029c4:	4620      	mov	r0, r4
 80029c6:	f002 fb6d 	bl	80050a4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80029ca:	6878      	ldr	r0, [r7, #4]
 80029cc:	f011 fa15 	bl	8013dfa <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	695a      	ldr	r2, [r3, #20]
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80029de:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4618      	mov	r0, r3
 80029e6:	f003 fc6e 	bl	80062c6 <USB_ReadInterrupts>
 80029ea:	4603      	mov	r3, r0
 80029ec:	f003 0310 	and.w	r3, r3, #16
 80029f0:	2b10      	cmp	r3, #16
 80029f2:	d161      	bne.n	8002ab8 <HAL_PCD_IRQHandler+0x63e>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	699a      	ldr	r2, [r3, #24]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f022 0210 	bic.w	r2, r2, #16
 8002a02:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8002a04:	6a3b      	ldr	r3, [r7, #32]
 8002a06:	6a1b      	ldr	r3, [r3, #32]
 8002a08:	613b      	str	r3, [r7, #16]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	f003 020f 	and.w	r2, r3, #15
 8002a10:	4613      	mov	r3, r2
 8002a12:	00db      	lsls	r3, r3, #3
 8002a14:	1a9b      	subs	r3, r3, r2
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002a1c:	687a      	ldr	r2, [r7, #4]
 8002a1e:	4413      	add	r3, r2
 8002a20:	3304      	adds	r3, #4
 8002a22:	60fb      	str	r3, [r7, #12]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	0c5b      	lsrs	r3, r3, #17
 8002a28:	f003 030f 	and.w	r3, r3, #15
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	d124      	bne.n	8002a7a <HAL_PCD_IRQHandler+0x600>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002a30:	693a      	ldr	r2, [r7, #16]
 8002a32:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002a36:	4013      	ands	r3, r2
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d035      	beq.n	8002aa8 <HAL_PCD_IRQHandler+0x62e>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	091b      	lsrs	r3, r3, #4
 8002a44:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002a46:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002a4a:	b29b      	uxth	r3, r3
 8002a4c:	461a      	mov	r2, r3
 8002a4e:	6a38      	ldr	r0, [r7, #32]
 8002a50:	f003 fae6 	bl	8006020 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	68da      	ldr	r2, [r3, #12]
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	091b      	lsrs	r3, r3, #4
 8002a5c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002a60:	441a      	add	r2, r3
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	699a      	ldr	r2, [r3, #24]
 8002a6a:	693b      	ldr	r3, [r7, #16]
 8002a6c:	091b      	lsrs	r3, r3, #4
 8002a6e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002a72:	441a      	add	r2, r3
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	619a      	str	r2, [r3, #24]
 8002a78:	e016      	b.n	8002aa8 <HAL_PCD_IRQHandler+0x62e>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	0c5b      	lsrs	r3, r3, #17
 8002a7e:	f003 030f 	and.w	r3, r3, #15
 8002a82:	2b06      	cmp	r3, #6
 8002a84:	d110      	bne.n	8002aa8 <HAL_PCD_IRQHandler+0x62e>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002a8c:	2208      	movs	r2, #8
 8002a8e:	4619      	mov	r1, r3
 8002a90:	6a38      	ldr	r0, [r7, #32]
 8002a92:	f003 fac5 	bl	8006020 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	699a      	ldr	r2, [r3, #24]
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	091b      	lsrs	r3, r3, #4
 8002a9e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002aa2:	441a      	add	r2, r3
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	699a      	ldr	r2, [r3, #24]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f042 0210 	orr.w	r2, r2, #16
 8002ab6:	619a      	str	r2, [r3, #24]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4618      	mov	r0, r3
 8002abe:	f003 fc02 	bl	80062c6 <USB_ReadInterrupts>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	f003 0308 	and.w	r3, r3, #8
 8002ac8:	2b08      	cmp	r3, #8
 8002aca:	d10a      	bne.n	8002ae2 <HAL_PCD_IRQHandler+0x668>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002acc:	6878      	ldr	r0, [r7, #4]
 8002ace:	f011 f986 	bl	8013dde <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	695a      	ldr	r2, [r3, #20]
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f002 0208 	and.w	r2, r2, #8
 8002ae0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f003 fbed 	bl	80062c6 <USB_ReadInterrupts>
 8002aec:	4603      	mov	r3, r0
 8002aee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002af2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002af6:	d10f      	bne.n	8002b18 <HAL_PCD_IRQHandler+0x69e>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8002af8:	2300      	movs	r3, #0
 8002afa:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002afe:	b2db      	uxtb	r3, r3
 8002b00:	4619      	mov	r1, r3
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f011 f9e8 	bl	8013ed8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	695a      	ldr	r2, [r3, #20]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8002b16:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f003 fbd2 	bl	80062c6 <USB_ReadInterrupts>
 8002b22:	4603      	mov	r3, r0
 8002b24:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b28:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002b2c:	d10f      	bne.n	8002b4e <HAL_PCD_IRQHandler+0x6d4>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	4619      	mov	r1, r3
 8002b38:	6878      	ldr	r0, [r7, #4]
 8002b3a:	f011 f9bb 	bl	8013eb4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	695a      	ldr	r2, [r3, #20]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8002b4c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4618      	mov	r0, r3
 8002b54:	f003 fbb7 	bl	80062c6 <USB_ReadInterrupts>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002b5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b62:	d10a      	bne.n	8002b7a <HAL_PCD_IRQHandler+0x700>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002b64:	6878      	ldr	r0, [r7, #4]
 8002b66:	f011 f9c9 	bl	8013efc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	695a      	ldr	r2, [r3, #20]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8002b78:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f003 fba1 	bl	80062c6 <USB_ReadInterrupts>
 8002b84:	4603      	mov	r3, r0
 8002b86:	f003 0304 	and.w	r3, r3, #4
 8002b8a:	2b04      	cmp	r3, #4
 8002b8c:	d115      	bne.n	8002bba <HAL_PCD_IRQHandler+0x740>
    {
      temp = hpcd->Instance->GOTGINT;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	613b      	str	r3, [r7, #16]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	f003 0304 	and.w	r3, r3, #4
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d002      	beq.n	8002ba6 <HAL_PCD_IRQHandler+0x72c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002ba0:	6878      	ldr	r0, [r7, #4]
 8002ba2:	f011 f9b9 	bl	8013f18 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	6859      	ldr	r1, [r3, #4]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	693a      	ldr	r2, [r7, #16]
 8002bb2:	430a      	orrs	r2, r1
 8002bb4:	605a      	str	r2, [r3, #4]
 8002bb6:	e000      	b.n	8002bba <HAL_PCD_IRQHandler+0x740>
      return;
 8002bb8:	bf00      	nop
    }
  }
}
 8002bba:	3734      	adds	r7, #52	; 0x34
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd90      	pop	{r4, r7, pc}

08002bc0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
 8002bc8:	460b      	mov	r3, r1
 8002bca:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d101      	bne.n	8002bda <HAL_PCD_SetAddress+0x1a>
 8002bd6:	2302      	movs	r3, #2
 8002bd8:	e013      	b.n	8002c02 <HAL_PCD_SetAddress+0x42>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2201      	movs	r2, #1
 8002bde:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	78fa      	ldrb	r2, [r7, #3]
 8002be6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	78fa      	ldrb	r2, [r7, #3]
 8002bf0:	4611      	mov	r1, r2
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f003 fb11 	bl	800621a <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8002c00:	2300      	movs	r3, #0
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3708      	adds	r7, #8
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}

08002c0a <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8002c0a:	b580      	push	{r7, lr}
 8002c0c:	b084      	sub	sp, #16
 8002c0e:	af00      	add	r7, sp, #0
 8002c10:	6078      	str	r0, [r7, #4]
 8002c12:	4608      	mov	r0, r1
 8002c14:	4611      	mov	r1, r2
 8002c16:	461a      	mov	r2, r3
 8002c18:	4603      	mov	r3, r0
 8002c1a:	70fb      	strb	r3, [r7, #3]
 8002c1c:	460b      	mov	r3, r1
 8002c1e:	803b      	strh	r3, [r7, #0]
 8002c20:	4613      	mov	r3, r2
 8002c22:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002c24:	2300      	movs	r3, #0
 8002c26:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002c28:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	da0f      	bge.n	8002c50 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002c30:	78fb      	ldrb	r3, [r7, #3]
 8002c32:	f003 020f 	and.w	r2, r3, #15
 8002c36:	4613      	mov	r3, r2
 8002c38:	00db      	lsls	r3, r3, #3
 8002c3a:	1a9b      	subs	r3, r3, r2
 8002c3c:	009b      	lsls	r3, r3, #2
 8002c3e:	3338      	adds	r3, #56	; 0x38
 8002c40:	687a      	ldr	r2, [r7, #4]
 8002c42:	4413      	add	r3, r2
 8002c44:	3304      	adds	r3, #4
 8002c46:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	705a      	strb	r2, [r3, #1]
 8002c4e:	e00f      	b.n	8002c70 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002c50:	78fb      	ldrb	r3, [r7, #3]
 8002c52:	f003 020f 	and.w	r2, r3, #15
 8002c56:	4613      	mov	r3, r2
 8002c58:	00db      	lsls	r3, r3, #3
 8002c5a:	1a9b      	subs	r3, r3, r2
 8002c5c:	009b      	lsls	r3, r3, #2
 8002c5e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	4413      	add	r3, r2
 8002c66:	3304      	adds	r3, #4
 8002c68:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002c70:	78fb      	ldrb	r3, [r7, #3]
 8002c72:	f003 030f 	and.w	r3, r3, #15
 8002c76:	b2da      	uxtb	r2, r3
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002c7c:	883a      	ldrh	r2, [r7, #0]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	78ba      	ldrb	r2, [r7, #2]
 8002c86:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	785b      	ldrb	r3, [r3, #1]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d004      	beq.n	8002c9a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	781b      	ldrb	r3, [r3, #0]
 8002c94:	b29a      	uxth	r2, r3
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002c9a:	78bb      	ldrb	r3, [r7, #2]
 8002c9c:	2b02      	cmp	r3, #2
 8002c9e:	d102      	bne.n	8002ca6 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d101      	bne.n	8002cb4 <HAL_PCD_EP_Open+0xaa>
 8002cb0:	2302      	movs	r3, #2
 8002cb2:	e00e      	b.n	8002cd2 <HAL_PCD_EP_Open+0xc8>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	68f9      	ldr	r1, [r7, #12]
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f002 fcd4 	bl	8005670 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8002cd0:	7afb      	ldrb	r3, [r7, #11]
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3710      	adds	r7, #16
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}

08002cda <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002cda:	b580      	push	{r7, lr}
 8002cdc:	b084      	sub	sp, #16
 8002cde:	af00      	add	r7, sp, #0
 8002ce0:	6078      	str	r0, [r7, #4]
 8002ce2:	460b      	mov	r3, r1
 8002ce4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002ce6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	da0f      	bge.n	8002d0e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002cee:	78fb      	ldrb	r3, [r7, #3]
 8002cf0:	f003 020f 	and.w	r2, r3, #15
 8002cf4:	4613      	mov	r3, r2
 8002cf6:	00db      	lsls	r3, r3, #3
 8002cf8:	1a9b      	subs	r3, r3, r2
 8002cfa:	009b      	lsls	r3, r3, #2
 8002cfc:	3338      	adds	r3, #56	; 0x38
 8002cfe:	687a      	ldr	r2, [r7, #4]
 8002d00:	4413      	add	r3, r2
 8002d02:	3304      	adds	r3, #4
 8002d04:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	2201      	movs	r2, #1
 8002d0a:	705a      	strb	r2, [r3, #1]
 8002d0c:	e00f      	b.n	8002d2e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002d0e:	78fb      	ldrb	r3, [r7, #3]
 8002d10:	f003 020f 	and.w	r2, r3, #15
 8002d14:	4613      	mov	r3, r2
 8002d16:	00db      	lsls	r3, r3, #3
 8002d18:	1a9b      	subs	r3, r3, r2
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002d20:	687a      	ldr	r2, [r7, #4]
 8002d22:	4413      	add	r3, r2
 8002d24:	3304      	adds	r3, #4
 8002d26:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8002d2e:	78fb      	ldrb	r3, [r7, #3]
 8002d30:	f003 030f 	and.w	r3, r3, #15
 8002d34:	b2da      	uxtb	r2, r3
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d101      	bne.n	8002d48 <HAL_PCD_EP_Close+0x6e>
 8002d44:	2302      	movs	r3, #2
 8002d46:	e00e      	b.n	8002d66 <HAL_PCD_EP_Close+0x8c>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	68f9      	ldr	r1, [r7, #12]
 8002d56:	4618      	mov	r0, r3
 8002d58:	f002 fd12 	bl	8005780 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8002d64:	2300      	movs	r3, #0
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	3710      	adds	r7, #16
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}

08002d6e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002d6e:	b580      	push	{r7, lr}
 8002d70:	b086      	sub	sp, #24
 8002d72:	af00      	add	r7, sp, #0
 8002d74:	60f8      	str	r0, [r7, #12]
 8002d76:	607a      	str	r2, [r7, #4]
 8002d78:	603b      	str	r3, [r7, #0]
 8002d7a:	460b      	mov	r3, r1
 8002d7c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002d7e:	7afb      	ldrb	r3, [r7, #11]
 8002d80:	f003 020f 	and.w	r2, r3, #15
 8002d84:	4613      	mov	r3, r2
 8002d86:	00db      	lsls	r3, r3, #3
 8002d88:	1a9b      	subs	r3, r3, r2
 8002d8a:	009b      	lsls	r3, r3, #2
 8002d8c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002d90:	68fa      	ldr	r2, [r7, #12]
 8002d92:	4413      	add	r3, r2
 8002d94:	3304      	adds	r3, #4
 8002d96:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	687a      	ldr	r2, [r7, #4]
 8002d9c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002d9e:	697b      	ldr	r3, [r7, #20]
 8002da0:	683a      	ldr	r2, [r7, #0]
 8002da2:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	2200      	movs	r2, #0
 8002da8:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	2200      	movs	r2, #0
 8002dae:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002db0:	7afb      	ldrb	r3, [r7, #11]
 8002db2:	f003 030f 	and.w	r3, r3, #15
 8002db6:	b2da      	uxtb	r2, r3
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	691b      	ldr	r3, [r3, #16]
 8002dc0:	2b01      	cmp	r3, #1
 8002dc2:	d102      	bne.n	8002dca <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002dc4:	687a      	ldr	r2, [r7, #4]
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002dca:	7afb      	ldrb	r3, [r7, #11]
 8002dcc:	f003 030f 	and.w	r3, r3, #15
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d109      	bne.n	8002de8 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	6818      	ldr	r0, [r3, #0]
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	691b      	ldr	r3, [r3, #16]
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	461a      	mov	r2, r3
 8002de0:	6979      	ldr	r1, [r7, #20]
 8002de2:	f002 ff95 	bl	8005d10 <USB_EP0StartXfer>
 8002de6:	e008      	b.n	8002dfa <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	6818      	ldr	r0, [r3, #0]
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	691b      	ldr	r3, [r3, #16]
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	461a      	mov	r2, r3
 8002df4:	6979      	ldr	r1, [r7, #20]
 8002df6:	f002 fd47 	bl	8005888 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002dfa:	2300      	movs	r3, #0
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	3718      	adds	r7, #24
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}

08002e04 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
 8002e0c:	460b      	mov	r3, r1
 8002e0e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002e10:	78fb      	ldrb	r3, [r7, #3]
 8002e12:	f003 020f 	and.w	r2, r3, #15
 8002e16:	6879      	ldr	r1, [r7, #4]
 8002e18:	4613      	mov	r3, r2
 8002e1a:	00db      	lsls	r3, r3, #3
 8002e1c:	1a9b      	subs	r3, r3, r2
 8002e1e:	009b      	lsls	r3, r3, #2
 8002e20:	440b      	add	r3, r1
 8002e22:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8002e26:	681b      	ldr	r3, [r3, #0]
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	370c      	adds	r7, #12
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e32:	4770      	bx	lr

08002e34 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b086      	sub	sp, #24
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	60f8      	str	r0, [r7, #12]
 8002e3c:	607a      	str	r2, [r7, #4]
 8002e3e:	603b      	str	r3, [r7, #0]
 8002e40:	460b      	mov	r3, r1
 8002e42:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e44:	7afb      	ldrb	r3, [r7, #11]
 8002e46:	f003 020f 	and.w	r2, r3, #15
 8002e4a:	4613      	mov	r3, r2
 8002e4c:	00db      	lsls	r3, r3, #3
 8002e4e:	1a9b      	subs	r3, r3, r2
 8002e50:	009b      	lsls	r3, r3, #2
 8002e52:	3338      	adds	r3, #56	; 0x38
 8002e54:	68fa      	ldr	r2, [r7, #12]
 8002e56:	4413      	add	r3, r2
 8002e58:	3304      	adds	r3, #4
 8002e5a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002e5c:	697b      	ldr	r3, [r7, #20]
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	683a      	ldr	r2, [r7, #0]
 8002e66:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	2201      	movs	r2, #1
 8002e72:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002e74:	7afb      	ldrb	r3, [r7, #11]
 8002e76:	f003 030f 	and.w	r3, r3, #15
 8002e7a:	b2da      	uxtb	r2, r3
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	691b      	ldr	r3, [r3, #16]
 8002e84:	2b01      	cmp	r3, #1
 8002e86:	d102      	bne.n	8002e8e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002e88:	687a      	ldr	r2, [r7, #4]
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002e8e:	7afb      	ldrb	r3, [r7, #11]
 8002e90:	f003 030f 	and.w	r3, r3, #15
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d109      	bne.n	8002eac <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	6818      	ldr	r0, [r3, #0]
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	691b      	ldr	r3, [r3, #16]
 8002ea0:	b2db      	uxtb	r3, r3
 8002ea2:	461a      	mov	r2, r3
 8002ea4:	6979      	ldr	r1, [r7, #20]
 8002ea6:	f002 ff33 	bl	8005d10 <USB_EP0StartXfer>
 8002eaa:	e008      	b.n	8002ebe <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	6818      	ldr	r0, [r3, #0]
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	691b      	ldr	r3, [r3, #16]
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	461a      	mov	r2, r3
 8002eb8:	6979      	ldr	r1, [r7, #20]
 8002eba:	f002 fce5 	bl	8005888 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002ebe:	2300      	movs	r3, #0
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	3718      	adds	r7, #24
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}

08002ec8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b084      	sub	sp, #16
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
 8002ed0:	460b      	mov	r3, r1
 8002ed2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002ed4:	78fb      	ldrb	r3, [r7, #3]
 8002ed6:	f003 020f 	and.w	r2, r3, #15
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	d901      	bls.n	8002ee6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e050      	b.n	8002f88 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002ee6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	da0f      	bge.n	8002f0e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002eee:	78fb      	ldrb	r3, [r7, #3]
 8002ef0:	f003 020f 	and.w	r2, r3, #15
 8002ef4:	4613      	mov	r3, r2
 8002ef6:	00db      	lsls	r3, r3, #3
 8002ef8:	1a9b      	subs	r3, r3, r2
 8002efa:	009b      	lsls	r3, r3, #2
 8002efc:	3338      	adds	r3, #56	; 0x38
 8002efe:	687a      	ldr	r2, [r7, #4]
 8002f00:	4413      	add	r3, r2
 8002f02:	3304      	adds	r3, #4
 8002f04:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	2201      	movs	r2, #1
 8002f0a:	705a      	strb	r2, [r3, #1]
 8002f0c:	e00d      	b.n	8002f2a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002f0e:	78fa      	ldrb	r2, [r7, #3]
 8002f10:	4613      	mov	r3, r2
 8002f12:	00db      	lsls	r3, r3, #3
 8002f14:	1a9b      	subs	r3, r3, r2
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002f1c:	687a      	ldr	r2, [r7, #4]
 8002f1e:	4413      	add	r3, r2
 8002f20:	3304      	adds	r3, #4
 8002f22:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	2200      	movs	r2, #0
 8002f28:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	2201      	movs	r2, #1
 8002f2e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002f30:	78fb      	ldrb	r3, [r7, #3]
 8002f32:	f003 030f 	and.w	r3, r3, #15
 8002f36:	b2da      	uxtb	r2, r3
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002f42:	2b01      	cmp	r3, #1
 8002f44:	d101      	bne.n	8002f4a <HAL_PCD_EP_SetStall+0x82>
 8002f46:	2302      	movs	r3, #2
 8002f48:	e01e      	b.n	8002f88 <HAL_PCD_EP_SetStall+0xc0>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2201      	movs	r2, #1
 8002f4e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	68f9      	ldr	r1, [r7, #12]
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f003 f88a 	bl	8006072 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002f5e:	78fb      	ldrb	r3, [r7, #3]
 8002f60:	f003 030f 	and.w	r3, r3, #15
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d10a      	bne.n	8002f7e <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6818      	ldr	r0, [r3, #0]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	691b      	ldr	r3, [r3, #16]
 8002f70:	b2d9      	uxtb	r1, r3
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002f78:	461a      	mov	r2, r3
 8002f7a:	f003 fa7b 	bl	8006474 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2200      	movs	r2, #0
 8002f82:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8002f86:	2300      	movs	r3, #0
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	3710      	adds	r7, #16
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}

08002f90 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b084      	sub	sp, #16
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
 8002f98:	460b      	mov	r3, r1
 8002f9a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002f9c:	78fb      	ldrb	r3, [r7, #3]
 8002f9e:	f003 020f 	and.w	r2, r3, #15
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	d901      	bls.n	8002fae <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	e042      	b.n	8003034 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002fae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	da0f      	bge.n	8002fd6 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002fb6:	78fb      	ldrb	r3, [r7, #3]
 8002fb8:	f003 020f 	and.w	r2, r3, #15
 8002fbc:	4613      	mov	r3, r2
 8002fbe:	00db      	lsls	r3, r3, #3
 8002fc0:	1a9b      	subs	r3, r3, r2
 8002fc2:	009b      	lsls	r3, r3, #2
 8002fc4:	3338      	adds	r3, #56	; 0x38
 8002fc6:	687a      	ldr	r2, [r7, #4]
 8002fc8:	4413      	add	r3, r2
 8002fca:	3304      	adds	r3, #4
 8002fcc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	705a      	strb	r2, [r3, #1]
 8002fd4:	e00f      	b.n	8002ff6 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002fd6:	78fb      	ldrb	r3, [r7, #3]
 8002fd8:	f003 020f 	and.w	r2, r3, #15
 8002fdc:	4613      	mov	r3, r2
 8002fde:	00db      	lsls	r3, r3, #3
 8002fe0:	1a9b      	subs	r3, r3, r2
 8002fe2:	009b      	lsls	r3, r3, #2
 8002fe4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002fe8:	687a      	ldr	r2, [r7, #4]
 8002fea:	4413      	add	r3, r2
 8002fec:	3304      	adds	r3, #4
 8002fee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002ffc:	78fb      	ldrb	r3, [r7, #3]
 8002ffe:	f003 030f 	and.w	r3, r3, #15
 8003002:	b2da      	uxtb	r2, r3
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800300e:	2b01      	cmp	r3, #1
 8003010:	d101      	bne.n	8003016 <HAL_PCD_EP_ClrStall+0x86>
 8003012:	2302      	movs	r3, #2
 8003014:	e00e      	b.n	8003034 <HAL_PCD_EP_ClrStall+0xa4>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2201      	movs	r2, #1
 800301a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	68f9      	ldr	r1, [r7, #12]
 8003024:	4618      	mov	r0, r3
 8003026:	f003 f892 	bl	800614e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003032:	2300      	movs	r3, #0
}
 8003034:	4618      	mov	r0, r3
 8003036:	3710      	adds	r7, #16
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}

0800303c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b08a      	sub	sp, #40	; 0x28
 8003040:	af02      	add	r7, sp, #8
 8003042:	6078      	str	r0, [r7, #4]
 8003044:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003050:	683a      	ldr	r2, [r7, #0]
 8003052:	4613      	mov	r3, r2
 8003054:	00db      	lsls	r3, r3, #3
 8003056:	1a9b      	subs	r3, r3, r2
 8003058:	009b      	lsls	r3, r3, #2
 800305a:	3338      	adds	r3, #56	; 0x38
 800305c:	687a      	ldr	r2, [r7, #4]
 800305e:	4413      	add	r3, r2
 8003060:	3304      	adds	r3, #4
 8003062:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	699a      	ldr	r2, [r3, #24]
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	695b      	ldr	r3, [r3, #20]
 800306c:	429a      	cmp	r2, r3
 800306e:	d901      	bls.n	8003074 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	e06c      	b.n	800314e <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	695a      	ldr	r2, [r3, #20]
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	699b      	ldr	r3, [r3, #24]
 800307c:	1ad3      	subs	r3, r2, r3
 800307e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	69fa      	ldr	r2, [r7, #28]
 8003086:	429a      	cmp	r2, r3
 8003088:	d902      	bls.n	8003090 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003090:	69fb      	ldr	r3, [r7, #28]
 8003092:	3303      	adds	r3, #3
 8003094:	089b      	lsrs	r3, r3, #2
 8003096:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003098:	e02b      	b.n	80030f2 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	695a      	ldr	r2, [r3, #20]
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	699b      	ldr	r3, [r3, #24]
 80030a2:	1ad3      	subs	r3, r2, r3
 80030a4:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	69fa      	ldr	r2, [r7, #28]
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d902      	bls.n	80030b6 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	689b      	ldr	r3, [r3, #8]
 80030b4:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80030b6:	69fb      	ldr	r3, [r7, #28]
 80030b8:	3303      	adds	r3, #3
 80030ba:	089b      	lsrs	r3, r3, #2
 80030bc:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	68d9      	ldr	r1, [r3, #12]
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	b2da      	uxtb	r2, r3
 80030c6:	69fb      	ldr	r3, [r7, #28]
 80030c8:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80030ce:	b2db      	uxtb	r3, r3
 80030d0:	9300      	str	r3, [sp, #0]
 80030d2:	4603      	mov	r3, r0
 80030d4:	6978      	ldr	r0, [r7, #20]
 80030d6:	f002 ff6e 	bl	8005fb6 <USB_WritePacket>

    ep->xfer_buff  += len;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	68da      	ldr	r2, [r3, #12]
 80030de:	69fb      	ldr	r3, [r7, #28]
 80030e0:	441a      	add	r2, r3
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	699a      	ldr	r2, [r3, #24]
 80030ea:	69fb      	ldr	r3, [r7, #28]
 80030ec:	441a      	add	r2, r3
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	015a      	lsls	r2, r3, #5
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	4413      	add	r3, r2
 80030fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80030fe:	699b      	ldr	r3, [r3, #24]
 8003100:	b29b      	uxth	r3, r3
 8003102:	69ba      	ldr	r2, [r7, #24]
 8003104:	429a      	cmp	r2, r3
 8003106:	d809      	bhi.n	800311c <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	699a      	ldr	r2, [r3, #24]
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003110:	429a      	cmp	r2, r3
 8003112:	d203      	bcs.n	800311c <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	695b      	ldr	r3, [r3, #20]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d1be      	bne.n	800309a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	695a      	ldr	r2, [r3, #20]
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	699b      	ldr	r3, [r3, #24]
 8003124:	429a      	cmp	r2, r3
 8003126:	d811      	bhi.n	800314c <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	f003 030f 	and.w	r3, r3, #15
 800312e:	2201      	movs	r2, #1
 8003130:	fa02 f303 	lsl.w	r3, r2, r3
 8003134:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800313c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800313e:	68bb      	ldr	r3, [r7, #8]
 8003140:	43db      	mvns	r3, r3
 8003142:	6939      	ldr	r1, [r7, #16]
 8003144:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003148:	4013      	ands	r3, r2
 800314a:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800314c:	2300      	movs	r3, #0
}
 800314e:	4618      	mov	r0, r3
 8003150:	3720      	adds	r7, #32
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}
	...

08003158 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b086      	sub	sp, #24
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
 8003160:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800316c:	697b      	ldr	r3, [r7, #20]
 800316e:	333c      	adds	r3, #60	; 0x3c
 8003170:	3304      	adds	r3, #4
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	015a      	lsls	r2, r3, #5
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	4413      	add	r3, r2
 800317e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	691b      	ldr	r3, [r3, #16]
 800318a:	2b01      	cmp	r3, #1
 800318c:	f040 80b3 	bne.w	80032f6 <PCD_EP_OutXfrComplete_int+0x19e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	f003 0308 	and.w	r3, r3, #8
 8003196:	2b00      	cmp	r3, #0
 8003198:	d028      	beq.n	80031ec <PCD_EP_OutXfrComplete_int+0x94>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	4a70      	ldr	r2, [pc, #448]	; (8003360 <PCD_EP_OutXfrComplete_int+0x208>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d90e      	bls.n	80031c0 <PCD_EP_OutXfrComplete_int+0x68>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d009      	beq.n	80031c0 <PCD_EP_OutXfrComplete_int+0x68>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	015a      	lsls	r2, r3, #5
 80031b0:	693b      	ldr	r3, [r7, #16]
 80031b2:	4413      	add	r3, r2
 80031b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80031b8:	461a      	mov	r2, r3
 80031ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80031be:	6093      	str	r3, [r2, #8]

      /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SetupStageCallback(hpcd);
#else
      HAL_PCD_SetupStageCallback(hpcd);
 80031c0:	6878      	ldr	r0, [r7, #4]
 80031c2:	f010 fdc5 	bl	8013d50 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6818      	ldr	r0, [r3, #0]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80031d0:	461a      	mov	r2, r3
 80031d2:	2101      	movs	r1, #1
 80031d4:	f003 f94e 	bl	8006474 <USB_EP0_OutStart>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	015a      	lsls	r2, r3, #5
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	4413      	add	r3, r2
 80031e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80031e4:	461a      	mov	r2, r3
 80031e6:	2308      	movs	r3, #8
 80031e8:	6093      	str	r3, [r2, #8]
 80031ea:	e0b3      	b.n	8003354 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80031ec:	68bb      	ldr	r3, [r7, #8]
 80031ee:	f003 0320 	and.w	r3, r3, #32
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d009      	beq.n	800320a <PCD_EP_OutXfrComplete_int+0xb2>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	015a      	lsls	r2, r3, #5
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	4413      	add	r3, r2
 80031fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003202:	461a      	mov	r2, r3
 8003204:	2320      	movs	r3, #32
 8003206:	6093      	str	r3, [r2, #8]
 8003208:	e0a4      	b.n	8003354 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003210:	2b00      	cmp	r3, #0
 8003212:	f040 809f 	bne.w	8003354 <PCD_EP_OutXfrComplete_int+0x1fc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	4a51      	ldr	r2, [pc, #324]	; (8003360 <PCD_EP_OutXfrComplete_int+0x208>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d90f      	bls.n	800323e <PCD_EP_OutXfrComplete_int+0xe6>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800321e:	68bb      	ldr	r3, [r7, #8]
 8003220:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003224:	2b00      	cmp	r3, #0
 8003226:	d00a      	beq.n	800323e <PCD_EP_OutXfrComplete_int+0xe6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	015a      	lsls	r2, r3, #5
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	4413      	add	r3, r2
 8003230:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003234:	461a      	mov	r2, r3
 8003236:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800323a:	6093      	str	r3, [r2, #8]
 800323c:	e08a      	b.n	8003354 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 800323e:	6879      	ldr	r1, [r7, #4]
 8003240:	683a      	ldr	r2, [r7, #0]
 8003242:	4613      	mov	r3, r2
 8003244:	00db      	lsls	r3, r3, #3
 8003246:	1a9b      	subs	r3, r3, r2
 8003248:	009b      	lsls	r3, r3, #2
 800324a:	440b      	add	r3, r1
 800324c:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003250:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	0159      	lsls	r1, r3, #5
 8003256:	693b      	ldr	r3, [r7, #16]
 8003258:	440b      	add	r3, r1
 800325a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800325e:	691b      	ldr	r3, [r3, #16]
 8003260:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8003264:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	683a      	ldr	r2, [r7, #0]
 800326a:	4613      	mov	r3, r2
 800326c:	00db      	lsls	r3, r3, #3
 800326e:	1a9b      	subs	r3, r3, r2
 8003270:	009b      	lsls	r3, r3, #2
 8003272:	4403      	add	r3, r0
 8003274:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8003278:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800327a:	6879      	ldr	r1, [r7, #4]
 800327c:	683a      	ldr	r2, [r7, #0]
 800327e:	4613      	mov	r3, r2
 8003280:	00db      	lsls	r3, r3, #3
 8003282:	1a9b      	subs	r3, r3, r2
 8003284:	009b      	lsls	r3, r3, #2
 8003286:	440b      	add	r3, r1
 8003288:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800328c:	6819      	ldr	r1, [r3, #0]
 800328e:	6878      	ldr	r0, [r7, #4]
 8003290:	683a      	ldr	r2, [r7, #0]
 8003292:	4613      	mov	r3, r2
 8003294:	00db      	lsls	r3, r3, #3
 8003296:	1a9b      	subs	r3, r3, r2
 8003298:	009b      	lsls	r3, r3, #2
 800329a:	4403      	add	r3, r0
 800329c:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4419      	add	r1, r3
 80032a4:	6878      	ldr	r0, [r7, #4]
 80032a6:	683a      	ldr	r2, [r7, #0]
 80032a8:	4613      	mov	r3, r2
 80032aa:	00db      	lsls	r3, r3, #3
 80032ac:	1a9b      	subs	r3, r3, r2
 80032ae:	009b      	lsls	r3, r3, #2
 80032b0:	4403      	add	r3, r0
 80032b2:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80032b6:	6019      	str	r1, [r3, #0]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	4619      	mov	r1, r3
 80032be:	6878      	ldr	r0, [r7, #4]
 80032c0:	f010 fd58 	bl	8013d74 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d144      	bne.n	8003354 <PCD_EP_OutXfrComplete_int+0x1fc>
 80032ca:	6879      	ldr	r1, [r7, #4]
 80032cc:	683a      	ldr	r2, [r7, #0]
 80032ce:	4613      	mov	r3, r2
 80032d0:	00db      	lsls	r3, r3, #3
 80032d2:	1a9b      	subs	r3, r3, r2
 80032d4:	009b      	lsls	r3, r3, #2
 80032d6:	440b      	add	r3, r1
 80032d8:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d138      	bne.n	8003354 <PCD_EP_OutXfrComplete_int+0x1fc>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6818      	ldr	r0, [r3, #0]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80032ec:	461a      	mov	r2, r3
 80032ee:	2101      	movs	r1, #1
 80032f0:	f003 f8c0 	bl	8006474 <USB_EP0_OutStart>
 80032f4:	e02e      	b.n	8003354 <PCD_EP_OutXfrComplete_int+0x1fc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	4a1a      	ldr	r2, [pc, #104]	; (8003364 <PCD_EP_OutXfrComplete_int+0x20c>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d124      	bne.n	8003348 <PCD_EP_OutXfrComplete_int+0x1f0>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80032fe:	68bb      	ldr	r3, [r7, #8]
 8003300:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003304:	2b00      	cmp	r3, #0
 8003306:	d00a      	beq.n	800331e <PCD_EP_OutXfrComplete_int+0x1c6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	015a      	lsls	r2, r3, #5
 800330c:	693b      	ldr	r3, [r7, #16]
 800330e:	4413      	add	r3, r2
 8003310:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003314:	461a      	mov	r2, r3
 8003316:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800331a:	6093      	str	r3, [r2, #8]
 800331c:	e01a      	b.n	8003354 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	f003 0320 	and.w	r3, r3, #32
 8003324:	2b00      	cmp	r3, #0
 8003326:	d008      	beq.n	800333a <PCD_EP_OutXfrComplete_int+0x1e2>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	015a      	lsls	r2, r3, #5
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	4413      	add	r3, r2
 8003330:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003334:	461a      	mov	r2, r3
 8003336:	2320      	movs	r3, #32
 8003338:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	b2db      	uxtb	r3, r3
 800333e:	4619      	mov	r1, r3
 8003340:	6878      	ldr	r0, [r7, #4]
 8003342:	f010 fd17 	bl	8013d74 <HAL_PCD_DataOutStageCallback>
 8003346:	e005      	b.n	8003354 <PCD_EP_OutXfrComplete_int+0x1fc>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	b2db      	uxtb	r3, r3
 800334c:	4619      	mov	r1, r3
 800334e:	6878      	ldr	r0, [r7, #4]
 8003350:	f010 fd10 	bl	8013d74 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003354:	2300      	movs	r3, #0
}
 8003356:	4618      	mov	r0, r3
 8003358:	3718      	adds	r7, #24
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	4f54300a 	.word	0x4f54300a
 8003364:	4f54310a 	.word	0x4f54310a

08003368 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b086      	sub	sp, #24
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
 8003370:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	333c      	adds	r3, #60	; 0x3c
 8003380:	3304      	adds	r3, #4
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	015a      	lsls	r2, r3, #5
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	4413      	add	r3, r2
 800338e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	691b      	ldr	r3, [r3, #16]
 800339a:	2b01      	cmp	r3, #1
 800339c:	d113      	bne.n	80033c6 <PCD_EP_OutSetupPacket_int+0x5e>
  {
    /* StupPktRcvd = 1 pending setup packet int */
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	4a1f      	ldr	r2, [pc, #124]	; (8003420 <PCD_EP_OutSetupPacket_int+0xb8>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d922      	bls.n	80033ec <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d01d      	beq.n	80033ec <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	015a      	lsls	r2, r3, #5
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	4413      	add	r3, r2
 80033b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80033bc:	461a      	mov	r2, r3
 80033be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80033c2:	6093      	str	r3, [r2, #8]
 80033c4:	e012      	b.n	80033ec <PCD_EP_OutSetupPacket_int+0x84>
    }
  }
  else
  {
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	4a16      	ldr	r2, [pc, #88]	; (8003424 <PCD_EP_OutSetupPacket_int+0xbc>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d10e      	bne.n	80033ec <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d009      	beq.n	80033ec <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	015a      	lsls	r2, r3, #5
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	4413      	add	r3, r2
 80033e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80033e4:	461a      	mov	r2, r3
 80033e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80033ea:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80033ec:	6878      	ldr	r0, [r7, #4]
 80033ee:	f010 fcaf 	bl	8013d50 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	4a0a      	ldr	r2, [pc, #40]	; (8003420 <PCD_EP_OutSetupPacket_int+0xb8>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d90c      	bls.n	8003414 <PCD_EP_OutSetupPacket_int+0xac>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	691b      	ldr	r3, [r3, #16]
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d108      	bne.n	8003414 <PCD_EP_OutSetupPacket_int+0xac>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6818      	ldr	r0, [r3, #0]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800340c:	461a      	mov	r2, r3
 800340e:	2101      	movs	r1, #1
 8003410:	f003 f830 	bl	8006474 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003414:	2300      	movs	r3, #0
}
 8003416:	4618      	mov	r0, r3
 8003418:	3718      	adds	r7, #24
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}
 800341e:	bf00      	nop
 8003420:	4f54300a 	.word	0x4f54300a
 8003424:	4f54310a 	.word	0x4f54310a

08003428 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003428:	b480      	push	{r7}
 800342a:	b085      	sub	sp, #20
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
 8003430:	460b      	mov	r3, r1
 8003432:	70fb      	strb	r3, [r7, #3]
 8003434:	4613      	mov	r3, r2
 8003436:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800343e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003440:	78fb      	ldrb	r3, [r7, #3]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d107      	bne.n	8003456 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003446:	883b      	ldrh	r3, [r7, #0]
 8003448:	0419      	lsls	r1, r3, #16
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	68ba      	ldr	r2, [r7, #8]
 8003450:	430a      	orrs	r2, r1
 8003452:	629a      	str	r2, [r3, #40]	; 0x28
 8003454:	e028      	b.n	80034a8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800345c:	0c1b      	lsrs	r3, r3, #16
 800345e:	68ba      	ldr	r2, [r7, #8]
 8003460:	4413      	add	r3, r2
 8003462:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003464:	2300      	movs	r3, #0
 8003466:	73fb      	strb	r3, [r7, #15]
 8003468:	e00d      	b.n	8003486 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681a      	ldr	r2, [r3, #0]
 800346e:	7bfb      	ldrb	r3, [r7, #15]
 8003470:	3340      	adds	r3, #64	; 0x40
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	4413      	add	r3, r2
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	0c1b      	lsrs	r3, r3, #16
 800347a:	68ba      	ldr	r2, [r7, #8]
 800347c:	4413      	add	r3, r2
 800347e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003480:	7bfb      	ldrb	r3, [r7, #15]
 8003482:	3301      	adds	r3, #1
 8003484:	73fb      	strb	r3, [r7, #15]
 8003486:	7bfa      	ldrb	r2, [r7, #15]
 8003488:	78fb      	ldrb	r3, [r7, #3]
 800348a:	3b01      	subs	r3, #1
 800348c:	429a      	cmp	r2, r3
 800348e:	d3ec      	bcc.n	800346a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003490:	883b      	ldrh	r3, [r7, #0]
 8003492:	0418      	lsls	r0, r3, #16
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6819      	ldr	r1, [r3, #0]
 8003498:	78fb      	ldrb	r3, [r7, #3]
 800349a:	3b01      	subs	r3, #1
 800349c:	68ba      	ldr	r2, [r7, #8]
 800349e:	4302      	orrs	r2, r0
 80034a0:	3340      	adds	r3, #64	; 0x40
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	440b      	add	r3, r1
 80034a6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80034a8:	2300      	movs	r3, #0
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3714      	adds	r7, #20
 80034ae:	46bd      	mov	sp, r7
 80034b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b4:	4770      	bx	lr

080034b6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80034b6:	b480      	push	{r7}
 80034b8:	b083      	sub	sp, #12
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	6078      	str	r0, [r7, #4]
 80034be:	460b      	mov	r3, r1
 80034c0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	887a      	ldrh	r2, [r7, #2]
 80034c8:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80034ca:	2300      	movs	r3, #0
}
 80034cc:	4618      	mov	r0, r3
 80034ce:	370c      	adds	r7, #12
 80034d0:	46bd      	mov	sp, r7
 80034d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d6:	4770      	bx	lr

080034d8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80034d8:	b480      	push	{r7}
 80034da:	b083      	sub	sp, #12
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
 80034e0:	460b      	mov	r3, r1
 80034e2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80034e4:	bf00      	nop
 80034e6:	370c      	adds	r7, #12
 80034e8:	46bd      	mov	sp, r7
 80034ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ee:	4770      	bx	lr

080034f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b086      	sub	sp, #24
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d101      	bne.n	8003502 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	e22d      	b.n	800395e <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f003 0301 	and.w	r3, r3, #1
 800350a:	2b00      	cmp	r3, #0
 800350c:	d075      	beq.n	80035fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800350e:	4ba3      	ldr	r3, [pc, #652]	; (800379c <HAL_RCC_OscConfig+0x2ac>)
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	f003 030c 	and.w	r3, r3, #12
 8003516:	2b04      	cmp	r3, #4
 8003518:	d00c      	beq.n	8003534 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800351a:	4ba0      	ldr	r3, [pc, #640]	; (800379c <HAL_RCC_OscConfig+0x2ac>)
 800351c:	689b      	ldr	r3, [r3, #8]
 800351e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003522:	2b08      	cmp	r3, #8
 8003524:	d112      	bne.n	800354c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003526:	4b9d      	ldr	r3, [pc, #628]	; (800379c <HAL_RCC_OscConfig+0x2ac>)
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800352e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003532:	d10b      	bne.n	800354c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003534:	4b99      	ldr	r3, [pc, #612]	; (800379c <HAL_RCC_OscConfig+0x2ac>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800353c:	2b00      	cmp	r3, #0
 800353e:	d05b      	beq.n	80035f8 <HAL_RCC_OscConfig+0x108>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d157      	bne.n	80035f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	e208      	b.n	800395e <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003554:	d106      	bne.n	8003564 <HAL_RCC_OscConfig+0x74>
 8003556:	4b91      	ldr	r3, [pc, #580]	; (800379c <HAL_RCC_OscConfig+0x2ac>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4a90      	ldr	r2, [pc, #576]	; (800379c <HAL_RCC_OscConfig+0x2ac>)
 800355c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003560:	6013      	str	r3, [r2, #0]
 8003562:	e01d      	b.n	80035a0 <HAL_RCC_OscConfig+0xb0>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800356c:	d10c      	bne.n	8003588 <HAL_RCC_OscConfig+0x98>
 800356e:	4b8b      	ldr	r3, [pc, #556]	; (800379c <HAL_RCC_OscConfig+0x2ac>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a8a      	ldr	r2, [pc, #552]	; (800379c <HAL_RCC_OscConfig+0x2ac>)
 8003574:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003578:	6013      	str	r3, [r2, #0]
 800357a:	4b88      	ldr	r3, [pc, #544]	; (800379c <HAL_RCC_OscConfig+0x2ac>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a87      	ldr	r2, [pc, #540]	; (800379c <HAL_RCC_OscConfig+0x2ac>)
 8003580:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003584:	6013      	str	r3, [r2, #0]
 8003586:	e00b      	b.n	80035a0 <HAL_RCC_OscConfig+0xb0>
 8003588:	4b84      	ldr	r3, [pc, #528]	; (800379c <HAL_RCC_OscConfig+0x2ac>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a83      	ldr	r2, [pc, #524]	; (800379c <HAL_RCC_OscConfig+0x2ac>)
 800358e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003592:	6013      	str	r3, [r2, #0]
 8003594:	4b81      	ldr	r3, [pc, #516]	; (800379c <HAL_RCC_OscConfig+0x2ac>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a80      	ldr	r2, [pc, #512]	; (800379c <HAL_RCC_OscConfig+0x2ac>)
 800359a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800359e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d013      	beq.n	80035d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035a8:	f7fd fa60 	bl	8000a6c <HAL_GetTick>
 80035ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035ae:	e008      	b.n	80035c2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80035b0:	f7fd fa5c 	bl	8000a6c <HAL_GetTick>
 80035b4:	4602      	mov	r2, r0
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	2b64      	cmp	r3, #100	; 0x64
 80035bc:	d901      	bls.n	80035c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80035be:	2303      	movs	r3, #3
 80035c0:	e1cd      	b.n	800395e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035c2:	4b76      	ldr	r3, [pc, #472]	; (800379c <HAL_RCC_OscConfig+0x2ac>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d0f0      	beq.n	80035b0 <HAL_RCC_OscConfig+0xc0>
 80035ce:	e014      	b.n	80035fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035d0:	f7fd fa4c 	bl	8000a6c <HAL_GetTick>
 80035d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035d6:	e008      	b.n	80035ea <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80035d8:	f7fd fa48 	bl	8000a6c <HAL_GetTick>
 80035dc:	4602      	mov	r2, r0
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	1ad3      	subs	r3, r2, r3
 80035e2:	2b64      	cmp	r3, #100	; 0x64
 80035e4:	d901      	bls.n	80035ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80035e6:	2303      	movs	r3, #3
 80035e8:	e1b9      	b.n	800395e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035ea:	4b6c      	ldr	r3, [pc, #432]	; (800379c <HAL_RCC_OscConfig+0x2ac>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d1f0      	bne.n	80035d8 <HAL_RCC_OscConfig+0xe8>
 80035f6:	e000      	b.n	80035fa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 0302 	and.w	r3, r3, #2
 8003602:	2b00      	cmp	r3, #0
 8003604:	d063      	beq.n	80036ce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003606:	4b65      	ldr	r3, [pc, #404]	; (800379c <HAL_RCC_OscConfig+0x2ac>)
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	f003 030c 	and.w	r3, r3, #12
 800360e:	2b00      	cmp	r3, #0
 8003610:	d00b      	beq.n	800362a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003612:	4b62      	ldr	r3, [pc, #392]	; (800379c <HAL_RCC_OscConfig+0x2ac>)
 8003614:	689b      	ldr	r3, [r3, #8]
 8003616:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800361a:	2b08      	cmp	r3, #8
 800361c:	d11c      	bne.n	8003658 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800361e:	4b5f      	ldr	r3, [pc, #380]	; (800379c <HAL_RCC_OscConfig+0x2ac>)
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003626:	2b00      	cmp	r3, #0
 8003628:	d116      	bne.n	8003658 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800362a:	4b5c      	ldr	r3, [pc, #368]	; (800379c <HAL_RCC_OscConfig+0x2ac>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f003 0302 	and.w	r3, r3, #2
 8003632:	2b00      	cmp	r3, #0
 8003634:	d005      	beq.n	8003642 <HAL_RCC_OscConfig+0x152>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	68db      	ldr	r3, [r3, #12]
 800363a:	2b01      	cmp	r3, #1
 800363c:	d001      	beq.n	8003642 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	e18d      	b.n	800395e <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003642:	4b56      	ldr	r3, [pc, #344]	; (800379c <HAL_RCC_OscConfig+0x2ac>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	691b      	ldr	r3, [r3, #16]
 800364e:	00db      	lsls	r3, r3, #3
 8003650:	4952      	ldr	r1, [pc, #328]	; (800379c <HAL_RCC_OscConfig+0x2ac>)
 8003652:	4313      	orrs	r3, r2
 8003654:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003656:	e03a      	b.n	80036ce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d020      	beq.n	80036a2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003660:	4b4f      	ldr	r3, [pc, #316]	; (80037a0 <HAL_RCC_OscConfig+0x2b0>)
 8003662:	2201      	movs	r2, #1
 8003664:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003666:	f7fd fa01 	bl	8000a6c <HAL_GetTick>
 800366a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800366c:	e008      	b.n	8003680 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800366e:	f7fd f9fd 	bl	8000a6c <HAL_GetTick>
 8003672:	4602      	mov	r2, r0
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	1ad3      	subs	r3, r2, r3
 8003678:	2b02      	cmp	r3, #2
 800367a:	d901      	bls.n	8003680 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800367c:	2303      	movs	r3, #3
 800367e:	e16e      	b.n	800395e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003680:	4b46      	ldr	r3, [pc, #280]	; (800379c <HAL_RCC_OscConfig+0x2ac>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0302 	and.w	r3, r3, #2
 8003688:	2b00      	cmp	r3, #0
 800368a:	d0f0      	beq.n	800366e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800368c:	4b43      	ldr	r3, [pc, #268]	; (800379c <HAL_RCC_OscConfig+0x2ac>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	691b      	ldr	r3, [r3, #16]
 8003698:	00db      	lsls	r3, r3, #3
 800369a:	4940      	ldr	r1, [pc, #256]	; (800379c <HAL_RCC_OscConfig+0x2ac>)
 800369c:	4313      	orrs	r3, r2
 800369e:	600b      	str	r3, [r1, #0]
 80036a0:	e015      	b.n	80036ce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036a2:	4b3f      	ldr	r3, [pc, #252]	; (80037a0 <HAL_RCC_OscConfig+0x2b0>)
 80036a4:	2200      	movs	r2, #0
 80036a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036a8:	f7fd f9e0 	bl	8000a6c <HAL_GetTick>
 80036ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036ae:	e008      	b.n	80036c2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80036b0:	f7fd f9dc 	bl	8000a6c <HAL_GetTick>
 80036b4:	4602      	mov	r2, r0
 80036b6:	693b      	ldr	r3, [r7, #16]
 80036b8:	1ad3      	subs	r3, r2, r3
 80036ba:	2b02      	cmp	r3, #2
 80036bc:	d901      	bls.n	80036c2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80036be:	2303      	movs	r3, #3
 80036c0:	e14d      	b.n	800395e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036c2:	4b36      	ldr	r3, [pc, #216]	; (800379c <HAL_RCC_OscConfig+0x2ac>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f003 0302 	and.w	r3, r3, #2
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d1f0      	bne.n	80036b0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 0308 	and.w	r3, r3, #8
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d030      	beq.n	800373c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	695b      	ldr	r3, [r3, #20]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d016      	beq.n	8003710 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036e2:	4b30      	ldr	r3, [pc, #192]	; (80037a4 <HAL_RCC_OscConfig+0x2b4>)
 80036e4:	2201      	movs	r2, #1
 80036e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036e8:	f7fd f9c0 	bl	8000a6c <HAL_GetTick>
 80036ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036ee:	e008      	b.n	8003702 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80036f0:	f7fd f9bc 	bl	8000a6c <HAL_GetTick>
 80036f4:	4602      	mov	r2, r0
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	1ad3      	subs	r3, r2, r3
 80036fa:	2b02      	cmp	r3, #2
 80036fc:	d901      	bls.n	8003702 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80036fe:	2303      	movs	r3, #3
 8003700:	e12d      	b.n	800395e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003702:	4b26      	ldr	r3, [pc, #152]	; (800379c <HAL_RCC_OscConfig+0x2ac>)
 8003704:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003706:	f003 0302 	and.w	r3, r3, #2
 800370a:	2b00      	cmp	r3, #0
 800370c:	d0f0      	beq.n	80036f0 <HAL_RCC_OscConfig+0x200>
 800370e:	e015      	b.n	800373c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003710:	4b24      	ldr	r3, [pc, #144]	; (80037a4 <HAL_RCC_OscConfig+0x2b4>)
 8003712:	2200      	movs	r2, #0
 8003714:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003716:	f7fd f9a9 	bl	8000a6c <HAL_GetTick>
 800371a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800371c:	e008      	b.n	8003730 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800371e:	f7fd f9a5 	bl	8000a6c <HAL_GetTick>
 8003722:	4602      	mov	r2, r0
 8003724:	693b      	ldr	r3, [r7, #16]
 8003726:	1ad3      	subs	r3, r2, r3
 8003728:	2b02      	cmp	r3, #2
 800372a:	d901      	bls.n	8003730 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800372c:	2303      	movs	r3, #3
 800372e:	e116      	b.n	800395e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003730:	4b1a      	ldr	r3, [pc, #104]	; (800379c <HAL_RCC_OscConfig+0x2ac>)
 8003732:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003734:	f003 0302 	and.w	r3, r3, #2
 8003738:	2b00      	cmp	r3, #0
 800373a:	d1f0      	bne.n	800371e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 0304 	and.w	r3, r3, #4
 8003744:	2b00      	cmp	r3, #0
 8003746:	f000 80a0 	beq.w	800388a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800374a:	2300      	movs	r3, #0
 800374c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800374e:	4b13      	ldr	r3, [pc, #76]	; (800379c <HAL_RCC_OscConfig+0x2ac>)
 8003750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003752:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003756:	2b00      	cmp	r3, #0
 8003758:	d10f      	bne.n	800377a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800375a:	2300      	movs	r3, #0
 800375c:	60fb      	str	r3, [r7, #12]
 800375e:	4b0f      	ldr	r3, [pc, #60]	; (800379c <HAL_RCC_OscConfig+0x2ac>)
 8003760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003762:	4a0e      	ldr	r2, [pc, #56]	; (800379c <HAL_RCC_OscConfig+0x2ac>)
 8003764:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003768:	6413      	str	r3, [r2, #64]	; 0x40
 800376a:	4b0c      	ldr	r3, [pc, #48]	; (800379c <HAL_RCC_OscConfig+0x2ac>)
 800376c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800376e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003772:	60fb      	str	r3, [r7, #12]
 8003774:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003776:	2301      	movs	r3, #1
 8003778:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800377a:	4b0b      	ldr	r3, [pc, #44]	; (80037a8 <HAL_RCC_OscConfig+0x2b8>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003782:	2b00      	cmp	r3, #0
 8003784:	d121      	bne.n	80037ca <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003786:	4b08      	ldr	r3, [pc, #32]	; (80037a8 <HAL_RCC_OscConfig+0x2b8>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a07      	ldr	r2, [pc, #28]	; (80037a8 <HAL_RCC_OscConfig+0x2b8>)
 800378c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003790:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003792:	f7fd f96b 	bl	8000a6c <HAL_GetTick>
 8003796:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003798:	e011      	b.n	80037be <HAL_RCC_OscConfig+0x2ce>
 800379a:	bf00      	nop
 800379c:	40023800 	.word	0x40023800
 80037a0:	42470000 	.word	0x42470000
 80037a4:	42470e80 	.word	0x42470e80
 80037a8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037ac:	f7fd f95e 	bl	8000a6c <HAL_GetTick>
 80037b0:	4602      	mov	r2, r0
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	1ad3      	subs	r3, r2, r3
 80037b6:	2b02      	cmp	r3, #2
 80037b8:	d901      	bls.n	80037be <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80037ba:	2303      	movs	r3, #3
 80037bc:	e0cf      	b.n	800395e <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037be:	4b6a      	ldr	r3, [pc, #424]	; (8003968 <HAL_RCC_OscConfig+0x478>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d0f0      	beq.n	80037ac <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d106      	bne.n	80037e0 <HAL_RCC_OscConfig+0x2f0>
 80037d2:	4b66      	ldr	r3, [pc, #408]	; (800396c <HAL_RCC_OscConfig+0x47c>)
 80037d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037d6:	4a65      	ldr	r2, [pc, #404]	; (800396c <HAL_RCC_OscConfig+0x47c>)
 80037d8:	f043 0301 	orr.w	r3, r3, #1
 80037dc:	6713      	str	r3, [r2, #112]	; 0x70
 80037de:	e01c      	b.n	800381a <HAL_RCC_OscConfig+0x32a>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	2b05      	cmp	r3, #5
 80037e6:	d10c      	bne.n	8003802 <HAL_RCC_OscConfig+0x312>
 80037e8:	4b60      	ldr	r3, [pc, #384]	; (800396c <HAL_RCC_OscConfig+0x47c>)
 80037ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037ec:	4a5f      	ldr	r2, [pc, #380]	; (800396c <HAL_RCC_OscConfig+0x47c>)
 80037ee:	f043 0304 	orr.w	r3, r3, #4
 80037f2:	6713      	str	r3, [r2, #112]	; 0x70
 80037f4:	4b5d      	ldr	r3, [pc, #372]	; (800396c <HAL_RCC_OscConfig+0x47c>)
 80037f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037f8:	4a5c      	ldr	r2, [pc, #368]	; (800396c <HAL_RCC_OscConfig+0x47c>)
 80037fa:	f043 0301 	orr.w	r3, r3, #1
 80037fe:	6713      	str	r3, [r2, #112]	; 0x70
 8003800:	e00b      	b.n	800381a <HAL_RCC_OscConfig+0x32a>
 8003802:	4b5a      	ldr	r3, [pc, #360]	; (800396c <HAL_RCC_OscConfig+0x47c>)
 8003804:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003806:	4a59      	ldr	r2, [pc, #356]	; (800396c <HAL_RCC_OscConfig+0x47c>)
 8003808:	f023 0301 	bic.w	r3, r3, #1
 800380c:	6713      	str	r3, [r2, #112]	; 0x70
 800380e:	4b57      	ldr	r3, [pc, #348]	; (800396c <HAL_RCC_OscConfig+0x47c>)
 8003810:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003812:	4a56      	ldr	r2, [pc, #344]	; (800396c <HAL_RCC_OscConfig+0x47c>)
 8003814:	f023 0304 	bic.w	r3, r3, #4
 8003818:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d015      	beq.n	800384e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003822:	f7fd f923 	bl	8000a6c <HAL_GetTick>
 8003826:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003828:	e00a      	b.n	8003840 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800382a:	f7fd f91f 	bl	8000a6c <HAL_GetTick>
 800382e:	4602      	mov	r2, r0
 8003830:	693b      	ldr	r3, [r7, #16]
 8003832:	1ad3      	subs	r3, r2, r3
 8003834:	f241 3288 	movw	r2, #5000	; 0x1388
 8003838:	4293      	cmp	r3, r2
 800383a:	d901      	bls.n	8003840 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800383c:	2303      	movs	r3, #3
 800383e:	e08e      	b.n	800395e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003840:	4b4a      	ldr	r3, [pc, #296]	; (800396c <HAL_RCC_OscConfig+0x47c>)
 8003842:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003844:	f003 0302 	and.w	r3, r3, #2
 8003848:	2b00      	cmp	r3, #0
 800384a:	d0ee      	beq.n	800382a <HAL_RCC_OscConfig+0x33a>
 800384c:	e014      	b.n	8003878 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800384e:	f7fd f90d 	bl	8000a6c <HAL_GetTick>
 8003852:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003854:	e00a      	b.n	800386c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003856:	f7fd f909 	bl	8000a6c <HAL_GetTick>
 800385a:	4602      	mov	r2, r0
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	1ad3      	subs	r3, r2, r3
 8003860:	f241 3288 	movw	r2, #5000	; 0x1388
 8003864:	4293      	cmp	r3, r2
 8003866:	d901      	bls.n	800386c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003868:	2303      	movs	r3, #3
 800386a:	e078      	b.n	800395e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800386c:	4b3f      	ldr	r3, [pc, #252]	; (800396c <HAL_RCC_OscConfig+0x47c>)
 800386e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003870:	f003 0302 	and.w	r3, r3, #2
 8003874:	2b00      	cmp	r3, #0
 8003876:	d1ee      	bne.n	8003856 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003878:	7dfb      	ldrb	r3, [r7, #23]
 800387a:	2b01      	cmp	r3, #1
 800387c:	d105      	bne.n	800388a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800387e:	4b3b      	ldr	r3, [pc, #236]	; (800396c <HAL_RCC_OscConfig+0x47c>)
 8003880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003882:	4a3a      	ldr	r2, [pc, #232]	; (800396c <HAL_RCC_OscConfig+0x47c>)
 8003884:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003888:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	699b      	ldr	r3, [r3, #24]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d064      	beq.n	800395c <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003892:	4b36      	ldr	r3, [pc, #216]	; (800396c <HAL_RCC_OscConfig+0x47c>)
 8003894:	689b      	ldr	r3, [r3, #8]
 8003896:	f003 030c 	and.w	r3, r3, #12
 800389a:	2b08      	cmp	r3, #8
 800389c:	d05c      	beq.n	8003958 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	699b      	ldr	r3, [r3, #24]
 80038a2:	2b02      	cmp	r3, #2
 80038a4:	d141      	bne.n	800392a <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038a6:	4b32      	ldr	r3, [pc, #200]	; (8003970 <HAL_RCC_OscConfig+0x480>)
 80038a8:	2200      	movs	r2, #0
 80038aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038ac:	f7fd f8de 	bl	8000a6c <HAL_GetTick>
 80038b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038b2:	e008      	b.n	80038c6 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038b4:	f7fd f8da 	bl	8000a6c <HAL_GetTick>
 80038b8:	4602      	mov	r2, r0
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	1ad3      	subs	r3, r2, r3
 80038be:	2b02      	cmp	r3, #2
 80038c0:	d901      	bls.n	80038c6 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 80038c2:	2303      	movs	r3, #3
 80038c4:	e04b      	b.n	800395e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038c6:	4b29      	ldr	r3, [pc, #164]	; (800396c <HAL_RCC_OscConfig+0x47c>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d1f0      	bne.n	80038b4 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	69da      	ldr	r2, [r3, #28]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6a1b      	ldr	r3, [r3, #32]
 80038da:	431a      	orrs	r2, r3
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e0:	019b      	lsls	r3, r3, #6
 80038e2:	431a      	orrs	r2, r3
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038e8:	085b      	lsrs	r3, r3, #1
 80038ea:	3b01      	subs	r3, #1
 80038ec:	041b      	lsls	r3, r3, #16
 80038ee:	431a      	orrs	r2, r3
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038f4:	061b      	lsls	r3, r3, #24
 80038f6:	491d      	ldr	r1, [pc, #116]	; (800396c <HAL_RCC_OscConfig+0x47c>)
 80038f8:	4313      	orrs	r3, r2
 80038fa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038fc:	4b1c      	ldr	r3, [pc, #112]	; (8003970 <HAL_RCC_OscConfig+0x480>)
 80038fe:	2201      	movs	r2, #1
 8003900:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003902:	f7fd f8b3 	bl	8000a6c <HAL_GetTick>
 8003906:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003908:	e008      	b.n	800391c <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800390a:	f7fd f8af 	bl	8000a6c <HAL_GetTick>
 800390e:	4602      	mov	r2, r0
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	1ad3      	subs	r3, r2, r3
 8003914:	2b02      	cmp	r3, #2
 8003916:	d901      	bls.n	800391c <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8003918:	2303      	movs	r3, #3
 800391a:	e020      	b.n	800395e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800391c:	4b13      	ldr	r3, [pc, #76]	; (800396c <HAL_RCC_OscConfig+0x47c>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003924:	2b00      	cmp	r3, #0
 8003926:	d0f0      	beq.n	800390a <HAL_RCC_OscConfig+0x41a>
 8003928:	e018      	b.n	800395c <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800392a:	4b11      	ldr	r3, [pc, #68]	; (8003970 <HAL_RCC_OscConfig+0x480>)
 800392c:	2200      	movs	r2, #0
 800392e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003930:	f7fd f89c 	bl	8000a6c <HAL_GetTick>
 8003934:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003936:	e008      	b.n	800394a <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003938:	f7fd f898 	bl	8000a6c <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	2b02      	cmp	r3, #2
 8003944:	d901      	bls.n	800394a <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8003946:	2303      	movs	r3, #3
 8003948:	e009      	b.n	800395e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800394a:	4b08      	ldr	r3, [pc, #32]	; (800396c <HAL_RCC_OscConfig+0x47c>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d1f0      	bne.n	8003938 <HAL_RCC_OscConfig+0x448>
 8003956:	e001      	b.n	800395c <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e000      	b.n	800395e <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 800395c:	2300      	movs	r3, #0
}
 800395e:	4618      	mov	r0, r3
 8003960:	3718      	adds	r7, #24
 8003962:	46bd      	mov	sp, r7
 8003964:	bd80      	pop	{r7, pc}
 8003966:	bf00      	nop
 8003968:	40007000 	.word	0x40007000
 800396c:	40023800 	.word	0x40023800
 8003970:	42470060 	.word	0x42470060

08003974 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b084      	sub	sp, #16
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
 800397c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d101      	bne.n	8003988 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	e0ca      	b.n	8003b1e <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003988:	4b67      	ldr	r3, [pc, #412]	; (8003b28 <HAL_RCC_ClockConfig+0x1b4>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f003 030f 	and.w	r3, r3, #15
 8003990:	683a      	ldr	r2, [r7, #0]
 8003992:	429a      	cmp	r2, r3
 8003994:	d90c      	bls.n	80039b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003996:	4b64      	ldr	r3, [pc, #400]	; (8003b28 <HAL_RCC_ClockConfig+0x1b4>)
 8003998:	683a      	ldr	r2, [r7, #0]
 800399a:	b2d2      	uxtb	r2, r2
 800399c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800399e:	4b62      	ldr	r3, [pc, #392]	; (8003b28 <HAL_RCC_ClockConfig+0x1b4>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f003 030f 	and.w	r3, r3, #15
 80039a6:	683a      	ldr	r2, [r7, #0]
 80039a8:	429a      	cmp	r2, r3
 80039aa:	d001      	beq.n	80039b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	e0b6      	b.n	8003b1e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f003 0302 	and.w	r3, r3, #2
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d020      	beq.n	80039fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f003 0304 	and.w	r3, r3, #4
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d005      	beq.n	80039d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80039c8:	4b58      	ldr	r3, [pc, #352]	; (8003b2c <HAL_RCC_ClockConfig+0x1b8>)
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	4a57      	ldr	r2, [pc, #348]	; (8003b2c <HAL_RCC_ClockConfig+0x1b8>)
 80039ce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80039d2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f003 0308 	and.w	r3, r3, #8
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d005      	beq.n	80039ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80039e0:	4b52      	ldr	r3, [pc, #328]	; (8003b2c <HAL_RCC_ClockConfig+0x1b8>)
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	4a51      	ldr	r2, [pc, #324]	; (8003b2c <HAL_RCC_ClockConfig+0x1b8>)
 80039e6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80039ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039ec:	4b4f      	ldr	r3, [pc, #316]	; (8003b2c <HAL_RCC_ClockConfig+0x1b8>)
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	689b      	ldr	r3, [r3, #8]
 80039f8:	494c      	ldr	r1, [pc, #304]	; (8003b2c <HAL_RCC_ClockConfig+0x1b8>)
 80039fa:	4313      	orrs	r3, r2
 80039fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 0301 	and.w	r3, r3, #1
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d044      	beq.n	8003a94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	d107      	bne.n	8003a22 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a12:	4b46      	ldr	r3, [pc, #280]	; (8003b2c <HAL_RCC_ClockConfig+0x1b8>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d119      	bne.n	8003a52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e07d      	b.n	8003b1e <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	2b02      	cmp	r3, #2
 8003a28:	d003      	beq.n	8003a32 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a2e:	2b03      	cmp	r3, #3
 8003a30:	d107      	bne.n	8003a42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a32:	4b3e      	ldr	r3, [pc, #248]	; (8003b2c <HAL_RCC_ClockConfig+0x1b8>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d109      	bne.n	8003a52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e06d      	b.n	8003b1e <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a42:	4b3a      	ldr	r3, [pc, #232]	; (8003b2c <HAL_RCC_ClockConfig+0x1b8>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 0302 	and.w	r3, r3, #2
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d101      	bne.n	8003a52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e065      	b.n	8003b1e <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a52:	4b36      	ldr	r3, [pc, #216]	; (8003b2c <HAL_RCC_ClockConfig+0x1b8>)
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	f023 0203 	bic.w	r2, r3, #3
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	4933      	ldr	r1, [pc, #204]	; (8003b2c <HAL_RCC_ClockConfig+0x1b8>)
 8003a60:	4313      	orrs	r3, r2
 8003a62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a64:	f7fd f802 	bl	8000a6c <HAL_GetTick>
 8003a68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a6a:	e00a      	b.n	8003a82 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a6c:	f7fc fffe 	bl	8000a6c <HAL_GetTick>
 8003a70:	4602      	mov	r2, r0
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	1ad3      	subs	r3, r2, r3
 8003a76:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d901      	bls.n	8003a82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a7e:	2303      	movs	r3, #3
 8003a80:	e04d      	b.n	8003b1e <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a82:	4b2a      	ldr	r3, [pc, #168]	; (8003b2c <HAL_RCC_ClockConfig+0x1b8>)
 8003a84:	689b      	ldr	r3, [r3, #8]
 8003a86:	f003 020c 	and.w	r2, r3, #12
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d1eb      	bne.n	8003a6c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003a94:	4b24      	ldr	r3, [pc, #144]	; (8003b28 <HAL_RCC_ClockConfig+0x1b4>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 030f 	and.w	r3, r3, #15
 8003a9c:	683a      	ldr	r2, [r7, #0]
 8003a9e:	429a      	cmp	r2, r3
 8003aa0:	d20c      	bcs.n	8003abc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003aa2:	4b21      	ldr	r3, [pc, #132]	; (8003b28 <HAL_RCC_ClockConfig+0x1b4>)
 8003aa4:	683a      	ldr	r2, [r7, #0]
 8003aa6:	b2d2      	uxtb	r2, r2
 8003aa8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aaa:	4b1f      	ldr	r3, [pc, #124]	; (8003b28 <HAL_RCC_ClockConfig+0x1b4>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 030f 	and.w	r3, r3, #15
 8003ab2:	683a      	ldr	r2, [r7, #0]
 8003ab4:	429a      	cmp	r2, r3
 8003ab6:	d001      	beq.n	8003abc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	e030      	b.n	8003b1e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f003 0304 	and.w	r3, r3, #4
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d008      	beq.n	8003ada <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ac8:	4b18      	ldr	r3, [pc, #96]	; (8003b2c <HAL_RCC_ClockConfig+0x1b8>)
 8003aca:	689b      	ldr	r3, [r3, #8]
 8003acc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	68db      	ldr	r3, [r3, #12]
 8003ad4:	4915      	ldr	r1, [pc, #84]	; (8003b2c <HAL_RCC_ClockConfig+0x1b8>)
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 0308 	and.w	r3, r3, #8
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d009      	beq.n	8003afa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ae6:	4b11      	ldr	r3, [pc, #68]	; (8003b2c <HAL_RCC_ClockConfig+0x1b8>)
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	691b      	ldr	r3, [r3, #16]
 8003af2:	00db      	lsls	r3, r3, #3
 8003af4:	490d      	ldr	r1, [pc, #52]	; (8003b2c <HAL_RCC_ClockConfig+0x1b8>)
 8003af6:	4313      	orrs	r3, r2
 8003af8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003afa:	f000 f81d 	bl	8003b38 <HAL_RCC_GetSysClockFreq>
 8003afe:	4601      	mov	r1, r0
 8003b00:	4b0a      	ldr	r3, [pc, #40]	; (8003b2c <HAL_RCC_ClockConfig+0x1b8>)
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	091b      	lsrs	r3, r3, #4
 8003b06:	f003 030f 	and.w	r3, r3, #15
 8003b0a:	4a09      	ldr	r2, [pc, #36]	; (8003b30 <HAL_RCC_ClockConfig+0x1bc>)
 8003b0c:	5cd3      	ldrb	r3, [r2, r3]
 8003b0e:	fa21 f303 	lsr.w	r3, r1, r3
 8003b12:	4a08      	ldr	r2, [pc, #32]	; (8003b34 <HAL_RCC_ClockConfig+0x1c0>)
 8003b14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8003b16:	2000      	movs	r0, #0
 8003b18:	f7fc ff64 	bl	80009e4 <HAL_InitTick>

  return HAL_OK;
 8003b1c:	2300      	movs	r3, #0
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3710      	adds	r7, #16
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}
 8003b26:	bf00      	nop
 8003b28:	40023c00 	.word	0x40023c00
 8003b2c:	40023800 	.word	0x40023800
 8003b30:	08017754 	.word	0x08017754
 8003b34:	20000124 	.word	0x20000124

08003b38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b3a:	b085      	sub	sp, #20
 8003b3c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	607b      	str	r3, [r7, #4]
 8003b42:	2300      	movs	r3, #0
 8003b44:	60fb      	str	r3, [r7, #12]
 8003b46:	2300      	movs	r3, #0
 8003b48:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b4e:	4b63      	ldr	r3, [pc, #396]	; (8003cdc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	f003 030c 	and.w	r3, r3, #12
 8003b56:	2b04      	cmp	r3, #4
 8003b58:	d007      	beq.n	8003b6a <HAL_RCC_GetSysClockFreq+0x32>
 8003b5a:	2b08      	cmp	r3, #8
 8003b5c:	d008      	beq.n	8003b70 <HAL_RCC_GetSysClockFreq+0x38>
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	f040 80b4 	bne.w	8003ccc <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003b64:	4b5e      	ldr	r3, [pc, #376]	; (8003ce0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003b66:	60bb      	str	r3, [r7, #8]
       break;
 8003b68:	e0b3      	b.n	8003cd2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003b6a:	4b5e      	ldr	r3, [pc, #376]	; (8003ce4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8003b6c:	60bb      	str	r3, [r7, #8]
      break;
 8003b6e:	e0b0      	b.n	8003cd2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b70:	4b5a      	ldr	r3, [pc, #360]	; (8003cdc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003b78:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b7a:	4b58      	ldr	r3, [pc, #352]	; (8003cdc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d04a      	beq.n	8003c1c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b86:	4b55      	ldr	r3, [pc, #340]	; (8003cdc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	099b      	lsrs	r3, r3, #6
 8003b8c:	f04f 0400 	mov.w	r4, #0
 8003b90:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003b94:	f04f 0200 	mov.w	r2, #0
 8003b98:	ea03 0501 	and.w	r5, r3, r1
 8003b9c:	ea04 0602 	and.w	r6, r4, r2
 8003ba0:	4629      	mov	r1, r5
 8003ba2:	4632      	mov	r2, r6
 8003ba4:	f04f 0300 	mov.w	r3, #0
 8003ba8:	f04f 0400 	mov.w	r4, #0
 8003bac:	0154      	lsls	r4, r2, #5
 8003bae:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003bb2:	014b      	lsls	r3, r1, #5
 8003bb4:	4619      	mov	r1, r3
 8003bb6:	4622      	mov	r2, r4
 8003bb8:	1b49      	subs	r1, r1, r5
 8003bba:	eb62 0206 	sbc.w	r2, r2, r6
 8003bbe:	f04f 0300 	mov.w	r3, #0
 8003bc2:	f04f 0400 	mov.w	r4, #0
 8003bc6:	0194      	lsls	r4, r2, #6
 8003bc8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003bcc:	018b      	lsls	r3, r1, #6
 8003bce:	1a5b      	subs	r3, r3, r1
 8003bd0:	eb64 0402 	sbc.w	r4, r4, r2
 8003bd4:	f04f 0100 	mov.w	r1, #0
 8003bd8:	f04f 0200 	mov.w	r2, #0
 8003bdc:	00e2      	lsls	r2, r4, #3
 8003bde:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003be2:	00d9      	lsls	r1, r3, #3
 8003be4:	460b      	mov	r3, r1
 8003be6:	4614      	mov	r4, r2
 8003be8:	195b      	adds	r3, r3, r5
 8003bea:	eb44 0406 	adc.w	r4, r4, r6
 8003bee:	f04f 0100 	mov.w	r1, #0
 8003bf2:	f04f 0200 	mov.w	r2, #0
 8003bf6:	0262      	lsls	r2, r4, #9
 8003bf8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003bfc:	0259      	lsls	r1, r3, #9
 8003bfe:	460b      	mov	r3, r1
 8003c00:	4614      	mov	r4, r2
 8003c02:	4618      	mov	r0, r3
 8003c04:	4621      	mov	r1, r4
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	f04f 0400 	mov.w	r4, #0
 8003c0c:	461a      	mov	r2, r3
 8003c0e:	4623      	mov	r3, r4
 8003c10:	f7fc fb3e 	bl	8000290 <__aeabi_uldivmod>
 8003c14:	4603      	mov	r3, r0
 8003c16:	460c      	mov	r4, r1
 8003c18:	60fb      	str	r3, [r7, #12]
 8003c1a:	e049      	b.n	8003cb0 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c1c:	4b2f      	ldr	r3, [pc, #188]	; (8003cdc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	099b      	lsrs	r3, r3, #6
 8003c22:	f04f 0400 	mov.w	r4, #0
 8003c26:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003c2a:	f04f 0200 	mov.w	r2, #0
 8003c2e:	ea03 0501 	and.w	r5, r3, r1
 8003c32:	ea04 0602 	and.w	r6, r4, r2
 8003c36:	4629      	mov	r1, r5
 8003c38:	4632      	mov	r2, r6
 8003c3a:	f04f 0300 	mov.w	r3, #0
 8003c3e:	f04f 0400 	mov.w	r4, #0
 8003c42:	0154      	lsls	r4, r2, #5
 8003c44:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003c48:	014b      	lsls	r3, r1, #5
 8003c4a:	4619      	mov	r1, r3
 8003c4c:	4622      	mov	r2, r4
 8003c4e:	1b49      	subs	r1, r1, r5
 8003c50:	eb62 0206 	sbc.w	r2, r2, r6
 8003c54:	f04f 0300 	mov.w	r3, #0
 8003c58:	f04f 0400 	mov.w	r4, #0
 8003c5c:	0194      	lsls	r4, r2, #6
 8003c5e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003c62:	018b      	lsls	r3, r1, #6
 8003c64:	1a5b      	subs	r3, r3, r1
 8003c66:	eb64 0402 	sbc.w	r4, r4, r2
 8003c6a:	f04f 0100 	mov.w	r1, #0
 8003c6e:	f04f 0200 	mov.w	r2, #0
 8003c72:	00e2      	lsls	r2, r4, #3
 8003c74:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003c78:	00d9      	lsls	r1, r3, #3
 8003c7a:	460b      	mov	r3, r1
 8003c7c:	4614      	mov	r4, r2
 8003c7e:	195b      	adds	r3, r3, r5
 8003c80:	eb44 0406 	adc.w	r4, r4, r6
 8003c84:	f04f 0100 	mov.w	r1, #0
 8003c88:	f04f 0200 	mov.w	r2, #0
 8003c8c:	02a2      	lsls	r2, r4, #10
 8003c8e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003c92:	0299      	lsls	r1, r3, #10
 8003c94:	460b      	mov	r3, r1
 8003c96:	4614      	mov	r4, r2
 8003c98:	4618      	mov	r0, r3
 8003c9a:	4621      	mov	r1, r4
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	f04f 0400 	mov.w	r4, #0
 8003ca2:	461a      	mov	r2, r3
 8003ca4:	4623      	mov	r3, r4
 8003ca6:	f7fc faf3 	bl	8000290 <__aeabi_uldivmod>
 8003caa:	4603      	mov	r3, r0
 8003cac:	460c      	mov	r4, r1
 8003cae:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003cb0:	4b0a      	ldr	r3, [pc, #40]	; (8003cdc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	0c1b      	lsrs	r3, r3, #16
 8003cb6:	f003 0303 	and.w	r3, r3, #3
 8003cba:	3301      	adds	r3, #1
 8003cbc:	005b      	lsls	r3, r3, #1
 8003cbe:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003cc0:	68fa      	ldr	r2, [r7, #12]
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cc8:	60bb      	str	r3, [r7, #8]
      break;
 8003cca:	e002      	b.n	8003cd2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ccc:	4b04      	ldr	r3, [pc, #16]	; (8003ce0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003cce:	60bb      	str	r3, [r7, #8]
      break;
 8003cd0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003cd2:	68bb      	ldr	r3, [r7, #8]
}
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	3714      	adds	r7, #20
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003cdc:	40023800 	.word	0x40023800
 8003ce0:	00f42400 	.word	0x00f42400
 8003ce4:	007a1200 	.word	0x007a1200

08003ce8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003cec:	4b03      	ldr	r3, [pc, #12]	; (8003cfc <HAL_RCC_GetHCLKFreq+0x14>)
 8003cee:	681b      	ldr	r3, [r3, #0]
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf8:	4770      	bx	lr
 8003cfa:	bf00      	nop
 8003cfc:	20000124 	.word	0x20000124

08003d00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003d04:	f7ff fff0 	bl	8003ce8 <HAL_RCC_GetHCLKFreq>
 8003d08:	4601      	mov	r1, r0
 8003d0a:	4b05      	ldr	r3, [pc, #20]	; (8003d20 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	0a9b      	lsrs	r3, r3, #10
 8003d10:	f003 0307 	and.w	r3, r3, #7
 8003d14:	4a03      	ldr	r2, [pc, #12]	; (8003d24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d16:	5cd3      	ldrb	r3, [r2, r3]
 8003d18:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	bd80      	pop	{r7, pc}
 8003d20:	40023800 	.word	0x40023800
 8003d24:	08017764 	.word	0x08017764

08003d28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003d2c:	f7ff ffdc 	bl	8003ce8 <HAL_RCC_GetHCLKFreq>
 8003d30:	4601      	mov	r1, r0
 8003d32:	4b05      	ldr	r3, [pc, #20]	; (8003d48 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003d34:	689b      	ldr	r3, [r3, #8]
 8003d36:	0b5b      	lsrs	r3, r3, #13
 8003d38:	f003 0307 	and.w	r3, r3, #7
 8003d3c:	4a03      	ldr	r2, [pc, #12]	; (8003d4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d3e:	5cd3      	ldrb	r3, [r2, r3]
 8003d40:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	bd80      	pop	{r7, pc}
 8003d48:	40023800 	.word	0x40023800
 8003d4c:	08017764 	.word	0x08017764

08003d50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b082      	sub	sp, #8
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d101      	bne.n	8003d62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e01d      	b.n	8003d9e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d106      	bne.n	8003d7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2200      	movs	r2, #0
 8003d72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f00f fdf6 	bl	8013968 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2202      	movs	r2, #2
 8003d80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	3304      	adds	r3, #4
 8003d8c:	4619      	mov	r1, r3
 8003d8e:	4610      	mov	r0, r2
 8003d90:	f000 fafc 	bl	800438c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2201      	movs	r2, #1
 8003d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003d9c:	2300      	movs	r3, #0
}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	3708      	adds	r7, #8
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}

08003da6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003da6:	b580      	push	{r7, lr}
 8003da8:	b082      	sub	sp, #8
 8003daa:	af00      	add	r7, sp, #0
 8003dac:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d101      	bne.n	8003db8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	e01d      	b.n	8003df4 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d106      	bne.n	8003dd2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003dcc:	6878      	ldr	r0, [r7, #4]
 8003dce:	f00f fda9 	bl	8013924 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2202      	movs	r2, #2
 8003dd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681a      	ldr	r2, [r3, #0]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	3304      	adds	r3, #4
 8003de2:	4619      	mov	r1, r3
 8003de4:	4610      	mov	r0, r2
 8003de6:	f000 fad1 	bl	800438c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2201      	movs	r2, #1
 8003dee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003df2:	2300      	movs	r3, #0
}
 8003df4:	4618      	mov	r0, r3
 8003df6:	3708      	adds	r7, #8
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}

08003dfc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b082      	sub	sp, #8
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d101      	bne.n	8003e0e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e01d      	b.n	8003e4a <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e14:	b2db      	uxtb	r3, r3
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d106      	bne.n	8003e28 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f00f fce4 	bl	80137f0 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2202      	movs	r2, #2
 8003e2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	3304      	adds	r3, #4
 8003e38:	4619      	mov	r1, r3
 8003e3a:	4610      	mov	r0, r2
 8003e3c:	f000 faa6 	bl	800438c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2201      	movs	r2, #1
 8003e44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003e48:	2300      	movs	r3, #0
}
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	3708      	adds	r7, #8
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}

08003e52 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003e52:	b580      	push	{r7, lr}
 8003e54:	b082      	sub	sp, #8
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	691b      	ldr	r3, [r3, #16]
 8003e60:	f003 0302 	and.w	r3, r3, #2
 8003e64:	2b02      	cmp	r3, #2
 8003e66:	d122      	bne.n	8003eae <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	68db      	ldr	r3, [r3, #12]
 8003e6e:	f003 0302 	and.w	r3, r3, #2
 8003e72:	2b02      	cmp	r3, #2
 8003e74:	d11b      	bne.n	8003eae <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f06f 0202 	mvn.w	r2, #2
 8003e7e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2201      	movs	r2, #1
 8003e84:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	699b      	ldr	r3, [r3, #24]
 8003e8c:	f003 0303 	and.w	r3, r3, #3
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d003      	beq.n	8003e9c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003e94:	6878      	ldr	r0, [r7, #4]
 8003e96:	f000 fa5b 	bl	8004350 <HAL_TIM_IC_CaptureCallback>
 8003e9a:	e005      	b.n	8003ea8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e9c:	6878      	ldr	r0, [r7, #4]
 8003e9e:	f000 fa4d 	bl	800433c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ea2:	6878      	ldr	r0, [r7, #4]
 8003ea4:	f000 fa5e 	bl	8004364 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	691b      	ldr	r3, [r3, #16]
 8003eb4:	f003 0304 	and.w	r3, r3, #4
 8003eb8:	2b04      	cmp	r3, #4
 8003eba:	d122      	bne.n	8003f02 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	68db      	ldr	r3, [r3, #12]
 8003ec2:	f003 0304 	and.w	r3, r3, #4
 8003ec6:	2b04      	cmp	r3, #4
 8003ec8:	d11b      	bne.n	8003f02 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f06f 0204 	mvn.w	r2, #4
 8003ed2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2202      	movs	r2, #2
 8003ed8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	699b      	ldr	r3, [r3, #24]
 8003ee0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d003      	beq.n	8003ef0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ee8:	6878      	ldr	r0, [r7, #4]
 8003eea:	f000 fa31 	bl	8004350 <HAL_TIM_IC_CaptureCallback>
 8003eee:	e005      	b.n	8003efc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ef0:	6878      	ldr	r0, [r7, #4]
 8003ef2:	f000 fa23 	bl	800433c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f000 fa34 	bl	8004364 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2200      	movs	r2, #0
 8003f00:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	691b      	ldr	r3, [r3, #16]
 8003f08:	f003 0308 	and.w	r3, r3, #8
 8003f0c:	2b08      	cmp	r3, #8
 8003f0e:	d122      	bne.n	8003f56 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	68db      	ldr	r3, [r3, #12]
 8003f16:	f003 0308 	and.w	r3, r3, #8
 8003f1a:	2b08      	cmp	r3, #8
 8003f1c:	d11b      	bne.n	8003f56 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f06f 0208 	mvn.w	r2, #8
 8003f26:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2204      	movs	r2, #4
 8003f2c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	69db      	ldr	r3, [r3, #28]
 8003f34:	f003 0303 	and.w	r3, r3, #3
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d003      	beq.n	8003f44 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f3c:	6878      	ldr	r0, [r7, #4]
 8003f3e:	f000 fa07 	bl	8004350 <HAL_TIM_IC_CaptureCallback>
 8003f42:	e005      	b.n	8003f50 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f44:	6878      	ldr	r0, [r7, #4]
 8003f46:	f000 f9f9 	bl	800433c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f4a:	6878      	ldr	r0, [r7, #4]
 8003f4c:	f000 fa0a 	bl	8004364 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2200      	movs	r2, #0
 8003f54:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	691b      	ldr	r3, [r3, #16]
 8003f5c:	f003 0310 	and.w	r3, r3, #16
 8003f60:	2b10      	cmp	r3, #16
 8003f62:	d122      	bne.n	8003faa <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	68db      	ldr	r3, [r3, #12]
 8003f6a:	f003 0310 	and.w	r3, r3, #16
 8003f6e:	2b10      	cmp	r3, #16
 8003f70:	d11b      	bne.n	8003faa <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f06f 0210 	mvn.w	r2, #16
 8003f7a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2208      	movs	r2, #8
 8003f80:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	69db      	ldr	r3, [r3, #28]
 8003f88:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d003      	beq.n	8003f98 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f90:	6878      	ldr	r0, [r7, #4]
 8003f92:	f000 f9dd 	bl	8004350 <HAL_TIM_IC_CaptureCallback>
 8003f96:	e005      	b.n	8003fa4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f98:	6878      	ldr	r0, [r7, #4]
 8003f9a:	f000 f9cf 	bl	800433c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	f000 f9e0 	bl	8004364 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	691b      	ldr	r3, [r3, #16]
 8003fb0:	f003 0301 	and.w	r3, r3, #1
 8003fb4:	2b01      	cmp	r3, #1
 8003fb6:	d10e      	bne.n	8003fd6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	68db      	ldr	r3, [r3, #12]
 8003fbe:	f003 0301 	and.w	r3, r3, #1
 8003fc2:	2b01      	cmp	r3, #1
 8003fc4:	d107      	bne.n	8003fd6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f06f 0201 	mvn.w	r2, #1
 8003fce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003fd0:	6878      	ldr	r0, [r7, #4]
 8003fd2:	f000 f9a9 	bl	8004328 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	691b      	ldr	r3, [r3, #16]
 8003fdc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fe0:	2b80      	cmp	r3, #128	; 0x80
 8003fe2:	d10e      	bne.n	8004002 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	68db      	ldr	r3, [r3, #12]
 8003fea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fee:	2b80      	cmp	r3, #128	; 0x80
 8003ff0:	d107      	bne.n	8004002 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003ffa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003ffc:	6878      	ldr	r0, [r7, #4]
 8003ffe:	f000 fd8e 	bl	8004b1e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	691b      	ldr	r3, [r3, #16]
 8004008:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800400c:	2b40      	cmp	r3, #64	; 0x40
 800400e:	d10e      	bne.n	800402e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	68db      	ldr	r3, [r3, #12]
 8004016:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800401a:	2b40      	cmp	r3, #64	; 0x40
 800401c:	d107      	bne.n	800402e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004026:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004028:	6878      	ldr	r0, [r7, #4]
 800402a:	f000 f9a5 	bl	8004378 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	691b      	ldr	r3, [r3, #16]
 8004034:	f003 0320 	and.w	r3, r3, #32
 8004038:	2b20      	cmp	r3, #32
 800403a:	d10e      	bne.n	800405a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	68db      	ldr	r3, [r3, #12]
 8004042:	f003 0320 	and.w	r3, r3, #32
 8004046:	2b20      	cmp	r3, #32
 8004048:	d107      	bne.n	800405a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f06f 0220 	mvn.w	r2, #32
 8004052:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004054:	6878      	ldr	r0, [r7, #4]
 8004056:	f000 fd58 	bl	8004b0a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800405a:	bf00      	nop
 800405c:	3708      	adds	r7, #8
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}

08004062 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004062:	b580      	push	{r7, lr}
 8004064:	b084      	sub	sp, #16
 8004066:	af00      	add	r7, sp, #0
 8004068:	60f8      	str	r0, [r7, #12]
 800406a:	60b9      	str	r1, [r7, #8]
 800406c:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004074:	2b01      	cmp	r3, #1
 8004076:	d101      	bne.n	800407c <HAL_TIM_IC_ConfigChannel+0x1a>
 8004078:	2302      	movs	r3, #2
 800407a:	e08a      	b.n	8004192 <HAL_TIM_IC_ConfigChannel+0x130>
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	2201      	movs	r2, #1
 8004080:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2202      	movs	r2, #2
 8004088:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d11b      	bne.n	80040ca <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	6818      	ldr	r0, [r3, #0]
 8004096:	68bb      	ldr	r3, [r7, #8]
 8004098:	6819      	ldr	r1, [r3, #0]
 800409a:	68bb      	ldr	r3, [r7, #8]
 800409c:	685a      	ldr	r2, [r3, #4]
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	68db      	ldr	r3, [r3, #12]
 80040a2:	f000 fbc3 	bl	800482c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	699a      	ldr	r2, [r3, #24]
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f022 020c 	bic.w	r2, r2, #12
 80040b4:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	6999      	ldr	r1, [r3, #24]
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	689a      	ldr	r2, [r3, #8]
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	430a      	orrs	r2, r1
 80040c6:	619a      	str	r2, [r3, #24]
 80040c8:	e05a      	b.n	8004180 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2b04      	cmp	r3, #4
 80040ce:	d11c      	bne.n	800410a <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	6818      	ldr	r0, [r3, #0]
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	6819      	ldr	r1, [r3, #0]
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	685a      	ldr	r2, [r3, #4]
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	68db      	ldr	r3, [r3, #12]
 80040e0:	f000 fc18 	bl	8004914 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	699a      	ldr	r2, [r3, #24]
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80040f2:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	6999      	ldr	r1, [r3, #24]
 80040fa:	68bb      	ldr	r3, [r7, #8]
 80040fc:	689b      	ldr	r3, [r3, #8]
 80040fe:	021a      	lsls	r2, r3, #8
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	430a      	orrs	r2, r1
 8004106:	619a      	str	r2, [r3, #24]
 8004108:	e03a      	b.n	8004180 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2b08      	cmp	r3, #8
 800410e:	d11b      	bne.n	8004148 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	6818      	ldr	r0, [r3, #0]
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	6819      	ldr	r1, [r3, #0]
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	685a      	ldr	r2, [r3, #4]
 800411c:	68bb      	ldr	r3, [r7, #8]
 800411e:	68db      	ldr	r3, [r3, #12]
 8004120:	f000 fc35 	bl	800498e <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	69da      	ldr	r2, [r3, #28]
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f022 020c 	bic.w	r2, r2, #12
 8004132:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	69d9      	ldr	r1, [r3, #28]
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	689a      	ldr	r2, [r3, #8]
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	430a      	orrs	r2, r1
 8004144:	61da      	str	r2, [r3, #28]
 8004146:	e01b      	b.n	8004180 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	6818      	ldr	r0, [r3, #0]
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	6819      	ldr	r1, [r3, #0]
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	685a      	ldr	r2, [r3, #4]
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	68db      	ldr	r3, [r3, #12]
 8004158:	f000 fc55 	bl	8004a06 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	69da      	ldr	r2, [r3, #28]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800416a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	69d9      	ldr	r1, [r3, #28]
 8004172:	68bb      	ldr	r3, [r7, #8]
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	021a      	lsls	r2, r3, #8
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	430a      	orrs	r2, r1
 800417e:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2201      	movs	r2, #1
 8004184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2200      	movs	r2, #0
 800418c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004190:	2300      	movs	r3, #0
}
 8004192:	4618      	mov	r0, r3
 8004194:	3710      	adds	r7, #16
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}
	...

0800419c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b084      	sub	sp, #16
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	60f8      	str	r0, [r7, #12]
 80041a4:	60b9      	str	r1, [r7, #8]
 80041a6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041ae:	2b01      	cmp	r3, #1
 80041b0:	d101      	bne.n	80041b6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80041b2:	2302      	movs	r3, #2
 80041b4:	e0b4      	b.n	8004320 <HAL_TIM_PWM_ConfigChannel+0x184>
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2201      	movs	r2, #1
 80041ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	2202      	movs	r2, #2
 80041c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2b0c      	cmp	r3, #12
 80041ca:	f200 809f 	bhi.w	800430c <HAL_TIM_PWM_ConfigChannel+0x170>
 80041ce:	a201      	add	r2, pc, #4	; (adr r2, 80041d4 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80041d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041d4:	08004209 	.word	0x08004209
 80041d8:	0800430d 	.word	0x0800430d
 80041dc:	0800430d 	.word	0x0800430d
 80041e0:	0800430d 	.word	0x0800430d
 80041e4:	08004249 	.word	0x08004249
 80041e8:	0800430d 	.word	0x0800430d
 80041ec:	0800430d 	.word	0x0800430d
 80041f0:	0800430d 	.word	0x0800430d
 80041f4:	0800428b 	.word	0x0800428b
 80041f8:	0800430d 	.word	0x0800430d
 80041fc:	0800430d 	.word	0x0800430d
 8004200:	0800430d 	.word	0x0800430d
 8004204:	080042cb 	.word	0x080042cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	68b9      	ldr	r1, [r7, #8]
 800420e:	4618      	mov	r0, r3
 8004210:	f000 f95c 	bl	80044cc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	699a      	ldr	r2, [r3, #24]
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f042 0208 	orr.w	r2, r2, #8
 8004222:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	699a      	ldr	r2, [r3, #24]
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f022 0204 	bic.w	r2, r2, #4
 8004232:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	6999      	ldr	r1, [r3, #24]
 800423a:	68bb      	ldr	r3, [r7, #8]
 800423c:	691a      	ldr	r2, [r3, #16]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	430a      	orrs	r2, r1
 8004244:	619a      	str	r2, [r3, #24]
      break;
 8004246:	e062      	b.n	800430e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	68b9      	ldr	r1, [r7, #8]
 800424e:	4618      	mov	r0, r3
 8004250:	f000 f9ac 	bl	80045ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	699a      	ldr	r2, [r3, #24]
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004262:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	699a      	ldr	r2, [r3, #24]
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004272:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	6999      	ldr	r1, [r3, #24]
 800427a:	68bb      	ldr	r3, [r7, #8]
 800427c:	691b      	ldr	r3, [r3, #16]
 800427e:	021a      	lsls	r2, r3, #8
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	430a      	orrs	r2, r1
 8004286:	619a      	str	r2, [r3, #24]
      break;
 8004288:	e041      	b.n	800430e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	68b9      	ldr	r1, [r7, #8]
 8004290:	4618      	mov	r0, r3
 8004292:	f000 fa01 	bl	8004698 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	69da      	ldr	r2, [r3, #28]
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f042 0208 	orr.w	r2, r2, #8
 80042a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	69da      	ldr	r2, [r3, #28]
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f022 0204 	bic.w	r2, r2, #4
 80042b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	69d9      	ldr	r1, [r3, #28]
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	691a      	ldr	r2, [r3, #16]
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	430a      	orrs	r2, r1
 80042c6:	61da      	str	r2, [r3, #28]
      break;
 80042c8:	e021      	b.n	800430e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	68b9      	ldr	r1, [r7, #8]
 80042d0:	4618      	mov	r0, r3
 80042d2:	f000 fa55 	bl	8004780 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	69da      	ldr	r2, [r3, #28]
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80042e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	69da      	ldr	r2, [r3, #28]
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	69d9      	ldr	r1, [r3, #28]
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	691b      	ldr	r3, [r3, #16]
 8004300:	021a      	lsls	r2, r3, #8
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	430a      	orrs	r2, r1
 8004308:	61da      	str	r2, [r3, #28]
      break;
 800430a:	e000      	b.n	800430e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800430c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2201      	movs	r2, #1
 8004312:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	2200      	movs	r2, #0
 800431a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800431e:	2300      	movs	r3, #0
}
 8004320:	4618      	mov	r0, r3
 8004322:	3710      	adds	r7, #16
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}

08004328 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004328:	b480      	push	{r7}
 800432a:	b083      	sub	sp, #12
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004330:	bf00      	nop
 8004332:	370c      	adds	r7, #12
 8004334:	46bd      	mov	sp, r7
 8004336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433a:	4770      	bx	lr

0800433c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800433c:	b480      	push	{r7}
 800433e:	b083      	sub	sp, #12
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004344:	bf00      	nop
 8004346:	370c      	adds	r7, #12
 8004348:	46bd      	mov	sp, r7
 800434a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434e:	4770      	bx	lr

08004350 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004350:	b480      	push	{r7}
 8004352:	b083      	sub	sp, #12
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004358:	bf00      	nop
 800435a:	370c      	adds	r7, #12
 800435c:	46bd      	mov	sp, r7
 800435e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004362:	4770      	bx	lr

08004364 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004364:	b480      	push	{r7}
 8004366:	b083      	sub	sp, #12
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800436c:	bf00      	nop
 800436e:	370c      	adds	r7, #12
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr

08004378 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004378:	b480      	push	{r7}
 800437a:	b083      	sub	sp, #12
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004380:	bf00      	nop
 8004382:	370c      	adds	r7, #12
 8004384:	46bd      	mov	sp, r7
 8004386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438a:	4770      	bx	lr

0800438c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800438c:	b480      	push	{r7}
 800438e:	b085      	sub	sp, #20
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
 8004394:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	4a40      	ldr	r2, [pc, #256]	; (80044a0 <TIM_Base_SetConfig+0x114>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d013      	beq.n	80043cc <TIM_Base_SetConfig+0x40>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043aa:	d00f      	beq.n	80043cc <TIM_Base_SetConfig+0x40>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	4a3d      	ldr	r2, [pc, #244]	; (80044a4 <TIM_Base_SetConfig+0x118>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d00b      	beq.n	80043cc <TIM_Base_SetConfig+0x40>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	4a3c      	ldr	r2, [pc, #240]	; (80044a8 <TIM_Base_SetConfig+0x11c>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d007      	beq.n	80043cc <TIM_Base_SetConfig+0x40>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	4a3b      	ldr	r2, [pc, #236]	; (80044ac <TIM_Base_SetConfig+0x120>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d003      	beq.n	80043cc <TIM_Base_SetConfig+0x40>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	4a3a      	ldr	r2, [pc, #232]	; (80044b0 <TIM_Base_SetConfig+0x124>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d108      	bne.n	80043de <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	68fa      	ldr	r2, [r7, #12]
 80043da:	4313      	orrs	r3, r2
 80043dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	4a2f      	ldr	r2, [pc, #188]	; (80044a0 <TIM_Base_SetConfig+0x114>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d02b      	beq.n	800443e <TIM_Base_SetConfig+0xb2>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043ec:	d027      	beq.n	800443e <TIM_Base_SetConfig+0xb2>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	4a2c      	ldr	r2, [pc, #176]	; (80044a4 <TIM_Base_SetConfig+0x118>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d023      	beq.n	800443e <TIM_Base_SetConfig+0xb2>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	4a2b      	ldr	r2, [pc, #172]	; (80044a8 <TIM_Base_SetConfig+0x11c>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d01f      	beq.n	800443e <TIM_Base_SetConfig+0xb2>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	4a2a      	ldr	r2, [pc, #168]	; (80044ac <TIM_Base_SetConfig+0x120>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d01b      	beq.n	800443e <TIM_Base_SetConfig+0xb2>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	4a29      	ldr	r2, [pc, #164]	; (80044b0 <TIM_Base_SetConfig+0x124>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d017      	beq.n	800443e <TIM_Base_SetConfig+0xb2>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	4a28      	ldr	r2, [pc, #160]	; (80044b4 <TIM_Base_SetConfig+0x128>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d013      	beq.n	800443e <TIM_Base_SetConfig+0xb2>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	4a27      	ldr	r2, [pc, #156]	; (80044b8 <TIM_Base_SetConfig+0x12c>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d00f      	beq.n	800443e <TIM_Base_SetConfig+0xb2>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	4a26      	ldr	r2, [pc, #152]	; (80044bc <TIM_Base_SetConfig+0x130>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d00b      	beq.n	800443e <TIM_Base_SetConfig+0xb2>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	4a25      	ldr	r2, [pc, #148]	; (80044c0 <TIM_Base_SetConfig+0x134>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d007      	beq.n	800443e <TIM_Base_SetConfig+0xb2>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	4a24      	ldr	r2, [pc, #144]	; (80044c4 <TIM_Base_SetConfig+0x138>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d003      	beq.n	800443e <TIM_Base_SetConfig+0xb2>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	4a23      	ldr	r2, [pc, #140]	; (80044c8 <TIM_Base_SetConfig+0x13c>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d108      	bne.n	8004450 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004444:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	68db      	ldr	r3, [r3, #12]
 800444a:	68fa      	ldr	r2, [r7, #12]
 800444c:	4313      	orrs	r3, r2
 800444e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	695b      	ldr	r3, [r3, #20]
 800445a:	4313      	orrs	r3, r2
 800445c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	68fa      	ldr	r2, [r7, #12]
 8004462:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	689a      	ldr	r2, [r3, #8]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	4a0a      	ldr	r2, [pc, #40]	; (80044a0 <TIM_Base_SetConfig+0x114>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d003      	beq.n	8004484 <TIM_Base_SetConfig+0xf8>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	4a0c      	ldr	r2, [pc, #48]	; (80044b0 <TIM_Base_SetConfig+0x124>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d103      	bne.n	800448c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	691a      	ldr	r2, [r3, #16]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2201      	movs	r2, #1
 8004490:	615a      	str	r2, [r3, #20]
}
 8004492:	bf00      	nop
 8004494:	3714      	adds	r7, #20
 8004496:	46bd      	mov	sp, r7
 8004498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449c:	4770      	bx	lr
 800449e:	bf00      	nop
 80044a0:	40010000 	.word	0x40010000
 80044a4:	40000400 	.word	0x40000400
 80044a8:	40000800 	.word	0x40000800
 80044ac:	40000c00 	.word	0x40000c00
 80044b0:	40010400 	.word	0x40010400
 80044b4:	40014000 	.word	0x40014000
 80044b8:	40014400 	.word	0x40014400
 80044bc:	40014800 	.word	0x40014800
 80044c0:	40001800 	.word	0x40001800
 80044c4:	40001c00 	.word	0x40001c00
 80044c8:	40002000 	.word	0x40002000

080044cc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b087      	sub	sp, #28
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
 80044d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6a1b      	ldr	r3, [r3, #32]
 80044da:	f023 0201 	bic.w	r2, r3, #1
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6a1b      	ldr	r3, [r3, #32]
 80044e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	699b      	ldr	r3, [r3, #24]
 80044f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	f023 0303 	bic.w	r3, r3, #3
 8004502:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	68fa      	ldr	r2, [r7, #12]
 800450a:	4313      	orrs	r3, r2
 800450c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	f023 0302 	bic.w	r3, r3, #2
 8004514:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	689b      	ldr	r3, [r3, #8]
 800451a:	697a      	ldr	r2, [r7, #20]
 800451c:	4313      	orrs	r3, r2
 800451e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	4a20      	ldr	r2, [pc, #128]	; (80045a4 <TIM_OC1_SetConfig+0xd8>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d003      	beq.n	8004530 <TIM_OC1_SetConfig+0x64>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	4a1f      	ldr	r2, [pc, #124]	; (80045a8 <TIM_OC1_SetConfig+0xdc>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d10c      	bne.n	800454a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	f023 0308 	bic.w	r3, r3, #8
 8004536:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	68db      	ldr	r3, [r3, #12]
 800453c:	697a      	ldr	r2, [r7, #20]
 800453e:	4313      	orrs	r3, r2
 8004540:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	f023 0304 	bic.w	r3, r3, #4
 8004548:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	4a15      	ldr	r2, [pc, #84]	; (80045a4 <TIM_OC1_SetConfig+0xd8>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d003      	beq.n	800455a <TIM_OC1_SetConfig+0x8e>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	4a14      	ldr	r2, [pc, #80]	; (80045a8 <TIM_OC1_SetConfig+0xdc>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d111      	bne.n	800457e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004560:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004568:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	695b      	ldr	r3, [r3, #20]
 800456e:	693a      	ldr	r2, [r7, #16]
 8004570:	4313      	orrs	r3, r2
 8004572:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	699b      	ldr	r3, [r3, #24]
 8004578:	693a      	ldr	r2, [r7, #16]
 800457a:	4313      	orrs	r3, r2
 800457c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	693a      	ldr	r2, [r7, #16]
 8004582:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	68fa      	ldr	r2, [r7, #12]
 8004588:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	685a      	ldr	r2, [r3, #4]
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	697a      	ldr	r2, [r7, #20]
 8004596:	621a      	str	r2, [r3, #32]
}
 8004598:	bf00      	nop
 800459a:	371c      	adds	r7, #28
 800459c:	46bd      	mov	sp, r7
 800459e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a2:	4770      	bx	lr
 80045a4:	40010000 	.word	0x40010000
 80045a8:	40010400 	.word	0x40010400

080045ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b087      	sub	sp, #28
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
 80045b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6a1b      	ldr	r3, [r3, #32]
 80045ba:	f023 0210 	bic.w	r2, r3, #16
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6a1b      	ldr	r3, [r3, #32]
 80045c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	699b      	ldr	r3, [r3, #24]
 80045d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80045da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	021b      	lsls	r3, r3, #8
 80045ea:	68fa      	ldr	r2, [r7, #12]
 80045ec:	4313      	orrs	r3, r2
 80045ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	f023 0320 	bic.w	r3, r3, #32
 80045f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	011b      	lsls	r3, r3, #4
 80045fe:	697a      	ldr	r2, [r7, #20]
 8004600:	4313      	orrs	r3, r2
 8004602:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	4a22      	ldr	r2, [pc, #136]	; (8004690 <TIM_OC2_SetConfig+0xe4>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d003      	beq.n	8004614 <TIM_OC2_SetConfig+0x68>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	4a21      	ldr	r2, [pc, #132]	; (8004694 <TIM_OC2_SetConfig+0xe8>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d10d      	bne.n	8004630 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800461a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	68db      	ldr	r3, [r3, #12]
 8004620:	011b      	lsls	r3, r3, #4
 8004622:	697a      	ldr	r2, [r7, #20]
 8004624:	4313      	orrs	r3, r2
 8004626:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800462e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	4a17      	ldr	r2, [pc, #92]	; (8004690 <TIM_OC2_SetConfig+0xe4>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d003      	beq.n	8004640 <TIM_OC2_SetConfig+0x94>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	4a16      	ldr	r2, [pc, #88]	; (8004694 <TIM_OC2_SetConfig+0xe8>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d113      	bne.n	8004668 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004646:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800464e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	695b      	ldr	r3, [r3, #20]
 8004654:	009b      	lsls	r3, r3, #2
 8004656:	693a      	ldr	r2, [r7, #16]
 8004658:	4313      	orrs	r3, r2
 800465a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	699b      	ldr	r3, [r3, #24]
 8004660:	009b      	lsls	r3, r3, #2
 8004662:	693a      	ldr	r2, [r7, #16]
 8004664:	4313      	orrs	r3, r2
 8004666:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	693a      	ldr	r2, [r7, #16]
 800466c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	68fa      	ldr	r2, [r7, #12]
 8004672:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	685a      	ldr	r2, [r3, #4]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	697a      	ldr	r2, [r7, #20]
 8004680:	621a      	str	r2, [r3, #32]
}
 8004682:	bf00      	nop
 8004684:	371c      	adds	r7, #28
 8004686:	46bd      	mov	sp, r7
 8004688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468c:	4770      	bx	lr
 800468e:	bf00      	nop
 8004690:	40010000 	.word	0x40010000
 8004694:	40010400 	.word	0x40010400

08004698 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004698:	b480      	push	{r7}
 800469a:	b087      	sub	sp, #28
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
 80046a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a1b      	ldr	r3, [r3, #32]
 80046a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6a1b      	ldr	r3, [r3, #32]
 80046b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	685b      	ldr	r3, [r3, #4]
 80046b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	69db      	ldr	r3, [r3, #28]
 80046be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	f023 0303 	bic.w	r3, r3, #3
 80046ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	68fa      	ldr	r2, [r7, #12]
 80046d6:	4313      	orrs	r3, r2
 80046d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80046da:	697b      	ldr	r3, [r7, #20]
 80046dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80046e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	689b      	ldr	r3, [r3, #8]
 80046e6:	021b      	lsls	r3, r3, #8
 80046e8:	697a      	ldr	r2, [r7, #20]
 80046ea:	4313      	orrs	r3, r2
 80046ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	4a21      	ldr	r2, [pc, #132]	; (8004778 <TIM_OC3_SetConfig+0xe0>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d003      	beq.n	80046fe <TIM_OC3_SetConfig+0x66>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	4a20      	ldr	r2, [pc, #128]	; (800477c <TIM_OC3_SetConfig+0xe4>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d10d      	bne.n	800471a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80046fe:	697b      	ldr	r3, [r7, #20]
 8004700:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004704:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	68db      	ldr	r3, [r3, #12]
 800470a:	021b      	lsls	r3, r3, #8
 800470c:	697a      	ldr	r2, [r7, #20]
 800470e:	4313      	orrs	r3, r2
 8004710:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004718:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	4a16      	ldr	r2, [pc, #88]	; (8004778 <TIM_OC3_SetConfig+0xe0>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d003      	beq.n	800472a <TIM_OC3_SetConfig+0x92>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	4a15      	ldr	r2, [pc, #84]	; (800477c <TIM_OC3_SetConfig+0xe4>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d113      	bne.n	8004752 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800472a:	693b      	ldr	r3, [r7, #16]
 800472c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004730:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004738:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	695b      	ldr	r3, [r3, #20]
 800473e:	011b      	lsls	r3, r3, #4
 8004740:	693a      	ldr	r2, [r7, #16]
 8004742:	4313      	orrs	r3, r2
 8004744:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	699b      	ldr	r3, [r3, #24]
 800474a:	011b      	lsls	r3, r3, #4
 800474c:	693a      	ldr	r2, [r7, #16]
 800474e:	4313      	orrs	r3, r2
 8004750:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	693a      	ldr	r2, [r7, #16]
 8004756:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	68fa      	ldr	r2, [r7, #12]
 800475c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	685a      	ldr	r2, [r3, #4]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	697a      	ldr	r2, [r7, #20]
 800476a:	621a      	str	r2, [r3, #32]
}
 800476c:	bf00      	nop
 800476e:	371c      	adds	r7, #28
 8004770:	46bd      	mov	sp, r7
 8004772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004776:	4770      	bx	lr
 8004778:	40010000 	.word	0x40010000
 800477c:	40010400 	.word	0x40010400

08004780 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004780:	b480      	push	{r7}
 8004782:	b087      	sub	sp, #28
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
 8004788:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6a1b      	ldr	r3, [r3, #32]
 800478e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6a1b      	ldr	r3, [r3, #32]
 800479a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	69db      	ldr	r3, [r3, #28]
 80047a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80047ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	021b      	lsls	r3, r3, #8
 80047be:	68fa      	ldr	r2, [r7, #12]
 80047c0:	4313      	orrs	r3, r2
 80047c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80047c4:	693b      	ldr	r3, [r7, #16]
 80047c6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80047ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	689b      	ldr	r3, [r3, #8]
 80047d0:	031b      	lsls	r3, r3, #12
 80047d2:	693a      	ldr	r2, [r7, #16]
 80047d4:	4313      	orrs	r3, r2
 80047d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	4a12      	ldr	r2, [pc, #72]	; (8004824 <TIM_OC4_SetConfig+0xa4>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d003      	beq.n	80047e8 <TIM_OC4_SetConfig+0x68>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	4a11      	ldr	r2, [pc, #68]	; (8004828 <TIM_OC4_SetConfig+0xa8>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d109      	bne.n	80047fc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80047e8:	697b      	ldr	r3, [r7, #20]
 80047ea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80047ee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	695b      	ldr	r3, [r3, #20]
 80047f4:	019b      	lsls	r3, r3, #6
 80047f6:	697a      	ldr	r2, [r7, #20]
 80047f8:	4313      	orrs	r3, r2
 80047fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	697a      	ldr	r2, [r7, #20]
 8004800:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	68fa      	ldr	r2, [r7, #12]
 8004806:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	685a      	ldr	r2, [r3, #4]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	693a      	ldr	r2, [r7, #16]
 8004814:	621a      	str	r2, [r3, #32]
}
 8004816:	bf00      	nop
 8004818:	371c      	adds	r7, #28
 800481a:	46bd      	mov	sp, r7
 800481c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004820:	4770      	bx	lr
 8004822:	bf00      	nop
 8004824:	40010000 	.word	0x40010000
 8004828:	40010400 	.word	0x40010400

0800482c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800482c:	b480      	push	{r7}
 800482e:	b087      	sub	sp, #28
 8004830:	af00      	add	r7, sp, #0
 8004832:	60f8      	str	r0, [r7, #12]
 8004834:	60b9      	str	r1, [r7, #8]
 8004836:	607a      	str	r2, [r7, #4]
 8004838:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	6a1b      	ldr	r3, [r3, #32]
 800483e:	f023 0201 	bic.w	r2, r3, #1
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	699b      	ldr	r3, [r3, #24]
 800484a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	6a1b      	ldr	r3, [r3, #32]
 8004850:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	4a28      	ldr	r2, [pc, #160]	; (80048f8 <TIM_TI1_SetConfig+0xcc>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d01b      	beq.n	8004892 <TIM_TI1_SetConfig+0x66>
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004860:	d017      	beq.n	8004892 <TIM_TI1_SetConfig+0x66>
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	4a25      	ldr	r2, [pc, #148]	; (80048fc <TIM_TI1_SetConfig+0xd0>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d013      	beq.n	8004892 <TIM_TI1_SetConfig+0x66>
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	4a24      	ldr	r2, [pc, #144]	; (8004900 <TIM_TI1_SetConfig+0xd4>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d00f      	beq.n	8004892 <TIM_TI1_SetConfig+0x66>
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	4a23      	ldr	r2, [pc, #140]	; (8004904 <TIM_TI1_SetConfig+0xd8>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d00b      	beq.n	8004892 <TIM_TI1_SetConfig+0x66>
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	4a22      	ldr	r2, [pc, #136]	; (8004908 <TIM_TI1_SetConfig+0xdc>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d007      	beq.n	8004892 <TIM_TI1_SetConfig+0x66>
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	4a21      	ldr	r2, [pc, #132]	; (800490c <TIM_TI1_SetConfig+0xe0>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d003      	beq.n	8004892 <TIM_TI1_SetConfig+0x66>
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	4a20      	ldr	r2, [pc, #128]	; (8004910 <TIM_TI1_SetConfig+0xe4>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d101      	bne.n	8004896 <TIM_TI1_SetConfig+0x6a>
 8004892:	2301      	movs	r3, #1
 8004894:	e000      	b.n	8004898 <TIM_TI1_SetConfig+0x6c>
 8004896:	2300      	movs	r3, #0
 8004898:	2b00      	cmp	r3, #0
 800489a:	d008      	beq.n	80048ae <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800489c:	697b      	ldr	r3, [r7, #20]
 800489e:	f023 0303 	bic.w	r3, r3, #3
 80048a2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80048a4:	697a      	ldr	r2, [r7, #20]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	4313      	orrs	r3, r2
 80048aa:	617b      	str	r3, [r7, #20]
 80048ac:	e003      	b.n	80048b6 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	f043 0301 	orr.w	r3, r3, #1
 80048b4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80048b6:	697b      	ldr	r3, [r7, #20]
 80048b8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80048bc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	011b      	lsls	r3, r3, #4
 80048c2:	b2db      	uxtb	r3, r3
 80048c4:	697a      	ldr	r2, [r7, #20]
 80048c6:	4313      	orrs	r3, r2
 80048c8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	f023 030a 	bic.w	r3, r3, #10
 80048d0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80048d2:	68bb      	ldr	r3, [r7, #8]
 80048d4:	f003 030a 	and.w	r3, r3, #10
 80048d8:	693a      	ldr	r2, [r7, #16]
 80048da:	4313      	orrs	r3, r2
 80048dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	697a      	ldr	r2, [r7, #20]
 80048e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	693a      	ldr	r2, [r7, #16]
 80048e8:	621a      	str	r2, [r3, #32]
}
 80048ea:	bf00      	nop
 80048ec:	371c      	adds	r7, #28
 80048ee:	46bd      	mov	sp, r7
 80048f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f4:	4770      	bx	lr
 80048f6:	bf00      	nop
 80048f8:	40010000 	.word	0x40010000
 80048fc:	40000400 	.word	0x40000400
 8004900:	40000800 	.word	0x40000800
 8004904:	40000c00 	.word	0x40000c00
 8004908:	40010400 	.word	0x40010400
 800490c:	40014000 	.word	0x40014000
 8004910:	40001800 	.word	0x40001800

08004914 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004914:	b480      	push	{r7}
 8004916:	b087      	sub	sp, #28
 8004918:	af00      	add	r7, sp, #0
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	60b9      	str	r1, [r7, #8]
 800491e:	607a      	str	r2, [r7, #4]
 8004920:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	6a1b      	ldr	r3, [r3, #32]
 8004926:	f023 0210 	bic.w	r2, r3, #16
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	699b      	ldr	r3, [r3, #24]
 8004932:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	6a1b      	ldr	r3, [r3, #32]
 8004938:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800493a:	697b      	ldr	r3, [r7, #20]
 800493c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004940:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	021b      	lsls	r3, r3, #8
 8004946:	697a      	ldr	r2, [r7, #20]
 8004948:	4313      	orrs	r3, r2
 800494a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800494c:	697b      	ldr	r3, [r7, #20]
 800494e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004952:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	031b      	lsls	r3, r3, #12
 8004958:	b29b      	uxth	r3, r3
 800495a:	697a      	ldr	r2, [r7, #20]
 800495c:	4313      	orrs	r3, r2
 800495e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004960:	693b      	ldr	r3, [r7, #16]
 8004962:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004966:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	011b      	lsls	r3, r3, #4
 800496c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8004970:	693a      	ldr	r2, [r7, #16]
 8004972:	4313      	orrs	r3, r2
 8004974:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	697a      	ldr	r2, [r7, #20]
 800497a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	693a      	ldr	r2, [r7, #16]
 8004980:	621a      	str	r2, [r3, #32]
}
 8004982:	bf00      	nop
 8004984:	371c      	adds	r7, #28
 8004986:	46bd      	mov	sp, r7
 8004988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498c:	4770      	bx	lr

0800498e <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800498e:	b480      	push	{r7}
 8004990:	b087      	sub	sp, #28
 8004992:	af00      	add	r7, sp, #0
 8004994:	60f8      	str	r0, [r7, #12]
 8004996:	60b9      	str	r1, [r7, #8]
 8004998:	607a      	str	r2, [r7, #4]
 800499a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	6a1b      	ldr	r3, [r3, #32]
 80049a0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	69db      	ldr	r3, [r3, #28]
 80049ac:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	6a1b      	ldr	r3, [r3, #32]
 80049b2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80049b4:	697b      	ldr	r3, [r7, #20]
 80049b6:	f023 0303 	bic.w	r3, r3, #3
 80049ba:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80049bc:	697a      	ldr	r2, [r7, #20]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4313      	orrs	r3, r2
 80049c2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80049c4:	697b      	ldr	r3, [r7, #20]
 80049c6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80049ca:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	011b      	lsls	r3, r3, #4
 80049d0:	b2db      	uxtb	r3, r3
 80049d2:	697a      	ldr	r2, [r7, #20]
 80049d4:	4313      	orrs	r3, r2
 80049d6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80049d8:	693b      	ldr	r3, [r7, #16]
 80049da:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80049de:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	021b      	lsls	r3, r3, #8
 80049e4:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80049e8:	693a      	ldr	r2, [r7, #16]
 80049ea:	4313      	orrs	r3, r2
 80049ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	697a      	ldr	r2, [r7, #20]
 80049f2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	693a      	ldr	r2, [r7, #16]
 80049f8:	621a      	str	r2, [r3, #32]
}
 80049fa:	bf00      	nop
 80049fc:	371c      	adds	r7, #28
 80049fe:	46bd      	mov	sp, r7
 8004a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a04:	4770      	bx	lr

08004a06 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004a06:	b480      	push	{r7}
 8004a08:	b087      	sub	sp, #28
 8004a0a:	af00      	add	r7, sp, #0
 8004a0c:	60f8      	str	r0, [r7, #12]
 8004a0e:	60b9      	str	r1, [r7, #8]
 8004a10:	607a      	str	r2, [r7, #4]
 8004a12:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	6a1b      	ldr	r3, [r3, #32]
 8004a18:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	69db      	ldr	r3, [r3, #28]
 8004a24:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	6a1b      	ldr	r3, [r3, #32]
 8004a2a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a32:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	021b      	lsls	r3, r3, #8
 8004a38:	697a      	ldr	r2, [r7, #20]
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004a44:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	031b      	lsls	r3, r3, #12
 8004a4a:	b29b      	uxth	r3, r3
 8004a4c:	697a      	ldr	r2, [r7, #20]
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8004a58:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	031b      	lsls	r3, r3, #12
 8004a5e:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8004a62:	693a      	ldr	r2, [r7, #16]
 8004a64:	4313      	orrs	r3, r2
 8004a66:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	697a      	ldr	r2, [r7, #20]
 8004a6c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	693a      	ldr	r2, [r7, #16]
 8004a72:	621a      	str	r2, [r3, #32]
}
 8004a74:	bf00      	nop
 8004a76:	371c      	adds	r7, #28
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7e:	4770      	bx	lr

08004a80 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b085      	sub	sp, #20
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
 8004a88:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d101      	bne.n	8004a98 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004a94:	2302      	movs	r3, #2
 8004a96:	e032      	b.n	8004afe <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2201      	movs	r2, #1
 8004a9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2202      	movs	r2, #2
 8004aa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004abe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	68fa      	ldr	r2, [r7, #12]
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ad0:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	68ba      	ldr	r2, [r7, #8]
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	68fa      	ldr	r2, [r7, #12]
 8004ae2:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	68ba      	ldr	r2, [r7, #8]
 8004aea:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2201      	movs	r2, #1
 8004af0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2200      	movs	r2, #0
 8004af8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004afc:	2300      	movs	r3, #0
}
 8004afe:	4618      	mov	r0, r3
 8004b00:	3714      	adds	r7, #20
 8004b02:	46bd      	mov	sp, r7
 8004b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b08:	4770      	bx	lr

08004b0a <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004b0a:	b480      	push	{r7}
 8004b0c:	b083      	sub	sp, #12
 8004b0e:	af00      	add	r7, sp, #0
 8004b10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004b12:	bf00      	nop
 8004b14:	370c      	adds	r7, #12
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr

08004b1e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004b1e:	b480      	push	{r7}
 8004b20:	b083      	sub	sp, #12
 8004b22:	af00      	add	r7, sp, #0
 8004b24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004b26:	bf00      	nop
 8004b28:	370c      	adds	r7, #12
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b30:	4770      	bx	lr

08004b32 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b32:	b580      	push	{r7, lr}
 8004b34:	b082      	sub	sp, #8
 8004b36:	af00      	add	r7, sp, #0
 8004b38:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d101      	bne.n	8004b44 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b40:	2301      	movs	r3, #1
 8004b42:	e03f      	b.n	8004bc4 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004b4a:	b2db      	uxtb	r3, r3
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d106      	bne.n	8004b5e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2200      	movs	r2, #0
 8004b54:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b58:	6878      	ldr	r0, [r7, #4]
 8004b5a:	f00e ff91 	bl	8013a80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2224      	movs	r2, #36	; 0x24
 8004b62:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	68da      	ldr	r2, [r3, #12]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004b74:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f000 f828 	bl	8004bcc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	691a      	ldr	r2, [r3, #16]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004b8a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	695a      	ldr	r2, [r3, #20]
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004b9a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	68da      	ldr	r2, [r3, #12]
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004baa:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2220      	movs	r2, #32
 8004bb6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2220      	movs	r2, #32
 8004bbe:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004bc2:	2300      	movs	r3, #0
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	3708      	adds	r7, #8
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}

08004bcc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004bcc:	b5b0      	push	{r4, r5, r7, lr}
 8004bce:	b084      	sub	sp, #16
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	691b      	ldr	r3, [r3, #16]
 8004bda:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	68da      	ldr	r2, [r3, #12]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	430a      	orrs	r2, r1
 8004be8:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	689a      	ldr	r2, [r3, #8]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	691b      	ldr	r3, [r3, #16]
 8004bf2:	431a      	orrs	r2, r3
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	695b      	ldr	r3, [r3, #20]
 8004bf8:	431a      	orrs	r2, r3
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	69db      	ldr	r3, [r3, #28]
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	68db      	ldr	r3, [r3, #12]
 8004c08:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004c0c:	f023 030c 	bic.w	r3, r3, #12
 8004c10:	687a      	ldr	r2, [r7, #4]
 8004c12:	6812      	ldr	r2, [r2, #0]
 8004c14:	68f9      	ldr	r1, [r7, #12]
 8004c16:	430b      	orrs	r3, r1
 8004c18:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	695b      	ldr	r3, [r3, #20]
 8004c20:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	699a      	ldr	r2, [r3, #24]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	430a      	orrs	r2, r1
 8004c2e:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	69db      	ldr	r3, [r3, #28]
 8004c34:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c38:	f040 80e4 	bne.w	8004e04 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4aab      	ldr	r2, [pc, #684]	; (8004ef0 <UART_SetConfig+0x324>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d004      	beq.n	8004c50 <UART_SetConfig+0x84>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4aaa      	ldr	r2, [pc, #680]	; (8004ef4 <UART_SetConfig+0x328>)
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	d16c      	bne.n	8004d2a <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004c50:	f7ff f86a 	bl	8003d28 <HAL_RCC_GetPCLK2Freq>
 8004c54:	4602      	mov	r2, r0
 8004c56:	4613      	mov	r3, r2
 8004c58:	009b      	lsls	r3, r3, #2
 8004c5a:	4413      	add	r3, r2
 8004c5c:	009a      	lsls	r2, r3, #2
 8004c5e:	441a      	add	r2, r3
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	005b      	lsls	r3, r3, #1
 8004c66:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c6a:	4aa3      	ldr	r2, [pc, #652]	; (8004ef8 <UART_SetConfig+0x32c>)
 8004c6c:	fba2 2303 	umull	r2, r3, r2, r3
 8004c70:	095b      	lsrs	r3, r3, #5
 8004c72:	011c      	lsls	r4, r3, #4
 8004c74:	f7ff f858 	bl	8003d28 <HAL_RCC_GetPCLK2Freq>
 8004c78:	4602      	mov	r2, r0
 8004c7a:	4613      	mov	r3, r2
 8004c7c:	009b      	lsls	r3, r3, #2
 8004c7e:	4413      	add	r3, r2
 8004c80:	009a      	lsls	r2, r3, #2
 8004c82:	441a      	add	r2, r3
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	005b      	lsls	r3, r3, #1
 8004c8a:	fbb2 f5f3 	udiv	r5, r2, r3
 8004c8e:	f7ff f84b 	bl	8003d28 <HAL_RCC_GetPCLK2Freq>
 8004c92:	4602      	mov	r2, r0
 8004c94:	4613      	mov	r3, r2
 8004c96:	009b      	lsls	r3, r3, #2
 8004c98:	4413      	add	r3, r2
 8004c9a:	009a      	lsls	r2, r3, #2
 8004c9c:	441a      	add	r2, r3
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	005b      	lsls	r3, r3, #1
 8004ca4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ca8:	4a93      	ldr	r2, [pc, #588]	; (8004ef8 <UART_SetConfig+0x32c>)
 8004caa:	fba2 2303 	umull	r2, r3, r2, r3
 8004cae:	095b      	lsrs	r3, r3, #5
 8004cb0:	2264      	movs	r2, #100	; 0x64
 8004cb2:	fb02 f303 	mul.w	r3, r2, r3
 8004cb6:	1aeb      	subs	r3, r5, r3
 8004cb8:	00db      	lsls	r3, r3, #3
 8004cba:	3332      	adds	r3, #50	; 0x32
 8004cbc:	4a8e      	ldr	r2, [pc, #568]	; (8004ef8 <UART_SetConfig+0x32c>)
 8004cbe:	fba2 2303 	umull	r2, r3, r2, r3
 8004cc2:	095b      	lsrs	r3, r3, #5
 8004cc4:	005b      	lsls	r3, r3, #1
 8004cc6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004cca:	441c      	add	r4, r3
 8004ccc:	f7ff f82c 	bl	8003d28 <HAL_RCC_GetPCLK2Freq>
 8004cd0:	4602      	mov	r2, r0
 8004cd2:	4613      	mov	r3, r2
 8004cd4:	009b      	lsls	r3, r3, #2
 8004cd6:	4413      	add	r3, r2
 8004cd8:	009a      	lsls	r2, r3, #2
 8004cda:	441a      	add	r2, r3
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	005b      	lsls	r3, r3, #1
 8004ce2:	fbb2 f5f3 	udiv	r5, r2, r3
 8004ce6:	f7ff f81f 	bl	8003d28 <HAL_RCC_GetPCLK2Freq>
 8004cea:	4602      	mov	r2, r0
 8004cec:	4613      	mov	r3, r2
 8004cee:	009b      	lsls	r3, r3, #2
 8004cf0:	4413      	add	r3, r2
 8004cf2:	009a      	lsls	r2, r3, #2
 8004cf4:	441a      	add	r2, r3
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	005b      	lsls	r3, r3, #1
 8004cfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d00:	4a7d      	ldr	r2, [pc, #500]	; (8004ef8 <UART_SetConfig+0x32c>)
 8004d02:	fba2 2303 	umull	r2, r3, r2, r3
 8004d06:	095b      	lsrs	r3, r3, #5
 8004d08:	2264      	movs	r2, #100	; 0x64
 8004d0a:	fb02 f303 	mul.w	r3, r2, r3
 8004d0e:	1aeb      	subs	r3, r5, r3
 8004d10:	00db      	lsls	r3, r3, #3
 8004d12:	3332      	adds	r3, #50	; 0x32
 8004d14:	4a78      	ldr	r2, [pc, #480]	; (8004ef8 <UART_SetConfig+0x32c>)
 8004d16:	fba2 2303 	umull	r2, r3, r2, r3
 8004d1a:	095b      	lsrs	r3, r3, #5
 8004d1c:	f003 0207 	and.w	r2, r3, #7
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4422      	add	r2, r4
 8004d26:	609a      	str	r2, [r3, #8]
 8004d28:	e154      	b.n	8004fd4 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004d2a:	f7fe ffe9 	bl	8003d00 <HAL_RCC_GetPCLK1Freq>
 8004d2e:	4602      	mov	r2, r0
 8004d30:	4613      	mov	r3, r2
 8004d32:	009b      	lsls	r3, r3, #2
 8004d34:	4413      	add	r3, r2
 8004d36:	009a      	lsls	r2, r3, #2
 8004d38:	441a      	add	r2, r3
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	005b      	lsls	r3, r3, #1
 8004d40:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d44:	4a6c      	ldr	r2, [pc, #432]	; (8004ef8 <UART_SetConfig+0x32c>)
 8004d46:	fba2 2303 	umull	r2, r3, r2, r3
 8004d4a:	095b      	lsrs	r3, r3, #5
 8004d4c:	011c      	lsls	r4, r3, #4
 8004d4e:	f7fe ffd7 	bl	8003d00 <HAL_RCC_GetPCLK1Freq>
 8004d52:	4602      	mov	r2, r0
 8004d54:	4613      	mov	r3, r2
 8004d56:	009b      	lsls	r3, r3, #2
 8004d58:	4413      	add	r3, r2
 8004d5a:	009a      	lsls	r2, r3, #2
 8004d5c:	441a      	add	r2, r3
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	005b      	lsls	r3, r3, #1
 8004d64:	fbb2 f5f3 	udiv	r5, r2, r3
 8004d68:	f7fe ffca 	bl	8003d00 <HAL_RCC_GetPCLK1Freq>
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	4613      	mov	r3, r2
 8004d70:	009b      	lsls	r3, r3, #2
 8004d72:	4413      	add	r3, r2
 8004d74:	009a      	lsls	r2, r3, #2
 8004d76:	441a      	add	r2, r3
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	005b      	lsls	r3, r3, #1
 8004d7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d82:	4a5d      	ldr	r2, [pc, #372]	; (8004ef8 <UART_SetConfig+0x32c>)
 8004d84:	fba2 2303 	umull	r2, r3, r2, r3
 8004d88:	095b      	lsrs	r3, r3, #5
 8004d8a:	2264      	movs	r2, #100	; 0x64
 8004d8c:	fb02 f303 	mul.w	r3, r2, r3
 8004d90:	1aeb      	subs	r3, r5, r3
 8004d92:	00db      	lsls	r3, r3, #3
 8004d94:	3332      	adds	r3, #50	; 0x32
 8004d96:	4a58      	ldr	r2, [pc, #352]	; (8004ef8 <UART_SetConfig+0x32c>)
 8004d98:	fba2 2303 	umull	r2, r3, r2, r3
 8004d9c:	095b      	lsrs	r3, r3, #5
 8004d9e:	005b      	lsls	r3, r3, #1
 8004da0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004da4:	441c      	add	r4, r3
 8004da6:	f7fe ffab 	bl	8003d00 <HAL_RCC_GetPCLK1Freq>
 8004daa:	4602      	mov	r2, r0
 8004dac:	4613      	mov	r3, r2
 8004dae:	009b      	lsls	r3, r3, #2
 8004db0:	4413      	add	r3, r2
 8004db2:	009a      	lsls	r2, r3, #2
 8004db4:	441a      	add	r2, r3
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	005b      	lsls	r3, r3, #1
 8004dbc:	fbb2 f5f3 	udiv	r5, r2, r3
 8004dc0:	f7fe ff9e 	bl	8003d00 <HAL_RCC_GetPCLK1Freq>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	4613      	mov	r3, r2
 8004dc8:	009b      	lsls	r3, r3, #2
 8004dca:	4413      	add	r3, r2
 8004dcc:	009a      	lsls	r2, r3, #2
 8004dce:	441a      	add	r2, r3
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	005b      	lsls	r3, r3, #1
 8004dd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dda:	4a47      	ldr	r2, [pc, #284]	; (8004ef8 <UART_SetConfig+0x32c>)
 8004ddc:	fba2 2303 	umull	r2, r3, r2, r3
 8004de0:	095b      	lsrs	r3, r3, #5
 8004de2:	2264      	movs	r2, #100	; 0x64
 8004de4:	fb02 f303 	mul.w	r3, r2, r3
 8004de8:	1aeb      	subs	r3, r5, r3
 8004dea:	00db      	lsls	r3, r3, #3
 8004dec:	3332      	adds	r3, #50	; 0x32
 8004dee:	4a42      	ldr	r2, [pc, #264]	; (8004ef8 <UART_SetConfig+0x32c>)
 8004df0:	fba2 2303 	umull	r2, r3, r2, r3
 8004df4:	095b      	lsrs	r3, r3, #5
 8004df6:	f003 0207 	and.w	r2, r3, #7
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4422      	add	r2, r4
 8004e00:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8004e02:	e0e7      	b.n	8004fd4 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4a39      	ldr	r2, [pc, #228]	; (8004ef0 <UART_SetConfig+0x324>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d004      	beq.n	8004e18 <UART_SetConfig+0x24c>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a38      	ldr	r2, [pc, #224]	; (8004ef4 <UART_SetConfig+0x328>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d171      	bne.n	8004efc <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004e18:	f7fe ff86 	bl	8003d28 <HAL_RCC_GetPCLK2Freq>
 8004e1c:	4602      	mov	r2, r0
 8004e1e:	4613      	mov	r3, r2
 8004e20:	009b      	lsls	r3, r3, #2
 8004e22:	4413      	add	r3, r2
 8004e24:	009a      	lsls	r2, r3, #2
 8004e26:	441a      	add	r2, r3
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	009b      	lsls	r3, r3, #2
 8004e2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e32:	4a31      	ldr	r2, [pc, #196]	; (8004ef8 <UART_SetConfig+0x32c>)
 8004e34:	fba2 2303 	umull	r2, r3, r2, r3
 8004e38:	095b      	lsrs	r3, r3, #5
 8004e3a:	011c      	lsls	r4, r3, #4
 8004e3c:	f7fe ff74 	bl	8003d28 <HAL_RCC_GetPCLK2Freq>
 8004e40:	4602      	mov	r2, r0
 8004e42:	4613      	mov	r3, r2
 8004e44:	009b      	lsls	r3, r3, #2
 8004e46:	4413      	add	r3, r2
 8004e48:	009a      	lsls	r2, r3, #2
 8004e4a:	441a      	add	r2, r3
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	009b      	lsls	r3, r3, #2
 8004e52:	fbb2 f5f3 	udiv	r5, r2, r3
 8004e56:	f7fe ff67 	bl	8003d28 <HAL_RCC_GetPCLK2Freq>
 8004e5a:	4602      	mov	r2, r0
 8004e5c:	4613      	mov	r3, r2
 8004e5e:	009b      	lsls	r3, r3, #2
 8004e60:	4413      	add	r3, r2
 8004e62:	009a      	lsls	r2, r3, #2
 8004e64:	441a      	add	r2, r3
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	685b      	ldr	r3, [r3, #4]
 8004e6a:	009b      	lsls	r3, r3, #2
 8004e6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e70:	4a21      	ldr	r2, [pc, #132]	; (8004ef8 <UART_SetConfig+0x32c>)
 8004e72:	fba2 2303 	umull	r2, r3, r2, r3
 8004e76:	095b      	lsrs	r3, r3, #5
 8004e78:	2264      	movs	r2, #100	; 0x64
 8004e7a:	fb02 f303 	mul.w	r3, r2, r3
 8004e7e:	1aeb      	subs	r3, r5, r3
 8004e80:	011b      	lsls	r3, r3, #4
 8004e82:	3332      	adds	r3, #50	; 0x32
 8004e84:	4a1c      	ldr	r2, [pc, #112]	; (8004ef8 <UART_SetConfig+0x32c>)
 8004e86:	fba2 2303 	umull	r2, r3, r2, r3
 8004e8a:	095b      	lsrs	r3, r3, #5
 8004e8c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004e90:	441c      	add	r4, r3
 8004e92:	f7fe ff49 	bl	8003d28 <HAL_RCC_GetPCLK2Freq>
 8004e96:	4602      	mov	r2, r0
 8004e98:	4613      	mov	r3, r2
 8004e9a:	009b      	lsls	r3, r3, #2
 8004e9c:	4413      	add	r3, r2
 8004e9e:	009a      	lsls	r2, r3, #2
 8004ea0:	441a      	add	r2, r3
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	009b      	lsls	r3, r3, #2
 8004ea8:	fbb2 f5f3 	udiv	r5, r2, r3
 8004eac:	f7fe ff3c 	bl	8003d28 <HAL_RCC_GetPCLK2Freq>
 8004eb0:	4602      	mov	r2, r0
 8004eb2:	4613      	mov	r3, r2
 8004eb4:	009b      	lsls	r3, r3, #2
 8004eb6:	4413      	add	r3, r2
 8004eb8:	009a      	lsls	r2, r3, #2
 8004eba:	441a      	add	r2, r3
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	009b      	lsls	r3, r3, #2
 8004ec2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ec6:	4a0c      	ldr	r2, [pc, #48]	; (8004ef8 <UART_SetConfig+0x32c>)
 8004ec8:	fba2 2303 	umull	r2, r3, r2, r3
 8004ecc:	095b      	lsrs	r3, r3, #5
 8004ece:	2264      	movs	r2, #100	; 0x64
 8004ed0:	fb02 f303 	mul.w	r3, r2, r3
 8004ed4:	1aeb      	subs	r3, r5, r3
 8004ed6:	011b      	lsls	r3, r3, #4
 8004ed8:	3332      	adds	r3, #50	; 0x32
 8004eda:	4a07      	ldr	r2, [pc, #28]	; (8004ef8 <UART_SetConfig+0x32c>)
 8004edc:	fba2 2303 	umull	r2, r3, r2, r3
 8004ee0:	095b      	lsrs	r3, r3, #5
 8004ee2:	f003 020f 	and.w	r2, r3, #15
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4422      	add	r2, r4
 8004eec:	609a      	str	r2, [r3, #8]
 8004eee:	e071      	b.n	8004fd4 <UART_SetConfig+0x408>
 8004ef0:	40011000 	.word	0x40011000
 8004ef4:	40011400 	.word	0x40011400
 8004ef8:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004efc:	f7fe ff00 	bl	8003d00 <HAL_RCC_GetPCLK1Freq>
 8004f00:	4602      	mov	r2, r0
 8004f02:	4613      	mov	r3, r2
 8004f04:	009b      	lsls	r3, r3, #2
 8004f06:	4413      	add	r3, r2
 8004f08:	009a      	lsls	r2, r3, #2
 8004f0a:	441a      	add	r2, r3
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	685b      	ldr	r3, [r3, #4]
 8004f10:	009b      	lsls	r3, r3, #2
 8004f12:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f16:	4a31      	ldr	r2, [pc, #196]	; (8004fdc <UART_SetConfig+0x410>)
 8004f18:	fba2 2303 	umull	r2, r3, r2, r3
 8004f1c:	095b      	lsrs	r3, r3, #5
 8004f1e:	011c      	lsls	r4, r3, #4
 8004f20:	f7fe feee 	bl	8003d00 <HAL_RCC_GetPCLK1Freq>
 8004f24:	4602      	mov	r2, r0
 8004f26:	4613      	mov	r3, r2
 8004f28:	009b      	lsls	r3, r3, #2
 8004f2a:	4413      	add	r3, r2
 8004f2c:	009a      	lsls	r2, r3, #2
 8004f2e:	441a      	add	r2, r3
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	009b      	lsls	r3, r3, #2
 8004f36:	fbb2 f5f3 	udiv	r5, r2, r3
 8004f3a:	f7fe fee1 	bl	8003d00 <HAL_RCC_GetPCLK1Freq>
 8004f3e:	4602      	mov	r2, r0
 8004f40:	4613      	mov	r3, r2
 8004f42:	009b      	lsls	r3, r3, #2
 8004f44:	4413      	add	r3, r2
 8004f46:	009a      	lsls	r2, r3, #2
 8004f48:	441a      	add	r2, r3
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	009b      	lsls	r3, r3, #2
 8004f50:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f54:	4a21      	ldr	r2, [pc, #132]	; (8004fdc <UART_SetConfig+0x410>)
 8004f56:	fba2 2303 	umull	r2, r3, r2, r3
 8004f5a:	095b      	lsrs	r3, r3, #5
 8004f5c:	2264      	movs	r2, #100	; 0x64
 8004f5e:	fb02 f303 	mul.w	r3, r2, r3
 8004f62:	1aeb      	subs	r3, r5, r3
 8004f64:	011b      	lsls	r3, r3, #4
 8004f66:	3332      	adds	r3, #50	; 0x32
 8004f68:	4a1c      	ldr	r2, [pc, #112]	; (8004fdc <UART_SetConfig+0x410>)
 8004f6a:	fba2 2303 	umull	r2, r3, r2, r3
 8004f6e:	095b      	lsrs	r3, r3, #5
 8004f70:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004f74:	441c      	add	r4, r3
 8004f76:	f7fe fec3 	bl	8003d00 <HAL_RCC_GetPCLK1Freq>
 8004f7a:	4602      	mov	r2, r0
 8004f7c:	4613      	mov	r3, r2
 8004f7e:	009b      	lsls	r3, r3, #2
 8004f80:	4413      	add	r3, r2
 8004f82:	009a      	lsls	r2, r3, #2
 8004f84:	441a      	add	r2, r3
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	009b      	lsls	r3, r3, #2
 8004f8c:	fbb2 f5f3 	udiv	r5, r2, r3
 8004f90:	f7fe feb6 	bl	8003d00 <HAL_RCC_GetPCLK1Freq>
 8004f94:	4602      	mov	r2, r0
 8004f96:	4613      	mov	r3, r2
 8004f98:	009b      	lsls	r3, r3, #2
 8004f9a:	4413      	add	r3, r2
 8004f9c:	009a      	lsls	r2, r3, #2
 8004f9e:	441a      	add	r2, r3
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	009b      	lsls	r3, r3, #2
 8004fa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004faa:	4a0c      	ldr	r2, [pc, #48]	; (8004fdc <UART_SetConfig+0x410>)
 8004fac:	fba2 2303 	umull	r2, r3, r2, r3
 8004fb0:	095b      	lsrs	r3, r3, #5
 8004fb2:	2264      	movs	r2, #100	; 0x64
 8004fb4:	fb02 f303 	mul.w	r3, r2, r3
 8004fb8:	1aeb      	subs	r3, r5, r3
 8004fba:	011b      	lsls	r3, r3, #4
 8004fbc:	3332      	adds	r3, #50	; 0x32
 8004fbe:	4a07      	ldr	r2, [pc, #28]	; (8004fdc <UART_SetConfig+0x410>)
 8004fc0:	fba2 2303 	umull	r2, r3, r2, r3
 8004fc4:	095b      	lsrs	r3, r3, #5
 8004fc6:	f003 020f 	and.w	r2, r3, #15
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	4422      	add	r2, r4
 8004fd0:	609a      	str	r2, [r3, #8]
}
 8004fd2:	e7ff      	b.n	8004fd4 <UART_SetConfig+0x408>
 8004fd4:	bf00      	nop
 8004fd6:	3710      	adds	r7, #16
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bdb0      	pop	{r4, r5, r7, pc}
 8004fdc:	51eb851f 	.word	0x51eb851f

08004fe0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004fe0:	b084      	sub	sp, #16
 8004fe2:	b580      	push	{r7, lr}
 8004fe4:	b084      	sub	sp, #16
 8004fe6:	af00      	add	r7, sp, #0
 8004fe8:	6078      	str	r0, [r7, #4]
 8004fea:	f107 001c 	add.w	r0, r7, #28
 8004fee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004ff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ff4:	2b01      	cmp	r3, #1
 8004ff6:	d122      	bne.n	800503e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ffc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	68db      	ldr	r3, [r3, #12]
 8005008:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800500c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005010:	687a      	ldr	r2, [r7, #4]
 8005012:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	68db      	ldr	r3, [r3, #12]
 8005018:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005020:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005022:	2b01      	cmp	r3, #1
 8005024:	d105      	bne.n	8005032 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	68db      	ldr	r3, [r3, #12]
 800502a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8005032:	6878      	ldr	r0, [r7, #4]
 8005034:	f001 fa7c 	bl	8006530 <USB_CoreReset>
 8005038:	4603      	mov	r3, r0
 800503a:	73fb      	strb	r3, [r7, #15]
 800503c:	e01a      	b.n	8005074 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	68db      	ldr	r3, [r3, #12]
 8005042:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800504a:	6878      	ldr	r0, [r7, #4]
 800504c:	f001 fa70 	bl	8006530 <USB_CoreReset>
 8005050:	4603      	mov	r3, r0
 8005052:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005054:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005056:	2b00      	cmp	r3, #0
 8005058:	d106      	bne.n	8005068 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800505e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	639a      	str	r2, [r3, #56]	; 0x38
 8005066:	e005      	b.n	8005074 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800506c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005074:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005076:	2b01      	cmp	r3, #1
 8005078:	d10b      	bne.n	8005092 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	689b      	ldr	r3, [r3, #8]
 800507e:	f043 0206 	orr.w	r2, r3, #6
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	689b      	ldr	r3, [r3, #8]
 800508a:	f043 0220 	orr.w	r2, r3, #32
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005092:	7bfb      	ldrb	r3, [r7, #15]
}
 8005094:	4618      	mov	r0, r3
 8005096:	3710      	adds	r7, #16
 8005098:	46bd      	mov	sp, r7
 800509a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800509e:	b004      	add	sp, #16
 80050a0:	4770      	bx	lr
	...

080050a4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80050a4:	b480      	push	{r7}
 80050a6:	b087      	sub	sp, #28
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	60f8      	str	r0, [r7, #12]
 80050ac:	60b9      	str	r1, [r7, #8]
 80050ae:	4613      	mov	r3, r2
 80050b0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80050b2:	79fb      	ldrb	r3, [r7, #7]
 80050b4:	2b02      	cmp	r3, #2
 80050b6:	d165      	bne.n	8005184 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80050b8:	68bb      	ldr	r3, [r7, #8]
 80050ba:	4a41      	ldr	r2, [pc, #260]	; (80051c0 <USB_SetTurnaroundTime+0x11c>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d906      	bls.n	80050ce <USB_SetTurnaroundTime+0x2a>
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	4a40      	ldr	r2, [pc, #256]	; (80051c4 <USB_SetTurnaroundTime+0x120>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d802      	bhi.n	80050ce <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80050c8:	230f      	movs	r3, #15
 80050ca:	617b      	str	r3, [r7, #20]
 80050cc:	e062      	b.n	8005194 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	4a3c      	ldr	r2, [pc, #240]	; (80051c4 <USB_SetTurnaroundTime+0x120>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d906      	bls.n	80050e4 <USB_SetTurnaroundTime+0x40>
 80050d6:	68bb      	ldr	r3, [r7, #8]
 80050d8:	4a3b      	ldr	r2, [pc, #236]	; (80051c8 <USB_SetTurnaroundTime+0x124>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d802      	bhi.n	80050e4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80050de:	230e      	movs	r3, #14
 80050e0:	617b      	str	r3, [r7, #20]
 80050e2:	e057      	b.n	8005194 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	4a38      	ldr	r2, [pc, #224]	; (80051c8 <USB_SetTurnaroundTime+0x124>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d906      	bls.n	80050fa <USB_SetTurnaroundTime+0x56>
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	4a37      	ldr	r2, [pc, #220]	; (80051cc <USB_SetTurnaroundTime+0x128>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d802      	bhi.n	80050fa <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80050f4:	230d      	movs	r3, #13
 80050f6:	617b      	str	r3, [r7, #20]
 80050f8:	e04c      	b.n	8005194 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80050fa:	68bb      	ldr	r3, [r7, #8]
 80050fc:	4a33      	ldr	r2, [pc, #204]	; (80051cc <USB_SetTurnaroundTime+0x128>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d906      	bls.n	8005110 <USB_SetTurnaroundTime+0x6c>
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	4a32      	ldr	r2, [pc, #200]	; (80051d0 <USB_SetTurnaroundTime+0x12c>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d802      	bhi.n	8005110 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800510a:	230c      	movs	r3, #12
 800510c:	617b      	str	r3, [r7, #20]
 800510e:	e041      	b.n	8005194 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	4a2f      	ldr	r2, [pc, #188]	; (80051d0 <USB_SetTurnaroundTime+0x12c>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d906      	bls.n	8005126 <USB_SetTurnaroundTime+0x82>
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	4a2e      	ldr	r2, [pc, #184]	; (80051d4 <USB_SetTurnaroundTime+0x130>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d802      	bhi.n	8005126 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005120:	230b      	movs	r3, #11
 8005122:	617b      	str	r3, [r7, #20]
 8005124:	e036      	b.n	8005194 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	4a2a      	ldr	r2, [pc, #168]	; (80051d4 <USB_SetTurnaroundTime+0x130>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d906      	bls.n	800513c <USB_SetTurnaroundTime+0x98>
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	4a29      	ldr	r2, [pc, #164]	; (80051d8 <USB_SetTurnaroundTime+0x134>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d802      	bhi.n	800513c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005136:	230a      	movs	r3, #10
 8005138:	617b      	str	r3, [r7, #20]
 800513a:	e02b      	b.n	8005194 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	4a26      	ldr	r2, [pc, #152]	; (80051d8 <USB_SetTurnaroundTime+0x134>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d906      	bls.n	8005152 <USB_SetTurnaroundTime+0xae>
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	4a25      	ldr	r2, [pc, #148]	; (80051dc <USB_SetTurnaroundTime+0x138>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d802      	bhi.n	8005152 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800514c:	2309      	movs	r3, #9
 800514e:	617b      	str	r3, [r7, #20]
 8005150:	e020      	b.n	8005194 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	4a21      	ldr	r2, [pc, #132]	; (80051dc <USB_SetTurnaroundTime+0x138>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d906      	bls.n	8005168 <USB_SetTurnaroundTime+0xc4>
 800515a:	68bb      	ldr	r3, [r7, #8]
 800515c:	4a20      	ldr	r2, [pc, #128]	; (80051e0 <USB_SetTurnaroundTime+0x13c>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d802      	bhi.n	8005168 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005162:	2308      	movs	r3, #8
 8005164:	617b      	str	r3, [r7, #20]
 8005166:	e015      	b.n	8005194 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	4a1d      	ldr	r2, [pc, #116]	; (80051e0 <USB_SetTurnaroundTime+0x13c>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d906      	bls.n	800517e <USB_SetTurnaroundTime+0xda>
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	4a1c      	ldr	r2, [pc, #112]	; (80051e4 <USB_SetTurnaroundTime+0x140>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d802      	bhi.n	800517e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005178:	2307      	movs	r3, #7
 800517a:	617b      	str	r3, [r7, #20]
 800517c:	e00a      	b.n	8005194 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800517e:	2306      	movs	r3, #6
 8005180:	617b      	str	r3, [r7, #20]
 8005182:	e007      	b.n	8005194 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005184:	79fb      	ldrb	r3, [r7, #7]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d102      	bne.n	8005190 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800518a:	2309      	movs	r3, #9
 800518c:	617b      	str	r3, [r7, #20]
 800518e:	e001      	b.n	8005194 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005190:	2309      	movs	r3, #9
 8005192:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	68db      	ldr	r3, [r3, #12]
 8005198:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	68da      	ldr	r2, [r3, #12]
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	029b      	lsls	r3, r3, #10
 80051a8:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80051ac:	431a      	orrs	r2, r3
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80051b2:	2300      	movs	r3, #0
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	371c      	adds	r7, #28
 80051b8:	46bd      	mov	sp, r7
 80051ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051be:	4770      	bx	lr
 80051c0:	00d8acbf 	.word	0x00d8acbf
 80051c4:	00e4e1bf 	.word	0x00e4e1bf
 80051c8:	00f423ff 	.word	0x00f423ff
 80051cc:	0106737f 	.word	0x0106737f
 80051d0:	011a499f 	.word	0x011a499f
 80051d4:	01312cff 	.word	0x01312cff
 80051d8:	014ca43f 	.word	0x014ca43f
 80051dc:	016e35ff 	.word	0x016e35ff
 80051e0:	01a6ab1f 	.word	0x01a6ab1f
 80051e4:	01e847ff 	.word	0x01e847ff

080051e8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b083      	sub	sp, #12
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	689b      	ldr	r3, [r3, #8]
 80051f4:	f043 0201 	orr.w	r2, r3, #1
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80051fc:	2300      	movs	r3, #0
}
 80051fe:	4618      	mov	r0, r3
 8005200:	370c      	adds	r7, #12
 8005202:	46bd      	mov	sp, r7
 8005204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005208:	4770      	bx	lr

0800520a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800520a:	b480      	push	{r7}
 800520c:	b083      	sub	sp, #12
 800520e:	af00      	add	r7, sp, #0
 8005210:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	689b      	ldr	r3, [r3, #8]
 8005216:	f023 0201 	bic.w	r2, r3, #1
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800521e:	2300      	movs	r3, #0
}
 8005220:	4618      	mov	r0, r3
 8005222:	370c      	adds	r7, #12
 8005224:	46bd      	mov	sp, r7
 8005226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522a:	4770      	bx	lr

0800522c <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b082      	sub	sp, #8
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
 8005234:	460b      	mov	r3, r1
 8005236:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	68db      	ldr	r3, [r3, #12]
 800523c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005244:	78fb      	ldrb	r3, [r7, #3]
 8005246:	2b01      	cmp	r3, #1
 8005248:	d106      	bne.n	8005258 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	68db      	ldr	r3, [r3, #12]
 800524e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	60da      	str	r2, [r3, #12]
 8005256:	e00b      	b.n	8005270 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8005258:	78fb      	ldrb	r3, [r7, #3]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d106      	bne.n	800526c <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	68db      	ldr	r3, [r3, #12]
 8005262:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	60da      	str	r2, [r3, #12]
 800526a:	e001      	b.n	8005270 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800526c:	2301      	movs	r3, #1
 800526e:	e003      	b.n	8005278 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8005270:	2032      	movs	r0, #50	; 0x32
 8005272:	f7fb fc07 	bl	8000a84 <HAL_Delay>

  return HAL_OK;
 8005276:	2300      	movs	r3, #0
}
 8005278:	4618      	mov	r0, r3
 800527a:	3708      	adds	r7, #8
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}

08005280 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005280:	b084      	sub	sp, #16
 8005282:	b580      	push	{r7, lr}
 8005284:	b086      	sub	sp, #24
 8005286:	af00      	add	r7, sp, #0
 8005288:	6078      	str	r0, [r7, #4]
 800528a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800528e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005292:	2300      	movs	r3, #0
 8005294:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800529a:	2300      	movs	r3, #0
 800529c:	613b      	str	r3, [r7, #16]
 800529e:	e009      	b.n	80052b4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80052a0:	687a      	ldr	r2, [r7, #4]
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	3340      	adds	r3, #64	; 0x40
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	4413      	add	r3, r2
 80052aa:	2200      	movs	r2, #0
 80052ac:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	3301      	adds	r3, #1
 80052b2:	613b      	str	r3, [r7, #16]
 80052b4:	693b      	ldr	r3, [r7, #16]
 80052b6:	2b0e      	cmp	r3, #14
 80052b8:	d9f2      	bls.n	80052a0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80052ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d112      	bne.n	80052e6 <USB_DevInit+0x66>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052c4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052d0:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052dc:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	639a      	str	r2, [r3, #56]	; 0x38
 80052e4:	e00b      	b.n	80052fe <USB_DevInit+0x7e>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GOTGCTL &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	601a      	str	r2, [r3, #0]
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052f6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005304:	461a      	mov	r2, r3
 8005306:	2300      	movs	r3, #0
 8005308:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005310:	4619      	mov	r1, r3
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005318:	461a      	mov	r2, r3
 800531a:	680b      	ldr	r3, [r1, #0]
 800531c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800531e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005320:	2b01      	cmp	r3, #1
 8005322:	d10c      	bne.n	800533e <USB_DevInit+0xbe>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005326:	2b00      	cmp	r3, #0
 8005328:	d104      	bne.n	8005334 <USB_DevInit+0xb4>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800532a:	2100      	movs	r1, #0
 800532c:	6878      	ldr	r0, [r7, #4]
 800532e:	f000 f961 	bl	80055f4 <USB_SetDevSpeed>
 8005332:	e008      	b.n	8005346 <USB_DevInit+0xc6>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005334:	2101      	movs	r1, #1
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f000 f95c 	bl	80055f4 <USB_SetDevSpeed>
 800533c:	e003      	b.n	8005346 <USB_DevInit+0xc6>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800533e:	2103      	movs	r1, #3
 8005340:	6878      	ldr	r0, [r7, #4]
 8005342:	f000 f957 	bl	80055f4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005346:	2110      	movs	r1, #16
 8005348:	6878      	ldr	r0, [r7, #4]
 800534a:	f000 f90b 	bl	8005564 <USB_FlushTxFifo>
 800534e:	4603      	mov	r3, r0
 8005350:	2b00      	cmp	r3, #0
 8005352:	d001      	beq.n	8005358 <USB_DevInit+0xd8>
  {
    ret = HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005358:	6878      	ldr	r0, [r7, #4]
 800535a:	f000 f929 	bl	80055b0 <USB_FlushRxFifo>
 800535e:	4603      	mov	r3, r0
 8005360:	2b00      	cmp	r3, #0
 8005362:	d001      	beq.n	8005368 <USB_DevInit+0xe8>
  {
    ret = HAL_ERROR;
 8005364:	2301      	movs	r3, #1
 8005366:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800536e:	461a      	mov	r2, r3
 8005370:	2300      	movs	r3, #0
 8005372:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800537a:	461a      	mov	r2, r3
 800537c:	2300      	movs	r3, #0
 800537e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005386:	461a      	mov	r2, r3
 8005388:	2300      	movs	r3, #0
 800538a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800538c:	2300      	movs	r3, #0
 800538e:	613b      	str	r3, [r7, #16]
 8005390:	e043      	b.n	800541a <USB_DevInit+0x19a>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005392:	693b      	ldr	r3, [r7, #16]
 8005394:	015a      	lsls	r2, r3, #5
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	4413      	add	r3, r2
 800539a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80053a4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80053a8:	d118      	bne.n	80053dc <USB_DevInit+0x15c>
    {
      if (i == 0U)
 80053aa:	693b      	ldr	r3, [r7, #16]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d10a      	bne.n	80053c6 <USB_DevInit+0x146>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80053b0:	693b      	ldr	r3, [r7, #16]
 80053b2:	015a      	lsls	r2, r3, #5
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	4413      	add	r3, r2
 80053b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80053bc:	461a      	mov	r2, r3
 80053be:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80053c2:	6013      	str	r3, [r2, #0]
 80053c4:	e013      	b.n	80053ee <USB_DevInit+0x16e>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	015a      	lsls	r2, r3, #5
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	4413      	add	r3, r2
 80053ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80053d2:	461a      	mov	r2, r3
 80053d4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80053d8:	6013      	str	r3, [r2, #0]
 80053da:	e008      	b.n	80053ee <USB_DevInit+0x16e>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	015a      	lsls	r2, r3, #5
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	4413      	add	r3, r2
 80053e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80053e8:	461a      	mov	r2, r3
 80053ea:	2300      	movs	r3, #0
 80053ec:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80053ee:	693b      	ldr	r3, [r7, #16]
 80053f0:	015a      	lsls	r2, r3, #5
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	4413      	add	r3, r2
 80053f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80053fa:	461a      	mov	r2, r3
 80053fc:	2300      	movs	r3, #0
 80053fe:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005400:	693b      	ldr	r3, [r7, #16]
 8005402:	015a      	lsls	r2, r3, #5
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	4413      	add	r3, r2
 8005408:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800540c:	461a      	mov	r2, r3
 800540e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005412:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005414:	693b      	ldr	r3, [r7, #16]
 8005416:	3301      	adds	r3, #1
 8005418:	613b      	str	r3, [r7, #16]
 800541a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800541c:	693a      	ldr	r2, [r7, #16]
 800541e:	429a      	cmp	r2, r3
 8005420:	d3b7      	bcc.n	8005392 <USB_DevInit+0x112>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005422:	2300      	movs	r3, #0
 8005424:	613b      	str	r3, [r7, #16]
 8005426:	e043      	b.n	80054b0 <USB_DevInit+0x230>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	015a      	lsls	r2, r3, #5
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	4413      	add	r3, r2
 8005430:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800543a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800543e:	d118      	bne.n	8005472 <USB_DevInit+0x1f2>
    {
      if (i == 0U)
 8005440:	693b      	ldr	r3, [r7, #16]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d10a      	bne.n	800545c <USB_DevInit+0x1dc>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	015a      	lsls	r2, r3, #5
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	4413      	add	r3, r2
 800544e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005452:	461a      	mov	r2, r3
 8005454:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005458:	6013      	str	r3, [r2, #0]
 800545a:	e013      	b.n	8005484 <USB_DevInit+0x204>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800545c:	693b      	ldr	r3, [r7, #16]
 800545e:	015a      	lsls	r2, r3, #5
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	4413      	add	r3, r2
 8005464:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005468:	461a      	mov	r2, r3
 800546a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800546e:	6013      	str	r3, [r2, #0]
 8005470:	e008      	b.n	8005484 <USB_DevInit+0x204>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005472:	693b      	ldr	r3, [r7, #16]
 8005474:	015a      	lsls	r2, r3, #5
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	4413      	add	r3, r2
 800547a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800547e:	461a      	mov	r2, r3
 8005480:	2300      	movs	r3, #0
 8005482:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	015a      	lsls	r2, r3, #5
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	4413      	add	r3, r2
 800548c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005490:	461a      	mov	r2, r3
 8005492:	2300      	movs	r3, #0
 8005494:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	015a      	lsls	r2, r3, #5
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	4413      	add	r3, r2
 800549e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80054a2:	461a      	mov	r2, r3
 80054a4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80054a8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80054aa:	693b      	ldr	r3, [r7, #16]
 80054ac:	3301      	adds	r3, #1
 80054ae:	613b      	str	r3, [r7, #16]
 80054b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054b2:	693a      	ldr	r2, [r7, #16]
 80054b4:	429a      	cmp	r2, r3
 80054b6:	d3b7      	bcc.n	8005428 <USB_DevInit+0x1a8>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80054be:	691b      	ldr	r3, [r3, #16]
 80054c0:	68fa      	ldr	r2, [r7, #12]
 80054c2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80054c6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80054ca:	6113      	str	r3, [r2, #16]

  if (cfg.dma_enable == 1U)
 80054cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054ce:	2b01      	cmp	r3, #1
 80054d0:	d111      	bne.n	80054f6 <USB_DevInit+0x276>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80054d8:	461a      	mov	r2, r3
 80054da:	4b20      	ldr	r3, [pc, #128]	; (800555c <USB_DevInit+0x2dc>)
 80054dc:	6313      	str	r3, [r2, #48]	; 0x30
                           USB_OTG_DTHRCTL_RXTHRLEN_6;

    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80054e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054e6:	68fa      	ldr	r2, [r7, #12]
 80054e8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80054ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80054f0:	f043 0303 	orr.w	r3, r3, #3
 80054f4:	6313      	str	r3, [r2, #48]	; 0x30
                            USB_OTG_DTHRCTL_ISOTHREN |
                            USB_OTG_DTHRCTL_NONISOTHREN;
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2200      	movs	r2, #0
 80054fa:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8005502:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005506:	2b00      	cmp	r3, #0
 8005508:	d105      	bne.n	8005516 <USB_DevInit+0x296>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	699b      	ldr	r3, [r3, #24]
 800550e:	f043 0210 	orr.w	r2, r3, #16
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	699a      	ldr	r2, [r3, #24]
 800551a:	4b11      	ldr	r3, [pc, #68]	; (8005560 <USB_DevInit+0x2e0>)
 800551c:	4313      	orrs	r3, r2
 800551e:	687a      	ldr	r2, [r7, #4]
 8005520:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005522:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005524:	2b00      	cmp	r3, #0
 8005526:	d005      	beq.n	8005534 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	699b      	ldr	r3, [r3, #24]
 800552c:	f043 0208 	orr.w	r2, r3, #8
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005534:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005536:	2b01      	cmp	r3, #1
 8005538:	d107      	bne.n	800554a <USB_DevInit+0x2ca>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	699b      	ldr	r3, [r3, #24]
 800553e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005542:	f043 0304 	orr.w	r3, r3, #4
 8005546:	687a      	ldr	r2, [r7, #4]
 8005548:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800554a:	7dfb      	ldrb	r3, [r7, #23]
}
 800554c:	4618      	mov	r0, r3
 800554e:	3718      	adds	r7, #24
 8005550:	46bd      	mov	sp, r7
 8005552:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005556:	b004      	add	sp, #16
 8005558:	4770      	bx	lr
 800555a:	bf00      	nop
 800555c:	00800100 	.word	0x00800100
 8005560:	803c3800 	.word	0x803c3800

08005564 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005564:	b480      	push	{r7}
 8005566:	b085      	sub	sp, #20
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
 800556c:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800556e:	2300      	movs	r3, #0
 8005570:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	019b      	lsls	r3, r3, #6
 8005576:	f043 0220 	orr.w	r2, r3, #32
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	3301      	adds	r3, #1
 8005582:	60fb      	str	r3, [r7, #12]
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	4a09      	ldr	r2, [pc, #36]	; (80055ac <USB_FlushTxFifo+0x48>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d901      	bls.n	8005590 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800558c:	2303      	movs	r3, #3
 800558e:	e006      	b.n	800559e <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	691b      	ldr	r3, [r3, #16]
 8005594:	f003 0320 	and.w	r3, r3, #32
 8005598:	2b20      	cmp	r3, #32
 800559a:	d0f0      	beq.n	800557e <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800559c:	2300      	movs	r3, #0
}
 800559e:	4618      	mov	r0, r3
 80055a0:	3714      	adds	r7, #20
 80055a2:	46bd      	mov	sp, r7
 80055a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a8:	4770      	bx	lr
 80055aa:	bf00      	nop
 80055ac:	00030d40 	.word	0x00030d40

080055b0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80055b0:	b480      	push	{r7}
 80055b2:	b085      	sub	sp, #20
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80055b8:	2300      	movs	r3, #0
 80055ba:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2210      	movs	r2, #16
 80055c0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	3301      	adds	r3, #1
 80055c6:	60fb      	str	r3, [r7, #12]
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	4a09      	ldr	r2, [pc, #36]	; (80055f0 <USB_FlushRxFifo+0x40>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d901      	bls.n	80055d4 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80055d0:	2303      	movs	r3, #3
 80055d2:	e006      	b.n	80055e2 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	691b      	ldr	r3, [r3, #16]
 80055d8:	f003 0310 	and.w	r3, r3, #16
 80055dc:	2b10      	cmp	r3, #16
 80055de:	d0f0      	beq.n	80055c2 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80055e0:	2300      	movs	r3, #0
}
 80055e2:	4618      	mov	r0, r3
 80055e4:	3714      	adds	r7, #20
 80055e6:	46bd      	mov	sp, r7
 80055e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ec:	4770      	bx	lr
 80055ee:	bf00      	nop
 80055f0:	00030d40 	.word	0x00030d40

080055f4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80055f4:	b480      	push	{r7}
 80055f6:	b085      	sub	sp, #20
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
 80055fc:	460b      	mov	r3, r1
 80055fe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800560a:	681a      	ldr	r2, [r3, #0]
 800560c:	78fb      	ldrb	r3, [r7, #3]
 800560e:	68f9      	ldr	r1, [r7, #12]
 8005610:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005614:	4313      	orrs	r3, r2
 8005616:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005618:	2300      	movs	r3, #0
}
 800561a:	4618      	mov	r0, r3
 800561c:	3714      	adds	r7, #20
 800561e:	46bd      	mov	sp, r7
 8005620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005624:	4770      	bx	lr

08005626 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8005626:	b480      	push	{r7}
 8005628:	b087      	sub	sp, #28
 800562a:	af00      	add	r7, sp, #0
 800562c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005632:	693b      	ldr	r3, [r7, #16]
 8005634:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005638:	689b      	ldr	r3, [r3, #8]
 800563a:	f003 0306 	and.w	r3, r3, #6
 800563e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d102      	bne.n	800564c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8005646:	2300      	movs	r3, #0
 8005648:	75fb      	strb	r3, [r7, #23]
 800564a:	e00a      	b.n	8005662 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	2b02      	cmp	r3, #2
 8005650:	d002      	beq.n	8005658 <USB_GetDevSpeed+0x32>
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	2b06      	cmp	r3, #6
 8005656:	d102      	bne.n	800565e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005658:	2302      	movs	r3, #2
 800565a:	75fb      	strb	r3, [r7, #23]
 800565c:	e001      	b.n	8005662 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800565e:	230f      	movs	r3, #15
 8005660:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005662:	7dfb      	ldrb	r3, [r7, #23]
}
 8005664:	4618      	mov	r0, r3
 8005666:	371c      	adds	r7, #28
 8005668:	46bd      	mov	sp, r7
 800566a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566e:	4770      	bx	lr

08005670 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005670:	b480      	push	{r7}
 8005672:	b085      	sub	sp, #20
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
 8005678:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	781b      	ldrb	r3, [r3, #0]
 8005682:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	785b      	ldrb	r3, [r3, #1]
 8005688:	2b01      	cmp	r3, #1
 800568a:	d13a      	bne.n	8005702 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005692:	69da      	ldr	r2, [r3, #28]
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	781b      	ldrb	r3, [r3, #0]
 8005698:	f003 030f 	and.w	r3, r3, #15
 800569c:	2101      	movs	r1, #1
 800569e:	fa01 f303 	lsl.w	r3, r1, r3
 80056a2:	b29b      	uxth	r3, r3
 80056a4:	68f9      	ldr	r1, [r7, #12]
 80056a6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80056aa:	4313      	orrs	r3, r2
 80056ac:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80056ae:	68bb      	ldr	r3, [r7, #8]
 80056b0:	015a      	lsls	r2, r3, #5
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	4413      	add	r3, r2
 80056b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d155      	bne.n	8005770 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	015a      	lsls	r2, r3, #5
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	4413      	add	r3, r2
 80056cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80056d0:	681a      	ldr	r2, [r3, #0]
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	78db      	ldrb	r3, [r3, #3]
 80056de:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80056e0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	059b      	lsls	r3, r3, #22
 80056e6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80056e8:	4313      	orrs	r3, r2
 80056ea:	68ba      	ldr	r2, [r7, #8]
 80056ec:	0151      	lsls	r1, r2, #5
 80056ee:	68fa      	ldr	r2, [r7, #12]
 80056f0:	440a      	add	r2, r1
 80056f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80056f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80056fe:	6013      	str	r3, [r2, #0]
 8005700:	e036      	b.n	8005770 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005708:	69da      	ldr	r2, [r3, #28]
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	781b      	ldrb	r3, [r3, #0]
 800570e:	f003 030f 	and.w	r3, r3, #15
 8005712:	2101      	movs	r1, #1
 8005714:	fa01 f303 	lsl.w	r3, r1, r3
 8005718:	041b      	lsls	r3, r3, #16
 800571a:	68f9      	ldr	r1, [r7, #12]
 800571c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005720:	4313      	orrs	r3, r2
 8005722:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	015a      	lsls	r2, r3, #5
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	4413      	add	r3, r2
 800572c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005736:	2b00      	cmp	r3, #0
 8005738:	d11a      	bne.n	8005770 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	015a      	lsls	r2, r3, #5
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	4413      	add	r3, r2
 8005742:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005746:	681a      	ldr	r2, [r3, #0]
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	689b      	ldr	r3, [r3, #8]
 800574c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	78db      	ldrb	r3, [r3, #3]
 8005754:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005756:	430b      	orrs	r3, r1
 8005758:	4313      	orrs	r3, r2
 800575a:	68ba      	ldr	r2, [r7, #8]
 800575c:	0151      	lsls	r1, r2, #5
 800575e:	68fa      	ldr	r2, [r7, #12]
 8005760:	440a      	add	r2, r1
 8005762:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005766:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800576a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800576e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005770:	2300      	movs	r3, #0
}
 8005772:	4618      	mov	r0, r3
 8005774:	3714      	adds	r7, #20
 8005776:	46bd      	mov	sp, r7
 8005778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577c:	4770      	bx	lr
	...

08005780 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005780:	b480      	push	{r7}
 8005782:	b085      	sub	sp, #20
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
 8005788:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	781b      	ldrb	r3, [r3, #0]
 8005792:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	785b      	ldrb	r3, [r3, #1]
 8005798:	2b01      	cmp	r3, #1
 800579a:	d135      	bne.n	8005808 <USB_DeactivateEndpoint+0x88>
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80057a2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	781b      	ldrb	r3, [r3, #0]
 80057a8:	f003 030f 	and.w	r3, r3, #15
 80057ac:	2101      	movs	r1, #1
 80057ae:	fa01 f303 	lsl.w	r3, r1, r3
 80057b2:	b29b      	uxth	r3, r3
 80057b4:	43db      	mvns	r3, r3
 80057b6:	68f9      	ldr	r1, [r7, #12]
 80057b8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80057bc:	4013      	ands	r3, r2
 80057be:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80057c6:	69da      	ldr	r2, [r3, #28]
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	781b      	ldrb	r3, [r3, #0]
 80057cc:	f003 030f 	and.w	r3, r3, #15
 80057d0:	2101      	movs	r1, #1
 80057d2:	fa01 f303 	lsl.w	r3, r1, r3
 80057d6:	b29b      	uxth	r3, r3
 80057d8:	43db      	mvns	r3, r3
 80057da:	68f9      	ldr	r1, [r7, #12]
 80057dc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80057e0:	4013      	ands	r3, r2
 80057e2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	015a      	lsls	r2, r3, #5
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	4413      	add	r3, r2
 80057ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80057f0:	681a      	ldr	r2, [r3, #0]
 80057f2:	68bb      	ldr	r3, [r7, #8]
 80057f4:	0159      	lsls	r1, r3, #5
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	440b      	add	r3, r1
 80057fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80057fe:	4619      	mov	r1, r3
 8005800:	4b1f      	ldr	r3, [pc, #124]	; (8005880 <USB_DeactivateEndpoint+0x100>)
 8005802:	4013      	ands	r3, r2
 8005804:	600b      	str	r3, [r1, #0]
 8005806:	e034      	b.n	8005872 <USB_DeactivateEndpoint+0xf2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800580e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	781b      	ldrb	r3, [r3, #0]
 8005814:	f003 030f 	and.w	r3, r3, #15
 8005818:	2101      	movs	r1, #1
 800581a:	fa01 f303 	lsl.w	r3, r1, r3
 800581e:	041b      	lsls	r3, r3, #16
 8005820:	43db      	mvns	r3, r3
 8005822:	68f9      	ldr	r1, [r7, #12]
 8005824:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005828:	4013      	ands	r3, r2
 800582a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005832:	69da      	ldr	r2, [r3, #28]
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	781b      	ldrb	r3, [r3, #0]
 8005838:	f003 030f 	and.w	r3, r3, #15
 800583c:	2101      	movs	r1, #1
 800583e:	fa01 f303 	lsl.w	r3, r1, r3
 8005842:	041b      	lsls	r3, r3, #16
 8005844:	43db      	mvns	r3, r3
 8005846:	68f9      	ldr	r1, [r7, #12]
 8005848:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800584c:	4013      	ands	r3, r2
 800584e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	015a      	lsls	r2, r3, #5
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	4413      	add	r3, r2
 8005858:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800585c:	681a      	ldr	r2, [r3, #0]
 800585e:	68bb      	ldr	r3, [r7, #8]
 8005860:	0159      	lsls	r1, r3, #5
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	440b      	add	r3, r1
 8005866:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800586a:	4619      	mov	r1, r3
 800586c:	4b05      	ldr	r3, [pc, #20]	; (8005884 <USB_DeactivateEndpoint+0x104>)
 800586e:	4013      	ands	r3, r2
 8005870:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005872:	2300      	movs	r3, #0
}
 8005874:	4618      	mov	r0, r3
 8005876:	3714      	adds	r7, #20
 8005878:	46bd      	mov	sp, r7
 800587a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587e:	4770      	bx	lr
 8005880:	ec337800 	.word	0xec337800
 8005884:	eff37800 	.word	0xeff37800

08005888 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b08a      	sub	sp, #40	; 0x28
 800588c:	af02      	add	r7, sp, #8
 800588e:	60f8      	str	r0, [r7, #12]
 8005890:	60b9      	str	r1, [r7, #8]
 8005892:	4613      	mov	r3, r2
 8005894:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	781b      	ldrb	r3, [r3, #0]
 800589e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	785b      	ldrb	r3, [r3, #1]
 80058a4:	2b01      	cmp	r3, #1
 80058a6:	f040 815c 	bne.w	8005b62 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	695b      	ldr	r3, [r3, #20]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d132      	bne.n	8005918 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80058b2:	69bb      	ldr	r3, [r7, #24]
 80058b4:	015a      	lsls	r2, r3, #5
 80058b6:	69fb      	ldr	r3, [r7, #28]
 80058b8:	4413      	add	r3, r2
 80058ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058be:	691b      	ldr	r3, [r3, #16]
 80058c0:	69ba      	ldr	r2, [r7, #24]
 80058c2:	0151      	lsls	r1, r2, #5
 80058c4:	69fa      	ldr	r2, [r7, #28]
 80058c6:	440a      	add	r2, r1
 80058c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80058cc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80058d0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80058d4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80058d6:	69bb      	ldr	r3, [r7, #24]
 80058d8:	015a      	lsls	r2, r3, #5
 80058da:	69fb      	ldr	r3, [r7, #28]
 80058dc:	4413      	add	r3, r2
 80058de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058e2:	691b      	ldr	r3, [r3, #16]
 80058e4:	69ba      	ldr	r2, [r7, #24]
 80058e6:	0151      	lsls	r1, r2, #5
 80058e8:	69fa      	ldr	r2, [r7, #28]
 80058ea:	440a      	add	r2, r1
 80058ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80058f0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80058f4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80058f6:	69bb      	ldr	r3, [r7, #24]
 80058f8:	015a      	lsls	r2, r3, #5
 80058fa:	69fb      	ldr	r3, [r7, #28]
 80058fc:	4413      	add	r3, r2
 80058fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005902:	691b      	ldr	r3, [r3, #16]
 8005904:	69ba      	ldr	r2, [r7, #24]
 8005906:	0151      	lsls	r1, r2, #5
 8005908:	69fa      	ldr	r2, [r7, #28]
 800590a:	440a      	add	r2, r1
 800590c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005910:	0cdb      	lsrs	r3, r3, #19
 8005912:	04db      	lsls	r3, r3, #19
 8005914:	6113      	str	r3, [r2, #16]
 8005916:	e074      	b.n	8005a02 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005918:	69bb      	ldr	r3, [r7, #24]
 800591a:	015a      	lsls	r2, r3, #5
 800591c:	69fb      	ldr	r3, [r7, #28]
 800591e:	4413      	add	r3, r2
 8005920:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005924:	691b      	ldr	r3, [r3, #16]
 8005926:	69ba      	ldr	r2, [r7, #24]
 8005928:	0151      	lsls	r1, r2, #5
 800592a:	69fa      	ldr	r2, [r7, #28]
 800592c:	440a      	add	r2, r1
 800592e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005932:	0cdb      	lsrs	r3, r3, #19
 8005934:	04db      	lsls	r3, r3, #19
 8005936:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005938:	69bb      	ldr	r3, [r7, #24]
 800593a:	015a      	lsls	r2, r3, #5
 800593c:	69fb      	ldr	r3, [r7, #28]
 800593e:	4413      	add	r3, r2
 8005940:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005944:	691b      	ldr	r3, [r3, #16]
 8005946:	69ba      	ldr	r2, [r7, #24]
 8005948:	0151      	lsls	r1, r2, #5
 800594a:	69fa      	ldr	r2, [r7, #28]
 800594c:	440a      	add	r2, r1
 800594e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005952:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005956:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800595a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800595c:	69bb      	ldr	r3, [r7, #24]
 800595e:	015a      	lsls	r2, r3, #5
 8005960:	69fb      	ldr	r3, [r7, #28]
 8005962:	4413      	add	r3, r2
 8005964:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005968:	691a      	ldr	r2, [r3, #16]
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	6959      	ldr	r1, [r3, #20]
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	689b      	ldr	r3, [r3, #8]
 8005972:	440b      	add	r3, r1
 8005974:	1e59      	subs	r1, r3, #1
 8005976:	68bb      	ldr	r3, [r7, #8]
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	fbb1 f3f3 	udiv	r3, r1, r3
 800597e:	04d9      	lsls	r1, r3, #19
 8005980:	4b9d      	ldr	r3, [pc, #628]	; (8005bf8 <USB_EPStartXfer+0x370>)
 8005982:	400b      	ands	r3, r1
 8005984:	69b9      	ldr	r1, [r7, #24]
 8005986:	0148      	lsls	r0, r1, #5
 8005988:	69f9      	ldr	r1, [r7, #28]
 800598a:	4401      	add	r1, r0
 800598c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005990:	4313      	orrs	r3, r2
 8005992:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005994:	69bb      	ldr	r3, [r7, #24]
 8005996:	015a      	lsls	r2, r3, #5
 8005998:	69fb      	ldr	r3, [r7, #28]
 800599a:	4413      	add	r3, r2
 800599c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059a0:	691a      	ldr	r2, [r3, #16]
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	695b      	ldr	r3, [r3, #20]
 80059a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059aa:	69b9      	ldr	r1, [r7, #24]
 80059ac:	0148      	lsls	r0, r1, #5
 80059ae:	69f9      	ldr	r1, [r7, #28]
 80059b0:	4401      	add	r1, r0
 80059b2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80059b6:	4313      	orrs	r3, r2
 80059b8:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	78db      	ldrb	r3, [r3, #3]
 80059be:	2b01      	cmp	r3, #1
 80059c0:	d11f      	bne.n	8005a02 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80059c2:	69bb      	ldr	r3, [r7, #24]
 80059c4:	015a      	lsls	r2, r3, #5
 80059c6:	69fb      	ldr	r3, [r7, #28]
 80059c8:	4413      	add	r3, r2
 80059ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059ce:	691b      	ldr	r3, [r3, #16]
 80059d0:	69ba      	ldr	r2, [r7, #24]
 80059d2:	0151      	lsls	r1, r2, #5
 80059d4:	69fa      	ldr	r2, [r7, #28]
 80059d6:	440a      	add	r2, r1
 80059d8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80059dc:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80059e0:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80059e2:	69bb      	ldr	r3, [r7, #24]
 80059e4:	015a      	lsls	r2, r3, #5
 80059e6:	69fb      	ldr	r3, [r7, #28]
 80059e8:	4413      	add	r3, r2
 80059ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059ee:	691b      	ldr	r3, [r3, #16]
 80059f0:	69ba      	ldr	r2, [r7, #24]
 80059f2:	0151      	lsls	r1, r2, #5
 80059f4:	69fa      	ldr	r2, [r7, #28]
 80059f6:	440a      	add	r2, r1
 80059f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80059fc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005a00:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8005a02:	79fb      	ldrb	r3, [r7, #7]
 8005a04:	2b01      	cmp	r3, #1
 8005a06:	d14b      	bne.n	8005aa0 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005a08:	68bb      	ldr	r3, [r7, #8]
 8005a0a:	691b      	ldr	r3, [r3, #16]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d009      	beq.n	8005a24 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005a10:	69bb      	ldr	r3, [r7, #24]
 8005a12:	015a      	lsls	r2, r3, #5
 8005a14:	69fb      	ldr	r3, [r7, #28]
 8005a16:	4413      	add	r3, r2
 8005a18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a1c:	461a      	mov	r2, r3
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	691b      	ldr	r3, [r3, #16]
 8005a22:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	78db      	ldrb	r3, [r3, #3]
 8005a28:	2b01      	cmp	r3, #1
 8005a2a:	d128      	bne.n	8005a7e <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005a2c:	69fb      	ldr	r3, [r7, #28]
 8005a2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d110      	bne.n	8005a5e <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005a3c:	69bb      	ldr	r3, [r7, #24]
 8005a3e:	015a      	lsls	r2, r3, #5
 8005a40:	69fb      	ldr	r3, [r7, #28]
 8005a42:	4413      	add	r3, r2
 8005a44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	69ba      	ldr	r2, [r7, #24]
 8005a4c:	0151      	lsls	r1, r2, #5
 8005a4e:	69fa      	ldr	r2, [r7, #28]
 8005a50:	440a      	add	r2, r1
 8005a52:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005a56:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005a5a:	6013      	str	r3, [r2, #0]
 8005a5c:	e00f      	b.n	8005a7e <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005a5e:	69bb      	ldr	r3, [r7, #24]
 8005a60:	015a      	lsls	r2, r3, #5
 8005a62:	69fb      	ldr	r3, [r7, #28]
 8005a64:	4413      	add	r3, r2
 8005a66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	69ba      	ldr	r2, [r7, #24]
 8005a6e:	0151      	lsls	r1, r2, #5
 8005a70:	69fa      	ldr	r2, [r7, #28]
 8005a72:	440a      	add	r2, r1
 8005a74:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005a78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a7c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005a7e:	69bb      	ldr	r3, [r7, #24]
 8005a80:	015a      	lsls	r2, r3, #5
 8005a82:	69fb      	ldr	r3, [r7, #28]
 8005a84:	4413      	add	r3, r2
 8005a86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	69ba      	ldr	r2, [r7, #24]
 8005a8e:	0151      	lsls	r1, r2, #5
 8005a90:	69fa      	ldr	r2, [r7, #28]
 8005a92:	440a      	add	r2, r1
 8005a94:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005a98:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005a9c:	6013      	str	r3, [r2, #0]
 8005a9e:	e12f      	b.n	8005d00 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005aa0:	69bb      	ldr	r3, [r7, #24]
 8005aa2:	015a      	lsls	r2, r3, #5
 8005aa4:	69fb      	ldr	r3, [r7, #28]
 8005aa6:	4413      	add	r3, r2
 8005aa8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	69ba      	ldr	r2, [r7, #24]
 8005ab0:	0151      	lsls	r1, r2, #5
 8005ab2:	69fa      	ldr	r2, [r7, #28]
 8005ab4:	440a      	add	r2, r1
 8005ab6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005aba:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005abe:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005ac0:	68bb      	ldr	r3, [r7, #8]
 8005ac2:	78db      	ldrb	r3, [r3, #3]
 8005ac4:	2b01      	cmp	r3, #1
 8005ac6:	d015      	beq.n	8005af4 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	695b      	ldr	r3, [r3, #20]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	f000 8117 	beq.w	8005d00 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005ad2:	69fb      	ldr	r3, [r7, #28]
 8005ad4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ad8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	781b      	ldrb	r3, [r3, #0]
 8005ade:	f003 030f 	and.w	r3, r3, #15
 8005ae2:	2101      	movs	r1, #1
 8005ae4:	fa01 f303 	lsl.w	r3, r1, r3
 8005ae8:	69f9      	ldr	r1, [r7, #28]
 8005aea:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005aee:	4313      	orrs	r3, r2
 8005af0:	634b      	str	r3, [r1, #52]	; 0x34
 8005af2:	e105      	b.n	8005d00 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005af4:	69fb      	ldr	r3, [r7, #28]
 8005af6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005afa:	689b      	ldr	r3, [r3, #8]
 8005afc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d110      	bne.n	8005b26 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005b04:	69bb      	ldr	r3, [r7, #24]
 8005b06:	015a      	lsls	r2, r3, #5
 8005b08:	69fb      	ldr	r3, [r7, #28]
 8005b0a:	4413      	add	r3, r2
 8005b0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	69ba      	ldr	r2, [r7, #24]
 8005b14:	0151      	lsls	r1, r2, #5
 8005b16:	69fa      	ldr	r2, [r7, #28]
 8005b18:	440a      	add	r2, r1
 8005b1a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005b1e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005b22:	6013      	str	r3, [r2, #0]
 8005b24:	e00f      	b.n	8005b46 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005b26:	69bb      	ldr	r3, [r7, #24]
 8005b28:	015a      	lsls	r2, r3, #5
 8005b2a:	69fb      	ldr	r3, [r7, #28]
 8005b2c:	4413      	add	r3, r2
 8005b2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	69ba      	ldr	r2, [r7, #24]
 8005b36:	0151      	lsls	r1, r2, #5
 8005b38:	69fa      	ldr	r2, [r7, #28]
 8005b3a:	440a      	add	r2, r1
 8005b3c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005b40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b44:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	68d9      	ldr	r1, [r3, #12]
 8005b4a:	68bb      	ldr	r3, [r7, #8]
 8005b4c:	781a      	ldrb	r2, [r3, #0]
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	695b      	ldr	r3, [r3, #20]
 8005b52:	b298      	uxth	r0, r3
 8005b54:	79fb      	ldrb	r3, [r7, #7]
 8005b56:	9300      	str	r3, [sp, #0]
 8005b58:	4603      	mov	r3, r0
 8005b5a:	68f8      	ldr	r0, [r7, #12]
 8005b5c:	f000 fa2b 	bl	8005fb6 <USB_WritePacket>
 8005b60:	e0ce      	b.n	8005d00 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005b62:	69bb      	ldr	r3, [r7, #24]
 8005b64:	015a      	lsls	r2, r3, #5
 8005b66:	69fb      	ldr	r3, [r7, #28]
 8005b68:	4413      	add	r3, r2
 8005b6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b6e:	691b      	ldr	r3, [r3, #16]
 8005b70:	69ba      	ldr	r2, [r7, #24]
 8005b72:	0151      	lsls	r1, r2, #5
 8005b74:	69fa      	ldr	r2, [r7, #28]
 8005b76:	440a      	add	r2, r1
 8005b78:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005b7c:	0cdb      	lsrs	r3, r3, #19
 8005b7e:	04db      	lsls	r3, r3, #19
 8005b80:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005b82:	69bb      	ldr	r3, [r7, #24]
 8005b84:	015a      	lsls	r2, r3, #5
 8005b86:	69fb      	ldr	r3, [r7, #28]
 8005b88:	4413      	add	r3, r2
 8005b8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b8e:	691b      	ldr	r3, [r3, #16]
 8005b90:	69ba      	ldr	r2, [r7, #24]
 8005b92:	0151      	lsls	r1, r2, #5
 8005b94:	69fa      	ldr	r2, [r7, #28]
 8005b96:	440a      	add	r2, r1
 8005b98:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005b9c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005ba0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005ba4:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8005ba6:	68bb      	ldr	r3, [r7, #8]
 8005ba8:	695b      	ldr	r3, [r3, #20]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d126      	bne.n	8005bfc <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005bae:	69bb      	ldr	r3, [r7, #24]
 8005bb0:	015a      	lsls	r2, r3, #5
 8005bb2:	69fb      	ldr	r3, [r7, #28]
 8005bb4:	4413      	add	r3, r2
 8005bb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bba:	691a      	ldr	r2, [r3, #16]
 8005bbc:	68bb      	ldr	r3, [r7, #8]
 8005bbe:	689b      	ldr	r3, [r3, #8]
 8005bc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005bc4:	69b9      	ldr	r1, [r7, #24]
 8005bc6:	0148      	lsls	r0, r1, #5
 8005bc8:	69f9      	ldr	r1, [r7, #28]
 8005bca:	4401      	add	r1, r0
 8005bcc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005bd4:	69bb      	ldr	r3, [r7, #24]
 8005bd6:	015a      	lsls	r2, r3, #5
 8005bd8:	69fb      	ldr	r3, [r7, #28]
 8005bda:	4413      	add	r3, r2
 8005bdc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005be0:	691b      	ldr	r3, [r3, #16]
 8005be2:	69ba      	ldr	r2, [r7, #24]
 8005be4:	0151      	lsls	r1, r2, #5
 8005be6:	69fa      	ldr	r2, [r7, #28]
 8005be8:	440a      	add	r2, r1
 8005bea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005bee:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005bf2:	6113      	str	r3, [r2, #16]
 8005bf4:	e036      	b.n	8005c64 <USB_EPStartXfer+0x3dc>
 8005bf6:	bf00      	nop
 8005bf8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	695a      	ldr	r2, [r3, #20]
 8005c00:	68bb      	ldr	r3, [r7, #8]
 8005c02:	689b      	ldr	r3, [r3, #8]
 8005c04:	4413      	add	r3, r2
 8005c06:	1e5a      	subs	r2, r3, #1
 8005c08:	68bb      	ldr	r3, [r7, #8]
 8005c0a:	689b      	ldr	r3, [r3, #8]
 8005c0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c10:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005c12:	69bb      	ldr	r3, [r7, #24]
 8005c14:	015a      	lsls	r2, r3, #5
 8005c16:	69fb      	ldr	r3, [r7, #28]
 8005c18:	4413      	add	r3, r2
 8005c1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c1e:	691a      	ldr	r2, [r3, #16]
 8005c20:	8afb      	ldrh	r3, [r7, #22]
 8005c22:	04d9      	lsls	r1, r3, #19
 8005c24:	4b39      	ldr	r3, [pc, #228]	; (8005d0c <USB_EPStartXfer+0x484>)
 8005c26:	400b      	ands	r3, r1
 8005c28:	69b9      	ldr	r1, [r7, #24]
 8005c2a:	0148      	lsls	r0, r1, #5
 8005c2c:	69f9      	ldr	r1, [r7, #28]
 8005c2e:	4401      	add	r1, r0
 8005c30:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005c34:	4313      	orrs	r3, r2
 8005c36:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8005c38:	69bb      	ldr	r3, [r7, #24]
 8005c3a:	015a      	lsls	r2, r3, #5
 8005c3c:	69fb      	ldr	r3, [r7, #28]
 8005c3e:	4413      	add	r3, r2
 8005c40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c44:	691a      	ldr	r2, [r3, #16]
 8005c46:	68bb      	ldr	r3, [r7, #8]
 8005c48:	689b      	ldr	r3, [r3, #8]
 8005c4a:	8af9      	ldrh	r1, [r7, #22]
 8005c4c:	fb01 f303 	mul.w	r3, r1, r3
 8005c50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c54:	69b9      	ldr	r1, [r7, #24]
 8005c56:	0148      	lsls	r0, r1, #5
 8005c58:	69f9      	ldr	r1, [r7, #28]
 8005c5a:	4401      	add	r1, r0
 8005c5c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005c60:	4313      	orrs	r3, r2
 8005c62:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005c64:	79fb      	ldrb	r3, [r7, #7]
 8005c66:	2b01      	cmp	r3, #1
 8005c68:	d10d      	bne.n	8005c86 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	68db      	ldr	r3, [r3, #12]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d009      	beq.n	8005c86 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005c72:	68bb      	ldr	r3, [r7, #8]
 8005c74:	68d9      	ldr	r1, [r3, #12]
 8005c76:	69bb      	ldr	r3, [r7, #24]
 8005c78:	015a      	lsls	r2, r3, #5
 8005c7a:	69fb      	ldr	r3, [r7, #28]
 8005c7c:	4413      	add	r3, r2
 8005c7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c82:	460a      	mov	r2, r1
 8005c84:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	78db      	ldrb	r3, [r3, #3]
 8005c8a:	2b01      	cmp	r3, #1
 8005c8c:	d128      	bne.n	8005ce0 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005c8e:	69fb      	ldr	r3, [r7, #28]
 8005c90:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c94:	689b      	ldr	r3, [r3, #8]
 8005c96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d110      	bne.n	8005cc0 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005c9e:	69bb      	ldr	r3, [r7, #24]
 8005ca0:	015a      	lsls	r2, r3, #5
 8005ca2:	69fb      	ldr	r3, [r7, #28]
 8005ca4:	4413      	add	r3, r2
 8005ca6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	69ba      	ldr	r2, [r7, #24]
 8005cae:	0151      	lsls	r1, r2, #5
 8005cb0:	69fa      	ldr	r2, [r7, #28]
 8005cb2:	440a      	add	r2, r1
 8005cb4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005cb8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005cbc:	6013      	str	r3, [r2, #0]
 8005cbe:	e00f      	b.n	8005ce0 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005cc0:	69bb      	ldr	r3, [r7, #24]
 8005cc2:	015a      	lsls	r2, r3, #5
 8005cc4:	69fb      	ldr	r3, [r7, #28]
 8005cc6:	4413      	add	r3, r2
 8005cc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	69ba      	ldr	r2, [r7, #24]
 8005cd0:	0151      	lsls	r1, r2, #5
 8005cd2:	69fa      	ldr	r2, [r7, #28]
 8005cd4:	440a      	add	r2, r1
 8005cd6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005cda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005cde:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005ce0:	69bb      	ldr	r3, [r7, #24]
 8005ce2:	015a      	lsls	r2, r3, #5
 8005ce4:	69fb      	ldr	r3, [r7, #28]
 8005ce6:	4413      	add	r3, r2
 8005ce8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	69ba      	ldr	r2, [r7, #24]
 8005cf0:	0151      	lsls	r1, r2, #5
 8005cf2:	69fa      	ldr	r2, [r7, #28]
 8005cf4:	440a      	add	r2, r1
 8005cf6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005cfa:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005cfe:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005d00:	2300      	movs	r3, #0
}
 8005d02:	4618      	mov	r0, r3
 8005d04:	3720      	adds	r7, #32
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bd80      	pop	{r7, pc}
 8005d0a:	bf00      	nop
 8005d0c:	1ff80000 	.word	0x1ff80000

08005d10 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005d10:	b480      	push	{r7}
 8005d12:	b087      	sub	sp, #28
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	60f8      	str	r0, [r7, #12]
 8005d18:	60b9      	str	r1, [r7, #8]
 8005d1a:	4613      	mov	r3, r2
 8005d1c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8005d22:	68bb      	ldr	r3, [r7, #8]
 8005d24:	781b      	ldrb	r3, [r3, #0]
 8005d26:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	785b      	ldrb	r3, [r3, #1]
 8005d2c:	2b01      	cmp	r3, #1
 8005d2e:	f040 80cd 	bne.w	8005ecc <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	695b      	ldr	r3, [r3, #20]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d132      	bne.n	8005da0 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005d3a:	693b      	ldr	r3, [r7, #16]
 8005d3c:	015a      	lsls	r2, r3, #5
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	4413      	add	r3, r2
 8005d42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d46:	691b      	ldr	r3, [r3, #16]
 8005d48:	693a      	ldr	r2, [r7, #16]
 8005d4a:	0151      	lsls	r1, r2, #5
 8005d4c:	697a      	ldr	r2, [r7, #20]
 8005d4e:	440a      	add	r2, r1
 8005d50:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d54:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005d58:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005d5c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005d5e:	693b      	ldr	r3, [r7, #16]
 8005d60:	015a      	lsls	r2, r3, #5
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	4413      	add	r3, r2
 8005d66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d6a:	691b      	ldr	r3, [r3, #16]
 8005d6c:	693a      	ldr	r2, [r7, #16]
 8005d6e:	0151      	lsls	r1, r2, #5
 8005d70:	697a      	ldr	r2, [r7, #20]
 8005d72:	440a      	add	r2, r1
 8005d74:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d78:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005d7c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005d7e:	693b      	ldr	r3, [r7, #16]
 8005d80:	015a      	lsls	r2, r3, #5
 8005d82:	697b      	ldr	r3, [r7, #20]
 8005d84:	4413      	add	r3, r2
 8005d86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d8a:	691b      	ldr	r3, [r3, #16]
 8005d8c:	693a      	ldr	r2, [r7, #16]
 8005d8e:	0151      	lsls	r1, r2, #5
 8005d90:	697a      	ldr	r2, [r7, #20]
 8005d92:	440a      	add	r2, r1
 8005d94:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d98:	0cdb      	lsrs	r3, r3, #19
 8005d9a:	04db      	lsls	r3, r3, #19
 8005d9c:	6113      	str	r3, [r2, #16]
 8005d9e:	e04e      	b.n	8005e3e <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005da0:	693b      	ldr	r3, [r7, #16]
 8005da2:	015a      	lsls	r2, r3, #5
 8005da4:	697b      	ldr	r3, [r7, #20]
 8005da6:	4413      	add	r3, r2
 8005da8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005dac:	691b      	ldr	r3, [r3, #16]
 8005dae:	693a      	ldr	r2, [r7, #16]
 8005db0:	0151      	lsls	r1, r2, #5
 8005db2:	697a      	ldr	r2, [r7, #20]
 8005db4:	440a      	add	r2, r1
 8005db6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005dba:	0cdb      	lsrs	r3, r3, #19
 8005dbc:	04db      	lsls	r3, r3, #19
 8005dbe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005dc0:	693b      	ldr	r3, [r7, #16]
 8005dc2:	015a      	lsls	r2, r3, #5
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	4413      	add	r3, r2
 8005dc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005dcc:	691b      	ldr	r3, [r3, #16]
 8005dce:	693a      	ldr	r2, [r7, #16]
 8005dd0:	0151      	lsls	r1, r2, #5
 8005dd2:	697a      	ldr	r2, [r7, #20]
 8005dd4:	440a      	add	r2, r1
 8005dd6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005dda:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005dde:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005de2:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	695a      	ldr	r2, [r3, #20]
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	689b      	ldr	r3, [r3, #8]
 8005dec:	429a      	cmp	r2, r3
 8005dee:	d903      	bls.n	8005df8 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	689a      	ldr	r2, [r3, #8]
 8005df4:	68bb      	ldr	r3, [r7, #8]
 8005df6:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005df8:	693b      	ldr	r3, [r7, #16]
 8005dfa:	015a      	lsls	r2, r3, #5
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	4413      	add	r3, r2
 8005e00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e04:	691b      	ldr	r3, [r3, #16]
 8005e06:	693a      	ldr	r2, [r7, #16]
 8005e08:	0151      	lsls	r1, r2, #5
 8005e0a:	697a      	ldr	r2, [r7, #20]
 8005e0c:	440a      	add	r2, r1
 8005e0e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005e12:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005e16:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005e18:	693b      	ldr	r3, [r7, #16]
 8005e1a:	015a      	lsls	r2, r3, #5
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	4413      	add	r3, r2
 8005e20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e24:	691a      	ldr	r2, [r3, #16]
 8005e26:	68bb      	ldr	r3, [r7, #8]
 8005e28:	695b      	ldr	r3, [r3, #20]
 8005e2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e2e:	6939      	ldr	r1, [r7, #16]
 8005e30:	0148      	lsls	r0, r1, #5
 8005e32:	6979      	ldr	r1, [r7, #20]
 8005e34:	4401      	add	r1, r0
 8005e36:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005e3e:	79fb      	ldrb	r3, [r7, #7]
 8005e40:	2b01      	cmp	r3, #1
 8005e42:	d11e      	bne.n	8005e82 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	691b      	ldr	r3, [r3, #16]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d009      	beq.n	8005e60 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005e4c:	693b      	ldr	r3, [r7, #16]
 8005e4e:	015a      	lsls	r2, r3, #5
 8005e50:	697b      	ldr	r3, [r7, #20]
 8005e52:	4413      	add	r3, r2
 8005e54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e58:	461a      	mov	r2, r3
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	691b      	ldr	r3, [r3, #16]
 8005e5e:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	015a      	lsls	r2, r3, #5
 8005e64:	697b      	ldr	r3, [r7, #20]
 8005e66:	4413      	add	r3, r2
 8005e68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	693a      	ldr	r2, [r7, #16]
 8005e70:	0151      	lsls	r1, r2, #5
 8005e72:	697a      	ldr	r2, [r7, #20]
 8005e74:	440a      	add	r2, r1
 8005e76:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005e7a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005e7e:	6013      	str	r3, [r2, #0]
 8005e80:	e092      	b.n	8005fa8 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005e82:	693b      	ldr	r3, [r7, #16]
 8005e84:	015a      	lsls	r2, r3, #5
 8005e86:	697b      	ldr	r3, [r7, #20]
 8005e88:	4413      	add	r3, r2
 8005e8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	693a      	ldr	r2, [r7, #16]
 8005e92:	0151      	lsls	r1, r2, #5
 8005e94:	697a      	ldr	r2, [r7, #20]
 8005e96:	440a      	add	r2, r1
 8005e98:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005e9c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005ea0:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	695b      	ldr	r3, [r3, #20]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d07e      	beq.n	8005fa8 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005eb0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	781b      	ldrb	r3, [r3, #0]
 8005eb6:	f003 030f 	and.w	r3, r3, #15
 8005eba:	2101      	movs	r1, #1
 8005ebc:	fa01 f303 	lsl.w	r3, r1, r3
 8005ec0:	6979      	ldr	r1, [r7, #20]
 8005ec2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	634b      	str	r3, [r1, #52]	; 0x34
 8005eca:	e06d      	b.n	8005fa8 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	015a      	lsls	r2, r3, #5
 8005ed0:	697b      	ldr	r3, [r7, #20]
 8005ed2:	4413      	add	r3, r2
 8005ed4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ed8:	691b      	ldr	r3, [r3, #16]
 8005eda:	693a      	ldr	r2, [r7, #16]
 8005edc:	0151      	lsls	r1, r2, #5
 8005ede:	697a      	ldr	r2, [r7, #20]
 8005ee0:	440a      	add	r2, r1
 8005ee2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005ee6:	0cdb      	lsrs	r3, r3, #19
 8005ee8:	04db      	lsls	r3, r3, #19
 8005eea:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005eec:	693b      	ldr	r3, [r7, #16]
 8005eee:	015a      	lsls	r2, r3, #5
 8005ef0:	697b      	ldr	r3, [r7, #20]
 8005ef2:	4413      	add	r3, r2
 8005ef4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ef8:	691b      	ldr	r3, [r3, #16]
 8005efa:	693a      	ldr	r2, [r7, #16]
 8005efc:	0151      	lsls	r1, r2, #5
 8005efe:	697a      	ldr	r2, [r7, #20]
 8005f00:	440a      	add	r2, r1
 8005f02:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005f06:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005f0a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005f0e:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	695b      	ldr	r3, [r3, #20]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d003      	beq.n	8005f20 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8005f18:	68bb      	ldr	r3, [r7, #8]
 8005f1a:	689a      	ldr	r2, [r3, #8]
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005f20:	693b      	ldr	r3, [r7, #16]
 8005f22:	015a      	lsls	r2, r3, #5
 8005f24:	697b      	ldr	r3, [r7, #20]
 8005f26:	4413      	add	r3, r2
 8005f28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f2c:	691b      	ldr	r3, [r3, #16]
 8005f2e:	693a      	ldr	r2, [r7, #16]
 8005f30:	0151      	lsls	r1, r2, #5
 8005f32:	697a      	ldr	r2, [r7, #20]
 8005f34:	440a      	add	r2, r1
 8005f36:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005f3a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005f3e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8005f40:	693b      	ldr	r3, [r7, #16]
 8005f42:	015a      	lsls	r2, r3, #5
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	4413      	add	r3, r2
 8005f48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f4c:	691a      	ldr	r2, [r3, #16]
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	689b      	ldr	r3, [r3, #8]
 8005f52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f56:	6939      	ldr	r1, [r7, #16]
 8005f58:	0148      	lsls	r0, r1, #5
 8005f5a:	6979      	ldr	r1, [r7, #20]
 8005f5c:	4401      	add	r1, r0
 8005f5e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005f62:	4313      	orrs	r3, r2
 8005f64:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8005f66:	79fb      	ldrb	r3, [r7, #7]
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	d10d      	bne.n	8005f88 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	68db      	ldr	r3, [r3, #12]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d009      	beq.n	8005f88 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	68d9      	ldr	r1, [r3, #12]
 8005f78:	693b      	ldr	r3, [r7, #16]
 8005f7a:	015a      	lsls	r2, r3, #5
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	4413      	add	r3, r2
 8005f80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f84:	460a      	mov	r2, r1
 8005f86:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005f88:	693b      	ldr	r3, [r7, #16]
 8005f8a:	015a      	lsls	r2, r3, #5
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	4413      	add	r3, r2
 8005f90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	693a      	ldr	r2, [r7, #16]
 8005f98:	0151      	lsls	r1, r2, #5
 8005f9a:	697a      	ldr	r2, [r7, #20]
 8005f9c:	440a      	add	r2, r1
 8005f9e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005fa2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005fa6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005fa8:	2300      	movs	r3, #0
}
 8005faa:	4618      	mov	r0, r3
 8005fac:	371c      	adds	r7, #28
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb4:	4770      	bx	lr

08005fb6 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005fb6:	b480      	push	{r7}
 8005fb8:	b089      	sub	sp, #36	; 0x24
 8005fba:	af00      	add	r7, sp, #0
 8005fbc:	60f8      	str	r0, [r7, #12]
 8005fbe:	60b9      	str	r1, [r7, #8]
 8005fc0:	4611      	mov	r1, r2
 8005fc2:	461a      	mov	r2, r3
 8005fc4:	460b      	mov	r3, r1
 8005fc6:	71fb      	strb	r3, [r7, #7]
 8005fc8:	4613      	mov	r3, r2
 8005fca:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8005fd4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d11a      	bne.n	8006012 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005fdc:	88bb      	ldrh	r3, [r7, #4]
 8005fde:	3303      	adds	r3, #3
 8005fe0:	089b      	lsrs	r3, r3, #2
 8005fe2:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	61bb      	str	r3, [r7, #24]
 8005fe8:	e00f      	b.n	800600a <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005fea:	79fb      	ldrb	r3, [r7, #7]
 8005fec:	031a      	lsls	r2, r3, #12
 8005fee:	697b      	ldr	r3, [r7, #20]
 8005ff0:	4413      	add	r3, r2
 8005ff2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ff6:	461a      	mov	r2, r3
 8005ff8:	69fb      	ldr	r3, [r7, #28]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005ffe:	69fb      	ldr	r3, [r7, #28]
 8006000:	3304      	adds	r3, #4
 8006002:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006004:	69bb      	ldr	r3, [r7, #24]
 8006006:	3301      	adds	r3, #1
 8006008:	61bb      	str	r3, [r7, #24]
 800600a:	69ba      	ldr	r2, [r7, #24]
 800600c:	693b      	ldr	r3, [r7, #16]
 800600e:	429a      	cmp	r2, r3
 8006010:	d3eb      	bcc.n	8005fea <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006012:	2300      	movs	r3, #0
}
 8006014:	4618      	mov	r0, r3
 8006016:	3724      	adds	r7, #36	; 0x24
 8006018:	46bd      	mov	sp, r7
 800601a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601e:	4770      	bx	lr

08006020 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006020:	b480      	push	{r7}
 8006022:	b089      	sub	sp, #36	; 0x24
 8006024:	af00      	add	r7, sp, #0
 8006026:	60f8      	str	r0, [r7, #12]
 8006028:	60b9      	str	r1, [r7, #8]
 800602a:	4613      	mov	r3, r2
 800602c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8006032:	68bb      	ldr	r3, [r7, #8]
 8006034:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8006036:	88fb      	ldrh	r3, [r7, #6]
 8006038:	3303      	adds	r3, #3
 800603a:	089b      	lsrs	r3, r3, #2
 800603c:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800603e:	2300      	movs	r3, #0
 8006040:	61bb      	str	r3, [r7, #24]
 8006042:	e00b      	b.n	800605c <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800604a:	681a      	ldr	r2, [r3, #0]
 800604c:	69fb      	ldr	r3, [r7, #28]
 800604e:	601a      	str	r2, [r3, #0]
    pDest++;
 8006050:	69fb      	ldr	r3, [r7, #28]
 8006052:	3304      	adds	r3, #4
 8006054:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8006056:	69bb      	ldr	r3, [r7, #24]
 8006058:	3301      	adds	r3, #1
 800605a:	61bb      	str	r3, [r7, #24]
 800605c:	69ba      	ldr	r2, [r7, #24]
 800605e:	693b      	ldr	r3, [r7, #16]
 8006060:	429a      	cmp	r2, r3
 8006062:	d3ef      	bcc.n	8006044 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8006064:	69fb      	ldr	r3, [r7, #28]
}
 8006066:	4618      	mov	r0, r3
 8006068:	3724      	adds	r7, #36	; 0x24
 800606a:	46bd      	mov	sp, r7
 800606c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006070:	4770      	bx	lr

08006072 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006072:	b480      	push	{r7}
 8006074:	b085      	sub	sp, #20
 8006076:	af00      	add	r7, sp, #0
 8006078:	6078      	str	r0, [r7, #4]
 800607a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	781b      	ldrb	r3, [r3, #0]
 8006084:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	785b      	ldrb	r3, [r3, #1]
 800608a:	2b01      	cmp	r3, #1
 800608c:	d12c      	bne.n	80060e8 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800608e:	68bb      	ldr	r3, [r7, #8]
 8006090:	015a      	lsls	r2, r3, #5
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	4413      	add	r3, r2
 8006096:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	2b00      	cmp	r3, #0
 800609e:	db12      	blt.n	80060c6 <USB_EPSetStall+0x54>
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d00f      	beq.n	80060c6 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80060a6:	68bb      	ldr	r3, [r7, #8]
 80060a8:	015a      	lsls	r2, r3, #5
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	4413      	add	r3, r2
 80060ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	68ba      	ldr	r2, [r7, #8]
 80060b6:	0151      	lsls	r1, r2, #5
 80060b8:	68fa      	ldr	r2, [r7, #12]
 80060ba:	440a      	add	r2, r1
 80060bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80060c0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80060c4:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80060c6:	68bb      	ldr	r3, [r7, #8]
 80060c8:	015a      	lsls	r2, r3, #5
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	4413      	add	r3, r2
 80060ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	68ba      	ldr	r2, [r7, #8]
 80060d6:	0151      	lsls	r1, r2, #5
 80060d8:	68fa      	ldr	r2, [r7, #12]
 80060da:	440a      	add	r2, r1
 80060dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80060e0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80060e4:	6013      	str	r3, [r2, #0]
 80060e6:	e02b      	b.n	8006140 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	015a      	lsls	r2, r3, #5
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	4413      	add	r3, r2
 80060f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	db12      	blt.n	8006120 <USB_EPSetStall+0xae>
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d00f      	beq.n	8006120 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	015a      	lsls	r2, r3, #5
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	4413      	add	r3, r2
 8006108:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	68ba      	ldr	r2, [r7, #8]
 8006110:	0151      	lsls	r1, r2, #5
 8006112:	68fa      	ldr	r2, [r7, #12]
 8006114:	440a      	add	r2, r1
 8006116:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800611a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800611e:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	015a      	lsls	r2, r3, #5
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	4413      	add	r3, r2
 8006128:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	68ba      	ldr	r2, [r7, #8]
 8006130:	0151      	lsls	r1, r2, #5
 8006132:	68fa      	ldr	r2, [r7, #12]
 8006134:	440a      	add	r2, r1
 8006136:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800613a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800613e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006140:	2300      	movs	r3, #0
}
 8006142:	4618      	mov	r0, r3
 8006144:	3714      	adds	r7, #20
 8006146:	46bd      	mov	sp, r7
 8006148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614c:	4770      	bx	lr

0800614e <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800614e:	b480      	push	{r7}
 8006150:	b085      	sub	sp, #20
 8006152:	af00      	add	r7, sp, #0
 8006154:	6078      	str	r0, [r7, #4]
 8006156:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	781b      	ldrb	r3, [r3, #0]
 8006160:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	785b      	ldrb	r3, [r3, #1]
 8006166:	2b01      	cmp	r3, #1
 8006168:	d128      	bne.n	80061bc <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800616a:	68bb      	ldr	r3, [r7, #8]
 800616c:	015a      	lsls	r2, r3, #5
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	4413      	add	r3, r2
 8006172:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	68ba      	ldr	r2, [r7, #8]
 800617a:	0151      	lsls	r1, r2, #5
 800617c:	68fa      	ldr	r2, [r7, #12]
 800617e:	440a      	add	r2, r1
 8006180:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006184:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006188:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	78db      	ldrb	r3, [r3, #3]
 800618e:	2b03      	cmp	r3, #3
 8006190:	d003      	beq.n	800619a <USB_EPClearStall+0x4c>
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	78db      	ldrb	r3, [r3, #3]
 8006196:	2b02      	cmp	r3, #2
 8006198:	d138      	bne.n	800620c <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	015a      	lsls	r2, r3, #5
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	4413      	add	r3, r2
 80061a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	68ba      	ldr	r2, [r7, #8]
 80061aa:	0151      	lsls	r1, r2, #5
 80061ac:	68fa      	ldr	r2, [r7, #12]
 80061ae:	440a      	add	r2, r1
 80061b0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80061b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80061b8:	6013      	str	r3, [r2, #0]
 80061ba:	e027      	b.n	800620c <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	015a      	lsls	r2, r3, #5
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	4413      	add	r3, r2
 80061c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	68ba      	ldr	r2, [r7, #8]
 80061cc:	0151      	lsls	r1, r2, #5
 80061ce:	68fa      	ldr	r2, [r7, #12]
 80061d0:	440a      	add	r2, r1
 80061d2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80061d6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80061da:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	78db      	ldrb	r3, [r3, #3]
 80061e0:	2b03      	cmp	r3, #3
 80061e2:	d003      	beq.n	80061ec <USB_EPClearStall+0x9e>
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	78db      	ldrb	r3, [r3, #3]
 80061e8:	2b02      	cmp	r3, #2
 80061ea:	d10f      	bne.n	800620c <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	015a      	lsls	r2, r3, #5
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	4413      	add	r3, r2
 80061f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	68ba      	ldr	r2, [r7, #8]
 80061fc:	0151      	lsls	r1, r2, #5
 80061fe:	68fa      	ldr	r2, [r7, #12]
 8006200:	440a      	add	r2, r1
 8006202:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006206:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800620a:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800620c:	2300      	movs	r3, #0
}
 800620e:	4618      	mov	r0, r3
 8006210:	3714      	adds	r7, #20
 8006212:	46bd      	mov	sp, r7
 8006214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006218:	4770      	bx	lr

0800621a <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800621a:	b480      	push	{r7}
 800621c:	b085      	sub	sp, #20
 800621e:	af00      	add	r7, sp, #0
 8006220:	6078      	str	r0, [r7, #4]
 8006222:	460b      	mov	r3, r1
 8006224:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	68fa      	ldr	r2, [r7, #12]
 8006234:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006238:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800623c:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006244:	681a      	ldr	r2, [r3, #0]
 8006246:	78fb      	ldrb	r3, [r7, #3]
 8006248:	011b      	lsls	r3, r3, #4
 800624a:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800624e:	68f9      	ldr	r1, [r7, #12]
 8006250:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006254:	4313      	orrs	r3, r2
 8006256:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006258:	2300      	movs	r3, #0
}
 800625a:	4618      	mov	r0, r3
 800625c:	3714      	adds	r7, #20
 800625e:	46bd      	mov	sp, r7
 8006260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006264:	4770      	bx	lr

08006266 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006266:	b580      	push	{r7, lr}
 8006268:	b084      	sub	sp, #16
 800626a:	af00      	add	r7, sp, #0
 800626c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006278:	685b      	ldr	r3, [r3, #4]
 800627a:	68fa      	ldr	r2, [r7, #12]
 800627c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006280:	f023 0302 	bic.w	r3, r3, #2
 8006284:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8006286:	2003      	movs	r0, #3
 8006288:	f7fa fbfc 	bl	8000a84 <HAL_Delay>

  return HAL_OK;
 800628c:	2300      	movs	r3, #0
}
 800628e:	4618      	mov	r0, r3
 8006290:	3710      	adds	r7, #16
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}

08006296 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006296:	b580      	push	{r7, lr}
 8006298:	b084      	sub	sp, #16
 800629a:	af00      	add	r7, sp, #0
 800629c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	68fa      	ldr	r2, [r7, #12]
 80062ac:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80062b0:	f043 0302 	orr.w	r3, r3, #2
 80062b4:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 80062b6:	2003      	movs	r0, #3
 80062b8:	f7fa fbe4 	bl	8000a84 <HAL_Delay>

  return HAL_OK;
 80062bc:	2300      	movs	r3, #0
}
 80062be:	4618      	mov	r0, r3
 80062c0:	3710      	adds	r7, #16
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bd80      	pop	{r7, pc}

080062c6 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80062c6:	b480      	push	{r7}
 80062c8:	b085      	sub	sp, #20
 80062ca:	af00      	add	r7, sp, #0
 80062cc:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	695b      	ldr	r3, [r3, #20]
 80062d2:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	699b      	ldr	r3, [r3, #24]
 80062d8:	68fa      	ldr	r2, [r7, #12]
 80062da:	4013      	ands	r3, r2
 80062dc:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80062de:	68fb      	ldr	r3, [r7, #12]
}
 80062e0:	4618      	mov	r0, r3
 80062e2:	3714      	adds	r7, #20
 80062e4:	46bd      	mov	sp, r7
 80062e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ea:	4770      	bx	lr

080062ec <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80062ec:	b480      	push	{r7}
 80062ee:	b085      	sub	sp, #20
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062fe:	699b      	ldr	r3, [r3, #24]
 8006300:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006308:	69db      	ldr	r3, [r3, #28]
 800630a:	68ba      	ldr	r2, [r7, #8]
 800630c:	4013      	ands	r3, r2
 800630e:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006310:	68bb      	ldr	r3, [r7, #8]
 8006312:	0c1b      	lsrs	r3, r3, #16
}
 8006314:	4618      	mov	r0, r3
 8006316:	3714      	adds	r7, #20
 8006318:	46bd      	mov	sp, r7
 800631a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631e:	4770      	bx	lr

08006320 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8006320:	b480      	push	{r7}
 8006322:	b085      	sub	sp, #20
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006332:	699b      	ldr	r3, [r3, #24]
 8006334:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800633c:	69db      	ldr	r3, [r3, #28]
 800633e:	68ba      	ldr	r2, [r7, #8]
 8006340:	4013      	ands	r3, r2
 8006342:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006344:	68bb      	ldr	r3, [r7, #8]
 8006346:	b29b      	uxth	r3, r3
}
 8006348:	4618      	mov	r0, r3
 800634a:	3714      	adds	r7, #20
 800634c:	46bd      	mov	sp, r7
 800634e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006352:	4770      	bx	lr

08006354 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006354:	b480      	push	{r7}
 8006356:	b085      	sub	sp, #20
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
 800635c:	460b      	mov	r3, r1
 800635e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006364:	78fb      	ldrb	r3, [r7, #3]
 8006366:	015a      	lsls	r2, r3, #5
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	4413      	add	r3, r2
 800636c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006370:	689b      	ldr	r3, [r3, #8]
 8006372:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800637a:	695b      	ldr	r3, [r3, #20]
 800637c:	68ba      	ldr	r2, [r7, #8]
 800637e:	4013      	ands	r3, r2
 8006380:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006382:	68bb      	ldr	r3, [r7, #8]
}
 8006384:	4618      	mov	r0, r3
 8006386:	3714      	adds	r7, #20
 8006388:	46bd      	mov	sp, r7
 800638a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638e:	4770      	bx	lr

08006390 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006390:	b480      	push	{r7}
 8006392:	b087      	sub	sp, #28
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
 8006398:	460b      	mov	r3, r1
 800639a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80063a6:	691b      	ldr	r3, [r3, #16]
 80063a8:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80063aa:	697b      	ldr	r3, [r7, #20]
 80063ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80063b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063b2:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80063b4:	78fb      	ldrb	r3, [r7, #3]
 80063b6:	f003 030f 	and.w	r3, r3, #15
 80063ba:	68fa      	ldr	r2, [r7, #12]
 80063bc:	fa22 f303 	lsr.w	r3, r2, r3
 80063c0:	01db      	lsls	r3, r3, #7
 80063c2:	b2db      	uxtb	r3, r3
 80063c4:	693a      	ldr	r2, [r7, #16]
 80063c6:	4313      	orrs	r3, r2
 80063c8:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80063ca:	78fb      	ldrb	r3, [r7, #3]
 80063cc:	015a      	lsls	r2, r3, #5
 80063ce:	697b      	ldr	r3, [r7, #20]
 80063d0:	4413      	add	r3, r2
 80063d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80063d6:	689b      	ldr	r3, [r3, #8]
 80063d8:	693a      	ldr	r2, [r7, #16]
 80063da:	4013      	ands	r3, r2
 80063dc:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80063de:	68bb      	ldr	r3, [r7, #8]
}
 80063e0:	4618      	mov	r0, r3
 80063e2:	371c      	adds	r7, #28
 80063e4:	46bd      	mov	sp, r7
 80063e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ea:	4770      	bx	lr

080063ec <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80063ec:	b480      	push	{r7}
 80063ee:	b083      	sub	sp, #12
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	695b      	ldr	r3, [r3, #20]
 80063f8:	f003 0301 	and.w	r3, r3, #1
}
 80063fc:	4618      	mov	r0, r3
 80063fe:	370c      	adds	r7, #12
 8006400:	46bd      	mov	sp, r7
 8006402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006406:	4770      	bx	lr

08006408 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8006408:	b480      	push	{r7}
 800640a:	b085      	sub	sp, #20
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	68fa      	ldr	r2, [r7, #12]
 800641e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006422:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006426:	f023 0307 	bic.w	r3, r3, #7
 800642a:	6013      	str	r3, [r2, #0]

  if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006432:	689b      	ldr	r3, [r3, #8]
 8006434:	f003 0306 	and.w	r3, r3, #6
 8006438:	2b04      	cmp	r3, #4
 800643a:	d109      	bne.n	8006450 <USB_ActivateSetup+0x48>
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	68fa      	ldr	r2, [r7, #12]
 8006446:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800644a:	f043 0303 	orr.w	r3, r3, #3
 800644e:	6013      	str	r3, [r2, #0]
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	68fa      	ldr	r2, [r7, #12]
 800645a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800645e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006462:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006464:	2300      	movs	r3, #0
}
 8006466:	4618      	mov	r0, r3
 8006468:	3714      	adds	r7, #20
 800646a:	46bd      	mov	sp, r7
 800646c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006470:	4770      	bx	lr
	...

08006474 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8006474:	b480      	push	{r7}
 8006476:	b087      	sub	sp, #28
 8006478:	af00      	add	r7, sp, #0
 800647a:	60f8      	str	r0, [r7, #12]
 800647c:	460b      	mov	r3, r1
 800647e:	607a      	str	r2, [r7, #4]
 8006480:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	333c      	adds	r3, #60	; 0x3c
 800648a:	3304      	adds	r3, #4
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006490:	693b      	ldr	r3, [r7, #16]
 8006492:	4a26      	ldr	r2, [pc, #152]	; (800652c <USB_EP0_OutStart+0xb8>)
 8006494:	4293      	cmp	r3, r2
 8006496:	d90a      	bls.n	80064ae <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006498:	697b      	ldr	r3, [r7, #20]
 800649a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80064a4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80064a8:	d101      	bne.n	80064ae <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80064aa:	2300      	movs	r3, #0
 80064ac:	e037      	b.n	800651e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80064ae:	697b      	ldr	r3, [r7, #20]
 80064b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064b4:	461a      	mov	r2, r3
 80064b6:	2300      	movs	r3, #0
 80064b8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80064ba:	697b      	ldr	r3, [r7, #20]
 80064bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064c0:	691b      	ldr	r3, [r3, #16]
 80064c2:	697a      	ldr	r2, [r7, #20]
 80064c4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80064c8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80064cc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80064ce:	697b      	ldr	r3, [r7, #20]
 80064d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064d4:	691b      	ldr	r3, [r3, #16]
 80064d6:	697a      	ldr	r2, [r7, #20]
 80064d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80064dc:	f043 0318 	orr.w	r3, r3, #24
 80064e0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80064e2:	697b      	ldr	r3, [r7, #20]
 80064e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064e8:	691b      	ldr	r3, [r3, #16]
 80064ea:	697a      	ldr	r2, [r7, #20]
 80064ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80064f0:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80064f4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80064f6:	7afb      	ldrb	r3, [r7, #11]
 80064f8:	2b01      	cmp	r3, #1
 80064fa:	d10f      	bne.n	800651c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80064fc:	697b      	ldr	r3, [r7, #20]
 80064fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006502:	461a      	mov	r2, r3
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006508:	697b      	ldr	r3, [r7, #20]
 800650a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	697a      	ldr	r2, [r7, #20]
 8006512:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006516:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800651a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800651c:	2300      	movs	r3, #0
}
 800651e:	4618      	mov	r0, r3
 8006520:	371c      	adds	r7, #28
 8006522:	46bd      	mov	sp, r7
 8006524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006528:	4770      	bx	lr
 800652a:	bf00      	nop
 800652c:	4f54300a 	.word	0x4f54300a

08006530 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006530:	b480      	push	{r7}
 8006532:	b085      	sub	sp, #20
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8006538:	2300      	movs	r3, #0
 800653a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	3301      	adds	r3, #1
 8006540:	60fb      	str	r3, [r7, #12]
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	4a13      	ldr	r2, [pc, #76]	; (8006594 <USB_CoreReset+0x64>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d901      	bls.n	800654e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800654a:	2303      	movs	r3, #3
 800654c:	e01b      	b.n	8006586 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	691b      	ldr	r3, [r3, #16]
 8006552:	2b00      	cmp	r3, #0
 8006554:	daf2      	bge.n	800653c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006556:	2300      	movs	r3, #0
 8006558:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	691b      	ldr	r3, [r3, #16]
 800655e:	f043 0201 	orr.w	r2, r3, #1
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	3301      	adds	r3, #1
 800656a:	60fb      	str	r3, [r7, #12]
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	4a09      	ldr	r2, [pc, #36]	; (8006594 <USB_CoreReset+0x64>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d901      	bls.n	8006578 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006574:	2303      	movs	r3, #3
 8006576:	e006      	b.n	8006586 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	691b      	ldr	r3, [r3, #16]
 800657c:	f003 0301 	and.w	r3, r3, #1
 8006580:	2b01      	cmp	r3, #1
 8006582:	d0f0      	beq.n	8006566 <USB_CoreReset+0x36>

  return HAL_OK;
 8006584:	2300      	movs	r3, #0
}
 8006586:	4618      	mov	r0, r3
 8006588:	3714      	adds	r7, #20
 800658a:	46bd      	mov	sp, r7
 800658c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006590:	4770      	bx	lr
 8006592:	bf00      	nop
 8006594:	00030d40 	.word	0x00030d40

08006598 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006598:	b580      	push	{r7, lr}
 800659a:	b084      	sub	sp, #16
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
 80065a0:	460b      	mov	r3, r1
 80065a2:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80065a4:	2300      	movs	r3, #0
 80065a6:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if(pdev->dev_speed == USBD_SPEED_HIGH)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	7c1b      	ldrb	r3, [r3, #16]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d115      	bne.n	80065dc <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80065b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80065b4:	2202      	movs	r2, #2
 80065b6:	2181      	movs	r1, #129	; 0x81
 80065b8:	6878      	ldr	r0, [r7, #4]
 80065ba:	f00d fd22 	bl	8014002 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2201      	movs	r2, #1
 80065c2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80065c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80065c8:	2202      	movs	r2, #2
 80065ca:	2101      	movs	r1, #1
 80065cc:	6878      	ldr	r0, [r7, #4]
 80065ce:	f00d fd18 	bl	8014002 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2201      	movs	r2, #1
 80065d6:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
 80065da:	e012      	b.n	8006602 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80065dc:	2340      	movs	r3, #64	; 0x40
 80065de:	2202      	movs	r2, #2
 80065e0:	2181      	movs	r1, #129	; 0x81
 80065e2:	6878      	ldr	r0, [r7, #4]
 80065e4:	f00d fd0d 	bl	8014002 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2201      	movs	r2, #1
 80065ec:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80065ee:	2340      	movs	r3, #64	; 0x40
 80065f0:	2202      	movs	r2, #2
 80065f2:	2101      	movs	r1, #1
 80065f4:	6878      	ldr	r0, [r7, #4]
 80065f6:	f00d fd04 	bl	8014002 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2201      	movs	r2, #1
 80065fe:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006602:	2308      	movs	r3, #8
 8006604:	2203      	movs	r2, #3
 8006606:	2182      	movs	r1, #130	; 0x82
 8006608:	6878      	ldr	r0, [r7, #4]
 800660a:	f00d fcfa 	bl	8014002 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2201      	movs	r2, #1
 8006612:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 8006614:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8006618:	f00d ffa2 	bl	8014560 <malloc>
 800661c:	4603      	mov	r3, r0
 800661e:	461a      	mov	r2, r3
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290

  if(pdev->pClassData == NULL)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800662c:	2b00      	cmp	r3, #0
 800662e:	d102      	bne.n	8006636 <USBD_CDC_Init+0x9e>
  {
    ret = 1U;
 8006630:	2301      	movs	r3, #1
 8006632:	73fb      	strb	r3, [r7, #15]
 8006634:	e026      	b.n	8006684 <USBD_CDC_Init+0xec>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800663c:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8006648:	68bb      	ldr	r3, [r7, #8]
 800664a:	2200      	movs	r2, #0
 800664c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	2200      	movs	r2, #0
 8006654:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	7c1b      	ldrb	r3, [r3, #16]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d109      	bne.n	8006674 <USBD_CDC_Init+0xdc>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006666:	f44f 7300 	mov.w	r3, #512	; 0x200
 800666a:	2101      	movs	r1, #1
 800666c:	6878      	ldr	r0, [r7, #4]
 800666e:	f00d fdb9 	bl	80141e4 <USBD_LL_PrepareReceive>
 8006672:	e007      	b.n	8006684 <USBD_CDC_Init+0xec>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800667a:	2340      	movs	r3, #64	; 0x40
 800667c:	2101      	movs	r1, #1
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	f00d fdb0 	bl	80141e4 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8006684:	7bfb      	ldrb	r3, [r7, #15]
}
 8006686:	4618      	mov	r0, r3
 8006688:	3710      	adds	r7, #16
 800668a:	46bd      	mov	sp, r7
 800668c:	bd80      	pop	{r7, pc}

0800668e <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800668e:	b580      	push	{r7, lr}
 8006690:	b084      	sub	sp, #16
 8006692:	af00      	add	r7, sp, #0
 8006694:	6078      	str	r0, [r7, #4]
 8006696:	460b      	mov	r3, r1
 8006698:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800669a:	2300      	movs	r3, #0
 800669c:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800669e:	2181      	movs	r1, #129	; 0x81
 80066a0:	6878      	ldr	r0, [r7, #4]
 80066a2:	f00d fcd4 	bl	801404e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2200      	movs	r2, #0
 80066aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80066ac:	2101      	movs	r1, #1
 80066ae:	6878      	ldr	r0, [r7, #4]
 80066b0:	f00d fccd 	bl	801404e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2200      	movs	r2, #0
 80066b8:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80066bc:	2182      	movs	r1, #130	; 0x82
 80066be:	6878      	ldr	r0, [r7, #4]
 80066c0:	f00d fcc5 	bl	801404e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2200      	movs	r2, #0
 80066c8:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d00e      	beq.n	80066f2 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 80066e4:	4618      	mov	r0, r3
 80066e6:	f00d ff43 	bl	8014570 <free>
    pdev->pClassData = NULL;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2200      	movs	r2, #0
 80066ee:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
  }

  return ret;
 80066f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80066f4:	4618      	mov	r0, r3
 80066f6:	3710      	adds	r7, #16
 80066f8:	46bd      	mov	sp, r7
 80066fa:	bd80      	pop	{r7, pc}

080066fc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b086      	sub	sp, #24
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
 8006704:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800670c:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800670e:	2300      	movs	r3, #0
 8006710:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8006712:	2300      	movs	r3, #0
 8006714:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8006716:	2300      	movs	r3, #0
 8006718:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	781b      	ldrb	r3, [r3, #0]
 800671e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006722:	2b00      	cmp	r3, #0
 8006724:	d039      	beq.n	800679a <USBD_CDC_Setup+0x9e>
 8006726:	2b20      	cmp	r3, #32
 8006728:	d17c      	bne.n	8006824 <USBD_CDC_Setup+0x128>
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	88db      	ldrh	r3, [r3, #6]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d029      	beq.n	8006786 <USBD_CDC_Setup+0x8a>
    {
      if (req->bmRequest & 0x80U)
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	781b      	ldrb	r3, [r3, #0]
 8006736:	b25b      	sxtb	r3, r3
 8006738:	2b00      	cmp	r3, #0
 800673a:	da11      	bge.n	8006760 <USBD_CDC_Setup+0x64>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006742:	689b      	ldr	r3, [r3, #8]
 8006744:	683a      	ldr	r2, [r7, #0]
 8006746:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)(void *)hcdc->data,
 8006748:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800674a:	683a      	ldr	r2, [r7, #0]
 800674c:	88d2      	ldrh	r2, [r2, #6]
 800674e:	4798      	blx	r3
                                                          req->wLength);

          USBD_CtlSendData (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006750:	6939      	ldr	r1, [r7, #16]
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	88db      	ldrh	r3, [r3, #6]
 8006756:	461a      	mov	r2, r3
 8006758:	6878      	ldr	r0, [r7, #4]
 800675a:	f001 f99b 	bl	8007a94 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)(void *)req, 0U);
    }
    break;
 800675e:	e068      	b.n	8006832 <USBD_CDC_Setup+0x136>
        hcdc->CmdOpCode = req->bRequest;
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	785a      	ldrb	r2, [r3, #1]
 8006764:	693b      	ldr	r3, [r7, #16]
 8006766:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	88db      	ldrh	r3, [r3, #6]
 800676e:	b2da      	uxtb	r2, r3
 8006770:	693b      	ldr	r3, [r7, #16]
 8006772:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        USBD_CtlPrepareRx (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006776:	6939      	ldr	r1, [r7, #16]
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	88db      	ldrh	r3, [r3, #6]
 800677c:	461a      	mov	r2, r3
 800677e:	6878      	ldr	r0, [r7, #4]
 8006780:	f001 f9b6 	bl	8007af0 <USBD_CtlPrepareRx>
    break;
 8006784:	e055      	b.n	8006832 <USBD_CDC_Setup+0x136>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800678c:	689b      	ldr	r3, [r3, #8]
 800678e:	683a      	ldr	r2, [r7, #0]
 8006790:	7850      	ldrb	r0, [r2, #1]
 8006792:	2200      	movs	r2, #0
 8006794:	6839      	ldr	r1, [r7, #0]
 8006796:	4798      	blx	r3
    break;
 8006798:	e04b      	b.n	8006832 <USBD_CDC_Setup+0x136>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	785b      	ldrb	r3, [r3, #1]
 800679e:	2b0a      	cmp	r3, #10
 80067a0:	d017      	beq.n	80067d2 <USBD_CDC_Setup+0xd6>
 80067a2:	2b0b      	cmp	r3, #11
 80067a4:	d029      	beq.n	80067fa <USBD_CDC_Setup+0xfe>
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d133      	bne.n	8006812 <USBD_CDC_Setup+0x116>
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 80067b0:	2b03      	cmp	r3, #3
 80067b2:	d107      	bne.n	80067c4 <USBD_CDC_Setup+0xc8>
      {
        USBD_CtlSendData (pdev, (uint8_t *)(void *)&status_info, 2U);
 80067b4:	f107 030c 	add.w	r3, r7, #12
 80067b8:	2202      	movs	r2, #2
 80067ba:	4619      	mov	r1, r3
 80067bc:	6878      	ldr	r0, [r7, #4]
 80067be:	f001 f969 	bl	8007a94 <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
			  ret = USBD_FAIL;
      }
      break;
 80067c2:	e02e      	b.n	8006822 <USBD_CDC_Setup+0x126>
        USBD_CtlError (pdev, req);
 80067c4:	6839      	ldr	r1, [r7, #0]
 80067c6:	6878      	ldr	r0, [r7, #4]
 80067c8:	f001 f8f9 	bl	80079be <USBD_CtlError>
			  ret = USBD_FAIL;
 80067cc:	2302      	movs	r3, #2
 80067ce:	75fb      	strb	r3, [r7, #23]
      break;
 80067d0:	e027      	b.n	8006822 <USBD_CDC_Setup+0x126>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 80067d8:	2b03      	cmp	r3, #3
 80067da:	d107      	bne.n	80067ec <USBD_CDC_Setup+0xf0>
      {
        USBD_CtlSendData (pdev, &ifalt, 1U);
 80067dc:	f107 030f 	add.w	r3, r7, #15
 80067e0:	2201      	movs	r2, #1
 80067e2:	4619      	mov	r1, r3
 80067e4:	6878      	ldr	r0, [r7, #4]
 80067e6:	f001 f955 	bl	8007a94 <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
			  ret = USBD_FAIL;
      }
      break;
 80067ea:	e01a      	b.n	8006822 <USBD_CDC_Setup+0x126>
        USBD_CtlError (pdev, req);
 80067ec:	6839      	ldr	r1, [r7, #0]
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f001 f8e5 	bl	80079be <USBD_CtlError>
			  ret = USBD_FAIL;
 80067f4:	2302      	movs	r3, #2
 80067f6:	75fb      	strb	r3, [r7, #23]
      break;
 80067f8:	e013      	b.n	8006822 <USBD_CDC_Setup+0x126>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8006800:	2b03      	cmp	r3, #3
 8006802:	d00d      	beq.n	8006820 <USBD_CDC_Setup+0x124>
      {
        USBD_CtlError (pdev, req);
 8006804:	6839      	ldr	r1, [r7, #0]
 8006806:	6878      	ldr	r0, [r7, #4]
 8006808:	f001 f8d9 	bl	80079be <USBD_CtlError>
			  ret = USBD_FAIL;
 800680c:	2302      	movs	r3, #2
 800680e:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8006810:	e006      	b.n	8006820 <USBD_CDC_Setup+0x124>

    default:
      USBD_CtlError (pdev, req);
 8006812:	6839      	ldr	r1, [r7, #0]
 8006814:	6878      	ldr	r0, [r7, #4]
 8006816:	f001 f8d2 	bl	80079be <USBD_CtlError>
      ret = USBD_FAIL;
 800681a:	2302      	movs	r3, #2
 800681c:	75fb      	strb	r3, [r7, #23]
      break;
 800681e:	e000      	b.n	8006822 <USBD_CDC_Setup+0x126>
      break;
 8006820:	bf00      	nop
    }
    break;
 8006822:	e006      	b.n	8006832 <USBD_CDC_Setup+0x136>

  default:
    USBD_CtlError (pdev, req);
 8006824:	6839      	ldr	r1, [r7, #0]
 8006826:	6878      	ldr	r0, [r7, #4]
 8006828:	f001 f8c9 	bl	80079be <USBD_CtlError>
    ret = USBD_FAIL;
 800682c:	2302      	movs	r3, #2
 800682e:	75fb      	strb	r3, [r7, #23]
    break;
 8006830:	bf00      	nop
  }

  return ret;
 8006832:	7dfb      	ldrb	r3, [r7, #23]
}
 8006834:	4618      	mov	r0, r3
 8006836:	3718      	adds	r7, #24
 8006838:	46bd      	mov	sp, r7
 800683a:	bd80      	pop	{r7, pc}

0800683c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800683c:	b580      	push	{r7, lr}
 800683e:	b084      	sub	sp, #16
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
 8006844:	460b      	mov	r3, r1
 8006846:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)pdev->pClassData;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800684e:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8006856:	60bb      	str	r3, [r7, #8]

  if(pdev->pClassData != NULL)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800685e:	2b00      	cmp	r3, #0
 8006860:	d03a      	beq.n	80068d8 <USBD_CDC_DataIn+0x9c>
  {
    if((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8006862:	78fa      	ldrb	r2, [r7, #3]
 8006864:	6879      	ldr	r1, [r7, #4]
 8006866:	4613      	mov	r3, r2
 8006868:	009b      	lsls	r3, r3, #2
 800686a:	4413      	add	r3, r2
 800686c:	009b      	lsls	r3, r3, #2
 800686e:	440b      	add	r3, r1
 8006870:	331c      	adds	r3, #28
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	2b00      	cmp	r3, #0
 8006876:	d029      	beq.n	80068cc <USBD_CDC_DataIn+0x90>
 8006878:	78fa      	ldrb	r2, [r7, #3]
 800687a:	6879      	ldr	r1, [r7, #4]
 800687c:	4613      	mov	r3, r2
 800687e:	009b      	lsls	r3, r3, #2
 8006880:	4413      	add	r3, r2
 8006882:	009b      	lsls	r3, r3, #2
 8006884:	440b      	add	r3, r1
 8006886:	331c      	adds	r3, #28
 8006888:	681a      	ldr	r2, [r3, #0]
 800688a:	78f9      	ldrb	r1, [r7, #3]
 800688c:	68b8      	ldr	r0, [r7, #8]
 800688e:	460b      	mov	r3, r1
 8006890:	00db      	lsls	r3, r3, #3
 8006892:	1a5b      	subs	r3, r3, r1
 8006894:	009b      	lsls	r3, r3, #2
 8006896:	4403      	add	r3, r0
 8006898:	3344      	adds	r3, #68	; 0x44
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	fbb2 f1f3 	udiv	r1, r2, r3
 80068a0:	fb03 f301 	mul.w	r3, r3, r1
 80068a4:	1ad3      	subs	r3, r2, r3
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d110      	bne.n	80068cc <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 80068aa:	78fa      	ldrb	r2, [r7, #3]
 80068ac:	6879      	ldr	r1, [r7, #4]
 80068ae:	4613      	mov	r3, r2
 80068b0:	009b      	lsls	r3, r3, #2
 80068b2:	4413      	add	r3, r2
 80068b4:	009b      	lsls	r3, r3, #2
 80068b6:	440b      	add	r3, r1
 80068b8:	331c      	adds	r3, #28
 80068ba:	2200      	movs	r2, #0
 80068bc:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit (pdev, epnum, NULL, 0U);
 80068be:	78f9      	ldrb	r1, [r7, #3]
 80068c0:	2300      	movs	r3, #0
 80068c2:	2200      	movs	r2, #0
 80068c4:	6878      	ldr	r0, [r7, #4]
 80068c6:	f00d fc6a 	bl	801419e <USBD_LL_Transmit>
 80068ca:	e003      	b.n	80068d4 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	2200      	movs	r2, #0
 80068d0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 80068d4:	2300      	movs	r3, #0
 80068d6:	e000      	b.n	80068da <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 80068d8:	2302      	movs	r3, #2
  }
}
 80068da:	4618      	mov	r0, r3
 80068dc:	3710      	adds	r7, #16
 80068de:	46bd      	mov	sp, r7
 80068e0:	bd80      	pop	{r7, pc}

080068e2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80068e2:	b580      	push	{r7, lr}
 80068e4:	b084      	sub	sp, #16
 80068e6:	af00      	add	r7, sp, #0
 80068e8:	6078      	str	r0, [r7, #4]
 80068ea:	460b      	mov	r3, r1
 80068ec:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 80068f4:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 80068f6:	78fb      	ldrb	r3, [r7, #3]
 80068f8:	4619      	mov	r1, r3
 80068fa:	6878      	ldr	r0, [r7, #4]
 80068fc:	f00d fc95 	bl	801422a <USBD_LL_GetRxDataSize>
 8006900:	4602      	mov	r2, r0
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800690e:	2b00      	cmp	r3, #0
 8006910:	d00d      	beq.n	800692e <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006918:	68db      	ldr	r3, [r3, #12]
 800691a:	68fa      	ldr	r2, [r7, #12]
 800691c:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8006920:	68fa      	ldr	r2, [r7, #12]
 8006922:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8006926:	4611      	mov	r1, r2
 8006928:	4798      	blx	r3

    return USBD_OK;
 800692a:	2300      	movs	r3, #0
 800692c:	e000      	b.n	8006930 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800692e:	2302      	movs	r3, #2
  }
}
 8006930:	4618      	mov	r0, r3
 8006932:	3710      	adds	r7, #16
 8006934:	46bd      	mov	sp, r7
 8006936:	bd80      	pop	{r7, pc}

08006938 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b084      	sub	sp, #16
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8006946:	60fb      	str	r3, [r7, #12]

  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800694e:	2b00      	cmp	r3, #0
 8006950:	d015      	beq.n	800697e <USBD_CDC_EP0_RxReady+0x46>
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8006958:	2bff      	cmp	r3, #255	; 0xff
 800695a:	d010      	beq.n	800697e <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006962:	689b      	ldr	r3, [r3, #8]
 8006964:	68fa      	ldr	r2, [r7, #12]
 8006966:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800696a:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800696c:	68fa      	ldr	r2, [r7, #12]
 800696e:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006972:	b292      	uxth	r2, r2
 8006974:	4798      	blx	r3
      hcdc->CmdOpCode = 0xFFU;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	22ff      	movs	r2, #255	; 0xff
 800697a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800697e:	2300      	movs	r3, #0
}
 8006980:	4618      	mov	r0, r3
 8006982:	3710      	adds	r7, #16
 8006984:	46bd      	mov	sp, r7
 8006986:	bd80      	pop	{r7, pc}

08006988 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
 8006988:	b480      	push	{r7}
 800698a:	b083      	sub	sp, #12
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgFSDesc);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2243      	movs	r2, #67	; 0x43
 8006994:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8006996:	4b03      	ldr	r3, [pc, #12]	; (80069a4 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8006998:	4618      	mov	r0, r3
 800699a:	370c      	adds	r7, #12
 800699c:	46bd      	mov	sp, r7
 800699e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a2:	4770      	bx	lr
 80069a4:	20000090 	.word	0x20000090

080069a8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
 80069a8:	b480      	push	{r7}
 80069aa:	b083      	sub	sp, #12
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgHSDesc);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2243      	movs	r2, #67	; 0x43
 80069b4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 80069b6:	4b03      	ldr	r3, [pc, #12]	; (80069c4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80069b8:	4618      	mov	r0, r3
 80069ba:	370c      	adds	r7, #12
 80069bc:	46bd      	mov	sp, r7
 80069be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c2:	4770      	bx	lr
 80069c4:	2000004c 	.word	0x2000004c

080069c8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b083      	sub	sp, #12
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2243      	movs	r2, #67	; 0x43
 80069d4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 80069d6:	4b03      	ldr	r3, [pc, #12]	; (80069e4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80069d8:	4618      	mov	r0, r3
 80069da:	370c      	adds	r7, #12
 80069dc:	46bd      	mov	sp, r7
 80069de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e2:	4770      	bx	lr
 80069e4:	200000d4 	.word	0x200000d4

080069e8 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
 80069e8:	b480      	push	{r7}
 80069ea:	b083      	sub	sp, #12
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	220a      	movs	r2, #10
 80069f4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 80069f6:	4b03      	ldr	r3, [pc, #12]	; (8006a04 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80069f8:	4618      	mov	r0, r3
 80069fa:	370c      	adds	r7, #12
 80069fc:	46bd      	mov	sp, r7
 80069fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a02:	4770      	bx	lr
 8006a04:	20000008 	.word	0x20000008

08006a08 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev,
                                      USBD_CDC_ItfTypeDef *fops)
{
 8006a08:	b480      	push	{r7}
 8006a0a:	b085      	sub	sp, #20
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
 8006a10:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8006a12:	2302      	movs	r3, #2
 8006a14:	73fb      	strb	r3, [r7, #15]

  if(fops != NULL)
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d005      	beq.n	8006a28 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData= fops;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	683a      	ldr	r2, [r7, #0]
 8006a20:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
    ret = USBD_OK;
 8006a24:	2300      	movs	r3, #0
 8006a26:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8006a28:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	3714      	adds	r7, #20
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a34:	4770      	bx	lr

08006a36 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
 8006a36:	b480      	push	{r7}
 8006a38:	b087      	sub	sp, #28
 8006a3a:	af00      	add	r7, sp, #0
 8006a3c:	60f8      	str	r0, [r7, #12]
 8006a3e:	60b9      	str	r1, [r7, #8]
 8006a40:	4613      	mov	r3, r2
 8006a42:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8006a4a:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8006a4c:	697b      	ldr	r3, [r7, #20]
 8006a4e:	68ba      	ldr	r2, [r7, #8]
 8006a50:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8006a54:	88fa      	ldrh	r2, [r7, #6]
 8006a56:	697b      	ldr	r3, [r7, #20]
 8006a58:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8006a5c:	2300      	movs	r3, #0
}
 8006a5e:	4618      	mov	r0, r3
 8006a60:	371c      	adds	r7, #28
 8006a62:	46bd      	mov	sp, r7
 8006a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a68:	4770      	bx	lr

08006a6a <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
 8006a6a:	b480      	push	{r7}
 8006a6c:	b085      	sub	sp, #20
 8006a6e:	af00      	add	r7, sp, #0
 8006a70:	6078      	str	r0, [r7, #4]
 8006a72:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8006a7a:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	683a      	ldr	r2, [r7, #0]
 8006a80:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8006a84:	2300      	movs	r3, #0
}
 8006a86:	4618      	mov	r0, r3
 8006a88:	3714      	adds	r7, #20
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a90:	4770      	bx	lr

08006a92 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006a92:	b580      	push	{r7, lr}
 8006a94:	b084      	sub	sp, #16
 8006a96:	af00      	add	r7, sp, #0
 8006a98:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8006aa0:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d017      	beq.n	8006adc <USBD_CDC_ReceivePacket+0x4a>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	7c1b      	ldrb	r3, [r3, #16]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d109      	bne.n	8006ac8 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006aba:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006abe:	2101      	movs	r1, #1
 8006ac0:	6878      	ldr	r0, [r7, #4]
 8006ac2:	f00d fb8f 	bl	80141e4 <USBD_LL_PrepareReceive>
 8006ac6:	e007      	b.n	8006ad8 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006ace:	2340      	movs	r3, #64	; 0x40
 8006ad0:	2101      	movs	r1, #1
 8006ad2:	6878      	ldr	r0, [r7, #4]
 8006ad4:	f00d fb86 	bl	80141e4 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8006ad8:	2300      	movs	r3, #0
 8006ada:	e000      	b.n	8006ade <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8006adc:	2302      	movs	r3, #2
  }
}
 8006ade:	4618      	mov	r0, r3
 8006ae0:	3710      	adds	r7, #16
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	bd80      	pop	{r7, pc}

08006ae6 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006ae6:	b580      	push	{r7, lr}
 8006ae8:	b084      	sub	sp, #16
 8006aea:	af00      	add	r7, sp, #0
 8006aec:	60f8      	str	r0, [r7, #12]
 8006aee:	60b9      	str	r1, [r7, #8]
 8006af0:	4613      	mov	r3, r2
 8006af2:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d101      	bne.n	8006afe <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8006afa:	2302      	movs	r3, #2
 8006afc:	e01a      	b.n	8006b34 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d003      	beq.n	8006b10 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
  }

  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d003      	beq.n	8006b1e <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	68ba      	ldr	r2, [r7, #8]
 8006b1a:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
  }

  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	2201      	movs	r2, #1
 8006b22:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->id = id;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	79fa      	ldrb	r2, [r7, #7]
 8006b2a:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8006b2c:	68f8      	ldr	r0, [r7, #12]
 8006b2e:	f00d fa01 	bl	8013f34 <USBD_LL_Init>

  return USBD_OK;
 8006b32:	2300      	movs	r3, #0
}
 8006b34:	4618      	mov	r0, r3
 8006b36:	3710      	adds	r7, #16
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	bd80      	pop	{r7, pc}

08006b3c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	b085      	sub	sp, #20
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
 8006b44:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef   status = USBD_OK;
 8006b46:	2300      	movs	r3, #0
 8006b48:	73fb      	strb	r3, [r7, #15]
  if(pclass != 0)
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d006      	beq.n	8006b5e <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	683a      	ldr	r2, [r7, #0]
 8006b54:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
    status = USBD_OK;
 8006b58:	2300      	movs	r3, #0
 8006b5a:	73fb      	strb	r3, [r7, #15]
 8006b5c:	e001      	b.n	8006b62 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8006b5e:	2302      	movs	r3, #2
 8006b60:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006b62:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b64:	4618      	mov	r0, r3
 8006b66:	3714      	adds	r7, #20
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6e:	4770      	bx	lr

08006b70 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b082      	sub	sp, #8
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]

  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8006b78:	6878      	ldr	r0, [r7, #4]
 8006b7a:	f00d fa27 	bl	8013fcc <USBD_LL_Start>

  return USBD_OK;
 8006b7e:	2300      	movs	r3, #0
}
 8006b80:	4618      	mov	r0, r3
 8006b82:	3708      	adds	r7, #8
 8006b84:	46bd      	mov	sp, r7
 8006b86:	bd80      	pop	{r7, pc}

08006b88 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	b083      	sub	sp, #12
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006b90:	2300      	movs	r3, #0
}
 8006b92:	4618      	mov	r0, r3
 8006b94:	370c      	adds	r7, #12
 8006b96:	46bd      	mov	sp, r7
 8006b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9c:	4770      	bx	lr

08006b9e <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8006b9e:	b580      	push	{r7, lr}
 8006ba0:	b084      	sub	sp, #16
 8006ba2:	af00      	add	r7, sp, #0
 8006ba4:	6078      	str	r0, [r7, #4]
 8006ba6:	460b      	mov	r3, r1
 8006ba8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 8006baa:	2302      	movs	r3, #2
 8006bac:	73fb      	strb	r3, [r7, #15]

  if(pdev->pClass != NULL)
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d00c      	beq.n	8006bd2 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0U)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	78fa      	ldrb	r2, [r7, #3]
 8006bc2:	4611      	mov	r1, r2
 8006bc4:	6878      	ldr	r0, [r7, #4]
 8006bc6:	4798      	blx	r3
 8006bc8:	4603      	mov	r3, r0
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d101      	bne.n	8006bd2 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8006bce:	2300      	movs	r3, #0
 8006bd0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8006bd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	3710      	adds	r7, #16
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bd80      	pop	{r7, pc}

08006bdc <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b082      	sub	sp, #8
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
 8006be4:	460b      	mov	r3, r1
 8006be6:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8006bee:	685b      	ldr	r3, [r3, #4]
 8006bf0:	78fa      	ldrb	r2, [r7, #3]
 8006bf2:	4611      	mov	r1, r2
 8006bf4:	6878      	ldr	r0, [r7, #4]
 8006bf6:	4798      	blx	r3
  return USBD_OK;
 8006bf8:	2300      	movs	r3, #0
}
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	3708      	adds	r7, #8
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	bd80      	pop	{r7, pc}

08006c02 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006c02:	b580      	push	{r7, lr}
 8006c04:	b082      	sub	sp, #8
 8006c06:	af00      	add	r7, sp, #0
 8006c08:	6078      	str	r0, [r7, #4]
 8006c0a:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8006c12:	6839      	ldr	r1, [r7, #0]
 8006c14:	4618      	mov	r0, r3
 8006c16:	f000 fe95 	bl	8007944 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2201      	movs	r2, #1
 8006c1e:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

  pdev->ep0_data_len = pdev->request.wLength;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	f8b3 3286 	ldrh.w	r3, [r3, #646]	; 0x286
 8006c28:	461a      	mov	r2, r3
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

  switch (pdev->request.bmRequest & 0x1FU)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
 8006c36:	f003 031f 	and.w	r3, r3, #31
 8006c3a:	2b01      	cmp	r3, #1
 8006c3c:	d00c      	beq.n	8006c58 <USBD_LL_SetupStage+0x56>
 8006c3e:	2b01      	cmp	r3, #1
 8006c40:	d302      	bcc.n	8006c48 <USBD_LL_SetupStage+0x46>
 8006c42:	2b02      	cmp	r3, #2
 8006c44:	d010      	beq.n	8006c68 <USBD_LL_SetupStage+0x66>
 8006c46:	e017      	b.n	8006c78 <USBD_LL_SetupStage+0x76>
  {
  case USB_REQ_RECIPIENT_DEVICE:
    USBD_StdDevReq (pdev, &pdev->request);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8006c4e:	4619      	mov	r1, r3
 8006c50:	6878      	ldr	r0, [r7, #4]
 8006c52:	f000 fa05 	bl	8007060 <USBD_StdDevReq>
    break;
 8006c56:	e01a      	b.n	8006c8e <USBD_LL_SetupStage+0x8c>

  case USB_REQ_RECIPIENT_INTERFACE:
    USBD_StdItfReq(pdev, &pdev->request);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8006c5e:	4619      	mov	r1, r3
 8006c60:	6878      	ldr	r0, [r7, #4]
 8006c62:	f000 fa67 	bl	8007134 <USBD_StdItfReq>
    break;
 8006c66:	e012      	b.n	8006c8e <USBD_LL_SetupStage+0x8c>

  case USB_REQ_RECIPIENT_ENDPOINT:
    USBD_StdEPReq(pdev, &pdev->request);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8006c6e:	4619      	mov	r1, r3
 8006c70:	6878      	ldr	r0, [r7, #4]
 8006c72:	f000 faa5 	bl	80071c0 <USBD_StdEPReq>
    break;
 8006c76:	e00a      	b.n	8006c8e <USBD_LL_SetupStage+0x8c>

  default:
    USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
 8006c7e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006c82:	b2db      	uxtb	r3, r3
 8006c84:	4619      	mov	r1, r3
 8006c86:	6878      	ldr	r0, [r7, #4]
 8006c88:	f00d fa00 	bl	801408c <USBD_LL_StallEP>
    break;
 8006c8c:	bf00      	nop
  }

  return USBD_OK;
 8006c8e:	2300      	movs	r3, #0
}
 8006c90:	4618      	mov	r0, r3
 8006c92:	3708      	adds	r7, #8
 8006c94:	46bd      	mov	sp, r7
 8006c96:	bd80      	pop	{r7, pc}

08006c98 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b086      	sub	sp, #24
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	60f8      	str	r0, [r7, #12]
 8006ca0:	460b      	mov	r3, r1
 8006ca2:	607a      	str	r2, [r7, #4]
 8006ca4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;

  if(epnum == 0U)
 8006ca6:	7afb      	ldrb	r3, [r7, #11]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d14b      	bne.n	8006d44 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8006cb2:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 8006cba:	2b03      	cmp	r3, #3
 8006cbc:	d134      	bne.n	8006d28 <USBD_LL_DataOutStage+0x90>
    {
      if(pep->rem_length > pep->maxpacket)
 8006cbe:	697b      	ldr	r3, [r7, #20]
 8006cc0:	68da      	ldr	r2, [r3, #12]
 8006cc2:	697b      	ldr	r3, [r7, #20]
 8006cc4:	691b      	ldr	r3, [r3, #16]
 8006cc6:	429a      	cmp	r2, r3
 8006cc8:	d919      	bls.n	8006cfe <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -=  pep->maxpacket;
 8006cca:	697b      	ldr	r3, [r7, #20]
 8006ccc:	68da      	ldr	r2, [r3, #12]
 8006cce:	697b      	ldr	r3, [r7, #20]
 8006cd0:	691b      	ldr	r3, [r3, #16]
 8006cd2:	1ad2      	subs	r2, r2, r3
 8006cd4:	697b      	ldr	r3, [r7, #20]
 8006cd6:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx (pdev,
                            pdata,
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006cd8:	697b      	ldr	r3, [r7, #20]
 8006cda:	68da      	ldr	r2, [r3, #12]
 8006cdc:	697b      	ldr	r3, [r7, #20]
 8006cde:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 8006ce0:	429a      	cmp	r2, r3
 8006ce2:	d203      	bcs.n	8006cec <USBD_LL_DataOutStage+0x54>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006ce4:	697b      	ldr	r3, [r7, #20]
 8006ce6:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx (pdev,
 8006ce8:	b29b      	uxth	r3, r3
 8006cea:	e002      	b.n	8006cf2 <USBD_LL_DataOutStage+0x5a>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006cec:	697b      	ldr	r3, [r7, #20]
 8006cee:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 8006cf0:	b29b      	uxth	r3, r3
 8006cf2:	461a      	mov	r2, r3
 8006cf4:	6879      	ldr	r1, [r7, #4]
 8006cf6:	68f8      	ldr	r0, [r7, #12]
 8006cf8:	f000 ff18 	bl	8007b2c <USBD_CtlContinueRx>
 8006cfc:	e038      	b.n	8006d70 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8006d04:	691b      	ldr	r3, [r3, #16]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d00a      	beq.n	8006d20 <USBD_LL_DataOutStage+0x88>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8006d10:	2b03      	cmp	r3, #3
 8006d12:	d105      	bne.n	8006d20 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8006d1a:	691b      	ldr	r3, [r3, #16]
 8006d1c:	68f8      	ldr	r0, [r7, #12]
 8006d1e:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8006d20:	68f8      	ldr	r0, [r7, #12]
 8006d22:	f000 ff15 	bl	8007b50 <USBD_CtlSendStatus>
 8006d26:	e023      	b.n	8006d70 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 8006d2e:	2b05      	cmp	r3, #5
 8006d30:	d11e      	bne.n	8006d70 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	2200      	movs	r2, #0
 8006d36:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
        USBD_LL_StallEP(pdev, 0U);
 8006d3a:	2100      	movs	r1, #0
 8006d3c:	68f8      	ldr	r0, [r7, #12]
 8006d3e:	f00d f9a5 	bl	801408c <USBD_LL_StallEP>
 8006d42:	e015      	b.n	8006d70 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL) &&
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8006d4a:	699b      	ldr	r3, [r3, #24]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d00d      	beq.n	8006d6c <USBD_LL_DataOutStage+0xd4>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
  else if((pdev->pClass->DataOut != NULL) &&
 8006d56:	2b03      	cmp	r3, #3
 8006d58:	d108      	bne.n	8006d6c <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8006d60:	699b      	ldr	r3, [r3, #24]
 8006d62:	7afa      	ldrb	r2, [r7, #11]
 8006d64:	4611      	mov	r1, r2
 8006d66:	68f8      	ldr	r0, [r7, #12]
 8006d68:	4798      	blx	r3
 8006d6a:	e001      	b.n	8006d70 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8006d6c:	2302      	movs	r3, #2
 8006d6e:	e000      	b.n	8006d72 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8006d70:	2300      	movs	r3, #0
}
 8006d72:	4618      	mov	r0, r3
 8006d74:	3718      	adds	r7, #24
 8006d76:	46bd      	mov	sp, r7
 8006d78:	bd80      	pop	{r7, pc}

08006d7a <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev, uint8_t epnum,
                                       uint8_t *pdata)
{
 8006d7a:	b580      	push	{r7, lr}
 8006d7c:	b086      	sub	sp, #24
 8006d7e:	af00      	add	r7, sp, #0
 8006d80:	60f8      	str	r0, [r7, #12]
 8006d82:	460b      	mov	r3, r1
 8006d84:	607a      	str	r2, [r7, #4]
 8006d86:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if(epnum == 0U)
 8006d88:	7afb      	ldrb	r3, [r7, #11]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d17f      	bne.n	8006e8e <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	3314      	adds	r3, #20
 8006d92:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 8006d9a:	2b02      	cmp	r3, #2
 8006d9c:	d15c      	bne.n	8006e58 <USBD_LL_DataInStage+0xde>
    {
      if(pep->rem_length > pep->maxpacket)
 8006d9e:	697b      	ldr	r3, [r7, #20]
 8006da0:	68da      	ldr	r2, [r3, #12]
 8006da2:	697b      	ldr	r3, [r7, #20]
 8006da4:	691b      	ldr	r3, [r3, #16]
 8006da6:	429a      	cmp	r2, r3
 8006da8:	d915      	bls.n	8006dd6 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8006daa:	697b      	ldr	r3, [r7, #20]
 8006dac:	68da      	ldr	r2, [r3, #12]
 8006dae:	697b      	ldr	r3, [r7, #20]
 8006db0:	691b      	ldr	r3, [r3, #16]
 8006db2:	1ad2      	subs	r2, r2, r3
 8006db4:	697b      	ldr	r3, [r7, #20]
 8006db6:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData (pdev, pdata, (uint16_t)pep->rem_length);
 8006db8:	697b      	ldr	r3, [r7, #20]
 8006dba:	68db      	ldr	r3, [r3, #12]
 8006dbc:	b29b      	uxth	r3, r3
 8006dbe:	461a      	mov	r2, r3
 8006dc0:	6879      	ldr	r1, [r7, #4]
 8006dc2:	68f8      	ldr	r0, [r7, #12]
 8006dc4:	f000 fe82 	bl	8007acc <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 8006dc8:	2300      	movs	r3, #0
 8006dca:	2200      	movs	r2, #0
 8006dcc:	2100      	movs	r1, #0
 8006dce:	68f8      	ldr	r0, [r7, #12]
 8006dd0:	f00d fa08 	bl	80141e4 <USBD_LL_PrepareReceive>
 8006dd4:	e04e      	b.n	8006e74 <USBD_LL_DataInStage+0xfa>
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0U) &&
 8006dd6:	697b      	ldr	r3, [r7, #20]
 8006dd8:	689b      	ldr	r3, [r3, #8]
 8006dda:	697a      	ldr	r2, [r7, #20]
 8006ddc:	6912      	ldr	r2, [r2, #16]
 8006dde:	fbb3 f1f2 	udiv	r1, r3, r2
 8006de2:	fb02 f201 	mul.w	r2, r2, r1
 8006de6:	1a9b      	subs	r3, r3, r2
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d11c      	bne.n	8006e26 <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 8006dec:	697b      	ldr	r3, [r7, #20]
 8006dee:	689a      	ldr	r2, [r3, #8]
 8006df0:	697b      	ldr	r3, [r7, #20]
 8006df2:	691b      	ldr	r3, [r3, #16]
        if((pep->total_length % pep->maxpacket == 0U) &&
 8006df4:	429a      	cmp	r2, r3
 8006df6:	d316      	bcc.n	8006e26 <USBD_LL_DataInStage+0xac>
           (pep->total_length < pdev->ep0_data_len))
 8006df8:	697b      	ldr	r3, [r7, #20]
 8006dfa:	689a      	ldr	r2, [r3, #8]
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
           (pep->total_length >= pep->maxpacket) &&
 8006e02:	429a      	cmp	r2, r3
 8006e04:	d20f      	bcs.n	8006e26 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8006e06:	2200      	movs	r2, #0
 8006e08:	2100      	movs	r1, #0
 8006e0a:	68f8      	ldr	r0, [r7, #12]
 8006e0c:	f000 fe5e 	bl	8007acc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	2200      	movs	r2, #0
 8006e14:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 8006e18:	2300      	movs	r3, #0
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	2100      	movs	r1, #0
 8006e1e:	68f8      	ldr	r0, [r7, #12]
 8006e20:	f00d f9e0 	bl	80141e4 <USBD_LL_PrepareReceive>
 8006e24:	e026      	b.n	8006e74 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8006e2c:	68db      	ldr	r3, [r3, #12]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d00a      	beq.n	8006e48 <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8006e38:	2b03      	cmp	r3, #3
 8006e3a:	d105      	bne.n	8006e48 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8006e42:	68db      	ldr	r3, [r3, #12]
 8006e44:	68f8      	ldr	r0, [r7, #12]
 8006e46:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8006e48:	2180      	movs	r1, #128	; 0x80
 8006e4a:	68f8      	ldr	r0, [r7, #12]
 8006e4c:	f00d f91e 	bl	801408c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8006e50:	68f8      	ldr	r0, [r7, #12]
 8006e52:	f000 fe90 	bl	8007b76 <USBD_CtlReceiveStatus>
 8006e56:	e00d      	b.n	8006e74 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 8006e5e:	2b04      	cmp	r3, #4
 8006e60:	d004      	beq.n	8006e6c <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d103      	bne.n	8006e74 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8006e6c:	2180      	movs	r1, #128	; 0x80
 8006e6e:	68f8      	ldr	r0, [r7, #12]
 8006e70:	f00d f90c 	bl	801408c <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	f893 3278 	ldrb.w	r3, [r3, #632]	; 0x278
 8006e7a:	2b01      	cmp	r3, #1
 8006e7c:	d11d      	bne.n	8006eba <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8006e7e:	68f8      	ldr	r0, [r7, #12]
 8006e80:	f7ff fe82 	bl	8006b88 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	2200      	movs	r2, #0
 8006e88:	f883 2278 	strb.w	r2, [r3, #632]	; 0x278
 8006e8c:	e015      	b.n	8006eba <USBD_LL_DataInStage+0x140>
    }
  }
  else if((pdev->pClass->DataIn != NULL) &&
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8006e94:	695b      	ldr	r3, [r3, #20]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d00d      	beq.n	8006eb6 <USBD_LL_DataInStage+0x13c>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
  else if((pdev->pClass->DataIn != NULL) &&
 8006ea0:	2b03      	cmp	r3, #3
 8006ea2:	d108      	bne.n	8006eb6 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8006eaa:	695b      	ldr	r3, [r3, #20]
 8006eac:	7afa      	ldrb	r2, [r7, #11]
 8006eae:	4611      	mov	r1, r2
 8006eb0:	68f8      	ldr	r0, [r7, #12]
 8006eb2:	4798      	blx	r3
 8006eb4:	e001      	b.n	8006eba <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8006eb6:	2302      	movs	r3, #2
 8006eb8:	e000      	b.n	8006ebc <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8006eba:	2300      	movs	r3, #0
}
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	3718      	adds	r7, #24
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	bd80      	pop	{r7, pc}

08006ec4 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b082      	sub	sp, #8
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006ecc:	2340      	movs	r3, #64	; 0x40
 8006ece:	2200      	movs	r2, #0
 8006ed0:	2100      	movs	r1, #0
 8006ed2:	6878      	ldr	r0, [r7, #4]
 8006ed4:	f00d f895 	bl	8014002 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2201      	movs	r2, #1
 8006edc:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2240      	movs	r2, #64	; 0x40
 8006ee4:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006ee8:	2340      	movs	r3, #64	; 0x40
 8006eea:	2200      	movs	r2, #0
 8006eec:	2180      	movs	r1, #128	; 0x80
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	f00d f887 	bl	8014002 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2201      	movs	r2, #1
 8006ef8:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2240      	movs	r2, #64	; 0x40
 8006efe:	625a      	str	r2, [r3, #36]	; 0x24
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2201      	movs	r2, #1
 8006f04:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->ep0_state = USBD_EP0_IDLE;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->dev_config= 0U;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2200      	movs	r2, #0
 8006f14:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2200      	movs	r2, #0
 8006f1a:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c

  if (pdev->pClassData)
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d009      	beq.n	8006f3c <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8006f2e:	685b      	ldr	r3, [r3, #4]
 8006f30:	687a      	ldr	r2, [r7, #4]
 8006f32:	6852      	ldr	r2, [r2, #4]
 8006f34:	b2d2      	uxtb	r2, r2
 8006f36:	4611      	mov	r1, r2
 8006f38:	6878      	ldr	r0, [r7, #4]
 8006f3a:	4798      	blx	r3
  }

  return USBD_OK;
 8006f3c:	2300      	movs	r3, #0
}
 8006f3e:	4618      	mov	r0, r3
 8006f40:	3708      	adds	r7, #8
 8006f42:	46bd      	mov	sp, r7
 8006f44:	bd80      	pop	{r7, pc}

08006f46 <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 8006f46:	b480      	push	{r7}
 8006f48:	b083      	sub	sp, #12
 8006f4a:	af00      	add	r7, sp, #0
 8006f4c:	6078      	str	r0, [r7, #4]
 8006f4e:	460b      	mov	r3, r1
 8006f50:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	78fa      	ldrb	r2, [r7, #3]
 8006f56:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 8006f58:	2300      	movs	r3, #0
}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	370c      	adds	r7, #12
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f64:	4770      	bx	lr

08006f66 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 8006f66:	b480      	push	{r7}
 8006f68:	b083      	sub	sp, #12
 8006f6a:	af00      	add	r7, sp, #0
 8006f6c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	f893 2274 	ldrb.w	r2, [r3, #628]	; 0x274
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	f883 2275 	strb.w	r2, [r3, #629]	; 0x275
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2204      	movs	r2, #4
 8006f7e:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  return USBD_OK;
 8006f82:	2300      	movs	r3, #0
}
 8006f84:	4618      	mov	r0, r3
 8006f86:	370c      	adds	r7, #12
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8e:	4770      	bx	lr

08006f90 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 8006f90:	b480      	push	{r7}
 8006f92:	b083      	sub	sp, #12
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	f893 2275 	ldrb.w	r2, [r3, #629]	; 0x275
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  return USBD_OK;
 8006fa4:	2300      	movs	r3, #0
}
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	370c      	adds	r7, #12
 8006faa:	46bd      	mov	sp, r7
 8006fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb0:	4770      	bx	lr

08006fb2 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8006fb2:	b580      	push	{r7, lr}
 8006fb4:	b082      	sub	sp, #8
 8006fb6:	af00      	add	r7, sp, #0
 8006fb8:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8006fc0:	2b03      	cmp	r3, #3
 8006fc2:	d10b      	bne.n	8006fdc <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8006fca:	69db      	ldr	r3, [r3, #28]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d005      	beq.n	8006fdc <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8006fd6:	69db      	ldr	r3, [r3, #28]
 8006fd8:	6878      	ldr	r0, [r7, #4]
 8006fda:	4798      	blx	r3
    }
  }
  return USBD_OK;
 8006fdc:	2300      	movs	r3, #0
}
 8006fde:	4618      	mov	r0, r3
 8006fe0:	3708      	adds	r7, #8
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	bd80      	pop	{r7, pc}

08006fe6 <USBD_LL_IsoINIncomplete>:
*         Handle iso in incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 8006fe6:	b480      	push	{r7}
 8006fe8:	b083      	sub	sp, #12
 8006fea:	af00      	add	r7, sp, #0
 8006fec:	6078      	str	r0, [r7, #4]
 8006fee:	460b      	mov	r3, r1
 8006ff0:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8006ff2:	2300      	movs	r3, #0
}
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	370c      	adds	r7, #12
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffe:	4770      	bx	lr

08007000 <USBD_LL_IsoOUTIncomplete>:
*         Handle iso out incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 8007000:	b480      	push	{r7}
 8007002:	b083      	sub	sp, #12
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
 8007008:	460b      	mov	r3, r1
 800700a:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800700c:	2300      	movs	r3, #0
}
 800700e:	4618      	mov	r0, r3
 8007010:	370c      	adds	r7, #12
 8007012:	46bd      	mov	sp, r7
 8007014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007018:	4770      	bx	lr

0800701a <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef  *pdev)
{
 800701a:	b480      	push	{r7}
 800701c:	b083      	sub	sp, #12
 800701e:	af00      	add	r7, sp, #0
 8007020:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007022:	2300      	movs	r3, #0
}
 8007024:	4618      	mov	r0, r3
 8007026:	370c      	adds	r7, #12
 8007028:	46bd      	mov	sp, r7
 800702a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702e:	4770      	bx	lr

08007030 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b082      	sub	sp, #8
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2201      	movs	r2, #1
 800703c:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8007046:	685b      	ldr	r3, [r3, #4]
 8007048:	687a      	ldr	r2, [r7, #4]
 800704a:	6852      	ldr	r2, [r2, #4]
 800704c:	b2d2      	uxtb	r2, r2
 800704e:	4611      	mov	r1, r2
 8007050:	6878      	ldr	r0, [r7, #4]
 8007052:	4798      	blx	r3

  return USBD_OK;
 8007054:	2300      	movs	r3, #0
}
 8007056:	4618      	mov	r0, r3
 8007058:	3708      	adds	r7, #8
 800705a:	46bd      	mov	sp, r7
 800705c:	bd80      	pop	{r7, pc}
	...

08007060 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b084      	sub	sp, #16
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
 8007068:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800706a:	2300      	movs	r3, #0
 800706c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	781b      	ldrb	r3, [r3, #0]
 8007072:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007076:	2b20      	cmp	r3, #32
 8007078:	d004      	beq.n	8007084 <USBD_StdDevReq+0x24>
 800707a:	2b40      	cmp	r3, #64	; 0x40
 800707c:	d002      	beq.n	8007084 <USBD_StdDevReq+0x24>
 800707e:	2b00      	cmp	r3, #0
 8007080:	d008      	beq.n	8007094 <USBD_StdDevReq+0x34>
 8007082:	e04c      	b.n	800711e <USBD_StdDevReq+0xbe>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup(pdev, req);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800708a:	689b      	ldr	r3, [r3, #8]
 800708c:	6839      	ldr	r1, [r7, #0]
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	4798      	blx	r3
    break;
 8007092:	e049      	b.n	8007128 <USBD_StdDevReq+0xc8>

  case USB_REQ_TYPE_STANDARD:

    switch (req->bRequest)
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	785b      	ldrb	r3, [r3, #1]
 8007098:	2b09      	cmp	r3, #9
 800709a:	d83a      	bhi.n	8007112 <USBD_StdDevReq+0xb2>
 800709c:	a201      	add	r2, pc, #4	; (adr r2, 80070a4 <USBD_StdDevReq+0x44>)
 800709e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070a2:	bf00      	nop
 80070a4:	080070f5 	.word	0x080070f5
 80070a8:	08007109 	.word	0x08007109
 80070ac:	08007113 	.word	0x08007113
 80070b0:	080070ff 	.word	0x080070ff
 80070b4:	08007113 	.word	0x08007113
 80070b8:	080070d7 	.word	0x080070d7
 80070bc:	080070cd 	.word	0x080070cd
 80070c0:	08007113 	.word	0x08007113
 80070c4:	080070eb 	.word	0x080070eb
 80070c8:	080070e1 	.word	0x080070e1
    {
    case USB_REQ_GET_DESCRIPTOR:

      USBD_GetDescriptor (pdev, req);
 80070cc:	6839      	ldr	r1, [r7, #0]
 80070ce:	6878      	ldr	r0, [r7, #4]
 80070d0:	f000 f9d2 	bl	8007478 <USBD_GetDescriptor>
      break;
 80070d4:	e022      	b.n	800711c <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress (pdev, req);
 80070d6:	6839      	ldr	r1, [r7, #0]
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	f000 fac7 	bl	800766c <USBD_SetAddress>
      break;
 80070de:	e01d      	b.n	800711c <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_CONFIGURATION:
      USBD_SetConfig (pdev, req);
 80070e0:	6839      	ldr	r1, [r7, #0]
 80070e2:	6878      	ldr	r0, [r7, #4]
 80070e4:	f000 fb04 	bl	80076f0 <USBD_SetConfig>
      break;
 80070e8:	e018      	b.n	800711c <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig (pdev, req);
 80070ea:	6839      	ldr	r1, [r7, #0]
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	f000 fb8d 	bl	800780c <USBD_GetConfig>
      break;
 80070f2:	e013      	b.n	800711c <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus (pdev, req);
 80070f4:	6839      	ldr	r1, [r7, #0]
 80070f6:	6878      	ldr	r0, [r7, #4]
 80070f8:	f000 fbbc 	bl	8007874 <USBD_GetStatus>
      break;
 80070fc:	e00e      	b.n	800711c <USBD_StdDevReq+0xbc>


    case USB_REQ_SET_FEATURE:
      USBD_SetFeature (pdev, req);
 80070fe:	6839      	ldr	r1, [r7, #0]
 8007100:	6878      	ldr	r0, [r7, #4]
 8007102:	f000 fbea 	bl	80078da <USBD_SetFeature>
      break;
 8007106:	e009      	b.n	800711c <USBD_StdDevReq+0xbc>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature (pdev, req);
 8007108:	6839      	ldr	r1, [r7, #0]
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	f000 fbf9 	bl	8007902 <USBD_ClrFeature>
      break;
 8007110:	e004      	b.n	800711c <USBD_StdDevReq+0xbc>

    default:
      USBD_CtlError(pdev, req);
 8007112:	6839      	ldr	r1, [r7, #0]
 8007114:	6878      	ldr	r0, [r7, #4]
 8007116:	f000 fc52 	bl	80079be <USBD_CtlError>
      break;
 800711a:	bf00      	nop
    }
    break;
 800711c:	e004      	b.n	8007128 <USBD_StdDevReq+0xc8>

  default:
    USBD_CtlError(pdev, req);
 800711e:	6839      	ldr	r1, [r7, #0]
 8007120:	6878      	ldr	r0, [r7, #4]
 8007122:	f000 fc4c 	bl	80079be <USBD_CtlError>
    break;
 8007126:	bf00      	nop
  }

  return ret;
 8007128:	7bfb      	ldrb	r3, [r7, #15]
}
 800712a:	4618      	mov	r0, r3
 800712c:	3710      	adds	r7, #16
 800712e:	46bd      	mov	sp, r7
 8007130:	bd80      	pop	{r7, pc}
 8007132:	bf00      	nop

08007134 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8007134:	b580      	push	{r7, lr}
 8007136:	b084      	sub	sp, #16
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
 800713c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800713e:	2300      	movs	r3, #0
 8007140:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007142:	683b      	ldr	r3, [r7, #0]
 8007144:	781b      	ldrb	r3, [r3, #0]
 8007146:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800714a:	2b20      	cmp	r3, #32
 800714c:	d003      	beq.n	8007156 <USBD_StdItfReq+0x22>
 800714e:	2b40      	cmp	r3, #64	; 0x40
 8007150:	d001      	beq.n	8007156 <USBD_StdItfReq+0x22>
 8007152:	2b00      	cmp	r3, #0
 8007154:	d12a      	bne.n	80071ac <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800715c:	3b01      	subs	r3, #1
 800715e:	2b02      	cmp	r3, #2
 8007160:	d81d      	bhi.n	800719e <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	889b      	ldrh	r3, [r3, #4]
 8007166:	b2db      	uxtb	r3, r3
 8007168:	2b01      	cmp	r3, #1
 800716a:	d813      	bhi.n	8007194 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8007172:	689b      	ldr	r3, [r3, #8]
 8007174:	6839      	ldr	r1, [r7, #0]
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	4798      	blx	r3
 800717a:	4603      	mov	r3, r0
 800717c:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	88db      	ldrh	r3, [r3, #6]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d110      	bne.n	80071a8 <USBD_StdItfReq+0x74>
 8007186:	7bfb      	ldrb	r3, [r7, #15]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d10d      	bne.n	80071a8 <USBD_StdItfReq+0x74>
        {
          USBD_CtlSendStatus(pdev);
 800718c:	6878      	ldr	r0, [r7, #4]
 800718e:	f000 fcdf 	bl	8007b50 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 8007192:	e009      	b.n	80071a8 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 8007194:	6839      	ldr	r1, [r7, #0]
 8007196:	6878      	ldr	r0, [r7, #4]
 8007198:	f000 fc11 	bl	80079be <USBD_CtlError>
      break;
 800719c:	e004      	b.n	80071a8 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800719e:	6839      	ldr	r1, [r7, #0]
 80071a0:	6878      	ldr	r0, [r7, #4]
 80071a2:	f000 fc0c 	bl	80079be <USBD_CtlError>
      break;
 80071a6:	e000      	b.n	80071aa <USBD_StdItfReq+0x76>
      break;
 80071a8:	bf00      	nop
    }
    break;
 80071aa:	e004      	b.n	80071b6 <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 80071ac:	6839      	ldr	r1, [r7, #0]
 80071ae:	6878      	ldr	r0, [r7, #4]
 80071b0:	f000 fc05 	bl	80079be <USBD_CtlError>
    break;
 80071b4:	bf00      	nop
  }

  return USBD_OK;
 80071b6:	2300      	movs	r3, #0
}
 80071b8:	4618      	mov	r0, r3
 80071ba:	3710      	adds	r7, #16
 80071bc:	46bd      	mov	sp, r7
 80071be:	bd80      	pop	{r7, pc}

080071c0 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b084      	sub	sp, #16
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
 80071c8:	6039      	str	r1, [r7, #0]

  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80071ca:	2300      	movs	r3, #0
 80071cc:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	889b      	ldrh	r3, [r3, #4]
 80071d2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	781b      	ldrb	r3, [r3, #0]
 80071d8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80071dc:	2b20      	cmp	r3, #32
 80071de:	d004      	beq.n	80071ea <USBD_StdEPReq+0x2a>
 80071e0:	2b40      	cmp	r3, #64	; 0x40
 80071e2:	d002      	beq.n	80071ea <USBD_StdEPReq+0x2a>
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d008      	beq.n	80071fa <USBD_StdEPReq+0x3a>
 80071e8:	e13b      	b.n	8007462 <USBD_StdEPReq+0x2a2>
  {

  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup (pdev, req);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 80071f0:	689b      	ldr	r3, [r3, #8]
 80071f2:	6839      	ldr	r1, [r7, #0]
 80071f4:	6878      	ldr	r0, [r7, #4]
 80071f6:	4798      	blx	r3
    break;
 80071f8:	e138      	b.n	800746c <USBD_StdEPReq+0x2ac>

  case USB_REQ_TYPE_STANDARD:
    /* Check if it is a class request */
    if ((req->bmRequest & 0x60U) == 0x20U)
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	781b      	ldrb	r3, [r3, #0]
 80071fe:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007202:	2b20      	cmp	r3, #32
 8007204:	d10a      	bne.n	800721c <USBD_StdEPReq+0x5c>
    {
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800720c:	689b      	ldr	r3, [r3, #8]
 800720e:	6839      	ldr	r1, [r7, #0]
 8007210:	6878      	ldr	r0, [r7, #4]
 8007212:	4798      	blx	r3
 8007214:	4603      	mov	r3, r0
 8007216:	73fb      	strb	r3, [r7, #15]

      return ret;
 8007218:	7bfb      	ldrb	r3, [r7, #15]
 800721a:	e128      	b.n	800746e <USBD_StdEPReq+0x2ae>
    }

    switch (req->bRequest)
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	785b      	ldrb	r3, [r3, #1]
 8007220:	2b01      	cmp	r3, #1
 8007222:	d03e      	beq.n	80072a2 <USBD_StdEPReq+0xe2>
 8007224:	2b03      	cmp	r3, #3
 8007226:	d002      	beq.n	800722e <USBD_StdEPReq+0x6e>
 8007228:	2b00      	cmp	r3, #0
 800722a:	d070      	beq.n	800730e <USBD_StdEPReq+0x14e>
 800722c:	e113      	b.n	8007456 <USBD_StdEPReq+0x296>
    {

    case USB_REQ_SET_FEATURE :

      switch (pdev->dev_state)
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8007234:	2b02      	cmp	r3, #2
 8007236:	d002      	beq.n	800723e <USBD_StdEPReq+0x7e>
 8007238:	2b03      	cmp	r3, #3
 800723a:	d015      	beq.n	8007268 <USBD_StdEPReq+0xa8>
 800723c:	e02b      	b.n	8007296 <USBD_StdEPReq+0xd6>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800723e:	7bbb      	ldrb	r3, [r7, #14]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d00c      	beq.n	800725e <USBD_StdEPReq+0x9e>
 8007244:	7bbb      	ldrb	r3, [r7, #14]
 8007246:	2b80      	cmp	r3, #128	; 0x80
 8007248:	d009      	beq.n	800725e <USBD_StdEPReq+0x9e>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 800724a:	7bbb      	ldrb	r3, [r7, #14]
 800724c:	4619      	mov	r1, r3
 800724e:	6878      	ldr	r0, [r7, #4]
 8007250:	f00c ff1c 	bl	801408c <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 8007254:	2180      	movs	r1, #128	; 0x80
 8007256:	6878      	ldr	r0, [r7, #4]
 8007258:	f00c ff18 	bl	801408c <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800725c:	e020      	b.n	80072a0 <USBD_StdEPReq+0xe0>
          USBD_CtlError(pdev, req);
 800725e:	6839      	ldr	r1, [r7, #0]
 8007260:	6878      	ldr	r0, [r7, #4]
 8007262:	f000 fbac 	bl	80079be <USBD_CtlError>
        break;
 8007266:	e01b      	b.n	80072a0 <USBD_StdEPReq+0xe0>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	885b      	ldrh	r3, [r3, #2]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d10e      	bne.n	800728e <USBD_StdEPReq+0xce>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007270:	7bbb      	ldrb	r3, [r7, #14]
 8007272:	2b00      	cmp	r3, #0
 8007274:	d00b      	beq.n	800728e <USBD_StdEPReq+0xce>
 8007276:	7bbb      	ldrb	r3, [r7, #14]
 8007278:	2b80      	cmp	r3, #128	; 0x80
 800727a:	d008      	beq.n	800728e <USBD_StdEPReq+0xce>
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	88db      	ldrh	r3, [r3, #6]
 8007280:	2b00      	cmp	r3, #0
 8007282:	d104      	bne.n	800728e <USBD_StdEPReq+0xce>
          {
            USBD_LL_StallEP(pdev, ep_addr);
 8007284:	7bbb      	ldrb	r3, [r7, #14]
 8007286:	4619      	mov	r1, r3
 8007288:	6878      	ldr	r0, [r7, #4]
 800728a:	f00c feff 	bl	801408c <USBD_LL_StallEP>
          }
        }
        USBD_CtlSendStatus(pdev);
 800728e:	6878      	ldr	r0, [r7, #4]
 8007290:	f000 fc5e 	bl	8007b50 <USBD_CtlSendStatus>

        break;
 8007294:	e004      	b.n	80072a0 <USBD_StdEPReq+0xe0>

      default:
        USBD_CtlError(pdev, req);
 8007296:	6839      	ldr	r1, [r7, #0]
 8007298:	6878      	ldr	r0, [r7, #4]
 800729a:	f000 fb90 	bl	80079be <USBD_CtlError>
        break;
 800729e:	bf00      	nop
      }
      break;
 80072a0:	e0de      	b.n	8007460 <USBD_StdEPReq+0x2a0>

    case USB_REQ_CLEAR_FEATURE :

      switch (pdev->dev_state)
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 80072a8:	2b02      	cmp	r3, #2
 80072aa:	d002      	beq.n	80072b2 <USBD_StdEPReq+0xf2>
 80072ac:	2b03      	cmp	r3, #3
 80072ae:	d015      	beq.n	80072dc <USBD_StdEPReq+0x11c>
 80072b0:	e026      	b.n	8007300 <USBD_StdEPReq+0x140>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80072b2:	7bbb      	ldrb	r3, [r7, #14]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d00c      	beq.n	80072d2 <USBD_StdEPReq+0x112>
 80072b8:	7bbb      	ldrb	r3, [r7, #14]
 80072ba:	2b80      	cmp	r3, #128	; 0x80
 80072bc:	d009      	beq.n	80072d2 <USBD_StdEPReq+0x112>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 80072be:	7bbb      	ldrb	r3, [r7, #14]
 80072c0:	4619      	mov	r1, r3
 80072c2:	6878      	ldr	r0, [r7, #4]
 80072c4:	f00c fee2 	bl	801408c <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 80072c8:	2180      	movs	r1, #128	; 0x80
 80072ca:	6878      	ldr	r0, [r7, #4]
 80072cc:	f00c fede 	bl	801408c <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 80072d0:	e01c      	b.n	800730c <USBD_StdEPReq+0x14c>
          USBD_CtlError(pdev, req);
 80072d2:	6839      	ldr	r1, [r7, #0]
 80072d4:	6878      	ldr	r0, [r7, #4]
 80072d6:	f000 fb72 	bl	80079be <USBD_CtlError>
        break;
 80072da:	e017      	b.n	800730c <USBD_StdEPReq+0x14c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	885b      	ldrh	r3, [r3, #2]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d112      	bne.n	800730a <USBD_StdEPReq+0x14a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 80072e4:	7bbb      	ldrb	r3, [r7, #14]
 80072e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d004      	beq.n	80072f8 <USBD_StdEPReq+0x138>
          {
            USBD_LL_ClearStallEP(pdev, ep_addr);
 80072ee:	7bbb      	ldrb	r3, [r7, #14]
 80072f0:	4619      	mov	r1, r3
 80072f2:	6878      	ldr	r0, [r7, #4]
 80072f4:	f00c fee9 	bl	80140ca <USBD_LL_ClearStallEP>
          }
          USBD_CtlSendStatus(pdev);
 80072f8:	6878      	ldr	r0, [r7, #4]
 80072fa:	f000 fc29 	bl	8007b50 <USBD_CtlSendStatus>
        }
        break;
 80072fe:	e004      	b.n	800730a <USBD_StdEPReq+0x14a>

      default:
        USBD_CtlError(pdev, req);
 8007300:	6839      	ldr	r1, [r7, #0]
 8007302:	6878      	ldr	r0, [r7, #4]
 8007304:	f000 fb5b 	bl	80079be <USBD_CtlError>
        break;
 8007308:	e000      	b.n	800730c <USBD_StdEPReq+0x14c>
        break;
 800730a:	bf00      	nop
      }
      break;
 800730c:	e0a8      	b.n	8007460 <USBD_StdEPReq+0x2a0>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8007314:	2b02      	cmp	r3, #2
 8007316:	d002      	beq.n	800731e <USBD_StdEPReq+0x15e>
 8007318:	2b03      	cmp	r3, #3
 800731a:	d031      	beq.n	8007380 <USBD_StdEPReq+0x1c0>
 800731c:	e095      	b.n	800744a <USBD_StdEPReq+0x28a>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800731e:	7bbb      	ldrb	r3, [r7, #14]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d007      	beq.n	8007334 <USBD_StdEPReq+0x174>
 8007324:	7bbb      	ldrb	r3, [r7, #14]
 8007326:	2b80      	cmp	r3, #128	; 0x80
 8007328:	d004      	beq.n	8007334 <USBD_StdEPReq+0x174>
        {
          USBD_CtlError(pdev, req);
 800732a:	6839      	ldr	r1, [r7, #0]
 800732c:	6878      	ldr	r0, [r7, #4]
 800732e:	f000 fb46 	bl	80079be <USBD_CtlError>
          break;
 8007332:	e08f      	b.n	8007454 <USBD_StdEPReq+0x294>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 8007334:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007338:	2b00      	cmp	r3, #0
 800733a:	da0b      	bge.n	8007354 <USBD_StdEPReq+0x194>
 800733c:	7bbb      	ldrb	r3, [r7, #14]
 800733e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007342:	4613      	mov	r3, r2
 8007344:	009b      	lsls	r3, r3, #2
 8007346:	4413      	add	r3, r2
 8007348:	009b      	lsls	r3, r3, #2
 800734a:	3310      	adds	r3, #16
 800734c:	687a      	ldr	r2, [r7, #4]
 800734e:	4413      	add	r3, r2
 8007350:	3304      	adds	r3, #4
 8007352:	e00a      	b.n	800736a <USBD_StdEPReq+0x1aa>
          &pdev->ep_out[ep_addr & 0x7FU];
 8007354:	7bbb      	ldrb	r3, [r7, #14]
 8007356:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800735a:	4613      	mov	r3, r2
 800735c:	009b      	lsls	r3, r3, #2
 800735e:	4413      	add	r3, r2
 8007360:	009b      	lsls	r3, r3, #2
 8007362:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8007366:	687a      	ldr	r2, [r7, #4]
 8007368:	4413      	add	r3, r2
 800736a:	60bb      	str	r3, [r7, #8]

          pep->status = 0x0000U;
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	2200      	movs	r2, #0
 8007370:	601a      	str	r2, [r3, #0]

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	2202      	movs	r2, #2
 8007376:	4619      	mov	r1, r3
 8007378:	6878      	ldr	r0, [r7, #4]
 800737a:	f000 fb8b 	bl	8007a94 <USBD_CtlSendData>
          break;
 800737e:	e069      	b.n	8007454 <USBD_StdEPReq+0x294>

      case USBD_STATE_CONFIGURED:
        if((ep_addr & 0x80U) == 0x80U)
 8007380:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007384:	2b00      	cmp	r3, #0
 8007386:	da11      	bge.n	80073ac <USBD_StdEPReq+0x1ec>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007388:	7bbb      	ldrb	r3, [r7, #14]
 800738a:	f003 020f 	and.w	r2, r3, #15
 800738e:	6879      	ldr	r1, [r7, #4]
 8007390:	4613      	mov	r3, r2
 8007392:	009b      	lsls	r3, r3, #2
 8007394:	4413      	add	r3, r2
 8007396:	009b      	lsls	r3, r3, #2
 8007398:	440b      	add	r3, r1
 800739a:	3318      	adds	r3, #24
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d117      	bne.n	80073d2 <USBD_StdEPReq+0x212>
          {
            USBD_CtlError(pdev, req);
 80073a2:	6839      	ldr	r1, [r7, #0]
 80073a4:	6878      	ldr	r0, [r7, #4]
 80073a6:	f000 fb0a 	bl	80079be <USBD_CtlError>
            break;
 80073aa:	e053      	b.n	8007454 <USBD_StdEPReq+0x294>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80073ac:	7bbb      	ldrb	r3, [r7, #14]
 80073ae:	f003 020f 	and.w	r2, r3, #15
 80073b2:	6879      	ldr	r1, [r7, #4]
 80073b4:	4613      	mov	r3, r2
 80073b6:	009b      	lsls	r3, r3, #2
 80073b8:	4413      	add	r3, r2
 80073ba:	009b      	lsls	r3, r3, #2
 80073bc:	440b      	add	r3, r1
 80073be:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d104      	bne.n	80073d2 <USBD_StdEPReq+0x212>
          {
            USBD_CtlError(pdev, req);
 80073c8:	6839      	ldr	r1, [r7, #0]
 80073ca:	6878      	ldr	r0, [r7, #4]
 80073cc:	f000 faf7 	bl	80079be <USBD_CtlError>
            break;
 80073d0:	e040      	b.n	8007454 <USBD_StdEPReq+0x294>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 80073d2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	da0b      	bge.n	80073f2 <USBD_StdEPReq+0x232>
 80073da:	7bbb      	ldrb	r3, [r7, #14]
 80073dc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80073e0:	4613      	mov	r3, r2
 80073e2:	009b      	lsls	r3, r3, #2
 80073e4:	4413      	add	r3, r2
 80073e6:	009b      	lsls	r3, r3, #2
 80073e8:	3310      	adds	r3, #16
 80073ea:	687a      	ldr	r2, [r7, #4]
 80073ec:	4413      	add	r3, r2
 80073ee:	3304      	adds	r3, #4
 80073f0:	e00a      	b.n	8007408 <USBD_StdEPReq+0x248>
          &pdev->ep_out[ep_addr & 0x7FU];
 80073f2:	7bbb      	ldrb	r3, [r7, #14]
 80073f4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 80073f8:	4613      	mov	r3, r2
 80073fa:	009b      	lsls	r3, r3, #2
 80073fc:	4413      	add	r3, r2
 80073fe:	009b      	lsls	r3, r3, #2
 8007400:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8007404:	687a      	ldr	r2, [r7, #4]
 8007406:	4413      	add	r3, r2
 8007408:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800740a:	7bbb      	ldrb	r3, [r7, #14]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d002      	beq.n	8007416 <USBD_StdEPReq+0x256>
 8007410:	7bbb      	ldrb	r3, [r7, #14]
 8007412:	2b80      	cmp	r3, #128	; 0x80
 8007414:	d103      	bne.n	800741e <USBD_StdEPReq+0x25e>
          {
            pep->status = 0x0000U;
 8007416:	68bb      	ldr	r3, [r7, #8]
 8007418:	2200      	movs	r2, #0
 800741a:	601a      	str	r2, [r3, #0]
 800741c:	e00e      	b.n	800743c <USBD_StdEPReq+0x27c>
          }
          else if(USBD_LL_IsStallEP(pdev, ep_addr))
 800741e:	7bbb      	ldrb	r3, [r7, #14]
 8007420:	4619      	mov	r1, r3
 8007422:	6878      	ldr	r0, [r7, #4]
 8007424:	f00c fe70 	bl	8014108 <USBD_LL_IsStallEP>
 8007428:	4603      	mov	r3, r0
 800742a:	2b00      	cmp	r3, #0
 800742c:	d003      	beq.n	8007436 <USBD_StdEPReq+0x276>
          {
            pep->status = 0x0001U;
 800742e:	68bb      	ldr	r3, [r7, #8]
 8007430:	2201      	movs	r2, #1
 8007432:	601a      	str	r2, [r3, #0]
 8007434:	e002      	b.n	800743c <USBD_StdEPReq+0x27c>
          }
          else
          {
            pep->status = 0x0000U;
 8007436:	68bb      	ldr	r3, [r7, #8]
 8007438:	2200      	movs	r2, #0
 800743a:	601a      	str	r2, [r3, #0]
          }

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 800743c:	68bb      	ldr	r3, [r7, #8]
 800743e:	2202      	movs	r2, #2
 8007440:	4619      	mov	r1, r3
 8007442:	6878      	ldr	r0, [r7, #4]
 8007444:	f000 fb26 	bl	8007a94 <USBD_CtlSendData>
          break;
 8007448:	e004      	b.n	8007454 <USBD_StdEPReq+0x294>

      default:
        USBD_CtlError(pdev, req);
 800744a:	6839      	ldr	r1, [r7, #0]
 800744c:	6878      	ldr	r0, [r7, #4]
 800744e:	f000 fab6 	bl	80079be <USBD_CtlError>
        break;
 8007452:	bf00      	nop
      }
      break;
 8007454:	e004      	b.n	8007460 <USBD_StdEPReq+0x2a0>

    default:
      USBD_CtlError(pdev, req);
 8007456:	6839      	ldr	r1, [r7, #0]
 8007458:	6878      	ldr	r0, [r7, #4]
 800745a:	f000 fab0 	bl	80079be <USBD_CtlError>
      break;
 800745e:	bf00      	nop
    }
    break;
 8007460:	e004      	b.n	800746c <USBD_StdEPReq+0x2ac>

  default:
    USBD_CtlError(pdev, req);
 8007462:	6839      	ldr	r1, [r7, #0]
 8007464:	6878      	ldr	r0, [r7, #4]
 8007466:	f000 faaa 	bl	80079be <USBD_CtlError>
    break;
 800746a:	bf00      	nop
  }

  return ret;
 800746c:	7bfb      	ldrb	r3, [r7, #15]
}
 800746e:	4618      	mov	r0, r3
 8007470:	3710      	adds	r7, #16
 8007472:	46bd      	mov	sp, r7
 8007474:	bd80      	pop	{r7, pc}
	...

08007478 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev ,
                               USBD_SetupReqTypedef *req)
{
 8007478:	b580      	push	{r7, lr}
 800747a:	b084      	sub	sp, #16
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
 8007480:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;


  switch (req->wValue >> 8)
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	885b      	ldrh	r3, [r3, #2]
 8007486:	0a1b      	lsrs	r3, r3, #8
 8007488:	b29b      	uxth	r3, r3
 800748a:	3b01      	subs	r3, #1
 800748c:	2b06      	cmp	r3, #6
 800748e:	f200 80c9 	bhi.w	8007624 <USBD_GetDescriptor+0x1ac>
 8007492:	a201      	add	r2, pc, #4	; (adr r2, 8007498 <USBD_GetDescriptor+0x20>)
 8007494:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007498:	080074b5 	.word	0x080074b5
 800749c:	080074cd 	.word	0x080074cd
 80074a0:	0800750d 	.word	0x0800750d
 80074a4:	08007625 	.word	0x08007625
 80074a8:	08007625 	.word	0x08007625
 80074ac:	080075d1 	.word	0x080075d1
 80074b0:	080075f7 	.word	0x080075f7
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	687a      	ldr	r2, [r7, #4]
 80074be:	7c12      	ldrb	r2, [r2, #16]
 80074c0:	f107 010a 	add.w	r1, r7, #10
 80074c4:	4610      	mov	r0, r2
 80074c6:	4798      	blx	r3
 80074c8:	60f8      	str	r0, [r7, #12]
    break;
 80074ca:	e0b0      	b.n	800762e <USBD_GetDescriptor+0x1b6>

  case USB_DESC_TYPE_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH )
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	7c1b      	ldrb	r3, [r3, #16]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d10d      	bne.n	80074f0 <USBD_GetDescriptor+0x78>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 80074da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074dc:	f107 020a 	add.w	r2, r7, #10
 80074e0:	4610      	mov	r0, r2
 80074e2:	4798      	blx	r3
 80074e4:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	3301      	adds	r3, #1
 80074ea:	2202      	movs	r2, #2
 80074ec:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 80074ee:	e09e      	b.n	800762e <USBD_GetDescriptor+0x1b6>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 80074f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074f8:	f107 020a 	add.w	r2, r7, #10
 80074fc:	4610      	mov	r0, r2
 80074fe:	4798      	blx	r3
 8007500:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	3301      	adds	r3, #1
 8007506:	2202      	movs	r2, #2
 8007508:	701a      	strb	r2, [r3, #0]
    break;
 800750a:	e090      	b.n	800762e <USBD_GetDescriptor+0x1b6>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	885b      	ldrh	r3, [r3, #2]
 8007510:	b2db      	uxtb	r3, r3
 8007512:	2b05      	cmp	r3, #5
 8007514:	d856      	bhi.n	80075c4 <USBD_GetDescriptor+0x14c>
 8007516:	a201      	add	r2, pc, #4	; (adr r2, 800751c <USBD_GetDescriptor+0xa4>)
 8007518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800751c:	08007535 	.word	0x08007535
 8007520:	0800754d 	.word	0x0800754d
 8007524:	08007565 	.word	0x08007565
 8007528:	0800757d 	.word	0x0800757d
 800752c:	08007595 	.word	0x08007595
 8007530:	080075ad 	.word	0x080075ad
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800753a:	685b      	ldr	r3, [r3, #4]
 800753c:	687a      	ldr	r2, [r7, #4]
 800753e:	7c12      	ldrb	r2, [r2, #16]
 8007540:	f107 010a 	add.w	r1, r7, #10
 8007544:	4610      	mov	r0, r2
 8007546:	4798      	blx	r3
 8007548:	60f8      	str	r0, [r7, #12]
      break;
 800754a:	e040      	b.n	80075ce <USBD_GetDescriptor+0x156>

    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 8007552:	689b      	ldr	r3, [r3, #8]
 8007554:	687a      	ldr	r2, [r7, #4]
 8007556:	7c12      	ldrb	r2, [r2, #16]
 8007558:	f107 010a 	add.w	r1, r7, #10
 800755c:	4610      	mov	r0, r2
 800755e:	4798      	blx	r3
 8007560:	60f8      	str	r0, [r7, #12]
      break;
 8007562:	e034      	b.n	80075ce <USBD_GetDescriptor+0x156>

    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800756a:	68db      	ldr	r3, [r3, #12]
 800756c:	687a      	ldr	r2, [r7, #4]
 800756e:	7c12      	ldrb	r2, [r2, #16]
 8007570:	f107 010a 	add.w	r1, r7, #10
 8007574:	4610      	mov	r0, r2
 8007576:	4798      	blx	r3
 8007578:	60f8      	str	r0, [r7, #12]
      break;
 800757a:	e028      	b.n	80075ce <USBD_GetDescriptor+0x156>

    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 8007582:	691b      	ldr	r3, [r3, #16]
 8007584:	687a      	ldr	r2, [r7, #4]
 8007586:	7c12      	ldrb	r2, [r2, #16]
 8007588:	f107 010a 	add.w	r1, r7, #10
 800758c:	4610      	mov	r0, r2
 800758e:	4798      	blx	r3
 8007590:	60f8      	str	r0, [r7, #12]
      break;
 8007592:	e01c      	b.n	80075ce <USBD_GetDescriptor+0x156>

    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800759a:	695b      	ldr	r3, [r3, #20]
 800759c:	687a      	ldr	r2, [r7, #4]
 800759e:	7c12      	ldrb	r2, [r2, #16]
 80075a0:	f107 010a 	add.w	r1, r7, #10
 80075a4:	4610      	mov	r0, r2
 80075a6:	4798      	blx	r3
 80075a8:	60f8      	str	r0, [r7, #12]
      break;
 80075aa:	e010      	b.n	80075ce <USBD_GetDescriptor+0x156>

    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 80075b2:	699b      	ldr	r3, [r3, #24]
 80075b4:	687a      	ldr	r2, [r7, #4]
 80075b6:	7c12      	ldrb	r2, [r2, #16]
 80075b8:	f107 010a 	add.w	r1, r7, #10
 80075bc:	4610      	mov	r0, r2
 80075be:	4798      	blx	r3
 80075c0:	60f8      	str	r0, [r7, #12]
      break;
 80075c2:	e004      	b.n	80075ce <USBD_GetDescriptor+0x156>
    default:
#if (USBD_SUPPORT_USER_STRING == 1U)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else
       USBD_CtlError(pdev , req);
 80075c4:	6839      	ldr	r1, [r7, #0]
 80075c6:	6878      	ldr	r0, [r7, #4]
 80075c8:	f000 f9f9 	bl	80079be <USBD_CtlError>
      return;
 80075cc:	e04b      	b.n	8007666 <USBD_GetDescriptor+0x1ee>
#endif
    }
    break;
 80075ce:	e02e      	b.n	800762e <USBD_GetDescriptor+0x1b6>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	7c1b      	ldrb	r3, [r3, #16]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d109      	bne.n	80075ec <USBD_GetDescriptor+0x174>
    {
      pbuf = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 80075de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075e0:	f107 020a 	add.w	r2, r7, #10
 80075e4:	4610      	mov	r0, r2
 80075e6:	4798      	blx	r3
 80075e8:	60f8      	str	r0, [r7, #12]
      break;
 80075ea:	e020      	b.n	800762e <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 80075ec:	6839      	ldr	r1, [r7, #0]
 80075ee:	6878      	ldr	r0, [r7, #4]
 80075f0:	f000 f9e5 	bl	80079be <USBD_CtlError>
      return;
 80075f4:	e037      	b.n	8007666 <USBD_GetDescriptor+0x1ee>
    }

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	7c1b      	ldrb	r3, [r3, #16]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d10d      	bne.n	800761a <USBD_GetDescriptor+0x1a2>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8007604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007606:	f107 020a 	add.w	r2, r7, #10
 800760a:	4610      	mov	r0, r2
 800760c:	4798      	blx	r3
 800760e:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	3301      	adds	r3, #1
 8007614:	2207      	movs	r2, #7
 8007616:	701a      	strb	r2, [r3, #0]
      break;
 8007618:	e009      	b.n	800762e <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 800761a:	6839      	ldr	r1, [r7, #0]
 800761c:	6878      	ldr	r0, [r7, #4]
 800761e:	f000 f9ce 	bl	80079be <USBD_CtlError>
      return;
 8007622:	e020      	b.n	8007666 <USBD_GetDescriptor+0x1ee>
    }

  default:
     USBD_CtlError(pdev , req);
 8007624:	6839      	ldr	r1, [r7, #0]
 8007626:	6878      	ldr	r0, [r7, #4]
 8007628:	f000 f9c9 	bl	80079be <USBD_CtlError>
    return;
 800762c:	e01b      	b.n	8007666 <USBD_GetDescriptor+0x1ee>
  }

  if((len != 0U) && (req->wLength != 0U))
 800762e:	897b      	ldrh	r3, [r7, #10]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d011      	beq.n	8007658 <USBD_GetDescriptor+0x1e0>
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	88db      	ldrh	r3, [r3, #6]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d00d      	beq.n	8007658 <USBD_GetDescriptor+0x1e0>
  {

    len = MIN(len, req->wLength);
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	88da      	ldrh	r2, [r3, #6]
 8007640:	897b      	ldrh	r3, [r7, #10]
 8007642:	4293      	cmp	r3, r2
 8007644:	bf28      	it	cs
 8007646:	4613      	movcs	r3, r2
 8007648:	b29b      	uxth	r3, r3
 800764a:	817b      	strh	r3, [r7, #10]

    USBD_CtlSendData (pdev, pbuf, len);
 800764c:	897b      	ldrh	r3, [r7, #10]
 800764e:	461a      	mov	r2, r3
 8007650:	68f9      	ldr	r1, [r7, #12]
 8007652:	6878      	ldr	r0, [r7, #4]
 8007654:	f000 fa1e 	bl	8007a94 <USBD_CtlSendData>
  }

  if(req->wLength == 0U)
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	88db      	ldrh	r3, [r3, #6]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d102      	bne.n	8007666 <USBD_GetDescriptor+0x1ee>
  {
   USBD_CtlSendStatus(pdev);
 8007660:	6878      	ldr	r0, [r7, #4]
 8007662:	f000 fa75 	bl	8007b50 <USBD_CtlSendStatus>
  }
}
 8007666:	3710      	adds	r7, #16
 8007668:	46bd      	mov	sp, r7
 800766a:	bd80      	pop	{r7, pc}

0800766c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b084      	sub	sp, #16
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
 8007674:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	889b      	ldrh	r3, [r3, #4]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d130      	bne.n	80076e0 <USBD_SetAddress+0x74>
 800767e:	683b      	ldr	r3, [r7, #0]
 8007680:	88db      	ldrh	r3, [r3, #6]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d12c      	bne.n	80076e0 <USBD_SetAddress+0x74>
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	885b      	ldrh	r3, [r3, #2]
 800768a:	2b7f      	cmp	r3, #127	; 0x7f
 800768c:	d828      	bhi.n	80076e0 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	885b      	ldrh	r3, [r3, #2]
 8007692:	b2db      	uxtb	r3, r3
 8007694:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007698:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 80076a0:	2b03      	cmp	r3, #3
 80076a2:	d104      	bne.n	80076ae <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev , req);
 80076a4:	6839      	ldr	r1, [r7, #0]
 80076a6:	6878      	ldr	r0, [r7, #4]
 80076a8:	f000 f989 	bl	80079be <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076ac:	e01c      	b.n	80076e8 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	7bfa      	ldrb	r2, [r7, #15]
 80076b2:	f883 2276 	strb.w	r2, [r3, #630]	; 0x276
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80076b6:	7bfb      	ldrb	r3, [r7, #15]
 80076b8:	4619      	mov	r1, r3
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	f00c fd50 	bl	8014160 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80076c0:	6878      	ldr	r0, [r7, #4]
 80076c2:	f000 fa45 	bl	8007b50 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80076c6:	7bfb      	ldrb	r3, [r7, #15]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d004      	beq.n	80076d6 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2202      	movs	r2, #2
 80076d0:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076d4:	e008      	b.n	80076e8 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2201      	movs	r2, #1
 80076da:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076de:	e003      	b.n	80076e8 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80076e0:	6839      	ldr	r1, [r7, #0]
 80076e2:	6878      	ldr	r0, [r7, #4]
 80076e4:	f000 f96b 	bl	80079be <USBD_CtlError>
  }
}
 80076e8:	bf00      	nop
 80076ea:	3710      	adds	r7, #16
 80076ec:	46bd      	mov	sp, r7
 80076ee:	bd80      	pop	{r7, pc}

080076f0 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b082      	sub	sp, #8
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
 80076f8:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80076fa:	683b      	ldr	r3, [r7, #0]
 80076fc:	885b      	ldrh	r3, [r3, #2]
 80076fe:	b2da      	uxtb	r2, r3
 8007700:	4b41      	ldr	r3, [pc, #260]	; (8007808 <USBD_SetConfig+0x118>)
 8007702:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007704:	4b40      	ldr	r3, [pc, #256]	; (8007808 <USBD_SetConfig+0x118>)
 8007706:	781b      	ldrb	r3, [r3, #0]
 8007708:	2b01      	cmp	r3, #1
 800770a:	d904      	bls.n	8007716 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800770c:	6839      	ldr	r1, [r7, #0]
 800770e:	6878      	ldr	r0, [r7, #4]
 8007710:	f000 f955 	bl	80079be <USBD_CtlError>
 8007714:	e075      	b.n	8007802 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800771c:	2b02      	cmp	r3, #2
 800771e:	d002      	beq.n	8007726 <USBD_SetConfig+0x36>
 8007720:	2b03      	cmp	r3, #3
 8007722:	d023      	beq.n	800776c <USBD_SetConfig+0x7c>
 8007724:	e062      	b.n	80077ec <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx)
 8007726:	4b38      	ldr	r3, [pc, #224]	; (8007808 <USBD_SetConfig+0x118>)
 8007728:	781b      	ldrb	r3, [r3, #0]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d01a      	beq.n	8007764 <USBD_SetConfig+0x74>
      {
        pdev->dev_config = cfgidx;
 800772e:	4b36      	ldr	r3, [pc, #216]	; (8007808 <USBD_SetConfig+0x118>)
 8007730:	781b      	ldrb	r3, [r3, #0]
 8007732:	461a      	mov	r2, r3
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2203      	movs	r2, #3
 800773c:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8007740:	4b31      	ldr	r3, [pc, #196]	; (8007808 <USBD_SetConfig+0x118>)
 8007742:	781b      	ldrb	r3, [r3, #0]
 8007744:	4619      	mov	r1, r3
 8007746:	6878      	ldr	r0, [r7, #4]
 8007748:	f7ff fa29 	bl	8006b9e <USBD_SetClassConfig>
 800774c:	4603      	mov	r3, r0
 800774e:	2b02      	cmp	r3, #2
 8007750:	d104      	bne.n	800775c <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev, req);
 8007752:	6839      	ldr	r1, [r7, #0]
 8007754:	6878      	ldr	r0, [r7, #4]
 8007756:	f000 f932 	bl	80079be <USBD_CtlError>
          return;
 800775a:	e052      	b.n	8007802 <USBD_SetConfig+0x112>
        }
        USBD_CtlSendStatus(pdev);
 800775c:	6878      	ldr	r0, [r7, #4]
 800775e:	f000 f9f7 	bl	8007b50 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 8007762:	e04e      	b.n	8007802 <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 8007764:	6878      	ldr	r0, [r7, #4]
 8007766:	f000 f9f3 	bl	8007b50 <USBD_CtlSendStatus>
      break;
 800776a:	e04a      	b.n	8007802 <USBD_SetConfig+0x112>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800776c:	4b26      	ldr	r3, [pc, #152]	; (8007808 <USBD_SetConfig+0x118>)
 800776e:	781b      	ldrb	r3, [r3, #0]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d112      	bne.n	800779a <USBD_SetConfig+0xaa>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	2202      	movs	r2, #2
 8007778:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
        pdev->dev_config = cfgidx;
 800777c:	4b22      	ldr	r3, [pc, #136]	; (8007808 <USBD_SetConfig+0x118>)
 800777e:	781b      	ldrb	r3, [r3, #0]
 8007780:	461a      	mov	r2, r3
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev, cfgidx);
 8007786:	4b20      	ldr	r3, [pc, #128]	; (8007808 <USBD_SetConfig+0x118>)
 8007788:	781b      	ldrb	r3, [r3, #0]
 800778a:	4619      	mov	r1, r3
 800778c:	6878      	ldr	r0, [r7, #4]
 800778e:	f7ff fa25 	bl	8006bdc <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 8007792:	6878      	ldr	r0, [r7, #4]
 8007794:	f000 f9dc 	bl	8007b50 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 8007798:	e033      	b.n	8007802 <USBD_SetConfig+0x112>
      else if (cfgidx != pdev->dev_config)
 800779a:	4b1b      	ldr	r3, [pc, #108]	; (8007808 <USBD_SetConfig+0x118>)
 800779c:	781b      	ldrb	r3, [r3, #0]
 800779e:	461a      	mov	r2, r3
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	685b      	ldr	r3, [r3, #4]
 80077a4:	429a      	cmp	r2, r3
 80077a6:	d01d      	beq.n	80077e4 <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	685b      	ldr	r3, [r3, #4]
 80077ac:	b2db      	uxtb	r3, r3
 80077ae:	4619      	mov	r1, r3
 80077b0:	6878      	ldr	r0, [r7, #4]
 80077b2:	f7ff fa13 	bl	8006bdc <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80077b6:	4b14      	ldr	r3, [pc, #80]	; (8007808 <USBD_SetConfig+0x118>)
 80077b8:	781b      	ldrb	r3, [r3, #0]
 80077ba:	461a      	mov	r2, r3
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80077c0:	4b11      	ldr	r3, [pc, #68]	; (8007808 <USBD_SetConfig+0x118>)
 80077c2:	781b      	ldrb	r3, [r3, #0]
 80077c4:	4619      	mov	r1, r3
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	f7ff f9e9 	bl	8006b9e <USBD_SetClassConfig>
 80077cc:	4603      	mov	r3, r0
 80077ce:	2b02      	cmp	r3, #2
 80077d0:	d104      	bne.n	80077dc <USBD_SetConfig+0xec>
          USBD_CtlError(pdev, req);
 80077d2:	6839      	ldr	r1, [r7, #0]
 80077d4:	6878      	ldr	r0, [r7, #4]
 80077d6:	f000 f8f2 	bl	80079be <USBD_CtlError>
          return;
 80077da:	e012      	b.n	8007802 <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 80077dc:	6878      	ldr	r0, [r7, #4]
 80077de:	f000 f9b7 	bl	8007b50 <USBD_CtlSendStatus>
      break;
 80077e2:	e00e      	b.n	8007802 <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 80077e4:	6878      	ldr	r0, [r7, #4]
 80077e6:	f000 f9b3 	bl	8007b50 <USBD_CtlSendStatus>
      break;
 80077ea:	e00a      	b.n	8007802 <USBD_SetConfig+0x112>

    default:
      USBD_CtlError(pdev, req);
 80077ec:	6839      	ldr	r1, [r7, #0]
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f000 f8e5 	bl	80079be <USBD_CtlError>
      USBD_ClrClassConfig(pdev, cfgidx);
 80077f4:	4b04      	ldr	r3, [pc, #16]	; (8007808 <USBD_SetConfig+0x118>)
 80077f6:	781b      	ldrb	r3, [r3, #0]
 80077f8:	4619      	mov	r1, r3
 80077fa:	6878      	ldr	r0, [r7, #4]
 80077fc:	f7ff f9ee 	bl	8006bdc <USBD_ClrClassConfig>
      break;
 8007800:	bf00      	nop
    }
  }
}
 8007802:	3708      	adds	r7, #8
 8007804:	46bd      	mov	sp, r7
 8007806:	bd80      	pop	{r7, pc}
 8007808:	20000208 	.word	0x20000208

0800780c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800780c:	b580      	push	{r7, lr}
 800780e:	b082      	sub	sp, #8
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
 8007814:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	88db      	ldrh	r3, [r3, #6]
 800781a:	2b01      	cmp	r3, #1
 800781c:	d004      	beq.n	8007828 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev , req);
 800781e:	6839      	ldr	r1, [r7, #0]
 8007820:	6878      	ldr	r0, [r7, #4]
 8007822:	f000 f8cc 	bl	80079be <USBD_CtlError>
    default:
      USBD_CtlError(pdev , req);
      break;
    }
  }
}
 8007826:	e021      	b.n	800786c <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800782e:	2b01      	cmp	r3, #1
 8007830:	db17      	blt.n	8007862 <USBD_GetConfig+0x56>
 8007832:	2b02      	cmp	r3, #2
 8007834:	dd02      	ble.n	800783c <USBD_GetConfig+0x30>
 8007836:	2b03      	cmp	r3, #3
 8007838:	d00b      	beq.n	8007852 <USBD_GetConfig+0x46>
 800783a:	e012      	b.n	8007862 <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2200      	movs	r2, #0
 8007840:	609a      	str	r2, [r3, #8]
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	3308      	adds	r3, #8
 8007846:	2201      	movs	r2, #1
 8007848:	4619      	mov	r1, r3
 800784a:	6878      	ldr	r0, [r7, #4]
 800784c:	f000 f922 	bl	8007a94 <USBD_CtlSendData>
      break;
 8007850:	e00c      	b.n	800786c <USBD_GetConfig+0x60>
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	3304      	adds	r3, #4
 8007856:	2201      	movs	r2, #1
 8007858:	4619      	mov	r1, r3
 800785a:	6878      	ldr	r0, [r7, #4]
 800785c:	f000 f91a 	bl	8007a94 <USBD_CtlSendData>
      break;
 8007860:	e004      	b.n	800786c <USBD_GetConfig+0x60>
      USBD_CtlError(pdev , req);
 8007862:	6839      	ldr	r1, [r7, #0]
 8007864:	6878      	ldr	r0, [r7, #4]
 8007866:	f000 f8aa 	bl	80079be <USBD_CtlError>
      break;
 800786a:	bf00      	nop
}
 800786c:	bf00      	nop
 800786e:	3708      	adds	r7, #8
 8007870:	46bd      	mov	sp, r7
 8007872:	bd80      	pop	{r7, pc}

08007874 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b082      	sub	sp, #8
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
 800787c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8007884:	3b01      	subs	r3, #1
 8007886:	2b02      	cmp	r3, #2
 8007888:	d81e      	bhi.n	80078c8 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if(req->wLength != 0x2U)
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	88db      	ldrh	r3, [r3, #6]
 800788e:	2b02      	cmp	r3, #2
 8007890:	d004      	beq.n	800789c <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 8007892:	6839      	ldr	r1, [r7, #0]
 8007894:	6878      	ldr	r0, [r7, #4]
 8007896:	f000 f892 	bl	80079be <USBD_CtlError>
      break;
 800789a:	e01a      	b.n	80078d2 <USBD_GetStatus+0x5e>
    }

#if ( USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2201      	movs	r2, #1
 80078a0:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup)
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	f8d3 327c 	ldr.w	r3, [r3, #636]	; 0x27c
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d005      	beq.n	80078b8 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	68db      	ldr	r3, [r3, #12]
 80078b0:	f043 0202 	orr.w	r2, r3, #2
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	60da      	str	r2, [r3, #12]
    }

    USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	330c      	adds	r3, #12
 80078bc:	2202      	movs	r2, #2
 80078be:	4619      	mov	r1, r3
 80078c0:	6878      	ldr	r0, [r7, #4]
 80078c2:	f000 f8e7 	bl	8007a94 <USBD_CtlSendData>
    break;
 80078c6:	e004      	b.n	80078d2 <USBD_GetStatus+0x5e>

  default :
    USBD_CtlError(pdev , req);
 80078c8:	6839      	ldr	r1, [r7, #0]
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f000 f877 	bl	80079be <USBD_CtlError>
    break;
 80078d0:	bf00      	nop
  }
}
 80078d2:	bf00      	nop
 80078d4:	3708      	adds	r7, #8
 80078d6:	46bd      	mov	sp, r7
 80078d8:	bd80      	pop	{r7, pc}

080078da <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 80078da:	b580      	push	{r7, lr}
 80078dc:	b082      	sub	sp, #8
 80078de:	af00      	add	r7, sp, #0
 80078e0:	6078      	str	r0, [r7, #4]
 80078e2:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	885b      	ldrh	r3, [r3, #2]
 80078e8:	2b01      	cmp	r3, #1
 80078ea:	d106      	bne.n	80078fa <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2201      	movs	r2, #1
 80078f0:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
    USBD_CtlSendStatus(pdev);
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	f000 f92b 	bl	8007b50 <USBD_CtlSendStatus>
  }

}
 80078fa:	bf00      	nop
 80078fc:	3708      	adds	r7, #8
 80078fe:	46bd      	mov	sp, r7
 8007900:	bd80      	pop	{r7, pc}

08007902 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8007902:	b580      	push	{r7, lr}
 8007904:	b082      	sub	sp, #8
 8007906:	af00      	add	r7, sp, #0
 8007908:	6078      	str	r0, [r7, #4]
 800790a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8007912:	3b01      	subs	r3, #1
 8007914:	2b02      	cmp	r3, #2
 8007916:	d80b      	bhi.n	8007930 <USBD_ClrFeature+0x2e>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	885b      	ldrh	r3, [r3, #2]
 800791c:	2b01      	cmp	r3, #1
 800791e:	d10c      	bne.n	800793a <USBD_ClrFeature+0x38>
    {
      pdev->dev_remote_wakeup = 0U;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2200      	movs	r2, #0
 8007924:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
      USBD_CtlSendStatus(pdev);
 8007928:	6878      	ldr	r0, [r7, #4]
 800792a:	f000 f911 	bl	8007b50 <USBD_CtlSendStatus>
    }
    break;
 800792e:	e004      	b.n	800793a <USBD_ClrFeature+0x38>

  default :
     USBD_CtlError(pdev , req);
 8007930:	6839      	ldr	r1, [r7, #0]
 8007932:	6878      	ldr	r0, [r7, #4]
 8007934:	f000 f843 	bl	80079be <USBD_CtlError>
    break;
 8007938:	e000      	b.n	800793c <USBD_ClrFeature+0x3a>
    break;
 800793a:	bf00      	nop
  }
}
 800793c:	bf00      	nop
 800793e:	3708      	adds	r7, #8
 8007940:	46bd      	mov	sp, r7
 8007942:	bd80      	pop	{r7, pc}

08007944 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8007944:	b480      	push	{r7}
 8007946:	b083      	sub	sp, #12
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
 800794c:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 800794e:	683b      	ldr	r3, [r7, #0]
 8007950:	781a      	ldrb	r2, [r3, #0]
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8007956:	683b      	ldr	r3, [r7, #0]
 8007958:	785a      	ldrb	r2, [r3, #1]
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 800795e:	683b      	ldr	r3, [r7, #0]
 8007960:	3302      	adds	r3, #2
 8007962:	781b      	ldrb	r3, [r3, #0]
 8007964:	b29a      	uxth	r2, r3
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	3303      	adds	r3, #3
 800796a:	781b      	ldrb	r3, [r3, #0]
 800796c:	b29b      	uxth	r3, r3
 800796e:	021b      	lsls	r3, r3, #8
 8007970:	b29b      	uxth	r3, r3
 8007972:	4413      	add	r3, r2
 8007974:	b29a      	uxth	r2, r3
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 800797a:	683b      	ldr	r3, [r7, #0]
 800797c:	3304      	adds	r3, #4
 800797e:	781b      	ldrb	r3, [r3, #0]
 8007980:	b29a      	uxth	r2, r3
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	3305      	adds	r3, #5
 8007986:	781b      	ldrb	r3, [r3, #0]
 8007988:	b29b      	uxth	r3, r3
 800798a:	021b      	lsls	r3, r3, #8
 800798c:	b29b      	uxth	r3, r3
 800798e:	4413      	add	r3, r2
 8007990:	b29a      	uxth	r2, r3
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	3306      	adds	r3, #6
 800799a:	781b      	ldrb	r3, [r3, #0]
 800799c:	b29a      	uxth	r2, r3
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	3307      	adds	r3, #7
 80079a2:	781b      	ldrb	r3, [r3, #0]
 80079a4:	b29b      	uxth	r3, r3
 80079a6:	021b      	lsls	r3, r3, #8
 80079a8:	b29b      	uxth	r3, r3
 80079aa:	4413      	add	r3, r2
 80079ac:	b29a      	uxth	r2, r3
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	80da      	strh	r2, [r3, #6]

}
 80079b2:	bf00      	nop
 80079b4:	370c      	adds	r7, #12
 80079b6:	46bd      	mov	sp, r7
 80079b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079bc:	4770      	bx	lr

080079be <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 80079be:	b580      	push	{r7, lr}
 80079c0:	b082      	sub	sp, #8
 80079c2:	af00      	add	r7, sp, #0
 80079c4:	6078      	str	r0, [r7, #4]
 80079c6:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80U);
 80079c8:	2180      	movs	r1, #128	; 0x80
 80079ca:	6878      	ldr	r0, [r7, #4]
 80079cc:	f00c fb5e 	bl	801408c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0U);
 80079d0:	2100      	movs	r1, #0
 80079d2:	6878      	ldr	r0, [r7, #4]
 80079d4:	f00c fb5a 	bl	801408c <USBD_LL_StallEP>
}
 80079d8:	bf00      	nop
 80079da:	3708      	adds	r7, #8
 80079dc:	46bd      	mov	sp, r7
 80079de:	bd80      	pop	{r7, pc}

080079e0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b086      	sub	sp, #24
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	60f8      	str	r0, [r7, #12]
 80079e8:	60b9      	str	r1, [r7, #8]
 80079ea:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80079ec:	2300      	movs	r3, #0
 80079ee:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d032      	beq.n	8007a5c <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 80079f6:	68f8      	ldr	r0, [r7, #12]
 80079f8:	f000 f834 	bl	8007a64 <USBD_GetLen>
 80079fc:	4603      	mov	r3, r0
 80079fe:	3301      	adds	r3, #1
 8007a00:	b29b      	uxth	r3, r3
 8007a02:	005b      	lsls	r3, r3, #1
 8007a04:	b29a      	uxth	r2, r3
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8007a0a:	7dfb      	ldrb	r3, [r7, #23]
 8007a0c:	1c5a      	adds	r2, r3, #1
 8007a0e:	75fa      	strb	r2, [r7, #23]
 8007a10:	461a      	mov	r2, r3
 8007a12:	68bb      	ldr	r3, [r7, #8]
 8007a14:	4413      	add	r3, r2
 8007a16:	687a      	ldr	r2, [r7, #4]
 8007a18:	7812      	ldrb	r2, [r2, #0]
 8007a1a:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8007a1c:	7dfb      	ldrb	r3, [r7, #23]
 8007a1e:	1c5a      	adds	r2, r3, #1
 8007a20:	75fa      	strb	r2, [r7, #23]
 8007a22:	461a      	mov	r2, r3
 8007a24:	68bb      	ldr	r3, [r7, #8]
 8007a26:	4413      	add	r3, r2
 8007a28:	2203      	movs	r2, #3
 8007a2a:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8007a2c:	e012      	b.n	8007a54 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	1c5a      	adds	r2, r3, #1
 8007a32:	60fa      	str	r2, [r7, #12]
 8007a34:	7dfa      	ldrb	r2, [r7, #23]
 8007a36:	1c51      	adds	r1, r2, #1
 8007a38:	75f9      	strb	r1, [r7, #23]
 8007a3a:	4611      	mov	r1, r2
 8007a3c:	68ba      	ldr	r2, [r7, #8]
 8007a3e:	440a      	add	r2, r1
 8007a40:	781b      	ldrb	r3, [r3, #0]
 8007a42:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8007a44:	7dfb      	ldrb	r3, [r7, #23]
 8007a46:	1c5a      	adds	r2, r3, #1
 8007a48:	75fa      	strb	r2, [r7, #23]
 8007a4a:	461a      	mov	r2, r3
 8007a4c:	68bb      	ldr	r3, [r7, #8]
 8007a4e:	4413      	add	r3, r2
 8007a50:	2200      	movs	r2, #0
 8007a52:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	781b      	ldrb	r3, [r3, #0]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d1e8      	bne.n	8007a2e <USBD_GetString+0x4e>
    }
  }
}
 8007a5c:	bf00      	nop
 8007a5e:	3718      	adds	r7, #24
 8007a60:	46bd      	mov	sp, r7
 8007a62:	bd80      	pop	{r7, pc}

08007a64 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007a64:	b480      	push	{r7}
 8007a66:	b085      	sub	sp, #20
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0U;
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	73fb      	strb	r3, [r7, #15]

    while (*buf != '\0')
 8007a70:	e005      	b.n	8007a7e <USBD_GetLen+0x1a>
    {
        len++;
 8007a72:	7bfb      	ldrb	r3, [r7, #15]
 8007a74:	3301      	adds	r3, #1
 8007a76:	73fb      	strb	r3, [r7, #15]
        buf++;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	3301      	adds	r3, #1
 8007a7c:	607b      	str	r3, [r7, #4]
    while (*buf != '\0')
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	781b      	ldrb	r3, [r3, #0]
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d1f5      	bne.n	8007a72 <USBD_GetLen+0xe>
    }

    return len;
 8007a86:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a88:	4618      	mov	r0, r3
 8007a8a:	3714      	adds	r7, #20
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a92:	4770      	bx	lr

08007a94 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                     uint16_t len)
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	b084      	sub	sp, #16
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	60f8      	str	r0, [r7, #12]
 8007a9c:	60b9      	str	r1, [r7, #8]
 8007a9e:	4613      	mov	r3, r2
 8007aa0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	2202      	movs	r2, #2
 8007aa6:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->ep_in[0].total_length = len;
 8007aaa:	88fa      	ldrh	r2, [r7, #6]
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8007ab0:	88fa      	ldrh	r2, [r7, #6]
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	621a      	str	r2, [r3, #32]

 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 8007ab6:	88fb      	ldrh	r3, [r7, #6]
 8007ab8:	68ba      	ldr	r2, [r7, #8]
 8007aba:	2100      	movs	r1, #0
 8007abc:	68f8      	ldr	r0, [r7, #12]
 8007abe:	f00c fb6e 	bl	801419e <USBD_LL_Transmit>

  return USBD_OK;
 8007ac2:	2300      	movs	r3, #0
}
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	3710      	adds	r7, #16
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	bd80      	pop	{r7, pc}

08007acc <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData (USBD_HandleTypeDef *pdev,
                                             uint8_t *pbuf, uint16_t len)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b084      	sub	sp, #16
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	60f8      	str	r0, [r7, #12]
 8007ad4:	60b9      	str	r1, [r7, #8]
 8007ad6:	4613      	mov	r3, r2
 8007ad8:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 8007ada:	88fb      	ldrh	r3, [r7, #6]
 8007adc:	68ba      	ldr	r2, [r7, #8]
 8007ade:	2100      	movs	r1, #0
 8007ae0:	68f8      	ldr	r0, [r7, #12]
 8007ae2:	f00c fb5c 	bl	801419e <USBD_LL_Transmit>

  return USBD_OK;
 8007ae6:	2300      	movs	r3, #0
}
 8007ae8:	4618      	mov	r0, r3
 8007aea:	3710      	adds	r7, #16
 8007aec:	46bd      	mov	sp, r7
 8007aee:	bd80      	pop	{r7, pc}

08007af0 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                      uint16_t len)
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b084      	sub	sp, #16
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	60f8      	str	r0, [r7, #12]
 8007af8:	60b9      	str	r1, [r7, #8]
 8007afa:	4613      	mov	r3, r2
 8007afc:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	2203      	movs	r2, #3
 8007b02:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->ep_out[0].total_length = len;
 8007b06:	88fa      	ldrh	r2, [r7, #6]
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
  pdev->ep_out[0].rem_length   = len;
 8007b0e:	88fa      	ldrh	r2, [r7, #6]
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c

  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, pbuf, len);
 8007b16:	88fb      	ldrh	r3, [r7, #6]
 8007b18:	68ba      	ldr	r2, [r7, #8]
 8007b1a:	2100      	movs	r1, #0
 8007b1c:	68f8      	ldr	r0, [r7, #12]
 8007b1e:	f00c fb61 	bl	80141e4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007b22:	2300      	movs	r3, #0
}
 8007b24:	4618      	mov	r0, r3
 8007b26:	3710      	adds	r7, #16
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	bd80      	pop	{r7, pc}

08007b2c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                       uint16_t len)
{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b084      	sub	sp, #16
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	60f8      	str	r0, [r7, #12]
 8007b34:	60b9      	str	r1, [r7, #8]
 8007b36:	4613      	mov	r3, r2
 8007b38:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007b3a:	88fb      	ldrh	r3, [r7, #6]
 8007b3c:	68ba      	ldr	r2, [r7, #8]
 8007b3e:	2100      	movs	r1, #0
 8007b40:	68f8      	ldr	r0, [r7, #12]
 8007b42:	f00c fb4f 	bl	80141e4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007b46:	2300      	movs	r3, #0
}
 8007b48:	4618      	mov	r0, r3
 8007b4a:	3710      	adds	r7, #16
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	bd80      	pop	{r7, pc}

08007b50 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus (USBD_HandleTypeDef *pdev)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b082      	sub	sp, #8
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2204      	movs	r2, #4
 8007b5c:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007b60:	2300      	movs	r3, #0
 8007b62:	2200      	movs	r2, #0
 8007b64:	2100      	movs	r1, #0
 8007b66:	6878      	ldr	r0, [r7, #4]
 8007b68:	f00c fb19 	bl	801419e <USBD_LL_Transmit>

  return USBD_OK;
 8007b6c:	2300      	movs	r3, #0
}
 8007b6e:	4618      	mov	r0, r3
 8007b70:	3708      	adds	r7, #8
 8007b72:	46bd      	mov	sp, r7
 8007b74:	bd80      	pop	{r7, pc}

08007b76 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus (USBD_HandleTypeDef *pdev)
{
 8007b76:	b580      	push	{r7, lr}
 8007b78:	b082      	sub	sp, #8
 8007b7a:	af00      	add	r7, sp, #0
 8007b7c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2205      	movs	r2, #5
 8007b82:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

 /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 8007b86:	2300      	movs	r3, #0
 8007b88:	2200      	movs	r2, #0
 8007b8a:	2100      	movs	r1, #0
 8007b8c:	6878      	ldr	r0, [r7, #4]
 8007b8e:	f00c fb29 	bl	80141e4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007b92:	2300      	movs	r3, #0
}
 8007b94:	4618      	mov	r0, r3
 8007b96:	3708      	adds	r7, #8
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	bd80      	pop	{r7, pc}

08007b9c <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 8007b9c:	b480      	push	{r7}
 8007b9e:	b083      	sub	sp, #12
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	4603      	mov	r3, r0
 8007ba4:	80fb      	strh	r3, [r7, #6]
  return (u16_t)PP_HTONS(n);
 8007ba6:	88fb      	ldrh	r3, [r7, #6]
 8007ba8:	ba5b      	rev16	r3, r3
 8007baa:	b29b      	uxth	r3, r3
}
 8007bac:	4618      	mov	r0, r3
 8007bae:	370c      	adds	r7, #12
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb6:	4770      	bx	lr

08007bb8 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 8007bb8:	b480      	push	{r7}
 8007bba:	b083      	sub	sp, #12
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
  return (u32_t)PP_HTONL(n);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	061a      	lsls	r2, r3, #24
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	021b      	lsls	r3, r3, #8
 8007bc8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007bcc:	431a      	orrs	r2, r3
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	0a1b      	lsrs	r3, r3, #8
 8007bd2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8007bd6:	431a      	orrs	r2, r3
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	0e1b      	lsrs	r3, r3, #24
 8007bdc:	4313      	orrs	r3, r2
}
 8007bde:	4618      	mov	r0, r3
 8007be0:	370c      	adds	r7, #12
 8007be2:	46bd      	mov	sp, r7
 8007be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be8:	4770      	bx	lr

08007bea <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8007bea:	b580      	push	{r7, lr}
 8007bec:	b082      	sub	sp, #8
 8007bee:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 8007bf4:	f000 f8a6 	bl	8007d44 <mem_init>
  memp_init();
 8007bf8:	f000 fb3a 	bl	8008270 <memp_init>
  pbuf_init();
  netif_init();
 8007bfc:	f000 fbf2 	bl	80083e4 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8007c00:	f005 ffac 	bl	800db5c <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8007c04:	f001 fb4c 	bl	80092a0 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif
 
#if LWIP_TIMERS
  sys_timeouts_init();
 8007c08:	f005 fedc 	bl	800d9c4 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8007c0c:	bf00      	nop
 8007c0e:	3708      	adds	r7, #8
 8007c10:	46bd      	mov	sp, r7
 8007c12:	bd80      	pop	{r7, pc}

08007c14 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b084      	sub	sp, #16
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8007c1c:	4b40      	ldr	r3, [pc, #256]	; (8007d20 <plug_holes+0x10c>)
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	687a      	ldr	r2, [r7, #4]
 8007c22:	429a      	cmp	r2, r3
 8007c24:	d206      	bcs.n	8007c34 <plug_holes+0x20>
 8007c26:	4b3f      	ldr	r3, [pc, #252]	; (8007d24 <plug_holes+0x110>)
 8007c28:	f240 125d 	movw	r2, #349	; 0x15d
 8007c2c:	493e      	ldr	r1, [pc, #248]	; (8007d28 <plug_holes+0x114>)
 8007c2e:	483f      	ldr	r0, [pc, #252]	; (8007d2c <plug_holes+0x118>)
 8007c30:	f00c fd70 	bl	8014714 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8007c34:	4b3e      	ldr	r3, [pc, #248]	; (8007d30 <plug_holes+0x11c>)
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	687a      	ldr	r2, [r7, #4]
 8007c3a:	429a      	cmp	r2, r3
 8007c3c:	d306      	bcc.n	8007c4c <plug_holes+0x38>
 8007c3e:	4b39      	ldr	r3, [pc, #228]	; (8007d24 <plug_holes+0x110>)
 8007c40:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8007c44:	493b      	ldr	r1, [pc, #236]	; (8007d34 <plug_holes+0x120>)
 8007c46:	4839      	ldr	r0, [pc, #228]	; (8007d2c <plug_holes+0x118>)
 8007c48:	f00c fd64 	bl	8014714 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	791b      	ldrb	r3, [r3, #4]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d006      	beq.n	8007c62 <plug_holes+0x4e>
 8007c54:	4b33      	ldr	r3, [pc, #204]	; (8007d24 <plug_holes+0x110>)
 8007c56:	f240 125f 	movw	r2, #351	; 0x15f
 8007c5a:	4937      	ldr	r1, [pc, #220]	; (8007d38 <plug_holes+0x124>)
 8007c5c:	4833      	ldr	r0, [pc, #204]	; (8007d2c <plug_holes+0x118>)
 8007c5e:	f00c fd59 	bl	8014714 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	881b      	ldrh	r3, [r3, #0]
 8007c66:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8007c6a:	d906      	bls.n	8007c7a <plug_holes+0x66>
 8007c6c:	4b2d      	ldr	r3, [pc, #180]	; (8007d24 <plug_holes+0x110>)
 8007c6e:	f44f 72b1 	mov.w	r2, #354	; 0x162
 8007c72:	4932      	ldr	r1, [pc, #200]	; (8007d3c <plug_holes+0x128>)
 8007c74:	482d      	ldr	r0, [pc, #180]	; (8007d2c <plug_holes+0x118>)
 8007c76:	f00c fd4d 	bl	8014714 <iprintf>

  nmem = (struct mem *)(void *)&ram[mem->next];
 8007c7a:	4b29      	ldr	r3, [pc, #164]	; (8007d20 <plug_holes+0x10c>)
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	687a      	ldr	r2, [r7, #4]
 8007c80:	8812      	ldrh	r2, [r2, #0]
 8007c82:	4413      	add	r3, r2
 8007c84:	60fb      	str	r3, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8007c86:	687a      	ldr	r2, [r7, #4]
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	429a      	cmp	r2, r3
 8007c8c:	d01f      	beq.n	8007cce <plug_holes+0xba>
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	791b      	ldrb	r3, [r3, #4]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d11b      	bne.n	8007cce <plug_holes+0xba>
 8007c96:	4b26      	ldr	r3, [pc, #152]	; (8007d30 <plug_holes+0x11c>)
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	68fa      	ldr	r2, [r7, #12]
 8007c9c:	429a      	cmp	r2, r3
 8007c9e:	d016      	beq.n	8007cce <plug_holes+0xba>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 8007ca0:	4b27      	ldr	r3, [pc, #156]	; (8007d40 <plug_holes+0x12c>)
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	68fa      	ldr	r2, [r7, #12]
 8007ca6:	429a      	cmp	r2, r3
 8007ca8:	d102      	bne.n	8007cb0 <plug_holes+0x9c>
      lfree = mem;
 8007caa:	4a25      	ldr	r2, [pc, #148]	; (8007d40 <plug_holes+0x12c>)
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	881a      	ldrh	r2, [r3, #0]
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[nmem->next])->prev = (mem_size_t)((u8_t *)mem - ram);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	4a19      	ldr	r2, [pc, #100]	; (8007d20 <plug_holes+0x10c>)
 8007cbc:	6812      	ldr	r2, [r2, #0]
 8007cbe:	1a99      	subs	r1, r3, r2
 8007cc0:	4b17      	ldr	r3, [pc, #92]	; (8007d20 <plug_holes+0x10c>)
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	68fa      	ldr	r2, [r7, #12]
 8007cc6:	8812      	ldrh	r2, [r2, #0]
 8007cc8:	4413      	add	r3, r2
 8007cca:	b28a      	uxth	r2, r1
 8007ccc:	805a      	strh	r2, [r3, #2]
  }

  /* plug hole backward */
  pmem = (struct mem *)(void *)&ram[mem->prev];
 8007cce:	4b14      	ldr	r3, [pc, #80]	; (8007d20 <plug_holes+0x10c>)
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	687a      	ldr	r2, [r7, #4]
 8007cd4:	8852      	ldrh	r2, [r2, #2]
 8007cd6:	4413      	add	r3, r2
 8007cd8:	60bb      	str	r3, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8007cda:	68ba      	ldr	r2, [r7, #8]
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	429a      	cmp	r2, r3
 8007ce0:	d01a      	beq.n	8007d18 <plug_holes+0x104>
 8007ce2:	68bb      	ldr	r3, [r7, #8]
 8007ce4:	791b      	ldrb	r3, [r3, #4]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d116      	bne.n	8007d18 <plug_holes+0x104>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8007cea:	4b15      	ldr	r3, [pc, #84]	; (8007d40 <plug_holes+0x12c>)
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	687a      	ldr	r2, [r7, #4]
 8007cf0:	429a      	cmp	r2, r3
 8007cf2:	d102      	bne.n	8007cfa <plug_holes+0xe6>
      lfree = pmem;
 8007cf4:	4a12      	ldr	r2, [pc, #72]	; (8007d40 <plug_holes+0x12c>)
 8007cf6:	68bb      	ldr	r3, [r7, #8]
 8007cf8:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	881a      	ldrh	r2, [r3, #0]
 8007cfe:	68bb      	ldr	r3, [r7, #8]
 8007d00:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[mem->next])->prev = (mem_size_t)((u8_t *)pmem - ram);
 8007d02:	68bb      	ldr	r3, [r7, #8]
 8007d04:	4a06      	ldr	r2, [pc, #24]	; (8007d20 <plug_holes+0x10c>)
 8007d06:	6812      	ldr	r2, [r2, #0]
 8007d08:	1a99      	subs	r1, r3, r2
 8007d0a:	4b05      	ldr	r3, [pc, #20]	; (8007d20 <plug_holes+0x10c>)
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	687a      	ldr	r2, [r7, #4]
 8007d10:	8812      	ldrh	r2, [r2, #0]
 8007d12:	4413      	add	r3, r2
 8007d14:	b28a      	uxth	r2, r1
 8007d16:	805a      	strh	r2, [r3, #2]
  }
}
 8007d18:	bf00      	nop
 8007d1a:	3710      	adds	r7, #16
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	bd80      	pop	{r7, pc}
 8007d20:	2000020c 	.word	0x2000020c
 8007d24:	0801540c 	.word	0x0801540c
 8007d28:	0801543c 	.word	0x0801543c
 8007d2c:	08015454 	.word	0x08015454
 8007d30:	20000210 	.word	0x20000210
 8007d34:	0801547c 	.word	0x0801547c
 8007d38:	08015498 	.word	0x08015498
 8007d3c:	080154b4 	.word	0x080154b4
 8007d40:	20000214 	.word	0x20000214

08007d44 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8007d44:	b480      	push	{r7}
 8007d46:	b083      	sub	sp, #12
 8007d48:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
    (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT-1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8007d4a:	4b19      	ldr	r3, [pc, #100]	; (8007db0 <mem_init+0x6c>)
 8007d4c:	3303      	adds	r3, #3
 8007d4e:	f023 0303 	bic.w	r3, r3, #3
 8007d52:	461a      	mov	r2, r3
 8007d54:	4b17      	ldr	r3, [pc, #92]	; (8007db4 <mem_init+0x70>)
 8007d56:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 8007d58:	4b16      	ldr	r3, [pc, #88]	; (8007db4 <mem_init+0x70>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8007d64:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	2200      	movs	r2, #0
 8007d6a:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2200      	movs	r2, #0
 8007d70:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = (struct mem *)(void *)&ram[MEM_SIZE_ALIGNED];
 8007d72:	4b10      	ldr	r3, [pc, #64]	; (8007db4 <mem_init+0x70>)
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	f503 63c8 	add.w	r3, r3, #1600	; 0x640
 8007d7a:	4a0f      	ldr	r2, [pc, #60]	; (8007db8 <mem_init+0x74>)
 8007d7c:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 8007d7e:	4b0e      	ldr	r3, [pc, #56]	; (8007db8 <mem_init+0x74>)
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	2201      	movs	r2, #1
 8007d84:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8007d86:	4b0c      	ldr	r3, [pc, #48]	; (8007db8 <mem_init+0x74>)
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8007d8e:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 8007d90:	4b09      	ldr	r3, [pc, #36]	; (8007db8 <mem_init+0x74>)
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8007d98:	805a      	strh	r2, [r3, #2]

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8007d9a:	4b06      	ldr	r3, [pc, #24]	; (8007db4 <mem_init+0x70>)
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	4a07      	ldr	r2, [pc, #28]	; (8007dbc <mem_init+0x78>)
 8007da0:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 8007da2:	bf00      	nop
 8007da4:	370c      	adds	r7, #12
 8007da6:	46bd      	mov	sp, r7
 8007da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dac:	4770      	bx	lr
 8007dae:	bf00      	nop
 8007db0:	200003b4 	.word	0x200003b4
 8007db4:	2000020c 	.word	0x2000020c
 8007db8:	20000210 	.word	0x20000210
 8007dbc:	20000214 	.word	0x20000214

08007dc0 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 8007dc0:	b580      	push	{r7, lr}
 8007dc2:	b084      	sub	sp, #16
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d043      	beq.n	8007e56 <mem_free+0x96>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  LWIP_ASSERT("mem_free: sanity check alignment", (((mem_ptr_t)rmem) & (MEM_ALIGNMENT-1)) == 0);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	f003 0303 	and.w	r3, r3, #3
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d006      	beq.n	8007de6 <mem_free+0x26>
 8007dd8:	4b22      	ldr	r3, [pc, #136]	; (8007e64 <mem_free+0xa4>)
 8007dda:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
 8007dde:	4922      	ldr	r1, [pc, #136]	; (8007e68 <mem_free+0xa8>)
 8007de0:	4822      	ldr	r0, [pc, #136]	; (8007e6c <mem_free+0xac>)
 8007de2:	f00c fc97 	bl	8014714 <iprintf>

  LWIP_ASSERT("mem_free: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8007de6:	4b22      	ldr	r3, [pc, #136]	; (8007e70 <mem_free+0xb0>)
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	687a      	ldr	r2, [r7, #4]
 8007dec:	429a      	cmp	r2, r3
 8007dee:	d304      	bcc.n	8007dfa <mem_free+0x3a>
 8007df0:	4b20      	ldr	r3, [pc, #128]	; (8007e74 <mem_free+0xb4>)
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	687a      	ldr	r2, [r7, #4]
 8007df6:	429a      	cmp	r2, r3
 8007df8:	d306      	bcc.n	8007e08 <mem_free+0x48>
 8007dfa:	4b1a      	ldr	r3, [pc, #104]	; (8007e64 <mem_free+0xa4>)
 8007dfc:	f240 12af 	movw	r2, #431	; 0x1af
 8007e00:	491d      	ldr	r1, [pc, #116]	; (8007e78 <mem_free+0xb8>)
 8007e02:	481a      	ldr	r0, [pc, #104]	; (8007e6c <mem_free+0xac>)
 8007e04:	f00c fc86 	bl	8014714 <iprintf>
    (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8007e08:	4b19      	ldr	r3, [pc, #100]	; (8007e70 <mem_free+0xb0>)
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	687a      	ldr	r2, [r7, #4]
 8007e0e:	429a      	cmp	r2, r3
 8007e10:	d323      	bcc.n	8007e5a <mem_free+0x9a>
 8007e12:	4b18      	ldr	r3, [pc, #96]	; (8007e74 <mem_free+0xb4>)
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	687a      	ldr	r2, [r7, #4]
 8007e18:	429a      	cmp	r2, r3
 8007e1a:	d21e      	bcs.n	8007e5a <mem_free+0x9a>
  }
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	3b08      	subs	r3, #8
 8007e20:	60fb      	str	r3, [r7, #12]
  /* ... which has to be in a used state ... */
  LWIP_ASSERT("mem_free: mem->used", mem->used);
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	791b      	ldrb	r3, [r3, #4]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d106      	bne.n	8007e38 <mem_free+0x78>
 8007e2a:	4b0e      	ldr	r3, [pc, #56]	; (8007e64 <mem_free+0xa4>)
 8007e2c:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 8007e30:	4912      	ldr	r1, [pc, #72]	; (8007e7c <mem_free+0xbc>)
 8007e32:	480e      	ldr	r0, [pc, #56]	; (8007e6c <mem_free+0xac>)
 8007e34:	f00c fc6e 	bl	8014714 <iprintf>
  /* ... and is now unused. */
  mem->used = 0;
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 8007e3e:	4b10      	ldr	r3, [pc, #64]	; (8007e80 <mem_free+0xc0>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	68fa      	ldr	r2, [r7, #12]
 8007e44:	429a      	cmp	r2, r3
 8007e46:	d202      	bcs.n	8007e4e <mem_free+0x8e>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8007e48:	4a0d      	ldr	r2, [pc, #52]	; (8007e80 <mem_free+0xc0>)
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 8007e4e:	68f8      	ldr	r0, [r7, #12]
 8007e50:	f7ff fee0 	bl	8007c14 <plug_holes>
 8007e54:	e002      	b.n	8007e5c <mem_free+0x9c>
    return;
 8007e56:	bf00      	nop
 8007e58:	e000      	b.n	8007e5c <mem_free+0x9c>
    return;
 8007e5a:	bf00      	nop
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 8007e5c:	3710      	adds	r7, #16
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	bd80      	pop	{r7, pc}
 8007e62:	bf00      	nop
 8007e64:	0801540c 	.word	0x0801540c
 8007e68:	080154e0 	.word	0x080154e0
 8007e6c:	08015454 	.word	0x08015454
 8007e70:	2000020c 	.word	0x2000020c
 8007e74:	20000210 	.word	0x20000210
 8007e78:	08015504 	.word	0x08015504
 8007e7c:	0801551c 	.word	0x0801551c
 8007e80:	20000214 	.word	0x20000214

08007e84 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t newsize)
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b086      	sub	sp, #24
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
 8007e8c:	460b      	mov	r3, r1
 8007e8e:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = LWIP_MEM_ALIGN_SIZE(newsize);
 8007e90:	887b      	ldrh	r3, [r7, #2]
 8007e92:	3303      	adds	r3, #3
 8007e94:	b29b      	uxth	r3, r3
 8007e96:	f023 0303 	bic.w	r3, r3, #3
 8007e9a:	807b      	strh	r3, [r7, #2]

  if (newsize < MIN_SIZE_ALIGNED) {
 8007e9c:	887b      	ldrh	r3, [r7, #2]
 8007e9e:	2b0b      	cmp	r3, #11
 8007ea0:	d801      	bhi.n	8007ea6 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8007ea2:	230c      	movs	r3, #12
 8007ea4:	807b      	strh	r3, [r7, #2]
  }

  if (newsize > MEM_SIZE_ALIGNED) {
 8007ea6:	887b      	ldrh	r3, [r7, #2]
 8007ea8:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8007eac:	d901      	bls.n	8007eb2 <mem_trim+0x2e>
    return NULL;
 8007eae:	2300      	movs	r3, #0
 8007eb0:	e0b1      	b.n	8008016 <mem_trim+0x192>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8007eb2:	4b5b      	ldr	r3, [pc, #364]	; (8008020 <mem_trim+0x19c>)
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	687a      	ldr	r2, [r7, #4]
 8007eb8:	429a      	cmp	r2, r3
 8007eba:	d304      	bcc.n	8007ec6 <mem_trim+0x42>
 8007ebc:	4b59      	ldr	r3, [pc, #356]	; (8008024 <mem_trim+0x1a0>)
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	687a      	ldr	r2, [r7, #4]
 8007ec2:	429a      	cmp	r2, r3
 8007ec4:	d306      	bcc.n	8007ed4 <mem_trim+0x50>
 8007ec6:	4b58      	ldr	r3, [pc, #352]	; (8008028 <mem_trim+0x1a4>)
 8007ec8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8007ecc:	4957      	ldr	r1, [pc, #348]	; (800802c <mem_trim+0x1a8>)
 8007ece:	4858      	ldr	r0, [pc, #352]	; (8008030 <mem_trim+0x1ac>)
 8007ed0:	f00c fc20 	bl	8014714 <iprintf>
   (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8007ed4:	4b52      	ldr	r3, [pc, #328]	; (8008020 <mem_trim+0x19c>)
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	687a      	ldr	r2, [r7, #4]
 8007eda:	429a      	cmp	r2, r3
 8007edc:	d304      	bcc.n	8007ee8 <mem_trim+0x64>
 8007ede:	4b51      	ldr	r3, [pc, #324]	; (8008024 <mem_trim+0x1a0>)
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	687a      	ldr	r2, [r7, #4]
 8007ee4:	429a      	cmp	r2, r3
 8007ee6:	d301      	bcc.n	8007eec <mem_trim+0x68>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    SYS_ARCH_PROTECT(lev);
    MEM_STATS_INC(illegal);
    SYS_ARCH_UNPROTECT(lev);
    return rmem;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	e094      	b.n	8008016 <mem_trim+0x192>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	3b08      	subs	r3, #8
 8007ef0:	617b      	str	r3, [r7, #20]
  /* ... and its offset pointer */
  ptr = (mem_size_t)((u8_t *)mem - ram);
 8007ef2:	697b      	ldr	r3, [r7, #20]
 8007ef4:	4a4a      	ldr	r2, [pc, #296]	; (8008020 <mem_trim+0x19c>)
 8007ef6:	6812      	ldr	r2, [r2, #0]
 8007ef8:	1a9b      	subs	r3, r3, r2
 8007efa:	827b      	strh	r3, [r7, #18]

  size = mem->next - ptr - SIZEOF_STRUCT_MEM;
 8007efc:	697b      	ldr	r3, [r7, #20]
 8007efe:	881a      	ldrh	r2, [r3, #0]
 8007f00:	8a7b      	ldrh	r3, [r7, #18]
 8007f02:	1ad3      	subs	r3, r2, r3
 8007f04:	b29b      	uxth	r3, r3
 8007f06:	3b08      	subs	r3, #8
 8007f08:	823b      	strh	r3, [r7, #16]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8007f0a:	887a      	ldrh	r2, [r7, #2]
 8007f0c:	8a3b      	ldrh	r3, [r7, #16]
 8007f0e:	429a      	cmp	r2, r3
 8007f10:	d906      	bls.n	8007f20 <mem_trim+0x9c>
 8007f12:	4b45      	ldr	r3, [pc, #276]	; (8008028 <mem_trim+0x1a4>)
 8007f14:	f240 2206 	movw	r2, #518	; 0x206
 8007f18:	4946      	ldr	r1, [pc, #280]	; (8008034 <mem_trim+0x1b0>)
 8007f1a:	4845      	ldr	r0, [pc, #276]	; (8008030 <mem_trim+0x1ac>)
 8007f1c:	f00c fbfa 	bl	8014714 <iprintf>
  if (newsize > size) {
 8007f20:	887a      	ldrh	r2, [r7, #2]
 8007f22:	8a3b      	ldrh	r3, [r7, #16]
 8007f24:	429a      	cmp	r2, r3
 8007f26:	d901      	bls.n	8007f2c <mem_trim+0xa8>
    /* not supported */
    return NULL;
 8007f28:	2300      	movs	r3, #0
 8007f2a:	e074      	b.n	8008016 <mem_trim+0x192>
  }
  if (newsize == size) {
 8007f2c:	887a      	ldrh	r2, [r7, #2]
 8007f2e:	8a3b      	ldrh	r3, [r7, #16]
 8007f30:	429a      	cmp	r2, r3
 8007f32:	d101      	bne.n	8007f38 <mem_trim+0xb4>
    /* No change in size, simply return */
    return rmem;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	e06e      	b.n	8008016 <mem_trim+0x192>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = (struct mem *)(void *)&ram[mem->next];
 8007f38:	4b39      	ldr	r3, [pc, #228]	; (8008020 <mem_trim+0x19c>)
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	697a      	ldr	r2, [r7, #20]
 8007f3e:	8812      	ldrh	r2, [r2, #0]
 8007f40:	4413      	add	r3, r2
 8007f42:	60fb      	str	r3, [r7, #12]
  if (mem2->used == 0) {
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	791b      	ldrb	r3, [r3, #4]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d131      	bne.n	8007fb0 <mem_trim+0x12c>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    /* remember the old next pointer */
    next = mem2->next;
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	881b      	ldrh	r3, [r3, #0]
 8007f50:	813b      	strh	r3, [r7, #8]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 8007f52:	8a7a      	ldrh	r2, [r7, #18]
 8007f54:	887b      	ldrh	r3, [r7, #2]
 8007f56:	4413      	add	r3, r2
 8007f58:	b29b      	uxth	r3, r3
 8007f5a:	3308      	adds	r3, #8
 8007f5c:	817b      	strh	r3, [r7, #10]
    if (lfree == mem2) {
 8007f5e:	4b36      	ldr	r3, [pc, #216]	; (8008038 <mem_trim+0x1b4>)
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	68fa      	ldr	r2, [r7, #12]
 8007f64:	429a      	cmp	r2, r3
 8007f66:	d105      	bne.n	8007f74 <mem_trim+0xf0>
      lfree = (struct mem *)(void *)&ram[ptr2];
 8007f68:	4b2d      	ldr	r3, [pc, #180]	; (8008020 <mem_trim+0x19c>)
 8007f6a:	681a      	ldr	r2, [r3, #0]
 8007f6c:	897b      	ldrh	r3, [r7, #10]
 8007f6e:	4413      	add	r3, r2
 8007f70:	4a31      	ldr	r2, [pc, #196]	; (8008038 <mem_trim+0x1b4>)
 8007f72:	6013      	str	r3, [r2, #0]
    }
    mem2 = (struct mem *)(void *)&ram[ptr2];
 8007f74:	4b2a      	ldr	r3, [pc, #168]	; (8008020 <mem_trim+0x19c>)
 8007f76:	681a      	ldr	r2, [r3, #0]
 8007f78:	897b      	ldrh	r3, [r7, #10]
 8007f7a:	4413      	add	r3, r2
 8007f7c:	60fb      	str	r3, [r7, #12]
    mem2->used = 0;
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	2200      	movs	r2, #0
 8007f82:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	893a      	ldrh	r2, [r7, #8]
 8007f88:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	8a7a      	ldrh	r2, [r7, #18]
 8007f8e:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8007f90:	697b      	ldr	r3, [r7, #20]
 8007f92:	897a      	ldrh	r2, [r7, #10]
 8007f94:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	881b      	ldrh	r3, [r3, #0]
 8007f9a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8007f9e:	d039      	beq.n	8008014 <mem_trim+0x190>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 8007fa0:	4b1f      	ldr	r3, [pc, #124]	; (8008020 <mem_trim+0x19c>)
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	68fa      	ldr	r2, [r7, #12]
 8007fa6:	8812      	ldrh	r2, [r2, #0]
 8007fa8:	4413      	add	r3, r2
 8007faa:	897a      	ldrh	r2, [r7, #10]
 8007fac:	805a      	strh	r2, [r3, #2]
 8007fae:	e031      	b.n	8008014 <mem_trim+0x190>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8007fb0:	887b      	ldrh	r3, [r7, #2]
 8007fb2:	f103 0214 	add.w	r2, r3, #20
 8007fb6:	8a3b      	ldrh	r3, [r7, #16]
 8007fb8:	429a      	cmp	r2, r3
 8007fba:	d82b      	bhi.n	8008014 <mem_trim+0x190>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 8007fbc:	8a7a      	ldrh	r2, [r7, #18]
 8007fbe:	887b      	ldrh	r3, [r7, #2]
 8007fc0:	4413      	add	r3, r2
 8007fc2:	b29b      	uxth	r3, r3
 8007fc4:	3308      	adds	r3, #8
 8007fc6:	817b      	strh	r3, [r7, #10]
    mem2 = (struct mem *)(void *)&ram[ptr2];
 8007fc8:	4b15      	ldr	r3, [pc, #84]	; (8008020 <mem_trim+0x19c>)
 8007fca:	681a      	ldr	r2, [r3, #0]
 8007fcc:	897b      	ldrh	r3, [r7, #10]
 8007fce:	4413      	add	r3, r2
 8007fd0:	60fb      	str	r3, [r7, #12]
    if (mem2 < lfree) {
 8007fd2:	4b19      	ldr	r3, [pc, #100]	; (8008038 <mem_trim+0x1b4>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	68fa      	ldr	r2, [r7, #12]
 8007fd8:	429a      	cmp	r2, r3
 8007fda:	d202      	bcs.n	8007fe2 <mem_trim+0x15e>
      lfree = mem2;
 8007fdc:	4a16      	ldr	r2, [pc, #88]	; (8008038 <mem_trim+0x1b4>)
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	2200      	movs	r2, #0
 8007fe6:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 8007fe8:	697b      	ldr	r3, [r7, #20]
 8007fea:	881a      	ldrh	r2, [r3, #0]
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	8a7a      	ldrh	r2, [r7, #18]
 8007ff4:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 8007ff6:	697b      	ldr	r3, [r7, #20]
 8007ff8:	897a      	ldrh	r2, [r7, #10]
 8007ffa:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	881b      	ldrh	r3, [r3, #0]
 8008000:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8008004:	d006      	beq.n	8008014 <mem_trim+0x190>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 8008006:	4b06      	ldr	r3, [pc, #24]	; (8008020 <mem_trim+0x19c>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	68fa      	ldr	r2, [r7, #12]
 800800c:	8812      	ldrh	r2, [r2, #0]
 800800e:	4413      	add	r3, r2
 8008010:	897a      	ldrh	r2, [r7, #10]
 8008012:	805a      	strh	r2, [r3, #2]
  } */
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 8008014:	687b      	ldr	r3, [r7, #4]
}
 8008016:	4618      	mov	r0, r3
 8008018:	3718      	adds	r7, #24
 800801a:	46bd      	mov	sp, r7
 800801c:	bd80      	pop	{r7, pc}
 800801e:	bf00      	nop
 8008020:	2000020c 	.word	0x2000020c
 8008024:	20000210 	.word	0x20000210
 8008028:	0801540c 	.word	0x0801540c
 800802c:	08015530 	.word	0x08015530
 8008030:	08015454 	.word	0x08015454
 8008034:	08015548 	.word	0x08015548
 8008038:	20000214 	.word	0x20000214

0800803c <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size)
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b088      	sub	sp, #32
 8008040:	af00      	add	r7, sp, #0
 8008042:	4603      	mov	r3, r0
 8008044:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size == 0) {
 8008046:	88fb      	ldrh	r3, [r7, #6]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d101      	bne.n	8008050 <mem_malloc+0x14>
    return NULL;
 800804c:	2300      	movs	r3, #0
 800804e:	e0c8      	b.n	80081e2 <mem_malloc+0x1a6>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = LWIP_MEM_ALIGN_SIZE(size);
 8008050:	88fb      	ldrh	r3, [r7, #6]
 8008052:	3303      	adds	r3, #3
 8008054:	b29b      	uxth	r3, r3
 8008056:	f023 0303 	bic.w	r3, r3, #3
 800805a:	80fb      	strh	r3, [r7, #6]

  if (size < MIN_SIZE_ALIGNED) {
 800805c:	88fb      	ldrh	r3, [r7, #6]
 800805e:	2b0b      	cmp	r3, #11
 8008060:	d801      	bhi.n	8008066 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 8008062:	230c      	movs	r3, #12
 8008064:	80fb      	strh	r3, [r7, #6]
  }

  if (size > MEM_SIZE_ALIGNED) {
 8008066:	88fb      	ldrh	r3, [r7, #6]
 8008068:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800806c:	d901      	bls.n	8008072 <mem_malloc+0x36>
    return NULL;
 800806e:	2300      	movs	r3, #0
 8008070:	e0b7      	b.n	80081e2 <mem_malloc+0x1a6>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 8008072:	4b5e      	ldr	r3, [pc, #376]	; (80081ec <mem_malloc+0x1b0>)
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	461a      	mov	r2, r3
 8008078:	4b5d      	ldr	r3, [pc, #372]	; (80081f0 <mem_malloc+0x1b4>)
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	1ad3      	subs	r3, r2, r3
 800807e:	83fb      	strh	r3, [r7, #30]
 8008080:	e0a7      	b.n	80081d2 <mem_malloc+0x196>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
      mem = (struct mem *)(void *)&ram[ptr];
 8008082:	4b5b      	ldr	r3, [pc, #364]	; (80081f0 <mem_malloc+0x1b4>)
 8008084:	681a      	ldr	r2, [r3, #0]
 8008086:	8bfb      	ldrh	r3, [r7, #30]
 8008088:	4413      	add	r3, r2
 800808a:	617b      	str	r3, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800808c:	697b      	ldr	r3, [r7, #20]
 800808e:	791b      	ldrb	r3, [r3, #4]
 8008090:	2b00      	cmp	r3, #0
 8008092:	f040 8098 	bne.w	80081c6 <mem_malloc+0x18a>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8008096:	697b      	ldr	r3, [r7, #20]
 8008098:	881b      	ldrh	r3, [r3, #0]
 800809a:	461a      	mov	r2, r3
 800809c:	8bfb      	ldrh	r3, [r7, #30]
 800809e:	1ad3      	subs	r3, r2, r3
 80080a0:	f1a3 0208 	sub.w	r2, r3, #8
 80080a4:	88fb      	ldrh	r3, [r7, #6]
      if ((!mem->used) &&
 80080a6:	429a      	cmp	r2, r3
 80080a8:	f0c0 808d 	bcc.w	80081c6 <mem_malloc+0x18a>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 80080ac:	697b      	ldr	r3, [r7, #20]
 80080ae:	881b      	ldrh	r3, [r3, #0]
 80080b0:	461a      	mov	r2, r3
 80080b2:	8bfb      	ldrh	r3, [r7, #30]
 80080b4:	1ad3      	subs	r3, r2, r3
 80080b6:	f1a3 0208 	sub.w	r2, r3, #8
 80080ba:	88fb      	ldrh	r3, [r7, #6]
 80080bc:	3314      	adds	r3, #20
 80080be:	429a      	cmp	r2, r3
 80080c0:	d327      	bcc.n	8008112 <mem_malloc+0xd6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = ptr + SIZEOF_STRUCT_MEM + size;
 80080c2:	8bfa      	ldrh	r2, [r7, #30]
 80080c4:	88fb      	ldrh	r3, [r7, #6]
 80080c6:	4413      	add	r3, r2
 80080c8:	b29b      	uxth	r3, r3
 80080ca:	3308      	adds	r3, #8
 80080cc:	827b      	strh	r3, [r7, #18]
          /* create mem2 struct */
          mem2 = (struct mem *)(void *)&ram[ptr2];
 80080ce:	4b48      	ldr	r3, [pc, #288]	; (80081f0 <mem_malloc+0x1b4>)
 80080d0:	681a      	ldr	r2, [r3, #0]
 80080d2:	8a7b      	ldrh	r3, [r7, #18]
 80080d4:	4413      	add	r3, r2
 80080d6:	60fb      	str	r3, [r7, #12]
          mem2->used = 0;
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	2200      	movs	r2, #0
 80080dc:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 80080de:	697b      	ldr	r3, [r7, #20]
 80080e0:	881a      	ldrh	r2, [r3, #0]
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	8bfa      	ldrh	r2, [r7, #30]
 80080ea:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 80080ec:	697b      	ldr	r3, [r7, #20]
 80080ee:	8a7a      	ldrh	r2, [r7, #18]
 80080f0:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 80080f2:	697b      	ldr	r3, [r7, #20]
 80080f4:	2201      	movs	r2, #1
 80080f6:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	881b      	ldrh	r3, [r3, #0]
 80080fc:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8008100:	d00a      	beq.n	8008118 <mem_malloc+0xdc>
            ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 8008102:	4b3b      	ldr	r3, [pc, #236]	; (80081f0 <mem_malloc+0x1b4>)
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	68fa      	ldr	r2, [r7, #12]
 8008108:	8812      	ldrh	r2, [r2, #0]
 800810a:	4413      	add	r3, r2
 800810c:	8a7a      	ldrh	r2, [r7, #18]
 800810e:	805a      	strh	r2, [r3, #2]
 8008110:	e002      	b.n	8008118 <mem_malloc+0xdc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8008112:	697b      	ldr	r3, [r7, #20]
 8008114:	2201      	movs	r2, #1
 8008116:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - (mem_size_t)((u8_t *)mem - ram));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8008118:	4b34      	ldr	r3, [pc, #208]	; (80081ec <mem_malloc+0x1b0>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	697a      	ldr	r2, [r7, #20]
 800811e:	429a      	cmp	r2, r3
 8008120:	d127      	bne.n	8008172 <mem_malloc+0x136>
          struct mem *cur = lfree;
 8008122:	4b32      	ldr	r3, [pc, #200]	; (80081ec <mem_malloc+0x1b0>)
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8008128:	e005      	b.n	8008136 <mem_malloc+0xfa>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = (struct mem *)(void *)&ram[cur->next];
 800812a:	4b31      	ldr	r3, [pc, #196]	; (80081f0 <mem_malloc+0x1b4>)
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	69ba      	ldr	r2, [r7, #24]
 8008130:	8812      	ldrh	r2, [r2, #0]
 8008132:	4413      	add	r3, r2
 8008134:	61bb      	str	r3, [r7, #24]
          while (cur->used && cur != ram_end) {
 8008136:	69bb      	ldr	r3, [r7, #24]
 8008138:	791b      	ldrb	r3, [r3, #4]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d004      	beq.n	8008148 <mem_malloc+0x10c>
 800813e:	4b2d      	ldr	r3, [pc, #180]	; (80081f4 <mem_malloc+0x1b8>)
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	69ba      	ldr	r2, [r7, #24]
 8008144:	429a      	cmp	r2, r3
 8008146:	d1f0      	bne.n	800812a <mem_malloc+0xee>
          }
          lfree = cur;
 8008148:	4a28      	ldr	r2, [pc, #160]	; (80081ec <mem_malloc+0x1b0>)
 800814a:	69bb      	ldr	r3, [r7, #24]
 800814c:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800814e:	4b27      	ldr	r3, [pc, #156]	; (80081ec <mem_malloc+0x1b0>)
 8008150:	681a      	ldr	r2, [r3, #0]
 8008152:	4b28      	ldr	r3, [pc, #160]	; (80081f4 <mem_malloc+0x1b8>)
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	429a      	cmp	r2, r3
 8008158:	d00b      	beq.n	8008172 <mem_malloc+0x136>
 800815a:	4b24      	ldr	r3, [pc, #144]	; (80081ec <mem_malloc+0x1b0>)
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	791b      	ldrb	r3, [r3, #4]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d006      	beq.n	8008172 <mem_malloc+0x136>
 8008164:	4b24      	ldr	r3, [pc, #144]	; (80081f8 <mem_malloc+0x1bc>)
 8008166:	f240 22cf 	movw	r2, #719	; 0x2cf
 800816a:	4924      	ldr	r1, [pc, #144]	; (80081fc <mem_malloc+0x1c0>)
 800816c:	4824      	ldr	r0, [pc, #144]	; (8008200 <mem_malloc+0x1c4>)
 800816e:	f00c fad1 	bl	8014714 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8008172:	88fa      	ldrh	r2, [r7, #6]
 8008174:	697b      	ldr	r3, [r7, #20]
 8008176:	4413      	add	r3, r2
 8008178:	3308      	adds	r3, #8
 800817a:	4a1e      	ldr	r2, [pc, #120]	; (80081f4 <mem_malloc+0x1b8>)
 800817c:	6812      	ldr	r2, [r2, #0]
 800817e:	4293      	cmp	r3, r2
 8008180:	d906      	bls.n	8008190 <mem_malloc+0x154>
 8008182:	4b1d      	ldr	r3, [pc, #116]	; (80081f8 <mem_malloc+0x1bc>)
 8008184:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 8008188:	491e      	ldr	r1, [pc, #120]	; (8008204 <mem_malloc+0x1c8>)
 800818a:	481d      	ldr	r0, [pc, #116]	; (8008200 <mem_malloc+0x1c4>)
 800818c:	f00c fac2 	bl	8014714 <iprintf>
         (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8008190:	697b      	ldr	r3, [r7, #20]
 8008192:	f003 0303 	and.w	r3, r3, #3
 8008196:	2b00      	cmp	r3, #0
 8008198:	d006      	beq.n	80081a8 <mem_malloc+0x16c>
 800819a:	4b17      	ldr	r3, [pc, #92]	; (80081f8 <mem_malloc+0x1bc>)
 800819c:	f240 22d6 	movw	r2, #726	; 0x2d6
 80081a0:	4919      	ldr	r1, [pc, #100]	; (8008208 <mem_malloc+0x1cc>)
 80081a2:	4817      	ldr	r0, [pc, #92]	; (8008200 <mem_malloc+0x1c4>)
 80081a4:	f00c fab6 	bl	8014714 <iprintf>
         ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 80081a8:	697b      	ldr	r3, [r7, #20]
 80081aa:	f003 0303 	and.w	r3, r3, #3
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d006      	beq.n	80081c0 <mem_malloc+0x184>
 80081b2:	4b11      	ldr	r3, [pc, #68]	; (80081f8 <mem_malloc+0x1bc>)
 80081b4:	f44f 7236 	mov.w	r2, #728	; 0x2d8
 80081b8:	4914      	ldr	r1, [pc, #80]	; (800820c <mem_malloc+0x1d0>)
 80081ba:	4811      	ldr	r0, [pc, #68]	; (8008200 <mem_malloc+0x1c4>)
 80081bc:	f00c faaa 	bl	8014714 <iprintf>
          (((mem_ptr_t)mem) & (MEM_ALIGNMENT-1)) == 0);

        return (u8_t *)mem + SIZEOF_STRUCT_MEM;
 80081c0:	697b      	ldr	r3, [r7, #20]
 80081c2:	3308      	adds	r3, #8
 80081c4:	e00d      	b.n	80081e2 <mem_malloc+0x1a6>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
 80081c6:	4b0a      	ldr	r3, [pc, #40]	; (80081f0 <mem_malloc+0x1b4>)
 80081c8:	681a      	ldr	r2, [r3, #0]
 80081ca:	8bfb      	ldrh	r3, [r7, #30]
 80081cc:	4413      	add	r3, r2
 80081ce:	881b      	ldrh	r3, [r3, #0]
 80081d0:	83fb      	strh	r3, [r7, #30]
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 80081d2:	8bfa      	ldrh	r2, [r7, #30]
 80081d4:	88fb      	ldrh	r3, [r7, #6]
 80081d6:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 80081da:	429a      	cmp	r2, r3
 80081dc:	f4ff af51 	bcc.w	8008082 <mem_malloc+0x46>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  return NULL;
 80081e0:	2300      	movs	r3, #0
}
 80081e2:	4618      	mov	r0, r3
 80081e4:	3720      	adds	r7, #32
 80081e6:	46bd      	mov	sp, r7
 80081e8:	bd80      	pop	{r7, pc}
 80081ea:	bf00      	nop
 80081ec:	20000214 	.word	0x20000214
 80081f0:	2000020c 	.word	0x2000020c
 80081f4:	20000210 	.word	0x20000210
 80081f8:	0801540c 	.word	0x0801540c
 80081fc:	08015568 	.word	0x08015568
 8008200:	08015454 	.word	0x08015454
 8008204:	08015584 	.word	0x08015584
 8008208:	080155b4 	.word	0x080155b4
 800820c:	080155e4 	.word	0x080155e4

08008210 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8008210:	b480      	push	{r7}
 8008212:	b085      	sub	sp, #20
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	689b      	ldr	r3, [r3, #8]
 800821c:	2200      	movs	r2, #0
 800821e:	601a      	str	r2, [r3, #0]
  memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	685b      	ldr	r3, [r3, #4]
 8008224:	3303      	adds	r3, #3
 8008226:	f023 0303 	bic.w	r3, r3, #3
 800822a:	60bb      	str	r3, [r7, #8]
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800822c:	2300      	movs	r3, #0
 800822e:	60fb      	str	r3, [r7, #12]
 8008230:	e011      	b.n	8008256 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	689b      	ldr	r3, [r3, #8]
 8008236:	681a      	ldr	r2, [r3, #0]
 8008238:	68bb      	ldr	r3, [r7, #8]
 800823a:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	689b      	ldr	r3, [r3, #8]
 8008240:	68ba      	ldr	r2, [r7, #8]
 8008242:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
   /* cast through void* to get rid of alignment warnings */
   memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	881b      	ldrh	r3, [r3, #0]
 8008248:	461a      	mov	r2, r3
 800824a:	68bb      	ldr	r3, [r7, #8]
 800824c:	4413      	add	r3, r2
 800824e:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	3301      	adds	r3, #1
 8008254:	60fb      	str	r3, [r7, #12]
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	885b      	ldrh	r3, [r3, #2]
 800825a:	461a      	mov	r2, r3
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	4293      	cmp	r3, r2
 8008260:	dbe7      	blt.n	8008232 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8008262:	bf00      	nop
 8008264:	3714      	adds	r7, #20
 8008266:	46bd      	mov	sp, r7
 8008268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826c:	4770      	bx	lr
	...

08008270 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8008270:	b580      	push	{r7, lr}
 8008272:	b082      	sub	sp, #8
 8008274:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8008276:	2300      	movs	r3, #0
 8008278:	80fb      	strh	r3, [r7, #6]
 800827a:	e009      	b.n	8008290 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800827c:	88fb      	ldrh	r3, [r7, #6]
 800827e:	4a08      	ldr	r2, [pc, #32]	; (80082a0 <memp_init+0x30>)
 8008280:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008284:	4618      	mov	r0, r3
 8008286:	f7ff ffc3 	bl	8008210 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800828a:	88fb      	ldrh	r3, [r7, #6]
 800828c:	3301      	adds	r3, #1
 800828e:	80fb      	strh	r3, [r7, #6]
 8008290:	88fb      	ldrh	r3, [r7, #6]
 8008292:	2b08      	cmp	r3, #8
 8008294:	d9f2      	bls.n	800827c <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 8008296:	bf00      	nop
 8008298:	3708      	adds	r7, #8
 800829a:	46bd      	mov	sp, r7
 800829c:	bd80      	pop	{r7, pc}
 800829e:	bf00      	nop
 80082a0:	080176c8 	.word	0x080176c8

080082a4 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char* file, const int line)
#endif
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b084      	sub	sp, #16
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	689b      	ldr	r3, [r3, #8]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d012      	beq.n	80082e0 <do_memp_malloc_pool+0x3c>
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element_overflow(memp, desc);
    memp_overflow_check_element_underflow(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	689b      	ldr	r3, [r3, #8]
 80082be:	68fa      	ldr	r2, [r7, #12]
 80082c0:	6812      	ldr	r2, [r2, #0]
 80082c2:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	f003 0303 	and.w	r3, r3, #3
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d006      	beq.n	80082dc <do_memp_malloc_pool+0x38>
 80082ce:	4b07      	ldr	r3, [pc, #28]	; (80082ec <do_memp_malloc_pool+0x48>)
 80082d0:	f240 1249 	movw	r2, #329	; 0x149
 80082d4:	4906      	ldr	r1, [pc, #24]	; (80082f0 <do_memp_malloc_pool+0x4c>)
 80082d6:	4807      	ldr	r0, [pc, #28]	; (80082f4 <do_memp_malloc_pool+0x50>)
 80082d8:	f00c fa1c 	bl	8014714 <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t*)memp + MEMP_SIZE);
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	e000      	b.n	80082e2 <do_memp_malloc_pool+0x3e>
    desc->stats->err++;
#endif
  }

  SYS_ARCH_UNPROTECT(old_level);
  return NULL;
 80082e0:	2300      	movs	r3, #0
}
 80082e2:	4618      	mov	r0, r3
 80082e4:	3710      	adds	r7, #16
 80082e6:	46bd      	mov	sp, r7
 80082e8:	bd80      	pop	{r7, pc}
 80082ea:	bf00      	nop
 80082ec:	08015608 	.word	0x08015608
 80082f0:	08015638 	.word	0x08015638
 80082f4:	0801565c 	.word	0x0801565c

080082f8 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char* file, const int line)
#endif
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b084      	sub	sp, #16
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	4603      	mov	r3, r0
 8008300:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8008302:	79fb      	ldrb	r3, [r7, #7]
 8008304:	2b08      	cmp	r3, #8
 8008306:	d908      	bls.n	800831a <memp_malloc+0x22>
 8008308:	4b0a      	ldr	r3, [pc, #40]	; (8008334 <memp_malloc+0x3c>)
 800830a:	f240 1287 	movw	r2, #391	; 0x187
 800830e:	490a      	ldr	r1, [pc, #40]	; (8008338 <memp_malloc+0x40>)
 8008310:	480a      	ldr	r0, [pc, #40]	; (800833c <memp_malloc+0x44>)
 8008312:	f00c f9ff 	bl	8014714 <iprintf>
 8008316:	2300      	movs	r3, #0
 8008318:	e008      	b.n	800832c <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800831a:	79fb      	ldrb	r3, [r7, #7]
 800831c:	4a08      	ldr	r2, [pc, #32]	; (8008340 <memp_malloc+0x48>)
 800831e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008322:	4618      	mov	r0, r3
 8008324:	f7ff ffbe 	bl	80082a4 <do_memp_malloc_pool>
 8008328:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800832a:	68fb      	ldr	r3, [r7, #12]
}
 800832c:	4618      	mov	r0, r3
 800832e:	3710      	adds	r7, #16
 8008330:	46bd      	mov	sp, r7
 8008332:	bd80      	pop	{r7, pc}
 8008334:	08015608 	.word	0x08015608
 8008338:	08015698 	.word	0x08015698
 800833c:	0801565c 	.word	0x0801565c
 8008340:	080176c8 	.word	0x080176c8

08008344 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc* desc, void *mem)
{
 8008344:	b580      	push	{r7, lr}
 8008346:	b084      	sub	sp, #16
 8008348:	af00      	add	r7, sp, #0
 800834a:	6078      	str	r0, [r7, #4]
 800834c:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	f003 0303 	and.w	r3, r3, #3
 8008354:	2b00      	cmp	r3, #0
 8008356:	d006      	beq.n	8008366 <do_memp_free_pool+0x22>
 8008358:	4b0a      	ldr	r3, [pc, #40]	; (8008384 <do_memp_free_pool+0x40>)
 800835a:	f240 129d 	movw	r2, #413	; 0x19d
 800835e:	490a      	ldr	r1, [pc, #40]	; (8008388 <do_memp_free_pool+0x44>)
 8008360:	480a      	ldr	r0, [pc, #40]	; (800838c <do_memp_free_pool+0x48>)
 8008362:	f00c f9d7 	bl	8014714 <iprintf>
                ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t*)mem - MEMP_SIZE);
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	689b      	ldr	r3, [r3, #8]
 800836e:	681a      	ldr	r2, [r3, #0]
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	689b      	ldr	r3, [r3, #8]
 8008378:	68fa      	ldr	r2, [r7, #12]
 800837a:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 800837c:	bf00      	nop
 800837e:	3710      	adds	r7, #16
 8008380:	46bd      	mov	sp, r7
 8008382:	bd80      	pop	{r7, pc}
 8008384:	08015608 	.word	0x08015608
 8008388:	080156b8 	.word	0x080156b8
 800838c:	0801565c 	.word	0x0801565c

08008390 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8008390:	b580      	push	{r7, lr}
 8008392:	b082      	sub	sp, #8
 8008394:	af00      	add	r7, sp, #0
 8008396:	4603      	mov	r3, r0
 8008398:	6039      	str	r1, [r7, #0]
 800839a:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800839c:	79fb      	ldrb	r3, [r7, #7]
 800839e:	2b08      	cmp	r3, #8
 80083a0:	d907      	bls.n	80083b2 <memp_free+0x22>
 80083a2:	4b0c      	ldr	r3, [pc, #48]	; (80083d4 <memp_free+0x44>)
 80083a4:	f240 12db 	movw	r2, #475	; 0x1db
 80083a8:	490b      	ldr	r1, [pc, #44]	; (80083d8 <memp_free+0x48>)
 80083aa:	480c      	ldr	r0, [pc, #48]	; (80083dc <memp_free+0x4c>)
 80083ac:	f00c f9b2 	bl	8014714 <iprintf>
 80083b0:	e00c      	b.n	80083cc <memp_free+0x3c>

  if (mem == NULL) {
 80083b2:	683b      	ldr	r3, [r7, #0]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d008      	beq.n	80083ca <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 80083b8:	79fb      	ldrb	r3, [r7, #7]
 80083ba:	4a09      	ldr	r2, [pc, #36]	; (80083e0 <memp_free+0x50>)
 80083bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80083c0:	6839      	ldr	r1, [r7, #0]
 80083c2:	4618      	mov	r0, r3
 80083c4:	f7ff ffbe 	bl	8008344 <do_memp_free_pool>
 80083c8:	e000      	b.n	80083cc <memp_free+0x3c>
    return;
 80083ca:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 80083cc:	3708      	adds	r7, #8
 80083ce:	46bd      	mov	sp, r7
 80083d0:	bd80      	pop	{r7, pc}
 80083d2:	bf00      	nop
 80083d4:	08015608 	.word	0x08015608
 80083d8:	080156d8 	.word	0x080156d8
 80083dc:	0801565c 	.word	0x0801565c
 80083e0:	080176c8 	.word	0x080176c8

080083e4 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 80083e4:	b480      	push	{r7}
 80083e6:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 80083e8:	bf00      	nop
 80083ea:	46bd      	mov	sp, r7
 80083ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f0:	4770      	bx	lr
	...

080083f4 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 80083f4:	b580      	push	{r7, lr}
 80083f6:	b084      	sub	sp, #16
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	60f8      	str	r0, [r7, #12]
 80083fc:	60b9      	str	r1, [r7, #8]
 80083fe:	607a      	str	r2, [r7, #4]
 8008400:	603b      	str	r3, [r7, #0]
#if LWIP_IPV6
  s8_t i;
#endif

  LWIP_ASSERT("No init function given", init != NULL);
 8008402:	69fb      	ldr	r3, [r7, #28]
 8008404:	2b00      	cmp	r3, #0
 8008406:	d105      	bne.n	8008414 <netif_add+0x20>
 8008408:	4b23      	ldr	r3, [pc, #140]	; (8008498 <netif_add+0xa4>)
 800840a:	22fb      	movs	r2, #251	; 0xfb
 800840c:	4923      	ldr	r1, [pc, #140]	; (800849c <netif_add+0xa8>)
 800840e:	4824      	ldr	r0, [pc, #144]	; (80084a0 <netif_add+0xac>)
 8008410:	f00c f980 	bl	8014714 <iprintf>

  /* reset new interface configuration state */
#if LWIP_IPV4
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	2200      	movs	r2, #0
 8008418:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	2200      	movs	r2, #0
 800841e:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	2200      	movs	r2, #0
 8008424:	60da      	str	r2, [r3, #12]
    netif->ip6_addr_state[i] = IP6_ADDR_INVALID;
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->flags = 0;
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	2200      	movs	r2, #0
 800842a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
#ifdef netif_get_client_data
  memset(netif->client_data, 0, sizeof(netif->client_data));
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	3320      	adds	r3, #32
 8008432:	2204      	movs	r2, #4
 8008434:	2100      	movs	r1, #0
 8008436:	4618      	mov	r0, r3
 8008438:	f00c f8bc 	bl	80145b4 <memset>
#if LWIP_IPV6_AUTOCONFIG
  /* IPv6 address autoconfiguration not enabled by default */
  netif->ip6_autoconfig_enabled = 0;
#endif /* LWIP_IPV6_AUTOCONFIG */
#if LWIP_IPV6_SEND_ROUTER_SOLICIT
  netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	2203      	movs	r2, #3
 8008440:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	69ba      	ldr	r2, [r7, #24]
 8008448:	61da      	str	r2, [r3, #28]
  netif->num = netif_num++;
 800844a:	4b16      	ldr	r3, [pc, #88]	; (80084a4 <netif_add+0xb0>)
 800844c:	781b      	ldrb	r3, [r3, #0]
 800844e:	1c5a      	adds	r2, r3, #1
 8008450:	b2d1      	uxtb	r1, r2
 8008452:	4a14      	ldr	r2, [pc, #80]	; (80084a4 <netif_add+0xb0>)
 8008454:	7011      	strb	r1, [r2, #0]
 8008456:	68fa      	ldr	r2, [r7, #12]
 8008458:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
  netif->input = input;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	6a3a      	ldr	r2, [r7, #32]
 8008460:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	687a      	ldr	r2, [r7, #4]
 8008466:	68b9      	ldr	r1, [r7, #8]
 8008468:	68f8      	ldr	r0, [r7, #12]
 800846a:	f000 f81f 	bl	80084ac <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800846e:	69fb      	ldr	r3, [r7, #28]
 8008470:	68f8      	ldr	r0, [r7, #12]
 8008472:	4798      	blx	r3
 8008474:	4603      	mov	r3, r0
 8008476:	2b00      	cmp	r3, #0
 8008478:	d001      	beq.n	800847e <netif_add+0x8a>
    return NULL;
 800847a:	2300      	movs	r3, #0
 800847c:	e007      	b.n	800848e <netif_add+0x9a>
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800847e:	4b0a      	ldr	r3, [pc, #40]	; (80084a8 <netif_add+0xb4>)
 8008480:	681a      	ldr	r2, [r3, #0]
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8008486:	4a08      	ldr	r2, [pc, #32]	; (80084a8 <netif_add+0xb4>)
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	6013      	str	r3, [r2, #0]
  ip4_addr_debug_print(NETIF_DEBUG, netmask);
  LWIP_DEBUGF(NETIF_DEBUG, (" gw "));
  ip4_addr_debug_print(NETIF_DEBUG, gw);
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));
  return netif;
 800848c:	68fb      	ldr	r3, [r7, #12]
}
 800848e:	4618      	mov	r0, r3
 8008490:	3710      	adds	r7, #16
 8008492:	46bd      	mov	sp, r7
 8008494:	bd80      	pop	{r7, pc}
 8008496:	bf00      	nop
 8008498:	080156f4 	.word	0x080156f4
 800849c:	08015728 	.word	0x08015728
 80084a0:	08015740 	.word	0x08015740
 80084a4:	2000023c 	.word	0x2000023c
 80084a8:	200038dc 	.word	0x200038dc

080084ac <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
    const ip4_addr_t *gw)
{
 80084ac:	b580      	push	{r7, lr}
 80084ae:	b084      	sub	sp, #16
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	60f8      	str	r0, [r7, #12]
 80084b4:	60b9      	str	r1, [r7, #8]
 80084b6:	607a      	str	r2, [r7, #4]
 80084b8:	603b      	str	r3, [r7, #0]
  if (ip4_addr_isany(ipaddr)) {
 80084ba:	68bb      	ldr	r3, [r7, #8]
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d003      	beq.n	80084c8 <netif_set_addr+0x1c>
 80084c0:	68bb      	ldr	r3, [r7, #8]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d10c      	bne.n	80084e2 <netif_set_addr+0x36>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    netif_set_ipaddr(netif, ipaddr);
 80084c8:	68b9      	ldr	r1, [r7, #8]
 80084ca:	68f8      	ldr	r0, [r7, #12]
 80084cc:	f000 f81a 	bl	8008504 <netif_set_ipaddr>
    netif_set_netmask(netif, netmask);
 80084d0:	6879      	ldr	r1, [r7, #4]
 80084d2:	68f8      	ldr	r0, [r7, #12]
 80084d4:	f000 f862 	bl	800859c <netif_set_netmask>
    netif_set_gw(netif, gw);
 80084d8:	6839      	ldr	r1, [r7, #0]
 80084da:	68f8      	ldr	r0, [r7, #12]
 80084dc:	f000 f84a 	bl	8008574 <netif_set_gw>
 80084e0:	e00b      	b.n	80084fa <netif_set_addr+0x4e>
  } else {
    netif_set_netmask(netif, netmask);
 80084e2:	6879      	ldr	r1, [r7, #4]
 80084e4:	68f8      	ldr	r0, [r7, #12]
 80084e6:	f000 f859 	bl	800859c <netif_set_netmask>
    netif_set_gw(netif, gw);
 80084ea:	6839      	ldr	r1, [r7, #0]
 80084ec:	68f8      	ldr	r0, [r7, #12]
 80084ee:	f000 f841 	bl	8008574 <netif_set_gw>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    netif_set_ipaddr(netif, ipaddr);
 80084f2:	68b9      	ldr	r1, [r7, #8]
 80084f4:	68f8      	ldr	r0, [r7, #12]
 80084f6:	f000 f805 	bl	8008504 <netif_set_ipaddr>
  }
}
 80084fa:	bf00      	nop
 80084fc:	3710      	adds	r7, #16
 80084fe:	46bd      	mov	sp, r7
 8008500:	bd80      	pop	{r7, pc}
	...

08008504 <netif_set_ipaddr>:
 * @note call netif_set_addr() if you also want to change netmask and
 * default gateway
 */
void
netif_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8008504:	b580      	push	{r7, lr}
 8008506:	b084      	sub	sp, #16
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
 800850c:	6039      	str	r1, [r7, #0]
  ip_addr_t new_addr;
  *ip_2_ip4(&new_addr) = (ipaddr ? *ipaddr : *IP4_ADDR_ANY4);
 800850e:	683b      	ldr	r3, [r7, #0]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d003      	beq.n	800851c <netif_set_ipaddr+0x18>
 8008514:	683b      	ldr	r3, [r7, #0]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	60fb      	str	r3, [r7, #12]
 800851a:	e002      	b.n	8008522 <netif_set_ipaddr+0x1e>
 800851c:	4b14      	ldr	r3, [pc, #80]	; (8008570 <netif_set_ipaddr+0x6c>)
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	60fb      	str	r3, [r7, #12]
  IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

  /* address is actually being changed? */
  if (ip4_addr_cmp(ip_2_ip4(&new_addr), netif_ip4_addr(netif)) == 0) {
 8008522:	68fa      	ldr	r2, [r7, #12]
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	3304      	adds	r3, #4
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	429a      	cmp	r2, r3
 800852c:	d01c      	beq.n	8008568 <netif_set_ipaddr+0x64>
    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
#if LWIP_TCP
    tcp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	3304      	adds	r3, #4
 8008532:	f107 020c 	add.w	r2, r7, #12
 8008536:	4611      	mov	r1, r2
 8008538:	4618      	mov	r0, r3
 800853a:	f002 f83f 	bl	800a5bc <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
    udp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	3304      	adds	r3, #4
 8008542:	f107 020c 	add.w	r2, r7, #12
 8008546:	4611      	mov	r1, r2
 8008548:	4618      	mov	r0, r3
 800854a:	f005 fe63 	bl	800e214 <udp_netif_ip_addr_changed>
#endif /* LWIP_RAW */

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d002      	beq.n	800855a <netif_set_ipaddr+0x56>
 8008554:	683b      	ldr	r3, [r7, #0]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	e000      	b.n	800855c <netif_set_ipaddr+0x58>
 800855a:	2300      	movs	r3, #0
 800855c:	687a      	ldr	r2, [r7, #4]
 800855e:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8008560:	2101      	movs	r1, #1
 8008562:	6878      	ldr	r0, [r7, #4]
 8008564:	f000 f861 	bl	800862a <netif_issue_reports>
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_addr(netif)),
    ip4_addr2_16(netif_ip4_addr(netif)),
    ip4_addr3_16(netif_ip4_addr(netif)),
    ip4_addr4_16(netif_ip4_addr(netif))));
}
 8008568:	bf00      	nop
 800856a:	3710      	adds	r7, #16
 800856c:	46bd      	mov	sp, r7
 800856e:	bd80      	pop	{r7, pc}
 8008570:	0801773c 	.word	0x0801773c

08008574 <netif_set_gw>:
 *
 * @note call netif_set_addr() if you also want to change ip address and netmask
 */
void
netif_set_gw(struct netif *netif, const ip4_addr_t *gw)
{
 8008574:	b480      	push	{r7}
 8008576:	b083      	sub	sp, #12
 8008578:	af00      	add	r7, sp, #0
 800857a:	6078      	str	r0, [r7, #4]
 800857c:	6039      	str	r1, [r7, #0]
  ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800857e:	683b      	ldr	r3, [r7, #0]
 8008580:	2b00      	cmp	r3, #0
 8008582:	d002      	beq.n	800858a <netif_set_gw+0x16>
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	e000      	b.n	800858c <netif_set_gw+0x18>
 800858a:	2300      	movs	r3, #0
 800858c:	687a      	ldr	r2, [r7, #4]
 800858e:	60d3      	str	r3, [r2, #12]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_gw(netif)),
    ip4_addr2_16(netif_ip4_gw(netif)),
    ip4_addr3_16(netif_ip4_gw(netif)),
    ip4_addr4_16(netif_ip4_gw(netif))));
}
 8008590:	bf00      	nop
 8008592:	370c      	adds	r7, #12
 8008594:	46bd      	mov	sp, r7
 8008596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859a:	4770      	bx	lr

0800859c <netif_set_netmask>:
 * @note call netif_set_addr() if you also want to change ip address and
 * default gateway
 */
void
netif_set_netmask(struct netif *netif, const ip4_addr_t *netmask)
{
 800859c:	b480      	push	{r7}
 800859e:	b083      	sub	sp, #12
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	6078      	str	r0, [r7, #4]
 80085a4:	6039      	str	r1, [r7, #0]
  mib2_remove_route_ip4(0, netif);
  /* set new netmask to netif */
  ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 80085a6:	683b      	ldr	r3, [r7, #0]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d002      	beq.n	80085b2 <netif_set_netmask+0x16>
 80085ac:	683b      	ldr	r3, [r7, #0]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	e000      	b.n	80085b4 <netif_set_netmask+0x18>
 80085b2:	2300      	movs	r3, #0
 80085b4:	687a      	ldr	r2, [r7, #4]
 80085b6:	6093      	str	r3, [r2, #8]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_netmask(netif)),
    ip4_addr2_16(netif_ip4_netmask(netif)),
    ip4_addr3_16(netif_ip4_netmask(netif)),
    ip4_addr4_16(netif_ip4_netmask(netif))));
}
 80085b8:	bf00      	nop
 80085ba:	370c      	adds	r7, #12
 80085bc:	46bd      	mov	sp, r7
 80085be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c2:	4770      	bx	lr

080085c4 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 80085c4:	b480      	push	{r7}
 80085c6:	b083      	sub	sp, #12
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 80085cc:	4a04      	ldr	r2, [pc, #16]	; (80085e0 <netif_set_default+0x1c>)
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
           netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 80085d2:	bf00      	nop
 80085d4:	370c      	adds	r7, #12
 80085d6:	46bd      	mov	sp, r7
 80085d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085dc:	4770      	bx	lr
 80085de:	bf00      	nop
 80085e0:	200038e0 	.word	0x200038e0

080085e4 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b082      	sub	sp, #8
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
  if (!(netif->flags & NETIF_FLAG_UP)) {
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80085f2:	f003 0301 	and.w	r3, r3, #1
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d113      	bne.n	8008622 <netif_set_up+0x3e>
    netif->flags |= NETIF_FLAG_UP;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008600:	f043 0301 	orr.w	r3, r3, #1
 8008604:	b2da      	uxtb	r2, r3
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

    NETIF_STATUS_CALLBACK(netif);

    if (netif->flags & NETIF_FLAG_LINK_UP) {
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008612:	f003 0304 	and.w	r3, r3, #4
 8008616:	2b00      	cmp	r3, #0
 8008618:	d003      	beq.n	8008622 <netif_set_up+0x3e>
      netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4|NETIF_REPORT_TYPE_IPV6);
 800861a:	2103      	movs	r1, #3
 800861c:	6878      	ldr	r0, [r7, #4]
 800861e:	f000 f804 	bl	800862a <netif_issue_reports>
    }
  }
}
 8008622:	bf00      	nop
 8008624:	3708      	adds	r7, #8
 8008626:	46bd      	mov	sp, r7
 8008628:	bd80      	pop	{r7, pc}

0800862a <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif* netif, u8_t report_type)
{
 800862a:	b580      	push	{r7, lr}
 800862c:	b082      	sub	sp, #8
 800862e:	af00      	add	r7, sp, #0
 8008630:	6078      	str	r0, [r7, #4]
 8008632:	460b      	mov	r3, r1
 8008634:	70fb      	strb	r3, [r7, #3]
#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8008636:	78fb      	ldrb	r3, [r7, #3]
 8008638:	f003 0301 	and.w	r3, r3, #1
 800863c:	2b00      	cmp	r3, #0
 800863e:	d011      	beq.n	8008664 <netif_issue_reports+0x3a>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	3304      	adds	r3, #4
 8008644:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8008646:	2b00      	cmp	r3, #0
 8008648:	d00c      	beq.n	8008664 <netif_issue_reports+0x3a>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008650:	f003 0308 	and.w	r3, r3, #8
 8008654:	2b00      	cmp	r3, #0
 8008656:	d005      	beq.n	8008664 <netif_issue_reports+0x3a>
      etharp_gratuitous(netif);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	3304      	adds	r3, #4
 800865c:	4619      	mov	r1, r3
 800865e:	6878      	ldr	r0, [r7, #4]
 8008660:	f008 fbc6 	bl	8010df0 <etharp_request>
    /* Send Router Solicitation messages. */
    netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
  }
#endif /* LWIP_IPV6 */
}
 8008664:	bf00      	nop
 8008666:	3708      	adds	r7, #8
 8008668:	46bd      	mov	sp, r7
 800866a:	bd80      	pop	{r7, pc}

0800866c <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800866c:	b580      	push	{r7, lr}
 800866e:	b082      	sub	sp, #8
 8008670:	af00      	add	r7, sp, #0
 8008672:	6078      	str	r0, [r7, #4]
  if (netif->flags & NETIF_FLAG_UP) {
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800867a:	f003 0301 	and.w	r3, r3, #1
 800867e:	2b00      	cmp	r3, #0
 8008680:	d012      	beq.n	80086a8 <netif_set_down+0x3c>
    netif->flags &= ~NETIF_FLAG_UP;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008688:	f023 0301 	bic.w	r3, r3, #1
 800868c:	b2da      	uxtb	r2, r3
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800869a:	f003 0308 	and.w	r3, r3, #8
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d002      	beq.n	80086a8 <netif_set_down+0x3c>
      etharp_cleanup_netif(netif);
 80086a2:	6878      	ldr	r0, [r7, #4]
 80086a4:	f007 ff66 	bl	8010574 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 80086a8:	bf00      	nop
 80086aa:	3708      	adds	r7, #8
 80086ac:	46bd      	mov	sp, r7
 80086ae:	bd80      	pop	{r7, pc}

080086b0 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 80086b0:	b480      	push	{r7}
 80086b2:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 80086b4:	4b03      	ldr	r3, [pc, #12]	; (80086c4 <pbuf_pool_is_empty+0x14>)
 80086b6:	2201      	movs	r2, #1
 80086b8:	701a      	strb	r2, [r3, #0]
  if (!queued) {
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 80086ba:	bf00      	nop
 80086bc:	46bd      	mov	sp, r7
 80086be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c2:	4770      	bx	lr
 80086c4:	200038e4 	.word	0x200038e4

080086c8 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b088      	sub	sp, #32
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	4603      	mov	r3, r0
 80086d0:	71fb      	strb	r3, [r7, #7]
 80086d2:	460b      	mov	r3, r1
 80086d4:	80bb      	strh	r3, [r7, #4]
 80086d6:	4613      	mov	r3, r2
 80086d8:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  s32_t rem_len; /* remaining length */
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (layer) {
 80086da:	79fb      	ldrb	r3, [r7, #7]
 80086dc:	2b04      	cmp	r3, #4
 80086de:	d81c      	bhi.n	800871a <pbuf_alloc+0x52>
 80086e0:	a201      	add	r2, pc, #4	; (adr r2, 80086e8 <pbuf_alloc+0x20>)
 80086e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086e6:	bf00      	nop
 80086e8:	080086fd 	.word	0x080086fd
 80086ec:	08008703 	.word	0x08008703
 80086f0:	08008709 	.word	0x08008709
 80086f4:	0800870f 	.word	0x0800870f
 80086f8:	08008715 	.word	0x08008715
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 80086fc:	2336      	movs	r3, #54	; 0x36
 80086fe:	82fb      	strh	r3, [r7, #22]
    break;
 8008700:	e014      	b.n	800872c <pbuf_alloc+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 8008702:	2322      	movs	r3, #34	; 0x22
 8008704:	82fb      	strh	r3, [r7, #22]
    break;
 8008706:	e011      	b.n	800872c <pbuf_alloc+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 8008708:	230e      	movs	r3, #14
 800870a:	82fb      	strh	r3, [r7, #22]
    break;
 800870c:	e00e      	b.n	800872c <pbuf_alloc+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 800870e:	2300      	movs	r3, #0
 8008710:	82fb      	strh	r3, [r7, #22]
    break;
 8008712:	e00b      	b.n	800872c <pbuf_alloc+0x64>
  case PBUF_RAW:
    /* no offset (e.g. RX buffers or chain successors) */
    offset = 0;
 8008714:	2300      	movs	r3, #0
 8008716:	82fb      	strh	r3, [r7, #22]
    break;
 8008718:	e008      	b.n	800872c <pbuf_alloc+0x64>
  default:
    LWIP_ASSERT("pbuf_alloc: bad pbuf layer", 0);
 800871a:	4ba5      	ldr	r3, [pc, #660]	; (80089b0 <pbuf_alloc+0x2e8>)
 800871c:	f44f 728b 	mov.w	r2, #278	; 0x116
 8008720:	49a4      	ldr	r1, [pc, #656]	; (80089b4 <pbuf_alloc+0x2ec>)
 8008722:	48a5      	ldr	r0, [pc, #660]	; (80089b8 <pbuf_alloc+0x2f0>)
 8008724:	f00b fff6 	bl	8014714 <iprintf>
    return NULL;
 8008728:	2300      	movs	r3, #0
 800872a:	e15d      	b.n	80089e8 <pbuf_alloc+0x320>
  }

  switch (type) {
 800872c:	79bb      	ldrb	r3, [r7, #6]
 800872e:	2b03      	cmp	r3, #3
 8008730:	f200 8134 	bhi.w	800899c <pbuf_alloc+0x2d4>
 8008734:	a201      	add	r2, pc, #4	; (adr r2, 800873c <pbuf_alloc+0x74>)
 8008736:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800873a:	bf00      	nop
 800873c:	080088dd 	.word	0x080088dd
 8008740:	08008969 	.word	0x08008969
 8008744:	08008969 	.word	0x08008969
 8008748:	0800874d 	.word	0x0800874d
  case PBUF_POOL:
    /* allocate head of pbuf chain into p */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800874c:	2008      	movs	r0, #8
 800874e:	f7ff fdd3 	bl	80082f8 <memp_malloc>
 8008752:	61f8      	str	r0, [r7, #28]
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc: allocated pbuf %p\n", (void *)p));
    if (p == NULL) {
 8008754:	69fb      	ldr	r3, [r7, #28]
 8008756:	2b00      	cmp	r3, #0
 8008758:	d103      	bne.n	8008762 <pbuf_alloc+0x9a>
      PBUF_POOL_IS_EMPTY();
 800875a:	f7ff ffa9 	bl	80086b0 <pbuf_pool_is_empty>
      return NULL;
 800875e:	2300      	movs	r3, #0
 8008760:	e142      	b.n	80089e8 <pbuf_alloc+0x320>
    }
    p->type = type;
 8008762:	69fb      	ldr	r3, [r7, #28]
 8008764:	79ba      	ldrb	r2, [r7, #6]
 8008766:	731a      	strb	r2, [r3, #12]
    p->next = NULL;
 8008768:	69fb      	ldr	r3, [r7, #28]
 800876a:	2200      	movs	r2, #0
 800876c:	601a      	str	r2, [r3, #0]

    /* make the payload pointer point 'offset' bytes into pbuf data memory */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + (SIZEOF_STRUCT_PBUF + offset)));
 800876e:	8afb      	ldrh	r3, [r7, #22]
 8008770:	3310      	adds	r3, #16
 8008772:	69fa      	ldr	r2, [r7, #28]
 8008774:	4413      	add	r3, r2
 8008776:	3303      	adds	r3, #3
 8008778:	f023 0303 	bic.w	r3, r3, #3
 800877c:	461a      	mov	r2, r3
 800877e:	69fb      	ldr	r3, [r7, #28]
 8008780:	605a      	str	r2, [r3, #4]
    LWIP_ASSERT("pbuf_alloc: pbuf p->payload properly aligned",
 8008782:	69fb      	ldr	r3, [r7, #28]
 8008784:	685b      	ldr	r3, [r3, #4]
 8008786:	f003 0303 	and.w	r3, r3, #3
 800878a:	2b00      	cmp	r3, #0
 800878c:	d006      	beq.n	800879c <pbuf_alloc+0xd4>
 800878e:	4b88      	ldr	r3, [pc, #544]	; (80089b0 <pbuf_alloc+0x2e8>)
 8008790:	f240 1229 	movw	r2, #297	; 0x129
 8008794:	4989      	ldr	r1, [pc, #548]	; (80089bc <pbuf_alloc+0x2f4>)
 8008796:	4888      	ldr	r0, [pc, #544]	; (80089b8 <pbuf_alloc+0x2f0>)
 8008798:	f00b ffbc 	bl	8014714 <iprintf>
            ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    /* the total length of the pbuf chain is the requested size */
    p->tot_len = length;
 800879c:	69fb      	ldr	r3, [r7, #28]
 800879e:	88ba      	ldrh	r2, [r7, #4]
 80087a0:	811a      	strh	r2, [r3, #8]
    /* set the length of the first pbuf in the chain */
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 80087a2:	8afb      	ldrh	r3, [r7, #22]
 80087a4:	3303      	adds	r3, #3
 80087a6:	f023 0303 	bic.w	r3, r3, #3
 80087aa:	f5c3 7214 	rsb	r2, r3, #592	; 0x250
 80087ae:	88bb      	ldrh	r3, [r7, #4]
 80087b0:	4293      	cmp	r3, r2
 80087b2:	bf28      	it	cs
 80087b4:	4613      	movcs	r3, r2
 80087b6:	b29a      	uxth	r2, r3
 80087b8:	69fb      	ldr	r3, [r7, #28]
 80087ba:	815a      	strh	r2, [r3, #10]
    LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 80087bc:	69fb      	ldr	r3, [r7, #28]
 80087be:	685b      	ldr	r3, [r3, #4]
 80087c0:	69fa      	ldr	r2, [r7, #28]
 80087c2:	8952      	ldrh	r2, [r2, #10]
 80087c4:	441a      	add	r2, r3
 80087c6:	69fb      	ldr	r3, [r7, #28]
 80087c8:	f503 7318 	add.w	r3, r3, #608	; 0x260
 80087cc:	429a      	cmp	r2, r3
 80087ce:	d906      	bls.n	80087de <pbuf_alloc+0x116>
 80087d0:	4b77      	ldr	r3, [pc, #476]	; (80089b0 <pbuf_alloc+0x2e8>)
 80087d2:	f44f 7298 	mov.w	r2, #304	; 0x130
 80087d6:	497a      	ldr	r1, [pc, #488]	; (80089c0 <pbuf_alloc+0x2f8>)
 80087d8:	4877      	ldr	r0, [pc, #476]	; (80089b8 <pbuf_alloc+0x2f0>)
 80087da:	f00b ff9b 	bl	8014714 <iprintf>
                ((u8_t*)p->payload + p->len <=
                 (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
    LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 80087de:	8afb      	ldrh	r3, [r7, #22]
 80087e0:	3303      	adds	r3, #3
 80087e2:	f023 0303 	bic.w	r3, r3, #3
 80087e6:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 80087ea:	d106      	bne.n	80087fa <pbuf_alloc+0x132>
 80087ec:	4b70      	ldr	r3, [pc, #448]	; (80089b0 <pbuf_alloc+0x2e8>)
 80087ee:	f44f 7299 	mov.w	r2, #306	; 0x132
 80087f2:	4974      	ldr	r1, [pc, #464]	; (80089c4 <pbuf_alloc+0x2fc>)
 80087f4:	4870      	ldr	r0, [pc, #448]	; (80089b8 <pbuf_alloc+0x2f0>)
 80087f6:	f00b ff8d 	bl	8014714 <iprintf>
      (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
    /* set reference count (needed here in case we fail) */
    p->ref = 1;
 80087fa:	69fb      	ldr	r3, [r7, #28]
 80087fc:	2201      	movs	r2, #1
 80087fe:	81da      	strh	r2, [r3, #14]

    /* now allocate the tail of the pbuf chain */

    /* remember first pbuf for linkage in next iteration */
    r = p;
 8008800:	69fb      	ldr	r3, [r7, #28]
 8008802:	61bb      	str	r3, [r7, #24]
    /* remaining length to be allocated */
    rem_len = length - p->len;
 8008804:	88bb      	ldrh	r3, [r7, #4]
 8008806:	69fa      	ldr	r2, [r7, #28]
 8008808:	8952      	ldrh	r2, [r2, #10]
 800880a:	1a9b      	subs	r3, r3, r2
 800880c:	613b      	str	r3, [r7, #16]
    /* any remaining pbufs to be allocated? */
    while (rem_len > 0) {
 800880e:	e061      	b.n	80088d4 <pbuf_alloc+0x20c>
      q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8008810:	2008      	movs	r0, #8
 8008812:	f7ff fd71 	bl	80082f8 <memp_malloc>
 8008816:	60f8      	str	r0, [r7, #12]
      if (q == NULL) {
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d106      	bne.n	800882c <pbuf_alloc+0x164>
        PBUF_POOL_IS_EMPTY();
 800881e:	f7ff ff47 	bl	80086b0 <pbuf_pool_is_empty>
        /* free chain so far allocated */
        pbuf_free(p);
 8008822:	69f8      	ldr	r0, [r7, #28]
 8008824:	f000 fac2 	bl	8008dac <pbuf_free>
        /* bail out unsuccessfully */
        return NULL;
 8008828:	2300      	movs	r3, #0
 800882a:	e0dd      	b.n	80089e8 <pbuf_alloc+0x320>
      }
      q->type = type;
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	79ba      	ldrb	r2, [r7, #6]
 8008830:	731a      	strb	r2, [r3, #12]
      q->flags = 0;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	2200      	movs	r2, #0
 8008836:	735a      	strb	r2, [r3, #13]
      q->next = NULL;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	2200      	movs	r2, #0
 800883c:	601a      	str	r2, [r3, #0]
      /* make previous pbuf point to this pbuf */
      r->next = q;
 800883e:	69bb      	ldr	r3, [r7, #24]
 8008840:	68fa      	ldr	r2, [r7, #12]
 8008842:	601a      	str	r2, [r3, #0]
      /* set total length of this pbuf and next in chain */
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 8008844:	693b      	ldr	r3, [r7, #16]
 8008846:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800884a:	4293      	cmp	r3, r2
 800884c:	dd06      	ble.n	800885c <pbuf_alloc+0x194>
 800884e:	4b58      	ldr	r3, [pc, #352]	; (80089b0 <pbuf_alloc+0x2e8>)
 8008850:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 8008854:	495c      	ldr	r1, [pc, #368]	; (80089c8 <pbuf_alloc+0x300>)
 8008856:	4858      	ldr	r0, [pc, #352]	; (80089b8 <pbuf_alloc+0x2f0>)
 8008858:	f00b ff5c 	bl	8014714 <iprintf>
      q->tot_len = (u16_t)rem_len;
 800885c:	693b      	ldr	r3, [r7, #16]
 800885e:	b29a      	uxth	r2, r3
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	811a      	strh	r2, [r3, #8]
      /* this pbuf length is pool size, unless smaller sized tail */
      q->len = LWIP_MIN((u16_t)rem_len, PBUF_POOL_BUFSIZE_ALIGNED);
 8008864:	693b      	ldr	r3, [r7, #16]
 8008866:	b29b      	uxth	r3, r3
 8008868:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 800886c:	bf28      	it	cs
 800886e:	f44f 7314 	movcs.w	r3, #592	; 0x250
 8008872:	b29a      	uxth	r2, r3
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	815a      	strh	r2, [r3, #10]
      q->payload = (void *)((u8_t *)q + SIZEOF_STRUCT_PBUF);
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	f103 0210 	add.w	r2, r3, #16
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	605a      	str	r2, [r3, #4]
      LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	685b      	ldr	r3, [r3, #4]
 8008886:	f003 0303 	and.w	r3, r3, #3
 800888a:	2b00      	cmp	r3, #0
 800888c:	d006      	beq.n	800889c <pbuf_alloc+0x1d4>
 800888e:	4b48      	ldr	r3, [pc, #288]	; (80089b0 <pbuf_alloc+0x2e8>)
 8008890:	f44f 72a9 	mov.w	r2, #338	; 0x152
 8008894:	494d      	ldr	r1, [pc, #308]	; (80089cc <pbuf_alloc+0x304>)
 8008896:	4848      	ldr	r0, [pc, #288]	; (80089b8 <pbuf_alloc+0x2f0>)
 8008898:	f00b ff3c 	bl	8014714 <iprintf>
              ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
      LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 800889c:	69fb      	ldr	r3, [r7, #28]
 800889e:	685b      	ldr	r3, [r3, #4]
 80088a0:	69fa      	ldr	r2, [r7, #28]
 80088a2:	8952      	ldrh	r2, [r2, #10]
 80088a4:	441a      	add	r2, r3
 80088a6:	69fb      	ldr	r3, [r7, #28]
 80088a8:	f503 7318 	add.w	r3, r3, #608	; 0x260
 80088ac:	429a      	cmp	r2, r3
 80088ae:	d906      	bls.n	80088be <pbuf_alloc+0x1f6>
 80088b0:	4b3f      	ldr	r3, [pc, #252]	; (80089b0 <pbuf_alloc+0x2e8>)
 80088b2:	f240 1255 	movw	r2, #341	; 0x155
 80088b6:	4942      	ldr	r1, [pc, #264]	; (80089c0 <pbuf_alloc+0x2f8>)
 80088b8:	483f      	ldr	r0, [pc, #252]	; (80089b8 <pbuf_alloc+0x2f0>)
 80088ba:	f00b ff2b 	bl	8014714 <iprintf>
                  ((u8_t*)p->payload + p->len <=
                   (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
      q->ref = 1;
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	2201      	movs	r2, #1
 80088c2:	81da      	strh	r2, [r3, #14]
      /* calculate remaining length to be allocated */
      rem_len -= q->len;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	895b      	ldrh	r3, [r3, #10]
 80088c8:	461a      	mov	r2, r3
 80088ca:	693b      	ldr	r3, [r7, #16]
 80088cc:	1a9b      	subs	r3, r3, r2
 80088ce:	613b      	str	r3, [r7, #16]
      /* remember this pbuf for linkage in next iteration */
      r = q;
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	61bb      	str	r3, [r7, #24]
    while (rem_len > 0) {
 80088d4:	693b      	ldr	r3, [r7, #16]
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	dc9a      	bgt.n	8008810 <pbuf_alloc+0x148>
    }
    /* end of chain */
    /*r->next = NULL;*/

    break;
 80088da:	e07e      	b.n	80089da <pbuf_alloc+0x312>
  case PBUF_RAM:
    {
      mem_size_t alloc_len = LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF + offset) + LWIP_MEM_ALIGN_SIZE(length);
 80088dc:	8afb      	ldrh	r3, [r7, #22]
 80088de:	3313      	adds	r3, #19
 80088e0:	b29b      	uxth	r3, r3
 80088e2:	f023 0303 	bic.w	r3, r3, #3
 80088e6:	b29a      	uxth	r2, r3
 80088e8:	88bb      	ldrh	r3, [r7, #4]
 80088ea:	3303      	adds	r3, #3
 80088ec:	b29b      	uxth	r3, r3
 80088ee:	f023 0303 	bic.w	r3, r3, #3
 80088f2:	b29b      	uxth	r3, r3
 80088f4:	4413      	add	r3, r2
 80088f6:	817b      	strh	r3, [r7, #10]
      
      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if (alloc_len < LWIP_MEM_ALIGN_SIZE(length)) {
 80088f8:	897a      	ldrh	r2, [r7, #10]
 80088fa:	88bb      	ldrh	r3, [r7, #4]
 80088fc:	3303      	adds	r3, #3
 80088fe:	f023 0303 	bic.w	r3, r3, #3
 8008902:	429a      	cmp	r2, r3
 8008904:	d201      	bcs.n	800890a <pbuf_alloc+0x242>
        return NULL;
 8008906:	2300      	movs	r3, #0
 8008908:	e06e      	b.n	80089e8 <pbuf_alloc+0x320>
      }
    
      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf*)mem_malloc(alloc_len);
 800890a:	897b      	ldrh	r3, [r7, #10]
 800890c:	4618      	mov	r0, r3
 800890e:	f7ff fb95 	bl	800803c <mem_malloc>
 8008912:	61f8      	str	r0, [r7, #28]
    }

    if (p == NULL) {
 8008914:	69fb      	ldr	r3, [r7, #28]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d101      	bne.n	800891e <pbuf_alloc+0x256>
      return NULL;
 800891a:	2300      	movs	r3, #0
 800891c:	e064      	b.n	80089e8 <pbuf_alloc+0x320>
    }
    /* Set up internal structure of the pbuf. */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset));
 800891e:	8afb      	ldrh	r3, [r7, #22]
 8008920:	3310      	adds	r3, #16
 8008922:	69fa      	ldr	r2, [r7, #28]
 8008924:	4413      	add	r3, r2
 8008926:	3303      	adds	r3, #3
 8008928:	f023 0303 	bic.w	r3, r3, #3
 800892c:	461a      	mov	r2, r3
 800892e:	69fb      	ldr	r3, [r7, #28]
 8008930:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 8008932:	69fb      	ldr	r3, [r7, #28]
 8008934:	88ba      	ldrh	r2, [r7, #4]
 8008936:	811a      	strh	r2, [r3, #8]
 8008938:	69fb      	ldr	r3, [r7, #28]
 800893a:	891a      	ldrh	r2, [r3, #8]
 800893c:	69fb      	ldr	r3, [r7, #28]
 800893e:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 8008940:	69fb      	ldr	r3, [r7, #28]
 8008942:	2200      	movs	r2, #0
 8008944:	601a      	str	r2, [r3, #0]
    p->type = type;
 8008946:	69fb      	ldr	r3, [r7, #28]
 8008948:	79ba      	ldrb	r2, [r7, #6]
 800894a:	731a      	strb	r2, [r3, #12]

    LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800894c:	69fb      	ldr	r3, [r7, #28]
 800894e:	685b      	ldr	r3, [r3, #4]
 8008950:	f003 0303 	and.w	r3, r3, #3
 8008954:	2b00      	cmp	r3, #0
 8008956:	d03f      	beq.n	80089d8 <pbuf_alloc+0x310>
 8008958:	4b15      	ldr	r3, [pc, #84]	; (80089b0 <pbuf_alloc+0x2e8>)
 800895a:	f240 1277 	movw	r2, #375	; 0x177
 800895e:	491c      	ldr	r1, [pc, #112]	; (80089d0 <pbuf_alloc+0x308>)
 8008960:	4815      	ldr	r0, [pc, #84]	; (80089b8 <pbuf_alloc+0x2f0>)
 8008962:	f00b fed7 	bl	8014714 <iprintf>
           ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    break;
 8008966:	e037      	b.n	80089d8 <pbuf_alloc+0x310>
  /* pbuf references existing (non-volatile static constant) ROM payload? */
  case PBUF_ROM:
  /* pbuf references existing (externally allocated) RAM payload? */
  case PBUF_REF:
    /* only allocate memory for the pbuf structure */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8008968:	2007      	movs	r0, #7
 800896a:	f7ff fcc5 	bl	80082f8 <memp_malloc>
 800896e:	61f8      	str	r0, [r7, #28]
    if (p == NULL) {
 8008970:	69fb      	ldr	r3, [r7, #28]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d101      	bne.n	800897a <pbuf_alloc+0x2b2>
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("pbuf_alloc: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                  (type == PBUF_ROM) ? "ROM" : "REF"));
      return NULL;
 8008976:	2300      	movs	r3, #0
 8008978:	e036      	b.n	80089e8 <pbuf_alloc+0x320>
    }
    /* caller must set this field properly, afterwards */
    p->payload = NULL;
 800897a:	69fb      	ldr	r3, [r7, #28]
 800897c:	2200      	movs	r2, #0
 800897e:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 8008980:	69fb      	ldr	r3, [r7, #28]
 8008982:	88ba      	ldrh	r2, [r7, #4]
 8008984:	811a      	strh	r2, [r3, #8]
 8008986:	69fb      	ldr	r3, [r7, #28]
 8008988:	891a      	ldrh	r2, [r3, #8]
 800898a:	69fb      	ldr	r3, [r7, #28]
 800898c:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 800898e:	69fb      	ldr	r3, [r7, #28]
 8008990:	2200      	movs	r2, #0
 8008992:	601a      	str	r2, [r3, #0]
    p->type = type;
 8008994:	69fb      	ldr	r3, [r7, #28]
 8008996:	79ba      	ldrb	r2, [r7, #6]
 8008998:	731a      	strb	r2, [r3, #12]
    break;
 800899a:	e01e      	b.n	80089da <pbuf_alloc+0x312>
  default:
    LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800899c:	4b04      	ldr	r3, [pc, #16]	; (80089b0 <pbuf_alloc+0x2e8>)
 800899e:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 80089a2:	490c      	ldr	r1, [pc, #48]	; (80089d4 <pbuf_alloc+0x30c>)
 80089a4:	4804      	ldr	r0, [pc, #16]	; (80089b8 <pbuf_alloc+0x2f0>)
 80089a6:	f00b feb5 	bl	8014714 <iprintf>
    return NULL;
 80089aa:	2300      	movs	r3, #0
 80089ac:	e01c      	b.n	80089e8 <pbuf_alloc+0x320>
 80089ae:	bf00      	nop
 80089b0:	08015768 	.word	0x08015768
 80089b4:	08015798 	.word	0x08015798
 80089b8:	080157b4 	.word	0x080157b4
 80089bc:	080157dc 	.word	0x080157dc
 80089c0:	0801580c 	.word	0x0801580c
 80089c4:	08015840 	.word	0x08015840
 80089c8:	08015874 	.word	0x08015874
 80089cc:	08015888 	.word	0x08015888
 80089d0:	080158b8 	.word	0x080158b8
 80089d4:	080158e4 	.word	0x080158e4
    break;
 80089d8:	bf00      	nop
  }
  /* set reference count */
  p->ref = 1;
 80089da:	69fb      	ldr	r3, [r7, #28]
 80089dc:	2201      	movs	r2, #1
 80089de:	81da      	strh	r2, [r3, #14]
  /* set flags */
  p->flags = 0;
 80089e0:	69fb      	ldr	r3, [r7, #28]
 80089e2:	2200      	movs	r2, #0
 80089e4:	735a      	strb	r2, [r3, #13]
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 80089e6:	69fb      	ldr	r3, [r7, #28]
}
 80089e8:	4618      	mov	r0, r3
 80089ea:	3720      	adds	r7, #32
 80089ec:	46bd      	mov	sp, r7
 80089ee:	bd80      	pop	{r7, pc}

080089f0 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf*
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b084      	sub	sp, #16
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	603b      	str	r3, [r7, #0]
 80089f8:	4603      	mov	r3, r0
 80089fa:	71fb      	strb	r3, [r7, #7]
 80089fc:	460b      	mov	r3, r1
 80089fe:	80bb      	strh	r3, [r7, #4]
 8008a00:	4613      	mov	r3, r2
 8008a02:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (l) {
 8008a04:	79fb      	ldrb	r3, [r7, #7]
 8008a06:	2b04      	cmp	r3, #4
 8008a08:	d81b      	bhi.n	8008a42 <pbuf_alloced_custom+0x52>
 8008a0a:	a201      	add	r2, pc, #4	; (adr r2, 8008a10 <pbuf_alloced_custom+0x20>)
 8008a0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a10:	08008a25 	.word	0x08008a25
 8008a14:	08008a2b 	.word	0x08008a2b
 8008a18:	08008a31 	.word	0x08008a31
 8008a1c:	08008a37 	.word	0x08008a37
 8008a20:	08008a3d 	.word	0x08008a3d
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 8008a24:	2336      	movs	r3, #54	; 0x36
 8008a26:	81fb      	strh	r3, [r7, #14]
    break;
 8008a28:	e014      	b.n	8008a54 <pbuf_alloced_custom+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 8008a2a:	2322      	movs	r3, #34	; 0x22
 8008a2c:	81fb      	strh	r3, [r7, #14]
    break;
 8008a2e:	e011      	b.n	8008a54 <pbuf_alloced_custom+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 8008a30:	230e      	movs	r3, #14
 8008a32:	81fb      	strh	r3, [r7, #14]
    break;
 8008a34:	e00e      	b.n	8008a54 <pbuf_alloced_custom+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 8008a36:	2300      	movs	r3, #0
 8008a38:	81fb      	strh	r3, [r7, #14]
    break;
 8008a3a:	e00b      	b.n	8008a54 <pbuf_alloced_custom+0x64>
  case PBUF_RAW:
    offset = 0;
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	81fb      	strh	r3, [r7, #14]
    break;
 8008a40:	e008      	b.n	8008a54 <pbuf_alloced_custom+0x64>
  default:
    LWIP_ASSERT("pbuf_alloced_custom: bad pbuf layer", 0);
 8008a42:	4b1d      	ldr	r3, [pc, #116]	; (8008ab8 <pbuf_alloced_custom+0xc8>)
 8008a44:	f240 12c5 	movw	r2, #453	; 0x1c5
 8008a48:	491c      	ldr	r1, [pc, #112]	; (8008abc <pbuf_alloced_custom+0xcc>)
 8008a4a:	481d      	ldr	r0, [pc, #116]	; (8008ac0 <pbuf_alloced_custom+0xd0>)
 8008a4c:	f00b fe62 	bl	8014714 <iprintf>
    return NULL;
 8008a50:	2300      	movs	r3, #0
 8008a52:	e02d      	b.n	8008ab0 <pbuf_alloced_custom+0xc0>
  }

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8008a54:	89fb      	ldrh	r3, [r7, #14]
 8008a56:	3303      	adds	r3, #3
 8008a58:	f023 0203 	bic.w	r2, r3, #3
 8008a5c:	88bb      	ldrh	r3, [r7, #4]
 8008a5e:	441a      	add	r2, r3
 8008a60:	8bbb      	ldrh	r3, [r7, #28]
 8008a62:	429a      	cmp	r2, r3
 8008a64:	d901      	bls.n	8008a6a <pbuf_alloced_custom+0x7a>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8008a66:	2300      	movs	r3, #0
 8008a68:	e022      	b.n	8008ab0 <pbuf_alloced_custom+0xc0>
  }

  p->pbuf.next = NULL;
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	2200      	movs	r2, #0
 8008a6e:	601a      	str	r2, [r3, #0]
  if (payload_mem != NULL) {
 8008a70:	69bb      	ldr	r3, [r7, #24]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d008      	beq.n	8008a88 <pbuf_alloced_custom+0x98>
    p->pbuf.payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8008a76:	89fb      	ldrh	r3, [r7, #14]
 8008a78:	3303      	adds	r3, #3
 8008a7a:	f023 0303 	bic.w	r3, r3, #3
 8008a7e:	69ba      	ldr	r2, [r7, #24]
 8008a80:	441a      	add	r2, r3
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	605a      	str	r2, [r3, #4]
 8008a86:	e002      	b.n	8008a8e <pbuf_alloced_custom+0x9e>
  } else {
    p->pbuf.payload = NULL;
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	605a      	str	r2, [r3, #4]
  }
  p->pbuf.flags = PBUF_FLAG_IS_CUSTOM;
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	2202      	movs	r2, #2
 8008a92:	735a      	strb	r2, [r3, #13]
  p->pbuf.len = p->pbuf.tot_len = length;
 8008a94:	683b      	ldr	r3, [r7, #0]
 8008a96:	88ba      	ldrh	r2, [r7, #4]
 8008a98:	811a      	strh	r2, [r3, #8]
 8008a9a:	683b      	ldr	r3, [r7, #0]
 8008a9c:	891a      	ldrh	r2, [r3, #8]
 8008a9e:	683b      	ldr	r3, [r7, #0]
 8008aa0:	815a      	strh	r2, [r3, #10]
  p->pbuf.type = type;
 8008aa2:	683b      	ldr	r3, [r7, #0]
 8008aa4:	79ba      	ldrb	r2, [r7, #6]
 8008aa6:	731a      	strb	r2, [r3, #12]
  p->pbuf.ref = 1;
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	2201      	movs	r2, #1
 8008aac:	81da      	strh	r2, [r3, #14]
  return &p->pbuf;
 8008aae:	683b      	ldr	r3, [r7, #0]
}
 8008ab0:	4618      	mov	r0, r3
 8008ab2:	3710      	adds	r7, #16
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	bd80      	pop	{r7, pc}
 8008ab8:	08015768 	.word	0x08015768
 8008abc:	08015900 	.word	0x08015900
 8008ac0:	080157b4 	.word	0x080157b4

08008ac4 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b086      	sub	sp, #24
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	6078      	str	r0, [r7, #4]
 8008acc:	460b      	mov	r3, r1
 8008ace:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  s32_t grow;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d106      	bne.n	8008ae4 <pbuf_realloc+0x20>
 8008ad6:	4b4b      	ldr	r3, [pc, #300]	; (8008c04 <pbuf_realloc+0x140>)
 8008ad8:	f240 12f3 	movw	r2, #499	; 0x1f3
 8008adc:	494a      	ldr	r1, [pc, #296]	; (8008c08 <pbuf_realloc+0x144>)
 8008ade:	484b      	ldr	r0, [pc, #300]	; (8008c0c <pbuf_realloc+0x148>)
 8008ae0:	f00b fe18 	bl	8014714 <iprintf>
  LWIP_ASSERT("pbuf_realloc: sane p->type", p->type == PBUF_POOL ||
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	7b1b      	ldrb	r3, [r3, #12]
 8008ae8:	2b03      	cmp	r3, #3
 8008aea:	d012      	beq.n	8008b12 <pbuf_realloc+0x4e>
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	7b1b      	ldrb	r3, [r3, #12]
 8008af0:	2b01      	cmp	r3, #1
 8008af2:	d00e      	beq.n	8008b12 <pbuf_realloc+0x4e>
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	7b1b      	ldrb	r3, [r3, #12]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d00a      	beq.n	8008b12 <pbuf_realloc+0x4e>
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	7b1b      	ldrb	r3, [r3, #12]
 8008b00:	2b02      	cmp	r3, #2
 8008b02:	d006      	beq.n	8008b12 <pbuf_realloc+0x4e>
 8008b04:	4b3f      	ldr	r3, [pc, #252]	; (8008c04 <pbuf_realloc+0x140>)
 8008b06:	f240 12f7 	movw	r2, #503	; 0x1f7
 8008b0a:	4941      	ldr	r1, [pc, #260]	; (8008c10 <pbuf_realloc+0x14c>)
 8008b0c:	483f      	ldr	r0, [pc, #252]	; (8008c0c <pbuf_realloc+0x148>)
 8008b0e:	f00b fe01 	bl	8014714 <iprintf>
              p->type == PBUF_ROM ||
              p->type == PBUF_RAM ||
              p->type == PBUF_REF);

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	891b      	ldrh	r3, [r3, #8]
 8008b16:	887a      	ldrh	r2, [r7, #2]
 8008b18:	429a      	cmp	r2, r3
 8008b1a:	d26f      	bcs.n	8008bfc <pbuf_realloc+0x138>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  grow = new_len - p->tot_len;
 8008b1c:	887b      	ldrh	r3, [r7, #2]
 8008b1e:	687a      	ldr	r2, [r7, #4]
 8008b20:	8912      	ldrh	r2, [r2, #8]
 8008b22:	1a9b      	subs	r3, r3, r2
 8008b24:	60fb      	str	r3, [r7, #12]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8008b26:	887b      	ldrh	r3, [r7, #2]
 8008b28:	827b      	strh	r3, [r7, #18]
  q = p;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	617b      	str	r3, [r7, #20]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8008b2e:	e025      	b.n	8008b7c <pbuf_realloc+0xb8>
    /* decrease remaining length by pbuf length */
    rem_len -= q->len;
 8008b30:	697b      	ldr	r3, [r7, #20]
 8008b32:	895b      	ldrh	r3, [r3, #10]
 8008b34:	8a7a      	ldrh	r2, [r7, #18]
 8008b36:	1ad3      	subs	r3, r2, r3
 8008b38:	827b      	strh	r3, [r7, #18]
    /* decrease total length indicator */
    LWIP_ASSERT("grow < max_u16_t", grow < 0xffff);
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8008b40:	4293      	cmp	r3, r2
 8008b42:	dd06      	ble.n	8008b52 <pbuf_realloc+0x8e>
 8008b44:	4b2f      	ldr	r3, [pc, #188]	; (8008c04 <pbuf_realloc+0x140>)
 8008b46:	f240 220b 	movw	r2, #523	; 0x20b
 8008b4a:	4932      	ldr	r1, [pc, #200]	; (8008c14 <pbuf_realloc+0x150>)
 8008b4c:	482f      	ldr	r0, [pc, #188]	; (8008c0c <pbuf_realloc+0x148>)
 8008b4e:	f00b fde1 	bl	8014714 <iprintf>
    q->tot_len += (u16_t)grow;
 8008b52:	697b      	ldr	r3, [r7, #20]
 8008b54:	891a      	ldrh	r2, [r3, #8]
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	b29b      	uxth	r3, r3
 8008b5a:	4413      	add	r3, r2
 8008b5c:	b29a      	uxth	r2, r3
 8008b5e:	697b      	ldr	r3, [r7, #20]
 8008b60:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8008b62:	697b      	ldr	r3, [r7, #20]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	617b      	str	r3, [r7, #20]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8008b68:	697b      	ldr	r3, [r7, #20]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d106      	bne.n	8008b7c <pbuf_realloc+0xb8>
 8008b6e:	4b25      	ldr	r3, [pc, #148]	; (8008c04 <pbuf_realloc+0x140>)
 8008b70:	f240 220f 	movw	r2, #527	; 0x20f
 8008b74:	4928      	ldr	r1, [pc, #160]	; (8008c18 <pbuf_realloc+0x154>)
 8008b76:	4825      	ldr	r0, [pc, #148]	; (8008c0c <pbuf_realloc+0x148>)
 8008b78:	f00b fdcc 	bl	8014714 <iprintf>
  while (rem_len > q->len) {
 8008b7c:	697b      	ldr	r3, [r7, #20]
 8008b7e:	895b      	ldrh	r3, [r3, #10]
 8008b80:	8a7a      	ldrh	r2, [r7, #18]
 8008b82:	429a      	cmp	r2, r3
 8008b84:	d8d4      	bhi.n	8008b30 <pbuf_realloc+0x6c>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if ((q->type == PBUF_RAM) && (rem_len != q->len)
 8008b86:	697b      	ldr	r3, [r7, #20]
 8008b88:	7b1b      	ldrb	r3, [r3, #12]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d122      	bne.n	8008bd4 <pbuf_realloc+0x110>
 8008b8e:	697b      	ldr	r3, [r7, #20]
 8008b90:	895b      	ldrh	r3, [r3, #10]
 8008b92:	8a7a      	ldrh	r2, [r7, #18]
 8008b94:	429a      	cmp	r2, r3
 8008b96:	d01d      	beq.n	8008bd4 <pbuf_realloc+0x110>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8008b98:	697b      	ldr	r3, [r7, #20]
 8008b9a:	7b5b      	ldrb	r3, [r3, #13]
 8008b9c:	f003 0302 	and.w	r3, r3, #2
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d117      	bne.n	8008bd4 <pbuf_realloc+0x110>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (u16_t)((u8_t *)q->payload - (u8_t *)q) + rem_len);
 8008ba4:	697b      	ldr	r3, [r7, #20]
 8008ba6:	685b      	ldr	r3, [r3, #4]
 8008ba8:	461a      	mov	r2, r3
 8008baa:	697b      	ldr	r3, [r7, #20]
 8008bac:	1ad3      	subs	r3, r2, r3
 8008bae:	b29a      	uxth	r2, r3
 8008bb0:	8a7b      	ldrh	r3, [r7, #18]
 8008bb2:	4413      	add	r3, r2
 8008bb4:	b29b      	uxth	r3, r3
 8008bb6:	4619      	mov	r1, r3
 8008bb8:	6978      	ldr	r0, [r7, #20]
 8008bba:	f7ff f963 	bl	8007e84 <mem_trim>
 8008bbe:	6178      	str	r0, [r7, #20]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8008bc0:	697b      	ldr	r3, [r7, #20]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d106      	bne.n	8008bd4 <pbuf_realloc+0x110>
 8008bc6:	4b0f      	ldr	r3, [pc, #60]	; (8008c04 <pbuf_realloc+0x140>)
 8008bc8:	f240 221d 	movw	r2, #541	; 0x21d
 8008bcc:	4913      	ldr	r1, [pc, #76]	; (8008c1c <pbuf_realloc+0x158>)
 8008bce:	480f      	ldr	r0, [pc, #60]	; (8008c0c <pbuf_realloc+0x148>)
 8008bd0:	f00b fda0 	bl	8014714 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8008bd4:	697b      	ldr	r3, [r7, #20]
 8008bd6:	8a7a      	ldrh	r2, [r7, #18]
 8008bd8:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8008bda:	697b      	ldr	r3, [r7, #20]
 8008bdc:	895a      	ldrh	r2, [r3, #10]
 8008bde:	697b      	ldr	r3, [r7, #20]
 8008be0:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8008be2:	697b      	ldr	r3, [r7, #20]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d004      	beq.n	8008bf4 <pbuf_realloc+0x130>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8008bea:	697b      	ldr	r3, [r7, #20]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	4618      	mov	r0, r3
 8008bf0:	f000 f8dc 	bl	8008dac <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8008bf4:	697b      	ldr	r3, [r7, #20]
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	601a      	str	r2, [r3, #0]
 8008bfa:	e000      	b.n	8008bfe <pbuf_realloc+0x13a>
    return;
 8008bfc:	bf00      	nop

}
 8008bfe:	3718      	adds	r7, #24
 8008c00:	46bd      	mov	sp, r7
 8008c02:	bd80      	pop	{r7, pc}
 8008c04:	08015768 	.word	0x08015768
 8008c08:	08015924 	.word	0x08015924
 8008c0c:	080157b4 	.word	0x080157b4
 8008c10:	0801593c 	.word	0x0801593c
 8008c14:	08015958 	.word	0x08015958
 8008c18:	0801596c 	.word	0x0801596c
 8008c1c:	08015984 	.word	0x08015984

08008c20 <pbuf_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8008c20:	b580      	push	{r7, lr}
 8008c22:	b084      	sub	sp, #16
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
 8008c28:	460b      	mov	r3, r1
 8008c2a:	807b      	strh	r3, [r7, #2]
 8008c2c:	4613      	mov	r3, r2
 8008c2e:	707b      	strb	r3, [r7, #1]
  u16_t type;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d106      	bne.n	8008c44 <pbuf_header_impl+0x24>
 8008c36:	4b46      	ldr	r3, [pc, #280]	; (8008d50 <pbuf_header_impl+0x130>)
 8008c38:	f240 223f 	movw	r2, #575	; 0x23f
 8008c3c:	4945      	ldr	r1, [pc, #276]	; (8008d54 <pbuf_header_impl+0x134>)
 8008c3e:	4846      	ldr	r0, [pc, #280]	; (8008d58 <pbuf_header_impl+0x138>)
 8008c40:	f00b fd68 	bl	8014714 <iprintf>
  if ((header_size_increment == 0) || (p == NULL)) {
 8008c44:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d002      	beq.n	8008c52 <pbuf_header_impl+0x32>
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d101      	bne.n	8008c56 <pbuf_header_impl+0x36>
    return 0;
 8008c52:	2300      	movs	r3, #0
 8008c54:	e078      	b.n	8008d48 <pbuf_header_impl+0x128>
  }

  if (header_size_increment < 0) {
 8008c56:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	da10      	bge.n	8008c80 <pbuf_header_impl+0x60>
    increment_magnitude = (u16_t)-header_size_increment;
 8008c5e:	887b      	ldrh	r3, [r7, #2]
 8008c60:	425b      	negs	r3, r3
 8008c62:	81fb      	strh	r3, [r7, #14]
    /* Check that we aren't going to move off the end of the pbuf */
    LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	895b      	ldrh	r3, [r3, #10]
 8008c68:	89fa      	ldrh	r2, [r7, #14]
 8008c6a:	429a      	cmp	r2, r3
 8008c6c:	d90a      	bls.n	8008c84 <pbuf_header_impl+0x64>
 8008c6e:	4b38      	ldr	r3, [pc, #224]	; (8008d50 <pbuf_header_impl+0x130>)
 8008c70:	f240 2247 	movw	r2, #583	; 0x247
 8008c74:	4939      	ldr	r1, [pc, #228]	; (8008d5c <pbuf_header_impl+0x13c>)
 8008c76:	4838      	ldr	r0, [pc, #224]	; (8008d58 <pbuf_header_impl+0x138>)
 8008c78:	f00b fd4c 	bl	8014714 <iprintf>
 8008c7c:	2301      	movs	r3, #1
 8008c7e:	e063      	b.n	8008d48 <pbuf_header_impl+0x128>
  } else {
    increment_magnitude = (u16_t)header_size_increment;
 8008c80:	887b      	ldrh	r3, [r7, #2]
 8008c82:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("p->payload - increment_magnitude >= p + SIZEOF_STRUCT_PBUF",
                (u8_t *)p->payload - increment_magnitude >= (u8_t *)p + SIZEOF_STRUCT_PBUF);
#endif
  }

  type = p->type;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	7b1b      	ldrb	r3, [r3, #12]
 8008c88:	81bb      	strh	r3, [r7, #12]
  /* remember current payload pointer */
  payload = p->payload;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	685b      	ldr	r3, [r3, #4]
 8008c8e:	60bb      	str	r3, [r7, #8]

  /* pbuf types containing payloads? */
  if (type == PBUF_RAM || type == PBUF_POOL) {
 8008c90:	89bb      	ldrh	r3, [r7, #12]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d002      	beq.n	8008c9c <pbuf_header_impl+0x7c>
 8008c96:	89bb      	ldrh	r3, [r7, #12]
 8008c98:	2b03      	cmp	r3, #3
 8008c9a:	d112      	bne.n	8008cc2 <pbuf_header_impl+0xa2>
    /* set new payload pointer */
    p->payload = (u8_t *)p->payload - header_size_increment;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	685a      	ldr	r2, [r3, #4]
 8008ca0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008ca4:	425b      	negs	r3, r3
 8008ca6:	441a      	add	r2, r3
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	605a      	str	r2, [r3, #4]
    /* boundary check fails? */
    if ((u8_t *)p->payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	685a      	ldr	r2, [r3, #4]
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	3310      	adds	r3, #16
 8008cb4:	429a      	cmp	r2, r3
 8008cb6:	d238      	bcs.n	8008d2a <pbuf_header_impl+0x10a>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
        ("pbuf_header: failed as %p < %p (not enough space for new header size)\n",
        (void *)p->payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* restore old payload pointer */
      p->payload = payload;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	68ba      	ldr	r2, [r7, #8]
 8008cbc:	605a      	str	r2, [r3, #4]
      /* bail out unsuccessfully */
      return 1;
 8008cbe:	2301      	movs	r3, #1
 8008cc0:	e042      	b.n	8008d48 <pbuf_header_impl+0x128>
    }
  /* pbuf types referring to external payloads? */
  } else if (type == PBUF_REF || type == PBUF_ROM) {
 8008cc2:	89bb      	ldrh	r3, [r7, #12]
 8008cc4:	2b02      	cmp	r3, #2
 8008cc6:	d002      	beq.n	8008cce <pbuf_header_impl+0xae>
 8008cc8:	89bb      	ldrh	r3, [r7, #12]
 8008cca:	2b01      	cmp	r3, #1
 8008ccc:	d124      	bne.n	8008d18 <pbuf_header_impl+0xf8>
    /* hide a header in the payload? */
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 8008cce:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	da0d      	bge.n	8008cf2 <pbuf_header_impl+0xd2>
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	895b      	ldrh	r3, [r3, #10]
 8008cda:	89fa      	ldrh	r2, [r7, #14]
 8008cdc:	429a      	cmp	r2, r3
 8008cde:	d808      	bhi.n	8008cf2 <pbuf_header_impl+0xd2>
      /* increase payload pointer */
      p->payload = (u8_t *)p->payload - header_size_increment;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	685a      	ldr	r2, [r3, #4]
 8008ce4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008ce8:	425b      	negs	r3, r3
 8008cea:	441a      	add	r2, r3
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	605a      	str	r2, [r3, #4]
 8008cf0:	e011      	b.n	8008d16 <pbuf_header_impl+0xf6>
    } else if ((header_size_increment > 0) && force) {
 8008cf2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	dd0b      	ble.n	8008d12 <pbuf_header_impl+0xf2>
 8008cfa:	787b      	ldrb	r3, [r7, #1]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d008      	beq.n	8008d12 <pbuf_header_impl+0xf2>
      p->payload = (u8_t *)p->payload - header_size_increment;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	685a      	ldr	r2, [r3, #4]
 8008d04:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008d08:	425b      	negs	r3, r3
 8008d0a:	441a      	add	r2, r3
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	605a      	str	r2, [r3, #4]
 8008d10:	e001      	b.n	8008d16 <pbuf_header_impl+0xf6>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8008d12:	2301      	movs	r3, #1
 8008d14:	e018      	b.n	8008d48 <pbuf_header_impl+0x128>
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 8008d16:	e008      	b.n	8008d2a <pbuf_header_impl+0x10a>
    }
  } else {
    /* Unknown type */
    LWIP_ASSERT("bad pbuf type", 0);
 8008d18:	4b0d      	ldr	r3, [pc, #52]	; (8008d50 <pbuf_header_impl+0x130>)
 8008d1a:	f240 2277 	movw	r2, #631	; 0x277
 8008d1e:	4910      	ldr	r1, [pc, #64]	; (8008d60 <pbuf_header_impl+0x140>)
 8008d20:	480d      	ldr	r0, [pc, #52]	; (8008d58 <pbuf_header_impl+0x138>)
 8008d22:	f00b fcf7 	bl	8014714 <iprintf>
    return 1;
 8008d26:	2301      	movs	r3, #1
 8008d28:	e00e      	b.n	8008d48 <pbuf_header_impl+0x128>
  }
  /* modify pbuf length fields */
  p->len += header_size_increment;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	895a      	ldrh	r2, [r3, #10]
 8008d2e:	887b      	ldrh	r3, [r7, #2]
 8008d30:	4413      	add	r3, r2
 8008d32:	b29a      	uxth	r2, r3
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	815a      	strh	r2, [r3, #10]
  p->tot_len += header_size_increment;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	891a      	ldrh	r2, [r3, #8]
 8008d3c:	887b      	ldrh	r3, [r7, #2]
 8008d3e:	4413      	add	r3, r2
 8008d40:	b29a      	uxth	r2, r3
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_header: old %p new %p (%"S16_F")\n",
    (void *)payload, (void *)p->payload, header_size_increment));

  return 0;
 8008d46:	2300      	movs	r3, #0
}
 8008d48:	4618      	mov	r0, r3
 8008d4a:	3710      	adds	r7, #16
 8008d4c:	46bd      	mov	sp, r7
 8008d4e:	bd80      	pop	{r7, pc}
 8008d50:	08015768 	.word	0x08015768
 8008d54:	080159a0 	.word	0x080159a0
 8008d58:	080157b4 	.word	0x080157b4
 8008d5c:	080159ac 	.word	0x080159ac
 8008d60:	080159cc 	.word	0x080159cc

08008d64 <pbuf_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_header(struct pbuf *p, s16_t header_size_increment)
{
 8008d64:	b580      	push	{r7, lr}
 8008d66:	b082      	sub	sp, #8
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]
 8008d6c:	460b      	mov	r3, r1
 8008d6e:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 0);
 8008d70:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008d74:	2200      	movs	r2, #0
 8008d76:	4619      	mov	r1, r3
 8008d78:	6878      	ldr	r0, [r7, #4]
 8008d7a:	f7ff ff51 	bl	8008c20 <pbuf_header_impl>
 8008d7e:	4603      	mov	r3, r0
}
 8008d80:	4618      	mov	r0, r3
 8008d82:	3708      	adds	r7, #8
 8008d84:	46bd      	mov	sp, r7
 8008d86:	bd80      	pop	{r7, pc}

08008d88 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b082      	sub	sp, #8
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
 8008d90:	460b      	mov	r3, r1
 8008d92:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 1);
 8008d94:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008d98:	2201      	movs	r2, #1
 8008d9a:	4619      	mov	r1, r3
 8008d9c:	6878      	ldr	r0, [r7, #4]
 8008d9e:	f7ff ff3f 	bl	8008c20 <pbuf_header_impl>
 8008da2:	4603      	mov	r3, r0
}
 8008da4:	4618      	mov	r0, r3
 8008da6:	3708      	adds	r7, #8
 8008da8:	46bd      	mov	sp, r7
 8008daa:	bd80      	pop	{r7, pc}

08008dac <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b086      	sub	sp, #24
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
  u16_t type;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d10b      	bne.n	8008dd2 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d106      	bne.n	8008dce <pbuf_free+0x22>
 8008dc0:	4b3e      	ldr	r3, [pc, #248]	; (8008ebc <pbuf_free+0x110>)
 8008dc2:	f240 22d2 	movw	r2, #722	; 0x2d2
 8008dc6:	493e      	ldr	r1, [pc, #248]	; (8008ec0 <pbuf_free+0x114>)
 8008dc8:	483e      	ldr	r0, [pc, #248]	; (8008ec4 <pbuf_free+0x118>)
 8008dca:	f00b fca3 	bl	8014714 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
      ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8008dce:	2300      	movs	r3, #0
 8008dd0:	e070      	b.n	8008eb4 <pbuf_free+0x108>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  LWIP_ASSERT("pbuf_free: sane type",
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	7b1b      	ldrb	r3, [r3, #12]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d012      	beq.n	8008e00 <pbuf_free+0x54>
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	7b1b      	ldrb	r3, [r3, #12]
 8008dde:	2b01      	cmp	r3, #1
 8008de0:	d00e      	beq.n	8008e00 <pbuf_free+0x54>
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	7b1b      	ldrb	r3, [r3, #12]
 8008de6:	2b02      	cmp	r3, #2
 8008de8:	d00a      	beq.n	8008e00 <pbuf_free+0x54>
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	7b1b      	ldrb	r3, [r3, #12]
 8008dee:	2b03      	cmp	r3, #3
 8008df0:	d006      	beq.n	8008e00 <pbuf_free+0x54>
 8008df2:	4b32      	ldr	r3, [pc, #200]	; (8008ebc <pbuf_free+0x110>)
 8008df4:	f240 22de 	movw	r2, #734	; 0x2de
 8008df8:	4933      	ldr	r1, [pc, #204]	; (8008ec8 <pbuf_free+0x11c>)
 8008dfa:	4832      	ldr	r0, [pc, #200]	; (8008ec4 <pbuf_free+0x118>)
 8008dfc:	f00b fc8a 	bl	8014714 <iprintf>
    p->type == PBUF_RAM || p->type == PBUF_ROM ||
    p->type == PBUF_REF || p->type == PBUF_POOL);

  count = 0;
 8008e00:	2300      	movs	r3, #0
 8008e02:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8008e04:	e052      	b.n	8008eac <pbuf_free+0x100>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	89db      	ldrh	r3, [r3, #14]
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d106      	bne.n	8008e1c <pbuf_free+0x70>
 8008e0e:	4b2b      	ldr	r3, [pc, #172]	; (8008ebc <pbuf_free+0x110>)
 8008e10:	f240 22eb 	movw	r2, #747	; 0x2eb
 8008e14:	492d      	ldr	r1, [pc, #180]	; (8008ecc <pbuf_free+0x120>)
 8008e16:	482b      	ldr	r0, [pc, #172]	; (8008ec4 <pbuf_free+0x118>)
 8008e18:	f00b fc7c 	bl	8014714 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	89db      	ldrh	r3, [r3, #14]
 8008e20:	3b01      	subs	r3, #1
 8008e22:	b29a      	uxth	r2, r3
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	81da      	strh	r2, [r3, #14]
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	89db      	ldrh	r3, [r3, #14]
 8008e2c:	82bb      	strh	r3, [r7, #20]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8008e2e:	8abb      	ldrh	r3, [r7, #20]
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d139      	bne.n	8008ea8 <pbuf_free+0xfc>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      type = p->type;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	7b1b      	ldrb	r3, [r3, #12]
 8008e3e:	81fb      	strh	r3, [r7, #14]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	7b5b      	ldrb	r3, [r3, #13]
 8008e44:	f003 0302 	and.w	r3, r3, #2
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d011      	beq.n	8008e70 <pbuf_free+0xc4>
        struct pbuf_custom *pc = (struct pbuf_custom*)p;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8008e50:	68bb      	ldr	r3, [r7, #8]
 8008e52:	691b      	ldr	r3, [r3, #16]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d106      	bne.n	8008e66 <pbuf_free+0xba>
 8008e58:	4b18      	ldr	r3, [pc, #96]	; (8008ebc <pbuf_free+0x110>)
 8008e5a:	f240 22f9 	movw	r2, #761	; 0x2f9
 8008e5e:	491c      	ldr	r1, [pc, #112]	; (8008ed0 <pbuf_free+0x124>)
 8008e60:	4818      	ldr	r0, [pc, #96]	; (8008ec4 <pbuf_free+0x118>)
 8008e62:	f00b fc57 	bl	8014714 <iprintf>
        pc->custom_free_function(p);
 8008e66:	68bb      	ldr	r3, [r7, #8]
 8008e68:	691b      	ldr	r3, [r3, #16]
 8008e6a:	6878      	ldr	r0, [r7, #4]
 8008e6c:	4798      	blx	r3
 8008e6e:	e015      	b.n	8008e9c <pbuf_free+0xf0>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (type == PBUF_POOL) {
 8008e70:	89fb      	ldrh	r3, [r7, #14]
 8008e72:	2b03      	cmp	r3, #3
 8008e74:	d104      	bne.n	8008e80 <pbuf_free+0xd4>
          memp_free(MEMP_PBUF_POOL, p);
 8008e76:	6879      	ldr	r1, [r7, #4]
 8008e78:	2008      	movs	r0, #8
 8008e7a:	f7ff fa89 	bl	8008390 <memp_free>
 8008e7e:	e00d      	b.n	8008e9c <pbuf_free+0xf0>
        /* is this a ROM or RAM referencing pbuf? */
        } else if (type == PBUF_ROM || type == PBUF_REF) {
 8008e80:	89fb      	ldrh	r3, [r7, #14]
 8008e82:	2b01      	cmp	r3, #1
 8008e84:	d002      	beq.n	8008e8c <pbuf_free+0xe0>
 8008e86:	89fb      	ldrh	r3, [r7, #14]
 8008e88:	2b02      	cmp	r3, #2
 8008e8a:	d104      	bne.n	8008e96 <pbuf_free+0xea>
          memp_free(MEMP_PBUF, p);
 8008e8c:	6879      	ldr	r1, [r7, #4]
 8008e8e:	2007      	movs	r0, #7
 8008e90:	f7ff fa7e 	bl	8008390 <memp_free>
 8008e94:	e002      	b.n	8008e9c <pbuf_free+0xf0>
        /* type == PBUF_RAM */
        } else {
          mem_free(p);
 8008e96:	6878      	ldr	r0, [r7, #4]
 8008e98:	f7fe ff92 	bl	8007dc0 <mem_free>
        }
      }
      count++;
 8008e9c:	7dfb      	ldrb	r3, [r7, #23]
 8008e9e:	3301      	adds	r3, #1
 8008ea0:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 8008ea2:	693b      	ldr	r3, [r7, #16]
 8008ea4:	607b      	str	r3, [r7, #4]
 8008ea6:	e001      	b.n	8008eac <pbuf_free+0x100>
    /* p->ref > 0, this pbuf is still referenced to */
    /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, ref));
      /* stop walking through the chain */
      p = NULL;
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d1a9      	bne.n	8008e06 <pbuf_free+0x5a>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8008eb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8008eb4:	4618      	mov	r0, r3
 8008eb6:	3718      	adds	r7, #24
 8008eb8:	46bd      	mov	sp, r7
 8008eba:	bd80      	pop	{r7, pc}
 8008ebc:	08015768 	.word	0x08015768
 8008ec0:	080159a0 	.word	0x080159a0
 8008ec4:	080157b4 	.word	0x080157b4
 8008ec8:	080159dc 	.word	0x080159dc
 8008ecc:	080159f4 	.word	0x080159f4
 8008ed0:	08015a0c 	.word	0x08015a0c

08008ed4 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8008ed4:	b480      	push	{r7}
 8008ed6:	b085      	sub	sp, #20
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8008edc:	2300      	movs	r3, #0
 8008ede:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8008ee0:	e005      	b.n	8008eee <pbuf_clen+0x1a>
    ++len;
 8008ee2:	89fb      	ldrh	r3, [r7, #14]
 8008ee4:	3301      	adds	r3, #1
 8008ee6:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d1f6      	bne.n	8008ee2 <pbuf_clen+0xe>
  }
  return len;
 8008ef4:	89fb      	ldrh	r3, [r7, #14]
}
 8008ef6:	4618      	mov	r0, r3
 8008ef8:	3714      	adds	r7, #20
 8008efa:	46bd      	mov	sp, r7
 8008efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f00:	4770      	bx	lr
	...

08008f04 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b082      	sub	sp, #8
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d010      	beq.n	8008f34 <pbuf_ref+0x30>
    SYS_ARCH_INC(p->ref, 1);
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	89db      	ldrh	r3, [r3, #14]
 8008f16:	3301      	adds	r3, #1
 8008f18:	b29a      	uxth	r2, r3
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	81da      	strh	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	89db      	ldrh	r3, [r3, #14]
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d106      	bne.n	8008f34 <pbuf_ref+0x30>
 8008f26:	4b05      	ldr	r3, [pc, #20]	; (8008f3c <pbuf_ref+0x38>)
 8008f28:	f240 3239 	movw	r2, #825	; 0x339
 8008f2c:	4904      	ldr	r1, [pc, #16]	; (8008f40 <pbuf_ref+0x3c>)
 8008f2e:	4805      	ldr	r0, [pc, #20]	; (8008f44 <pbuf_ref+0x40>)
 8008f30:	f00b fbf0 	bl	8014714 <iprintf>
  }
}
 8008f34:	bf00      	nop
 8008f36:	3708      	adds	r7, #8
 8008f38:	46bd      	mov	sp, r7
 8008f3a:	bd80      	pop	{r7, pc}
 8008f3c:	08015768 	.word	0x08015768
 8008f40:	08015a30 	.word	0x08015a30
 8008f44:	080157b4 	.word	0x080157b4

08008f48 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b084      	sub	sp, #16
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
 8008f50:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d002      	beq.n	8008f5e <pbuf_cat+0x16>
 8008f58:	683b      	ldr	r3, [r7, #0]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d107      	bne.n	8008f6e <pbuf_cat+0x26>
 8008f5e:	4b20      	ldr	r3, [pc, #128]	; (8008fe0 <pbuf_cat+0x98>)
 8008f60:	f240 324d 	movw	r2, #845	; 0x34d
 8008f64:	491f      	ldr	r1, [pc, #124]	; (8008fe4 <pbuf_cat+0x9c>)
 8008f66:	4820      	ldr	r0, [pc, #128]	; (8008fe8 <pbuf_cat+0xa0>)
 8008f68:	f00b fbd4 	bl	8014714 <iprintf>
 8008f6c:	e034      	b.n	8008fd8 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	60fb      	str	r3, [r7, #12]
 8008f72:	e00a      	b.n	8008f8a <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len += t->tot_len;
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	891a      	ldrh	r2, [r3, #8]
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	891b      	ldrh	r3, [r3, #8]
 8008f7c:	4413      	add	r3, r2
 8008f7e:	b29a      	uxth	r2, r3
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	60fb      	str	r3, [r7, #12]
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d1f0      	bne.n	8008f74 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	891a      	ldrh	r2, [r3, #8]
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	895b      	ldrh	r3, [r3, #10]
 8008f9a:	429a      	cmp	r2, r3
 8008f9c:	d006      	beq.n	8008fac <pbuf_cat+0x64>
 8008f9e:	4b10      	ldr	r3, [pc, #64]	; (8008fe0 <pbuf_cat+0x98>)
 8008fa0:	f240 3255 	movw	r2, #853	; 0x355
 8008fa4:	4911      	ldr	r1, [pc, #68]	; (8008fec <pbuf_cat+0xa4>)
 8008fa6:	4810      	ldr	r0, [pc, #64]	; (8008fe8 <pbuf_cat+0xa0>)
 8008fa8:	f00b fbb4 	bl	8014714 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d006      	beq.n	8008fc2 <pbuf_cat+0x7a>
 8008fb4:	4b0a      	ldr	r3, [pc, #40]	; (8008fe0 <pbuf_cat+0x98>)
 8008fb6:	f240 3256 	movw	r2, #854	; 0x356
 8008fba:	490d      	ldr	r1, [pc, #52]	; (8008ff0 <pbuf_cat+0xa8>)
 8008fbc:	480a      	ldr	r0, [pc, #40]	; (8008fe8 <pbuf_cat+0xa0>)
 8008fbe:	f00b fba9 	bl	8014714 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len += t->tot_len;
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	891a      	ldrh	r2, [r3, #8]
 8008fc6:	683b      	ldr	r3, [r7, #0]
 8008fc8:	891b      	ldrh	r3, [r3, #8]
 8008fca:	4413      	add	r3, r2
 8008fcc:	b29a      	uxth	r2, r3
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	683a      	ldr	r2, [r7, #0]
 8008fd6:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8008fd8:	3710      	adds	r7, #16
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	bd80      	pop	{r7, pc}
 8008fde:	bf00      	nop
 8008fe0:	08015768 	.word	0x08015768
 8008fe4:	08015a44 	.word	0x08015a44
 8008fe8:	080157b4 	.word	0x080157b4
 8008fec:	08015a7c 	.word	0x08015a7c
 8008ff0:	08015aac 	.word	0x08015aac

08008ff4 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8008ff4:	b580      	push	{r7, lr}
 8008ff6:	b082      	sub	sp, #8
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]
 8008ffc:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 8008ffe:	6839      	ldr	r1, [r7, #0]
 8009000:	6878      	ldr	r0, [r7, #4]
 8009002:	f7ff ffa1 	bl	8008f48 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 8009006:	6838      	ldr	r0, [r7, #0]
 8009008:	f7ff ff7c 	bl	8008f04 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 800900c:	bf00      	nop
 800900e:	3708      	adds	r7, #8
 8009010:	46bd      	mov	sp, r7
 8009012:	bd80      	pop	{r7, pc}

08009014 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8009014:	b580      	push	{r7, lr}
 8009016:	b084      	sub	sp, #16
 8009018:	af00      	add	r7, sp, #0
 800901a:	6078      	str	r0, [r7, #4]
 800901c:	6039      	str	r1, [r7, #0]
  u16_t offset_to=0, offset_from=0, len;
 800901e:	2300      	movs	r3, #0
 8009020:	81fb      	strh	r3, [r7, #14]
 8009022:	2300      	movs	r3, #0
 8009024:	81bb      	strh	r3, [r7, #12]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
    (const void*)p_to, (const void*)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	2b00      	cmp	r3, #0
 800902a:	d008      	beq.n	800903e <pbuf_copy+0x2a>
 800902c:	683b      	ldr	r3, [r7, #0]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d005      	beq.n	800903e <pbuf_copy+0x2a>
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	891a      	ldrh	r2, [r3, #8]
 8009036:	683b      	ldr	r3, [r7, #0]
 8009038:	891b      	ldrh	r3, [r3, #8]
 800903a:	429a      	cmp	r2, r3
 800903c:	d209      	bcs.n	8009052 <pbuf_copy+0x3e>
 800903e:	4b54      	ldr	r3, [pc, #336]	; (8009190 <pbuf_copy+0x17c>)
 8009040:	f240 32bd 	movw	r2, #957	; 0x3bd
 8009044:	4953      	ldr	r1, [pc, #332]	; (8009194 <pbuf_copy+0x180>)
 8009046:	4854      	ldr	r0, [pc, #336]	; (8009198 <pbuf_copy+0x184>)
 8009048:	f00b fb64 	bl	8014714 <iprintf>
 800904c:	f06f 030f 	mvn.w	r3, #15
 8009050:	e099      	b.n	8009186 <pbuf_copy+0x172>

  /* iterate through pbuf chain */
  do
  {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	895b      	ldrh	r3, [r3, #10]
 8009056:	461a      	mov	r2, r3
 8009058:	89fb      	ldrh	r3, [r7, #14]
 800905a:	1ad2      	subs	r2, r2, r3
 800905c:	683b      	ldr	r3, [r7, #0]
 800905e:	895b      	ldrh	r3, [r3, #10]
 8009060:	4619      	mov	r1, r3
 8009062:	89bb      	ldrh	r3, [r7, #12]
 8009064:	1acb      	subs	r3, r1, r3
 8009066:	429a      	cmp	r2, r3
 8009068:	db05      	blt.n	8009076 <pbuf_copy+0x62>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800906a:	683b      	ldr	r3, [r7, #0]
 800906c:	895a      	ldrh	r2, [r3, #10]
 800906e:	89bb      	ldrh	r3, [r7, #12]
 8009070:	1ad3      	subs	r3, r2, r3
 8009072:	817b      	strh	r3, [r7, #10]
 8009074:	e004      	b.n	8009080 <pbuf_copy+0x6c>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	895a      	ldrh	r2, [r3, #10]
 800907a:	89fb      	ldrh	r3, [r7, #14]
 800907c:	1ad3      	subs	r3, r2, r3
 800907e:	817b      	strh	r3, [r7, #10]
    }
    MEMCPY((u8_t*)p_to->payload + offset_to, (u8_t*)p_from->payload + offset_from, len);
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	685a      	ldr	r2, [r3, #4]
 8009084:	89fb      	ldrh	r3, [r7, #14]
 8009086:	18d0      	adds	r0, r2, r3
 8009088:	683b      	ldr	r3, [r7, #0]
 800908a:	685a      	ldr	r2, [r3, #4]
 800908c:	89bb      	ldrh	r3, [r7, #12]
 800908e:	4413      	add	r3, r2
 8009090:	897a      	ldrh	r2, [r7, #10]
 8009092:	4619      	mov	r1, r3
 8009094:	f00b fa83 	bl	801459e <memcpy>
    offset_to += len;
 8009098:	89fa      	ldrh	r2, [r7, #14]
 800909a:	897b      	ldrh	r3, [r7, #10]
 800909c:	4413      	add	r3, r2
 800909e:	81fb      	strh	r3, [r7, #14]
    offset_from += len;
 80090a0:	89ba      	ldrh	r2, [r7, #12]
 80090a2:	897b      	ldrh	r3, [r7, #10]
 80090a4:	4413      	add	r3, r2
 80090a6:	81bb      	strh	r3, [r7, #12]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	895b      	ldrh	r3, [r3, #10]
 80090ac:	89fa      	ldrh	r2, [r7, #14]
 80090ae:	429a      	cmp	r2, r3
 80090b0:	d906      	bls.n	80090c0 <pbuf_copy+0xac>
 80090b2:	4b37      	ldr	r3, [pc, #220]	; (8009190 <pbuf_copy+0x17c>)
 80090b4:	f240 32cd 	movw	r2, #973	; 0x3cd
 80090b8:	4938      	ldr	r1, [pc, #224]	; (800919c <pbuf_copy+0x188>)
 80090ba:	4837      	ldr	r0, [pc, #220]	; (8009198 <pbuf_copy+0x184>)
 80090bc:	f00b fb2a 	bl	8014714 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	895b      	ldrh	r3, [r3, #10]
 80090c4:	89ba      	ldrh	r2, [r7, #12]
 80090c6:	429a      	cmp	r2, r3
 80090c8:	d906      	bls.n	80090d8 <pbuf_copy+0xc4>
 80090ca:	4b31      	ldr	r3, [pc, #196]	; (8009190 <pbuf_copy+0x17c>)
 80090cc:	f240 32ce 	movw	r2, #974	; 0x3ce
 80090d0:	4933      	ldr	r1, [pc, #204]	; (80091a0 <pbuf_copy+0x18c>)
 80090d2:	4831      	ldr	r0, [pc, #196]	; (8009198 <pbuf_copy+0x184>)
 80090d4:	f00b fb1e 	bl	8014714 <iprintf>
    if (offset_from >= p_from->len) {
 80090d8:	683b      	ldr	r3, [r7, #0]
 80090da:	895b      	ldrh	r3, [r3, #10]
 80090dc:	89ba      	ldrh	r2, [r7, #12]
 80090de:	429a      	cmp	r2, r3
 80090e0:	d304      	bcc.n	80090ec <pbuf_copy+0xd8>
      /* on to next p_from (if any) */
      offset_from = 0;
 80090e2:	2300      	movs	r3, #0
 80090e4:	81bb      	strh	r3, [r7, #12]
      p_from = p_from->next;
 80090e6:	683b      	ldr	r3, [r7, #0]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	895b      	ldrh	r3, [r3, #10]
 80090f0:	89fa      	ldrh	r2, [r7, #14]
 80090f2:	429a      	cmp	r2, r3
 80090f4:	d114      	bne.n	8009120 <pbuf_copy+0x10c>
      /* on to next p_to (if any) */
      offset_to = 0;
 80090f6:	2300      	movs	r3, #0
 80090f8:	81fb      	strh	r3, [r7, #14]
      p_to = p_to->next;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL) , return ERR_ARG;);
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d10c      	bne.n	8009120 <pbuf_copy+0x10c>
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	2b00      	cmp	r3, #0
 800910a:	d009      	beq.n	8009120 <pbuf_copy+0x10c>
 800910c:	4b20      	ldr	r3, [pc, #128]	; (8009190 <pbuf_copy+0x17c>)
 800910e:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8009112:	4924      	ldr	r1, [pc, #144]	; (80091a4 <pbuf_copy+0x190>)
 8009114:	4820      	ldr	r0, [pc, #128]	; (8009198 <pbuf_copy+0x184>)
 8009116:	f00b fafd 	bl	8014714 <iprintf>
 800911a:	f06f 030f 	mvn.w	r3, #15
 800911e:	e032      	b.n	8009186 <pbuf_copy+0x172>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	2b00      	cmp	r3, #0
 8009124:	d013      	beq.n	800914e <pbuf_copy+0x13a>
 8009126:	683b      	ldr	r3, [r7, #0]
 8009128:	895a      	ldrh	r2, [r3, #10]
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	891b      	ldrh	r3, [r3, #8]
 800912e:	429a      	cmp	r2, r3
 8009130:	d10d      	bne.n	800914e <pbuf_copy+0x13a>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	2b00      	cmp	r3, #0
 8009138:	d009      	beq.n	800914e <pbuf_copy+0x13a>
 800913a:	4b15      	ldr	r3, [pc, #84]	; (8009190 <pbuf_copy+0x17c>)
 800913c:	f240 32de 	movw	r2, #990	; 0x3de
 8009140:	4919      	ldr	r1, [pc, #100]	; (80091a8 <pbuf_copy+0x194>)
 8009142:	4815      	ldr	r0, [pc, #84]	; (8009198 <pbuf_copy+0x184>)
 8009144:	f00b fae6 	bl	8014714 <iprintf>
 8009148:	f06f 0305 	mvn.w	r3, #5
 800914c:	e01b      	b.n	8009186 <pbuf_copy+0x172>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	2b00      	cmp	r3, #0
 8009152:	d013      	beq.n	800917c <pbuf_copy+0x168>
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	895a      	ldrh	r2, [r3, #10]
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	891b      	ldrh	r3, [r3, #8]
 800915c:	429a      	cmp	r2, r3
 800915e:	d10d      	bne.n	800917c <pbuf_copy+0x168>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	2b00      	cmp	r3, #0
 8009166:	d009      	beq.n	800917c <pbuf_copy+0x168>
 8009168:	4b09      	ldr	r3, [pc, #36]	; (8009190 <pbuf_copy+0x17c>)
 800916a:	f240 32e3 	movw	r2, #995	; 0x3e3
 800916e:	490e      	ldr	r1, [pc, #56]	; (80091a8 <pbuf_copy+0x194>)
 8009170:	4809      	ldr	r0, [pc, #36]	; (8009198 <pbuf_copy+0x184>)
 8009172:	f00b facf 	bl	8014714 <iprintf>
 8009176:	f06f 0305 	mvn.w	r3, #5
 800917a:	e004      	b.n	8009186 <pbuf_copy+0x172>
                  (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800917c:	683b      	ldr	r3, [r7, #0]
 800917e:	2b00      	cmp	r3, #0
 8009180:	f47f af67 	bne.w	8009052 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8009184:	2300      	movs	r3, #0
}
 8009186:	4618      	mov	r0, r3
 8009188:	3710      	adds	r7, #16
 800918a:	46bd      	mov	sp, r7
 800918c:	bd80      	pop	{r7, pc}
 800918e:	bf00      	nop
 8009190:	08015768 	.word	0x08015768
 8009194:	08015af8 	.word	0x08015af8
 8009198:	080157b4 	.word	0x080157b4
 800919c:	08015b28 	.word	0x08015b28
 80091a0:	08015b40 	.word	0x08015b40
 80091a4:	08015b5c 	.word	0x08015b5c
 80091a8:	08015b6c 	.word	0x08015b6c

080091ac <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b088      	sub	sp, #32
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	60f8      	str	r0, [r7, #12]
 80091b4:	60b9      	str	r1, [r7, #8]
 80091b6:	4611      	mov	r1, r2
 80091b8:	461a      	mov	r2, r3
 80091ba:	460b      	mov	r3, r1
 80091bc:	80fb      	strh	r3, [r7, #6]
 80091be:	4613      	mov	r3, r2
 80091c0:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left;
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 80091c2:	2300      	movs	r3, #0
 80091c4:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d108      	bne.n	80091de <pbuf_copy_partial+0x32>
 80091cc:	4b30      	ldr	r3, [pc, #192]	; (8009290 <pbuf_copy_partial+0xe4>)
 80091ce:	f240 32fe 	movw	r2, #1022	; 0x3fe
 80091d2:	4930      	ldr	r1, [pc, #192]	; (8009294 <pbuf_copy_partial+0xe8>)
 80091d4:	4830      	ldr	r0, [pc, #192]	; (8009298 <pbuf_copy_partial+0xec>)
 80091d6:	f00b fa9d 	bl	8014714 <iprintf>
 80091da:	2300      	movs	r3, #0
 80091dc:	e054      	b.n	8009288 <pbuf_copy_partial+0xdc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 80091de:	68bb      	ldr	r3, [r7, #8]
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d108      	bne.n	80091f6 <pbuf_copy_partial+0x4a>
 80091e4:	4b2a      	ldr	r3, [pc, #168]	; (8009290 <pbuf_copy_partial+0xe4>)
 80091e6:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80091ea:	492c      	ldr	r1, [pc, #176]	; (800929c <pbuf_copy_partial+0xf0>)
 80091ec:	482a      	ldr	r0, [pc, #168]	; (8009298 <pbuf_copy_partial+0xec>)
 80091ee:	f00b fa91 	bl	8014714 <iprintf>
 80091f2:	2300      	movs	r3, #0
 80091f4:	e048      	b.n	8009288 <pbuf_copy_partial+0xdc>

  left = 0;
 80091f6:	2300      	movs	r3, #0
 80091f8:	837b      	strh	r3, [r7, #26]

  if ((buf == NULL) || (dataptr == NULL)) {
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d002      	beq.n	8009206 <pbuf_copy_partial+0x5a>
 8009200:	68bb      	ldr	r3, [r7, #8]
 8009202:	2b00      	cmp	r3, #0
 8009204:	d101      	bne.n	800920a <pbuf_copy_partial+0x5e>
    return 0;
 8009206:	2300      	movs	r3, #0
 8009208:	e03e      	b.n	8009288 <pbuf_copy_partial+0xdc>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	61fb      	str	r3, [r7, #28]
 800920e:	e034      	b.n	800927a <pbuf_copy_partial+0xce>
    if ((offset != 0) && (offset >= p->len)) {
 8009210:	88bb      	ldrh	r3, [r7, #4]
 8009212:	2b00      	cmp	r3, #0
 8009214:	d00a      	beq.n	800922c <pbuf_copy_partial+0x80>
 8009216:	69fb      	ldr	r3, [r7, #28]
 8009218:	895b      	ldrh	r3, [r3, #10]
 800921a:	88ba      	ldrh	r2, [r7, #4]
 800921c:	429a      	cmp	r2, r3
 800921e:	d305      	bcc.n	800922c <pbuf_copy_partial+0x80>
      /* don't copy from this buffer -> on to the next */
      offset -= p->len;
 8009220:	69fb      	ldr	r3, [r7, #28]
 8009222:	895b      	ldrh	r3, [r3, #10]
 8009224:	88ba      	ldrh	r2, [r7, #4]
 8009226:	1ad3      	subs	r3, r2, r3
 8009228:	80bb      	strh	r3, [r7, #4]
 800922a:	e023      	b.n	8009274 <pbuf_copy_partial+0xc8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = p->len - offset;
 800922c:	69fb      	ldr	r3, [r7, #28]
 800922e:	895a      	ldrh	r2, [r3, #10]
 8009230:	88bb      	ldrh	r3, [r7, #4]
 8009232:	1ad3      	subs	r3, r2, r3
 8009234:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8009236:	8b3a      	ldrh	r2, [r7, #24]
 8009238:	88fb      	ldrh	r3, [r7, #6]
 800923a:	429a      	cmp	r2, r3
 800923c:	d901      	bls.n	8009242 <pbuf_copy_partial+0x96>
        buf_copy_len = len;
 800923e:	88fb      	ldrh	r3, [r7, #6]
 8009240:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char*)dataptr)[left], &((char*)p->payload)[offset], buf_copy_len);
 8009242:	8b7b      	ldrh	r3, [r7, #26]
 8009244:	68ba      	ldr	r2, [r7, #8]
 8009246:	18d0      	adds	r0, r2, r3
 8009248:	69fb      	ldr	r3, [r7, #28]
 800924a:	685a      	ldr	r2, [r3, #4]
 800924c:	88bb      	ldrh	r3, [r7, #4]
 800924e:	4413      	add	r3, r2
 8009250:	8b3a      	ldrh	r2, [r7, #24]
 8009252:	4619      	mov	r1, r3
 8009254:	f00b f9a3 	bl	801459e <memcpy>
      copied_total += buf_copy_len;
 8009258:	8afa      	ldrh	r2, [r7, #22]
 800925a:	8b3b      	ldrh	r3, [r7, #24]
 800925c:	4413      	add	r3, r2
 800925e:	82fb      	strh	r3, [r7, #22]
      left += buf_copy_len;
 8009260:	8b7a      	ldrh	r2, [r7, #26]
 8009262:	8b3b      	ldrh	r3, [r7, #24]
 8009264:	4413      	add	r3, r2
 8009266:	837b      	strh	r3, [r7, #26]
      len -= buf_copy_len;
 8009268:	88fa      	ldrh	r2, [r7, #6]
 800926a:	8b3b      	ldrh	r3, [r7, #24]
 800926c:	1ad3      	subs	r3, r2, r3
 800926e:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8009270:	2300      	movs	r3, #0
 8009272:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8009274:	69fb      	ldr	r3, [r7, #28]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	61fb      	str	r3, [r7, #28]
 800927a:	88fb      	ldrh	r3, [r7, #6]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d002      	beq.n	8009286 <pbuf_copy_partial+0xda>
 8009280:	69fb      	ldr	r3, [r7, #28]
 8009282:	2b00      	cmp	r3, #0
 8009284:	d1c4      	bne.n	8009210 <pbuf_copy_partial+0x64>
    }
  }
  return copied_total;
 8009286:	8afb      	ldrh	r3, [r7, #22]
}
 8009288:	4618      	mov	r0, r3
 800928a:	3720      	adds	r7, #32
 800928c:	46bd      	mov	sp, r7
 800928e:	bd80      	pop	{r7, pc}
 8009290:	08015768 	.word	0x08015768
 8009294:	08015b98 	.word	0x08015b98
 8009298:	080157b4 	.word	0x080157b4
 800929c:	08015bb8 	.word	0x08015bb8

080092a0 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 80092a0:	b480      	push	{r7}
 80092a2:	af00      	add	r7, sp, #0
#if LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND)
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
#endif /* LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND) */
}
 80092a4:	bf00      	nop
 80092a6:	46bd      	mov	sp, r7
 80092a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ac:	4770      	bx	lr
	...

080092b0 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 80092b0:	b580      	push	{r7, lr}
 80092b2:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 80092b4:	f000 fdf0 	bl	8009e98 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 80092b8:	4b07      	ldr	r3, [pc, #28]	; (80092d8 <tcp_tmr+0x28>)
 80092ba:	781b      	ldrb	r3, [r3, #0]
 80092bc:	3301      	adds	r3, #1
 80092be:	b2da      	uxtb	r2, r3
 80092c0:	4b05      	ldr	r3, [pc, #20]	; (80092d8 <tcp_tmr+0x28>)
 80092c2:	701a      	strb	r2, [r3, #0]
 80092c4:	4b04      	ldr	r3, [pc, #16]	; (80092d8 <tcp_tmr+0x28>)
 80092c6:	781b      	ldrb	r3, [r3, #0]
 80092c8:	f003 0301 	and.w	r3, r3, #1
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d001      	beq.n	80092d4 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 80092d0:	f000 fb22 	bl	8009918 <tcp_slowtmr>
  }
}
 80092d4:	bf00      	nop
 80092d6:	bd80      	pop	{r7, pc}
 80092d8:	2000023d 	.word	0x2000023d

080092dc <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 80092dc:	b480      	push	{r7}
 80092de:	b085      	sub	sp, #20
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
 80092e4:	6039      	str	r1, [r7, #0]
   struct tcp_pcb *pcb;
   for (pcb = list; pcb != NULL; pcb = pcb->next) {
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	60fb      	str	r3, [r7, #12]
 80092ea:	e00a      	b.n	8009302 <tcp_remove_listener+0x26>
      if (pcb->listener == lpcb) {
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80092f0:	683a      	ldr	r2, [r7, #0]
 80092f2:	429a      	cmp	r2, r3
 80092f4:	d102      	bne.n	80092fc <tcp_remove_listener+0x20>
         pcb->listener = NULL;
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	2200      	movs	r2, #0
 80092fa:	679a      	str	r2, [r3, #120]	; 0x78
   for (pcb = list; pcb != NULL; pcb = pcb->next) {
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	68db      	ldr	r3, [r3, #12]
 8009300:	60fb      	str	r3, [r7, #12]
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	2b00      	cmp	r3, #0
 8009306:	d1f1      	bne.n	80092ec <tcp_remove_listener+0x10>
      }
   }
}
 8009308:	bf00      	nop
 800930a:	3714      	adds	r7, #20
 800930c:	46bd      	mov	sp, r7
 800930e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009312:	4770      	bx	lr

08009314 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b084      	sub	sp, #16
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	2b00      	cmp	r3, #0
 8009320:	d105      	bne.n	800932e <tcp_listen_closed+0x1a>
 8009322:	4b13      	ldr	r3, [pc, #76]	; (8009370 <tcp_listen_closed+0x5c>)
 8009324:	22c0      	movs	r2, #192	; 0xc0
 8009326:	4913      	ldr	r1, [pc, #76]	; (8009374 <tcp_listen_closed+0x60>)
 8009328:	4813      	ldr	r0, [pc, #76]	; (8009378 <tcp_listen_closed+0x64>)
 800932a:	f00b f9f3 	bl	8014714 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	7d1b      	ldrb	r3, [r3, #20]
 8009332:	2b01      	cmp	r3, #1
 8009334:	d005      	beq.n	8009342 <tcp_listen_closed+0x2e>
 8009336:	4b0e      	ldr	r3, [pc, #56]	; (8009370 <tcp_listen_closed+0x5c>)
 8009338:	22c1      	movs	r2, #193	; 0xc1
 800933a:	4910      	ldr	r1, [pc, #64]	; (800937c <tcp_listen_closed+0x68>)
 800933c:	480e      	ldr	r0, [pc, #56]	; (8009378 <tcp_listen_closed+0x64>)
 800933e:	f00b f9e9 	bl	8014714 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8009342:	2301      	movs	r3, #1
 8009344:	60fb      	str	r3, [r7, #12]
 8009346:	e00b      	b.n	8009360 <tcp_listen_closed+0x4c>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen*)pcb);
 8009348:	4a0d      	ldr	r2, [pc, #52]	; (8009380 <tcp_listen_closed+0x6c>)
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	6879      	ldr	r1, [r7, #4]
 8009354:	4618      	mov	r0, r3
 8009356:	f7ff ffc1 	bl	80092dc <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	3301      	adds	r3, #1
 800935e:	60fb      	str	r3, [r7, #12]
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	2b03      	cmp	r3, #3
 8009364:	d9f0      	bls.n	8009348 <tcp_listen_closed+0x34>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8009366:	bf00      	nop
 8009368:	3710      	adds	r7, #16
 800936a:	46bd      	mov	sp, r7
 800936c:	bd80      	pop	{r7, pc}
 800936e:	bf00      	nop
 8009370:	08015cec 	.word	0x08015cec
 8009374:	08015d1c 	.word	0x08015d1c
 8009378:	08015d28 	.word	0x08015d28
 800937c:	08015d50 	.word	0x08015d50
 8009380:	08017704 	.word	0x08017704

08009384 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8009384:	b5b0      	push	{r4, r5, r7, lr}
 8009386:	b086      	sub	sp, #24
 8009388:	af02      	add	r7, sp, #8
 800938a:	6078      	str	r0, [r7, #4]
 800938c:	460b      	mov	r3, r1
 800938e:	70fb      	strb	r3, [r7, #3]
  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8009390:	78fb      	ldrb	r3, [r7, #3]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d075      	beq.n	8009482 <tcp_close_shutdown+0xfe>
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	7d1b      	ldrb	r3, [r3, #20]
 800939a:	2b04      	cmp	r3, #4
 800939c:	d003      	beq.n	80093a6 <tcp_close_shutdown+0x22>
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	7d1b      	ldrb	r3, [r3, #20]
 80093a2:	2b07      	cmp	r3, #7
 80093a4:	d16d      	bne.n	8009482 <tcp_close_shutdown+0xfe>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d104      	bne.n	80093b8 <tcp_close_shutdown+0x34>
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093b2:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 80093b6:	d064      	beq.n	8009482 <tcp_close_shutdown+0xfe>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	7e9b      	ldrb	r3, [r3, #26]
 80093bc:	f003 0310 	and.w	r3, r3, #16
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d106      	bne.n	80093d2 <tcp_close_shutdown+0x4e>
 80093c4:	4b59      	ldr	r3, [pc, #356]	; (800952c <tcp_close_shutdown+0x1a8>)
 80093c6:	f240 120f 	movw	r2, #271	; 0x10f
 80093ca:	4959      	ldr	r1, [pc, #356]	; (8009530 <tcp_close_shutdown+0x1ac>)
 80093cc:	4859      	ldr	r0, [pc, #356]	; (8009534 <tcp_close_shutdown+0x1b0>)
 80093ce:	f00b f9a1 	bl	8014714 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80093da:	687c      	ldr	r4, [r7, #4]
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	1d1d      	adds	r5, r3, #4
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	8adb      	ldrh	r3, [r3, #22]
 80093e4:	687a      	ldr	r2, [r7, #4]
 80093e6:	8b12      	ldrh	r2, [r2, #24]
 80093e8:	9201      	str	r2, [sp, #4]
 80093ea:	9300      	str	r3, [sp, #0]
 80093ec:	462b      	mov	r3, r5
 80093ee:	4622      	mov	r2, r4
 80093f0:	f004 f862 	bl	800d4b8 <tcp_rst>
               pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 80093f4:	6878      	ldr	r0, [r7, #4]
 80093f6:	f000 ffc5 	bl	800a384 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 80093fa:	4b4f      	ldr	r3, [pc, #316]	; (8009538 <tcp_close_shutdown+0x1b4>)
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	687a      	ldr	r2, [r7, #4]
 8009400:	429a      	cmp	r2, r3
 8009402:	d105      	bne.n	8009410 <tcp_close_shutdown+0x8c>
 8009404:	4b4c      	ldr	r3, [pc, #304]	; (8009538 <tcp_close_shutdown+0x1b4>)
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	68db      	ldr	r3, [r3, #12]
 800940a:	4a4b      	ldr	r2, [pc, #300]	; (8009538 <tcp_close_shutdown+0x1b4>)
 800940c:	6013      	str	r3, [r2, #0]
 800940e:	e013      	b.n	8009438 <tcp_close_shutdown+0xb4>
 8009410:	4b49      	ldr	r3, [pc, #292]	; (8009538 <tcp_close_shutdown+0x1b4>)
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	60fb      	str	r3, [r7, #12]
 8009416:	e00c      	b.n	8009432 <tcp_close_shutdown+0xae>
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	68db      	ldr	r3, [r3, #12]
 800941c:	687a      	ldr	r2, [r7, #4]
 800941e:	429a      	cmp	r2, r3
 8009420:	d104      	bne.n	800942c <tcp_close_shutdown+0xa8>
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	68da      	ldr	r2, [r3, #12]
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	60da      	str	r2, [r3, #12]
 800942a:	e005      	b.n	8009438 <tcp_close_shutdown+0xb4>
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	68db      	ldr	r3, [r3, #12]
 8009430:	60fb      	str	r3, [r7, #12]
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	2b00      	cmp	r3, #0
 8009436:	d1ef      	bne.n	8009418 <tcp_close_shutdown+0x94>
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	2200      	movs	r2, #0
 800943c:	60da      	str	r2, [r3, #12]
 800943e:	4b3f      	ldr	r3, [pc, #252]	; (800953c <tcp_close_shutdown+0x1b8>)
 8009440:	2201      	movs	r2, #1
 8009442:	701a      	strb	r2, [r3, #0]
      if (pcb->state == ESTABLISHED) {
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	7d1b      	ldrb	r3, [r3, #20]
 8009448:	2b04      	cmp	r3, #4
 800944a:	d10c      	bne.n	8009466 <tcp_close_shutdown+0xe2>
        /* move to TIME_WAIT since we close actively */
        pcb->state = TIME_WAIT;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	220a      	movs	r2, #10
 8009450:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8009452:	4b3b      	ldr	r3, [pc, #236]	; (8009540 <tcp_close_shutdown+0x1bc>)
 8009454:	681a      	ldr	r2, [r3, #0]
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	60da      	str	r2, [r3, #12]
 800945a:	4a39      	ldr	r2, [pc, #228]	; (8009540 <tcp_close_shutdown+0x1bc>)
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	6013      	str	r3, [r2, #0]
 8009460:	f004 fa7a 	bl	800d958 <tcp_timer_needed>
 8009464:	e00b      	b.n	800947e <tcp_close_shutdown+0xfa>
      } else {
        /* CLOSE_WAIT: deallocate the pcb since we already sent a RST for it */
        if (tcp_input_pcb == pcb) {
 8009466:	4b37      	ldr	r3, [pc, #220]	; (8009544 <tcp_close_shutdown+0x1c0>)
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	687a      	ldr	r2, [r7, #4]
 800946c:	429a      	cmp	r2, r3
 800946e:	d102      	bne.n	8009476 <tcp_close_shutdown+0xf2>
          /* prevent using a deallocated pcb: free it from tcp_input later */
          tcp_trigger_input_pcb_close();
 8009470:	f003 faec 	bl	800ca4c <tcp_trigger_input_pcb_close>
 8009474:	e003      	b.n	800947e <tcp_close_shutdown+0xfa>
        } else {
          memp_free(MEMP_TCP_PCB, pcb);
 8009476:	6879      	ldr	r1, [r7, #4]
 8009478:	2001      	movs	r0, #1
 800947a:	f7fe ff89 	bl	8008390 <memp_free>
        }
      }
      return ERR_OK;
 800947e:	2300      	movs	r3, #0
 8009480:	e050      	b.n	8009524 <tcp_close_shutdown+0x1a0>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	7d1b      	ldrb	r3, [r3, #20]
 8009486:	2b01      	cmp	r3, #1
 8009488:	d02e      	beq.n	80094e8 <tcp_close_shutdown+0x164>
 800948a:	2b02      	cmp	r3, #2
 800948c:	d038      	beq.n	8009500 <tcp_close_shutdown+0x17c>
 800948e:	2b00      	cmp	r3, #0
 8009490:	d142      	bne.n	8009518 <tcp_close_shutdown+0x194>
     * and the user needs some way to free it should the need arise.
     * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
     * or for a pcb that has been used and then entered the CLOSED state
     * is erroneous, but this should never happen as the pcb has in those cases
     * been freed, and so any remaining handles are bogus. */
    if (pcb->local_port != 0) {
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	8adb      	ldrh	r3, [r3, #22]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d021      	beq.n	80094de <tcp_close_shutdown+0x15a>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 800949a:	4b2b      	ldr	r3, [pc, #172]	; (8009548 <tcp_close_shutdown+0x1c4>)
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	687a      	ldr	r2, [r7, #4]
 80094a0:	429a      	cmp	r2, r3
 80094a2:	d105      	bne.n	80094b0 <tcp_close_shutdown+0x12c>
 80094a4:	4b28      	ldr	r3, [pc, #160]	; (8009548 <tcp_close_shutdown+0x1c4>)
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	68db      	ldr	r3, [r3, #12]
 80094aa:	4a27      	ldr	r2, [pc, #156]	; (8009548 <tcp_close_shutdown+0x1c4>)
 80094ac:	6013      	str	r3, [r2, #0]
 80094ae:	e013      	b.n	80094d8 <tcp_close_shutdown+0x154>
 80094b0:	4b25      	ldr	r3, [pc, #148]	; (8009548 <tcp_close_shutdown+0x1c4>)
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	60bb      	str	r3, [r7, #8]
 80094b6:	e00c      	b.n	80094d2 <tcp_close_shutdown+0x14e>
 80094b8:	68bb      	ldr	r3, [r7, #8]
 80094ba:	68db      	ldr	r3, [r3, #12]
 80094bc:	687a      	ldr	r2, [r7, #4]
 80094be:	429a      	cmp	r2, r3
 80094c0:	d104      	bne.n	80094cc <tcp_close_shutdown+0x148>
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	68da      	ldr	r2, [r3, #12]
 80094c6:	68bb      	ldr	r3, [r7, #8]
 80094c8:	60da      	str	r2, [r3, #12]
 80094ca:	e005      	b.n	80094d8 <tcp_close_shutdown+0x154>
 80094cc:	68bb      	ldr	r3, [r7, #8]
 80094ce:	68db      	ldr	r3, [r3, #12]
 80094d0:	60bb      	str	r3, [r7, #8]
 80094d2:	68bb      	ldr	r3, [r7, #8]
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d1ef      	bne.n	80094b8 <tcp_close_shutdown+0x134>
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2200      	movs	r2, #0
 80094dc:	60da      	str	r2, [r3, #12]
    }
    memp_free(MEMP_TCP_PCB, pcb);
 80094de:	6879      	ldr	r1, [r7, #4]
 80094e0:	2001      	movs	r0, #1
 80094e2:	f7fe ff55 	bl	8008390 <memp_free>
    break;
 80094e6:	e01c      	b.n	8009522 <tcp_close_shutdown+0x19e>
  case LISTEN:
    tcp_listen_closed(pcb);
 80094e8:	6878      	ldr	r0, [r7, #4]
 80094ea:	f7ff ff13 	bl	8009314 <tcp_listen_closed>
    tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 80094ee:	6879      	ldr	r1, [r7, #4]
 80094f0:	4816      	ldr	r0, [pc, #88]	; (800954c <tcp_close_shutdown+0x1c8>)
 80094f2:	f000 ff89 	bl	800a408 <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 80094f6:	6879      	ldr	r1, [r7, #4]
 80094f8:	2002      	movs	r0, #2
 80094fa:	f7fe ff49 	bl	8008390 <memp_free>
    break;
 80094fe:	e010      	b.n	8009522 <tcp_close_shutdown+0x19e>
  case SYN_SENT:
    TCP_PCB_REMOVE_ACTIVE(pcb);
 8009500:	6879      	ldr	r1, [r7, #4]
 8009502:	480d      	ldr	r0, [pc, #52]	; (8009538 <tcp_close_shutdown+0x1b4>)
 8009504:	f000 ff80 	bl	800a408 <tcp_pcb_remove>
 8009508:	4b0c      	ldr	r3, [pc, #48]	; (800953c <tcp_close_shutdown+0x1b8>)
 800950a:	2201      	movs	r2, #1
 800950c:	701a      	strb	r2, [r3, #0]
    memp_free(MEMP_TCP_PCB, pcb);
 800950e:	6879      	ldr	r1, [r7, #4]
 8009510:	2001      	movs	r0, #1
 8009512:	f7fe ff3d 	bl	8008390 <memp_free>
    MIB2_STATS_INC(mib2.tcpattemptfails);
    break;
 8009516:	e004      	b.n	8009522 <tcp_close_shutdown+0x19e>
  default:
    return tcp_close_shutdown_fin(pcb);
 8009518:	6878      	ldr	r0, [r7, #4]
 800951a:	f000 f819 	bl	8009550 <tcp_close_shutdown_fin>
 800951e:	4603      	mov	r3, r0
 8009520:	e000      	b.n	8009524 <tcp_close_shutdown+0x1a0>
  }
  return ERR_OK;
 8009522:	2300      	movs	r3, #0
}
 8009524:	4618      	mov	r0, r3
 8009526:	3710      	adds	r7, #16
 8009528:	46bd      	mov	sp, r7
 800952a:	bdb0      	pop	{r4, r5, r7, pc}
 800952c:	08015cec 	.word	0x08015cec
 8009530:	08015d68 	.word	0x08015d68
 8009534:	08015d28 	.word	0x08015d28
 8009538:	200038ec 	.word	0x200038ec
 800953c:	200038e8 	.word	0x200038e8
 8009540:	200038fc 	.word	0x200038fc
 8009544:	20003900 	.word	0x20003900
 8009548:	200038f8 	.word	0x200038f8
 800954c:	200038f4 	.word	0x200038f4

08009550 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8009550:	b580      	push	{r7, lr}
 8009552:	b084      	sub	sp, #16
 8009554:	af00      	add	r7, sp, #0
 8009556:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d106      	bne.n	800956c <tcp_close_shutdown_fin+0x1c>
 800955e:	4b2c      	ldr	r3, [pc, #176]	; (8009610 <tcp_close_shutdown_fin+0xc0>)
 8009560:	f240 124d 	movw	r2, #333	; 0x14d
 8009564:	492b      	ldr	r1, [pc, #172]	; (8009614 <tcp_close_shutdown_fin+0xc4>)
 8009566:	482c      	ldr	r0, [pc, #176]	; (8009618 <tcp_close_shutdown_fin+0xc8>)
 8009568:	f00b f8d4 	bl	8014714 <iprintf>

  switch (pcb->state) {
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	7d1b      	ldrb	r3, [r3, #20]
 8009570:	2b04      	cmp	r3, #4
 8009572:	d010      	beq.n	8009596 <tcp_close_shutdown_fin+0x46>
 8009574:	2b07      	cmp	r3, #7
 8009576:	d01b      	beq.n	80095b0 <tcp_close_shutdown_fin+0x60>
 8009578:	2b03      	cmp	r3, #3
 800957a:	d126      	bne.n	80095ca <tcp_close_shutdown_fin+0x7a>
  case SYN_RCVD:
    err = tcp_send_fin(pcb);
 800957c:	6878      	ldr	r0, [r7, #4]
 800957e:	f003 faf1 	bl	800cb64 <tcp_send_fin>
 8009582:	4603      	mov	r3, r0
 8009584:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8009586:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800958a:	2b00      	cmp	r3, #0
 800958c:	d11f      	bne.n	80095ce <tcp_close_shutdown_fin+0x7e>
      tcp_backlog_accepted(pcb);
      MIB2_STATS_INC(mib2.tcpattemptfails);
      pcb->state = FIN_WAIT_1;
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	2205      	movs	r2, #5
 8009592:	751a      	strb	r2, [r3, #20]
    }
    break;
 8009594:	e01b      	b.n	80095ce <tcp_close_shutdown_fin+0x7e>
  case ESTABLISHED:
    err = tcp_send_fin(pcb);
 8009596:	6878      	ldr	r0, [r7, #4]
 8009598:	f003 fae4 	bl	800cb64 <tcp_send_fin>
 800959c:	4603      	mov	r3, r0
 800959e:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 80095a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d114      	bne.n	80095d2 <tcp_close_shutdown_fin+0x82>
      MIB2_STATS_INC(mib2.tcpestabresets);
      pcb->state = FIN_WAIT_1;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	2205      	movs	r2, #5
 80095ac:	751a      	strb	r2, [r3, #20]
    }
    break;
 80095ae:	e010      	b.n	80095d2 <tcp_close_shutdown_fin+0x82>
  case CLOSE_WAIT:
    err = tcp_send_fin(pcb);
 80095b0:	6878      	ldr	r0, [r7, #4]
 80095b2:	f003 fad7 	bl	800cb64 <tcp_send_fin>
 80095b6:	4603      	mov	r3, r0
 80095b8:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 80095ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d109      	bne.n	80095d6 <tcp_close_shutdown_fin+0x86>
      MIB2_STATS_INC(mib2.tcpestabresets);
      pcb->state = LAST_ACK;
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	2209      	movs	r2, #9
 80095c6:	751a      	strb	r2, [r3, #20]
    }
    break;
 80095c8:	e005      	b.n	80095d6 <tcp_close_shutdown_fin+0x86>
  default:
    /* Has already been closed, do nothing. */
    return ERR_OK;
 80095ca:	2300      	movs	r3, #0
 80095cc:	e01c      	b.n	8009608 <tcp_close_shutdown_fin+0xb8>
    break;
 80095ce:	bf00      	nop
 80095d0:	e002      	b.n	80095d8 <tcp_close_shutdown_fin+0x88>
    break;
 80095d2:	bf00      	nop
 80095d4:	e000      	b.n	80095d8 <tcp_close_shutdown_fin+0x88>
    break;
 80095d6:	bf00      	nop
  }

  if (err == ERR_OK) {
 80095d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d103      	bne.n	80095e8 <tcp_close_shutdown_fin+0x98>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 80095e0:	6878      	ldr	r0, [r7, #4]
 80095e2:	f003 fcdf 	bl	800cfa4 <tcp_output>
 80095e6:	e00d      	b.n	8009604 <tcp_close_shutdown_fin+0xb4>
  } else if (err == ERR_MEM) {
 80095e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80095ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80095f0:	d108      	bne.n	8009604 <tcp_close_shutdown_fin+0xb4>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    pcb->flags |= TF_CLOSEPEND;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	7e9b      	ldrb	r3, [r3, #26]
 80095f6:	f043 0308 	orr.w	r3, r3, #8
 80095fa:	b2da      	uxtb	r2, r3
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	769a      	strb	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8009600:	2300      	movs	r3, #0
 8009602:	e001      	b.n	8009608 <tcp_close_shutdown_fin+0xb8>
  }
  return err;
 8009604:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009608:	4618      	mov	r0, r3
 800960a:	3710      	adds	r7, #16
 800960c:	46bd      	mov	sp, r7
 800960e:	bd80      	pop	{r7, pc}
 8009610:	08015cec 	.word	0x08015cec
 8009614:	08015d1c 	.word	0x08015d1c
 8009618:	08015d28 	.word	0x08015d28

0800961c <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 800961c:	b580      	push	{r7, lr}
 800961e:	b082      	sub	sp, #8
 8009620:	af00      	add	r7, sp, #0
 8009622:	6078      	str	r0, [r7, #4]
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));
  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	7d1b      	ldrb	r3, [r3, #20]
 8009628:	2b01      	cmp	r3, #1
 800962a:	d006      	beq.n	800963a <tcp_close+0x1e>
    /* Set a flag not to receive any more data... */
    pcb->flags |= TF_RXCLOSED;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	7e9b      	ldrb	r3, [r3, #26]
 8009630:	f043 0310 	orr.w	r3, r3, #16
 8009634:	b2da      	uxtb	r2, r3
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	769a      	strb	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 800963a:	2101      	movs	r1, #1
 800963c:	6878      	ldr	r0, [r7, #4]
 800963e:	f7ff fea1 	bl	8009384 <tcp_close_shutdown>
 8009642:	4603      	mov	r3, r0
}
 8009644:	4618      	mov	r0, r3
 8009646:	3708      	adds	r7, #8
 8009648:	46bd      	mov	sp, r7
 800964a:	bd80      	pop	{r7, pc}

0800964c <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 800964c:	b580      	push	{r7, lr}
 800964e:	b08c      	sub	sp, #48	; 0x30
 8009650:	af02      	add	r7, sp, #8
 8009652:	6078      	str	r0, [r7, #4]
 8009654:	6039      	str	r1, [r7, #0]
  tcp_err_fn errf;
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	7d1b      	ldrb	r3, [r3, #20]
 800965a:	2b01      	cmp	r3, #1
 800965c:	d106      	bne.n	800966c <tcp_abandon+0x20>
 800965e:	4b4d      	ldr	r3, [pc, #308]	; (8009794 <tcp_abandon+0x148>)
 8009660:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8009664:	494c      	ldr	r1, [pc, #304]	; (8009798 <tcp_abandon+0x14c>)
 8009666:	484d      	ldr	r0, [pc, #308]	; (800979c <tcp_abandon+0x150>)
 8009668:	f00b f854 	bl	8014714 <iprintf>
    pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	7d1b      	ldrb	r3, [r3, #20]
 8009670:	2b0a      	cmp	r3, #10
 8009672:	d108      	bne.n	8009686 <tcp_abandon+0x3a>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8009674:	6879      	ldr	r1, [r7, #4]
 8009676:	484a      	ldr	r0, [pc, #296]	; (80097a0 <tcp_abandon+0x154>)
 8009678:	f000 fec6 	bl	800a408 <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB, pcb);
 800967c:	6879      	ldr	r1, [r7, #4]
 800967e:	2001      	movs	r0, #1
 8009680:	f7fe fe86 	bl	8008390 <memp_free>
    }
    last_state = pcb->state;
    memp_free(MEMP_TCP_PCB, pcb);
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
  }
}
 8009684:	e081      	b.n	800978a <tcp_abandon+0x13e>
    int send_rst = 0;
 8009686:	2300      	movs	r3, #0
 8009688:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 800968a:	2300      	movs	r3, #0
 800968c:	847b      	strh	r3, [r7, #34]	; 0x22
    seqno = pcb->snd_nxt;
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009692:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009698:	617b      	str	r3, [r7, #20]
    errf = pcb->errf;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80096a0:	613b      	str	r3, [r7, #16]
    errf_arg = pcb->callback_arg;
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	691b      	ldr	r3, [r3, #16]
 80096a6:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	7d1b      	ldrb	r3, [r3, #20]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d126      	bne.n	80096fe <tcp_abandon+0xb2>
      if (pcb->local_port != 0) {
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	8adb      	ldrh	r3, [r3, #22]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d02e      	beq.n	8009716 <tcp_abandon+0xca>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80096b8:	4b3a      	ldr	r3, [pc, #232]	; (80097a4 <tcp_abandon+0x158>)
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	687a      	ldr	r2, [r7, #4]
 80096be:	429a      	cmp	r2, r3
 80096c0:	d105      	bne.n	80096ce <tcp_abandon+0x82>
 80096c2:	4b38      	ldr	r3, [pc, #224]	; (80097a4 <tcp_abandon+0x158>)
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	68db      	ldr	r3, [r3, #12]
 80096c8:	4a36      	ldr	r2, [pc, #216]	; (80097a4 <tcp_abandon+0x158>)
 80096ca:	6013      	str	r3, [r2, #0]
 80096cc:	e013      	b.n	80096f6 <tcp_abandon+0xaa>
 80096ce:	4b35      	ldr	r3, [pc, #212]	; (80097a4 <tcp_abandon+0x158>)
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	61fb      	str	r3, [r7, #28]
 80096d4:	e00c      	b.n	80096f0 <tcp_abandon+0xa4>
 80096d6:	69fb      	ldr	r3, [r7, #28]
 80096d8:	68db      	ldr	r3, [r3, #12]
 80096da:	687a      	ldr	r2, [r7, #4]
 80096dc:	429a      	cmp	r2, r3
 80096de:	d104      	bne.n	80096ea <tcp_abandon+0x9e>
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	68da      	ldr	r2, [r3, #12]
 80096e4:	69fb      	ldr	r3, [r7, #28]
 80096e6:	60da      	str	r2, [r3, #12]
 80096e8:	e005      	b.n	80096f6 <tcp_abandon+0xaa>
 80096ea:	69fb      	ldr	r3, [r7, #28]
 80096ec:	68db      	ldr	r3, [r3, #12]
 80096ee:	61fb      	str	r3, [r7, #28]
 80096f0:	69fb      	ldr	r3, [r7, #28]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d1ef      	bne.n	80096d6 <tcp_abandon+0x8a>
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	2200      	movs	r2, #0
 80096fa:	60da      	str	r2, [r3, #12]
 80096fc:	e00b      	b.n	8009716 <tcp_abandon+0xca>
      send_rst = reset;
 80096fe:	683b      	ldr	r3, [r7, #0]
 8009700:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	8adb      	ldrh	r3, [r3, #22]
 8009706:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8009708:	6879      	ldr	r1, [r7, #4]
 800970a:	4827      	ldr	r0, [pc, #156]	; (80097a8 <tcp_abandon+0x15c>)
 800970c:	f000 fe7c 	bl	800a408 <tcp_pcb_remove>
 8009710:	4b26      	ldr	r3, [pc, #152]	; (80097ac <tcp_abandon+0x160>)
 8009712:	2201      	movs	r2, #1
 8009714:	701a      	strb	r2, [r3, #0]
    if (pcb->unacked != NULL) {
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800971a:	2b00      	cmp	r3, #0
 800971c:	d004      	beq.n	8009728 <tcp_abandon+0xdc>
      tcp_segs_free(pcb->unacked);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009722:	4618      	mov	r0, r3
 8009724:	f000 fc85 	bl	800a032 <tcp_segs_free>
    if (pcb->unsent != NULL) {
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800972c:	2b00      	cmp	r3, #0
 800972e:	d004      	beq.n	800973a <tcp_abandon+0xee>
      tcp_segs_free(pcb->unsent);
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009734:	4618      	mov	r0, r3
 8009736:	f000 fc7c 	bl	800a032 <tcp_segs_free>
    if (pcb->ooseq != NULL) {
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800973e:	2b00      	cmp	r3, #0
 8009740:	d004      	beq.n	800974c <tcp_abandon+0x100>
      tcp_segs_free(pcb->ooseq);
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009746:	4618      	mov	r0, r3
 8009748:	f000 fc73 	bl	800a032 <tcp_segs_free>
    if (send_rst) {
 800974c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800974e:	2b00      	cmp	r3, #0
 8009750:	d00c      	beq.n	800976c <tcp_abandon+0x120>
      tcp_rst(seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8009752:	687a      	ldr	r2, [r7, #4]
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	1d19      	adds	r1, r3, #4
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	8b1b      	ldrh	r3, [r3, #24]
 800975c:	9301      	str	r3, [sp, #4]
 800975e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8009760:	9300      	str	r3, [sp, #0]
 8009762:	460b      	mov	r3, r1
 8009764:	6979      	ldr	r1, [r7, #20]
 8009766:	69b8      	ldr	r0, [r7, #24]
 8009768:	f003 fea6 	bl	800d4b8 <tcp_rst>
    last_state = pcb->state;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	7d1b      	ldrb	r3, [r3, #20]
 8009770:	72fb      	strb	r3, [r7, #11]
    memp_free(MEMP_TCP_PCB, pcb);
 8009772:	6879      	ldr	r1, [r7, #4]
 8009774:	2001      	movs	r0, #1
 8009776:	f7fe fe0b 	bl	8008390 <memp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800977a:	693b      	ldr	r3, [r7, #16]
 800977c:	2b00      	cmp	r3, #0
 800977e:	d004      	beq.n	800978a <tcp_abandon+0x13e>
 8009780:	693b      	ldr	r3, [r7, #16]
 8009782:	f06f 010c 	mvn.w	r1, #12
 8009786:	68f8      	ldr	r0, [r7, #12]
 8009788:	4798      	blx	r3
}
 800978a:	bf00      	nop
 800978c:	3728      	adds	r7, #40	; 0x28
 800978e:	46bd      	mov	sp, r7
 8009790:	bd80      	pop	{r7, pc}
 8009792:	bf00      	nop
 8009794:	08015cec 	.word	0x08015cec
 8009798:	08015d84 	.word	0x08015d84
 800979c:	08015d28 	.word	0x08015d28
 80097a0:	200038fc 	.word	0x200038fc
 80097a4:	200038f8 	.word	0x200038f8
 80097a8:	200038ec 	.word	0x200038ec
 80097ac:	200038e8 	.word	0x200038e8

080097b0 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 80097b0:	b580      	push	{r7, lr}
 80097b2:	b082      	sub	sp, #8
 80097b4:	af00      	add	r7, sp, #0
 80097b6:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 80097b8:	2101      	movs	r1, #1
 80097ba:	6878      	ldr	r0, [r7, #4]
 80097bc:	f7ff ff46 	bl	800964c <tcp_abandon>
}
 80097c0:	bf00      	nop
 80097c2:	3708      	adds	r7, #8
 80097c4:	46bd      	mov	sp, r7
 80097c6:	bd80      	pop	{r7, pc}

080097c8 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 80097c8:	b580      	push	{r7, lr}
 80097ca:	b084      	sub	sp, #16
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097d4:	687a      	ldr	r2, [r7, #4]
 80097d6:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 80097d8:	4413      	add	r3, r2
 80097da:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097e0:	687a      	ldr	r2, [r7, #4]
 80097e2:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 80097e4:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 80097e8:	bf28      	it	cs
 80097ea:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 80097ee:	b292      	uxth	r2, r2
 80097f0:	4413      	add	r3, r2
 80097f2:	68fa      	ldr	r2, [r7, #12]
 80097f4:	1ad3      	subs	r3, r2, r3
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	db08      	blt.n	800980c <tcp_update_rcv_ann_wnd+0x44>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009806:	68fa      	ldr	r2, [r7, #12]
 8009808:	1ad3      	subs	r3, r2, r3
 800980a:	e020      	b.n	800984e <tcp_update_rcv_ann_wnd+0x86>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009814:	1ad3      	subs	r3, r2, r3
 8009816:	2b00      	cmp	r3, #0
 8009818:	dd03      	ble.n	8009822 <tcp_update_rcv_ann_wnd+0x5a>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	2200      	movs	r2, #0
 800981e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009820:	e014      	b.n	800984c <tcp_update_rcv_ann_wnd+0x84>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800982a:	1ad3      	subs	r3, r2, r3
 800982c:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800982e:	68bb      	ldr	r3, [r7, #8]
 8009830:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009834:	d306      	bcc.n	8009844 <tcp_update_rcv_ann_wnd+0x7c>
 8009836:	4b08      	ldr	r3, [pc, #32]	; (8009858 <tcp_update_rcv_ann_wnd+0x90>)
 8009838:	f44f 7242 	mov.w	r2, #776	; 0x308
 800983c:	4907      	ldr	r1, [pc, #28]	; (800985c <tcp_update_rcv_ann_wnd+0x94>)
 800983e:	4808      	ldr	r0, [pc, #32]	; (8009860 <tcp_update_rcv_ann_wnd+0x98>)
 8009840:	f00a ff68 	bl	8014714 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8009844:	68bb      	ldr	r3, [r7, #8]
 8009846:	b29a      	uxth	r2, r3
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 800984c:	2300      	movs	r3, #0
  }
}
 800984e:	4618      	mov	r0, r3
 8009850:	3710      	adds	r7, #16
 8009852:	46bd      	mov	sp, r7
 8009854:	bd80      	pop	{r7, pc}
 8009856:	bf00      	nop
 8009858:	08015cec 	.word	0x08015cec
 800985c:	08015e04 	.word	0x08015e04
 8009860:	08015d28 	.word	0x08015d28

08009864 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8009864:	b580      	push	{r7, lr}
 8009866:	b084      	sub	sp, #16
 8009868:	af00      	add	r7, sp, #0
 800986a:	6078      	str	r0, [r7, #4]
 800986c:	460b      	mov	r3, r1
 800986e:	807b      	strh	r3, [r7, #2]
  int wnd_inflation;

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	7d1b      	ldrb	r3, [r3, #20]
 8009874:	2b01      	cmp	r3, #1
 8009876:	d106      	bne.n	8009886 <tcp_recved+0x22>
 8009878:	4b23      	ldr	r3, [pc, #140]	; (8009908 <tcp_recved+0xa4>)
 800987a:	f44f 7248 	mov.w	r2, #800	; 0x320
 800987e:	4923      	ldr	r1, [pc, #140]	; (800990c <tcp_recved+0xa8>)
 8009880:	4823      	ldr	r0, [pc, #140]	; (8009910 <tcp_recved+0xac>)
 8009882:	f00a ff47 	bl	8014714 <iprintf>
    pcb->state != LISTEN);

  pcb->rcv_wnd += len;
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800988a:	887b      	ldrh	r3, [r7, #2]
 800988c:	4413      	add	r3, r2
 800988e:	b29a      	uxth	r2, r3
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	851a      	strh	r2, [r3, #40]	; 0x28
  if (pcb->rcv_wnd > TCP_WND_MAX(pcb)) {
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009898:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800989c:	d904      	bls.n	80098a8 <tcp_recved+0x44>
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	f44f 6206 	mov.w	r2, #2144	; 0x860
 80098a4:	851a      	strh	r2, [r3, #40]	; 0x28
 80098a6:	e017      	b.n	80098d8 <tcp_recved+0x74>
  } else if (pcb->rcv_wnd == 0) {
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d113      	bne.n	80098d8 <tcp_recved+0x74>
    /* rcv_wnd overflowed */
    if ((pcb->state == CLOSE_WAIT) || (pcb->state == LAST_ACK)) {
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	7d1b      	ldrb	r3, [r3, #20]
 80098b4:	2b07      	cmp	r3, #7
 80098b6:	d003      	beq.n	80098c0 <tcp_recved+0x5c>
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	7d1b      	ldrb	r3, [r3, #20]
 80098bc:	2b09      	cmp	r3, #9
 80098be:	d104      	bne.n	80098ca <tcp_recved+0x66>
      /* In passive close, we allow this, since the FIN bit is added to rcv_wnd
         by the stack itself, since it is not mandatory for an application
         to call tcp_recved() for the FIN bit, but e.g. the netconn API does so. */
      pcb->rcv_wnd = TCP_WND_MAX(pcb);
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	f44f 6206 	mov.w	r2, #2144	; 0x860
 80098c6:	851a      	strh	r2, [r3, #40]	; 0x28
 80098c8:	e006      	b.n	80098d8 <tcp_recved+0x74>
    } else {
      LWIP_ASSERT("tcp_recved: len wrapped rcv_wnd\n", 0);
 80098ca:	4b0f      	ldr	r3, [pc, #60]	; (8009908 <tcp_recved+0xa4>)
 80098cc:	f240 322d 	movw	r2, #813	; 0x32d
 80098d0:	4910      	ldr	r1, [pc, #64]	; (8009914 <tcp_recved+0xb0>)
 80098d2:	480f      	ldr	r0, [pc, #60]	; (8009910 <tcp_recved+0xac>)
 80098d4:	f00a ff1e 	bl	8014714 <iprintf>
    }
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 80098d8:	6878      	ldr	r0, [r7, #4]
 80098da:	f7ff ff75 	bl	80097c8 <tcp_update_rcv_ann_wnd>
 80098de:	4603      	mov	r3, r0
 80098e0:	60fb      	str	r3, [r7, #12]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 80098e8:	db09      	blt.n	80098fe <tcp_recved+0x9a>
    tcp_ack_now(pcb);
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	7e9b      	ldrb	r3, [r3, #26]
 80098ee:	f043 0302 	orr.w	r3, r3, #2
 80098f2:	b2da      	uxtb	r2, r3
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	769a      	strb	r2, [r3, #26]
    tcp_output(pcb);
 80098f8:	6878      	ldr	r0, [r7, #4]
 80098fa:	f003 fb53 	bl	800cfa4 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
         len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 80098fe:	bf00      	nop
 8009900:	3710      	adds	r7, #16
 8009902:	46bd      	mov	sp, r7
 8009904:	bd80      	pop	{r7, pc}
 8009906:	bf00      	nop
 8009908:	08015cec 	.word	0x08015cec
 800990c:	08015e20 	.word	0x08015e20
 8009910:	08015d28 	.word	0x08015d28
 8009914:	08015e48 	.word	0x08015e48

08009918 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8009918:	b5b0      	push	{r4, r5, r7, lr}
 800991a:	b08c      	sub	sp, #48	; 0x30
 800991c:	af02      	add	r7, sp, #8
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 800991e:	2300      	movs	r3, #0
 8009920:	777b      	strb	r3, [r7, #29]

  ++tcp_ticks;
 8009922:	4b97      	ldr	r3, [pc, #604]	; (8009b80 <tcp_slowtmr+0x268>)
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	3301      	adds	r3, #1
 8009928:	4a95      	ldr	r2, [pc, #596]	; (8009b80 <tcp_slowtmr+0x268>)
 800992a:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 800992c:	4b95      	ldr	r3, [pc, #596]	; (8009b84 <tcp_slowtmr+0x26c>)
 800992e:	781b      	ldrb	r3, [r3, #0]
 8009930:	3301      	adds	r3, #1
 8009932:	b2da      	uxtb	r2, r3
 8009934:	4b93      	ldr	r3, [pc, #588]	; (8009b84 <tcp_slowtmr+0x26c>)
 8009936:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 8009938:	2300      	movs	r3, #0
 800993a:	623b      	str	r3, [r7, #32]
  pcb = tcp_active_pcbs;
 800993c:	4b92      	ldr	r3, [pc, #584]	; (8009b88 <tcp_slowtmr+0x270>)
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	627b      	str	r3, [r7, #36]	; 0x24
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 8009942:	e227      	b.n	8009d94 <tcp_slowtmr+0x47c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8009944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009946:	7d1b      	ldrb	r3, [r3, #20]
 8009948:	2b00      	cmp	r3, #0
 800994a:	d106      	bne.n	800995a <tcp_slowtmr+0x42>
 800994c:	4b8f      	ldr	r3, [pc, #572]	; (8009b8c <tcp_slowtmr+0x274>)
 800994e:	f44f 727c 	mov.w	r2, #1008	; 0x3f0
 8009952:	498f      	ldr	r1, [pc, #572]	; (8009b90 <tcp_slowtmr+0x278>)
 8009954:	488f      	ldr	r0, [pc, #572]	; (8009b94 <tcp_slowtmr+0x27c>)
 8009956:	f00a fedd 	bl	8014714 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800995a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800995c:	7d1b      	ldrb	r3, [r3, #20]
 800995e:	2b01      	cmp	r3, #1
 8009960:	d106      	bne.n	8009970 <tcp_slowtmr+0x58>
 8009962:	4b8a      	ldr	r3, [pc, #552]	; (8009b8c <tcp_slowtmr+0x274>)
 8009964:	f240 32f1 	movw	r2, #1009	; 0x3f1
 8009968:	498b      	ldr	r1, [pc, #556]	; (8009b98 <tcp_slowtmr+0x280>)
 800996a:	488a      	ldr	r0, [pc, #552]	; (8009b94 <tcp_slowtmr+0x27c>)
 800996c:	f00a fed2 	bl	8014714 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 8009970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009972:	7d1b      	ldrb	r3, [r3, #20]
 8009974:	2b0a      	cmp	r3, #10
 8009976:	d106      	bne.n	8009986 <tcp_slowtmr+0x6e>
 8009978:	4b84      	ldr	r3, [pc, #528]	; (8009b8c <tcp_slowtmr+0x274>)
 800997a:	f240 32f2 	movw	r2, #1010	; 0x3f2
 800997e:	4987      	ldr	r1, [pc, #540]	; (8009b9c <tcp_slowtmr+0x284>)
 8009980:	4884      	ldr	r0, [pc, #528]	; (8009b94 <tcp_slowtmr+0x27c>)
 8009982:	f00a fec7 	bl	8014714 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8009986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009988:	7f5a      	ldrb	r2, [r3, #29]
 800998a:	4b7e      	ldr	r3, [pc, #504]	; (8009b84 <tcp_slowtmr+0x26c>)
 800998c:	781b      	ldrb	r3, [r3, #0]
 800998e:	429a      	cmp	r2, r3
 8009990:	d103      	bne.n	800999a <tcp_slowtmr+0x82>
      /* skip this pcb, we have already processed it */
      pcb = pcb->next;
 8009992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009994:	68db      	ldr	r3, [r3, #12]
 8009996:	627b      	str	r3, [r7, #36]	; 0x24
      continue;
 8009998:	e1fc      	b.n	8009d94 <tcp_slowtmr+0x47c>
    }
    pcb->last_timer = tcp_timer_ctr;
 800999a:	4b7a      	ldr	r3, [pc, #488]	; (8009b84 <tcp_slowtmr+0x26c>)
 800999c:	781a      	ldrb	r2, [r3, #0]
 800999e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099a0:	775a      	strb	r2, [r3, #29]

    pcb_remove = 0;
 80099a2:	2300      	movs	r3, #0
 80099a4:	77fb      	strb	r3, [r7, #31]
    pcb_reset = 0;
 80099a6:	2300      	movs	r3, #0
 80099a8:	77bb      	strb	r3, [r7, #30]

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 80099aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099ac:	7d1b      	ldrb	r3, [r3, #20]
 80099ae:	2b02      	cmp	r3, #2
 80099b0:	d108      	bne.n	80099c4 <tcp_slowtmr+0xac>
 80099b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099b4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80099b8:	2b05      	cmp	r3, #5
 80099ba:	d903      	bls.n	80099c4 <tcp_slowtmr+0xac>
      ++pcb_remove;
 80099bc:	7ffb      	ldrb	r3, [r7, #31]
 80099be:	3301      	adds	r3, #1
 80099c0:	77fb      	strb	r3, [r7, #31]
 80099c2:	e0a2      	b.n	8009b0a <tcp_slowtmr+0x1f2>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    }
    else if (pcb->nrtx >= TCP_MAXRTX) {
 80099c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099c6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80099ca:	2b0b      	cmp	r3, #11
 80099cc:	d903      	bls.n	80099d6 <tcp_slowtmr+0xbe>
      ++pcb_remove;
 80099ce:	7ffb      	ldrb	r3, [r7, #31]
 80099d0:	3301      	adds	r3, #1
 80099d2:	77fb      	strb	r3, [r7, #31]
 80099d4:	e099      	b.n	8009b0a <tcp_slowtmr+0x1f2>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 80099d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099d8:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d032      	beq.n	8009a46 <tcp_slowtmr+0x12e>
        /* If snd_wnd is zero, use persist timer to send 1 byte probes
         * instead of using the standard retransmission mechanism. */
        u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff-1];
 80099e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099e2:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 80099e6:	3b01      	subs	r3, #1
 80099e8:	4a6d      	ldr	r2, [pc, #436]	; (8009ba0 <tcp_slowtmr+0x288>)
 80099ea:	5cd3      	ldrb	r3, [r2, r3]
 80099ec:	74fb      	strb	r3, [r7, #19]
        if (pcb->persist_cnt < backoff_cnt) {
 80099ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099f0:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 80099f4:	7cfa      	ldrb	r2, [r7, #19]
 80099f6:	429a      	cmp	r2, r3
 80099f8:	d907      	bls.n	8009a0a <tcp_slowtmr+0xf2>
          pcb->persist_cnt++;
 80099fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099fc:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 8009a00:	3301      	adds	r3, #1
 8009a02:	b2da      	uxtb	r2, r3
 8009a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a06:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
        }
        if (pcb->persist_cnt >= backoff_cnt) {
 8009a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a0c:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 8009a10:	7cfa      	ldrb	r2, [r7, #19]
 8009a12:	429a      	cmp	r2, r3
 8009a14:	d879      	bhi.n	8009b0a <tcp_slowtmr+0x1f2>
          if (tcp_zero_window_probe(pcb) == ERR_OK) {
 8009a16:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009a18:	f003 fede 	bl	800d7d8 <tcp_zero_window_probe>
 8009a1c:	4603      	mov	r3, r0
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d173      	bne.n	8009b0a <tcp_slowtmr+0x1f2>
            pcb->persist_cnt = 0;
 8009a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a24:	2200      	movs	r2, #0
 8009a26:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
            if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8009a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a2c:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 8009a30:	2b06      	cmp	r3, #6
 8009a32:	d86a      	bhi.n	8009b0a <tcp_slowtmr+0x1f2>
              pcb->persist_backoff++;
 8009a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a36:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 8009a3a:	3301      	adds	r3, #1
 8009a3c:	b2da      	uxtb	r2, r3
 8009a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a40:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 8009a44:	e061      	b.n	8009b0a <tcp_slowtmr+0x1f2>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if (pcb->rtime >= 0) {
 8009a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a48:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	db08      	blt.n	8009a62 <tcp_slowtmr+0x14a>
          ++pcb->rtime;
 8009a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a52:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8009a56:	b29b      	uxth	r3, r3
 8009a58:	3301      	adds	r3, #1
 8009a5a:	b29b      	uxth	r3, r3
 8009a5c:	b21a      	sxth	r2, r3
 8009a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a60:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->unacked != NULL && pcb->rtime >= pcb->rto) {
 8009a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d04f      	beq.n	8009b0a <tcp_slowtmr+0x1f2>
 8009a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a6c:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 8009a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a72:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8009a76:	429a      	cmp	r2, r3
 8009a78:	db47      	blt.n	8009b0a <tcp_slowtmr+0x1f2>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));

          /* Double retransmission time-out unless we are trying to
           * connect to somebody (i.e., we are in SYN_SENT). */
          if (pcb->state != SYN_SENT) {
 8009a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a7c:	7d1b      	ldrb	r3, [r3, #20]
 8009a7e:	2b02      	cmp	r3, #2
 8009a80:	d018      	beq.n	8009ab4 <tcp_slowtmr+0x19c>
            u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff)-1);
 8009a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a84:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009a88:	2b0c      	cmp	r3, #12
 8009a8a:	bf28      	it	cs
 8009a8c:	230c      	movcs	r3, #12
 8009a8e:	75fb      	strb	r3, [r7, #23]
            pcb->rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8009a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a92:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8009a96:	10db      	asrs	r3, r3, #3
 8009a98:	b21b      	sxth	r3, r3
 8009a9a:	461a      	mov	r2, r3
 8009a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a9e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8009aa2:	4413      	add	r3, r2
 8009aa4:	7dfa      	ldrb	r2, [r7, #23]
 8009aa6:	493f      	ldr	r1, [pc, #252]	; (8009ba4 <tcp_slowtmr+0x28c>)
 8009aa8:	5c8a      	ldrb	r2, [r1, r2]
 8009aaa:	4093      	lsls	r3, r2
 8009aac:	b21a      	sxth	r2, r3
 8009aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ab0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
          }

          /* Reset the retransmission timer. */
          pcb->rtime = 0;
 8009ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	861a      	strh	r2, [r3, #48]	; 0x30

          /* Reduce congestion window and ssthresh. */
          eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8009aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009abc:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8009ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ac2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8009ac6:	4293      	cmp	r3, r2
 8009ac8:	bf28      	it	cs
 8009aca:	4613      	movcs	r3, r2
 8009acc:	82bb      	strh	r3, [r7, #20]
          pcb->ssthresh = eff_wnd >> 1;
 8009ace:	8abb      	ldrh	r3, [r7, #20]
 8009ad0:	085b      	lsrs	r3, r3, #1
 8009ad2:	b29a      	uxth	r2, r3
 8009ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ad6:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
          if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8009ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009adc:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8009ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ae2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8009ae4:	005b      	lsls	r3, r3, #1
 8009ae6:	b29b      	uxth	r3, r3
 8009ae8:	429a      	cmp	r2, r3
 8009aea:	d206      	bcs.n	8009afa <tcp_slowtmr+0x1e2>
            pcb->ssthresh = (pcb->mss << 1);
 8009aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009aee:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8009af0:	005b      	lsls	r3, r3, #1
 8009af2:	b29a      	uxth	r2, r3
 8009af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009af6:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
          }
          pcb->cwnd = pcb->mss;
 8009afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009afc:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8009afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b00:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          /* The following needs to be called AFTER cwnd is set to one
             mss - STJ */
          tcp_rexmit_rto(pcb);
 8009b04:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009b06:	f003 fd4d 	bl	800d5a4 <tcp_rexmit_rto>
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 8009b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b0c:	7d1b      	ldrb	r3, [r3, #20]
 8009b0e:	2b06      	cmp	r3, #6
 8009b10:	d10f      	bne.n	8009b32 <tcp_slowtmr+0x21a>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 8009b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b14:	7e9b      	ldrb	r3, [r3, #26]
 8009b16:	f003 0310 	and.w	r3, r3, #16
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d009      	beq.n	8009b32 <tcp_slowtmr+0x21a>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8009b1e:	4b18      	ldr	r3, [pc, #96]	; (8009b80 <tcp_slowtmr+0x268>)
 8009b20:	681a      	ldr	r2, [r3, #0]
 8009b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b24:	6a1b      	ldr	r3, [r3, #32]
 8009b26:	1ad3      	subs	r3, r2, r3
 8009b28:	2b28      	cmp	r3, #40	; 0x28
 8009b2a:	d902      	bls.n	8009b32 <tcp_slowtmr+0x21a>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 8009b2c:	7ffb      	ldrb	r3, [r7, #31]
 8009b2e:	3301      	adds	r3, #1
 8009b30:	77fb      	strb	r3, [r7, #31]
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8009b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b34:	7a1b      	ldrb	r3, [r3, #8]
 8009b36:	f003 0308 	and.w	r3, r3, #8
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d05d      	beq.n	8009bfa <tcp_slowtmr+0x2e2>
       ((pcb->state == ESTABLISHED) ||
 8009b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b40:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8009b42:	2b04      	cmp	r3, #4
 8009b44:	d003      	beq.n	8009b4e <tcp_slowtmr+0x236>
        (pcb->state == CLOSE_WAIT))) {
 8009b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b48:	7d1b      	ldrb	r3, [r3, #20]
       ((pcb->state == ESTABLISHED) ||
 8009b4a:	2b07      	cmp	r3, #7
 8009b4c:	d155      	bne.n	8009bfa <tcp_slowtmr+0x2e2>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8009b4e:	4b0c      	ldr	r3, [pc, #48]	; (8009b80 <tcp_slowtmr+0x268>)
 8009b50:	681a      	ldr	r2, [r3, #0]
 8009b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b54:	6a1b      	ldr	r3, [r3, #32]
 8009b56:	1ad2      	subs	r2, r2, r3
         (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL)
 8009b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009b5e:	f503 2324 	add.w	r3, r3, #671744	; 0xa4000
 8009b62:	f603 43b8 	addw	r3, r3, #3256	; 0xcb8
 8009b66:	4910      	ldr	r1, [pc, #64]	; (8009ba8 <tcp_slowtmr+0x290>)
 8009b68:	fba1 1303 	umull	r1, r3, r1, r3
 8009b6c:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8009b6e:	429a      	cmp	r2, r3
 8009b70:	d91c      	bls.n	8009bac <tcp_slowtmr+0x294>
      {
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print(TCP_DEBUG, &pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 8009b72:	7ffb      	ldrb	r3, [r7, #31]
 8009b74:	3301      	adds	r3, #1
 8009b76:	77fb      	strb	r3, [r7, #31]
        ++pcb_reset;
 8009b78:	7fbb      	ldrb	r3, [r7, #30]
 8009b7a:	3301      	adds	r3, #1
 8009b7c:	77bb      	strb	r3, [r7, #30]
 8009b7e:	e03c      	b.n	8009bfa <tcp_slowtmr+0x2e2>
 8009b80:	200038f0 	.word	0x200038f0
 8009b84:	2000023e 	.word	0x2000023e
 8009b88:	200038ec 	.word	0x200038ec
 8009b8c:	08015cec 	.word	0x08015cec
 8009b90:	08015e9c 	.word	0x08015e9c
 8009b94:	08015d28 	.word	0x08015d28
 8009b98:	08015ec8 	.word	0x08015ec8
 8009b9c:	08015ef4 	.word	0x08015ef4
 8009ba0:	080176fc 	.word	0x080176fc
 8009ba4:	080176ec 	.word	0x080176ec
 8009ba8:	10624dd3 	.word	0x10624dd3
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8009bac:	4b97      	ldr	r3, [pc, #604]	; (8009e0c <tcp_slowtmr+0x4f4>)
 8009bae:	681a      	ldr	r2, [r3, #0]
 8009bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bb2:	6a1b      	ldr	r3, [r3, #32]
 8009bb4:	1ad2      	subs	r2, r2, r3
                (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8009bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bb8:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8009bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bbe:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	4b92      	ldr	r3, [pc, #584]	; (8009e10 <tcp_slowtmr+0x4f8>)
 8009bc6:	fb03 f300 	mul.w	r3, r3, r0
 8009bca:	440b      	add	r3, r1
                / TCP_SLOW_INTERVAL)
 8009bcc:	4991      	ldr	r1, [pc, #580]	; (8009e14 <tcp_slowtmr+0x4fc>)
 8009bce:	fba1 1303 	umull	r1, r3, r1, r3
 8009bd2:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8009bd4:	429a      	cmp	r2, r3
 8009bd6:	d910      	bls.n	8009bfa <tcp_slowtmr+0x2e2>
      {
        err = tcp_keepalive(pcb);
 8009bd8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009bda:	f003 fdc0 	bl	800d75e <tcp_keepalive>
 8009bde:	4603      	mov	r3, r0
 8009be0:	777b      	strb	r3, [r7, #29]
        if (err == ERR_OK) {
 8009be2:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d107      	bne.n	8009bfa <tcp_slowtmr+0x2e2>
          pcb->keep_cnt_sent++;
 8009bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bec:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 8009bf0:	3301      	adds	r3, #1
 8009bf2:	b2da      	uxtb	r2, r3
 8009bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bf6:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 8009bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d016      	beq.n	8009c30 <tcp_slowtmr+0x318>
        (u32_t)tcp_ticks - pcb->tmr >= pcb->rto * TCP_OOSEQ_TIMEOUT) {
 8009c02:	4b82      	ldr	r3, [pc, #520]	; (8009e0c <tcp_slowtmr+0x4f4>)
 8009c04:	681a      	ldr	r2, [r3, #0]
 8009c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c08:	6a1b      	ldr	r3, [r3, #32]
 8009c0a:	1ad2      	subs	r2, r2, r3
 8009c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c0e:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8009c12:	4619      	mov	r1, r3
 8009c14:	460b      	mov	r3, r1
 8009c16:	005b      	lsls	r3, r3, #1
 8009c18:	440b      	add	r3, r1
 8009c1a:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8009c1c:	429a      	cmp	r2, r3
 8009c1e:	d307      	bcc.n	8009c30 <tcp_slowtmr+0x318>
      tcp_segs_free(pcb->ooseq);
 8009c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c24:	4618      	mov	r0, r3
 8009c26:	f000 fa04 	bl	800a032 <tcp_segs_free>
      pcb->ooseq = NULL;
 8009c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c2c:	2200      	movs	r2, #0
 8009c2e:	671a      	str	r2, [r3, #112]	; 0x70
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 8009c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c32:	7d1b      	ldrb	r3, [r3, #20]
 8009c34:	2b03      	cmp	r3, #3
 8009c36:	d109      	bne.n	8009c4c <tcp_slowtmr+0x334>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8009c38:	4b74      	ldr	r3, [pc, #464]	; (8009e0c <tcp_slowtmr+0x4f4>)
 8009c3a:	681a      	ldr	r2, [r3, #0]
 8009c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c3e:	6a1b      	ldr	r3, [r3, #32]
 8009c40:	1ad3      	subs	r3, r2, r3
 8009c42:	2b28      	cmp	r3, #40	; 0x28
 8009c44:	d902      	bls.n	8009c4c <tcp_slowtmr+0x334>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 8009c46:	7ffb      	ldrb	r3, [r7, #31]
 8009c48:	3301      	adds	r3, #1
 8009c4a:	77fb      	strb	r3, [r7, #31]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 8009c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c4e:	7d1b      	ldrb	r3, [r3, #20]
 8009c50:	2b09      	cmp	r3, #9
 8009c52:	d109      	bne.n	8009c68 <tcp_slowtmr+0x350>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8009c54:	4b6d      	ldr	r3, [pc, #436]	; (8009e0c <tcp_slowtmr+0x4f4>)
 8009c56:	681a      	ldr	r2, [r3, #0]
 8009c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c5a:	6a1b      	ldr	r3, [r3, #32]
 8009c5c:	1ad3      	subs	r3, r2, r3
 8009c5e:	2bf0      	cmp	r3, #240	; 0xf0
 8009c60:	d902      	bls.n	8009c68 <tcp_slowtmr+0x350>
        ++pcb_remove;
 8009c62:	7ffb      	ldrb	r3, [r7, #31]
 8009c64:	3301      	adds	r3, #1
 8009c66:	77fb      	strb	r3, [r7, #31]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8009c68:	7ffb      	ldrb	r3, [r7, #31]
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d05d      	beq.n	8009d2a <tcp_slowtmr+0x412>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 8009c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009c74:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 8009c76:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009c78:	f000 fb84 	bl	800a384 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 8009c7c:	6a3b      	ldr	r3, [r7, #32]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d010      	beq.n	8009ca4 <tcp_slowtmr+0x38c>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8009c82:	4b65      	ldr	r3, [pc, #404]	; (8009e18 <tcp_slowtmr+0x500>)
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c88:	429a      	cmp	r2, r3
 8009c8a:	d106      	bne.n	8009c9a <tcp_slowtmr+0x382>
 8009c8c:	4b63      	ldr	r3, [pc, #396]	; (8009e1c <tcp_slowtmr+0x504>)
 8009c8e:	f240 4289 	movw	r2, #1161	; 0x489
 8009c92:	4963      	ldr	r1, [pc, #396]	; (8009e20 <tcp_slowtmr+0x508>)
 8009c94:	4863      	ldr	r0, [pc, #396]	; (8009e24 <tcp_slowtmr+0x50c>)
 8009c96:	f00a fd3d 	bl	8014714 <iprintf>
        prev->next = pcb->next;
 8009c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c9c:	68da      	ldr	r2, [r3, #12]
 8009c9e:	6a3b      	ldr	r3, [r7, #32]
 8009ca0:	60da      	str	r2, [r3, #12]
 8009ca2:	e00f      	b.n	8009cc4 <tcp_slowtmr+0x3ac>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8009ca4:	4b5c      	ldr	r3, [pc, #368]	; (8009e18 <tcp_slowtmr+0x500>)
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009caa:	429a      	cmp	r2, r3
 8009cac:	d006      	beq.n	8009cbc <tcp_slowtmr+0x3a4>
 8009cae:	4b5b      	ldr	r3, [pc, #364]	; (8009e1c <tcp_slowtmr+0x504>)
 8009cb0:	f240 428d 	movw	r2, #1165	; 0x48d
 8009cb4:	495c      	ldr	r1, [pc, #368]	; (8009e28 <tcp_slowtmr+0x510>)
 8009cb6:	485b      	ldr	r0, [pc, #364]	; (8009e24 <tcp_slowtmr+0x50c>)
 8009cb8:	f00a fd2c 	bl	8014714 <iprintf>
        tcp_active_pcbs = pcb->next;
 8009cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cbe:	68db      	ldr	r3, [r3, #12]
 8009cc0:	4a55      	ldr	r2, [pc, #340]	; (8009e18 <tcp_slowtmr+0x500>)
 8009cc2:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 8009cc4:	7fbb      	ldrb	r3, [r7, #30]
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d010      	beq.n	8009cec <tcp_slowtmr+0x3d4>
        tcp_rst(pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8009cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ccc:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8009cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cd0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8009cd2:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8009cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cd6:	1d1d      	adds	r5, r3, #4
 8009cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cda:	8adb      	ldrh	r3, [r3, #22]
 8009cdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009cde:	8b12      	ldrh	r2, [r2, #24]
 8009ce0:	9201      	str	r2, [sp, #4]
 8009ce2:	9300      	str	r3, [sp, #0]
 8009ce4:	462b      	mov	r3, r5
 8009ce6:	4622      	mov	r2, r4
 8009ce8:	f003 fbe6 	bl	800d4b8 <tcp_rst>
                 pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 8009cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cee:	691b      	ldr	r3, [r3, #16]
 8009cf0:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8009cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cf4:	7d1b      	ldrb	r3, [r3, #20]
 8009cf6:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8009cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cfa:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8009cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cfe:	68db      	ldr	r3, [r3, #12]
 8009d00:	627b      	str	r3, [r7, #36]	; 0x24
      memp_free(MEMP_TCP_PCB, pcb2);
 8009d02:	6839      	ldr	r1, [r7, #0]
 8009d04:	2001      	movs	r0, #1
 8009d06:	f7fe fb43 	bl	8008390 <memp_free>

      tcp_active_pcbs_changed = 0;
 8009d0a:	4b48      	ldr	r3, [pc, #288]	; (8009e2c <tcp_slowtmr+0x514>)
 8009d0c:	2200      	movs	r2, #0
 8009d0e:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d004      	beq.n	8009d20 <tcp_slowtmr+0x408>
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	f06f 010c 	mvn.w	r1, #12
 8009d1c:	68b8      	ldr	r0, [r7, #8]
 8009d1e:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8009d20:	4b42      	ldr	r3, [pc, #264]	; (8009e2c <tcp_slowtmr+0x514>)
 8009d22:	781b      	ldrb	r3, [r3, #0]
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d035      	beq.n	8009d94 <tcp_slowtmr+0x47c>
        goto tcp_slowtmr_start;
 8009d28:	e606      	b.n	8009938 <tcp_slowtmr+0x20>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 8009d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d2c:	623b      	str	r3, [r7, #32]
      pcb = pcb->next;
 8009d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d30:	68db      	ldr	r3, [r3, #12]
 8009d32:	627b      	str	r3, [r7, #36]	; 0x24

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 8009d34:	6a3b      	ldr	r3, [r7, #32]
 8009d36:	7edb      	ldrb	r3, [r3, #27]
 8009d38:	3301      	adds	r3, #1
 8009d3a:	b2da      	uxtb	r2, r3
 8009d3c:	6a3b      	ldr	r3, [r7, #32]
 8009d3e:	76da      	strb	r2, [r3, #27]
      if (prev->polltmr >= prev->pollinterval) {
 8009d40:	6a3b      	ldr	r3, [r7, #32]
 8009d42:	7eda      	ldrb	r2, [r3, #27]
 8009d44:	6a3b      	ldr	r3, [r7, #32]
 8009d46:	7f1b      	ldrb	r3, [r3, #28]
 8009d48:	429a      	cmp	r2, r3
 8009d4a:	d323      	bcc.n	8009d94 <tcp_slowtmr+0x47c>
        prev->polltmr = 0;
 8009d4c:	6a3b      	ldr	r3, [r7, #32]
 8009d4e:	2200      	movs	r2, #0
 8009d50:	76da      	strb	r2, [r3, #27]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 8009d52:	4b36      	ldr	r3, [pc, #216]	; (8009e2c <tcp_slowtmr+0x514>)
 8009d54:	2200      	movs	r2, #0
 8009d56:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 8009d58:	6a3b      	ldr	r3, [r7, #32]
 8009d5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d00a      	beq.n	8009d78 <tcp_slowtmr+0x460>
 8009d62:	6a3b      	ldr	r3, [r7, #32]
 8009d64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d68:	6a3a      	ldr	r2, [r7, #32]
 8009d6a:	6912      	ldr	r2, [r2, #16]
 8009d6c:	6a39      	ldr	r1, [r7, #32]
 8009d6e:	4610      	mov	r0, r2
 8009d70:	4798      	blx	r3
 8009d72:	4603      	mov	r3, r0
 8009d74:	777b      	strb	r3, [r7, #29]
 8009d76:	e001      	b.n	8009d7c <tcp_slowtmr+0x464>
 8009d78:	2300      	movs	r3, #0
 8009d7a:	777b      	strb	r3, [r7, #29]
        if (tcp_active_pcbs_changed) {
 8009d7c:	4b2b      	ldr	r3, [pc, #172]	; (8009e2c <tcp_slowtmr+0x514>)
 8009d7e:	781b      	ldrb	r3, [r3, #0]
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d000      	beq.n	8009d86 <tcp_slowtmr+0x46e>
          goto tcp_slowtmr_start;
 8009d84:	e5d8      	b.n	8009938 <tcp_slowtmr+0x20>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8009d86:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d102      	bne.n	8009d94 <tcp_slowtmr+0x47c>
          tcp_output(prev);
 8009d8e:	6a38      	ldr	r0, [r7, #32]
 8009d90:	f003 f908 	bl	800cfa4 <tcp_output>
  while (pcb != NULL) {
 8009d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	f47f add4 	bne.w	8009944 <tcp_slowtmr+0x2c>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	623b      	str	r3, [r7, #32]
  pcb = tcp_tw_pcbs;
 8009da0:	4b23      	ldr	r3, [pc, #140]	; (8009e30 <tcp_slowtmr+0x518>)
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	627b      	str	r3, [r7, #36]	; 0x24
  while (pcb != NULL) {
 8009da6:	e068      	b.n	8009e7a <tcp_slowtmr+0x562>
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8009da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009daa:	7d1b      	ldrb	r3, [r3, #20]
 8009dac:	2b0a      	cmp	r3, #10
 8009dae:	d006      	beq.n	8009dbe <tcp_slowtmr+0x4a6>
 8009db0:	4b1a      	ldr	r3, [pc, #104]	; (8009e1c <tcp_slowtmr+0x504>)
 8009db2:	f240 42bd 	movw	r2, #1213	; 0x4bd
 8009db6:	491f      	ldr	r1, [pc, #124]	; (8009e34 <tcp_slowtmr+0x51c>)
 8009db8:	481a      	ldr	r0, [pc, #104]	; (8009e24 <tcp_slowtmr+0x50c>)
 8009dba:	f00a fcab 	bl	8014714 <iprintf>
    pcb_remove = 0;
 8009dbe:	2300      	movs	r3, #0
 8009dc0:	77fb      	strb	r3, [r7, #31]

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8009dc2:	4b12      	ldr	r3, [pc, #72]	; (8009e0c <tcp_slowtmr+0x4f4>)
 8009dc4:	681a      	ldr	r2, [r3, #0]
 8009dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dc8:	6a1b      	ldr	r3, [r3, #32]
 8009dca:	1ad3      	subs	r3, r2, r3
 8009dcc:	2bf0      	cmp	r3, #240	; 0xf0
 8009dce:	d902      	bls.n	8009dd6 <tcp_slowtmr+0x4be>
      ++pcb_remove;
 8009dd0:	7ffb      	ldrb	r3, [r7, #31]
 8009dd2:	3301      	adds	r3, #1
 8009dd4:	77fb      	strb	r3, [r7, #31]
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8009dd6:	7ffb      	ldrb	r3, [r7, #31]
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d049      	beq.n	8009e70 <tcp_slowtmr+0x558>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8009ddc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009dde:	f000 fad1 	bl	800a384 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8009de2:	6a3b      	ldr	r3, [r7, #32]
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d029      	beq.n	8009e3c <tcp_slowtmr+0x524>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8009de8:	4b11      	ldr	r3, [pc, #68]	; (8009e30 <tcp_slowtmr+0x518>)
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009dee:	429a      	cmp	r2, r3
 8009df0:	d106      	bne.n	8009e00 <tcp_slowtmr+0x4e8>
 8009df2:	4b0a      	ldr	r3, [pc, #40]	; (8009e1c <tcp_slowtmr+0x504>)
 8009df4:	f240 42cb 	movw	r2, #1227	; 0x4cb
 8009df8:	490f      	ldr	r1, [pc, #60]	; (8009e38 <tcp_slowtmr+0x520>)
 8009dfa:	480a      	ldr	r0, [pc, #40]	; (8009e24 <tcp_slowtmr+0x50c>)
 8009dfc:	f00a fc8a 	bl	8014714 <iprintf>
        prev->next = pcb->next;
 8009e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e02:	68da      	ldr	r2, [r3, #12]
 8009e04:	6a3b      	ldr	r3, [r7, #32]
 8009e06:	60da      	str	r2, [r3, #12]
 8009e08:	e028      	b.n	8009e5c <tcp_slowtmr+0x544>
 8009e0a:	bf00      	nop
 8009e0c:	200038f0 	.word	0x200038f0
 8009e10:	000124f8 	.word	0x000124f8
 8009e14:	10624dd3 	.word	0x10624dd3
 8009e18:	200038ec 	.word	0x200038ec
 8009e1c:	08015cec 	.word	0x08015cec
 8009e20:	08015f24 	.word	0x08015f24
 8009e24:	08015d28 	.word	0x08015d28
 8009e28:	08015f50 	.word	0x08015f50
 8009e2c:	200038e8 	.word	0x200038e8
 8009e30:	200038fc 	.word	0x200038fc
 8009e34:	08015f7c 	.word	0x08015f7c
 8009e38:	08015fac 	.word	0x08015fac
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8009e3c:	4b12      	ldr	r3, [pc, #72]	; (8009e88 <tcp_slowtmr+0x570>)
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e42:	429a      	cmp	r2, r3
 8009e44:	d006      	beq.n	8009e54 <tcp_slowtmr+0x53c>
 8009e46:	4b11      	ldr	r3, [pc, #68]	; (8009e8c <tcp_slowtmr+0x574>)
 8009e48:	f240 42cf 	movw	r2, #1231	; 0x4cf
 8009e4c:	4910      	ldr	r1, [pc, #64]	; (8009e90 <tcp_slowtmr+0x578>)
 8009e4e:	4811      	ldr	r0, [pc, #68]	; (8009e94 <tcp_slowtmr+0x57c>)
 8009e50:	f00a fc60 	bl	8014714 <iprintf>
        tcp_tw_pcbs = pcb->next;
 8009e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e56:	68db      	ldr	r3, [r3, #12]
 8009e58:	4a0b      	ldr	r2, [pc, #44]	; (8009e88 <tcp_slowtmr+0x570>)
 8009e5a:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8009e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e5e:	61bb      	str	r3, [r7, #24]
      pcb = pcb->next;
 8009e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e62:	68db      	ldr	r3, [r3, #12]
 8009e64:	627b      	str	r3, [r7, #36]	; 0x24
      memp_free(MEMP_TCP_PCB, pcb2);
 8009e66:	69b9      	ldr	r1, [r7, #24]
 8009e68:	2001      	movs	r0, #1
 8009e6a:	f7fe fa91 	bl	8008390 <memp_free>
 8009e6e:	e004      	b.n	8009e7a <tcp_slowtmr+0x562>
    } else {
      prev = pcb;
 8009e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e72:	623b      	str	r3, [r7, #32]
      pcb = pcb->next;
 8009e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e76:	68db      	ldr	r3, [r3, #12]
 8009e78:	627b      	str	r3, [r7, #36]	; 0x24
  while (pcb != NULL) {
 8009e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d193      	bne.n	8009da8 <tcp_slowtmr+0x490>
    }
  }
}
 8009e80:	bf00      	nop
 8009e82:	3728      	adds	r7, #40	; 0x28
 8009e84:	46bd      	mov	sp, r7
 8009e86:	bdb0      	pop	{r4, r5, r7, pc}
 8009e88:	200038fc 	.word	0x200038fc
 8009e8c:	08015cec 	.word	0x08015cec
 8009e90:	08015fd4 	.word	0x08015fd4
 8009e94:	08015d28 	.word	0x08015d28

08009e98 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8009e98:	b580      	push	{r7, lr}
 8009e9a:	b082      	sub	sp, #8
 8009e9c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8009e9e:	4b2d      	ldr	r3, [pc, #180]	; (8009f54 <tcp_fasttmr+0xbc>)
 8009ea0:	781b      	ldrb	r3, [r3, #0]
 8009ea2:	3301      	adds	r3, #1
 8009ea4:	b2da      	uxtb	r2, r3
 8009ea6:	4b2b      	ldr	r3, [pc, #172]	; (8009f54 <tcp_fasttmr+0xbc>)
 8009ea8:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8009eaa:	4b2b      	ldr	r3, [pc, #172]	; (8009f58 <tcp_fasttmr+0xc0>)
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8009eb0:	e048      	b.n	8009f44 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	7f5a      	ldrb	r2, [r3, #29]
 8009eb6:	4b27      	ldr	r3, [pc, #156]	; (8009f54 <tcp_fasttmr+0xbc>)
 8009eb8:	781b      	ldrb	r3, [r3, #0]
 8009eba:	429a      	cmp	r2, r3
 8009ebc:	d03f      	beq.n	8009f3e <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8009ebe:	4b25      	ldr	r3, [pc, #148]	; (8009f54 <tcp_fasttmr+0xbc>)
 8009ec0:	781a      	ldrb	r2, [r3, #0]
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	775a      	strb	r2, [r3, #29]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	7e9b      	ldrb	r3, [r3, #26]
 8009eca:	f003 0301 	and.w	r3, r3, #1
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d010      	beq.n	8009ef4 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	7e9b      	ldrb	r3, [r3, #26]
 8009ed6:	f043 0302 	orr.w	r3, r3, #2
 8009eda:	b2da      	uxtb	r2, r3
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	769a      	strb	r2, [r3, #26]
        tcp_output(pcb);
 8009ee0:	6878      	ldr	r0, [r7, #4]
 8009ee2:	f003 f85f 	bl	800cfa4 <tcp_output>
        pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	7e9b      	ldrb	r3, [r3, #26]
 8009eea:	f023 0303 	bic.w	r3, r3, #3
 8009eee:	b2da      	uxtb	r2, r3
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	769a      	strb	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	7e9b      	ldrb	r3, [r3, #26]
 8009ef8:	f003 0308 	and.w	r3, r3, #8
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d009      	beq.n	8009f14 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        pcb->flags &= ~(TF_CLOSEPEND);
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	7e9b      	ldrb	r3, [r3, #26]
 8009f04:	f023 0308 	bic.w	r3, r3, #8
 8009f08:	b2da      	uxtb	r2, r3
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	769a      	strb	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8009f0e:	6878      	ldr	r0, [r7, #4]
 8009f10:	f7ff fb1e 	bl	8009550 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	68db      	ldr	r3, [r3, #12]
 8009f18:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d00a      	beq.n	8009f38 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8009f22:	4b0e      	ldr	r3, [pc, #56]	; (8009f5c <tcp_fasttmr+0xc4>)
 8009f24:	2200      	movs	r2, #0
 8009f26:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8009f28:	6878      	ldr	r0, [r7, #4]
 8009f2a:	f000 f819 	bl	8009f60 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8009f2e:	4b0b      	ldr	r3, [pc, #44]	; (8009f5c <tcp_fasttmr+0xc4>)
 8009f30:	781b      	ldrb	r3, [r3, #0]
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d000      	beq.n	8009f38 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 8009f36:	e7b8      	b.n	8009eaa <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8009f38:	683b      	ldr	r3, [r7, #0]
 8009f3a:	607b      	str	r3, [r7, #4]
 8009f3c:	e002      	b.n	8009f44 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	68db      	ldr	r3, [r3, #12]
 8009f42:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d1b3      	bne.n	8009eb2 <tcp_fasttmr+0x1a>
    }
  }
}
 8009f4a:	bf00      	nop
 8009f4c:	3708      	adds	r7, #8
 8009f4e:	46bd      	mov	sp, r7
 8009f50:	bd80      	pop	{r7, pc}
 8009f52:	bf00      	nop
 8009f54:	2000023e 	.word	0x2000023e
 8009f58:	200038ec 	.word	0x200038ec
 8009f5c:	200038e8 	.word	0x200038e8

08009f60 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8009f60:	b590      	push	{r4, r7, lr}
 8009f62:	b085      	sub	sp, #20
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	6078      	str	r0, [r7, #4]
  struct pbuf *rest;
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009f6c:	7b5b      	ldrb	r3, [r3, #13]
 8009f6e:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009f74:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	2200      	movs	r2, #0
 8009f7a:	675a      	str	r2, [r3, #116]	; 0x74
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d00b      	beq.n	8009f9e <tcp_process_refused_data+0x3e>
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	6918      	ldr	r0, [r3, #16]
 8009f90:	2300      	movs	r3, #0
 8009f92:	68ba      	ldr	r2, [r7, #8]
 8009f94:	6879      	ldr	r1, [r7, #4]
 8009f96:	47a0      	blx	r4
 8009f98:	4603      	mov	r3, r0
 8009f9a:	73fb      	strb	r3, [r7, #15]
 8009f9c:	e007      	b.n	8009fae <tcp_process_refused_data+0x4e>
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	68ba      	ldr	r2, [r7, #8]
 8009fa2:	6879      	ldr	r1, [r7, #4]
 8009fa4:	2000      	movs	r0, #0
 8009fa6:	f000 f88c 	bl	800a0c2 <tcp_recv_null>
 8009faa:	4603      	mov	r3, r0
 8009fac:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8009fae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d12a      	bne.n	800a00c <tcp_process_refused_data+0xac>
      /* did refused_data include a FIN? */
      if (refused_flags & PBUF_FLAG_TCP_FIN
 8009fb6:	7bbb      	ldrb	r3, [r7, #14]
 8009fb8:	f003 0320 	and.w	r3, r3, #32
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d033      	beq.n	800a028 <tcp_process_refused_data+0xc8>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009fc4:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8009fc8:	d005      	beq.n	8009fd6 <tcp_process_refused_data+0x76>
          pcb->rcv_wnd++;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009fce:	3301      	adds	r3, #1
 8009fd0:	b29a      	uxth	r2, r3
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d00b      	beq.n	8009ff8 <tcp_process_refused_data+0x98>
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	6918      	ldr	r0, [r3, #16]
 8009fea:	2300      	movs	r3, #0
 8009fec:	2200      	movs	r2, #0
 8009fee:	6879      	ldr	r1, [r7, #4]
 8009ff0:	47a0      	blx	r4
 8009ff2:	4603      	mov	r3, r0
 8009ff4:	73fb      	strb	r3, [r7, #15]
 8009ff6:	e001      	b.n	8009ffc <tcp_process_refused_data+0x9c>
 8009ff8:	2300      	movs	r3, #0
 8009ffa:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8009ffc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a000:	f113 0f0d 	cmn.w	r3, #13
 800a004:	d110      	bne.n	800a028 <tcp_process_refused_data+0xc8>
          return ERR_ABRT;
 800a006:	f06f 030c 	mvn.w	r3, #12
 800a00a:	e00e      	b.n	800a02a <tcp_process_refused_data+0xca>
        }
      }
    } else if (err == ERR_ABRT) {
 800a00c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a010:	f113 0f0d 	cmn.w	r3, #13
 800a014:	d102      	bne.n	800a01c <tcp_process_refused_data+0xbc>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 800a016:	f06f 030c 	mvn.w	r3, #12
 800a01a:	e006      	b.n	800a02a <tcp_process_refused_data+0xca>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	68ba      	ldr	r2, [r7, #8]
 800a020:	675a      	str	r2, [r3, #116]	; 0x74
      return ERR_INPROGRESS;
 800a022:	f06f 0304 	mvn.w	r3, #4
 800a026:	e000      	b.n	800a02a <tcp_process_refused_data+0xca>
    }
  }
  return ERR_OK;
 800a028:	2300      	movs	r3, #0
}
 800a02a:	4618      	mov	r0, r3
 800a02c:	3714      	adds	r7, #20
 800a02e:	46bd      	mov	sp, r7
 800a030:	bd90      	pop	{r4, r7, pc}

0800a032 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 800a032:	b580      	push	{r7, lr}
 800a034:	b084      	sub	sp, #16
 800a036:	af00      	add	r7, sp, #0
 800a038:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 800a03a:	e007      	b.n	800a04c <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 800a042:	6878      	ldr	r0, [r7, #4]
 800a044:	f000 f809 	bl	800a05a <tcp_seg_free>
    seg = next;
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d1f4      	bne.n	800a03c <tcp_segs_free+0xa>
  }
}
 800a052:	bf00      	nop
 800a054:	3710      	adds	r7, #16
 800a056:	46bd      	mov	sp, r7
 800a058:	bd80      	pop	{r7, pc}

0800a05a <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 800a05a:	b580      	push	{r7, lr}
 800a05c:	b082      	sub	sp, #8
 800a05e:	af00      	add	r7, sp, #0
 800a060:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	2b00      	cmp	r3, #0
 800a066:	d00c      	beq.n	800a082 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	685b      	ldr	r3, [r3, #4]
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d004      	beq.n	800a07a <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	685b      	ldr	r3, [r3, #4]
 800a074:	4618      	mov	r0, r3
 800a076:	f7fe fe99 	bl	8008dac <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800a07a:	6879      	ldr	r1, [r7, #4]
 800a07c:	2003      	movs	r0, #3
 800a07e:	f7fe f987 	bl	8008390 <memp_free>
  }
}
 800a082:	bf00      	nop
 800a084:	3708      	adds	r7, #8
 800a086:	46bd      	mov	sp, r7
 800a088:	bd80      	pop	{r7, pc}

0800a08a <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800a08a:	b580      	push	{r7, lr}
 800a08c:	b084      	sub	sp, #16
 800a08e:	af00      	add	r7, sp, #0
 800a090:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800a092:	2003      	movs	r0, #3
 800a094:	f7fe f930 	bl	80082f8 <memp_malloc>
 800a098:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d101      	bne.n	800a0a4 <tcp_seg_copy+0x1a>
    return NULL;
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	e00a      	b.n	800a0ba <tcp_seg_copy+0x30>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800a0a4:	2210      	movs	r2, #16
 800a0a6:	6879      	ldr	r1, [r7, #4]
 800a0a8:	68f8      	ldr	r0, [r7, #12]
 800a0aa:	f00a fa78 	bl	801459e <memcpy>
  pbuf_ref(cseg->p);
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	685b      	ldr	r3, [r3, #4]
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	f7fe ff26 	bl	8008f04 <pbuf_ref>
  return cseg;
 800a0b8:	68fb      	ldr	r3, [r7, #12]
}
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	3710      	adds	r7, #16
 800a0be:	46bd      	mov	sp, r7
 800a0c0:	bd80      	pop	{r7, pc}

0800a0c2 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800a0c2:	b580      	push	{r7, lr}
 800a0c4:	b084      	sub	sp, #16
 800a0c6:	af00      	add	r7, sp, #0
 800a0c8:	60f8      	str	r0, [r7, #12]
 800a0ca:	60b9      	str	r1, [r7, #8]
 800a0cc:	607a      	str	r2, [r7, #4]
 800a0ce:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);
  if (p != NULL) {
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d009      	beq.n	800a0ea <tcp_recv_null+0x28>
    tcp_recved(pcb, p->tot_len);
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	891b      	ldrh	r3, [r3, #8]
 800a0da:	4619      	mov	r1, r3
 800a0dc:	68b8      	ldr	r0, [r7, #8]
 800a0de:	f7ff fbc1 	bl	8009864 <tcp_recved>
    pbuf_free(p);
 800a0e2:	6878      	ldr	r0, [r7, #4]
 800a0e4:	f7fe fe62 	bl	8008dac <pbuf_free>
 800a0e8:	e008      	b.n	800a0fc <tcp_recv_null+0x3a>
  } else if (err == ERR_OK) {
 800a0ea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d104      	bne.n	800a0fc <tcp_recv_null+0x3a>
    return tcp_close(pcb);
 800a0f2:	68b8      	ldr	r0, [r7, #8]
 800a0f4:	f7ff fa92 	bl	800961c <tcp_close>
 800a0f8:	4603      	mov	r3, r0
 800a0fa:	e000      	b.n	800a0fe <tcp_recv_null+0x3c>
  }
  return ERR_OK;
 800a0fc:	2300      	movs	r3, #0
}
 800a0fe:	4618      	mov	r0, r3
 800a100:	3710      	adds	r7, #16
 800a102:	46bd      	mov	sp, r7
 800a104:	bd80      	pop	{r7, pc}
	...

0800a108 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 800a108:	b580      	push	{r7, lr}
 800a10a:	b086      	sub	sp, #24
 800a10c:	af00      	add	r7, sp, #0
 800a10e:	4603      	mov	r3, r0
 800a110:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800a112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a116:	2b00      	cmp	r3, #0
 800a118:	db01      	blt.n	800a11e <tcp_kill_prio+0x16>
 800a11a:	79fb      	ldrb	r3, [r7, #7]
 800a11c:	e000      	b.n	800a120 <tcp_kill_prio+0x18>
 800a11e:	237f      	movs	r3, #127	; 0x7f
 800a120:	72fb      	strb	r3, [r7, #11]

  /* We kill the oldest active connection that has lower priority than prio. */
  inactivity = 0;
 800a122:	2300      	movs	r3, #0
 800a124:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800a126:	2300      	movs	r3, #0
 800a128:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800a12a:	4b16      	ldr	r3, [pc, #88]	; (800a184 <tcp_kill_prio+0x7c>)
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	617b      	str	r3, [r7, #20]
 800a130:	e01a      	b.n	800a168 <tcp_kill_prio+0x60>
    if (pcb->prio <= mprio &&
 800a132:	697b      	ldr	r3, [r7, #20]
 800a134:	7d5b      	ldrb	r3, [r3, #21]
 800a136:	7afa      	ldrb	r2, [r7, #11]
 800a138:	429a      	cmp	r2, r3
 800a13a:	d312      	bcc.n	800a162 <tcp_kill_prio+0x5a>
       (u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800a13c:	4b12      	ldr	r3, [pc, #72]	; (800a188 <tcp_kill_prio+0x80>)
 800a13e:	681a      	ldr	r2, [r3, #0]
 800a140:	697b      	ldr	r3, [r7, #20]
 800a142:	6a1b      	ldr	r3, [r3, #32]
 800a144:	1ad3      	subs	r3, r2, r3
    if (pcb->prio <= mprio &&
 800a146:	68fa      	ldr	r2, [r7, #12]
 800a148:	429a      	cmp	r2, r3
 800a14a:	d80a      	bhi.n	800a162 <tcp_kill_prio+0x5a>
      inactivity = tcp_ticks - pcb->tmr;
 800a14c:	4b0e      	ldr	r3, [pc, #56]	; (800a188 <tcp_kill_prio+0x80>)
 800a14e:	681a      	ldr	r2, [r3, #0]
 800a150:	697b      	ldr	r3, [r7, #20]
 800a152:	6a1b      	ldr	r3, [r3, #32]
 800a154:	1ad3      	subs	r3, r2, r3
 800a156:	60fb      	str	r3, [r7, #12]
      inactive = pcb;
 800a158:	697b      	ldr	r3, [r7, #20]
 800a15a:	613b      	str	r3, [r7, #16]
      mprio = pcb->prio;
 800a15c:	697b      	ldr	r3, [r7, #20]
 800a15e:	7d5b      	ldrb	r3, [r3, #21]
 800a160:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800a162:	697b      	ldr	r3, [r7, #20]
 800a164:	68db      	ldr	r3, [r3, #12]
 800a166:	617b      	str	r3, [r7, #20]
 800a168:	697b      	ldr	r3, [r7, #20]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d1e1      	bne.n	800a132 <tcp_kill_prio+0x2a>
    }
  }
  if (inactive != NULL) {
 800a16e:	693b      	ldr	r3, [r7, #16]
 800a170:	2b00      	cmp	r3, #0
 800a172:	d002      	beq.n	800a17a <tcp_kill_prio+0x72>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
           (void *)inactive, inactivity));
    tcp_abort(inactive);
 800a174:	6938      	ldr	r0, [r7, #16]
 800a176:	f7ff fb1b 	bl	80097b0 <tcp_abort>
  }
}
 800a17a:	bf00      	nop
 800a17c:	3718      	adds	r7, #24
 800a17e:	46bd      	mov	sp, r7
 800a180:	bd80      	pop	{r7, pc}
 800a182:	bf00      	nop
 800a184:	200038ec 	.word	0x200038ec
 800a188:	200038f0 	.word	0x200038f0

0800a18c <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 800a18c:	b580      	push	{r7, lr}
 800a18e:	b086      	sub	sp, #24
 800a190:	af00      	add	r7, sp, #0
 800a192:	4603      	mov	r3, r0
 800a194:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800a196:	79fb      	ldrb	r3, [r7, #7]
 800a198:	2b08      	cmp	r3, #8
 800a19a:	d009      	beq.n	800a1b0 <tcp_kill_state+0x24>
 800a19c:	79fb      	ldrb	r3, [r7, #7]
 800a19e:	2b09      	cmp	r3, #9
 800a1a0:	d006      	beq.n	800a1b0 <tcp_kill_state+0x24>
 800a1a2:	4b1a      	ldr	r3, [pc, #104]	; (800a20c <tcp_kill_state+0x80>)
 800a1a4:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800a1a8:	4919      	ldr	r1, [pc, #100]	; (800a210 <tcp_kill_state+0x84>)
 800a1aa:	481a      	ldr	r0, [pc, #104]	; (800a214 <tcp_kill_state+0x88>)
 800a1ac:	f00a fab2 	bl	8014714 <iprintf>

  inactivity = 0;
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800a1b8:	4b17      	ldr	r3, [pc, #92]	; (800a218 <tcp_kill_state+0x8c>)
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	617b      	str	r3, [r7, #20]
 800a1be:	e017      	b.n	800a1f0 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 800a1c0:	697b      	ldr	r3, [r7, #20]
 800a1c2:	7d1b      	ldrb	r3, [r3, #20]
 800a1c4:	79fa      	ldrb	r2, [r7, #7]
 800a1c6:	429a      	cmp	r2, r3
 800a1c8:	d10f      	bne.n	800a1ea <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800a1ca:	4b14      	ldr	r3, [pc, #80]	; (800a21c <tcp_kill_state+0x90>)
 800a1cc:	681a      	ldr	r2, [r3, #0]
 800a1ce:	697b      	ldr	r3, [r7, #20]
 800a1d0:	6a1b      	ldr	r3, [r3, #32]
 800a1d2:	1ad3      	subs	r3, r2, r3
 800a1d4:	68fa      	ldr	r2, [r7, #12]
 800a1d6:	429a      	cmp	r2, r3
 800a1d8:	d807      	bhi.n	800a1ea <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 800a1da:	4b10      	ldr	r3, [pc, #64]	; (800a21c <tcp_kill_state+0x90>)
 800a1dc:	681a      	ldr	r2, [r3, #0]
 800a1de:	697b      	ldr	r3, [r7, #20]
 800a1e0:	6a1b      	ldr	r3, [r3, #32]
 800a1e2:	1ad3      	subs	r3, r2, r3
 800a1e4:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 800a1e6:	697b      	ldr	r3, [r7, #20]
 800a1e8:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800a1ea:	697b      	ldr	r3, [r7, #20]
 800a1ec:	68db      	ldr	r3, [r3, #12]
 800a1ee:	617b      	str	r3, [r7, #20]
 800a1f0:	697b      	ldr	r3, [r7, #20]
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d1e4      	bne.n	800a1c0 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 800a1f6:	693b      	ldr	r3, [r7, #16]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d003      	beq.n	800a204 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
           tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 800a1fc:	2100      	movs	r1, #0
 800a1fe:	6938      	ldr	r0, [r7, #16]
 800a200:	f7ff fa24 	bl	800964c <tcp_abandon>
  }
}
 800a204:	bf00      	nop
 800a206:	3718      	adds	r7, #24
 800a208:	46bd      	mov	sp, r7
 800a20a:	bd80      	pop	{r7, pc}
 800a20c:	08015cec 	.word	0x08015cec
 800a210:	08015ffc 	.word	0x08015ffc
 800a214:	08015d28 	.word	0x08015d28
 800a218:	200038ec 	.word	0x200038ec
 800a21c:	200038f0 	.word	0x200038f0

0800a220 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 800a220:	b580      	push	{r7, lr}
 800a222:	b084      	sub	sp, #16
 800a224:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 800a226:	2300      	movs	r3, #0
 800a228:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 800a22a:	2300      	movs	r3, #0
 800a22c:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800a22e:	4b12      	ldr	r3, [pc, #72]	; (800a278 <tcp_kill_timewait+0x58>)
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	60fb      	str	r3, [r7, #12]
 800a234:	e012      	b.n	800a25c <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800a236:	4b11      	ldr	r3, [pc, #68]	; (800a27c <tcp_kill_timewait+0x5c>)
 800a238:	681a      	ldr	r2, [r3, #0]
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	6a1b      	ldr	r3, [r3, #32]
 800a23e:	1ad3      	subs	r3, r2, r3
 800a240:	687a      	ldr	r2, [r7, #4]
 800a242:	429a      	cmp	r2, r3
 800a244:	d807      	bhi.n	800a256 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 800a246:	4b0d      	ldr	r3, [pc, #52]	; (800a27c <tcp_kill_timewait+0x5c>)
 800a248:	681a      	ldr	r2, [r3, #0]
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	6a1b      	ldr	r3, [r3, #32]
 800a24e:	1ad3      	subs	r3, r2, r3
 800a250:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	68db      	ldr	r3, [r3, #12]
 800a25a:	60fb      	str	r3, [r7, #12]
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d1e9      	bne.n	800a236 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 800a262:	68bb      	ldr	r3, [r7, #8]
 800a264:	2b00      	cmp	r3, #0
 800a266:	d002      	beq.n	800a26e <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
           (void *)inactive, inactivity));
    tcp_abort(inactive);
 800a268:	68b8      	ldr	r0, [r7, #8]
 800a26a:	f7ff faa1 	bl	80097b0 <tcp_abort>
  }
}
 800a26e:	bf00      	nop
 800a270:	3710      	adds	r7, #16
 800a272:	46bd      	mov	sp, r7
 800a274:	bd80      	pop	{r7, pc}
 800a276:	bf00      	nop
 800a278:	200038fc 	.word	0x200038fc
 800a27c:	200038f0 	.word	0x200038f0

0800a280 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 800a280:	b580      	push	{r7, lr}
 800a282:	b084      	sub	sp, #16
 800a284:	af00      	add	r7, sp, #0
 800a286:	4603      	mov	r3, r0
 800a288:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800a28a:	2001      	movs	r0, #1
 800a28c:	f7fe f834 	bl	80082f8 <memp_malloc>
 800a290:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	2b00      	cmp	r3, #0
 800a296:	d124      	bne.n	800a2e2 <tcp_alloc+0x62>
    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 800a298:	f7ff ffc2 	bl	800a220 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800a29c:	2001      	movs	r0, #1
 800a29e:	f7fe f82b 	bl	80082f8 <memp_malloc>
 800a2a2:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d11b      	bne.n	800a2e2 <tcp_alloc+0x62>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 800a2aa:	2009      	movs	r0, #9
 800a2ac:	f7ff ff6e 	bl	800a18c <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800a2b0:	2001      	movs	r0, #1
 800a2b2:	f7fe f821 	bl	80082f8 <memp_malloc>
 800a2b6:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d111      	bne.n	800a2e2 <tcp_alloc+0x62>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 800a2be:	2008      	movs	r0, #8
 800a2c0:	f7ff ff64 	bl	800a18c <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800a2c4:	2001      	movs	r0, #1
 800a2c6:	f7fe f817 	bl	80082f8 <memp_malloc>
 800a2ca:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d107      	bne.n	800a2e2 <tcp_alloc+0x62>
          /* Try killing active connections with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 800a2d2:	79fb      	ldrb	r3, [r7, #7]
 800a2d4:	4618      	mov	r0, r3
 800a2d6:	f7ff ff17 	bl	800a108 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800a2da:	2001      	movs	r0, #1
 800a2dc:	f7fe f80c 	bl	80082f8 <memp_malloc>
 800a2e0:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d03f      	beq.n	800a368 <tcp_alloc+0xe8>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800a2e8:	2298      	movs	r2, #152	; 0x98
 800a2ea:	2100      	movs	r1, #0
 800a2ec:	68f8      	ldr	r0, [r7, #12]
 800a2ee:	f00a f961 	bl	80145b4 <memset>
    pcb->prio = prio;
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	79fa      	ldrb	r2, [r7, #7]
 800a2f6:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	f44f 6286 	mov.w	r2, #1072	; 0x430
 800a2fe:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	f44f 6206 	mov.w	r2, #2144	; 0x860
 800a308:	855a      	strh	r2, [r3, #42]	; 0x2a
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	22ff      	movs	r2, #255	; 0xff
 800a316:	729a      	strb	r2, [r3, #10]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	f44f 7206 	mov.w	r2, #536	; 0x218
 800a31e:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	2206      	movs	r2, #6
 800a324:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	2206      	movs	r2, #6
 800a32c:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a334:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	2201      	movs	r2, #1
 800a33a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 800a33e:	4b0d      	ldr	r3, [pc, #52]	; (800a374 <tcp_alloc+0xf4>)
 800a340:	681a      	ldr	r2, [r3, #0]
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 800a346:	4b0c      	ldr	r3, [pc, #48]	; (800a378 <tcp_alloc+0xf8>)
 800a348:	781a      	ldrb	r2, [r3, #0]
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	775a      	strb	r2, [r3, #29]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	f44f 6286 	mov.w	r2, #1072	; 0x430
 800a354:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	4a08      	ldr	r2, [pc, #32]	; (800a37c <tcp_alloc+0xfc>)
 800a35c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	4a07      	ldr	r2, [pc, #28]	; (800a380 <tcp_alloc+0x100>)
 800a364:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 800a368:	68fb      	ldr	r3, [r7, #12]
}
 800a36a:	4618      	mov	r0, r3
 800a36c:	3710      	adds	r7, #16
 800a36e:	46bd      	mov	sp, r7
 800a370:	bd80      	pop	{r7, pc}
 800a372:	bf00      	nop
 800a374:	200038f0 	.word	0x200038f0
 800a378:	2000023e 	.word	0x2000023e
 800a37c:	0800a0c3 	.word	0x0800a0c3
 800a380:	006ddd00 	.word	0x006ddd00

0800a384 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 800a384:	b580      	push	{r7, lr}
 800a386:	b082      	sub	sp, #8
 800a388:	af00      	add	r7, sp, #0
 800a38a:	6078      	str	r0, [r7, #4]
  if (pcb->state != CLOSED &&
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	7d1b      	ldrb	r3, [r3, #20]
 800a390:	2b00      	cmp	r3, #0
 800a392:	d034      	beq.n	800a3fe <tcp_pcb_purge+0x7a>
     pcb->state != TIME_WAIT &&
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 800a398:	2b0a      	cmp	r3, #10
 800a39a:	d030      	beq.n	800a3fe <tcp_pcb_purge+0x7a>
     pcb->state != LISTEN) {
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	7d1b      	ldrb	r3, [r3, #20]
     pcb->state != TIME_WAIT &&
 800a3a0:	2b01      	cmp	r3, #1
 800a3a2:	d02c      	beq.n	800a3fe <tcp_pcb_purge+0x7a>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d007      	beq.n	800a3bc <tcp_pcb_purge+0x38>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a3b0:	4618      	mov	r0, r3
 800a3b2:	f7fe fcfb 	bl	8008dac <pbuf_free>
      pcb->refused_data = NULL;
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	2200      	movs	r2, #0
 800a3ba:	675a      	str	r2, [r3, #116]	; 0x74
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
    }
    tcp_segs_free(pcb->ooseq);
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	f7ff fe36 	bl	800a032 <tcp_segs_free>
    pcb->ooseq = NULL;
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	2200      	movs	r2, #0
 800a3ca:	671a      	str	r2, [r3, #112]	; 0x70
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a3d2:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a3d8:	4618      	mov	r0, r3
 800a3da:	f7ff fe2a 	bl	800a032 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a3e2:	4618      	mov	r0, r3
 800a3e4:	f7ff fe25 	bl	800a032 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	2200      	movs	r2, #0
 800a3ec:	669a      	str	r2, [r3, #104]	; 0x68
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	66da      	str	r2, [r3, #108]	; 0x6c
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	2200      	movs	r2, #0
 800a3fa:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
#endif /* TCP_OVERSIZE */
  }
}
 800a3fe:	bf00      	nop
 800a400:	3708      	adds	r7, #8
 800a402:	46bd      	mov	sp, r7
 800a404:	bd80      	pop	{r7, pc}
	...

0800a408 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 800a408:	b580      	push	{r7, lr}
 800a40a:	b084      	sub	sp, #16
 800a40c:	af00      	add	r7, sp, #0
 800a40e:	6078      	str	r0, [r7, #4]
 800a410:	6039      	str	r1, [r7, #0]
  TCP_RMV(pcblist, pcb);
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	683a      	ldr	r2, [r7, #0]
 800a418:	429a      	cmp	r2, r3
 800a41a:	d105      	bne.n	800a428 <tcp_pcb_remove+0x20>
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	68da      	ldr	r2, [r3, #12]
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	601a      	str	r2, [r3, #0]
 800a426:	e013      	b.n	800a450 <tcp_pcb_remove+0x48>
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	60fb      	str	r3, [r7, #12]
 800a42e:	e00c      	b.n	800a44a <tcp_pcb_remove+0x42>
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	68db      	ldr	r3, [r3, #12]
 800a434:	683a      	ldr	r2, [r7, #0]
 800a436:	429a      	cmp	r2, r3
 800a438:	d104      	bne.n	800a444 <tcp_pcb_remove+0x3c>
 800a43a:	683b      	ldr	r3, [r7, #0]
 800a43c:	68da      	ldr	r2, [r3, #12]
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	60da      	str	r2, [r3, #12]
 800a442:	e005      	b.n	800a450 <tcp_pcb_remove+0x48>
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	68db      	ldr	r3, [r3, #12]
 800a448:	60fb      	str	r3, [r7, #12]
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d1ef      	bne.n	800a430 <tcp_pcb_remove+0x28>
 800a450:	683b      	ldr	r3, [r7, #0]
 800a452:	2200      	movs	r2, #0
 800a454:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 800a456:	6838      	ldr	r0, [r7, #0]
 800a458:	f7ff ff94 	bl	800a384 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if (pcb->state != TIME_WAIT &&
 800a45c:	683b      	ldr	r3, [r7, #0]
 800a45e:	7d1b      	ldrb	r3, [r3, #20]
 800a460:	2b0a      	cmp	r3, #10
 800a462:	d013      	beq.n	800a48c <tcp_pcb_remove+0x84>
     pcb->state != LISTEN &&
 800a464:	683b      	ldr	r3, [r7, #0]
 800a466:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != TIME_WAIT &&
 800a468:	2b01      	cmp	r3, #1
 800a46a:	d00f      	beq.n	800a48c <tcp_pcb_remove+0x84>
     pcb->flags & TF_ACK_DELAY) {
 800a46c:	683b      	ldr	r3, [r7, #0]
 800a46e:	7e9b      	ldrb	r3, [r3, #26]
 800a470:	f003 0301 	and.w	r3, r3, #1
     pcb->state != LISTEN &&
 800a474:	2b00      	cmp	r3, #0
 800a476:	d009      	beq.n	800a48c <tcp_pcb_remove+0x84>
    pcb->flags |= TF_ACK_NOW;
 800a478:	683b      	ldr	r3, [r7, #0]
 800a47a:	7e9b      	ldrb	r3, [r3, #26]
 800a47c:	f043 0302 	orr.w	r3, r3, #2
 800a480:	b2da      	uxtb	r2, r3
 800a482:	683b      	ldr	r3, [r7, #0]
 800a484:	769a      	strb	r2, [r3, #26]
    tcp_output(pcb);
 800a486:	6838      	ldr	r0, [r7, #0]
 800a488:	f002 fd8c 	bl	800cfa4 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 800a48c:	683b      	ldr	r3, [r7, #0]
 800a48e:	7d1b      	ldrb	r3, [r3, #20]
 800a490:	2b01      	cmp	r3, #1
 800a492:	d020      	beq.n	800a4d6 <tcp_pcb_remove+0xce>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800a494:	683b      	ldr	r3, [r7, #0]
 800a496:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d006      	beq.n	800a4aa <tcp_pcb_remove+0xa2>
 800a49c:	4b13      	ldr	r3, [pc, #76]	; (800a4ec <tcp_pcb_remove+0xe4>)
 800a49e:	f240 7253 	movw	r2, #1875	; 0x753
 800a4a2:	4913      	ldr	r1, [pc, #76]	; (800a4f0 <tcp_pcb_remove+0xe8>)
 800a4a4:	4813      	ldr	r0, [pc, #76]	; (800a4f4 <tcp_pcb_remove+0xec>)
 800a4a6:	f00a f935 	bl	8014714 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800a4aa:	683b      	ldr	r3, [r7, #0]
 800a4ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d006      	beq.n	800a4c0 <tcp_pcb_remove+0xb8>
 800a4b2:	4b0e      	ldr	r3, [pc, #56]	; (800a4ec <tcp_pcb_remove+0xe4>)
 800a4b4:	f240 7254 	movw	r2, #1876	; 0x754
 800a4b8:	490f      	ldr	r1, [pc, #60]	; (800a4f8 <tcp_pcb_remove+0xf0>)
 800a4ba:	480e      	ldr	r0, [pc, #56]	; (800a4f4 <tcp_pcb_remove+0xec>)
 800a4bc:	f00a f92a 	bl	8014714 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800a4c0:	683b      	ldr	r3, [r7, #0]
 800a4c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d006      	beq.n	800a4d6 <tcp_pcb_remove+0xce>
 800a4c8:	4b08      	ldr	r3, [pc, #32]	; (800a4ec <tcp_pcb_remove+0xe4>)
 800a4ca:	f240 7256 	movw	r2, #1878	; 0x756
 800a4ce:	490b      	ldr	r1, [pc, #44]	; (800a4fc <tcp_pcb_remove+0xf4>)
 800a4d0:	4808      	ldr	r0, [pc, #32]	; (800a4f4 <tcp_pcb_remove+0xec>)
 800a4d2:	f00a f91f 	bl	8014714 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 800a4d6:	683b      	ldr	r3, [r7, #0]
 800a4d8:	2200      	movs	r2, #0
 800a4da:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 800a4dc:	683b      	ldr	r3, [r7, #0]
 800a4de:	2200      	movs	r2, #0
 800a4e0:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 800a4e2:	bf00      	nop
 800a4e4:	3710      	adds	r7, #16
 800a4e6:	46bd      	mov	sp, r7
 800a4e8:	bd80      	pop	{r7, pc}
 800a4ea:	bf00      	nop
 800a4ec:	08015cec 	.word	0x08015cec
 800a4f0:	080160a4 	.word	0x080160a4
 800a4f4:	08015d28 	.word	0x08015d28
 800a4f8:	080160bc 	.word	0x080160bc
 800a4fc:	080160d8 	.word	0x080160d8

0800a500 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 800a500:	b480      	push	{r7}
 800a502:	b083      	sub	sp, #12
 800a504:	af00      	add	r7, sp, #0
 800a506:	6078      	str	r0, [r7, #4]
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800a508:	4b07      	ldr	r3, [pc, #28]	; (800a528 <tcp_next_iss+0x28>)
 800a50a:	681a      	ldr	r2, [r3, #0]
 800a50c:	4b07      	ldr	r3, [pc, #28]	; (800a52c <tcp_next_iss+0x2c>)
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	4413      	add	r3, r2
 800a512:	4a05      	ldr	r2, [pc, #20]	; (800a528 <tcp_next_iss+0x28>)
 800a514:	6013      	str	r3, [r2, #0]
  return iss;
 800a516:	4b04      	ldr	r3, [pc, #16]	; (800a528 <tcp_next_iss+0x28>)
 800a518:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 800a51a:	4618      	mov	r0, r3
 800a51c:	370c      	adds	r7, #12
 800a51e:	46bd      	mov	sp, r7
 800a520:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a524:	4770      	bx	lr
 800a526:	bf00      	nop
 800a528:	20000118 	.word	0x20000118
 800a52c:	200038f0 	.word	0x200038f0

0800a530 <tcp_eff_send_mss_impl>:
tcp_eff_send_mss_impl(u16_t sendmss, const ip_addr_t *dest
#if LWIP_IPV6 || LWIP_IPV4_SRC_ROUTING
                     , const ip_addr_t *src
#endif /* LWIP_IPV6 || LWIP_IPV4_SRC_ROUTING */
                     )
{
 800a530:	b580      	push	{r7, lr}
 800a532:	b084      	sub	sp, #16
 800a534:	af00      	add	r7, sp, #0
 800a536:	4603      	mov	r3, r0
 800a538:	6039      	str	r1, [r7, #0]
 800a53a:	80fb      	strh	r3, [r7, #6]
  u16_t mss_s;
  struct netif *outif;
  s16_t mtu;

  outif = ip_route(src, dest);
 800a53c:	6838      	ldr	r0, [r7, #0]
 800a53e:	f006 fdf7 	bl	8011130 <ip4_route>
 800a542:	60f8      	str	r0, [r7, #12]
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	2b00      	cmp	r3, #0
 800a548:	d101      	bne.n	800a54e <tcp_eff_send_mss_impl+0x1e>
      return sendmss;
 800a54a:	88fb      	ldrh	r3, [r7, #6]
 800a54c:	e010      	b.n	800a570 <tcp_eff_send_mss_impl+0x40>
    }
    mtu = outif->mtu;
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a552:	817b      	strh	r3, [r7, #10]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 800a554:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d008      	beq.n	800a56e <tcp_eff_send_mss_impl+0x3e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      mss_s = mtu - IP_HLEN - TCP_HLEN;
 800a55c:	897b      	ldrh	r3, [r7, #10]
 800a55e:	3b28      	subs	r3, #40	; 0x28
 800a560:	813b      	strh	r3, [r7, #8]
#endif /* LWIP_IPV4 */
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 800a562:	893a      	ldrh	r2, [r7, #8]
 800a564:	88fb      	ldrh	r3, [r7, #6]
 800a566:	4293      	cmp	r3, r2
 800a568:	bf28      	it	cs
 800a56a:	4613      	movcs	r3, r2
 800a56c:	80fb      	strh	r3, [r7, #6]
  }
  return sendmss;
 800a56e:	88fb      	ldrh	r3, [r7, #6]
}
 800a570:	4618      	mov	r0, r3
 800a572:	3710      	adds	r7, #16
 800a574:	46bd      	mov	sp, r7
 800a576:	bd80      	pop	{r7, pc}

0800a578 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t* old_addr, struct tcp_pcb* pcb_list)
{
 800a578:	b580      	push	{r7, lr}
 800a57a:	b084      	sub	sp, #16
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	6078      	str	r0, [r7, #4]
 800a580:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 800a582:	683b      	ldr	r3, [r7, #0]
 800a584:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 800a586:	e011      	b.n	800a5ac <tcp_netif_ip_addr_changed_pcblist+0x34>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	681a      	ldr	r2, [r3, #0]
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	429a      	cmp	r2, r3
 800a592:	d108      	bne.n	800a5a6 <tcp_netif_ip_addr_changed_pcblist+0x2e>
      /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
      && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
      ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	68db      	ldr	r3, [r3, #12]
 800a598:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 800a59a:	68f8      	ldr	r0, [r7, #12]
 800a59c:	f7ff f908 	bl	80097b0 <tcp_abort>
      pcb = next;
 800a5a0:	68bb      	ldr	r3, [r7, #8]
 800a5a2:	60fb      	str	r3, [r7, #12]
 800a5a4:	e002      	b.n	800a5ac <tcp_netif_ip_addr_changed_pcblist+0x34>
    } else {
      pcb = pcb->next;
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	68db      	ldr	r3, [r3, #12]
 800a5aa:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d1ea      	bne.n	800a588 <tcp_netif_ip_addr_changed_pcblist+0x10>
    }
  }
}
 800a5b2:	bf00      	nop
 800a5b4:	3710      	adds	r7, #16
 800a5b6:	46bd      	mov	sp, r7
 800a5b8:	bd80      	pop	{r7, pc}
	...

0800a5bc <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 800a5bc:	b580      	push	{r7, lr}
 800a5be:	b084      	sub	sp, #16
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	6078      	str	r0, [r7, #4]
 800a5c4:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb, *next;

  if (!ip_addr_isany(old_addr)) {
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d02c      	beq.n	800a626 <tcp_netif_ip_addr_changed+0x6a>
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d028      	beq.n	800a626 <tcp_netif_ip_addr_changed+0x6a>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800a5d4:	4b16      	ldr	r3, [pc, #88]	; (800a630 <tcp_netif_ip_addr_changed+0x74>)
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	4619      	mov	r1, r3
 800a5da:	6878      	ldr	r0, [r7, #4]
 800a5dc:	f7ff ffcc 	bl	800a578 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800a5e0:	4b14      	ldr	r3, [pc, #80]	; (800a634 <tcp_netif_ip_addr_changed+0x78>)
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	4619      	mov	r1, r3
 800a5e6:	6878      	ldr	r0, [r7, #4]
 800a5e8:	f7ff ffc6 	bl	800a578 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 800a5ec:	683b      	ldr	r3, [r7, #0]
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d019      	beq.n	800a626 <tcp_netif_ip_addr_changed+0x6a>
 800a5f2:	683b      	ldr	r3, [r7, #0]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d015      	beq.n	800a626 <tcp_netif_ip_addr_changed+0x6a>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = next) {
 800a5fa:	4b0f      	ldr	r3, [pc, #60]	; (800a638 <tcp_netif_ip_addr_changed+0x7c>)
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	60fb      	str	r3, [r7, #12]
 800a600:	e00e      	b.n	800a620 <tcp_netif_ip_addr_changed+0x64>
        next = lpcb->next;
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	68db      	ldr	r3, [r3, #12]
 800a606:	60bb      	str	r3, [r7, #8]
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	681a      	ldr	r2, [r3, #0]
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	429a      	cmp	r2, r3
 800a612:	d103      	bne.n	800a61c <tcp_netif_ip_addr_changed+0x60>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800a614:	683b      	ldr	r3, [r7, #0]
 800a616:	681a      	ldr	r2, [r3, #0]
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = next) {
 800a61c:	68bb      	ldr	r3, [r7, #8]
 800a61e:	60fb      	str	r3, [r7, #12]
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	2b00      	cmp	r3, #0
 800a624:	d1ed      	bne.n	800a602 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 800a626:	bf00      	nop
 800a628:	3710      	adds	r7, #16
 800a62a:	46bd      	mov	sp, r7
 800a62c:	bd80      	pop	{r7, pc}
 800a62e:	bf00      	nop
 800a630:	200038ec 	.word	0x200038ec
 800a634:	200038f8 	.word	0x200038f8
 800a638:	200038f4 	.word	0x200038f4

0800a63c <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 800a63c:	b590      	push	{r4, r7, lr}
 800a63e:	b08b      	sub	sp, #44	; 0x2c
 800a640:	af02      	add	r7, sp, #8
 800a642:	6078      	str	r0, [r7, #4]
 800a644:	6039      	str	r1, [r7, #0]
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	685b      	ldr	r3, [r3, #4]
 800a64a:	4a82      	ldr	r2, [pc, #520]	; (800a854 <tcp_input+0x218>)
 800a64c:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	895b      	ldrh	r3, [r3, #10]
 800a652:	2b13      	cmp	r3, #19
 800a654:	f240 838a 	bls.w	800ad6c <tcp_input+0x730>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800a658:	4b7f      	ldr	r3, [pc, #508]	; (800a858 <tcp_input+0x21c>)
 800a65a:	695a      	ldr	r2, [r3, #20]
 800a65c:	4b7e      	ldr	r3, [pc, #504]	; (800a858 <tcp_input+0x21c>)
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	4619      	mov	r1, r3
 800a662:	4610      	mov	r0, r2
 800a664:	f006 fffc 	bl	8011660 <ip4_addr_isbroadcast_u32>
 800a668:	4603      	mov	r3, r0
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	f040 8380 	bne.w	800ad70 <tcp_input+0x734>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800a670:	4b79      	ldr	r3, [pc, #484]	; (800a858 <tcp_input+0x21c>)
 800a672:	695b      	ldr	r3, [r3, #20]
 800a674:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800a678:	2be0      	cmp	r3, #224	; 0xe0
 800a67a:	f000 8379 	beq.w	800ad70 <tcp_input+0x734>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN(tcphdr) * 4;
 800a67e:	4b75      	ldr	r3, [pc, #468]	; (800a854 <tcp_input+0x218>)
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	899b      	ldrh	r3, [r3, #12]
 800a684:	b29b      	uxth	r3, r3
 800a686:	4618      	mov	r0, r3
 800a688:	f7fd fa88 	bl	8007b9c <lwip_htons>
 800a68c:	4603      	mov	r3, r0
 800a68e:	0b1b      	lsrs	r3, r3, #12
 800a690:	b29b      	uxth	r3, r3
 800a692:	b2db      	uxtb	r3, r3
 800a694:	009b      	lsls	r3, r3, #2
 800a696:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800a698:	7cbb      	ldrb	r3, [r7, #18]
 800a69a:	2b13      	cmp	r3, #19
 800a69c:	f240 8368 	bls.w	800ad70 <tcp_input+0x734>
 800a6a0:	7cbb      	ldrb	r3, [r7, #18]
 800a6a2:	b29a      	uxth	r2, r3
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	891b      	ldrh	r3, [r3, #8]
 800a6a8:	429a      	cmp	r2, r3
 800a6aa:	f200 8361 	bhi.w	800ad70 <tcp_input+0x734>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = hdrlen_bytes - TCP_HLEN;
 800a6ae:	7cbb      	ldrb	r3, [r7, #18]
 800a6b0:	b29b      	uxth	r3, r3
 800a6b2:	3b14      	subs	r3, #20
 800a6b4:	b29a      	uxth	r2, r3
 800a6b6:	4b69      	ldr	r3, [pc, #420]	; (800a85c <tcp_input+0x220>)
 800a6b8:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 800a6ba:	4b69      	ldr	r3, [pc, #420]	; (800a860 <tcp_input+0x224>)
 800a6bc:	2200      	movs	r2, #0
 800a6be:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	895a      	ldrh	r2, [r3, #10]
 800a6c4:	7cbb      	ldrb	r3, [r7, #18]
 800a6c6:	b29b      	uxth	r3, r3
 800a6c8:	429a      	cmp	r2, r3
 800a6ca:	d30d      	bcc.n	800a6e8 <tcp_input+0xac>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 800a6cc:	4b63      	ldr	r3, [pc, #396]	; (800a85c <tcp_input+0x220>)
 800a6ce:	881a      	ldrh	r2, [r3, #0]
 800a6d0:	4b64      	ldr	r3, [pc, #400]	; (800a864 <tcp_input+0x228>)
 800a6d2:	801a      	strh	r2, [r3, #0]
    pbuf_header(p, -(s16_t)hdrlen_bytes); /* cannot fail */
 800a6d4:	7cbb      	ldrb	r3, [r7, #18]
 800a6d6:	b29b      	uxth	r3, r3
 800a6d8:	425b      	negs	r3, r3
 800a6da:	b29b      	uxth	r3, r3
 800a6dc:	b21b      	sxth	r3, r3
 800a6de:	4619      	mov	r1, r3
 800a6e0:	6878      	ldr	r0, [r7, #4]
 800a6e2:	f7fe fb3f 	bl	8008d64 <pbuf_header>
 800a6e6:	e055      	b.n	800a794 <tcp_input+0x158>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d105      	bne.n	800a6fc <tcp_input+0xc0>
 800a6f0:	4b5d      	ldr	r3, [pc, #372]	; (800a868 <tcp_input+0x22c>)
 800a6f2:	22b2      	movs	r2, #178	; 0xb2
 800a6f4:	495d      	ldr	r1, [pc, #372]	; (800a86c <tcp_input+0x230>)
 800a6f6:	485e      	ldr	r0, [pc, #376]	; (800a870 <tcp_input+0x234>)
 800a6f8:	f00a f80c 	bl	8014714 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_header(p, -TCP_HLEN);
 800a6fc:	f06f 0113 	mvn.w	r1, #19
 800a700:	6878      	ldr	r0, [r7, #4]
 800a702:	f7fe fb2f 	bl	8008d64 <pbuf_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	895a      	ldrh	r2, [r3, #10]
 800a70a:	4b56      	ldr	r3, [pc, #344]	; (800a864 <tcp_input+0x228>)
 800a70c:	801a      	strh	r2, [r3, #0]
    opt2len = tcphdr_optlen - tcphdr_opt1len;
 800a70e:	4b53      	ldr	r3, [pc, #332]	; (800a85c <tcp_input+0x220>)
 800a710:	881a      	ldrh	r2, [r3, #0]
 800a712:	4b54      	ldr	r3, [pc, #336]	; (800a864 <tcp_input+0x228>)
 800a714:	881b      	ldrh	r3, [r3, #0]
 800a716:	1ad3      	subs	r3, r2, r3
 800a718:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_header(p, -(s16_t)tcphdr_opt1len);
 800a71a:	4b52      	ldr	r3, [pc, #328]	; (800a864 <tcp_input+0x228>)
 800a71c:	881b      	ldrh	r3, [r3, #0]
 800a71e:	425b      	negs	r3, r3
 800a720:	b29b      	uxth	r3, r3
 800a722:	b21b      	sxth	r3, r3
 800a724:	4619      	mov	r1, r3
 800a726:	6878      	ldr	r0, [r7, #4]
 800a728:	f7fe fb1c 	bl	8008d64 <pbuf_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	895b      	ldrh	r3, [r3, #10]
 800a732:	8a3a      	ldrh	r2, [r7, #16]
 800a734:	429a      	cmp	r2, r3
 800a736:	f200 831d 	bhi.w	800ad74 <tcp_input+0x738>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t*)p->next->payload;
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	685b      	ldr	r3, [r3, #4]
 800a740:	4a47      	ldr	r2, [pc, #284]	; (800a860 <tcp_input+0x224>)
 800a742:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_header(p->next, -(s16_t)opt2len);
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	681a      	ldr	r2, [r3, #0]
 800a748:	8a3b      	ldrh	r3, [r7, #16]
 800a74a:	425b      	negs	r3, r3
 800a74c:	b29b      	uxth	r3, r3
 800a74e:	b21b      	sxth	r3, r3
 800a750:	4619      	mov	r1, r3
 800a752:	4610      	mov	r0, r2
 800a754:	f7fe fb06 	bl	8008d64 <pbuf_header>
    p->tot_len -= opt2len;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	891a      	ldrh	r2, [r3, #8]
 800a75c:	8a3b      	ldrh	r3, [r7, #16]
 800a75e:	1ad3      	subs	r3, r2, r3
 800a760:	b29a      	uxth	r2, r3
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	895b      	ldrh	r3, [r3, #10]
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d005      	beq.n	800a77a <tcp_input+0x13e>
 800a76e:	4b3e      	ldr	r3, [pc, #248]	; (800a868 <tcp_input+0x22c>)
 800a770:	22cf      	movs	r2, #207	; 0xcf
 800a772:	4940      	ldr	r1, [pc, #256]	; (800a874 <tcp_input+0x238>)
 800a774:	483e      	ldr	r0, [pc, #248]	; (800a870 <tcp_input+0x234>)
 800a776:	f009 ffcd 	bl	8014714 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	891a      	ldrh	r2, [r3, #8]
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	891b      	ldrh	r3, [r3, #8]
 800a784:	429a      	cmp	r2, r3
 800a786:	d005      	beq.n	800a794 <tcp_input+0x158>
 800a788:	4b37      	ldr	r3, [pc, #220]	; (800a868 <tcp_input+0x22c>)
 800a78a:	22d0      	movs	r2, #208	; 0xd0
 800a78c:	493a      	ldr	r1, [pc, #232]	; (800a878 <tcp_input+0x23c>)
 800a78e:	4838      	ldr	r0, [pc, #224]	; (800a870 <tcp_input+0x234>)
 800a790:	f009 ffc0 	bl	8014714 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800a794:	4b2f      	ldr	r3, [pc, #188]	; (800a854 <tcp_input+0x218>)
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	881b      	ldrh	r3, [r3, #0]
 800a79a:	b29a      	uxth	r2, r3
 800a79c:	4b2d      	ldr	r3, [pc, #180]	; (800a854 <tcp_input+0x218>)
 800a79e:	681c      	ldr	r4, [r3, #0]
 800a7a0:	4610      	mov	r0, r2
 800a7a2:	f7fd f9fb 	bl	8007b9c <lwip_htons>
 800a7a6:	4603      	mov	r3, r0
 800a7a8:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800a7aa:	4b2a      	ldr	r3, [pc, #168]	; (800a854 <tcp_input+0x218>)
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	885b      	ldrh	r3, [r3, #2]
 800a7b0:	b29a      	uxth	r2, r3
 800a7b2:	4b28      	ldr	r3, [pc, #160]	; (800a854 <tcp_input+0x218>)
 800a7b4:	681c      	ldr	r4, [r3, #0]
 800a7b6:	4610      	mov	r0, r2
 800a7b8:	f7fd f9f0 	bl	8007b9c <lwip_htons>
 800a7bc:	4603      	mov	r3, r0
 800a7be:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800a7c0:	4b24      	ldr	r3, [pc, #144]	; (800a854 <tcp_input+0x218>)
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	685a      	ldr	r2, [r3, #4]
 800a7c6:	4b23      	ldr	r3, [pc, #140]	; (800a854 <tcp_input+0x218>)
 800a7c8:	681c      	ldr	r4, [r3, #0]
 800a7ca:	4610      	mov	r0, r2
 800a7cc:	f7fd f9f4 	bl	8007bb8 <lwip_htonl>
 800a7d0:	4603      	mov	r3, r0
 800a7d2:	6063      	str	r3, [r4, #4]
 800a7d4:	6863      	ldr	r3, [r4, #4]
 800a7d6:	4a29      	ldr	r2, [pc, #164]	; (800a87c <tcp_input+0x240>)
 800a7d8:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800a7da:	4b1e      	ldr	r3, [pc, #120]	; (800a854 <tcp_input+0x218>)
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	689a      	ldr	r2, [r3, #8]
 800a7e0:	4b1c      	ldr	r3, [pc, #112]	; (800a854 <tcp_input+0x218>)
 800a7e2:	681c      	ldr	r4, [r3, #0]
 800a7e4:	4610      	mov	r0, r2
 800a7e6:	f7fd f9e7 	bl	8007bb8 <lwip_htonl>
 800a7ea:	4603      	mov	r3, r0
 800a7ec:	60a3      	str	r3, [r4, #8]
 800a7ee:	68a3      	ldr	r3, [r4, #8]
 800a7f0:	4a23      	ldr	r2, [pc, #140]	; (800a880 <tcp_input+0x244>)
 800a7f2:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800a7f4:	4b17      	ldr	r3, [pc, #92]	; (800a854 <tcp_input+0x218>)
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	89db      	ldrh	r3, [r3, #14]
 800a7fa:	b29a      	uxth	r2, r3
 800a7fc:	4b15      	ldr	r3, [pc, #84]	; (800a854 <tcp_input+0x218>)
 800a7fe:	681c      	ldr	r4, [r3, #0]
 800a800:	4610      	mov	r0, r2
 800a802:	f7fd f9cb 	bl	8007b9c <lwip_htons>
 800a806:	4603      	mov	r3, r0
 800a808:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 800a80a:	4b12      	ldr	r3, [pc, #72]	; (800a854 <tcp_input+0x218>)
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	899b      	ldrh	r3, [r3, #12]
 800a810:	b29b      	uxth	r3, r3
 800a812:	4618      	mov	r0, r3
 800a814:	f7fd f9c2 	bl	8007b9c <lwip_htons>
 800a818:	4603      	mov	r3, r0
 800a81a:	b2db      	uxtb	r3, r3
 800a81c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a820:	b2da      	uxtb	r2, r3
 800a822:	4b18      	ldr	r3, [pc, #96]	; (800a884 <tcp_input+0x248>)
 800a824:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len + ((flags & (TCP_FIN | TCP_SYN)) ? 1 : 0);
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	891a      	ldrh	r2, [r3, #8]
 800a82a:	4b16      	ldr	r3, [pc, #88]	; (800a884 <tcp_input+0x248>)
 800a82c:	781b      	ldrb	r3, [r3, #0]
 800a82e:	f003 0303 	and.w	r3, r3, #3
 800a832:	2b00      	cmp	r3, #0
 800a834:	bf14      	ite	ne
 800a836:	2301      	movne	r3, #1
 800a838:	2300      	moveq	r3, #0
 800a83a:	b2db      	uxtb	r3, r3
 800a83c:	b29b      	uxth	r3, r3
 800a83e:	4413      	add	r3, r2
 800a840:	b29a      	uxth	r2, r3
 800a842:	4b11      	ldr	r3, [pc, #68]	; (800a888 <tcp_input+0x24c>)
 800a844:	801a      	strh	r2, [r3, #0]

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 800a846:	2300      	movs	r3, #0
 800a848:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800a84a:	4b10      	ldr	r3, [pc, #64]	; (800a88c <tcp_input+0x250>)
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	61fb      	str	r3, [r7, #28]
 800a850:	e082      	b.n	800a958 <tcp_input+0x31c>
 800a852:	bf00      	nop
 800a854:	20000250 	.word	0x20000250
 800a858:	2000039c 	.word	0x2000039c
 800a85c:	20000254 	.word	0x20000254
 800a860:	20000258 	.word	0x20000258
 800a864:	20000256 	.word	0x20000256
 800a868:	080160f0 	.word	0x080160f0
 800a86c:	08016124 	.word	0x08016124
 800a870:	08016134 	.word	0x08016134
 800a874:	0801615c 	.word	0x0801615c
 800a878:	08016168 	.word	0x08016168
 800a87c:	20000260 	.word	0x20000260
 800a880:	20000264 	.word	0x20000264
 800a884:	2000026c 	.word	0x2000026c
 800a888:	2000026a 	.word	0x2000026a
 800a88c:	200038ec 	.word	0x200038ec
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800a890:	69fb      	ldr	r3, [r7, #28]
 800a892:	7d1b      	ldrb	r3, [r3, #20]
 800a894:	2b00      	cmp	r3, #0
 800a896:	d105      	bne.n	800a8a4 <tcp_input+0x268>
 800a898:	4b8f      	ldr	r3, [pc, #572]	; (800aad8 <tcp_input+0x49c>)
 800a89a:	22e2      	movs	r2, #226	; 0xe2
 800a89c:	498f      	ldr	r1, [pc, #572]	; (800aadc <tcp_input+0x4a0>)
 800a89e:	4890      	ldr	r0, [pc, #576]	; (800aae0 <tcp_input+0x4a4>)
 800a8a0:	f009 ff38 	bl	8014714 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800a8a4:	69fb      	ldr	r3, [r7, #28]
 800a8a6:	7d1b      	ldrb	r3, [r3, #20]
 800a8a8:	2b0a      	cmp	r3, #10
 800a8aa:	d105      	bne.n	800a8b8 <tcp_input+0x27c>
 800a8ac:	4b8a      	ldr	r3, [pc, #552]	; (800aad8 <tcp_input+0x49c>)
 800a8ae:	22e3      	movs	r2, #227	; 0xe3
 800a8b0:	498c      	ldr	r1, [pc, #560]	; (800aae4 <tcp_input+0x4a8>)
 800a8b2:	488b      	ldr	r0, [pc, #556]	; (800aae0 <tcp_input+0x4a4>)
 800a8b4:	f009 ff2e 	bl	8014714 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800a8b8:	69fb      	ldr	r3, [r7, #28]
 800a8ba:	7d1b      	ldrb	r3, [r3, #20]
 800a8bc:	2b01      	cmp	r3, #1
 800a8be:	d105      	bne.n	800a8cc <tcp_input+0x290>
 800a8c0:	4b85      	ldr	r3, [pc, #532]	; (800aad8 <tcp_input+0x49c>)
 800a8c2:	22e4      	movs	r2, #228	; 0xe4
 800a8c4:	4988      	ldr	r1, [pc, #544]	; (800aae8 <tcp_input+0x4ac>)
 800a8c6:	4886      	ldr	r0, [pc, #536]	; (800aae0 <tcp_input+0x4a4>)
 800a8c8:	f009 ff24 	bl	8014714 <iprintf>
    if (pcb->remote_port == tcphdr->src &&
 800a8cc:	69fb      	ldr	r3, [r7, #28]
 800a8ce:	8b1a      	ldrh	r2, [r3, #24]
 800a8d0:	4b86      	ldr	r3, [pc, #536]	; (800aaec <tcp_input+0x4b0>)
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	881b      	ldrh	r3, [r3, #0]
 800a8d6:	b29b      	uxth	r3, r3
 800a8d8:	429a      	cmp	r2, r3
 800a8da:	d138      	bne.n	800a94e <tcp_input+0x312>
        pcb->local_port == tcphdr->dest &&
 800a8dc:	69fb      	ldr	r3, [r7, #28]
 800a8de:	8ada      	ldrh	r2, [r3, #22]
 800a8e0:	4b82      	ldr	r3, [pc, #520]	; (800aaec <tcp_input+0x4b0>)
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	885b      	ldrh	r3, [r3, #2]
 800a8e6:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 800a8e8:	429a      	cmp	r2, r3
 800a8ea:	d130      	bne.n	800a94e <tcp_input+0x312>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800a8ec:	69fb      	ldr	r3, [r7, #28]
 800a8ee:	685a      	ldr	r2, [r3, #4]
 800a8f0:	4b7f      	ldr	r3, [pc, #508]	; (800aaf0 <tcp_input+0x4b4>)
 800a8f2:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 800a8f4:	429a      	cmp	r2, r3
 800a8f6:	d12a      	bne.n	800a94e <tcp_input+0x312>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800a8f8:	69fb      	ldr	r3, [r7, #28]
 800a8fa:	681a      	ldr	r2, [r3, #0]
 800a8fc:	4b7c      	ldr	r3, [pc, #496]	; (800aaf0 <tcp_input+0x4b4>)
 800a8fe:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800a900:	429a      	cmp	r2, r3
 800a902:	d124      	bne.n	800a94e <tcp_input+0x312>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800a904:	69fb      	ldr	r3, [r7, #28]
 800a906:	68db      	ldr	r3, [r3, #12]
 800a908:	69fa      	ldr	r2, [r7, #28]
 800a90a:	429a      	cmp	r2, r3
 800a90c:	d105      	bne.n	800a91a <tcp_input+0x2de>
 800a90e:	4b72      	ldr	r3, [pc, #456]	; (800aad8 <tcp_input+0x49c>)
 800a910:	22ec      	movs	r2, #236	; 0xec
 800a912:	4978      	ldr	r1, [pc, #480]	; (800aaf4 <tcp_input+0x4b8>)
 800a914:	4872      	ldr	r0, [pc, #456]	; (800aae0 <tcp_input+0x4a4>)
 800a916:	f009 fefd 	bl	8014714 <iprintf>
      if (prev != NULL) {
 800a91a:	69bb      	ldr	r3, [r7, #24]
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d00a      	beq.n	800a936 <tcp_input+0x2fa>
        prev->next = pcb->next;
 800a920:	69fb      	ldr	r3, [r7, #28]
 800a922:	68da      	ldr	r2, [r3, #12]
 800a924:	69bb      	ldr	r3, [r7, #24]
 800a926:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 800a928:	4b73      	ldr	r3, [pc, #460]	; (800aaf8 <tcp_input+0x4bc>)
 800a92a:	681a      	ldr	r2, [r3, #0]
 800a92c:	69fb      	ldr	r3, [r7, #28]
 800a92e:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 800a930:	4a71      	ldr	r2, [pc, #452]	; (800aaf8 <tcp_input+0x4bc>)
 800a932:	69fb      	ldr	r3, [r7, #28]
 800a934:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800a936:	69fb      	ldr	r3, [r7, #28]
 800a938:	68db      	ldr	r3, [r3, #12]
 800a93a:	69fa      	ldr	r2, [r7, #28]
 800a93c:	429a      	cmp	r2, r3
 800a93e:	d10f      	bne.n	800a960 <tcp_input+0x324>
 800a940:	4b65      	ldr	r3, [pc, #404]	; (800aad8 <tcp_input+0x49c>)
 800a942:	22f4      	movs	r2, #244	; 0xf4
 800a944:	496d      	ldr	r1, [pc, #436]	; (800aafc <tcp_input+0x4c0>)
 800a946:	4866      	ldr	r0, [pc, #408]	; (800aae0 <tcp_input+0x4a4>)
 800a948:	f009 fee4 	bl	8014714 <iprintf>
      break;
 800a94c:	e008      	b.n	800a960 <tcp_input+0x324>
    }
    prev = pcb;
 800a94e:	69fb      	ldr	r3, [r7, #28]
 800a950:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800a952:	69fb      	ldr	r3, [r7, #28]
 800a954:	68db      	ldr	r3, [r3, #12]
 800a956:	61fb      	str	r3, [r7, #28]
 800a958:	69fb      	ldr	r3, [r7, #28]
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d198      	bne.n	800a890 <tcp_input+0x254>
 800a95e:	e000      	b.n	800a962 <tcp_input+0x326>
      break;
 800a960:	bf00      	nop
  }

  if (pcb == NULL) {
 800a962:	69fb      	ldr	r3, [r7, #28]
 800a964:	2b00      	cmp	r3, #0
 800a966:	d173      	bne.n	800aa50 <tcp_input+0x414>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800a968:	4b65      	ldr	r3, [pc, #404]	; (800ab00 <tcp_input+0x4c4>)
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	61fb      	str	r3, [r7, #28]
 800a96e:	e02f      	b.n	800a9d0 <tcp_input+0x394>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800a970:	69fb      	ldr	r3, [r7, #28]
 800a972:	7d1b      	ldrb	r3, [r3, #20]
 800a974:	2b0a      	cmp	r3, #10
 800a976:	d005      	beq.n	800a984 <tcp_input+0x348>
 800a978:	4b57      	ldr	r3, [pc, #348]	; (800aad8 <tcp_input+0x49c>)
 800a97a:	22fe      	movs	r2, #254	; 0xfe
 800a97c:	4961      	ldr	r1, [pc, #388]	; (800ab04 <tcp_input+0x4c8>)
 800a97e:	4858      	ldr	r0, [pc, #352]	; (800aae0 <tcp_input+0x4a4>)
 800a980:	f009 fec8 	bl	8014714 <iprintf>
      if (pcb->remote_port == tcphdr->src &&
 800a984:	69fb      	ldr	r3, [r7, #28]
 800a986:	8b1a      	ldrh	r2, [r3, #24]
 800a988:	4b58      	ldr	r3, [pc, #352]	; (800aaec <tcp_input+0x4b0>)
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	881b      	ldrh	r3, [r3, #0]
 800a98e:	b29b      	uxth	r3, r3
 800a990:	429a      	cmp	r2, r3
 800a992:	d11a      	bne.n	800a9ca <tcp_input+0x38e>
          pcb->local_port == tcphdr->dest &&
 800a994:	69fb      	ldr	r3, [r7, #28]
 800a996:	8ada      	ldrh	r2, [r3, #22]
 800a998:	4b54      	ldr	r3, [pc, #336]	; (800aaec <tcp_input+0x4b0>)
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	885b      	ldrh	r3, [r3, #2]
 800a99e:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 800a9a0:	429a      	cmp	r2, r3
 800a9a2:	d112      	bne.n	800a9ca <tcp_input+0x38e>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800a9a4:	69fb      	ldr	r3, [r7, #28]
 800a9a6:	685a      	ldr	r2, [r3, #4]
 800a9a8:	4b51      	ldr	r3, [pc, #324]	; (800aaf0 <tcp_input+0x4b4>)
 800a9aa:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 800a9ac:	429a      	cmp	r2, r3
 800a9ae:	d10c      	bne.n	800a9ca <tcp_input+0x38e>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800a9b0:	69fb      	ldr	r3, [r7, #28]
 800a9b2:	681a      	ldr	r2, [r3, #0]
 800a9b4:	4b4e      	ldr	r3, [pc, #312]	; (800aaf0 <tcp_input+0x4b4>)
 800a9b6:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800a9b8:	429a      	cmp	r2, r3
 800a9ba:	d106      	bne.n	800a9ca <tcp_input+0x38e>
        /* We don't really care enough to move this PCB to the front
           of the list since we are not very likely to receive that
           many segments for connections in TIME-WAIT. */
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: packed for TIME_WAITing connection.\n"));
        tcp_timewait_input(pcb);
 800a9bc:	69f8      	ldr	r0, [r7, #28]
 800a9be:	f000 fb15 	bl	800afec <tcp_timewait_input>
        pbuf_free(p);
 800a9c2:	6878      	ldr	r0, [r7, #4]
 800a9c4:	f7fe f9f2 	bl	8008dac <pbuf_free>
        return;
 800a9c8:	e1da      	b.n	800ad80 <tcp_input+0x744>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800a9ca:	69fb      	ldr	r3, [r7, #28]
 800a9cc:	68db      	ldr	r3, [r3, #12]
 800a9ce:	61fb      	str	r3, [r7, #28]
 800a9d0:	69fb      	ldr	r3, [r7, #28]
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d1cc      	bne.n	800a970 <tcp_input+0x334>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 800a9d6:	2300      	movs	r3, #0
 800a9d8:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800a9da:	4b4b      	ldr	r3, [pc, #300]	; (800ab08 <tcp_input+0x4cc>)
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	617b      	str	r3, [r7, #20]
 800a9e0:	e019      	b.n	800aa16 <tcp_input+0x3da>
      if (lpcb->local_port == tcphdr->dest) {
 800a9e2:	697b      	ldr	r3, [r7, #20]
 800a9e4:	8ada      	ldrh	r2, [r3, #22]
 800a9e6:	4b41      	ldr	r3, [pc, #260]	; (800aaec <tcp_input+0x4b0>)
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	885b      	ldrh	r3, [r3, #2]
 800a9ec:	b29b      	uxth	r3, r3
 800a9ee:	429a      	cmp	r2, r3
 800a9f0:	d10c      	bne.n	800aa0c <tcp_input+0x3d0>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800a9f2:	697b      	ldr	r3, [r7, #20]
 800a9f4:	681a      	ldr	r2, [r3, #0]
 800a9f6:	4b3e      	ldr	r3, [pc, #248]	; (800aaf0 <tcp_input+0x4b4>)
 800a9f8:	695b      	ldr	r3, [r3, #20]
 800a9fa:	429a      	cmp	r2, r3
 800a9fc:	d00f      	beq.n	800aa1e <tcp_input+0x3e2>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800a9fe:	697b      	ldr	r3, [r7, #20]
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d00d      	beq.n	800aa20 <tcp_input+0x3e4>
 800aa04:	697b      	ldr	r3, [r7, #20]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d009      	beq.n	800aa20 <tcp_input+0x3e4>
            break;
 #endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 800aa0c:	697b      	ldr	r3, [r7, #20]
 800aa0e:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800aa10:	697b      	ldr	r3, [r7, #20]
 800aa12:	68db      	ldr	r3, [r3, #12]
 800aa14:	617b      	str	r3, [r7, #20]
 800aa16:	697b      	ldr	r3, [r7, #20]
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d1e2      	bne.n	800a9e2 <tcp_input+0x3a6>
 800aa1c:	e000      	b.n	800aa20 <tcp_input+0x3e4>
            break;
 800aa1e:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 800aa20:	697b      	ldr	r3, [r7, #20]
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d014      	beq.n	800aa50 <tcp_input+0x414>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 800aa26:	69bb      	ldr	r3, [r7, #24]
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d00a      	beq.n	800aa42 <tcp_input+0x406>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800aa2c:	697b      	ldr	r3, [r7, #20]
 800aa2e:	68da      	ldr	r2, [r3, #12]
 800aa30:	69bb      	ldr	r3, [r7, #24]
 800aa32:	60da      	str	r2, [r3, #12]
              /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800aa34:	4b34      	ldr	r3, [pc, #208]	; (800ab08 <tcp_input+0x4cc>)
 800aa36:	681a      	ldr	r2, [r3, #0]
 800aa38:	697b      	ldr	r3, [r7, #20]
 800aa3a:	60da      	str	r2, [r3, #12]
              /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800aa3c:	4a32      	ldr	r2, [pc, #200]	; (800ab08 <tcp_input+0x4cc>)
 800aa3e:	697b      	ldr	r3, [r7, #20]
 800aa40:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }

      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: packed for LISTENing connection.\n"));
      tcp_listen_input(lpcb);
 800aa42:	6978      	ldr	r0, [r7, #20]
 800aa44:	f000 f9f0 	bl	800ae28 <tcp_listen_input>
      pbuf_free(p);
 800aa48:	6878      	ldr	r0, [r7, #4]
 800aa4a:	f7fe f9af 	bl	8008dac <pbuf_free>
      return;
 800aa4e:	e197      	b.n	800ad80 <tcp_input+0x744>
  tcp_debug_print_flags(TCPH_FLAGS(tcphdr));
  LWIP_DEBUGF(TCP_INPUT_DEBUG, ("-+-+-+-+-+-+-+-+-+-+-+-+-+-+\n"));
#endif /* TCP_INPUT_DEBUG */


  if (pcb != NULL) {
 800aa50:	69fb      	ldr	r3, [r7, #28]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	f000 8164 	beq.w	800ad20 <tcp_input+0x6e4>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 800aa58:	4b2c      	ldr	r3, [pc, #176]	; (800ab0c <tcp_input+0x4d0>)
 800aa5a:	2200      	movs	r2, #0
 800aa5c:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	891a      	ldrh	r2, [r3, #8]
 800aa62:	4b2a      	ldr	r3, [pc, #168]	; (800ab0c <tcp_input+0x4d0>)
 800aa64:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 800aa66:	4a29      	ldr	r2, [pc, #164]	; (800ab0c <tcp_input+0x4d0>)
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 800aa6c:	4b1f      	ldr	r3, [pc, #124]	; (800aaec <tcp_input+0x4b0>)
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	4a26      	ldr	r2, [pc, #152]	; (800ab0c <tcp_input+0x4d0>)
 800aa72:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 800aa74:	4b26      	ldr	r3, [pc, #152]	; (800ab10 <tcp_input+0x4d4>)
 800aa76:	2200      	movs	r2, #0
 800aa78:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 800aa7a:	4b26      	ldr	r3, [pc, #152]	; (800ab14 <tcp_input+0x4d8>)
 800aa7c:	2200      	movs	r2, #0
 800aa7e:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 800aa80:	4b25      	ldr	r3, [pc, #148]	; (800ab18 <tcp_input+0x4dc>)
 800aa82:	2200      	movs	r2, #0
 800aa84:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 800aa86:	4b25      	ldr	r3, [pc, #148]	; (800ab1c <tcp_input+0x4e0>)
 800aa88:	781b      	ldrb	r3, [r3, #0]
 800aa8a:	f003 0308 	and.w	r3, r3, #8
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d006      	beq.n	800aaa0 <tcp_input+0x464>
      p->flags |= PBUF_FLAG_PUSH;
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	7b5b      	ldrb	r3, [r3, #13]
 800aa96:	f043 0301 	orr.w	r3, r3, #1
 800aa9a:	b2da      	uxtb	r2, r3
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 800aaa0:	69fb      	ldr	r3, [r7, #28]
 800aaa2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d03d      	beq.n	800ab24 <tcp_input+0x4e8>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800aaa8:	69f8      	ldr	r0, [r7, #28]
 800aaaa:	f7ff fa59 	bl	8009f60 <tcp_process_refused_data>
 800aaae:	4603      	mov	r3, r0
 800aab0:	f113 0f0d 	cmn.w	r3, #13
 800aab4:	d007      	beq.n	800aac6 <tcp_input+0x48a>
        ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800aab6:	69fb      	ldr	r3, [r7, #28]
 800aab8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d032      	beq.n	800ab24 <tcp_input+0x4e8>
        ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800aabe:	4b18      	ldr	r3, [pc, #96]	; (800ab20 <tcp_input+0x4e4>)
 800aac0:	881b      	ldrh	r3, [r3, #0]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d02e      	beq.n	800ab24 <tcp_input+0x4e8>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 800aac6:	69fb      	ldr	r3, [r7, #28]
 800aac8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	f040 8108 	bne.w	800ace0 <tcp_input+0x6a4>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 800aad0:	69f8      	ldr	r0, [r7, #28]
 800aad2:	f002 fa0b 	bl	800ceec <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 800aad6:	e103      	b.n	800ace0 <tcp_input+0x6a4>
 800aad8:	080160f0 	.word	0x080160f0
 800aadc:	08016188 	.word	0x08016188
 800aae0:	08016134 	.word	0x08016134
 800aae4:	080161b0 	.word	0x080161b0
 800aae8:	080161dc 	.word	0x080161dc
 800aaec:	20000250 	.word	0x20000250
 800aaf0:	2000039c 	.word	0x2000039c
 800aaf4:	08016204 	.word	0x08016204
 800aaf8:	200038ec 	.word	0x200038ec
 800aafc:	08016230 	.word	0x08016230
 800ab00:	200038fc 	.word	0x200038fc
 800ab04:	0801625c 	.word	0x0801625c
 800ab08:	200038f4 	.word	0x200038f4
 800ab0c:	20000240 	.word	0x20000240
 800ab10:	20000270 	.word	0x20000270
 800ab14:	2000026d 	.word	0x2000026d
 800ab18:	20000268 	.word	0x20000268
 800ab1c:	2000026c 	.word	0x2000026c
 800ab20:	2000026a 	.word	0x2000026a
      }
    }
    tcp_input_pcb = pcb;
 800ab24:	4a98      	ldr	r2, [pc, #608]	; (800ad88 <tcp_input+0x74c>)
 800ab26:	69fb      	ldr	r3, [r7, #28]
 800ab28:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 800ab2a:	69f8      	ldr	r0, [r7, #28]
 800ab2c:	f000 fac6 	bl	800b0bc <tcp_process>
 800ab30:	4603      	mov	r3, r0
 800ab32:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 800ab34:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ab38:	f113 0f0d 	cmn.w	r3, #13
 800ab3c:	f000 80d2 	beq.w	800ace4 <tcp_input+0x6a8>
      if (recv_flags & TF_RESET) {
 800ab40:	4b92      	ldr	r3, [pc, #584]	; (800ad8c <tcp_input+0x750>)
 800ab42:	781b      	ldrb	r3, [r3, #0]
 800ab44:	f003 0308 	and.w	r3, r3, #8
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d016      	beq.n	800ab7a <tcp_input+0x53e>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800ab4c:	69fb      	ldr	r3, [r7, #28]
 800ab4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d008      	beq.n	800ab68 <tcp_input+0x52c>
 800ab56:	69fb      	ldr	r3, [r7, #28]
 800ab58:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ab5c:	69fa      	ldr	r2, [r7, #28]
 800ab5e:	6912      	ldr	r2, [r2, #16]
 800ab60:	f06f 010d 	mvn.w	r1, #13
 800ab64:	4610      	mov	r0, r2
 800ab66:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800ab68:	69f9      	ldr	r1, [r7, #28]
 800ab6a:	4889      	ldr	r0, [pc, #548]	; (800ad90 <tcp_input+0x754>)
 800ab6c:	f7ff fc4c 	bl	800a408 <tcp_pcb_remove>
        memp_free(MEMP_TCP_PCB, pcb);
 800ab70:	69f9      	ldr	r1, [r7, #28]
 800ab72:	2001      	movs	r0, #1
 800ab74:	f7fd fc0c 	bl	8008390 <memp_free>
 800ab78:	e0bf      	b.n	800acfa <tcp_input+0x6be>
      } else {
        err = ERR_OK;
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 800ab7e:	4b85      	ldr	r3, [pc, #532]	; (800ad94 <tcp_input+0x758>)
 800ab80:	881b      	ldrh	r3, [r3, #0]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d01b      	beq.n	800abbe <tcp_input+0x582>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 800ab86:	4b83      	ldr	r3, [pc, #524]	; (800ad94 <tcp_input+0x758>)
 800ab88:	881b      	ldrh	r3, [r3, #0]
 800ab8a:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800ab8c:	69fb      	ldr	r3, [r7, #28]
 800ab8e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d009      	beq.n	800aba8 <tcp_input+0x56c>
 800ab94:	69fb      	ldr	r3, [r7, #28]
 800ab96:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ab98:	69fa      	ldr	r2, [r7, #28]
 800ab9a:	6910      	ldr	r0, [r2, #16]
 800ab9c:	89fa      	ldrh	r2, [r7, #14]
 800ab9e:	69f9      	ldr	r1, [r7, #28]
 800aba0:	4798      	blx	r3
 800aba2:	4603      	mov	r3, r0
 800aba4:	74fb      	strb	r3, [r7, #19]
 800aba6:	e001      	b.n	800abac <tcp_input+0x570>
 800aba8:	2300      	movs	r3, #0
 800abaa:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800abac:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800abb0:	f113 0f0d 	cmn.w	r3, #13
 800abb4:	f000 8098 	beq.w	800ace8 <tcp_input+0x6ac>
              goto aborted;
            }
          }
          recv_acked = 0;
 800abb8:	4b76      	ldr	r3, [pc, #472]	; (800ad94 <tcp_input+0x758>)
 800abba:	2200      	movs	r2, #0
 800abbc:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 800abbe:	69f8      	ldr	r0, [r7, #28]
 800abc0:	f000 f900 	bl	800adc4 <tcp_input_delayed_close>
 800abc4:	4603      	mov	r3, r0
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	f040 8090 	bne.w	800acec <tcp_input+0x6b0>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 800abcc:	4b72      	ldr	r3, [pc, #456]	; (800ad98 <tcp_input+0x75c>)
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d041      	beq.n	800ac58 <tcp_input+0x61c>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800abd4:	69fb      	ldr	r3, [r7, #28]
 800abd6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d006      	beq.n	800abea <tcp_input+0x5ae>
 800abdc:	4b6f      	ldr	r3, [pc, #444]	; (800ad9c <tcp_input+0x760>)
 800abde:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 800abe2:	496f      	ldr	r1, [pc, #444]	; (800ada0 <tcp_input+0x764>)
 800abe4:	486f      	ldr	r0, [pc, #444]	; (800ada4 <tcp_input+0x768>)
 800abe6:	f009 fd95 	bl	8014714 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 800abea:	69fb      	ldr	r3, [r7, #28]
 800abec:	7e9b      	ldrb	r3, [r3, #26]
 800abee:	f003 0310 	and.w	r3, r3, #16
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d008      	beq.n	800ac08 <tcp_input+0x5cc>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 800abf6:	4b68      	ldr	r3, [pc, #416]	; (800ad98 <tcp_input+0x75c>)
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	4618      	mov	r0, r3
 800abfc:	f7fe f8d6 	bl	8008dac <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 800ac00:	69f8      	ldr	r0, [r7, #28]
 800ac02:	f7fe fdd5 	bl	80097b0 <tcp_abort>
            goto aborted;
 800ac06:	e078      	b.n	800acfa <tcp_input+0x6be>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800ac08:	69fb      	ldr	r3, [r7, #28]
 800ac0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d00c      	beq.n	800ac2c <tcp_input+0x5f0>
 800ac12:	69fb      	ldr	r3, [r7, #28]
 800ac14:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 800ac18:	69fb      	ldr	r3, [r7, #28]
 800ac1a:	6918      	ldr	r0, [r3, #16]
 800ac1c:	4b5e      	ldr	r3, [pc, #376]	; (800ad98 <tcp_input+0x75c>)
 800ac1e:	681a      	ldr	r2, [r3, #0]
 800ac20:	2300      	movs	r3, #0
 800ac22:	69f9      	ldr	r1, [r7, #28]
 800ac24:	47a0      	blx	r4
 800ac26:	4603      	mov	r3, r0
 800ac28:	74fb      	strb	r3, [r7, #19]
 800ac2a:	e008      	b.n	800ac3e <tcp_input+0x602>
 800ac2c:	4b5a      	ldr	r3, [pc, #360]	; (800ad98 <tcp_input+0x75c>)
 800ac2e:	681a      	ldr	r2, [r3, #0]
 800ac30:	2300      	movs	r3, #0
 800ac32:	69f9      	ldr	r1, [r7, #28]
 800ac34:	2000      	movs	r0, #0
 800ac36:	f7ff fa44 	bl	800a0c2 <tcp_recv_null>
 800ac3a:	4603      	mov	r3, r0
 800ac3c:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 800ac3e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ac42:	f113 0f0d 	cmn.w	r3, #13
 800ac46:	d053      	beq.n	800acf0 <tcp_input+0x6b4>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 800ac48:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d003      	beq.n	800ac58 <tcp_input+0x61c>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 800ac50:	4b51      	ldr	r3, [pc, #324]	; (800ad98 <tcp_input+0x75c>)
 800ac52:	681a      	ldr	r2, [r3, #0]
 800ac54:	69fb      	ldr	r3, [r7, #28]
 800ac56:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 800ac58:	4b4c      	ldr	r3, [pc, #304]	; (800ad8c <tcp_input+0x750>)
 800ac5a:	781b      	ldrb	r3, [r3, #0]
 800ac5c:	f003 0320 	and.w	r3, r3, #32
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d030      	beq.n	800acc6 <tcp_input+0x68a>
          if (pcb->refused_data != NULL) {
 800ac64:	69fb      	ldr	r3, [r7, #28]
 800ac66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d009      	beq.n	800ac80 <tcp_input+0x644>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800ac6c:	69fb      	ldr	r3, [r7, #28]
 800ac6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ac70:	7b5a      	ldrb	r2, [r3, #13]
 800ac72:	69fb      	ldr	r3, [r7, #28]
 800ac74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ac76:	f042 0220 	orr.w	r2, r2, #32
 800ac7a:	b2d2      	uxtb	r2, r2
 800ac7c:	735a      	strb	r2, [r3, #13]
 800ac7e:	e022      	b.n	800acc6 <tcp_input+0x68a>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800ac80:	69fb      	ldr	r3, [r7, #28]
 800ac82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ac84:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800ac88:	d005      	beq.n	800ac96 <tcp_input+0x65a>
              pcb->rcv_wnd++;
 800ac8a:	69fb      	ldr	r3, [r7, #28]
 800ac8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ac8e:	3301      	adds	r3, #1
 800ac90:	b29a      	uxth	r2, r3
 800ac92:	69fb      	ldr	r3, [r7, #28]
 800ac94:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 800ac96:	69fb      	ldr	r3, [r7, #28]
 800ac98:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d00b      	beq.n	800acb8 <tcp_input+0x67c>
 800aca0:	69fb      	ldr	r3, [r7, #28]
 800aca2:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 800aca6:	69fb      	ldr	r3, [r7, #28]
 800aca8:	6918      	ldr	r0, [r3, #16]
 800acaa:	2300      	movs	r3, #0
 800acac:	2200      	movs	r2, #0
 800acae:	69f9      	ldr	r1, [r7, #28]
 800acb0:	47a0      	blx	r4
 800acb2:	4603      	mov	r3, r0
 800acb4:	74fb      	strb	r3, [r7, #19]
 800acb6:	e001      	b.n	800acbc <tcp_input+0x680>
 800acb8:	2300      	movs	r3, #0
 800acba:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800acbc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800acc0:	f113 0f0d 	cmn.w	r3, #13
 800acc4:	d016      	beq.n	800acf4 <tcp_input+0x6b8>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 800acc6:	4b30      	ldr	r3, [pc, #192]	; (800ad88 <tcp_input+0x74c>)
 800acc8:	2200      	movs	r2, #0
 800acca:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 800accc:	69f8      	ldr	r0, [r7, #28]
 800acce:	f000 f879 	bl	800adc4 <tcp_input_delayed_close>
 800acd2:	4603      	mov	r3, r0
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d10f      	bne.n	800acf8 <tcp_input+0x6bc>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 800acd8:	69f8      	ldr	r0, [r7, #28]
 800acda:	f002 f963 	bl	800cfa4 <tcp_output>
 800acde:	e00c      	b.n	800acfa <tcp_input+0x6be>
        goto aborted;
 800ace0:	bf00      	nop
 800ace2:	e00a      	b.n	800acfa <tcp_input+0x6be>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 800ace4:	bf00      	nop
 800ace6:	e008      	b.n	800acfa <tcp_input+0x6be>
              goto aborted;
 800ace8:	bf00      	nop
 800acea:	e006      	b.n	800acfa <tcp_input+0x6be>
          goto aborted;
 800acec:	bf00      	nop
 800acee:	e004      	b.n	800acfa <tcp_input+0x6be>
            goto aborted;
 800acf0:	bf00      	nop
 800acf2:	e002      	b.n	800acfa <tcp_input+0x6be>
              goto aborted;
 800acf4:	bf00      	nop
 800acf6:	e000      	b.n	800acfa <tcp_input+0x6be>
          goto aborted;
 800acf8:	bf00      	nop
    tcp_input_pcb = NULL;
 800acfa:	4b23      	ldr	r3, [pc, #140]	; (800ad88 <tcp_input+0x74c>)
 800acfc:	2200      	movs	r2, #0
 800acfe:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 800ad00:	4b25      	ldr	r3, [pc, #148]	; (800ad98 <tcp_input+0x75c>)
 800ad02:	2200      	movs	r2, #0
 800ad04:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL)
 800ad06:	4b28      	ldr	r3, [pc, #160]	; (800ada8 <tcp_input+0x76c>)
 800ad08:	685b      	ldr	r3, [r3, #4]
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d037      	beq.n	800ad7e <tcp_input+0x742>
    {
      pbuf_free(inseg.p);
 800ad0e:	4b26      	ldr	r3, [pc, #152]	; (800ada8 <tcp_input+0x76c>)
 800ad10:	685b      	ldr	r3, [r3, #4]
 800ad12:	4618      	mov	r0, r3
 800ad14:	f7fe f84a 	bl	8008dac <pbuf_free>
      inseg.p = NULL;
 800ad18:	4b23      	ldr	r3, [pc, #140]	; (800ada8 <tcp_input+0x76c>)
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 800ad1e:	e02e      	b.n	800ad7e <tcp_input+0x742>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800ad20:	4b22      	ldr	r3, [pc, #136]	; (800adac <tcp_input+0x770>)
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	899b      	ldrh	r3, [r3, #12]
 800ad26:	b29b      	uxth	r3, r3
 800ad28:	4618      	mov	r0, r3
 800ad2a:	f7fc ff37 	bl	8007b9c <lwip_htons>
 800ad2e:	4603      	mov	r3, r0
 800ad30:	f003 0304 	and.w	r3, r3, #4
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d115      	bne.n	800ad64 <tcp_input+0x728>
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800ad38:	4b1d      	ldr	r3, [pc, #116]	; (800adb0 <tcp_input+0x774>)
 800ad3a:	6818      	ldr	r0, [r3, #0]
 800ad3c:	4b1d      	ldr	r3, [pc, #116]	; (800adb4 <tcp_input+0x778>)
 800ad3e:	881b      	ldrh	r3, [r3, #0]
 800ad40:	461a      	mov	r2, r3
 800ad42:	4b1d      	ldr	r3, [pc, #116]	; (800adb8 <tcp_input+0x77c>)
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	18d1      	adds	r1, r2, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ad48:	4b18      	ldr	r3, [pc, #96]	; (800adac <tcp_input+0x770>)
 800ad4a:	681b      	ldr	r3, [r3, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800ad4c:	885b      	ldrh	r3, [r3, #2]
 800ad4e:	b29b      	uxth	r3, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ad50:	4a16      	ldr	r2, [pc, #88]	; (800adac <tcp_input+0x770>)
 800ad52:	6812      	ldr	r2, [r2, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800ad54:	8812      	ldrh	r2, [r2, #0]
 800ad56:	b292      	uxth	r2, r2
 800ad58:	9201      	str	r2, [sp, #4]
 800ad5a:	9300      	str	r3, [sp, #0]
 800ad5c:	4b17      	ldr	r3, [pc, #92]	; (800adbc <tcp_input+0x780>)
 800ad5e:	4a18      	ldr	r2, [pc, #96]	; (800adc0 <tcp_input+0x784>)
 800ad60:	f002 fbaa 	bl	800d4b8 <tcp_rst>
    pbuf_free(p);
 800ad64:	6878      	ldr	r0, [r7, #4]
 800ad66:	f7fe f821 	bl	8008dac <pbuf_free>
  return;
 800ad6a:	e008      	b.n	800ad7e <tcp_input+0x742>
    goto dropped;
 800ad6c:	bf00      	nop
 800ad6e:	e002      	b.n	800ad76 <tcp_input+0x73a>
dropped:
 800ad70:	bf00      	nop
 800ad72:	e000      	b.n	800ad76 <tcp_input+0x73a>
      goto dropped;
 800ad74:	bf00      	nop
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 800ad76:	6878      	ldr	r0, [r7, #4]
 800ad78:	f7fe f818 	bl	8008dac <pbuf_free>
 800ad7c:	e000      	b.n	800ad80 <tcp_input+0x744>
  return;
 800ad7e:	bf00      	nop
}
 800ad80:	3724      	adds	r7, #36	; 0x24
 800ad82:	46bd      	mov	sp, r7
 800ad84:	bd90      	pop	{r4, r7, pc}
 800ad86:	bf00      	nop
 800ad88:	20003900 	.word	0x20003900
 800ad8c:	2000026d 	.word	0x2000026d
 800ad90:	200038ec 	.word	0x200038ec
 800ad94:	20000268 	.word	0x20000268
 800ad98:	20000270 	.word	0x20000270
 800ad9c:	080160f0 	.word	0x080160f0
 800ada0:	0801628c 	.word	0x0801628c
 800ada4:	08016134 	.word	0x08016134
 800ada8:	20000240 	.word	0x20000240
 800adac:	20000250 	.word	0x20000250
 800adb0:	20000264 	.word	0x20000264
 800adb4:	2000026a 	.word	0x2000026a
 800adb8:	20000260 	.word	0x20000260
 800adbc:	200003ac 	.word	0x200003ac
 800adc0:	200003b0 	.word	0x200003b0

0800adc4 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 800adc4:	b580      	push	{r7, lr}
 800adc6:	b082      	sub	sp, #8
 800adc8:	af00      	add	r7, sp, #0
 800adca:	6078      	str	r0, [r7, #4]
  if (recv_flags & TF_CLOSED) {
 800adcc:	4b14      	ldr	r3, [pc, #80]	; (800ae20 <tcp_input_delayed_close+0x5c>)
 800adce:	781b      	ldrb	r3, [r3, #0]
 800add0:	f003 0310 	and.w	r3, r3, #16
 800add4:	2b00      	cmp	r3, #0
 800add6:	d01d      	beq.n	800ae14 <tcp_input_delayed_close+0x50>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	7e9b      	ldrb	r3, [r3, #26]
 800addc:	f003 0310 	and.w	r3, r3, #16
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d10d      	bne.n	800ae00 <tcp_input_delayed_close+0x3c>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800adea:	2b00      	cmp	r3, #0
 800adec:	d008      	beq.n	800ae00 <tcp_input_delayed_close+0x3c>
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800adf4:	687a      	ldr	r2, [r7, #4]
 800adf6:	6912      	ldr	r2, [r2, #16]
 800adf8:	f06f 010e 	mvn.w	r1, #14
 800adfc:	4610      	mov	r0, r2
 800adfe:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800ae00:	6879      	ldr	r1, [r7, #4]
 800ae02:	4808      	ldr	r0, [pc, #32]	; (800ae24 <tcp_input_delayed_close+0x60>)
 800ae04:	f7ff fb00 	bl	800a408 <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB, pcb);
 800ae08:	6879      	ldr	r1, [r7, #4]
 800ae0a:	2001      	movs	r0, #1
 800ae0c:	f7fd fac0 	bl	8008390 <memp_free>
    return 1;
 800ae10:	2301      	movs	r3, #1
 800ae12:	e000      	b.n	800ae16 <tcp_input_delayed_close+0x52>
  }
  return 0;
 800ae14:	2300      	movs	r3, #0
}
 800ae16:	4618      	mov	r0, r3
 800ae18:	3708      	adds	r7, #8
 800ae1a:	46bd      	mov	sp, r7
 800ae1c:	bd80      	pop	{r7, pc}
 800ae1e:	bf00      	nop
 800ae20:	2000026d 	.word	0x2000026d
 800ae24:	200038ec 	.word	0x200038ec

0800ae28 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 800ae28:	b580      	push	{r7, lr}
 800ae2a:	b088      	sub	sp, #32
 800ae2c:	af02      	add	r7, sp, #8
 800ae2e:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 800ae30:	4b64      	ldr	r3, [pc, #400]	; (800afc4 <tcp_listen_input+0x19c>)
 800ae32:	781b      	ldrb	r3, [r3, #0]
 800ae34:	f003 0304 	and.w	r3, r3, #4
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	f040 80bc 	bne.w	800afb6 <tcp_listen_input+0x18e>
    return;
  }

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 800ae3e:	4b61      	ldr	r3, [pc, #388]	; (800afc4 <tcp_listen_input+0x19c>)
 800ae40:	781b      	ldrb	r3, [r3, #0]
 800ae42:	f003 0310 	and.w	r3, r3, #16
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d016      	beq.n	800ae78 <tcp_listen_input+0x50>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800ae4a:	4b5f      	ldr	r3, [pc, #380]	; (800afc8 <tcp_listen_input+0x1a0>)
 800ae4c:	6818      	ldr	r0, [r3, #0]
 800ae4e:	4b5f      	ldr	r3, [pc, #380]	; (800afcc <tcp_listen_input+0x1a4>)
 800ae50:	881b      	ldrh	r3, [r3, #0]
 800ae52:	461a      	mov	r2, r3
 800ae54:	4b5e      	ldr	r3, [pc, #376]	; (800afd0 <tcp_listen_input+0x1a8>)
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	18d1      	adds	r1, r2, r3
      ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ae5a:	4b5e      	ldr	r3, [pc, #376]	; (800afd4 <tcp_listen_input+0x1ac>)
 800ae5c:	681b      	ldr	r3, [r3, #0]
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800ae5e:	885b      	ldrh	r3, [r3, #2]
 800ae60:	b29b      	uxth	r3, r3
      ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ae62:	4a5c      	ldr	r2, [pc, #368]	; (800afd4 <tcp_listen_input+0x1ac>)
 800ae64:	6812      	ldr	r2, [r2, #0]
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800ae66:	8812      	ldrh	r2, [r2, #0]
 800ae68:	b292      	uxth	r2, r2
 800ae6a:	9201      	str	r2, [sp, #4]
 800ae6c:	9300      	str	r3, [sp, #0]
 800ae6e:	4b5a      	ldr	r3, [pc, #360]	; (800afd8 <tcp_listen_input+0x1b0>)
 800ae70:	4a5a      	ldr	r2, [pc, #360]	; (800afdc <tcp_listen_input+0x1b4>)
 800ae72:	f002 fb21 	bl	800d4b8 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 800ae76:	e0a0      	b.n	800afba <tcp_listen_input+0x192>
  } else if (flags & TCP_SYN) {
 800ae78:	4b52      	ldr	r3, [pc, #328]	; (800afc4 <tcp_listen_input+0x19c>)
 800ae7a:	781b      	ldrb	r3, [r3, #0]
 800ae7c:	f003 0302 	and.w	r3, r3, #2
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	f000 809a 	beq.w	800afba <tcp_listen_input+0x192>
    npcb = tcp_alloc(pcb->prio);
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	7d5b      	ldrb	r3, [r3, #21]
 800ae8a:	4618      	mov	r0, r3
 800ae8c:	f7ff f9f8 	bl	800a280 <tcp_alloc>
 800ae90:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 800ae92:	697b      	ldr	r3, [r7, #20]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d111      	bne.n	800aebc <tcp_listen_input+0x94>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	699b      	ldr	r3, [r3, #24]
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d00a      	beq.n	800aeb6 <tcp_listen_input+0x8e>
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	699b      	ldr	r3, [r3, #24]
 800aea4:	687a      	ldr	r2, [r7, #4]
 800aea6:	6910      	ldr	r0, [r2, #16]
 800aea8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800aeac:	2100      	movs	r1, #0
 800aeae:	4798      	blx	r3
 800aeb0:	4603      	mov	r3, r0
 800aeb2:	73bb      	strb	r3, [r7, #14]
      return;
 800aeb4:	e082      	b.n	800afbc <tcp_listen_input+0x194>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800aeb6:	23f0      	movs	r3, #240	; 0xf0
 800aeb8:	73bb      	strb	r3, [r7, #14]
      return;
 800aeba:	e07f      	b.n	800afbc <tcp_listen_input+0x194>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800aebc:	4b48      	ldr	r3, [pc, #288]	; (800afe0 <tcp_listen_input+0x1b8>)
 800aebe:	695a      	ldr	r2, [r3, #20]
 800aec0:	697b      	ldr	r3, [r7, #20]
 800aec2:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800aec4:	4b46      	ldr	r3, [pc, #280]	; (800afe0 <tcp_listen_input+0x1b8>)
 800aec6:	691a      	ldr	r2, [r3, #16]
 800aec8:	697b      	ldr	r3, [r7, #20]
 800aeca:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	8ada      	ldrh	r2, [r3, #22]
 800aed0:	697b      	ldr	r3, [r7, #20]
 800aed2:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 800aed4:	4b3f      	ldr	r3, [pc, #252]	; (800afd4 <tcp_listen_input+0x1ac>)
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	881b      	ldrh	r3, [r3, #0]
 800aeda:	b29a      	uxth	r2, r3
 800aedc:	697b      	ldr	r3, [r7, #20]
 800aede:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 800aee0:	697b      	ldr	r3, [r7, #20]
 800aee2:	2203      	movs	r2, #3
 800aee4:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 800aee6:	4b3a      	ldr	r3, [pc, #232]	; (800afd0 <tcp_listen_input+0x1a8>)
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	1c5a      	adds	r2, r3, #1
 800aeec:	697b      	ldr	r3, [r7, #20]
 800aeee:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800aef0:	697b      	ldr	r3, [r7, #20]
 800aef2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800aef4:	697b      	ldr	r3, [r7, #20]
 800aef6:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 800aef8:	6978      	ldr	r0, [r7, #20]
 800aefa:	f7ff fb01 	bl	800a500 <tcp_next_iss>
 800aefe:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 800af00:	697b      	ldr	r3, [r7, #20]
 800af02:	693a      	ldr	r2, [r7, #16]
 800af04:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->snd_nxt = iss;
 800af06:	697b      	ldr	r3, [r7, #20]
 800af08:	693a      	ldr	r2, [r7, #16]
 800af0a:	64da      	str	r2, [r3, #76]	; 0x4c
    npcb->lastack = iss;
 800af0c:	697b      	ldr	r3, [r7, #20]
 800af0e:	693a      	ldr	r2, [r7, #16]
 800af10:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 800af12:	697b      	ldr	r3, [r7, #20]
 800af14:	693a      	ldr	r2, [r7, #16]
 800af16:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800af18:	4b2d      	ldr	r3, [pc, #180]	; (800afd0 <tcp_listen_input+0x1a8>)
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	1e5a      	subs	r2, r3, #1
 800af1e:	697b      	ldr	r3, [r7, #20]
 800af20:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->callback_arg = pcb->callback_arg;
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	691a      	ldr	r2, [r3, #16]
 800af26:	697b      	ldr	r3, [r7, #20]
 800af28:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 800af2a:	697b      	ldr	r3, [r7, #20]
 800af2c:	687a      	ldr	r2, [r7, #4]
 800af2e:	679a      	str	r2, [r3, #120]	; 0x78
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	7a1b      	ldrb	r3, [r3, #8]
 800af34:	f003 030c 	and.w	r3, r3, #12
 800af38:	b2da      	uxtb	r2, r3
 800af3a:	697b      	ldr	r3, [r7, #20]
 800af3c:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 800af3e:	4b29      	ldr	r3, [pc, #164]	; (800afe4 <tcp_listen_input+0x1bc>)
 800af40:	681a      	ldr	r2, [r3, #0]
 800af42:	697b      	ldr	r3, [r7, #20]
 800af44:	60da      	str	r2, [r3, #12]
 800af46:	4a27      	ldr	r2, [pc, #156]	; (800afe4 <tcp_listen_input+0x1bc>)
 800af48:	697b      	ldr	r3, [r7, #20]
 800af4a:	6013      	str	r3, [r2, #0]
 800af4c:	f002 fd04 	bl	800d958 <tcp_timer_needed>
 800af50:	4b25      	ldr	r3, [pc, #148]	; (800afe8 <tcp_listen_input+0x1c0>)
 800af52:	2201      	movs	r2, #1
 800af54:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 800af56:	6978      	ldr	r0, [r7, #20]
 800af58:	f001 fd14 	bl	800c984 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 800af5c:	4b1d      	ldr	r3, [pc, #116]	; (800afd4 <tcp_listen_input+0x1ac>)
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	89db      	ldrh	r3, [r3, #14]
 800af62:	b29a      	uxth	r2, r3
 800af64:	697b      	ldr	r3, [r7, #20]
 800af66:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    npcb->snd_wnd_max = npcb->snd_wnd;
 800af6a:	697b      	ldr	r3, [r7, #20]
 800af6c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800af70:	697b      	ldr	r3, [r7, #20]
 800af72:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800af76:	697b      	ldr	r3, [r7, #20]
 800af78:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 800af7a:	697b      	ldr	r3, [r7, #20]
 800af7c:	3304      	adds	r3, #4
 800af7e:	4619      	mov	r1, r3
 800af80:	4610      	mov	r0, r2
 800af82:	f7ff fad5 	bl	800a530 <tcp_eff_send_mss_impl>
 800af86:	4603      	mov	r3, r0
 800af88:	461a      	mov	r2, r3
 800af8a:	697b      	ldr	r3, [r7, #20]
 800af8c:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800af8e:	2112      	movs	r1, #18
 800af90:	6978      	ldr	r0, [r7, #20]
 800af92:	f001 feaf 	bl	800ccf4 <tcp_enqueue_flags>
 800af96:	4603      	mov	r3, r0
 800af98:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 800af9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d004      	beq.n	800afac <tcp_listen_input+0x184>
      tcp_abandon(npcb, 0);
 800afa2:	2100      	movs	r1, #0
 800afa4:	6978      	ldr	r0, [r7, #20]
 800afa6:	f7fe fb51 	bl	800964c <tcp_abandon>
      return;
 800afaa:	e007      	b.n	800afbc <tcp_listen_input+0x194>
    tcp_output(npcb);
 800afac:	6978      	ldr	r0, [r7, #20]
 800afae:	f001 fff9 	bl	800cfa4 <tcp_output>
  return;
 800afb2:	bf00      	nop
 800afb4:	e001      	b.n	800afba <tcp_listen_input+0x192>
    return;
 800afb6:	bf00      	nop
 800afb8:	e000      	b.n	800afbc <tcp_listen_input+0x194>
  return;
 800afba:	bf00      	nop
}
 800afbc:	3718      	adds	r7, #24
 800afbe:	46bd      	mov	sp, r7
 800afc0:	bd80      	pop	{r7, pc}
 800afc2:	bf00      	nop
 800afc4:	2000026c 	.word	0x2000026c
 800afc8:	20000264 	.word	0x20000264
 800afcc:	2000026a 	.word	0x2000026a
 800afd0:	20000260 	.word	0x20000260
 800afd4:	20000250 	.word	0x20000250
 800afd8:	200003ac 	.word	0x200003ac
 800afdc:	200003b0 	.word	0x200003b0
 800afe0:	2000039c 	.word	0x2000039c
 800afe4:	200038ec 	.word	0x200038ec
 800afe8:	200038e8 	.word	0x200038e8

0800afec <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 800afec:	b580      	push	{r7, lr}
 800afee:	b084      	sub	sp, #16
 800aff0:	af02      	add	r7, sp, #8
 800aff2:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 800aff4:	4b29      	ldr	r3, [pc, #164]	; (800b09c <tcp_timewait_input+0xb0>)
 800aff6:	781b      	ldrb	r3, [r3, #0]
 800aff8:	f003 0304 	and.w	r3, r3, #4
 800affc:	2b00      	cmp	r3, #0
 800affe:	d147      	bne.n	800b090 <tcp_timewait_input+0xa4>
    return;
  }
  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 800b000:	4b26      	ldr	r3, [pc, #152]	; (800b09c <tcp_timewait_input+0xb0>)
 800b002:	781b      	ldrb	r3, [r3, #0]
 800b004:	f003 0302 	and.w	r3, r3, #2
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d027      	beq.n	800b05c <tcp_timewait_input+0x70>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 800b00c:	4b24      	ldr	r3, [pc, #144]	; (800b0a0 <tcp_timewait_input+0xb4>)
 800b00e:	681a      	ldr	r2, [r3, #0]
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b014:	1ad3      	subs	r3, r2, r3
 800b016:	2b00      	cmp	r3, #0
 800b018:	db2a      	blt.n	800b070 <tcp_timewait_input+0x84>
 800b01a:	4b21      	ldr	r3, [pc, #132]	; (800b0a0 <tcp_timewait_input+0xb4>)
 800b01c:	681a      	ldr	r2, [r3, #0]
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b022:	6879      	ldr	r1, [r7, #4]
 800b024:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800b026:	440b      	add	r3, r1
 800b028:	1ad3      	subs	r3, r2, r3
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	dc20      	bgt.n	800b070 <tcp_timewait_input+0x84>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800b02e:	4b1d      	ldr	r3, [pc, #116]	; (800b0a4 <tcp_timewait_input+0xb8>)
 800b030:	6818      	ldr	r0, [r3, #0]
 800b032:	4b1d      	ldr	r3, [pc, #116]	; (800b0a8 <tcp_timewait_input+0xbc>)
 800b034:	881b      	ldrh	r3, [r3, #0]
 800b036:	461a      	mov	r2, r3
 800b038:	4b19      	ldr	r3, [pc, #100]	; (800b0a0 <tcp_timewait_input+0xb4>)
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	18d1      	adds	r1, r2, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800b03e:	4b1b      	ldr	r3, [pc, #108]	; (800b0ac <tcp_timewait_input+0xc0>)
 800b040:	681b      	ldr	r3, [r3, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800b042:	885b      	ldrh	r3, [r3, #2]
 800b044:	b29b      	uxth	r3, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800b046:	4a19      	ldr	r2, [pc, #100]	; (800b0ac <tcp_timewait_input+0xc0>)
 800b048:	6812      	ldr	r2, [r2, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800b04a:	8812      	ldrh	r2, [r2, #0]
 800b04c:	b292      	uxth	r2, r2
 800b04e:	9201      	str	r2, [sp, #4]
 800b050:	9300      	str	r3, [sp, #0]
 800b052:	4b17      	ldr	r3, [pc, #92]	; (800b0b0 <tcp_timewait_input+0xc4>)
 800b054:	4a17      	ldr	r2, [pc, #92]	; (800b0b4 <tcp_timewait_input+0xc8>)
 800b056:	f002 fa2f 	bl	800d4b8 <tcp_rst>
      return;
 800b05a:	e01c      	b.n	800b096 <tcp_timewait_input+0xaa>
    }
  } else if (flags & TCP_FIN) {
 800b05c:	4b0f      	ldr	r3, [pc, #60]	; (800b09c <tcp_timewait_input+0xb0>)
 800b05e:	781b      	ldrb	r3, [r3, #0]
 800b060:	f003 0301 	and.w	r3, r3, #1
 800b064:	2b00      	cmp	r3, #0
 800b066:	d003      	beq.n	800b070 <tcp_timewait_input+0x84>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 800b068:	4b13      	ldr	r3, [pc, #76]	; (800b0b8 <tcp_timewait_input+0xcc>)
 800b06a:	681a      	ldr	r2, [r3, #0]
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 800b070:	4b0d      	ldr	r3, [pc, #52]	; (800b0a8 <tcp_timewait_input+0xbc>)
 800b072:	881b      	ldrh	r3, [r3, #0]
 800b074:	2b00      	cmp	r3, #0
 800b076:	d00d      	beq.n	800b094 <tcp_timewait_input+0xa8>
    /* Acknowledge data, FIN or out-of-window SYN */
    pcb->flags |= TF_ACK_NOW;
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	7e9b      	ldrb	r3, [r3, #26]
 800b07c:	f043 0302 	orr.w	r3, r3, #2
 800b080:	b2da      	uxtb	r2, r3
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	769a      	strb	r2, [r3, #26]
    tcp_output(pcb);
 800b086:	6878      	ldr	r0, [r7, #4]
 800b088:	f001 ff8c 	bl	800cfa4 <tcp_output>
  }
  return;
 800b08c:	bf00      	nop
 800b08e:	e001      	b.n	800b094 <tcp_timewait_input+0xa8>
    return;
 800b090:	bf00      	nop
 800b092:	e000      	b.n	800b096 <tcp_timewait_input+0xaa>
  return;
 800b094:	bf00      	nop
}
 800b096:	3708      	adds	r7, #8
 800b098:	46bd      	mov	sp, r7
 800b09a:	bd80      	pop	{r7, pc}
 800b09c:	2000026c 	.word	0x2000026c
 800b0a0:	20000260 	.word	0x20000260
 800b0a4:	20000264 	.word	0x20000264
 800b0a8:	2000026a 	.word	0x2000026a
 800b0ac:	20000250 	.word	0x20000250
 800b0b0:	200003ac 	.word	0x200003ac
 800b0b4:	200003b0 	.word	0x200003b0
 800b0b8:	200038f0 	.word	0x200038f0

0800b0bc <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 800b0bc:	b580      	push	{r7, lr}
 800b0be:	b08a      	sub	sp, #40	; 0x28
 800b0c0:	af02      	add	r7, sp, #8
 800b0c2:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 800b0c4:	2300      	movs	r3, #0
 800b0c6:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 800b0c8:	2300      	movs	r3, #0
 800b0ca:	76bb      	strb	r3, [r7, #26]

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 800b0cc:	4ba4      	ldr	r3, [pc, #656]	; (800b360 <tcp_process+0x2a4>)
 800b0ce:	781b      	ldrb	r3, [r3, #0]
 800b0d0:	f003 0304 	and.w	r3, r3, #4
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d04e      	beq.n	800b176 <tcp_process+0xba>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	7d1b      	ldrb	r3, [r3, #20]
 800b0dc:	2b02      	cmp	r3, #2
 800b0de:	d108      	bne.n	800b0f2 <tcp_process+0x36>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b0e4:	4b9f      	ldr	r3, [pc, #636]	; (800b364 <tcp_process+0x2a8>)
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	429a      	cmp	r2, r3
 800b0ea:	d123      	bne.n	800b134 <tcp_process+0x78>
        acceptable = 1;
 800b0ec:	2301      	movs	r3, #1
 800b0ee:	76fb      	strb	r3, [r7, #27]
 800b0f0:	e020      	b.n	800b134 <tcp_process+0x78>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b0f6:	4b9c      	ldr	r3, [pc, #624]	; (800b368 <tcp_process+0x2ac>)
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	429a      	cmp	r2, r3
 800b0fc:	d102      	bne.n	800b104 <tcp_process+0x48>
        acceptable = 1;
 800b0fe:	2301      	movs	r3, #1
 800b100:	76fb      	strb	r3, [r7, #27]
 800b102:	e017      	b.n	800b134 <tcp_process+0x78>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800b104:	4b98      	ldr	r3, [pc, #608]	; (800b368 <tcp_process+0x2ac>)
 800b106:	681a      	ldr	r2, [r3, #0]
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b10c:	1ad3      	subs	r3, r2, r3
 800b10e:	2b00      	cmp	r3, #0
 800b110:	db10      	blt.n	800b134 <tcp_process+0x78>
 800b112:	4b95      	ldr	r3, [pc, #596]	; (800b368 <tcp_process+0x2ac>)
 800b114:	681a      	ldr	r2, [r3, #0]
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b11a:	6879      	ldr	r1, [r7, #4]
 800b11c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800b11e:	440b      	add	r3, r1
 800b120:	1ad3      	subs	r3, r2, r3
 800b122:	2b00      	cmp	r3, #0
 800b124:	dc06      	bgt.n	800b134 <tcp_process+0x78>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we only send an ACK
           and wait for a re-send with matching sequence number.
           This violates RFC 793, but is required to protection against
           CVE-2004-0230 (RST spoofing attack). */
        tcp_ack_now(pcb);
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	7e9b      	ldrb	r3, [r3, #26]
 800b12a:	f043 0302 	orr.w	r3, r3, #2
 800b12e:	b2da      	uxtb	r2, r3
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	769a      	strb	r2, [r3, #26]
      }
    }

    if (acceptable) {
 800b134:	7efb      	ldrb	r3, [r7, #27]
 800b136:	2b00      	cmp	r3, #0
 800b138:	d01b      	beq.n	800b172 <tcp_process+0xb6>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	7d1b      	ldrb	r3, [r3, #20]
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d106      	bne.n	800b150 <tcp_process+0x94>
 800b142:	4b8a      	ldr	r3, [pc, #552]	; (800b36c <tcp_process+0x2b0>)
 800b144:	f240 22e7 	movw	r2, #743	; 0x2e7
 800b148:	4989      	ldr	r1, [pc, #548]	; (800b370 <tcp_process+0x2b4>)
 800b14a:	488a      	ldr	r0, [pc, #552]	; (800b374 <tcp_process+0x2b8>)
 800b14c:	f009 fae2 	bl	8014714 <iprintf>
      recv_flags |= TF_RESET;
 800b150:	4b89      	ldr	r3, [pc, #548]	; (800b378 <tcp_process+0x2bc>)
 800b152:	781b      	ldrb	r3, [r3, #0]
 800b154:	f043 0308 	orr.w	r3, r3, #8
 800b158:	b2da      	uxtb	r2, r3
 800b15a:	4b87      	ldr	r3, [pc, #540]	; (800b378 <tcp_process+0x2bc>)
 800b15c:	701a      	strb	r2, [r3, #0]
      pcb->flags &= ~TF_ACK_DELAY;
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	7e9b      	ldrb	r3, [r3, #26]
 800b162:	f023 0301 	bic.w	r3, r3, #1
 800b166:	b2da      	uxtb	r2, r3
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	769a      	strb	r2, [r3, #26]
      return ERR_RST;
 800b16c:	f06f 030d 	mvn.w	r3, #13
 800b170:	e34d      	b.n	800b80e <tcp_process+0x752>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
       seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
       seqno, pcb->rcv_nxt));
      return ERR_OK;
 800b172:	2300      	movs	r3, #0
 800b174:	e34b      	b.n	800b80e <tcp_process+0x752>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 800b176:	4b7a      	ldr	r3, [pc, #488]	; (800b360 <tcp_process+0x2a4>)
 800b178:	781b      	ldrb	r3, [r3, #0]
 800b17a:	f003 0302 	and.w	r3, r3, #2
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d010      	beq.n	800b1a4 <tcp_process+0xe8>
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	7d1b      	ldrb	r3, [r3, #20]
 800b186:	2b02      	cmp	r3, #2
 800b188:	d00c      	beq.n	800b1a4 <tcp_process+0xe8>
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	7d1b      	ldrb	r3, [r3, #20]
 800b18e:	2b03      	cmp	r3, #3
 800b190:	d008      	beq.n	800b1a4 <tcp_process+0xe8>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	7e9b      	ldrb	r3, [r3, #26]
 800b196:	f043 0302 	orr.w	r3, r3, #2
 800b19a:	b2da      	uxtb	r2, r3
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	769a      	strb	r2, [r3, #26]
    return ERR_OK;
 800b1a0:	2300      	movs	r3, #0
 800b1a2:	e334      	b.n	800b80e <tcp_process+0x752>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	7e9b      	ldrb	r3, [r3, #26]
 800b1a8:	f003 0310 	and.w	r3, r3, #16
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d103      	bne.n	800b1b8 <tcp_process+0xfc>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 800b1b0:	4b72      	ldr	r3, [pc, #456]	; (800b37c <tcp_process+0x2c0>)
 800b1b2:	681a      	ldr	r2, [r3, #0]
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	2200      	movs	r2, #0
 800b1bc:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96

  tcp_parseopt(pcb);
 800b1c0:	6878      	ldr	r0, [r7, #4]
 800b1c2:	f001 fbdf 	bl	800c984 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	7d1b      	ldrb	r3, [r3, #20]
 800b1ca:	3b02      	subs	r3, #2
 800b1cc:	2b07      	cmp	r3, #7
 800b1ce:	f200 830e 	bhi.w	800b7ee <tcp_process+0x732>
 800b1d2:	a201      	add	r2, pc, #4	; (adr r2, 800b1d8 <tcp_process+0x11c>)
 800b1d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1d8:	0800b1f9 	.word	0x0800b1f9
 800b1dc:	0800b3f1 	.word	0x0800b3f1
 800b1e0:	0800b549 	.word	0x0800b549
 800b1e4:	0800b573 	.word	0x0800b573
 800b1e8:	0800b69d 	.word	0x0800b69d
 800b1ec:	0800b549 	.word	0x0800b549
 800b1f0:	0800b729 	.word	0x0800b729
 800b1f4:	0800b7b9 	.word	0x0800b7b9
  case SYN_SENT:
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
     pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    /* received SYN ACK with expected sequence number? */
    if ((flags & TCP_ACK) && (flags & TCP_SYN)
 800b1f8:	4b59      	ldr	r3, [pc, #356]	; (800b360 <tcp_process+0x2a4>)
 800b1fa:	781b      	ldrb	r3, [r3, #0]
 800b1fc:	f003 0310 	and.w	r3, r3, #16
 800b200:	2b00      	cmp	r3, #0
 800b202:	f000 80cb 	beq.w	800b39c <tcp_process+0x2e0>
 800b206:	4b56      	ldr	r3, [pc, #344]	; (800b360 <tcp_process+0x2a4>)
 800b208:	781b      	ldrb	r3, [r3, #0]
 800b20a:	f003 0302 	and.w	r3, r3, #2
 800b20e:	2b00      	cmp	r3, #0
 800b210:	f000 80c4 	beq.w	800b39c <tcp_process+0x2e0>
        && (ackno == pcb->lastack + 1)) {
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b218:	1c5a      	adds	r2, r3, #1
 800b21a:	4b52      	ldr	r3, [pc, #328]	; (800b364 <tcp_process+0x2a8>)
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	429a      	cmp	r2, r3
 800b220:	f040 80bc 	bne.w	800b39c <tcp_process+0x2e0>
      pcb->rcv_nxt = seqno + 1;
 800b224:	4b50      	ldr	r3, [pc, #320]	; (800b368 <tcp_process+0x2ac>)
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	1c5a      	adds	r2, r3, #1
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	625a      	str	r2, [r3, #36]	; 0x24
      pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	62da      	str	r2, [r3, #44]	; 0x2c
      pcb->lastack = ackno;
 800b236:	4b4b      	ldr	r3, [pc, #300]	; (800b364 <tcp_process+0x2a8>)
 800b238:	681a      	ldr	r2, [r3, #0]
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	645a      	str	r2, [r3, #68]	; 0x44
      pcb->snd_wnd = tcphdr->wnd;
 800b23e:	4b50      	ldr	r3, [pc, #320]	; (800b380 <tcp_process+0x2c4>)
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	89db      	ldrh	r3, [r3, #14]
 800b244:	b29a      	uxth	r2, r3
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
      pcb->snd_wnd_max = pcb->snd_wnd;
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800b258:	4b43      	ldr	r3, [pc, #268]	; (800b368 <tcp_process+0x2ac>)
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	1e5a      	subs	r2, r3, #1
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	651a      	str	r2, [r3, #80]	; 0x50
      pcb->state = ESTABLISHED;
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	2204      	movs	r2, #4
 800b266:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
      pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	3304      	adds	r3, #4
 800b270:	4619      	mov	r1, r3
 800b272:	4610      	mov	r0, r2
 800b274:	f7ff f95c 	bl	800a530 <tcp_eff_send_mss_impl>
 800b278:	4603      	mov	r3, r0
 800b27a:	461a      	mov	r2, r3
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

      pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800b284:	005b      	lsls	r3, r3, #1
 800b286:	f241 121c 	movw	r2, #4380	; 0x111c
 800b28a:	429a      	cmp	r2, r3
 800b28c:	bf38      	it	cc
 800b28e:	461a      	movcc	r2, r3
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800b294:	009b      	lsls	r3, r3, #2
 800b296:	4293      	cmp	r3, r2
 800b298:	bf28      	it	cs
 800b29a:	4613      	movcs	r3, r2
 800b29c:	b29a      	uxth	r2, r3
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                   " ssthresh %"TCPWNDSIZE_F"\n",
                                   pcb->cwnd, pcb->ssthresh));
      LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d106      	bne.n	800b2bc <tcp_process+0x200>
 800b2ae:	4b2f      	ldr	r3, [pc, #188]	; (800b36c <tcp_process+0x2b0>)
 800b2b0:	f240 321a 	movw	r2, #794	; 0x31a
 800b2b4:	4933      	ldr	r1, [pc, #204]	; (800b384 <tcp_process+0x2c8>)
 800b2b6:	482f      	ldr	r0, [pc, #188]	; (800b374 <tcp_process+0x2b8>)
 800b2b8:	f009 fa2c 	bl	8014714 <iprintf>
      --pcb->snd_queuelen;
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800b2c2:	3b01      	subs	r3, #1
 800b2c4:	b29a      	uxth	r2, r3
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
      rseg = pcb->unacked;
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b2d0:	61fb      	str	r3, [r7, #28]
      if (rseg == NULL) {
 800b2d2:	69fb      	ldr	r3, [r7, #28]
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d111      	bne.n	800b2fc <tcp_process+0x240>
        /* might happen if tcp_output fails in tcp_rexmit_rto()
           in which case the segment is on the unsent list */
        rseg = pcb->unsent;
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b2dc:	61fb      	str	r3, [r7, #28]
        LWIP_ASSERT("no segment to free", rseg != NULL);
 800b2de:	69fb      	ldr	r3, [r7, #28]
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d106      	bne.n	800b2f2 <tcp_process+0x236>
 800b2e4:	4b21      	ldr	r3, [pc, #132]	; (800b36c <tcp_process+0x2b0>)
 800b2e6:	f240 3222 	movw	r2, #802	; 0x322
 800b2ea:	4927      	ldr	r1, [pc, #156]	; (800b388 <tcp_process+0x2cc>)
 800b2ec:	4821      	ldr	r0, [pc, #132]	; (800b374 <tcp_process+0x2b8>)
 800b2ee:	f009 fa11 	bl	8014714 <iprintf>
        pcb->unsent = rseg->next;
 800b2f2:	69fb      	ldr	r3, [r7, #28]
 800b2f4:	681a      	ldr	r2, [r3, #0]
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	669a      	str	r2, [r3, #104]	; 0x68
 800b2fa:	e003      	b.n	800b304 <tcp_process+0x248>
      } else {
        pcb->unacked = rseg->next;
 800b2fc:	69fb      	ldr	r3, [r7, #28]
 800b2fe:	681a      	ldr	r2, [r3, #0]
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      tcp_seg_free(rseg);
 800b304:	69f8      	ldr	r0, [r7, #28]
 800b306:	f7fe fea8 	bl	800a05a <tcp_seg_free>

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d104      	bne.n	800b31c <tcp_process+0x260>
        pcb->rtime = -1;
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b318:	861a      	strh	r2, [r3, #48]	; 0x30
 800b31a:	e006      	b.n	800b32a <tcp_process+0x26e>
      } else {
        pcb->rtime = 0;
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	2200      	movs	r2, #0
 800b320:	861a      	strh	r2, [r3, #48]	; 0x30
        pcb->nrtx = 0;
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	2200      	movs	r2, #0
 800b326:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      }

      /* Call the user specified function to call when successfully
       * connected. */
      TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b330:	2b00      	cmp	r3, #0
 800b332:	d00a      	beq.n	800b34a <tcp_process+0x28e>
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b33a:	687a      	ldr	r2, [r7, #4]
 800b33c:	6910      	ldr	r0, [r2, #16]
 800b33e:	2200      	movs	r2, #0
 800b340:	6879      	ldr	r1, [r7, #4]
 800b342:	4798      	blx	r3
 800b344:	4603      	mov	r3, r0
 800b346:	76bb      	strb	r3, [r7, #26]
 800b348:	e001      	b.n	800b34e <tcp_process+0x292>
 800b34a:	2300      	movs	r3, #0
 800b34c:	76bb      	strb	r3, [r7, #26]
      if (err == ERR_ABRT) {
 800b34e:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800b352:	f113 0f0d 	cmn.w	r3, #13
 800b356:	d119      	bne.n	800b38c <tcp_process+0x2d0>
        return ERR_ABRT;
 800b358:	f06f 030c 	mvn.w	r3, #12
 800b35c:	e257      	b.n	800b80e <tcp_process+0x752>
 800b35e:	bf00      	nop
 800b360:	2000026c 	.word	0x2000026c
 800b364:	20000264 	.word	0x20000264
 800b368:	20000260 	.word	0x20000260
 800b36c:	080160f0 	.word	0x080160f0
 800b370:	080162a8 	.word	0x080162a8
 800b374:	08016134 	.word	0x08016134
 800b378:	2000026d 	.word	0x2000026d
 800b37c:	200038f0 	.word	0x200038f0
 800b380:	20000250 	.word	0x20000250
 800b384:	080162c8 	.word	0x080162c8
 800b388:	080162e0 	.word	0x080162e0
      }
      tcp_ack_now(pcb);
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	7e9b      	ldrb	r3, [r3, #26]
 800b390:	f043 0302 	orr.w	r3, r3, #2
 800b394:	b2da      	uxtb	r2, r3
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	769a      	strb	r2, [r3, #26]
      if (pcb->nrtx < TCP_SYNMAXRTX) {
        pcb->rtime = 0;
        tcp_rexmit_rto(pcb);
      }
    }
    break;
 800b39a:	e22a      	b.n	800b7f2 <tcp_process+0x736>
    else if (flags & TCP_ACK) {
 800b39c:	4b9f      	ldr	r3, [pc, #636]	; (800b61c <tcp_process+0x560>)
 800b39e:	781b      	ldrb	r3, [r3, #0]
 800b3a0:	f003 0310 	and.w	r3, r3, #16
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	f000 8224 	beq.w	800b7f2 <tcp_process+0x736>
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800b3aa:	4b9d      	ldr	r3, [pc, #628]	; (800b620 <tcp_process+0x564>)
 800b3ac:	6818      	ldr	r0, [r3, #0]
 800b3ae:	4b9d      	ldr	r3, [pc, #628]	; (800b624 <tcp_process+0x568>)
 800b3b0:	881b      	ldrh	r3, [r3, #0]
 800b3b2:	461a      	mov	r2, r3
 800b3b4:	4b9c      	ldr	r3, [pc, #624]	; (800b628 <tcp_process+0x56c>)
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	18d1      	adds	r1, r2, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800b3ba:	4b9c      	ldr	r3, [pc, #624]	; (800b62c <tcp_process+0x570>)
 800b3bc:	681b      	ldr	r3, [r3, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800b3be:	885b      	ldrh	r3, [r3, #2]
 800b3c0:	b29b      	uxth	r3, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800b3c2:	4a9a      	ldr	r2, [pc, #616]	; (800b62c <tcp_process+0x570>)
 800b3c4:	6812      	ldr	r2, [r2, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800b3c6:	8812      	ldrh	r2, [r2, #0]
 800b3c8:	b292      	uxth	r2, r2
 800b3ca:	9201      	str	r2, [sp, #4]
 800b3cc:	9300      	str	r3, [sp, #0]
 800b3ce:	4b98      	ldr	r3, [pc, #608]	; (800b630 <tcp_process+0x574>)
 800b3d0:	4a98      	ldr	r2, [pc, #608]	; (800b634 <tcp_process+0x578>)
 800b3d2:	f002 f871 	bl	800d4b8 <tcp_rst>
      if (pcb->nrtx < TCP_SYNMAXRTX) {
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800b3dc:	2b05      	cmp	r3, #5
 800b3de:	f200 8208 	bhi.w	800b7f2 <tcp_process+0x736>
        pcb->rtime = 0;
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	2200      	movs	r2, #0
 800b3e6:	861a      	strh	r2, [r3, #48]	; 0x30
        tcp_rexmit_rto(pcb);
 800b3e8:	6878      	ldr	r0, [r7, #4]
 800b3ea:	f002 f8db 	bl	800d5a4 <tcp_rexmit_rto>
    break;
 800b3ee:	e200      	b.n	800b7f2 <tcp_process+0x736>
  case SYN_RCVD:
    if (flags & TCP_ACK) {
 800b3f0:	4b8a      	ldr	r3, [pc, #552]	; (800b61c <tcp_process+0x560>)
 800b3f2:	781b      	ldrb	r3, [r3, #0]
 800b3f4:	f003 0310 	and.w	r3, r3, #16
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	f000 8091 	beq.w	800b520 <tcp_process+0x464>
      /* expected ACK number? */
      if (TCP_SEQ_BETWEEN(ackno, pcb->lastack+1, pcb->snd_nxt)) {
 800b3fe:	4b88      	ldr	r3, [pc, #544]	; (800b620 <tcp_process+0x564>)
 800b400:	681a      	ldr	r2, [r3, #0]
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b406:	1ad3      	subs	r3, r2, r3
 800b408:	3b01      	subs	r3, #1
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	db71      	blt.n	800b4f2 <tcp_process+0x436>
 800b40e:	4b84      	ldr	r3, [pc, #528]	; (800b620 <tcp_process+0x564>)
 800b410:	681a      	ldr	r2, [r3, #0]
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b416:	1ad3      	subs	r3, r2, r3
 800b418:	2b00      	cmp	r3, #0
 800b41a:	dc6a      	bgt.n	800b4f2 <tcp_process+0x436>
        pcb->state = ESTABLISHED;
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	2204      	movs	r2, #4
 800b420:	751a      	strb	r2, [r3, #20]
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
#if LWIP_CALLBACK_API
        LWIP_ASSERT("pcb->listener->accept != NULL",
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b426:	2b00      	cmp	r3, #0
 800b428:	d00b      	beq.n	800b442 <tcp_process+0x386>
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b42e:	699b      	ldr	r3, [r3, #24]
 800b430:	2b00      	cmp	r3, #0
 800b432:	d106      	bne.n	800b442 <tcp_process+0x386>
 800b434:	4b80      	ldr	r3, [pc, #512]	; (800b638 <tcp_process+0x57c>)
 800b436:	f240 3251 	movw	r2, #849	; 0x351
 800b43a:	4980      	ldr	r1, [pc, #512]	; (800b63c <tcp_process+0x580>)
 800b43c:	4880      	ldr	r0, [pc, #512]	; (800b640 <tcp_process+0x584>)
 800b43e:	f009 f969 	bl	8014714 <iprintf>
          (pcb->listener == NULL) || (pcb->listener->accept != NULL));
#endif
        if (pcb->listener == NULL) {
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b446:	2b00      	cmp	r3, #0
 800b448:	d102      	bne.n	800b450 <tcp_process+0x394>
          /* listen pcb might be closed by now */
          err = ERR_VAL;
 800b44a:	23fa      	movs	r3, #250	; 0xfa
 800b44c:	76bb      	strb	r3, [r7, #26]
 800b44e:	e011      	b.n	800b474 <tcp_process+0x3b8>
        } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
        {
          tcp_backlog_accepted(pcb);
          /* Call the accept function. */
          TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b454:	699b      	ldr	r3, [r3, #24]
 800b456:	2b00      	cmp	r3, #0
 800b458:	d00a      	beq.n	800b470 <tcp_process+0x3b4>
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b45e:	699b      	ldr	r3, [r3, #24]
 800b460:	687a      	ldr	r2, [r7, #4]
 800b462:	6910      	ldr	r0, [r2, #16]
 800b464:	2200      	movs	r2, #0
 800b466:	6879      	ldr	r1, [r7, #4]
 800b468:	4798      	blx	r3
 800b46a:	4603      	mov	r3, r0
 800b46c:	76bb      	strb	r3, [r7, #26]
 800b46e:	e001      	b.n	800b474 <tcp_process+0x3b8>
 800b470:	23f0      	movs	r3, #240	; 0xf0
 800b472:	76bb      	strb	r3, [r7, #26]
        }
        if (err != ERR_OK) {
 800b474:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d00a      	beq.n	800b492 <tcp_process+0x3d6>
          /* If the accept function returns with an error, we abort
           * the connection. */
          /* Already aborted? */
          if (err != ERR_ABRT) {
 800b47c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800b480:	f113 0f0d 	cmn.w	r3, #13
 800b484:	d002      	beq.n	800b48c <tcp_process+0x3d0>
            tcp_abort(pcb);
 800b486:	6878      	ldr	r0, [r7, #4]
 800b488:	f7fe f992 	bl	80097b0 <tcp_abort>
          }
          return ERR_ABRT;
 800b48c:	f06f 030c 	mvn.w	r3, #12
 800b490:	e1bd      	b.n	800b80e <tcp_process+0x752>
        }
        /* If there was any data contained within this ACK,
         * we'd better pass it on to the application as well. */
        tcp_receive(pcb);
 800b492:	6878      	ldr	r0, [r7, #4]
 800b494:	f000 fa42 	bl	800b91c <tcp_receive>

        /* Prevent ACK for SYN to generate a sent event */
        if (recv_acked != 0) {
 800b498:	4b6a      	ldr	r3, [pc, #424]	; (800b644 <tcp_process+0x588>)
 800b49a:	881b      	ldrh	r3, [r3, #0]
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d005      	beq.n	800b4ac <tcp_process+0x3f0>
          recv_acked--;
 800b4a0:	4b68      	ldr	r3, [pc, #416]	; (800b644 <tcp_process+0x588>)
 800b4a2:	881b      	ldrh	r3, [r3, #0]
 800b4a4:	3b01      	subs	r3, #1
 800b4a6:	b29a      	uxth	r2, r3
 800b4a8:	4b66      	ldr	r3, [pc, #408]	; (800b644 <tcp_process+0x588>)
 800b4aa:	801a      	strh	r2, [r3, #0]
        }

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800b4b0:	005b      	lsls	r3, r3, #1
 800b4b2:	f241 121c 	movw	r2, #4380	; 0x111c
 800b4b6:	429a      	cmp	r2, r3
 800b4b8:	bf38      	it	cc
 800b4ba:	461a      	movcc	r2, r3
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800b4c0:	009b      	lsls	r3, r3, #2
 800b4c2:	4293      	cmp	r3, r2
 800b4c4:	bf28      	it	cs
 800b4c6:	4613      	movcs	r3, r2
 800b4c8:	b29a      	uxth	r2, r3
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));

        if (recv_flags & TF_GOT_FIN) {
 800b4d0:	4b5d      	ldr	r3, [pc, #372]	; (800b648 <tcp_process+0x58c>)
 800b4d2:	781b      	ldrb	r3, [r3, #0]
 800b4d4:	f003 0320 	and.w	r3, r3, #32
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d034      	beq.n	800b546 <tcp_process+0x48a>
          tcp_ack_now(pcb);
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	7e9b      	ldrb	r3, [r3, #26]
 800b4e0:	f043 0302 	orr.w	r3, r3, #2
 800b4e4:	b2da      	uxtb	r2, r3
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	769a      	strb	r2, [r3, #26]
          pcb->state = CLOSE_WAIT;
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	2207      	movs	r2, #7
 800b4ee:	751a      	strb	r2, [r3, #20]
        if (recv_flags & TF_GOT_FIN) {
 800b4f0:	e029      	b.n	800b546 <tcp_process+0x48a>
        }
      } else {
        /* incorrect ACK number, send RST */
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800b4f2:	4b4b      	ldr	r3, [pc, #300]	; (800b620 <tcp_process+0x564>)
 800b4f4:	6818      	ldr	r0, [r3, #0]
 800b4f6:	4b4b      	ldr	r3, [pc, #300]	; (800b624 <tcp_process+0x568>)
 800b4f8:	881b      	ldrh	r3, [r3, #0]
 800b4fa:	461a      	mov	r2, r3
 800b4fc:	4b4a      	ldr	r3, [pc, #296]	; (800b628 <tcp_process+0x56c>)
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	18d1      	adds	r1, r2, r3
          ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800b502:	4b4a      	ldr	r3, [pc, #296]	; (800b62c <tcp_process+0x570>)
 800b504:	681b      	ldr	r3, [r3, #0]
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800b506:	885b      	ldrh	r3, [r3, #2]
 800b508:	b29b      	uxth	r3, r3
          ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800b50a:	4a48      	ldr	r2, [pc, #288]	; (800b62c <tcp_process+0x570>)
 800b50c:	6812      	ldr	r2, [r2, #0]
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800b50e:	8812      	ldrh	r2, [r2, #0]
 800b510:	b292      	uxth	r2, r2
 800b512:	9201      	str	r2, [sp, #4]
 800b514:	9300      	str	r3, [sp, #0]
 800b516:	4b46      	ldr	r3, [pc, #280]	; (800b630 <tcp_process+0x574>)
 800b518:	4a46      	ldr	r2, [pc, #280]	; (800b634 <tcp_process+0x578>)
 800b51a:	f001 ffcd 	bl	800d4b8 <tcp_rst>
      }
    } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
      /* Looks like another copy of the SYN - retransmit our SYN-ACK */
      tcp_rexmit(pcb);
    }
    break;
 800b51e:	e16a      	b.n	800b7f6 <tcp_process+0x73a>
    } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 800b520:	4b3e      	ldr	r3, [pc, #248]	; (800b61c <tcp_process+0x560>)
 800b522:	781b      	ldrb	r3, [r3, #0]
 800b524:	f003 0302 	and.w	r3, r3, #2
 800b528:	2b00      	cmp	r3, #0
 800b52a:	f000 8164 	beq.w	800b7f6 <tcp_process+0x73a>
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b532:	1e5a      	subs	r2, r3, #1
 800b534:	4b3c      	ldr	r3, [pc, #240]	; (800b628 <tcp_process+0x56c>)
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	429a      	cmp	r2, r3
 800b53a:	f040 815c 	bne.w	800b7f6 <tcp_process+0x73a>
      tcp_rexmit(pcb);
 800b53e:	6878      	ldr	r0, [r7, #4]
 800b540:	f002 f866 	bl	800d610 <tcp_rexmit>
    break;
 800b544:	e157      	b.n	800b7f6 <tcp_process+0x73a>
 800b546:	e156      	b.n	800b7f6 <tcp_process+0x73a>
  case CLOSE_WAIT:
    /* FALLTHROUGH */
  case ESTABLISHED:
    tcp_receive(pcb);
 800b548:	6878      	ldr	r0, [r7, #4]
 800b54a:	f000 f9e7 	bl	800b91c <tcp_receive>
    if (recv_flags & TF_GOT_FIN) { /* passive close */
 800b54e:	4b3e      	ldr	r3, [pc, #248]	; (800b648 <tcp_process+0x58c>)
 800b550:	781b      	ldrb	r3, [r3, #0]
 800b552:	f003 0320 	and.w	r3, r3, #32
 800b556:	2b00      	cmp	r3, #0
 800b558:	f000 814f 	beq.w	800b7fa <tcp_process+0x73e>
      tcp_ack_now(pcb);
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	7e9b      	ldrb	r3, [r3, #26]
 800b560:	f043 0302 	orr.w	r3, r3, #2
 800b564:	b2da      	uxtb	r2, r3
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	769a      	strb	r2, [r3, #26]
      pcb->state = CLOSE_WAIT;
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	2207      	movs	r2, #7
 800b56e:	751a      	strb	r2, [r3, #20]
    }
    break;
 800b570:	e143      	b.n	800b7fa <tcp_process+0x73e>
  case FIN_WAIT_1:
    tcp_receive(pcb);
 800b572:	6878      	ldr	r0, [r7, #4]
 800b574:	f000 f9d2 	bl	800b91c <tcp_receive>
    if (recv_flags & TF_GOT_FIN) {
 800b578:	4b33      	ldr	r3, [pc, #204]	; (800b648 <tcp_process+0x58c>)
 800b57a:	781b      	ldrb	r3, [r3, #0]
 800b57c:	f003 0320 	and.w	r3, r3, #32
 800b580:	2b00      	cmp	r3, #0
 800b582:	d074      	beq.n	800b66e <tcp_process+0x5b2>
      if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800b584:	4b25      	ldr	r3, [pc, #148]	; (800b61c <tcp_process+0x560>)
 800b586:	781b      	ldrb	r3, [r3, #0]
 800b588:	f003 0310 	and.w	r3, r3, #16
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d063      	beq.n	800b658 <tcp_process+0x59c>
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b594:	4b22      	ldr	r3, [pc, #136]	; (800b620 <tcp_process+0x564>)
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	429a      	cmp	r2, r3
 800b59a:	d15d      	bne.n	800b658 <tcp_process+0x59c>
          pcb->unsent == NULL) {
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
      if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d159      	bne.n	800b658 <tcp_process+0x59c>
        LWIP_DEBUGF(TCP_DEBUG,
          ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	7e9b      	ldrb	r3, [r3, #26]
 800b5a8:	f043 0302 	orr.w	r3, r3, #2
 800b5ac:	b2da      	uxtb	r2, r3
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	769a      	strb	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 800b5b2:	6878      	ldr	r0, [r7, #4]
 800b5b4:	f7fe fee6 	bl	800a384 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800b5b8:	4b24      	ldr	r3, [pc, #144]	; (800b64c <tcp_process+0x590>)
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	687a      	ldr	r2, [r7, #4]
 800b5be:	429a      	cmp	r2, r3
 800b5c0:	d105      	bne.n	800b5ce <tcp_process+0x512>
 800b5c2:	4b22      	ldr	r3, [pc, #136]	; (800b64c <tcp_process+0x590>)
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	68db      	ldr	r3, [r3, #12]
 800b5c8:	4a20      	ldr	r2, [pc, #128]	; (800b64c <tcp_process+0x590>)
 800b5ca:	6013      	str	r3, [r2, #0]
 800b5cc:	e013      	b.n	800b5f6 <tcp_process+0x53a>
 800b5ce:	4b1f      	ldr	r3, [pc, #124]	; (800b64c <tcp_process+0x590>)
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	617b      	str	r3, [r7, #20]
 800b5d4:	e00c      	b.n	800b5f0 <tcp_process+0x534>
 800b5d6:	697b      	ldr	r3, [r7, #20]
 800b5d8:	68db      	ldr	r3, [r3, #12]
 800b5da:	687a      	ldr	r2, [r7, #4]
 800b5dc:	429a      	cmp	r2, r3
 800b5de:	d104      	bne.n	800b5ea <tcp_process+0x52e>
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	68da      	ldr	r2, [r3, #12]
 800b5e4:	697b      	ldr	r3, [r7, #20]
 800b5e6:	60da      	str	r2, [r3, #12]
 800b5e8:	e005      	b.n	800b5f6 <tcp_process+0x53a>
 800b5ea:	697b      	ldr	r3, [r7, #20]
 800b5ec:	68db      	ldr	r3, [r3, #12]
 800b5ee:	617b      	str	r3, [r7, #20]
 800b5f0:	697b      	ldr	r3, [r7, #20]
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d1ef      	bne.n	800b5d6 <tcp_process+0x51a>
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	2200      	movs	r2, #0
 800b5fa:	60da      	str	r2, [r3, #12]
 800b5fc:	4b14      	ldr	r3, [pc, #80]	; (800b650 <tcp_process+0x594>)
 800b5fe:	2201      	movs	r2, #1
 800b600:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	220a      	movs	r2, #10
 800b606:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800b608:	4b12      	ldr	r3, [pc, #72]	; (800b654 <tcp_process+0x598>)
 800b60a:	681a      	ldr	r2, [r3, #0]
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	60da      	str	r2, [r3, #12]
 800b610:	4a10      	ldr	r2, [pc, #64]	; (800b654 <tcp_process+0x598>)
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	6013      	str	r3, [r2, #0]
 800b616:	f002 f99f 	bl	800d958 <tcp_timer_needed>
      }
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
               pcb->unsent == NULL) {
      pcb->state = FIN_WAIT_2;
    }
    break;
 800b61a:	e0f0      	b.n	800b7fe <tcp_process+0x742>
 800b61c:	2000026c 	.word	0x2000026c
 800b620:	20000264 	.word	0x20000264
 800b624:	2000026a 	.word	0x2000026a
 800b628:	20000260 	.word	0x20000260
 800b62c:	20000250 	.word	0x20000250
 800b630:	200003ac 	.word	0x200003ac
 800b634:	200003b0 	.word	0x200003b0
 800b638:	080160f0 	.word	0x080160f0
 800b63c:	080162f4 	.word	0x080162f4
 800b640:	08016134 	.word	0x08016134
 800b644:	20000268 	.word	0x20000268
 800b648:	2000026d 	.word	0x2000026d
 800b64c:	200038ec 	.word	0x200038ec
 800b650:	200038e8 	.word	0x200038e8
 800b654:	200038fc 	.word	0x200038fc
        tcp_ack_now(pcb);
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	7e9b      	ldrb	r3, [r3, #26]
 800b65c:	f043 0302 	orr.w	r3, r3, #2
 800b660:	b2da      	uxtb	r2, r3
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	769a      	strb	r2, [r3, #26]
        pcb->state = CLOSING;
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	2208      	movs	r2, #8
 800b66a:	751a      	strb	r2, [r3, #20]
    break;
 800b66c:	e0c7      	b.n	800b7fe <tcp_process+0x742>
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800b66e:	4b6a      	ldr	r3, [pc, #424]	; (800b818 <tcp_process+0x75c>)
 800b670:	781b      	ldrb	r3, [r3, #0]
 800b672:	f003 0310 	and.w	r3, r3, #16
 800b676:	2b00      	cmp	r3, #0
 800b678:	f000 80c1 	beq.w	800b7fe <tcp_process+0x742>
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b680:	4b66      	ldr	r3, [pc, #408]	; (800b81c <tcp_process+0x760>)
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	429a      	cmp	r2, r3
 800b686:	f040 80ba 	bne.w	800b7fe <tcp_process+0x742>
               pcb->unsent == NULL) {
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800b68e:	2b00      	cmp	r3, #0
 800b690:	f040 80b5 	bne.w	800b7fe <tcp_process+0x742>
      pcb->state = FIN_WAIT_2;
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	2206      	movs	r2, #6
 800b698:	751a      	strb	r2, [r3, #20]
    break;
 800b69a:	e0b0      	b.n	800b7fe <tcp_process+0x742>
  case FIN_WAIT_2:
    tcp_receive(pcb);
 800b69c:	6878      	ldr	r0, [r7, #4]
 800b69e:	f000 f93d 	bl	800b91c <tcp_receive>
    if (recv_flags & TF_GOT_FIN) {
 800b6a2:	4b5f      	ldr	r3, [pc, #380]	; (800b820 <tcp_process+0x764>)
 800b6a4:	781b      	ldrb	r3, [r3, #0]
 800b6a6:	f003 0320 	and.w	r3, r3, #32
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	f000 80a9 	beq.w	800b802 <tcp_process+0x746>
      LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
      tcp_ack_now(pcb);
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	7e9b      	ldrb	r3, [r3, #26]
 800b6b4:	f043 0302 	orr.w	r3, r3, #2
 800b6b8:	b2da      	uxtb	r2, r3
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	769a      	strb	r2, [r3, #26]
      tcp_pcb_purge(pcb);
 800b6be:	6878      	ldr	r0, [r7, #4]
 800b6c0:	f7fe fe60 	bl	800a384 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800b6c4:	4b57      	ldr	r3, [pc, #348]	; (800b824 <tcp_process+0x768>)
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	687a      	ldr	r2, [r7, #4]
 800b6ca:	429a      	cmp	r2, r3
 800b6cc:	d105      	bne.n	800b6da <tcp_process+0x61e>
 800b6ce:	4b55      	ldr	r3, [pc, #340]	; (800b824 <tcp_process+0x768>)
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	68db      	ldr	r3, [r3, #12]
 800b6d4:	4a53      	ldr	r2, [pc, #332]	; (800b824 <tcp_process+0x768>)
 800b6d6:	6013      	str	r3, [r2, #0]
 800b6d8:	e013      	b.n	800b702 <tcp_process+0x646>
 800b6da:	4b52      	ldr	r3, [pc, #328]	; (800b824 <tcp_process+0x768>)
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	613b      	str	r3, [r7, #16]
 800b6e0:	e00c      	b.n	800b6fc <tcp_process+0x640>
 800b6e2:	693b      	ldr	r3, [r7, #16]
 800b6e4:	68db      	ldr	r3, [r3, #12]
 800b6e6:	687a      	ldr	r2, [r7, #4]
 800b6e8:	429a      	cmp	r2, r3
 800b6ea:	d104      	bne.n	800b6f6 <tcp_process+0x63a>
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	68da      	ldr	r2, [r3, #12]
 800b6f0:	693b      	ldr	r3, [r7, #16]
 800b6f2:	60da      	str	r2, [r3, #12]
 800b6f4:	e005      	b.n	800b702 <tcp_process+0x646>
 800b6f6:	693b      	ldr	r3, [r7, #16]
 800b6f8:	68db      	ldr	r3, [r3, #12]
 800b6fa:	613b      	str	r3, [r7, #16]
 800b6fc:	693b      	ldr	r3, [r7, #16]
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d1ef      	bne.n	800b6e2 <tcp_process+0x626>
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	2200      	movs	r2, #0
 800b706:	60da      	str	r2, [r3, #12]
 800b708:	4b47      	ldr	r3, [pc, #284]	; (800b828 <tcp_process+0x76c>)
 800b70a:	2201      	movs	r2, #1
 800b70c:	701a      	strb	r2, [r3, #0]
      pcb->state = TIME_WAIT;
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	220a      	movs	r2, #10
 800b712:	751a      	strb	r2, [r3, #20]
      TCP_REG(&tcp_tw_pcbs, pcb);
 800b714:	4b45      	ldr	r3, [pc, #276]	; (800b82c <tcp_process+0x770>)
 800b716:	681a      	ldr	r2, [r3, #0]
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	60da      	str	r2, [r3, #12]
 800b71c:	4a43      	ldr	r2, [pc, #268]	; (800b82c <tcp_process+0x770>)
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	6013      	str	r3, [r2, #0]
 800b722:	f002 f919 	bl	800d958 <tcp_timer_needed>
    }
    break;
 800b726:	e06c      	b.n	800b802 <tcp_process+0x746>
  case CLOSING:
    tcp_receive(pcb);
 800b728:	6878      	ldr	r0, [r7, #4]
 800b72a:	f000 f8f7 	bl	800b91c <tcp_receive>
    if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800b72e:	4b3a      	ldr	r3, [pc, #232]	; (800b818 <tcp_process+0x75c>)
 800b730:	781b      	ldrb	r3, [r3, #0]
 800b732:	f003 0310 	and.w	r3, r3, #16
 800b736:	2b00      	cmp	r3, #0
 800b738:	d065      	beq.n	800b806 <tcp_process+0x74a>
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b73e:	4b37      	ldr	r3, [pc, #220]	; (800b81c <tcp_process+0x760>)
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	429a      	cmp	r2, r3
 800b744:	d15f      	bne.n	800b806 <tcp_process+0x74a>
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d15b      	bne.n	800b806 <tcp_process+0x74a>
      LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
      tcp_pcb_purge(pcb);
 800b74e:	6878      	ldr	r0, [r7, #4]
 800b750:	f7fe fe18 	bl	800a384 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800b754:	4b33      	ldr	r3, [pc, #204]	; (800b824 <tcp_process+0x768>)
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	687a      	ldr	r2, [r7, #4]
 800b75a:	429a      	cmp	r2, r3
 800b75c:	d105      	bne.n	800b76a <tcp_process+0x6ae>
 800b75e:	4b31      	ldr	r3, [pc, #196]	; (800b824 <tcp_process+0x768>)
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	68db      	ldr	r3, [r3, #12]
 800b764:	4a2f      	ldr	r2, [pc, #188]	; (800b824 <tcp_process+0x768>)
 800b766:	6013      	str	r3, [r2, #0]
 800b768:	e013      	b.n	800b792 <tcp_process+0x6d6>
 800b76a:	4b2e      	ldr	r3, [pc, #184]	; (800b824 <tcp_process+0x768>)
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	60fb      	str	r3, [r7, #12]
 800b770:	e00c      	b.n	800b78c <tcp_process+0x6d0>
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	68db      	ldr	r3, [r3, #12]
 800b776:	687a      	ldr	r2, [r7, #4]
 800b778:	429a      	cmp	r2, r3
 800b77a:	d104      	bne.n	800b786 <tcp_process+0x6ca>
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	68da      	ldr	r2, [r3, #12]
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	60da      	str	r2, [r3, #12]
 800b784:	e005      	b.n	800b792 <tcp_process+0x6d6>
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	68db      	ldr	r3, [r3, #12]
 800b78a:	60fb      	str	r3, [r7, #12]
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d1ef      	bne.n	800b772 <tcp_process+0x6b6>
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	2200      	movs	r2, #0
 800b796:	60da      	str	r2, [r3, #12]
 800b798:	4b23      	ldr	r3, [pc, #140]	; (800b828 <tcp_process+0x76c>)
 800b79a:	2201      	movs	r2, #1
 800b79c:	701a      	strb	r2, [r3, #0]
      pcb->state = TIME_WAIT;
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	220a      	movs	r2, #10
 800b7a2:	751a      	strb	r2, [r3, #20]
      TCP_REG(&tcp_tw_pcbs, pcb);
 800b7a4:	4b21      	ldr	r3, [pc, #132]	; (800b82c <tcp_process+0x770>)
 800b7a6:	681a      	ldr	r2, [r3, #0]
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	60da      	str	r2, [r3, #12]
 800b7ac:	4a1f      	ldr	r2, [pc, #124]	; (800b82c <tcp_process+0x770>)
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	6013      	str	r3, [r2, #0]
 800b7b2:	f002 f8d1 	bl	800d958 <tcp_timer_needed>
    }
    break;
 800b7b6:	e026      	b.n	800b806 <tcp_process+0x74a>
  case LAST_ACK:
    tcp_receive(pcb);
 800b7b8:	6878      	ldr	r0, [r7, #4]
 800b7ba:	f000 f8af 	bl	800b91c <tcp_receive>
    if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800b7be:	4b16      	ldr	r3, [pc, #88]	; (800b818 <tcp_process+0x75c>)
 800b7c0:	781b      	ldrb	r3, [r3, #0]
 800b7c2:	f003 0310 	and.w	r3, r3, #16
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d01f      	beq.n	800b80a <tcp_process+0x74e>
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b7ce:	4b13      	ldr	r3, [pc, #76]	; (800b81c <tcp_process+0x760>)
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	429a      	cmp	r2, r3
 800b7d4:	d119      	bne.n	800b80a <tcp_process+0x74e>
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d115      	bne.n	800b80a <tcp_process+0x74e>
      LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
      /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
      recv_flags |= TF_CLOSED;
 800b7de:	4b10      	ldr	r3, [pc, #64]	; (800b820 <tcp_process+0x764>)
 800b7e0:	781b      	ldrb	r3, [r3, #0]
 800b7e2:	f043 0310 	orr.w	r3, r3, #16
 800b7e6:	b2da      	uxtb	r2, r3
 800b7e8:	4b0d      	ldr	r3, [pc, #52]	; (800b820 <tcp_process+0x764>)
 800b7ea:	701a      	strb	r2, [r3, #0]
    }
    break;
 800b7ec:	e00d      	b.n	800b80a <tcp_process+0x74e>
  default:
    break;
 800b7ee:	bf00      	nop
 800b7f0:	e00c      	b.n	800b80c <tcp_process+0x750>
    break;
 800b7f2:	bf00      	nop
 800b7f4:	e00a      	b.n	800b80c <tcp_process+0x750>
    break;
 800b7f6:	bf00      	nop
 800b7f8:	e008      	b.n	800b80c <tcp_process+0x750>
    break;
 800b7fa:	bf00      	nop
 800b7fc:	e006      	b.n	800b80c <tcp_process+0x750>
    break;
 800b7fe:	bf00      	nop
 800b800:	e004      	b.n	800b80c <tcp_process+0x750>
    break;
 800b802:	bf00      	nop
 800b804:	e002      	b.n	800b80c <tcp_process+0x750>
    break;
 800b806:	bf00      	nop
 800b808:	e000      	b.n	800b80c <tcp_process+0x750>
    break;
 800b80a:	bf00      	nop
  }
  return ERR_OK;
 800b80c:	2300      	movs	r3, #0
}
 800b80e:	4618      	mov	r0, r3
 800b810:	3720      	adds	r7, #32
 800b812:	46bd      	mov	sp, r7
 800b814:	bd80      	pop	{r7, pc}
 800b816:	bf00      	nop
 800b818:	2000026c 	.word	0x2000026c
 800b81c:	20000264 	.word	0x20000264
 800b820:	2000026d 	.word	0x2000026d
 800b824:	200038ec 	.word	0x200038ec
 800b828:	200038e8 	.word	0x200038e8
 800b82c:	200038fc 	.word	0x200038fc

0800b830 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 800b830:	b590      	push	{r4, r7, lr}
 800b832:	b085      	sub	sp, #20
 800b834:	af00      	add	r7, sp, #0
 800b836:	6078      	str	r0, [r7, #4]
 800b838:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	68db      	ldr	r3, [r3, #12]
 800b83e:	899b      	ldrh	r3, [r3, #12]
 800b840:	b29b      	uxth	r3, r3
 800b842:	4618      	mov	r0, r3
 800b844:	f7fc f9aa 	bl	8007b9c <lwip_htons>
 800b848:	4603      	mov	r3, r0
 800b84a:	f003 0301 	and.w	r3, r3, #1
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d027      	beq.n	800b8a2 <tcp_oos_insert_segment+0x72>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 800b852:	6838      	ldr	r0, [r7, #0]
 800b854:	f7fe fbed 	bl	800a032 <tcp_segs_free>
    next = NULL;
 800b858:	2300      	movs	r3, #0
 800b85a:	603b      	str	r3, [r7, #0]
 800b85c:	e055      	b.n	800b90a <tcp_oos_insert_segment+0xda>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                      (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800b85e:	683b      	ldr	r3, [r7, #0]
 800b860:	68db      	ldr	r3, [r3, #12]
 800b862:	899b      	ldrh	r3, [r3, #12]
 800b864:	b29b      	uxth	r3, r3
 800b866:	4618      	mov	r0, r3
 800b868:	f7fc f998 	bl	8007b9c <lwip_htons>
 800b86c:	4603      	mov	r3, r0
 800b86e:	f003 0301 	and.w	r3, r3, #1
 800b872:	2b00      	cmp	r3, #0
 800b874:	d00d      	beq.n	800b892 <tcp_oos_insert_segment+0x62>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	68db      	ldr	r3, [r3, #12]
 800b87a:	899b      	ldrh	r3, [r3, #12]
 800b87c:	b29c      	uxth	r4, r3
 800b87e:	2001      	movs	r0, #1
 800b880:	f7fc f98c 	bl	8007b9c <lwip_htons>
 800b884:	4603      	mov	r3, r0
 800b886:	461a      	mov	r2, r3
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	68db      	ldr	r3, [r3, #12]
 800b88c:	4322      	orrs	r2, r4
 800b88e:	b292      	uxth	r2, r2
 800b890:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 800b892:	683b      	ldr	r3, [r7, #0]
 800b894:	60fb      	str	r3, [r7, #12]
      next = next->next;
 800b896:	683b      	ldr	r3, [r7, #0]
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 800b89c:	68f8      	ldr	r0, [r7, #12]
 800b89e:	f7fe fbdc 	bl	800a05a <tcp_seg_free>
    while (next &&
 800b8a2:	683b      	ldr	r3, [r7, #0]
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d00e      	beq.n	800b8c6 <tcp_oos_insert_segment+0x96>
           TCP_SEQ_GEQ((seqno + cseg->len),
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	891b      	ldrh	r3, [r3, #8]
 800b8ac:	461a      	mov	r2, r3
 800b8ae:	4b1a      	ldr	r3, [pc, #104]	; (800b918 <tcp_oos_insert_segment+0xe8>)
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	441a      	add	r2, r3
 800b8b4:	683b      	ldr	r3, [r7, #0]
 800b8b6:	68db      	ldr	r3, [r3, #12]
 800b8b8:	685b      	ldr	r3, [r3, #4]
 800b8ba:	6839      	ldr	r1, [r7, #0]
 800b8bc:	8909      	ldrh	r1, [r1, #8]
 800b8be:	440b      	add	r3, r1
 800b8c0:	1ad3      	subs	r3, r2, r3
    while (next &&
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	dacb      	bge.n	800b85e <tcp_oos_insert_segment+0x2e>
    }
    if (next &&
 800b8c6:	683b      	ldr	r3, [r7, #0]
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d01e      	beq.n	800b90a <tcp_oos_insert_segment+0xda>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	891b      	ldrh	r3, [r3, #8]
 800b8d0:	461a      	mov	r2, r3
 800b8d2:	4b11      	ldr	r3, [pc, #68]	; (800b918 <tcp_oos_insert_segment+0xe8>)
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	441a      	add	r2, r3
 800b8d8:	683b      	ldr	r3, [r7, #0]
 800b8da:	68db      	ldr	r3, [r3, #12]
 800b8dc:	685b      	ldr	r3, [r3, #4]
 800b8de:	1ad3      	subs	r3, r2, r3
    if (next &&
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	dd12      	ble.n	800b90a <tcp_oos_insert_segment+0xda>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 800b8e4:	683b      	ldr	r3, [r7, #0]
 800b8e6:	68db      	ldr	r3, [r3, #12]
 800b8e8:	685b      	ldr	r3, [r3, #4]
 800b8ea:	b29a      	uxth	r2, r3
 800b8ec:	4b0a      	ldr	r3, [pc, #40]	; (800b918 <tcp_oos_insert_segment+0xe8>)
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	b29b      	uxth	r3, r3
 800b8f2:	1ad3      	subs	r3, r2, r3
 800b8f4:	b29a      	uxth	r2, r3
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	685a      	ldr	r2, [r3, #4]
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	891b      	ldrh	r3, [r3, #8]
 800b902:	4619      	mov	r1, r3
 800b904:	4610      	mov	r0, r2
 800b906:	f7fd f8dd 	bl	8008ac4 <pbuf_realloc>
    }
  }
  cseg->next = next;
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	683a      	ldr	r2, [r7, #0]
 800b90e:	601a      	str	r2, [r3, #0]
}
 800b910:	bf00      	nop
 800b912:	3714      	adds	r7, #20
 800b914:	46bd      	mov	sp, r7
 800b916:	bd90      	pop	{r4, r7, pc}
 800b918:	20000260 	.word	0x20000260

0800b91c <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 800b91c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b91e:	b08d      	sub	sp, #52	; 0x34
 800b920:	af00      	add	r7, sp, #0
 800b922:	6078      	str	r0, [r7, #4]
#endif /* TCP_QUEUE_OOSEQ */
  s32_t off;
  s16_t m;
  u32_t right_wnd_edge;
  u16_t new_tot_len;
  int found_dupack = 0;
 800b924:	2300      	movs	r3, #0
 800b926:	61fb      	str	r3, [r7, #28]
#if TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS
  u32_t ooseq_blen;
  u16_t ooseq_qlen;
#endif /* TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS */

  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	7d1b      	ldrb	r3, [r3, #20]
 800b92c:	2b03      	cmp	r3, #3
 800b92e:	d806      	bhi.n	800b93e <tcp_receive+0x22>
 800b930:	4ba6      	ldr	r3, [pc, #664]	; (800bbcc <tcp_receive+0x2b0>)
 800b932:	f44f 6281 	mov.w	r2, #1032	; 0x408
 800b936:	49a6      	ldr	r1, [pc, #664]	; (800bbd0 <tcp_receive+0x2b4>)
 800b938:	48a6      	ldr	r0, [pc, #664]	; (800bbd4 <tcp_receive+0x2b8>)
 800b93a:	f008 feeb 	bl	8014714 <iprintf>

  if (flags & TCP_ACK) {
 800b93e:	4ba6      	ldr	r3, [pc, #664]	; (800bbd8 <tcp_receive+0x2bc>)
 800b940:	781b      	ldrb	r3, [r3, #0]
 800b942:	f003 0310 	and.w	r3, r3, #16
 800b946:	2b00      	cmp	r3, #0
 800b948:	f000 82bf 	beq.w	800beca <tcp_receive+0x5ae>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800b952:	461a      	mov	r2, r3
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b958:	4413      	add	r3, r2
 800b95a:	617b      	str	r3, [r7, #20]

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b960:	4b9e      	ldr	r3, [pc, #632]	; (800bbdc <tcp_receive+0x2c0>)
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	1ad3      	subs	r3, r2, r3
 800b966:	2b00      	cmp	r3, #0
 800b968:	db1b      	blt.n	800b9a2 <tcp_receive+0x86>
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b96e:	4b9b      	ldr	r3, [pc, #620]	; (800bbdc <tcp_receive+0x2c0>)
 800b970:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800b972:	429a      	cmp	r2, r3
 800b974:	d106      	bne.n	800b984 <tcp_receive+0x68>
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b97a:	4b99      	ldr	r3, [pc, #612]	; (800bbe0 <tcp_receive+0x2c4>)
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	1ad3      	subs	r3, r2, r3
 800b980:	2b00      	cmp	r3, #0
 800b982:	db0e      	blt.n	800b9a2 <tcp_receive+0x86>
       (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b988:	4b95      	ldr	r3, [pc, #596]	; (800bbe0 <tcp_receive+0x2c4>)
 800b98a:	681b      	ldr	r3, [r3, #0]
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800b98c:	429a      	cmp	r2, r3
 800b98e:	d141      	bne.n	800ba14 <tcp_receive+0xf8>
       (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800b990:	4b94      	ldr	r3, [pc, #592]	; (800bbe4 <tcp_receive+0x2c8>)
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	89db      	ldrh	r3, [r3, #14]
 800b996:	b29a      	uxth	r2, r3
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800b99e:	429a      	cmp	r2, r3
 800b9a0:	d938      	bls.n	800ba14 <tcp_receive+0xf8>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 800b9a2:	4b90      	ldr	r3, [pc, #576]	; (800bbe4 <tcp_receive+0x2c8>)
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	89db      	ldrh	r3, [r3, #14]
 800b9a8:	b29a      	uxth	r2, r3
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	f8b3 205e 	ldrh.w	r2, [r3, #94]	; 0x5e
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800b9bc:	429a      	cmp	r2, r3
 800b9be:	d205      	bcs.n	800b9cc <tcp_receive+0xb0>
        pcb->snd_wnd_max = pcb->snd_wnd;
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      }
      pcb->snd_wl1 = seqno;
 800b9cc:	4b83      	ldr	r3, [pc, #524]	; (800bbdc <tcp_receive+0x2c0>)
 800b9ce:	681a      	ldr	r2, [r3, #0]
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	651a      	str	r2, [r3, #80]	; 0x50
      pcb->snd_wl2 = ackno;
 800b9d4:	4b82      	ldr	r3, [pc, #520]	; (800bbe0 <tcp_receive+0x2c4>)
 800b9d6:	681a      	ldr	r2, [r3, #0]
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	655a      	str	r2, [r3, #84]	; 0x54
      if (pcb->snd_wnd == 0) {
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d10d      	bne.n	800ba02 <tcp_receive+0xe6>
        if (pcb->persist_backoff == 0) {
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	d111      	bne.n	800ba14 <tcp_receive+0xf8>
          /* start persist timer */
          pcb->persist_cnt = 0;
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	2200      	movs	r2, #0
 800b9f4:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
          pcb->persist_backoff = 1;
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	2201      	movs	r2, #1
 800b9fc:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 800ba00:	e008      	b.n	800ba14 <tcp_receive+0xf8>
        }
      } else if (pcb->persist_backoff > 0) {
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d003      	beq.n	800ba14 <tcp_receive+0xf8>
        /* stop persist timer */
          pcb->persist_backoff = 0;
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	2200      	movs	r2, #0
 800ba10:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 800ba14:	4b72      	ldr	r3, [pc, #456]	; (800bbe0 <tcp_receive+0x2c4>)
 800ba16:	681a      	ldr	r2, [r3, #0]
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ba1c:	1ad3      	subs	r3, r2, r3
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	dc53      	bgt.n	800baca <tcp_receive+0x1ae>
      /* Clause 2 */
      if (tcplen == 0) {
 800ba22:	4b71      	ldr	r3, [pc, #452]	; (800bbe8 <tcp_receive+0x2cc>)
 800ba24:	881b      	ldrh	r3, [r3, #0]
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d146      	bne.n	800bab8 <tcp_receive+0x19c>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ba2e:	687a      	ldr	r2, [r7, #4]
 800ba30:	f8b2 205c 	ldrh.w	r2, [r2, #92]	; 0x5c
 800ba34:	4413      	add	r3, r2
 800ba36:	697a      	ldr	r2, [r7, #20]
 800ba38:	429a      	cmp	r2, r3
 800ba3a:	d13d      	bne.n	800bab8 <tcp_receive+0x19c>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	db38      	blt.n	800bab8 <tcp_receive+0x19c>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ba4a:	4b65      	ldr	r3, [pc, #404]	; (800bbe0 <tcp_receive+0x2c4>)
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	429a      	cmp	r2, r3
 800ba50:	d132      	bne.n	800bab8 <tcp_receive+0x19c>
              found_dupack = 1;
 800ba52:	2301      	movs	r3, #1
 800ba54:	61fb      	str	r3, [r7, #28]
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800ba5c:	2bff      	cmp	r3, #255	; 0xff
 800ba5e:	d007      	beq.n	800ba70 <tcp_receive+0x154>
                ++pcb->dupacks;
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800ba66:	3301      	adds	r3, #1
 800ba68:	b2da      	uxtb	r2, r3
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800ba76:	2b03      	cmp	r3, #3
 800ba78:	d916      	bls.n	800baa8 <tcp_receive+0x18c>
                /* Inflate the congestion window, but not if it means that
                   the value overflows. */
                if ((tcpwnd_size_t)(pcb->cwnd + pcb->mss) > pcb->cwnd) {
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ba84:	4413      	add	r3, r2
 800ba86:	b29a      	uxth	r2, r3
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800ba8e:	429a      	cmp	r2, r3
 800ba90:	d912      	bls.n	800bab8 <tcp_receive+0x19c>
                  pcb->cwnd += pcb->mss;
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ba9c:	4413      	add	r3, r2
 800ba9e:	b29a      	uxth	r2, r3
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800baa6:	e007      	b.n	800bab8 <tcp_receive+0x19c>
                }
              } else if (pcb->dupacks == 3) {
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800baae:	2b03      	cmp	r3, #3
 800bab0:	d102      	bne.n	800bab8 <tcp_receive+0x19c>
                /* Do fast retransmit */
                tcp_rexmit_fast(pcb);
 800bab2:	6878      	ldr	r0, [r7, #4]
 800bab4:	f001 fdfc 	bl	800d6b0 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 800bab8:	69fb      	ldr	r3, [r7, #28]
 800baba:	2b00      	cmp	r3, #0
 800babc:	f040 8169 	bne.w	800bd92 <tcp_receive+0x476>
        pcb->dupacks = 0;
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	2200      	movs	r2, #0
 800bac4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800bac8:	e163      	b.n	800bd92 <tcp_receive+0x476>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack+1, pcb->snd_nxt)) {
 800baca:	4b45      	ldr	r3, [pc, #276]	; (800bbe0 <tcp_receive+0x2c4>)
 800bacc:	681a      	ldr	r2, [r3, #0]
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bad2:	1ad3      	subs	r3, r2, r3
 800bad4:	3b01      	subs	r3, #1
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	f2c0 8107 	blt.w	800bcea <tcp_receive+0x3ce>
 800badc:	4b40      	ldr	r3, [pc, #256]	; (800bbe0 <tcp_receive+0x2c4>)
 800bade:	681a      	ldr	r2, [r3, #0]
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bae4:	1ad3      	subs	r3, r2, r3
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	f300 80ff 	bgt.w	800bcea <tcp_receive+0x3ce>
      /* We come here when the ACK acknowledges new data. */

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	7e9b      	ldrb	r3, [r3, #26]
 800baf0:	f003 0304 	and.w	r3, r3, #4
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d00c      	beq.n	800bb12 <tcp_receive+0x1f6>
        pcb->flags &= ~TF_INFR;
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	7e9b      	ldrb	r3, [r3, #26]
 800bafc:	f023 0304 	bic.w	r3, r3, #4
 800bb00:	b2da      	uxtb	r2, r3
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	769a      	strb	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	2200      	movs	r2, #0
 800bb16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800bb20:	10db      	asrs	r3, r3, #3
 800bb22:	b21b      	sxth	r3, r3
 800bb24:	b29a      	uxth	r2, r3
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800bb2c:	b29b      	uxth	r3, r3
 800bb2e:	4413      	add	r3, r2
 800bb30:	b29b      	uxth	r3, r3
 800bb32:	b21a      	sxth	r2, r3
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	2200      	movs	r2, #0
 800bb3e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 800bb42:	4b27      	ldr	r3, [pc, #156]	; (800bbe0 <tcp_receive+0x2c4>)
 800bb44:	681a      	ldr	r2, [r3, #0]
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	7d1b      	ldrb	r3, [r3, #20]
 800bb4e:	2b03      	cmp	r3, #3
 800bb50:	f240 8094 	bls.w	800bc7c <tcp_receive+0x360>
        if (pcb->cwnd < pcb->ssthresh) {
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 800bb60:	429a      	cmp	r2, r3
 800bb62:	d216      	bcs.n	800bb92 <tcp_receive+0x276>
          if ((tcpwnd_size_t)(pcb->cwnd + pcb->mss) > pcb->cwnd) {
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800bb6e:	4413      	add	r3, r2
 800bb70:	b29a      	uxth	r2, r3
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800bb78:	429a      	cmp	r2, r3
 800bb7a:	d97f      	bls.n	800bc7c <tcp_receive+0x360>
            pcb->cwnd += pcb->mss;
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800bb86:	4413      	add	r3, r2
 800bb88:	b29a      	uxth	r2, r3
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800bb90:	e074      	b.n	800bc7c <tcp_receive+0x360>
          }
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          tcpwnd_size_t new_cwnd = (pcb->cwnd + pcb->mss * pcb->mss / pcb->cwnd);
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800bb9c:	4619      	mov	r1, r3
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800bba2:	fb03 f301 	mul.w	r3, r3, r1
 800bba6:	6879      	ldr	r1, [r7, #4]
 800bba8:	f8b1 1048 	ldrh.w	r1, [r1, #72]	; 0x48
 800bbac:	fb93 f3f1 	sdiv	r3, r3, r1
 800bbb0:	b29b      	uxth	r3, r3
 800bbb2:	4413      	add	r3, r2
 800bbb4:	827b      	strh	r3, [r7, #18]
          if (new_cwnd > pcb->cwnd) {
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800bbbc:	8a7a      	ldrh	r2, [r7, #18]
 800bbbe:	429a      	cmp	r2, r3
 800bbc0:	d95c      	bls.n	800bc7c <tcp_receive+0x360>
            pcb->cwnd = new_cwnd;
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	8a7a      	ldrh	r2, [r7, #18]
 800bbc6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked): 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      while (pcb->unacked != NULL &&
 800bbca:	e057      	b.n	800bc7c <tcp_receive+0x360>
 800bbcc:	080160f0 	.word	0x080160f0
 800bbd0:	08016314 	.word	0x08016314
 800bbd4:	08016134 	.word	0x08016134
 800bbd8:	2000026c 	.word	0x2000026c
 800bbdc:	20000260 	.word	0x20000260
 800bbe0:	20000264 	.word	0x20000264
 800bbe4:	20000250 	.word	0x20000250
 800bbe8:	2000026a 	.word	0x2000026a
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->unacked\n",
                                      lwip_ntohl(pcb->unacked->tcphdr->seqno),
                                      lwip_ntohl(pcb->unacked->tcphdr->seqno) +
                                      TCP_TCPLEN(pcb->unacked)));

        next = pcb->unacked;
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bbf0:	62fb      	str	r3, [r7, #44]	; 0x2c
        pcb->unacked = pcb->unacked->next;
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bbf6:	681a      	ldr	r2, [r3, #0]
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	66da      	str	r2, [r3, #108]	; 0x6c

        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ", (tcpwnd_size_t)pcb->snd_queuelen));
        LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	f8b3 4062 	ldrh.w	r4, [r3, #98]	; 0x62
 800bc02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc04:	685b      	ldr	r3, [r3, #4]
 800bc06:	4618      	mov	r0, r3
 800bc08:	f7fd f964 	bl	8008ed4 <pbuf_clen>
 800bc0c:	4603      	mov	r3, r0
 800bc0e:	429c      	cmp	r4, r3
 800bc10:	d206      	bcs.n	800bc20 <tcp_receive+0x304>
 800bc12:	4b70      	ldr	r3, [pc, #448]	; (800bdd4 <tcp_receive+0x4b8>)
 800bc14:	f240 429e 	movw	r2, #1182	; 0x49e
 800bc18:	496f      	ldr	r1, [pc, #444]	; (800bdd8 <tcp_receive+0x4bc>)
 800bc1a:	4870      	ldr	r0, [pc, #448]	; (800bddc <tcp_receive+0x4c0>)
 800bc1c:	f008 fd7a 	bl	8014714 <iprintf>

        pcb->snd_queuelen -= pbuf_clen(next->p);
 800bc20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc22:	685b      	ldr	r3, [r3, #4]
 800bc24:	4618      	mov	r0, r3
 800bc26:	f7fd f955 	bl	8008ed4 <pbuf_clen>
 800bc2a:	4603      	mov	r3, r0
 800bc2c:	461a      	mov	r2, r3
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800bc34:	1a9b      	subs	r3, r3, r2
 800bc36:	b29a      	uxth	r2, r3
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        recv_acked += next->len;
 800bc3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc40:	891a      	ldrh	r2, [r3, #8]
 800bc42:	4b67      	ldr	r3, [pc, #412]	; (800bde0 <tcp_receive+0x4c4>)
 800bc44:	881b      	ldrh	r3, [r3, #0]
 800bc46:	4413      	add	r3, r2
 800bc48:	b29a      	uxth	r2, r3
 800bc4a:	4b65      	ldr	r3, [pc, #404]	; (800bde0 <tcp_receive+0x4c4>)
 800bc4c:	801a      	strh	r2, [r3, #0]
        tcp_seg_free(next);
 800bc4e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bc50:	f7fe fa03 	bl	800a05a <tcp_seg_free>

        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing unacked)\n", (tcpwnd_size_t)pcb->snd_queuelen));
        if (pcb->snd_queuelen != 0) {
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d00e      	beq.n	800bc7c <tcp_receive+0x360>
          LWIP_ASSERT("tcp_receive: valid queue length", pcb->unacked != NULL ||
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d10a      	bne.n	800bc7c <tcp_receive+0x360>
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d106      	bne.n	800bc7c <tcp_receive+0x360>
 800bc6e:	4b59      	ldr	r3, [pc, #356]	; (800bdd4 <tcp_receive+0x4b8>)
 800bc70:	f240 42a7 	movw	r2, #1191	; 0x4a7
 800bc74:	495b      	ldr	r1, [pc, #364]	; (800bde4 <tcp_receive+0x4c8>)
 800bc76:	4859      	ldr	r0, [pc, #356]	; (800bddc <tcp_receive+0x4c0>)
 800bc78:	f008 fd4c 	bl	8014714 <iprintf>
      while (pcb->unacked != NULL &&
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d022      	beq.n	800bcca <tcp_receive+0x3ae>
             TCP_SEQ_LEQ(lwip_ntohl(pcb->unacked->tcphdr->seqno) +
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bc88:	68db      	ldr	r3, [r3, #12]
 800bc8a:	685b      	ldr	r3, [r3, #4]
 800bc8c:	4618      	mov	r0, r3
 800bc8e:	f7fb ff93 	bl	8007bb8 <lwip_htonl>
 800bc92:	4604      	mov	r4, r0
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bc98:	891b      	ldrh	r3, [r3, #8]
 800bc9a:	461d      	mov	r5, r3
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bca0:	68db      	ldr	r3, [r3, #12]
 800bca2:	899b      	ldrh	r3, [r3, #12]
 800bca4:	b29b      	uxth	r3, r3
 800bca6:	4618      	mov	r0, r3
 800bca8:	f7fb ff78 	bl	8007b9c <lwip_htons>
 800bcac:	4603      	mov	r3, r0
 800bcae:	f003 0303 	and.w	r3, r3, #3
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d001      	beq.n	800bcba <tcp_receive+0x39e>
 800bcb6:	2301      	movs	r3, #1
 800bcb8:	e000      	b.n	800bcbc <tcp_receive+0x3a0>
 800bcba:	2300      	movs	r3, #0
 800bcbc:	442b      	add	r3, r5
 800bcbe:	18e2      	adds	r2, r4, r3
 800bcc0:	4b49      	ldr	r3, [pc, #292]	; (800bde8 <tcp_receive+0x4cc>)
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	1ad3      	subs	r3, r2, r3
      while (pcb->unacked != NULL &&
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	dd90      	ble.n	800bbec <tcp_receive+0x2d0>
        }
      }

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d104      	bne.n	800bcdc <tcp_receive+0x3c0>
        pcb->rtime = -1;
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800bcd8:	861a      	strh	r2, [r3, #48]	; 0x30
 800bcda:	e002      	b.n	800bce2 <tcp_receive+0x3c6>
      } else {
        pcb->rtime = 0;
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	2200      	movs	r2, #0
 800bce0:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	2200      	movs	r2, #0
 800bce6:	76da      	strb	r2, [r3, #27]
 800bce8:	e002      	b.n	800bcf0 <tcp_receive+0x3d4>
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 800bcea:	6878      	ldr	r0, [r7, #4]
 800bcec:	f001 f8fe 	bl	800ceec <tcp_send_empty_ack>
       on the list are acknowledged by the ACK. This may seem
       strange since an "unsent" segment shouldn't be acked. The
       rationale is that lwIP puts all outstanding segments on the
       ->unsent list after a retransmission, so these segments may
       in fact have been sent once. */
    while (pcb->unsent != NULL &&
 800bcf0:	e04f      	b.n	800bd92 <tcp_receive+0x476>
                           TCP_TCPLEN(pcb->unsent), pcb->snd_nxt)) {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->unsent\n",
                                    lwip_ntohl(pcb->unsent->tcphdr->seqno), lwip_ntohl(pcb->unsent->tcphdr->seqno) +
                                    TCP_TCPLEN(pcb->unsent)));

      next = pcb->unsent;
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bcf6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pcb->unsent = pcb->unsent->next;
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bcfc:	681a      	ldr	r2, [r3, #0]
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	669a      	str	r2, [r3, #104]	; 0x68
#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d103      	bne.n	800bd12 <tcp_receive+0x3f6>
        pcb->unsent_oversize = 0;
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	2200      	movs	r2, #0
 800bd0e:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      }
#endif /* TCP_OVERSIZE */
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ", (tcpwnd_size_t)pcb->snd_queuelen));
      LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	f8b3 4062 	ldrh.w	r4, [r3, #98]	; 0x62
 800bd18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd1a:	685b      	ldr	r3, [r3, #4]
 800bd1c:	4618      	mov	r0, r3
 800bd1e:	f7fd f8d9 	bl	8008ed4 <pbuf_clen>
 800bd22:	4603      	mov	r3, r0
 800bd24:	429c      	cmp	r4, r3
 800bd26:	d206      	bcs.n	800bd36 <tcp_receive+0x41a>
 800bd28:	4b2a      	ldr	r3, [pc, #168]	; (800bdd4 <tcp_receive+0x4b8>)
 800bd2a:	f240 42d5 	movw	r2, #1237	; 0x4d5
 800bd2e:	492a      	ldr	r1, [pc, #168]	; (800bdd8 <tcp_receive+0x4bc>)
 800bd30:	482a      	ldr	r0, [pc, #168]	; (800bddc <tcp_receive+0x4c0>)
 800bd32:	f008 fcef 	bl	8014714 <iprintf>
      /* Prevent ACK for FIN to generate a sent event */
      pcb->snd_queuelen -= pbuf_clen(next->p);
 800bd36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd38:	685b      	ldr	r3, [r3, #4]
 800bd3a:	4618      	mov	r0, r3
 800bd3c:	f7fd f8ca 	bl	8008ed4 <pbuf_clen>
 800bd40:	4603      	mov	r3, r0
 800bd42:	461a      	mov	r2, r3
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800bd4a:	1a9b      	subs	r3, r3, r2
 800bd4c:	b29a      	uxth	r2, r3
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      recv_acked += next->len;
 800bd54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd56:	891a      	ldrh	r2, [r3, #8]
 800bd58:	4b21      	ldr	r3, [pc, #132]	; (800bde0 <tcp_receive+0x4c4>)
 800bd5a:	881b      	ldrh	r3, [r3, #0]
 800bd5c:	4413      	add	r3, r2
 800bd5e:	b29a      	uxth	r2, r3
 800bd60:	4b1f      	ldr	r3, [pc, #124]	; (800bde0 <tcp_receive+0x4c4>)
 800bd62:	801a      	strh	r2, [r3, #0]
      tcp_seg_free(next);
 800bd64:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bd66:	f7fe f978 	bl	800a05a <tcp_seg_free>
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing unsent)\n", (tcpwnd_size_t)pcb->snd_queuelen));
      if (pcb->snd_queuelen != 0) {
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d00e      	beq.n	800bd92 <tcp_receive+0x476>
        LWIP_ASSERT("tcp_receive: valid queue length",
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d10a      	bne.n	800bd92 <tcp_receive+0x476>
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d106      	bne.n	800bd92 <tcp_receive+0x476>
 800bd84:	4b13      	ldr	r3, [pc, #76]	; (800bdd4 <tcp_receive+0x4b8>)
 800bd86:	f240 42dd 	movw	r2, #1245	; 0x4dd
 800bd8a:	4916      	ldr	r1, [pc, #88]	; (800bde4 <tcp_receive+0x4c8>)
 800bd8c:	4813      	ldr	r0, [pc, #76]	; (800bddc <tcp_receive+0x4c0>)
 800bd8e:	f008 fcc1 	bl	8014714 <iprintf>
    while (pcb->unsent != NULL &&
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d036      	beq.n	800be08 <tcp_receive+0x4ec>
           TCP_SEQ_BETWEEN(ackno, lwip_ntohl(pcb->unsent->tcphdr->seqno) +
 800bd9a:	4b13      	ldr	r3, [pc, #76]	; (800bde8 <tcp_receive+0x4cc>)
 800bd9c:	681c      	ldr	r4, [r3, #0]
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bda2:	68db      	ldr	r3, [r3, #12]
 800bda4:	685b      	ldr	r3, [r3, #4]
 800bda6:	4618      	mov	r0, r3
 800bda8:	f7fb ff06 	bl	8007bb8 <lwip_htonl>
 800bdac:	4605      	mov	r5, r0
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bdb2:	891b      	ldrh	r3, [r3, #8]
 800bdb4:	461e      	mov	r6, r3
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bdba:	68db      	ldr	r3, [r3, #12]
 800bdbc:	899b      	ldrh	r3, [r3, #12]
 800bdbe:	b29b      	uxth	r3, r3
 800bdc0:	4618      	mov	r0, r3
 800bdc2:	f7fb feeb 	bl	8007b9c <lwip_htons>
 800bdc6:	4603      	mov	r3, r0
 800bdc8:	f003 0303 	and.w	r3, r3, #3
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d00d      	beq.n	800bdec <tcp_receive+0x4d0>
 800bdd0:	2301      	movs	r3, #1
 800bdd2:	e00c      	b.n	800bdee <tcp_receive+0x4d2>
 800bdd4:	080160f0 	.word	0x080160f0
 800bdd8:	08016330 	.word	0x08016330
 800bddc:	08016134 	.word	0x08016134
 800bde0:	20000268 	.word	0x20000268
 800bde4:	08016358 	.word	0x08016358
 800bde8:	20000264 	.word	0x20000264
 800bdec:	2300      	movs	r3, #0
 800bdee:	4433      	add	r3, r6
 800bdf0:	442b      	add	r3, r5
 800bdf2:	1ae3      	subs	r3, r4, r3
    while (pcb->unsent != NULL &&
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	db07      	blt.n	800be08 <tcp_receive+0x4ec>
           TCP_SEQ_BETWEEN(ackno, lwip_ntohl(pcb->unsent->tcphdr->seqno) +
 800bdf8:	4b8d      	ldr	r3, [pc, #564]	; (800c030 <tcp_receive+0x714>)
 800bdfa:	681a      	ldr	r2, [r3, #0]
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800be00:	1ad3      	subs	r3, r2, r3
 800be02:	2b00      	cmp	r3, #0
 800be04:	f77f af75 	ble.w	800bcf2 <tcp_receive+0x3d6>
          pcb->unacked != NULL || pcb->unsent != NULL);
      }
    }
    pcb->snd_buf += recv_acked;
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800be0e:	4b89      	ldr	r3, [pc, #548]	; (800c034 <tcp_receive+0x718>)
 800be10:	881b      	ldrh	r3, [r3, #0]
 800be12:	4413      	add	r3, r2
 800be14:	b29a      	uxth	r2, r3
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be20:	2b00      	cmp	r3, #0
 800be22:	d052      	beq.n	800beca <tcp_receive+0x5ae>
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800be28:	4b81      	ldr	r3, [pc, #516]	; (800c030 <tcp_receive+0x714>)
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	1ad3      	subs	r3, r2, r3
 800be2e:	2b00      	cmp	r3, #0
 800be30:	da4b      	bge.n	800beca <tcp_receive+0x5ae>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 800be32:	4b81      	ldr	r3, [pc, #516]	; (800c038 <tcp_receive+0x71c>)
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	b29a      	uxth	r2, r3
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be3c:	b29b      	uxth	r3, r3
 800be3e:	1ad3      	subs	r3, r2, r3
 800be40:	b29b      	uxth	r3, r3
 800be42:	847b      	strh	r3, [r7, #34]	; 0x22

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = m - (pcb->sa >> 3);
 800be44:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800be4c:	10db      	asrs	r3, r3, #3
 800be4e:	b21b      	sxth	r3, r3
 800be50:	b29b      	uxth	r3, r3
 800be52:	1ad3      	subs	r3, r2, r3
 800be54:	b29b      	uxth	r3, r3
 800be56:	847b      	strh	r3, [r7, #34]	; 0x22
      pcb->sa += m;
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800be5e:	b29a      	uxth	r2, r3
 800be60:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800be62:	4413      	add	r3, r2
 800be64:	b29b      	uxth	r3, r3
 800be66:	b21a      	sxth	r2, r3
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 800be6c:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800be70:	2b00      	cmp	r3, #0
 800be72:	da03      	bge.n	800be7c <tcp_receive+0x560>
        m = -m;
 800be74:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800be76:	425b      	negs	r3, r3
 800be78:	b29b      	uxth	r3, r3
 800be7a:	847b      	strh	r3, [r7, #34]	; 0x22
      }
      m = m - (pcb->sv >> 2);
 800be7c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800be84:	109b      	asrs	r3, r3, #2
 800be86:	b21b      	sxth	r3, r3
 800be88:	b29b      	uxth	r3, r3
 800be8a:	1ad3      	subs	r3, r2, r3
 800be8c:	b29b      	uxth	r3, r3
 800be8e:	847b      	strh	r3, [r7, #34]	; 0x22
      pcb->sv += m;
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800be96:	b29a      	uxth	r2, r3
 800be98:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800be9a:	4413      	add	r3, r2
 800be9c:	b29b      	uxth	r3, r3
 800be9e:	b21a      	sxth	r2, r3
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800beaa:	10db      	asrs	r3, r3, #3
 800beac:	b21b      	sxth	r3, r3
 800beae:	b29a      	uxth	r2, r3
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800beb6:	b29b      	uxth	r3, r3
 800beb8:	4413      	add	r3, r2
 800beba:	b29b      	uxth	r3, r3
 800bebc:	b21a      	sxth	r2, r3
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	2200      	movs	r2, #0
 800bec8:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 800beca:	4b5c      	ldr	r3, [pc, #368]	; (800c03c <tcp_receive+0x720>)
 800becc:	881b      	ldrh	r3, [r3, #0]
 800bece:	2b00      	cmp	r3, #0
 800bed0:	f000 84f1 	beq.w	800c8b6 <tcp_receive+0xf9a>
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	7d1b      	ldrb	r3, [r3, #20]
 800bed8:	2b06      	cmp	r3, #6
 800beda:	f200 84ec 	bhi.w	800c8b6 <tcp_receive+0xf9a>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bee2:	4b57      	ldr	r3, [pc, #348]	; (800c040 <tcp_receive+0x724>)
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	1ad3      	subs	r3, r2, r3
 800bee8:	3b01      	subs	r3, #1
 800beea:	2b00      	cmp	r3, #0
 800beec:	f2c0 80b8 	blt.w	800c060 <tcp_receive+0x744>
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bef4:	4b51      	ldr	r3, [pc, #324]	; (800c03c <tcp_receive+0x720>)
 800bef6:	881b      	ldrh	r3, [r3, #0]
 800bef8:	4619      	mov	r1, r3
 800befa:	4b51      	ldr	r3, [pc, #324]	; (800c040 <tcp_receive+0x724>)
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	440b      	add	r3, r1
 800bf00:	1ad3      	subs	r3, r2, r3
 800bf02:	3301      	adds	r3, #1
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	f300 80ab 	bgt.w	800c060 <tcp_receive+0x744>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 800bf0a:	4b4e      	ldr	r3, [pc, #312]	; (800c044 <tcp_receive+0x728>)
 800bf0c:	685b      	ldr	r3, [r3, #4]
 800bf0e:	61bb      	str	r3, [r7, #24]
      off = pcb->rcv_nxt - seqno;
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bf14:	4b4a      	ldr	r3, [pc, #296]	; (800c040 <tcp_receive+0x724>)
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	1ad3      	subs	r3, r2, r3
 800bf1a:	627b      	str	r3, [r7, #36]	; 0x24
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 800bf1c:	4b49      	ldr	r3, [pc, #292]	; (800c044 <tcp_receive+0x728>)
 800bf1e:	685b      	ldr	r3, [r3, #4]
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d106      	bne.n	800bf32 <tcp_receive+0x616>
 800bf24:	4b48      	ldr	r3, [pc, #288]	; (800c048 <tcp_receive+0x72c>)
 800bf26:	f240 523c 	movw	r2, #1340	; 0x53c
 800bf2a:	4948      	ldr	r1, [pc, #288]	; (800c04c <tcp_receive+0x730>)
 800bf2c:	4848      	ldr	r0, [pc, #288]	; (800c050 <tcp_receive+0x734>)
 800bf2e:	f008 fbf1 	bl	8014714 <iprintf>
      LWIP_ASSERT("insane offset!", (off < 0x7fff));
 800bf32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf34:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 800bf38:	4293      	cmp	r3, r2
 800bf3a:	dd06      	ble.n	800bf4a <tcp_receive+0x62e>
 800bf3c:	4b42      	ldr	r3, [pc, #264]	; (800c048 <tcp_receive+0x72c>)
 800bf3e:	f240 523d 	movw	r2, #1341	; 0x53d
 800bf42:	4944      	ldr	r1, [pc, #272]	; (800c054 <tcp_receive+0x738>)
 800bf44:	4842      	ldr	r0, [pc, #264]	; (800c050 <tcp_receive+0x734>)
 800bf46:	f008 fbe5 	bl	8014714 <iprintf>
      if (inseg.p->len < off) {
 800bf4a:	4b3e      	ldr	r3, [pc, #248]	; (800c044 <tcp_receive+0x728>)
 800bf4c:	685b      	ldr	r3, [r3, #4]
 800bf4e:	895b      	ldrh	r3, [r3, #10]
 800bf50:	461a      	mov	r2, r3
 800bf52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf54:	4293      	cmp	r3, r2
 800bf56:	dd3e      	ble.n	800bfd6 <tcp_receive+0x6ba>
        LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 800bf58:	4b3a      	ldr	r3, [pc, #232]	; (800c044 <tcp_receive+0x728>)
 800bf5a:	685b      	ldr	r3, [r3, #4]
 800bf5c:	891b      	ldrh	r3, [r3, #8]
 800bf5e:	461a      	mov	r2, r3
 800bf60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf62:	4293      	cmp	r3, r2
 800bf64:	dd06      	ble.n	800bf74 <tcp_receive+0x658>
 800bf66:	4b38      	ldr	r3, [pc, #224]	; (800c048 <tcp_receive+0x72c>)
 800bf68:	f240 523f 	movw	r2, #1343	; 0x53f
 800bf6c:	493a      	ldr	r1, [pc, #232]	; (800c058 <tcp_receive+0x73c>)
 800bf6e:	4838      	ldr	r0, [pc, #224]	; (800c050 <tcp_receive+0x734>)
 800bf70:	f008 fbd0 	bl	8014714 <iprintf>
        new_tot_len = (u16_t)(inseg.p->tot_len - off);
 800bf74:	4b33      	ldr	r3, [pc, #204]	; (800c044 <tcp_receive+0x728>)
 800bf76:	685b      	ldr	r3, [r3, #4]
 800bf78:	891a      	ldrh	r2, [r3, #8]
 800bf7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf7c:	b29b      	uxth	r3, r3
 800bf7e:	1ad3      	subs	r3, r2, r3
 800bf80:	823b      	strh	r3, [r7, #16]
        while (p->len < off) {
 800bf82:	e00e      	b.n	800bfa2 <tcp_receive+0x686>
          off -= p->len;
 800bf84:	69bb      	ldr	r3, [r7, #24]
 800bf86:	895b      	ldrh	r3, [r3, #10]
 800bf88:	461a      	mov	r2, r3
 800bf8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf8c:	1a9b      	subs	r3, r3, r2
 800bf8e:	627b      	str	r3, [r7, #36]	; 0x24
          /* KJM following line changed (with addition of new_tot_len var)
             to fix bug #9076
             inseg.p->tot_len -= p->len; */
          p->tot_len = new_tot_len;
 800bf90:	69bb      	ldr	r3, [r7, #24]
 800bf92:	8a3a      	ldrh	r2, [r7, #16]
 800bf94:	811a      	strh	r2, [r3, #8]
          p->len = 0;
 800bf96:	69bb      	ldr	r3, [r7, #24]
 800bf98:	2200      	movs	r2, #0
 800bf9a:	815a      	strh	r2, [r3, #10]
          p = p->next;
 800bf9c:	69bb      	ldr	r3, [r7, #24]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	61bb      	str	r3, [r7, #24]
        while (p->len < off) {
 800bfa2:	69bb      	ldr	r3, [r7, #24]
 800bfa4:	895b      	ldrh	r3, [r3, #10]
 800bfa6:	461a      	mov	r2, r3
 800bfa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bfaa:	4293      	cmp	r3, r2
 800bfac:	dcea      	bgt.n	800bf84 <tcp_receive+0x668>
        }
        if (pbuf_header(p, (s16_t)-off)) {
 800bfae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bfb0:	b29b      	uxth	r3, r3
 800bfb2:	425b      	negs	r3, r3
 800bfb4:	b29b      	uxth	r3, r3
 800bfb6:	b21b      	sxth	r3, r3
 800bfb8:	4619      	mov	r1, r3
 800bfba:	69b8      	ldr	r0, [r7, #24]
 800bfbc:	f7fc fed2 	bl	8008d64 <pbuf_header>
 800bfc0:	4603      	mov	r3, r0
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d01c      	beq.n	800c000 <tcp_receive+0x6e4>
          /* Do we need to cope with this failing?  Assert for now */
          LWIP_ASSERT("pbuf_header failed", 0);
 800bfc6:	4b20      	ldr	r3, [pc, #128]	; (800c048 <tcp_receive+0x72c>)
 800bfc8:	f240 524c 	movw	r2, #1356	; 0x54c
 800bfcc:	4923      	ldr	r1, [pc, #140]	; (800c05c <tcp_receive+0x740>)
 800bfce:	4820      	ldr	r0, [pc, #128]	; (800c050 <tcp_receive+0x734>)
 800bfd0:	f008 fba0 	bl	8014714 <iprintf>
 800bfd4:	e014      	b.n	800c000 <tcp_receive+0x6e4>
        }
      } else {
        if (pbuf_header(inseg.p, (s16_t)-off)) {
 800bfd6:	4b1b      	ldr	r3, [pc, #108]	; (800c044 <tcp_receive+0x728>)
 800bfd8:	685b      	ldr	r3, [r3, #4]
 800bfda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bfdc:	b292      	uxth	r2, r2
 800bfde:	4252      	negs	r2, r2
 800bfe0:	b292      	uxth	r2, r2
 800bfe2:	b212      	sxth	r2, r2
 800bfe4:	4611      	mov	r1, r2
 800bfe6:	4618      	mov	r0, r3
 800bfe8:	f7fc febc 	bl	8008d64 <pbuf_header>
 800bfec:	4603      	mov	r3, r0
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d006      	beq.n	800c000 <tcp_receive+0x6e4>
          /* Do we need to cope with this failing?  Assert for now */
          LWIP_ASSERT("pbuf_header failed", 0);
 800bff2:	4b15      	ldr	r3, [pc, #84]	; (800c048 <tcp_receive+0x72c>)
 800bff4:	f240 5251 	movw	r2, #1361	; 0x551
 800bff8:	4918      	ldr	r1, [pc, #96]	; (800c05c <tcp_receive+0x740>)
 800bffa:	4815      	ldr	r0, [pc, #84]	; (800c050 <tcp_receive+0x734>)
 800bffc:	f008 fb8a 	bl	8014714 <iprintf>
        }
      }
      inseg.len -= (u16_t)(pcb->rcv_nxt - seqno);
 800c000:	4b10      	ldr	r3, [pc, #64]	; (800c044 <tcp_receive+0x728>)
 800c002:	891a      	ldrh	r2, [r3, #8]
 800c004:	4b0e      	ldr	r3, [pc, #56]	; (800c040 <tcp_receive+0x724>)
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	b299      	uxth	r1, r3
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c00e:	b29b      	uxth	r3, r3
 800c010:	1acb      	subs	r3, r1, r3
 800c012:	b29b      	uxth	r3, r3
 800c014:	4413      	add	r3, r2
 800c016:	b29a      	uxth	r2, r3
 800c018:	4b0a      	ldr	r3, [pc, #40]	; (800c044 <tcp_receive+0x728>)
 800c01a:	811a      	strh	r2, [r3, #8]
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c020:	4a07      	ldr	r2, [pc, #28]	; (800c040 <tcp_receive+0x724>)
 800c022:	6013      	str	r3, [r2, #0]
 800c024:	4b07      	ldr	r3, [pc, #28]	; (800c044 <tcp_receive+0x728>)
 800c026:	68db      	ldr	r3, [r3, #12]
 800c028:	4a05      	ldr	r2, [pc, #20]	; (800c040 <tcp_receive+0x724>)
 800c02a:	6812      	ldr	r2, [r2, #0]
 800c02c:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800c02e:	e025      	b.n	800c07c <tcp_receive+0x760>
 800c030:	20000264 	.word	0x20000264
 800c034:	20000268 	.word	0x20000268
 800c038:	200038f0 	.word	0x200038f0
 800c03c:	2000026a 	.word	0x2000026a
 800c040:	20000260 	.word	0x20000260
 800c044:	20000240 	.word	0x20000240
 800c048:	080160f0 	.word	0x080160f0
 800c04c:	08016378 	.word	0x08016378
 800c050:	08016134 	.word	0x08016134
 800c054:	08016388 	.word	0x08016388
 800c058:	08016398 	.word	0x08016398
 800c05c:	080163a8 	.word	0x080163a8
    }
    else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 800c060:	4b87      	ldr	r3, [pc, #540]	; (800c280 <tcp_receive+0x964>)
 800c062:	681a      	ldr	r2, [r3, #0]
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c068:	1ad3      	subs	r3, r2, r3
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	da06      	bge.n	800c07c <tcp_receive+0x760>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	7e9b      	ldrb	r3, [r3, #26]
 800c072:	f043 0302 	orr.w	r3, r3, #2
 800c076:	b2da      	uxtb	r2, r3
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	769a      	strb	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800c07c:	4b80      	ldr	r3, [pc, #512]	; (800c280 <tcp_receive+0x964>)
 800c07e:	681a      	ldr	r2, [r3, #0]
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c084:	1ad3      	subs	r3, r2, r3
 800c086:	2b00      	cmp	r3, #0
 800c088:	f2c0 8410 	blt.w	800c8ac <tcp_receive+0xf90>
 800c08c:	4b7c      	ldr	r3, [pc, #496]	; (800c280 <tcp_receive+0x964>)
 800c08e:	681a      	ldr	r2, [r3, #0]
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c094:	6879      	ldr	r1, [r7, #4]
 800c096:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800c098:	440b      	add	r3, r1
 800c09a:	1ad3      	subs	r3, r2, r3
 800c09c:	3301      	adds	r3, #1
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	f300 8404 	bgt.w	800c8ac <tcp_receive+0xf90>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c0a8:	4b75      	ldr	r3, [pc, #468]	; (800c280 <tcp_receive+0x964>)
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	429a      	cmp	r2, r3
 800c0ae:	f040 8287 	bne.w	800c5c0 <tcp_receive+0xca4>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 800c0b2:	4b74      	ldr	r3, [pc, #464]	; (800c284 <tcp_receive+0x968>)
 800c0b4:	891c      	ldrh	r4, [r3, #8]
 800c0b6:	4b73      	ldr	r3, [pc, #460]	; (800c284 <tcp_receive+0x968>)
 800c0b8:	68db      	ldr	r3, [r3, #12]
 800c0ba:	899b      	ldrh	r3, [r3, #12]
 800c0bc:	b29b      	uxth	r3, r3
 800c0be:	4618      	mov	r0, r3
 800c0c0:	f7fb fd6c 	bl	8007b9c <lwip_htons>
 800c0c4:	4603      	mov	r3, r0
 800c0c6:	f003 0303 	and.w	r3, r3, #3
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d001      	beq.n	800c0d2 <tcp_receive+0x7b6>
 800c0ce:	2301      	movs	r3, #1
 800c0d0:	e000      	b.n	800c0d4 <tcp_receive+0x7b8>
 800c0d2:	2300      	movs	r3, #0
 800c0d4:	4423      	add	r3, r4
 800c0d6:	b29a      	uxth	r2, r3
 800c0d8:	4b6b      	ldr	r3, [pc, #428]	; (800c288 <tcp_receive+0x96c>)
 800c0da:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800c0e0:	4b69      	ldr	r3, [pc, #420]	; (800c288 <tcp_receive+0x96c>)
 800c0e2:	881b      	ldrh	r3, [r3, #0]
 800c0e4:	429a      	cmp	r2, r3
 800c0e6:	d26e      	bcs.n	800c1c6 <tcp_receive+0x8aa>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800c0e8:	4b66      	ldr	r3, [pc, #408]	; (800c284 <tcp_receive+0x968>)
 800c0ea:	68db      	ldr	r3, [r3, #12]
 800c0ec:	899b      	ldrh	r3, [r3, #12]
 800c0ee:	b29b      	uxth	r3, r3
 800c0f0:	4618      	mov	r0, r3
 800c0f2:	f7fb fd53 	bl	8007b9c <lwip_htons>
 800c0f6:	4603      	mov	r3, r0
 800c0f8:	f003 0301 	and.w	r3, r3, #1
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d01b      	beq.n	800c138 <tcp_receive+0x81c>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 800c100:	4b60      	ldr	r3, [pc, #384]	; (800c284 <tcp_receive+0x968>)
 800c102:	68db      	ldr	r3, [r3, #12]
 800c104:	899b      	ldrh	r3, [r3, #12]
 800c106:	b29b      	uxth	r3, r3
 800c108:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800c10c:	b29c      	uxth	r4, r3
 800c10e:	4b5d      	ldr	r3, [pc, #372]	; (800c284 <tcp_receive+0x968>)
 800c110:	68db      	ldr	r3, [r3, #12]
 800c112:	899b      	ldrh	r3, [r3, #12]
 800c114:	b29b      	uxth	r3, r3
 800c116:	4618      	mov	r0, r3
 800c118:	f7fb fd40 	bl	8007b9c <lwip_htons>
 800c11c:	4603      	mov	r3, r0
 800c11e:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800c122:	b29b      	uxth	r3, r3
 800c124:	4618      	mov	r0, r3
 800c126:	f7fb fd39 	bl	8007b9c <lwip_htons>
 800c12a:	4603      	mov	r3, r0
 800c12c:	461a      	mov	r2, r3
 800c12e:	4b55      	ldr	r3, [pc, #340]	; (800c284 <tcp_receive+0x968>)
 800c130:	68db      	ldr	r3, [r3, #12]
 800c132:	4322      	orrs	r2, r4
 800c134:	b292      	uxth	r2, r2
 800c136:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800c13c:	4b51      	ldr	r3, [pc, #324]	; (800c284 <tcp_receive+0x968>)
 800c13e:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800c140:	4b50      	ldr	r3, [pc, #320]	; (800c284 <tcp_receive+0x968>)
 800c142:	68db      	ldr	r3, [r3, #12]
 800c144:	899b      	ldrh	r3, [r3, #12]
 800c146:	b29b      	uxth	r3, r3
 800c148:	4618      	mov	r0, r3
 800c14a:	f7fb fd27 	bl	8007b9c <lwip_htons>
 800c14e:	4603      	mov	r3, r0
 800c150:	f003 0302 	and.w	r3, r3, #2
 800c154:	2b00      	cmp	r3, #0
 800c156:	d005      	beq.n	800c164 <tcp_receive+0x848>
            inseg.len -= 1;
 800c158:	4b4a      	ldr	r3, [pc, #296]	; (800c284 <tcp_receive+0x968>)
 800c15a:	891b      	ldrh	r3, [r3, #8]
 800c15c:	3b01      	subs	r3, #1
 800c15e:	b29a      	uxth	r2, r3
 800c160:	4b48      	ldr	r3, [pc, #288]	; (800c284 <tcp_receive+0x968>)
 800c162:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 800c164:	4b47      	ldr	r3, [pc, #284]	; (800c284 <tcp_receive+0x968>)
 800c166:	685a      	ldr	r2, [r3, #4]
 800c168:	4b46      	ldr	r3, [pc, #280]	; (800c284 <tcp_receive+0x968>)
 800c16a:	891b      	ldrh	r3, [r3, #8]
 800c16c:	4619      	mov	r1, r3
 800c16e:	4610      	mov	r0, r2
 800c170:	f7fc fca8 	bl	8008ac4 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 800c174:	4b43      	ldr	r3, [pc, #268]	; (800c284 <tcp_receive+0x968>)
 800c176:	891c      	ldrh	r4, [r3, #8]
 800c178:	4b42      	ldr	r3, [pc, #264]	; (800c284 <tcp_receive+0x968>)
 800c17a:	68db      	ldr	r3, [r3, #12]
 800c17c:	899b      	ldrh	r3, [r3, #12]
 800c17e:	b29b      	uxth	r3, r3
 800c180:	4618      	mov	r0, r3
 800c182:	f7fb fd0b 	bl	8007b9c <lwip_htons>
 800c186:	4603      	mov	r3, r0
 800c188:	f003 0303 	and.w	r3, r3, #3
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d001      	beq.n	800c194 <tcp_receive+0x878>
 800c190:	2301      	movs	r3, #1
 800c192:	e000      	b.n	800c196 <tcp_receive+0x87a>
 800c194:	2300      	movs	r3, #0
 800c196:	4423      	add	r3, r4
 800c198:	b29a      	uxth	r2, r3
 800c19a:	4b3b      	ldr	r3, [pc, #236]	; (800c288 <tcp_receive+0x96c>)
 800c19c:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800c19e:	4b3a      	ldr	r3, [pc, #232]	; (800c288 <tcp_receive+0x96c>)
 800c1a0:	881b      	ldrh	r3, [r3, #0]
 800c1a2:	461a      	mov	r2, r3
 800c1a4:	4b36      	ldr	r3, [pc, #216]	; (800c280 <tcp_receive+0x964>)
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	441a      	add	r2, r3
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c1ae:	6879      	ldr	r1, [r7, #4]
 800c1b0:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800c1b2:	440b      	add	r3, r1
 800c1b4:	429a      	cmp	r2, r3
 800c1b6:	d006      	beq.n	800c1c6 <tcp_receive+0x8aa>
 800c1b8:	4b34      	ldr	r3, [pc, #208]	; (800c28c <tcp_receive+0x970>)
 800c1ba:	f240 527f 	movw	r2, #1407	; 0x57f
 800c1be:	4934      	ldr	r1, [pc, #208]	; (800c290 <tcp_receive+0x974>)
 800c1c0:	4834      	ldr	r0, [pc, #208]	; (800c294 <tcp_receive+0x978>)
 800c1c2:	f008 faa7 	bl	8014714 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	f000 80e1 	beq.w	800c392 <tcp_receive+0xa76>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800c1d0:	4b2c      	ldr	r3, [pc, #176]	; (800c284 <tcp_receive+0x968>)
 800c1d2:	68db      	ldr	r3, [r3, #12]
 800c1d4:	899b      	ldrh	r3, [r3, #12]
 800c1d6:	b29b      	uxth	r3, r3
 800c1d8:	4618      	mov	r0, r3
 800c1da:	f7fb fcdf 	bl	8007b9c <lwip_htons>
 800c1de:	4603      	mov	r3, r0
 800c1e0:	f003 0301 	and.w	r3, r3, #1
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d010      	beq.n	800c20a <tcp_receive+0x8ee>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 800c1e8:	e00a      	b.n	800c200 <tcp_receive+0x8e4>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c1ee:	60bb      	str	r3, [r7, #8]
              pcb->ooseq = pcb->ooseq->next;
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c1f4:	681a      	ldr	r2, [r3, #0]
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	671a      	str	r2, [r3, #112]	; 0x70
              tcp_seg_free(old_ooseq);
 800c1fa:	68b8      	ldr	r0, [r7, #8]
 800c1fc:	f7fd ff2d 	bl	800a05a <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c204:	2b00      	cmp	r3, #0
 800c206:	d1f0      	bne.n	800c1ea <tcp_receive+0x8ce>
 800c208:	e0c3      	b.n	800c392 <tcp_receive+0xa76>
            }
          } else {
            next = pcb->ooseq;
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c20e:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 800c210:	e04f      	b.n	800c2b2 <tcp_receive+0x996>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800c212:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c214:	68db      	ldr	r3, [r3, #12]
 800c216:	899b      	ldrh	r3, [r3, #12]
 800c218:	b29b      	uxth	r3, r3
 800c21a:	4618      	mov	r0, r3
 800c21c:	f7fb fcbe 	bl	8007b9c <lwip_htons>
 800c220:	4603      	mov	r3, r0
 800c222:	f003 0301 	and.w	r3, r3, #1
 800c226:	2b00      	cmp	r3, #0
 800c228:	d03b      	beq.n	800c2a2 <tcp_receive+0x986>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 800c22a:	4b16      	ldr	r3, [pc, #88]	; (800c284 <tcp_receive+0x968>)
 800c22c:	68db      	ldr	r3, [r3, #12]
 800c22e:	899b      	ldrh	r3, [r3, #12]
 800c230:	b29b      	uxth	r3, r3
 800c232:	4618      	mov	r0, r3
 800c234:	f7fb fcb2 	bl	8007b9c <lwip_htons>
 800c238:	4603      	mov	r3, r0
 800c23a:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d12f      	bne.n	800c2a2 <tcp_receive+0x986>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 800c242:	4b10      	ldr	r3, [pc, #64]	; (800c284 <tcp_receive+0x968>)
 800c244:	68db      	ldr	r3, [r3, #12]
 800c246:	899b      	ldrh	r3, [r3, #12]
 800c248:	b29c      	uxth	r4, r3
 800c24a:	2001      	movs	r0, #1
 800c24c:	f7fb fca6 	bl	8007b9c <lwip_htons>
 800c250:	4603      	mov	r3, r0
 800c252:	461a      	mov	r2, r3
 800c254:	4b0b      	ldr	r3, [pc, #44]	; (800c284 <tcp_receive+0x968>)
 800c256:	68db      	ldr	r3, [r3, #12]
 800c258:	4322      	orrs	r2, r4
 800c25a:	b292      	uxth	r2, r2
 800c25c:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 800c25e:	4b09      	ldr	r3, [pc, #36]	; (800c284 <tcp_receive+0x968>)
 800c260:	891c      	ldrh	r4, [r3, #8]
 800c262:	4b08      	ldr	r3, [pc, #32]	; (800c284 <tcp_receive+0x968>)
 800c264:	68db      	ldr	r3, [r3, #12]
 800c266:	899b      	ldrh	r3, [r3, #12]
 800c268:	b29b      	uxth	r3, r3
 800c26a:	4618      	mov	r0, r3
 800c26c:	f7fb fc96 	bl	8007b9c <lwip_htons>
 800c270:	4603      	mov	r3, r0
 800c272:	f003 0303 	and.w	r3, r3, #3
 800c276:	2b00      	cmp	r3, #0
 800c278:	d00e      	beq.n	800c298 <tcp_receive+0x97c>
 800c27a:	2301      	movs	r3, #1
 800c27c:	e00d      	b.n	800c29a <tcp_receive+0x97e>
 800c27e:	bf00      	nop
 800c280:	20000260 	.word	0x20000260
 800c284:	20000240 	.word	0x20000240
 800c288:	2000026a 	.word	0x2000026a
 800c28c:	080160f0 	.word	0x080160f0
 800c290:	080163bc 	.word	0x080163bc
 800c294:	08016134 	.word	0x08016134
 800c298:	2300      	movs	r3, #0
 800c29a:	4423      	add	r3, r4
 800c29c:	b29a      	uxth	r2, r3
 800c29e:	4b95      	ldr	r3, [pc, #596]	; (800c4f4 <tcp_receive+0xbd8>)
 800c2a0:	801a      	strh	r2, [r3, #0]
              }
              prev = next;
 800c2a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2a4:	62bb      	str	r3, [r7, #40]	; 0x28
              next = next->next;
 800c2a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	62fb      	str	r3, [r7, #44]	; 0x2c
              tcp_seg_free(prev);
 800c2ac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c2ae:	f7fd fed4 	bl	800a05a <tcp_seg_free>
            while (next &&
 800c2b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d00e      	beq.n	800c2d6 <tcp_receive+0x9ba>
                   TCP_SEQ_GEQ(seqno + tcplen,
 800c2b8:	4b8e      	ldr	r3, [pc, #568]	; (800c4f4 <tcp_receive+0xbd8>)
 800c2ba:	881b      	ldrh	r3, [r3, #0]
 800c2bc:	461a      	mov	r2, r3
 800c2be:	4b8e      	ldr	r3, [pc, #568]	; (800c4f8 <tcp_receive+0xbdc>)
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	441a      	add	r2, r3
 800c2c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2c6:	68db      	ldr	r3, [r3, #12]
 800c2c8:	685b      	ldr	r3, [r3, #4]
 800c2ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c2cc:	8909      	ldrh	r1, [r1, #8]
 800c2ce:	440b      	add	r3, r1
 800c2d0:	1ad3      	subs	r3, r2, r3
            while (next &&
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	da9d      	bge.n	800c212 <tcp_receive+0x8f6>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 800c2d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d057      	beq.n	800c38c <tcp_receive+0xa70>
                TCP_SEQ_GT(seqno + tcplen,
 800c2dc:	4b85      	ldr	r3, [pc, #532]	; (800c4f4 <tcp_receive+0xbd8>)
 800c2de:	881b      	ldrh	r3, [r3, #0]
 800c2e0:	461a      	mov	r2, r3
 800c2e2:	4b85      	ldr	r3, [pc, #532]	; (800c4f8 <tcp_receive+0xbdc>)
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	441a      	add	r2, r3
 800c2e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2ea:	68db      	ldr	r3, [r3, #12]
 800c2ec:	685b      	ldr	r3, [r3, #4]
 800c2ee:	1ad3      	subs	r3, r2, r3
            if (next &&
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	dd4b      	ble.n	800c38c <tcp_receive+0xa70>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 800c2f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2f6:	68db      	ldr	r3, [r3, #12]
 800c2f8:	685b      	ldr	r3, [r3, #4]
 800c2fa:	b29a      	uxth	r2, r3
 800c2fc:	4b7e      	ldr	r3, [pc, #504]	; (800c4f8 <tcp_receive+0xbdc>)
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	b29b      	uxth	r3, r3
 800c302:	1ad3      	subs	r3, r2, r3
 800c304:	b29a      	uxth	r2, r3
 800c306:	4b7d      	ldr	r3, [pc, #500]	; (800c4fc <tcp_receive+0xbe0>)
 800c308:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800c30a:	4b7c      	ldr	r3, [pc, #496]	; (800c4fc <tcp_receive+0xbe0>)
 800c30c:	68db      	ldr	r3, [r3, #12]
 800c30e:	899b      	ldrh	r3, [r3, #12]
 800c310:	b29b      	uxth	r3, r3
 800c312:	4618      	mov	r0, r3
 800c314:	f7fb fc42 	bl	8007b9c <lwip_htons>
 800c318:	4603      	mov	r3, r0
 800c31a:	f003 0302 	and.w	r3, r3, #2
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d005      	beq.n	800c32e <tcp_receive+0xa12>
                inseg.len -= 1;
 800c322:	4b76      	ldr	r3, [pc, #472]	; (800c4fc <tcp_receive+0xbe0>)
 800c324:	891b      	ldrh	r3, [r3, #8]
 800c326:	3b01      	subs	r3, #1
 800c328:	b29a      	uxth	r2, r3
 800c32a:	4b74      	ldr	r3, [pc, #464]	; (800c4fc <tcp_receive+0xbe0>)
 800c32c:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 800c32e:	4b73      	ldr	r3, [pc, #460]	; (800c4fc <tcp_receive+0xbe0>)
 800c330:	685a      	ldr	r2, [r3, #4]
 800c332:	4b72      	ldr	r3, [pc, #456]	; (800c4fc <tcp_receive+0xbe0>)
 800c334:	891b      	ldrh	r3, [r3, #8]
 800c336:	4619      	mov	r1, r3
 800c338:	4610      	mov	r0, r2
 800c33a:	f7fc fbc3 	bl	8008ac4 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 800c33e:	4b6f      	ldr	r3, [pc, #444]	; (800c4fc <tcp_receive+0xbe0>)
 800c340:	891c      	ldrh	r4, [r3, #8]
 800c342:	4b6e      	ldr	r3, [pc, #440]	; (800c4fc <tcp_receive+0xbe0>)
 800c344:	68db      	ldr	r3, [r3, #12]
 800c346:	899b      	ldrh	r3, [r3, #12]
 800c348:	b29b      	uxth	r3, r3
 800c34a:	4618      	mov	r0, r3
 800c34c:	f7fb fc26 	bl	8007b9c <lwip_htons>
 800c350:	4603      	mov	r3, r0
 800c352:	f003 0303 	and.w	r3, r3, #3
 800c356:	2b00      	cmp	r3, #0
 800c358:	d001      	beq.n	800c35e <tcp_receive+0xa42>
 800c35a:	2301      	movs	r3, #1
 800c35c:	e000      	b.n	800c360 <tcp_receive+0xa44>
 800c35e:	2300      	movs	r3, #0
 800c360:	4423      	add	r3, r4
 800c362:	b29a      	uxth	r2, r3
 800c364:	4b63      	ldr	r3, [pc, #396]	; (800c4f4 <tcp_receive+0xbd8>)
 800c366:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 800c368:	4b62      	ldr	r3, [pc, #392]	; (800c4f4 <tcp_receive+0xbd8>)
 800c36a:	881b      	ldrh	r3, [r3, #0]
 800c36c:	461a      	mov	r2, r3
 800c36e:	4b62      	ldr	r3, [pc, #392]	; (800c4f8 <tcp_receive+0xbdc>)
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	441a      	add	r2, r3
 800c374:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c376:	68db      	ldr	r3, [r3, #12]
 800c378:	685b      	ldr	r3, [r3, #4]
 800c37a:	429a      	cmp	r2, r3
 800c37c:	d006      	beq.n	800c38c <tcp_receive+0xa70>
 800c37e:	4b60      	ldr	r3, [pc, #384]	; (800c500 <tcp_receive+0xbe4>)
 800c380:	f240 52af 	movw	r2, #1455	; 0x5af
 800c384:	495f      	ldr	r1, [pc, #380]	; (800c504 <tcp_receive+0xbe8>)
 800c386:	4860      	ldr	r0, [pc, #384]	; (800c508 <tcp_receive+0xbec>)
 800c388:	f008 f9c4 	bl	8014714 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c390:	671a      	str	r2, [r3, #112]	; 0x70
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 800c392:	4b58      	ldr	r3, [pc, #352]	; (800c4f4 <tcp_receive+0xbd8>)
 800c394:	881b      	ldrh	r3, [r3, #0]
 800c396:	461a      	mov	r2, r3
 800c398:	4b57      	ldr	r3, [pc, #348]	; (800c4f8 <tcp_receive+0xbdc>)
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	441a      	add	r2, r3
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800c3a6:	4b53      	ldr	r3, [pc, #332]	; (800c4f4 <tcp_receive+0xbd8>)
 800c3a8:	881b      	ldrh	r3, [r3, #0]
 800c3aa:	429a      	cmp	r2, r3
 800c3ac:	d206      	bcs.n	800c3bc <tcp_receive+0xaa0>
 800c3ae:	4b54      	ldr	r3, [pc, #336]	; (800c500 <tcp_receive+0xbe4>)
 800c3b0:	f240 52b9 	movw	r2, #1465	; 0x5b9
 800c3b4:	4955      	ldr	r1, [pc, #340]	; (800c50c <tcp_receive+0xbf0>)
 800c3b6:	4854      	ldr	r0, [pc, #336]	; (800c508 <tcp_receive+0xbec>)
 800c3b8:	f008 f9ac 	bl	8014714 <iprintf>
        pcb->rcv_wnd -= tcplen;
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800c3c0:	4b4c      	ldr	r3, [pc, #304]	; (800c4f4 <tcp_receive+0xbd8>)
 800c3c2:	881b      	ldrh	r3, [r3, #0]
 800c3c4:	1ad3      	subs	r3, r2, r3
 800c3c6:	b29a      	uxth	r2, r3
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 800c3cc:	6878      	ldr	r0, [r7, #4]
 800c3ce:	f7fd f9fb 	bl	80097c8 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 800c3d2:	4b4a      	ldr	r3, [pc, #296]	; (800c4fc <tcp_receive+0xbe0>)
 800c3d4:	685b      	ldr	r3, [r3, #4]
 800c3d6:	891b      	ldrh	r3, [r3, #8]
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d006      	beq.n	800c3ea <tcp_receive+0xace>
          recv_data = inseg.p;
 800c3dc:	4b47      	ldr	r3, [pc, #284]	; (800c4fc <tcp_receive+0xbe0>)
 800c3de:	685b      	ldr	r3, [r3, #4]
 800c3e0:	4a4b      	ldr	r2, [pc, #300]	; (800c510 <tcp_receive+0xbf4>)
 800c3e2:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 800c3e4:	4b45      	ldr	r3, [pc, #276]	; (800c4fc <tcp_receive+0xbe0>)
 800c3e6:	2200      	movs	r2, #0
 800c3e8:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800c3ea:	4b44      	ldr	r3, [pc, #272]	; (800c4fc <tcp_receive+0xbe0>)
 800c3ec:	68db      	ldr	r3, [r3, #12]
 800c3ee:	899b      	ldrh	r3, [r3, #12]
 800c3f0:	b29b      	uxth	r3, r3
 800c3f2:	4618      	mov	r0, r3
 800c3f4:	f7fb fbd2 	bl	8007b9c <lwip_htons>
 800c3f8:	4603      	mov	r3, r0
 800c3fa:	f003 0301 	and.w	r3, r3, #1
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	f000 80b4 	beq.w	800c56c <tcp_receive+0xc50>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 800c404:	4b43      	ldr	r3, [pc, #268]	; (800c514 <tcp_receive+0xbf8>)
 800c406:	781b      	ldrb	r3, [r3, #0]
 800c408:	f043 0320 	orr.w	r3, r3, #32
 800c40c:	b2da      	uxtb	r2, r3
 800c40e:	4b41      	ldr	r3, [pc, #260]	; (800c514 <tcp_receive+0xbf8>)
 800c410:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 800c412:	e0ab      	b.n	800c56c <tcp_receive+0xc50>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          cseg = pcb->ooseq;
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c418:	60fb      	str	r3, [r7, #12]
          seqno = pcb->ooseq->tcphdr->seqno;
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c41e:	68db      	ldr	r3, [r3, #12]
 800c420:	685b      	ldr	r3, [r3, #4]
 800c422:	4a35      	ldr	r2, [pc, #212]	; (800c4f8 <tcp_receive+0xbdc>)
 800c424:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	891b      	ldrh	r3, [r3, #8]
 800c42a:	461c      	mov	r4, r3
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	68db      	ldr	r3, [r3, #12]
 800c430:	899b      	ldrh	r3, [r3, #12]
 800c432:	b29b      	uxth	r3, r3
 800c434:	4618      	mov	r0, r3
 800c436:	f7fb fbb1 	bl	8007b9c <lwip_htons>
 800c43a:	4603      	mov	r3, r0
 800c43c:	f003 0303 	and.w	r3, r3, #3
 800c440:	2b00      	cmp	r3, #0
 800c442:	d001      	beq.n	800c448 <tcp_receive+0xb2c>
 800c444:	2301      	movs	r3, #1
 800c446:	e000      	b.n	800c44a <tcp_receive+0xb2e>
 800c448:	2300      	movs	r3, #0
 800c44a:	191a      	adds	r2, r3, r4
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c450:	441a      	add	r2, r3
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c45a:	461c      	mov	r4, r3
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	891b      	ldrh	r3, [r3, #8]
 800c460:	461d      	mov	r5, r3
 800c462:	68fb      	ldr	r3, [r7, #12]
 800c464:	68db      	ldr	r3, [r3, #12]
 800c466:	899b      	ldrh	r3, [r3, #12]
 800c468:	b29b      	uxth	r3, r3
 800c46a:	4618      	mov	r0, r3
 800c46c:	f7fb fb96 	bl	8007b9c <lwip_htons>
 800c470:	4603      	mov	r3, r0
 800c472:	f003 0303 	and.w	r3, r3, #3
 800c476:	2b00      	cmp	r3, #0
 800c478:	d001      	beq.n	800c47e <tcp_receive+0xb62>
 800c47a:	2301      	movs	r3, #1
 800c47c:	e000      	b.n	800c480 <tcp_receive+0xb64>
 800c47e:	2300      	movs	r3, #0
 800c480:	442b      	add	r3, r5
 800c482:	429c      	cmp	r4, r3
 800c484:	d206      	bcs.n	800c494 <tcp_receive+0xb78>
 800c486:	4b1e      	ldr	r3, [pc, #120]	; (800c500 <tcp_receive+0xbe4>)
 800c488:	f240 52de 	movw	r2, #1502	; 0x5de
 800c48c:	4922      	ldr	r1, [pc, #136]	; (800c518 <tcp_receive+0xbfc>)
 800c48e:	481e      	ldr	r0, [pc, #120]	; (800c508 <tcp_receive+0xbec>)
 800c490:	f008 f940 	bl	8014714 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 800c494:	68fb      	ldr	r3, [r7, #12]
 800c496:	891b      	ldrh	r3, [r3, #8]
 800c498:	461c      	mov	r4, r3
 800c49a:	68fb      	ldr	r3, [r7, #12]
 800c49c:	68db      	ldr	r3, [r3, #12]
 800c49e:	899b      	ldrh	r3, [r3, #12]
 800c4a0:	b29b      	uxth	r3, r3
 800c4a2:	4618      	mov	r0, r3
 800c4a4:	f7fb fb7a 	bl	8007b9c <lwip_htons>
 800c4a8:	4603      	mov	r3, r0
 800c4aa:	f003 0303 	and.w	r3, r3, #3
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d001      	beq.n	800c4b6 <tcp_receive+0xb9a>
 800c4b2:	2301      	movs	r3, #1
 800c4b4:	e000      	b.n	800c4b8 <tcp_receive+0xb9c>
 800c4b6:	2300      	movs	r3, #0
 800c4b8:	1919      	adds	r1, r3, r4
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800c4be:	b28b      	uxth	r3, r1
 800c4c0:	1ad3      	subs	r3, r2, r3
 800c4c2:	b29a      	uxth	r2, r3
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 800c4c8:	6878      	ldr	r0, [r7, #4]
 800c4ca:	f7fd f97d 	bl	80097c8 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	685b      	ldr	r3, [r3, #4]
 800c4d2:	891b      	ldrh	r3, [r3, #8]
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d028      	beq.n	800c52a <tcp_receive+0xc0e>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 800c4d8:	4b0d      	ldr	r3, [pc, #52]	; (800c510 <tcp_receive+0xbf4>)
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d01d      	beq.n	800c51c <tcp_receive+0xc00>
              pbuf_cat(recv_data, cseg->p);
 800c4e0:	4b0b      	ldr	r3, [pc, #44]	; (800c510 <tcp_receive+0xbf4>)
 800c4e2:	681a      	ldr	r2, [r3, #0]
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	685b      	ldr	r3, [r3, #4]
 800c4e8:	4619      	mov	r1, r3
 800c4ea:	4610      	mov	r0, r2
 800c4ec:	f7fc fd2c 	bl	8008f48 <pbuf_cat>
 800c4f0:	e018      	b.n	800c524 <tcp_receive+0xc08>
 800c4f2:	bf00      	nop
 800c4f4:	2000026a 	.word	0x2000026a
 800c4f8:	20000260 	.word	0x20000260
 800c4fc:	20000240 	.word	0x20000240
 800c500:	080160f0 	.word	0x080160f0
 800c504:	080163f4 	.word	0x080163f4
 800c508:	08016134 	.word	0x08016134
 800c50c:	08016430 	.word	0x08016430
 800c510:	20000270 	.word	0x20000270
 800c514:	2000026d 	.word	0x2000026d
 800c518:	08016450 	.word	0x08016450
            } else {
              recv_data = cseg->p;
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	685b      	ldr	r3, [r3, #4]
 800c520:	4a71      	ldr	r2, [pc, #452]	; (800c6e8 <tcp_receive+0xdcc>)
 800c522:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	2200      	movs	r2, #0
 800c528:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	68db      	ldr	r3, [r3, #12]
 800c52e:	899b      	ldrh	r3, [r3, #12]
 800c530:	b29b      	uxth	r3, r3
 800c532:	4618      	mov	r0, r3
 800c534:	f7fb fb32 	bl	8007b9c <lwip_htons>
 800c538:	4603      	mov	r3, r0
 800c53a:	f003 0301 	and.w	r3, r3, #1
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d00d      	beq.n	800c55e <tcp_receive+0xc42>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 800c542:	4b6a      	ldr	r3, [pc, #424]	; (800c6ec <tcp_receive+0xdd0>)
 800c544:	781b      	ldrb	r3, [r3, #0]
 800c546:	f043 0320 	orr.w	r3, r3, #32
 800c54a:	b2da      	uxtb	r2, r3
 800c54c:	4b67      	ldr	r3, [pc, #412]	; (800c6ec <tcp_receive+0xdd0>)
 800c54e:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	7d1b      	ldrb	r3, [r3, #20]
 800c554:	2b04      	cmp	r3, #4
 800c556:	d102      	bne.n	800c55e <tcp_receive+0xc42>
              pcb->state = CLOSE_WAIT;
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	2207      	movs	r2, #7
 800c55c:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	681a      	ldr	r2, [r3, #0]
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	671a      	str	r2, [r3, #112]	; 0x70
          tcp_seg_free(cseg);
 800c566:	68f8      	ldr	r0, [r7, #12]
 800c568:	f7fd fd77 	bl	800a05a <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c570:	2b00      	cmp	r3, #0
 800c572:	d008      	beq.n	800c586 <tcp_receive+0xc6a>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c578:	68db      	ldr	r3, [r3, #12]
 800c57a:	685a      	ldr	r2, [r3, #4]
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 800c580:	429a      	cmp	r2, r3
 800c582:	f43f af47 	beq.w	800c414 <tcp_receive+0xaf8>
        }
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	7e9b      	ldrb	r3, [r3, #26]
 800c58a:	f003 0301 	and.w	r3, r3, #1
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d00e      	beq.n	800c5b0 <tcp_receive+0xc94>
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	7e9b      	ldrb	r3, [r3, #26]
 800c596:	f023 0301 	bic.w	r3, r3, #1
 800c59a:	b2da      	uxtb	r2, r3
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	769a      	strb	r2, [r3, #26]
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	7e9b      	ldrb	r3, [r3, #26]
 800c5a4:	f043 0302 	orr.w	r3, r3, #2
 800c5a8:	b2da      	uxtb	r2, r3
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	769a      	strb	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 800c5ae:	e181      	b.n	800c8b4 <tcp_receive+0xf98>
        tcp_ack(pcb);
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	7e9b      	ldrb	r3, [r3, #26]
 800c5b4:	f043 0301 	orr.w	r3, r3, #1
 800c5b8:	b2da      	uxtb	r2, r3
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	769a      	strb	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 800c5be:	e179      	b.n	800c8b4 <tcp_receive+0xf98>
        }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      } else {
        /* We get here if the incoming segment is out-of-sequence. */
        tcp_send_empty_ack(pcb);
 800c5c0:	6878      	ldr	r0, [r7, #4]
 800c5c2:	f000 fc93 	bl	800ceec <tcp_send_empty_ack>
#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d106      	bne.n	800c5dc <tcp_receive+0xcc0>
          pcb->ooseq = tcp_seg_copy(&inseg);
 800c5ce:	4848      	ldr	r0, [pc, #288]	; (800c6f0 <tcp_receive+0xdd4>)
 800c5d0:	f7fd fd5b 	bl	800a08a <tcp_seg_copy>
 800c5d4:	4602      	mov	r2, r0
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	671a      	str	r2, [r3, #112]	; 0x70
      if (pcb->rcv_nxt == seqno) {
 800c5da:	e16b      	b.n	800c8b4 <tcp_receive+0xf98>

             If the incoming segment has the same sequence number as a
             segment on the ->ooseq queue, we discard the segment that
             contains less data. */

          prev = NULL;
 800c5dc:	2300      	movs	r3, #0
 800c5de:	62bb      	str	r3, [r7, #40]	; 0x28
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c5e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c5e6:	e150      	b.n	800c88a <tcp_receive+0xf6e>
            if (seqno == next->tcphdr->seqno) {
 800c5e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5ea:	68db      	ldr	r3, [r3, #12]
 800c5ec:	685a      	ldr	r2, [r3, #4]
 800c5ee:	4b41      	ldr	r3, [pc, #260]	; (800c6f4 <tcp_receive+0xdd8>)
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	429a      	cmp	r2, r3
 800c5f4:	d11d      	bne.n	800c632 <tcp_receive+0xd16>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 800c5f6:	4b3e      	ldr	r3, [pc, #248]	; (800c6f0 <tcp_receive+0xdd4>)
 800c5f8:	891a      	ldrh	r2, [r3, #8]
 800c5fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5fc:	891b      	ldrh	r3, [r3, #8]
 800c5fe:	429a      	cmp	r2, r3
 800c600:	f240 8148 	bls.w	800c894 <tcp_receive+0xf78>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                cseg = tcp_seg_copy(&inseg);
 800c604:	483a      	ldr	r0, [pc, #232]	; (800c6f0 <tcp_receive+0xdd4>)
 800c606:	f7fd fd40 	bl	800a08a <tcp_seg_copy>
 800c60a:	60f8      	str	r0, [r7, #12]
                if (cseg != NULL) {
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	2b00      	cmp	r3, #0
 800c610:	f000 8142 	beq.w	800c898 <tcp_receive+0xf7c>
                  if (prev != NULL) {
 800c614:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c616:	2b00      	cmp	r3, #0
 800c618:	d003      	beq.n	800c622 <tcp_receive+0xd06>
                    prev->next = cseg;
 800c61a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c61c:	68fa      	ldr	r2, [r7, #12]
 800c61e:	601a      	str	r2, [r3, #0]
 800c620:	e002      	b.n	800c628 <tcp_receive+0xd0c>
                  } else {
                    pcb->ooseq = cseg;
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	68fa      	ldr	r2, [r7, #12]
 800c626:	671a      	str	r2, [r3, #112]	; 0x70
                  }
                  tcp_oos_insert_segment(cseg, next);
 800c628:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c62a:	68f8      	ldr	r0, [r7, #12]
 800c62c:	f7ff f900 	bl	800b830 <tcp_oos_insert_segment>
                }
                break;
 800c630:	e132      	b.n	800c898 <tcp_receive+0xf7c>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 800c632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c634:	2b00      	cmp	r3, #0
 800c636:	d117      	bne.n	800c668 <tcp_receive+0xd4c>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 800c638:	4b2e      	ldr	r3, [pc, #184]	; (800c6f4 <tcp_receive+0xdd8>)
 800c63a:	681a      	ldr	r2, [r3, #0]
 800c63c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c63e:	68db      	ldr	r3, [r3, #12]
 800c640:	685b      	ldr	r3, [r3, #4]
 800c642:	1ad3      	subs	r3, r2, r3
 800c644:	2b00      	cmp	r3, #0
 800c646:	da57      	bge.n	800c6f8 <tcp_receive+0xddc>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  cseg = tcp_seg_copy(&inseg);
 800c648:	4829      	ldr	r0, [pc, #164]	; (800c6f0 <tcp_receive+0xdd4>)
 800c64a:	f7fd fd1e 	bl	800a08a <tcp_seg_copy>
 800c64e:	60f8      	str	r0, [r7, #12]
                  if (cseg != NULL) {
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	2b00      	cmp	r3, #0
 800c654:	f000 8122 	beq.w	800c89c <tcp_receive+0xf80>
                    pcb->ooseq = cseg;
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	68fa      	ldr	r2, [r7, #12]
 800c65c:	671a      	str	r2, [r3, #112]	; 0x70
                    tcp_oos_insert_segment(cseg, next);
 800c65e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c660:	68f8      	ldr	r0, [r7, #12]
 800c662:	f7ff f8e5 	bl	800b830 <tcp_oos_insert_segment>
                  }
                  break;
 800c666:	e119      	b.n	800c89c <tcp_receive+0xf80>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno+1, next->tcphdr->seqno-1)) {
 800c668:	4b22      	ldr	r3, [pc, #136]	; (800c6f4 <tcp_receive+0xdd8>)
 800c66a:	681a      	ldr	r2, [r3, #0]
 800c66c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c66e:	68db      	ldr	r3, [r3, #12]
 800c670:	685b      	ldr	r3, [r3, #4]
 800c672:	1ad3      	subs	r3, r2, r3
 800c674:	3b01      	subs	r3, #1
 800c676:	2b00      	cmp	r3, #0
 800c678:	db3e      	blt.n	800c6f8 <tcp_receive+0xddc>
 800c67a:	4b1e      	ldr	r3, [pc, #120]	; (800c6f4 <tcp_receive+0xdd8>)
 800c67c:	681a      	ldr	r2, [r3, #0]
 800c67e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c680:	68db      	ldr	r3, [r3, #12]
 800c682:	685b      	ldr	r3, [r3, #4]
 800c684:	1ad3      	subs	r3, r2, r3
 800c686:	3301      	adds	r3, #1
 800c688:	2b00      	cmp	r3, #0
 800c68a:	dc35      	bgt.n	800c6f8 <tcp_receive+0xddc>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  cseg = tcp_seg_copy(&inseg);
 800c68c:	4818      	ldr	r0, [pc, #96]	; (800c6f0 <tcp_receive+0xdd4>)
 800c68e:	f7fd fcfc 	bl	800a08a <tcp_seg_copy>
 800c692:	60f8      	str	r0, [r7, #12]
                  if (cseg != NULL) {
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	2b00      	cmp	r3, #0
 800c698:	f000 8102 	beq.w	800c8a0 <tcp_receive+0xf84>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 800c69c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c69e:	68db      	ldr	r3, [r3, #12]
 800c6a0:	685b      	ldr	r3, [r3, #4]
 800c6a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c6a4:	8912      	ldrh	r2, [r2, #8]
 800c6a6:	441a      	add	r2, r3
 800c6a8:	4b12      	ldr	r3, [pc, #72]	; (800c6f4 <tcp_receive+0xdd8>)
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	1ad3      	subs	r3, r2, r3
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	dd12      	ble.n	800c6d8 <tcp_receive+0xdbc>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 800c6b2:	4b10      	ldr	r3, [pc, #64]	; (800c6f4 <tcp_receive+0xdd8>)
 800c6b4:	681b      	ldr	r3, [r3, #0]
 800c6b6:	b29a      	uxth	r2, r3
 800c6b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6ba:	68db      	ldr	r3, [r3, #12]
 800c6bc:	685b      	ldr	r3, [r3, #4]
 800c6be:	b29b      	uxth	r3, r3
 800c6c0:	1ad3      	subs	r3, r2, r3
 800c6c2:	b29a      	uxth	r2, r3
 800c6c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6c6:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 800c6c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6ca:	685a      	ldr	r2, [r3, #4]
 800c6cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6ce:	891b      	ldrh	r3, [r3, #8]
 800c6d0:	4619      	mov	r1, r3
 800c6d2:	4610      	mov	r0, r2
 800c6d4:	f7fc f9f6 	bl	8008ac4 <pbuf_realloc>
                    }
                    prev->next = cseg;
 800c6d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6da:	68fa      	ldr	r2, [r7, #12]
 800c6dc:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 800c6de:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c6e0:	68f8      	ldr	r0, [r7, #12]
 800c6e2:	f7ff f8a5 	bl	800b830 <tcp_oos_insert_segment>
                  }
                  break;
 800c6e6:	e0db      	b.n	800c8a0 <tcp_receive+0xf84>
 800c6e8:	20000270 	.word	0x20000270
 800c6ec:	2000026d 	.word	0x2000026d
 800c6f0:	20000240 	.word	0x20000240
 800c6f4:	20000260 	.word	0x20000260
                }
              }
              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 800c6f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	f040 80bf 	bne.w	800c880 <tcp_receive+0xf64>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 800c702:	4b7c      	ldr	r3, [pc, #496]	; (800c8f4 <tcp_receive+0xfd8>)
 800c704:	681a      	ldr	r2, [r3, #0]
 800c706:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c708:	68db      	ldr	r3, [r3, #12]
 800c70a:	685b      	ldr	r3, [r3, #4]
 800c70c:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 800c70e:	2b00      	cmp	r3, #0
 800c710:	f340 80b6 	ble.w	800c880 <tcp_receive+0xf64>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800c714:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c716:	68db      	ldr	r3, [r3, #12]
 800c718:	899b      	ldrh	r3, [r3, #12]
 800c71a:	b29b      	uxth	r3, r3
 800c71c:	4618      	mov	r0, r3
 800c71e:	f7fb fa3d 	bl	8007b9c <lwip_htons>
 800c722:	4603      	mov	r3, r0
 800c724:	f003 0301 	and.w	r3, r3, #1
 800c728:	2b00      	cmp	r3, #0
 800c72a:	f040 80bb 	bne.w	800c8a4 <tcp_receive+0xf88>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 800c72e:	4872      	ldr	r0, [pc, #456]	; (800c8f8 <tcp_receive+0xfdc>)
 800c730:	f7fd fcab 	bl	800a08a <tcp_seg_copy>
 800c734:	4602      	mov	r2, r0
 800c736:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c738:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 800c73a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	2b00      	cmp	r3, #0
 800c740:	f000 80b2 	beq.w	800c8a8 <tcp_receive+0xf8c>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 800c744:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c746:	68db      	ldr	r3, [r3, #12]
 800c748:	685b      	ldr	r3, [r3, #4]
 800c74a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c74c:	8912      	ldrh	r2, [r2, #8]
 800c74e:	441a      	add	r2, r3
 800c750:	4b68      	ldr	r3, [pc, #416]	; (800c8f4 <tcp_receive+0xfd8>)
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	1ad3      	subs	r3, r2, r3
 800c756:	2b00      	cmp	r3, #0
 800c758:	dd12      	ble.n	800c780 <tcp_receive+0xe64>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 800c75a:	4b66      	ldr	r3, [pc, #408]	; (800c8f4 <tcp_receive+0xfd8>)
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	b29a      	uxth	r2, r3
 800c760:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c762:	68db      	ldr	r3, [r3, #12]
 800c764:	685b      	ldr	r3, [r3, #4]
 800c766:	b29b      	uxth	r3, r3
 800c768:	1ad3      	subs	r3, r2, r3
 800c76a:	b29a      	uxth	r2, r3
 800c76c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c76e:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 800c770:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c772:	685a      	ldr	r2, [r3, #4]
 800c774:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c776:	891b      	ldrh	r3, [r3, #8]
 800c778:	4619      	mov	r1, r3
 800c77a:	4610      	mov	r0, r2
 800c77c:	f7fc f9a2 	bl	8008ac4 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 800c780:	4b5e      	ldr	r3, [pc, #376]	; (800c8fc <tcp_receive+0xfe0>)
 800c782:	881b      	ldrh	r3, [r3, #0]
 800c784:	461a      	mov	r2, r3
 800c786:	4b5b      	ldr	r3, [pc, #364]	; (800c8f4 <tcp_receive+0xfd8>)
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	441a      	add	r2, r3
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c790:	6879      	ldr	r1, [r7, #4]
 800c792:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800c794:	440b      	add	r3, r1
 800c796:	1ad3      	subs	r3, r2, r3
 800c798:	2b00      	cmp	r3, #0
 800c79a:	f340 8085 	ble.w	800c8a8 <tcp_receive+0xf8c>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 800c79e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	68db      	ldr	r3, [r3, #12]
 800c7a4:	899b      	ldrh	r3, [r3, #12]
 800c7a6:	b29b      	uxth	r3, r3
 800c7a8:	4618      	mov	r0, r3
 800c7aa:	f7fb f9f7 	bl	8007b9c <lwip_htons>
 800c7ae:	4603      	mov	r3, r0
 800c7b0:	f003 0301 	and.w	r3, r3, #1
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d01e      	beq.n	800c7f6 <tcp_receive+0xeda>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 800c7b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	68db      	ldr	r3, [r3, #12]
 800c7be:	899b      	ldrh	r3, [r3, #12]
 800c7c0:	b29b      	uxth	r3, r3
 800c7c2:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800c7c6:	b29c      	uxth	r4, r3
 800c7c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	68db      	ldr	r3, [r3, #12]
 800c7ce:	899b      	ldrh	r3, [r3, #12]
 800c7d0:	b29b      	uxth	r3, r3
 800c7d2:	4618      	mov	r0, r3
 800c7d4:	f7fb f9e2 	bl	8007b9c <lwip_htons>
 800c7d8:	4603      	mov	r3, r0
 800c7da:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800c7de:	b29b      	uxth	r3, r3
 800c7e0:	4618      	mov	r0, r3
 800c7e2:	f7fb f9db 	bl	8007b9c <lwip_htons>
 800c7e6:	4603      	mov	r3, r0
 800c7e8:	461a      	mov	r2, r3
 800c7ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	68db      	ldr	r3, [r3, #12]
 800c7f0:	4322      	orrs	r2, r4
 800c7f2:	b292      	uxth	r2, r2
 800c7f4:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c7fa:	b29a      	uxth	r2, r3
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c800:	4413      	add	r3, r2
 800c802:	b299      	uxth	r1, r3
 800c804:	4b3b      	ldr	r3, [pc, #236]	; (800c8f4 <tcp_receive+0xfd8>)
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	b29a      	uxth	r2, r3
 800c80a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	1a8a      	subs	r2, r1, r2
 800c810:	b292      	uxth	r2, r2
 800c812:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 800c814:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	685a      	ldr	r2, [r3, #4]
 800c81a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	891b      	ldrh	r3, [r3, #8]
 800c820:	4619      	mov	r1, r3
 800c822:	4610      	mov	r0, r2
 800c824:	f7fc f94e 	bl	8008ac4 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 800c828:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c82a:	681b      	ldr	r3, [r3, #0]
 800c82c:	891c      	ldrh	r4, [r3, #8]
 800c82e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	68db      	ldr	r3, [r3, #12]
 800c834:	899b      	ldrh	r3, [r3, #12]
 800c836:	b29b      	uxth	r3, r3
 800c838:	4618      	mov	r0, r3
 800c83a:	f7fb f9af 	bl	8007b9c <lwip_htons>
 800c83e:	4603      	mov	r3, r0
 800c840:	f003 0303 	and.w	r3, r3, #3
 800c844:	2b00      	cmp	r3, #0
 800c846:	d001      	beq.n	800c84c <tcp_receive+0xf30>
 800c848:	2301      	movs	r3, #1
 800c84a:	e000      	b.n	800c84e <tcp_receive+0xf32>
 800c84c:	2300      	movs	r3, #0
 800c84e:	4423      	add	r3, r4
 800c850:	b29a      	uxth	r2, r3
 800c852:	4b2a      	ldr	r3, [pc, #168]	; (800c8fc <tcp_receive+0xfe0>)
 800c854:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800c856:	4b29      	ldr	r3, [pc, #164]	; (800c8fc <tcp_receive+0xfe0>)
 800c858:	881b      	ldrh	r3, [r3, #0]
 800c85a:	461a      	mov	r2, r3
 800c85c:	4b25      	ldr	r3, [pc, #148]	; (800c8f4 <tcp_receive+0xfd8>)
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	441a      	add	r2, r3
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c866:	6879      	ldr	r1, [r7, #4]
 800c868:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800c86a:	440b      	add	r3, r1
 800c86c:	429a      	cmp	r2, r3
 800c86e:	d01b      	beq.n	800c8a8 <tcp_receive+0xf8c>
 800c870:	4b23      	ldr	r3, [pc, #140]	; (800c900 <tcp_receive+0xfe4>)
 800c872:	f240 627b 	movw	r2, #1659	; 0x67b
 800c876:	4923      	ldr	r1, [pc, #140]	; (800c904 <tcp_receive+0xfe8>)
 800c878:	4823      	ldr	r0, [pc, #140]	; (800c908 <tcp_receive+0xfec>)
 800c87a:	f007 ff4b 	bl	8014714 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 800c87e:	e013      	b.n	800c8a8 <tcp_receive+0xf8c>
              }
            }
            prev = next;
 800c880:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c882:	62bb      	str	r3, [r7, #40]	; 0x28
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 800c884:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c88a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	f47f aeab 	bne.w	800c5e8 <tcp_receive+0xccc>
      if (pcb->rcv_nxt == seqno) {
 800c892:	e00f      	b.n	800c8b4 <tcp_receive+0xf98>
                break;
 800c894:	bf00      	nop
 800c896:	e00d      	b.n	800c8b4 <tcp_receive+0xf98>
                break;
 800c898:	bf00      	nop
 800c89a:	e00b      	b.n	800c8b4 <tcp_receive+0xf98>
                  break;
 800c89c:	bf00      	nop
 800c89e:	e009      	b.n	800c8b4 <tcp_receive+0xf98>
                  break;
 800c8a0:	bf00      	nop
 800c8a2:	e007      	b.n	800c8b4 <tcp_receive+0xf98>
                  break;
 800c8a4:	bf00      	nop
 800c8a6:	e005      	b.n	800c8b4 <tcp_receive+0xf98>
                break;
 800c8a8:	bf00      	nop
      if (pcb->rcv_nxt == seqno) {
 800c8aa:	e003      	b.n	800c8b4 <tcp_receive+0xf98>
#endif /* TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS */
#endif /* TCP_QUEUE_OOSEQ */
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 800c8ac:	6878      	ldr	r0, [r7, #4]
 800c8ae:	f000 fb1d 	bl	800ceec <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800c8b2:	e01a      	b.n	800c8ea <tcp_receive+0xfce>
 800c8b4:	e019      	b.n	800c8ea <tcp_receive+0xfce>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 800c8b6:	4b0f      	ldr	r3, [pc, #60]	; (800c8f4 <tcp_receive+0xfd8>)
 800c8b8:	681a      	ldr	r2, [r3, #0]
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c8be:	1ad3      	subs	r3, r2, r3
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	db0a      	blt.n	800c8da <tcp_receive+0xfbe>
 800c8c4:	4b0b      	ldr	r3, [pc, #44]	; (800c8f4 <tcp_receive+0xfd8>)
 800c8c6:	681a      	ldr	r2, [r3, #0]
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c8cc:	6879      	ldr	r1, [r7, #4]
 800c8ce:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800c8d0:	440b      	add	r3, r1
 800c8d2:	1ad3      	subs	r3, r2, r3
 800c8d4:	3301      	adds	r3, #1
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	dd07      	ble.n	800c8ea <tcp_receive+0xfce>
      tcp_ack_now(pcb);
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	7e9b      	ldrb	r3, [r3, #26]
 800c8de:	f043 0302 	orr.w	r3, r3, #2
 800c8e2:	b2da      	uxtb	r2, r3
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	769a      	strb	r2, [r3, #26]
    }
  }
}
 800c8e8:	e7ff      	b.n	800c8ea <tcp_receive+0xfce>
 800c8ea:	bf00      	nop
 800c8ec:	3734      	adds	r7, #52	; 0x34
 800c8ee:	46bd      	mov	sp, r7
 800c8f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c8f2:	bf00      	nop
 800c8f4:	20000260 	.word	0x20000260
 800c8f8:	20000240 	.word	0x20000240
 800c8fc:	2000026a 	.word	0x2000026a
 800c900:	080160f0 	.word	0x080160f0
 800c904:	080163bc 	.word	0x080163bc
 800c908:	08016134 	.word	0x08016134

0800c90c <tcp_getoptbyte>:

static u8_t
tcp_getoptbyte(void)
{
 800c90c:	b480      	push	{r7}
 800c90e:	b083      	sub	sp, #12
 800c910:	af00      	add	r7, sp, #0
  if ((tcphdr_opt2 == NULL) || (tcp_optidx < tcphdr_opt1len)) {
 800c912:	4b18      	ldr	r3, [pc, #96]	; (800c974 <tcp_getoptbyte+0x68>)
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	2b00      	cmp	r3, #0
 800c918:	d005      	beq.n	800c926 <tcp_getoptbyte+0x1a>
 800c91a:	4b17      	ldr	r3, [pc, #92]	; (800c978 <tcp_getoptbyte+0x6c>)
 800c91c:	881a      	ldrh	r2, [r3, #0]
 800c91e:	4b17      	ldr	r3, [pc, #92]	; (800c97c <tcp_getoptbyte+0x70>)
 800c920:	881b      	ldrh	r3, [r3, #0]
 800c922:	429a      	cmp	r2, r3
 800c924:	d20e      	bcs.n	800c944 <tcp_getoptbyte+0x38>
    u8_t* opts = (u8_t *)tcphdr + TCP_HLEN;
 800c926:	4b16      	ldr	r3, [pc, #88]	; (800c980 <tcp_getoptbyte+0x74>)
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	3314      	adds	r3, #20
 800c92c:	603b      	str	r3, [r7, #0]
    return opts[tcp_optidx++];
 800c92e:	4b12      	ldr	r3, [pc, #72]	; (800c978 <tcp_getoptbyte+0x6c>)
 800c930:	881b      	ldrh	r3, [r3, #0]
 800c932:	1c5a      	adds	r2, r3, #1
 800c934:	b291      	uxth	r1, r2
 800c936:	4a10      	ldr	r2, [pc, #64]	; (800c978 <tcp_getoptbyte+0x6c>)
 800c938:	8011      	strh	r1, [r2, #0]
 800c93a:	461a      	mov	r2, r3
 800c93c:	683b      	ldr	r3, [r7, #0]
 800c93e:	4413      	add	r3, r2
 800c940:	781b      	ldrb	r3, [r3, #0]
 800c942:	e010      	b.n	800c966 <tcp_getoptbyte+0x5a>
  } else {
    u8_t idx = (u8_t)(tcp_optidx++ - tcphdr_opt1len);
 800c944:	4b0c      	ldr	r3, [pc, #48]	; (800c978 <tcp_getoptbyte+0x6c>)
 800c946:	881b      	ldrh	r3, [r3, #0]
 800c948:	1c5a      	adds	r2, r3, #1
 800c94a:	b291      	uxth	r1, r2
 800c94c:	4a0a      	ldr	r2, [pc, #40]	; (800c978 <tcp_getoptbyte+0x6c>)
 800c94e:	8011      	strh	r1, [r2, #0]
 800c950:	b2da      	uxtb	r2, r3
 800c952:	4b0a      	ldr	r3, [pc, #40]	; (800c97c <tcp_getoptbyte+0x70>)
 800c954:	881b      	ldrh	r3, [r3, #0]
 800c956:	b2db      	uxtb	r3, r3
 800c958:	1ad3      	subs	r3, r2, r3
 800c95a:	71fb      	strb	r3, [r7, #7]
    return tcphdr_opt2[idx];
 800c95c:	4b05      	ldr	r3, [pc, #20]	; (800c974 <tcp_getoptbyte+0x68>)
 800c95e:	681a      	ldr	r2, [r3, #0]
 800c960:	79fb      	ldrb	r3, [r7, #7]
 800c962:	4413      	add	r3, r2
 800c964:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c966:	4618      	mov	r0, r3
 800c968:	370c      	adds	r7, #12
 800c96a:	46bd      	mov	sp, r7
 800c96c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c970:	4770      	bx	lr
 800c972:	bf00      	nop
 800c974:	20000258 	.word	0x20000258
 800c978:	2000025c 	.word	0x2000025c
 800c97c:	20000256 	.word	0x20000256
 800c980:	20000250 	.word	0x20000250

0800c984 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 800c984:	b580      	push	{r7, lr}
 800c986:	b084      	sub	sp, #16
 800c988:	af00      	add	r7, sp, #0
 800c98a:	6078      	str	r0, [r7, #4]
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 800c98c:	4b2d      	ldr	r3, [pc, #180]	; (800ca44 <tcp_parseopt+0xc0>)
 800c98e:	881b      	ldrh	r3, [r3, #0]
 800c990:	2b00      	cmp	r3, #0
 800c992:	d053      	beq.n	800ca3c <tcp_parseopt+0xb8>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800c994:	4b2c      	ldr	r3, [pc, #176]	; (800ca48 <tcp_parseopt+0xc4>)
 800c996:	2200      	movs	r2, #0
 800c998:	801a      	strh	r2, [r3, #0]
 800c99a:	e043      	b.n	800ca24 <tcp_parseopt+0xa0>
      u8_t opt = tcp_getoptbyte();
 800c99c:	f7ff ffb6 	bl	800c90c <tcp_getoptbyte>
 800c9a0:	4603      	mov	r3, r0
 800c9a2:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 800c9a4:	7bfb      	ldrb	r3, [r7, #15]
 800c9a6:	2b01      	cmp	r3, #1
 800c9a8:	d03c      	beq.n	800ca24 <tcp_parseopt+0xa0>
 800c9aa:	2b02      	cmp	r3, #2
 800c9ac:	d002      	beq.n	800c9b4 <tcp_parseopt+0x30>
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d03f      	beq.n	800ca32 <tcp_parseopt+0xae>
 800c9b2:	e026      	b.n	800ca02 <tcp_parseopt+0x7e>
        /* NOP option. */
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
        break;
      case LWIP_TCP_OPT_MSS:
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
        if (tcp_getoptbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 800c9b4:	f7ff ffaa 	bl	800c90c <tcp_getoptbyte>
 800c9b8:	4603      	mov	r3, r0
 800c9ba:	2b04      	cmp	r3, #4
 800c9bc:	d13b      	bne.n	800ca36 <tcp_parseopt+0xb2>
 800c9be:	4b22      	ldr	r3, [pc, #136]	; (800ca48 <tcp_parseopt+0xc4>)
 800c9c0:	881b      	ldrh	r3, [r3, #0]
 800c9c2:	3302      	adds	r3, #2
 800c9c4:	4a1f      	ldr	r2, [pc, #124]	; (800ca44 <tcp_parseopt+0xc0>)
 800c9c6:	8812      	ldrh	r2, [r2, #0]
 800c9c8:	4293      	cmp	r3, r2
 800c9ca:	dc34      	bgt.n	800ca36 <tcp_parseopt+0xb2>
          /* Bad length */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
          return;
        }
        /* An MSS option with the right option length. */
        mss = (tcp_getoptbyte() << 8);
 800c9cc:	f7ff ff9e 	bl	800c90c <tcp_getoptbyte>
 800c9d0:	4603      	mov	r3, r0
 800c9d2:	b29b      	uxth	r3, r3
 800c9d4:	021b      	lsls	r3, r3, #8
 800c9d6:	81bb      	strh	r3, [r7, #12]
        mss |= tcp_getoptbyte();
 800c9d8:	f7ff ff98 	bl	800c90c <tcp_getoptbyte>
 800c9dc:	4603      	mov	r3, r0
 800c9de:	b29a      	uxth	r2, r3
 800c9e0:	89bb      	ldrh	r3, [r7, #12]
 800c9e2:	4313      	orrs	r3, r2
 800c9e4:	81bb      	strh	r3, [r7, #12]
        /* Limit the mss to the configured TCP_MSS and prevent division by zero */
        pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 800c9e6:	89bb      	ldrh	r3, [r7, #12]
 800c9e8:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 800c9ec:	d804      	bhi.n	800c9f8 <tcp_parseopt+0x74>
 800c9ee:	89bb      	ldrh	r3, [r7, #12]
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d001      	beq.n	800c9f8 <tcp_parseopt+0x74>
 800c9f4:	89ba      	ldrh	r2, [r7, #12]
 800c9f6:	e001      	b.n	800c9fc <tcp_parseopt+0x78>
 800c9f8:	f44f 7206 	mov.w	r2, #536	; 0x218
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	865a      	strh	r2, [r3, #50]	; 0x32
        break;
 800ca00:	e010      	b.n	800ca24 <tcp_parseopt+0xa0>
        tcp_optidx += LWIP_TCP_OPT_LEN_TS - 6;
        break;
#endif
      default:
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
        data = tcp_getoptbyte();
 800ca02:	f7ff ff83 	bl	800c90c <tcp_getoptbyte>
 800ca06:	4603      	mov	r3, r0
 800ca08:	72fb      	strb	r3, [r7, #11]
        if (data < 2) {
 800ca0a:	7afb      	ldrb	r3, [r7, #11]
 800ca0c:	2b01      	cmp	r3, #1
 800ca0e:	d914      	bls.n	800ca3a <tcp_parseopt+0xb6>
             and we don't process them further. */
          return;
        }
        /* All other options have a length field, so that we easily
           can skip past them. */
        tcp_optidx += data - 2;
 800ca10:	7afb      	ldrb	r3, [r7, #11]
 800ca12:	b29a      	uxth	r2, r3
 800ca14:	4b0c      	ldr	r3, [pc, #48]	; (800ca48 <tcp_parseopt+0xc4>)
 800ca16:	881b      	ldrh	r3, [r3, #0]
 800ca18:	4413      	add	r3, r2
 800ca1a:	b29b      	uxth	r3, r3
 800ca1c:	3b02      	subs	r3, #2
 800ca1e:	b29a      	uxth	r2, r3
 800ca20:	4b09      	ldr	r3, [pc, #36]	; (800ca48 <tcp_parseopt+0xc4>)
 800ca22:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800ca24:	4b08      	ldr	r3, [pc, #32]	; (800ca48 <tcp_parseopt+0xc4>)
 800ca26:	881a      	ldrh	r2, [r3, #0]
 800ca28:	4b06      	ldr	r3, [pc, #24]	; (800ca44 <tcp_parseopt+0xc0>)
 800ca2a:	881b      	ldrh	r3, [r3, #0]
 800ca2c:	429a      	cmp	r2, r3
 800ca2e:	d3b5      	bcc.n	800c99c <tcp_parseopt+0x18>
 800ca30:	e004      	b.n	800ca3c <tcp_parseopt+0xb8>
        return;
 800ca32:	bf00      	nop
 800ca34:	e002      	b.n	800ca3c <tcp_parseopt+0xb8>
          return;
 800ca36:	bf00      	nop
 800ca38:	e000      	b.n	800ca3c <tcp_parseopt+0xb8>
          return;
 800ca3a:	bf00      	nop
      }
    }
  }
}
 800ca3c:	3710      	adds	r7, #16
 800ca3e:	46bd      	mov	sp, r7
 800ca40:	bd80      	pop	{r7, pc}
 800ca42:	bf00      	nop
 800ca44:	20000254 	.word	0x20000254
 800ca48:	2000025c 	.word	0x2000025c

0800ca4c <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 800ca4c:	b480      	push	{r7}
 800ca4e:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 800ca50:	4b05      	ldr	r3, [pc, #20]	; (800ca68 <tcp_trigger_input_pcb_close+0x1c>)
 800ca52:	781b      	ldrb	r3, [r3, #0]
 800ca54:	f043 0310 	orr.w	r3, r3, #16
 800ca58:	b2da      	uxtb	r2, r3
 800ca5a:	4b03      	ldr	r3, [pc, #12]	; (800ca68 <tcp_trigger_input_pcb_close+0x1c>)
 800ca5c:	701a      	strb	r2, [r3, #0]
}
 800ca5e:	bf00      	nop
 800ca60:	46bd      	mov	sp, r7
 800ca62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca66:	4770      	bx	lr
 800ca68:	2000026d 	.word	0x2000026d

0800ca6c <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                      u32_t seqno_be /* already in network byte order */)
{
 800ca6c:	b580      	push	{r7, lr}
 800ca6e:	b086      	sub	sp, #24
 800ca70:	af00      	add	r7, sp, #0
 800ca72:	60f8      	str	r0, [r7, #12]
 800ca74:	607b      	str	r3, [r7, #4]
 800ca76:	460b      	mov	r3, r1
 800ca78:	817b      	strh	r3, [r7, #10]
 800ca7a:	4613      	mov	r3, r2
 800ca7c:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 800ca7e:	897a      	ldrh	r2, [r7, #10]
 800ca80:	893b      	ldrh	r3, [r7, #8]
 800ca82:	4413      	add	r3, r2
 800ca84:	b29b      	uxth	r3, r3
 800ca86:	3314      	adds	r3, #20
 800ca88:	b29b      	uxth	r3, r3
 800ca8a:	2200      	movs	r2, #0
 800ca8c:	4619      	mov	r1, r3
 800ca8e:	2001      	movs	r0, #1
 800ca90:	f7fb fe1a 	bl	80086c8 <pbuf_alloc>
 800ca94:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 800ca96:	697b      	ldr	r3, [r7, #20]
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d057      	beq.n	800cb4c <tcp_output_alloc_header+0xe0>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 800ca9c:	697b      	ldr	r3, [r7, #20]
 800ca9e:	895b      	ldrh	r3, [r3, #10]
 800caa0:	461a      	mov	r2, r3
 800caa2:	897b      	ldrh	r3, [r7, #10]
 800caa4:	3314      	adds	r3, #20
 800caa6:	429a      	cmp	r2, r3
 800caa8:	da05      	bge.n	800cab6 <tcp_output_alloc_header+0x4a>
 800caaa:	4b2b      	ldr	r3, [pc, #172]	; (800cb58 <tcp_output_alloc_header+0xec>)
 800caac:	2273      	movs	r2, #115	; 0x73
 800caae:	492b      	ldr	r1, [pc, #172]	; (800cb5c <tcp_output_alloc_header+0xf0>)
 800cab0:	482b      	ldr	r0, [pc, #172]	; (800cb60 <tcp_output_alloc_header+0xf4>)
 800cab2:	f007 fe2f 	bl	8014714 <iprintf>
                 (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 800cab6:	697b      	ldr	r3, [r7, #20]
 800cab8:	685b      	ldr	r3, [r3, #4]
 800caba:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(pcb->local_port);
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	8adb      	ldrh	r3, [r3, #22]
 800cac0:	4618      	mov	r0, r3
 800cac2:	f7fb f86b 	bl	8007b9c <lwip_htons>
 800cac6:	4603      	mov	r3, r0
 800cac8:	461a      	mov	r2, r3
 800caca:	693b      	ldr	r3, [r7, #16]
 800cacc:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(pcb->remote_port);
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	8b1b      	ldrh	r3, [r3, #24]
 800cad2:	4618      	mov	r0, r3
 800cad4:	f7fb f862 	bl	8007b9c <lwip_htons>
 800cad8:	4603      	mov	r3, r0
 800cada:	461a      	mov	r2, r3
 800cadc:	693b      	ldr	r3, [r7, #16]
 800cade:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 800cae0:	693b      	ldr	r3, [r7, #16]
 800cae2:	687a      	ldr	r2, [r7, #4]
 800cae4:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 800cae6:	68fb      	ldr	r3, [r7, #12]
 800cae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800caea:	4618      	mov	r0, r3
 800caec:	f7fb f864 	bl	8007bb8 <lwip_htonl>
 800caf0:	4602      	mov	r2, r0
 800caf2:	693b      	ldr	r3, [r7, #16]
 800caf4:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), TCP_ACK);
 800caf6:	897b      	ldrh	r3, [r7, #10]
 800caf8:	089b      	lsrs	r3, r3, #2
 800cafa:	b29b      	uxth	r3, r3
 800cafc:	3305      	adds	r3, #5
 800cafe:	b29b      	uxth	r3, r3
 800cb00:	031b      	lsls	r3, r3, #12
 800cb02:	b29b      	uxth	r3, r3
 800cb04:	f043 0310 	orr.w	r3, r3, #16
 800cb08:	b29b      	uxth	r3, r3
 800cb0a:	4618      	mov	r0, r3
 800cb0c:	f7fb f846 	bl	8007b9c <lwip_htons>
 800cb10:	4603      	mov	r3, r0
 800cb12:	461a      	mov	r2, r3
 800cb14:	693b      	ldr	r3, [r7, #16]
 800cb16:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cb1c:	4618      	mov	r0, r3
 800cb1e:	f7fb f83d 	bl	8007b9c <lwip_htons>
 800cb22:	4603      	mov	r3, r0
 800cb24:	461a      	mov	r2, r3
 800cb26:	693b      	ldr	r3, [r7, #16]
 800cb28:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 800cb2a:	693b      	ldr	r3, [r7, #16]
 800cb2c:	2200      	movs	r2, #0
 800cb2e:	741a      	strb	r2, [r3, #16]
 800cb30:	2200      	movs	r2, #0
 800cb32:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 800cb34:	693b      	ldr	r3, [r7, #16]
 800cb36:	2200      	movs	r2, #0
 800cb38:	749a      	strb	r2, [r3, #18]
 800cb3a:	2200      	movs	r2, #0
 800cb3c:	74da      	strb	r2, [r3, #19]

    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb42:	68fa      	ldr	r2, [r7, #12]
 800cb44:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 800cb46:	441a      	add	r2, r3
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 800cb4c:	697b      	ldr	r3, [r7, #20]
}
 800cb4e:	4618      	mov	r0, r3
 800cb50:	3718      	adds	r7, #24
 800cb52:	46bd      	mov	sp, r7
 800cb54:	bd80      	pop	{r7, pc}
 800cb56:	bf00      	nop
 800cb58:	08016478 	.word	0x08016478
 800cb5c:	080164ac 	.word	0x080164ac
 800cb60:	080164dc 	.word	0x080164dc

0800cb64 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 800cb64:	b590      	push	{r4, r7, lr}
 800cb66:	b085      	sub	sp, #20
 800cb68:	af00      	add	r7, sp, #0
 800cb6a:	6078      	str	r0, [r7, #4]
  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d02d      	beq.n	800cbd0 <tcp_send_fin+0x6c>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800cb78:	60fb      	str	r3, [r7, #12]
 800cb7a:	e002      	b.n	800cb82 <tcp_send_fin+0x1e>
         last_unsent = last_unsent->next);
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 800cb82:	68fb      	ldr	r3, [r7, #12]
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d1f8      	bne.n	800cb7c <tcp_send_fin+0x18>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	68db      	ldr	r3, [r3, #12]
 800cb8e:	899b      	ldrh	r3, [r3, #12]
 800cb90:	b29b      	uxth	r3, r3
 800cb92:	4618      	mov	r0, r3
 800cb94:	f7fb f802 	bl	8007b9c <lwip_htons>
 800cb98:	4603      	mov	r3, r0
 800cb9a:	f003 0307 	and.w	r3, r3, #7
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d116      	bne.n	800cbd0 <tcp_send_fin+0x6c>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 800cba2:	68fb      	ldr	r3, [r7, #12]
 800cba4:	68db      	ldr	r3, [r3, #12]
 800cba6:	899b      	ldrh	r3, [r3, #12]
 800cba8:	b29c      	uxth	r4, r3
 800cbaa:	2001      	movs	r0, #1
 800cbac:	f7fa fff6 	bl	8007b9c <lwip_htons>
 800cbb0:	4603      	mov	r3, r0
 800cbb2:	461a      	mov	r2, r3
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	68db      	ldr	r3, [r3, #12]
 800cbb8:	4322      	orrs	r2, r4
 800cbba:	b292      	uxth	r2, r2
 800cbbc:	819a      	strh	r2, [r3, #12]
      pcb->flags |= TF_FIN;
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	7e9b      	ldrb	r3, [r3, #26]
 800cbc2:	f043 0320 	orr.w	r3, r3, #32
 800cbc6:	b2da      	uxtb	r2, r3
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	769a      	strb	r2, [r3, #26]
      return ERR_OK;
 800cbcc:	2300      	movs	r3, #0
 800cbce:	e004      	b.n	800cbda <tcp_send_fin+0x76>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 800cbd0:	2101      	movs	r1, #1
 800cbd2:	6878      	ldr	r0, [r7, #4]
 800cbd4:	f000 f88e 	bl	800ccf4 <tcp_enqueue_flags>
 800cbd8:	4603      	mov	r3, r0
}
 800cbda:	4618      	mov	r0, r3
 800cbdc:	3714      	adds	r7, #20
 800cbde:	46bd      	mov	sp, r7
 800cbe0:	bd90      	pop	{r4, r7, pc}
	...

0800cbe4 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(struct tcp_pcb *pcb, struct pbuf *p, u8_t flags, u32_t seqno, u8_t optflags)
{
 800cbe4:	b590      	push	{r4, r7, lr}
 800cbe6:	b087      	sub	sp, #28
 800cbe8:	af00      	add	r7, sp, #0
 800cbea:	60f8      	str	r0, [r7, #12]
 800cbec:	60b9      	str	r1, [r7, #8]
 800cbee:	603b      	str	r3, [r7, #0]
 800cbf0:	4613      	mov	r3, r2
 800cbf2:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen = LWIP_TCP_OPT_LENGTH(optflags);
 800cbf4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800cbf8:	009b      	lsls	r3, r3, #2
 800cbfa:	b2db      	uxtb	r3, r3
 800cbfc:	f003 0304 	and.w	r3, r3, #4
 800cc00:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 800cc02:	2003      	movs	r0, #3
 800cc04:	f7fb fb78 	bl	80082f8 <memp_malloc>
 800cc08:	6138      	str	r0, [r7, #16]
 800cc0a:	693b      	ldr	r3, [r7, #16]
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d104      	bne.n	800cc1a <tcp_create_segment+0x36>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 800cc10:	68b8      	ldr	r0, [r7, #8]
 800cc12:	f7fc f8cb 	bl	8008dac <pbuf_free>
    return NULL;
 800cc16:	2300      	movs	r3, #0
 800cc18:	e061      	b.n	800ccde <tcp_create_segment+0xfa>
  }
  seg->flags = optflags;
 800cc1a:	693b      	ldr	r3, [r7, #16]
 800cc1c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800cc20:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 800cc22:	693b      	ldr	r3, [r7, #16]
 800cc24:	2200      	movs	r2, #0
 800cc26:	601a      	str	r2, [r3, #0]
  seg->p = p;
 800cc28:	693b      	ldr	r3, [r7, #16]
 800cc2a:	68ba      	ldr	r2, [r7, #8]
 800cc2c:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 800cc2e:	68bb      	ldr	r3, [r7, #8]
 800cc30:	891a      	ldrh	r2, [r3, #8]
 800cc32:	7dfb      	ldrb	r3, [r7, #23]
 800cc34:	b29b      	uxth	r3, r3
 800cc36:	429a      	cmp	r2, r3
 800cc38:	d205      	bcs.n	800cc46 <tcp_create_segment+0x62>
 800cc3a:	4b2b      	ldr	r3, [pc, #172]	; (800cce8 <tcp_create_segment+0x104>)
 800cc3c:	22ba      	movs	r2, #186	; 0xba
 800cc3e:	492b      	ldr	r1, [pc, #172]	; (800ccec <tcp_create_segment+0x108>)
 800cc40:	482b      	ldr	r0, [pc, #172]	; (800ccf0 <tcp_create_segment+0x10c>)
 800cc42:	f007 fd67 	bl	8014714 <iprintf>
  seg->len = p->tot_len - optlen;
 800cc46:	68bb      	ldr	r3, [r7, #8]
 800cc48:	891a      	ldrh	r2, [r3, #8]
 800cc4a:	7dfb      	ldrb	r3, [r7, #23]
 800cc4c:	b29b      	uxth	r3, r3
 800cc4e:	1ad3      	subs	r3, r2, r3
 800cc50:	b29a      	uxth	r2, r3
 800cc52:	693b      	ldr	r3, [r7, #16]
 800cc54:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_header(p, TCP_HLEN)) {
 800cc56:	2114      	movs	r1, #20
 800cc58:	68b8      	ldr	r0, [r7, #8]
 800cc5a:	f7fc f883 	bl	8008d64 <pbuf_header>
 800cc5e:	4603      	mov	r3, r0
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	d004      	beq.n	800cc6e <tcp_create_segment+0x8a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 800cc64:	6938      	ldr	r0, [r7, #16]
 800cc66:	f7fd f9f8 	bl	800a05a <tcp_seg_free>
    return NULL;
 800cc6a:	2300      	movs	r3, #0
 800cc6c:	e037      	b.n	800ccde <tcp_create_segment+0xfa>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 800cc6e:	693b      	ldr	r3, [r7, #16]
 800cc70:	685b      	ldr	r3, [r3, #4]
 800cc72:	685a      	ldr	r2, [r3, #4]
 800cc74:	693b      	ldr	r3, [r7, #16]
 800cc76:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	8ada      	ldrh	r2, [r3, #22]
 800cc7c:	693b      	ldr	r3, [r7, #16]
 800cc7e:	68dc      	ldr	r4, [r3, #12]
 800cc80:	4610      	mov	r0, r2
 800cc82:	f7fa ff8b 	bl	8007b9c <lwip_htons>
 800cc86:	4603      	mov	r3, r0
 800cc88:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	8b1a      	ldrh	r2, [r3, #24]
 800cc8e:	693b      	ldr	r3, [r7, #16]
 800cc90:	68dc      	ldr	r4, [r3, #12]
 800cc92:	4610      	mov	r0, r2
 800cc94:	f7fa ff82 	bl	8007b9c <lwip_htons>
 800cc98:	4603      	mov	r3, r0
 800cc9a:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 800cc9c:	693b      	ldr	r3, [r7, #16]
 800cc9e:	68dc      	ldr	r4, [r3, #12]
 800cca0:	6838      	ldr	r0, [r7, #0]
 800cca2:	f7fa ff89 	bl	8007bb8 <lwip_htonl>
 800cca6:	4603      	mov	r3, r0
 800cca8:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), flags);
 800ccaa:	7dfb      	ldrb	r3, [r7, #23]
 800ccac:	089b      	lsrs	r3, r3, #2
 800ccae:	b2db      	uxtb	r3, r3
 800ccb0:	b29b      	uxth	r3, r3
 800ccb2:	3305      	adds	r3, #5
 800ccb4:	b29b      	uxth	r3, r3
 800ccb6:	031b      	lsls	r3, r3, #12
 800ccb8:	b29a      	uxth	r2, r3
 800ccba:	79fb      	ldrb	r3, [r7, #7]
 800ccbc:	b29b      	uxth	r3, r3
 800ccbe:	4313      	orrs	r3, r2
 800ccc0:	b29a      	uxth	r2, r3
 800ccc2:	693b      	ldr	r3, [r7, #16]
 800ccc4:	68dc      	ldr	r4, [r3, #12]
 800ccc6:	4610      	mov	r0, r2
 800ccc8:	f7fa ff68 	bl	8007b9c <lwip_htons>
 800cccc:	4603      	mov	r3, r0
 800ccce:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 800ccd0:	693b      	ldr	r3, [r7, #16]
 800ccd2:	68db      	ldr	r3, [r3, #12]
 800ccd4:	2200      	movs	r2, #0
 800ccd6:	749a      	strb	r2, [r3, #18]
 800ccd8:	2200      	movs	r2, #0
 800ccda:	74da      	strb	r2, [r3, #19]
  return seg;
 800ccdc:	693b      	ldr	r3, [r7, #16]
}
 800ccde:	4618      	mov	r0, r3
 800cce0:	371c      	adds	r7, #28
 800cce2:	46bd      	mov	sp, r7
 800cce4:	bd90      	pop	{r4, r7, pc}
 800cce6:	bf00      	nop
 800cce8:	08016478 	.word	0x08016478
 800ccec:	08016504 	.word	0x08016504
 800ccf0:	080164dc 	.word	0x080164dc

0800ccf4 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 800ccf4:	b580      	push	{r7, lr}
 800ccf6:	b08a      	sub	sp, #40	; 0x28
 800ccf8:	af02      	add	r7, sp, #8
 800ccfa:	6078      	str	r0, [r7, #4]
 800ccfc:	460b      	mov	r3, r1
 800ccfe:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 800cd00:	2300      	movs	r3, #0
 800cd02:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 800cd04:	2300      	movs	r3, #0
 800cd06:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 800cd08:	78fb      	ldrb	r3, [r7, #3]
 800cd0a:	f003 0303 	and.w	r3, r3, #3
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d106      	bne.n	800cd20 <tcp_enqueue_flags+0x2c>
 800cd12:	4b6f      	ldr	r3, [pc, #444]	; (800ced0 <tcp_enqueue_flags+0x1dc>)
 800cd14:	f240 321b 	movw	r2, #795	; 0x31b
 800cd18:	496e      	ldr	r1, [pc, #440]	; (800ced4 <tcp_enqueue_flags+0x1e0>)
 800cd1a:	486f      	ldr	r0, [pc, #444]	; (800ced8 <tcp_enqueue_flags+0x1e4>)
 800cd1c:	f007 fcfa 	bl	8014714 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);

  /* check for configured max queuelen and possible overflow (FIN flag should always come through!) */
  if (((pcb->snd_queuelen >= TCP_SND_QUEUELEN) || (pcb->snd_queuelen > TCP_SNDQUEUELEN_OVERFLOW)) &&
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800cd26:	2b08      	cmp	r3, #8
 800cd28:	d806      	bhi.n	800cd38 <tcp_enqueue_flags+0x44>
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800cd30:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 800cd34:	4293      	cmp	r3, r2
 800cd36:	d90e      	bls.n	800cd56 <tcp_enqueue_flags+0x62>
      ((flags & TCP_FIN) == 0)) {
 800cd38:	78fb      	ldrb	r3, [r7, #3]
 800cd3a:	f003 0301 	and.w	r3, r3, #1
  if (((pcb->snd_queuelen >= TCP_SND_QUEUELEN) || (pcb->snd_queuelen > TCP_SNDQUEUELEN_OVERFLOW)) &&
 800cd3e:	2b00      	cmp	r3, #0
 800cd40:	d109      	bne.n	800cd56 <tcp_enqueue_flags+0x62>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_enqueue_flags: too long queue %"U16_F" (max %"U16_F")\n",
                                       pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    pcb->flags |= TF_NAGLEMEMERR;
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	7e9b      	ldrb	r3, [r3, #26]
 800cd46:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800cd4a:	b2da      	uxtb	r2, r3
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	769a      	strb	r2, [r3, #26]
    return ERR_MEM;
 800cd50:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cd54:	e0b7      	b.n	800cec6 <tcp_enqueue_flags+0x1d2>
  }

  if (flags & TCP_SYN) {
 800cd56:	78fb      	ldrb	r3, [r7, #3]
 800cd58:	f003 0302 	and.w	r3, r3, #2
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	d001      	beq.n	800cd64 <tcp_enqueue_flags+0x70>
    optflags = TF_SEG_OPTS_MSS;
 800cd60:	2301      	movs	r3, #1
 800cd62:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host. */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 800cd64:	7ffb      	ldrb	r3, [r7, #31]
 800cd66:	009b      	lsls	r3, r3, #2
 800cd68:	b2db      	uxtb	r3, r3
 800cd6a:	f003 0304 	and.w	r3, r3, #4
 800cd6e:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 800cd70:	7dfb      	ldrb	r3, [r7, #23]
 800cd72:	b29b      	uxth	r3, r3
 800cd74:	2200      	movs	r2, #0
 800cd76:	4619      	mov	r1, r3
 800cd78:	2000      	movs	r0, #0
 800cd7a:	f7fb fca5 	bl	80086c8 <pbuf_alloc>
 800cd7e:	6138      	str	r0, [r7, #16]
 800cd80:	693b      	ldr	r3, [r7, #16]
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d109      	bne.n	800cd9a <tcp_enqueue_flags+0xa6>
    pcb->flags |= TF_NAGLEMEMERR;
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	7e9b      	ldrb	r3, [r3, #26]
 800cd8a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800cd8e:	b2da      	uxtb	r2, r3
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	769a      	strb	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 800cd94:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cd98:	e095      	b.n	800cec6 <tcp_enqueue_flags+0x1d2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 800cd9a:	693b      	ldr	r3, [r7, #16]
 800cd9c:	895a      	ldrh	r2, [r3, #10]
 800cd9e:	7dfb      	ldrb	r3, [r7, #23]
 800cda0:	b29b      	uxth	r3, r3
 800cda2:	429a      	cmp	r2, r3
 800cda4:	d206      	bcs.n	800cdb4 <tcp_enqueue_flags+0xc0>
 800cda6:	4b4a      	ldr	r3, [pc, #296]	; (800ced0 <tcp_enqueue_flags+0x1dc>)
 800cda8:	f240 3241 	movw	r2, #833	; 0x341
 800cdac:	494b      	ldr	r1, [pc, #300]	; (800cedc <tcp_enqueue_flags+0x1e8>)
 800cdae:	484a      	ldr	r0, [pc, #296]	; (800ced8 <tcp_enqueue_flags+0x1e4>)
 800cdb0:	f007 fcb0 	bl	8014714 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	6d99      	ldr	r1, [r3, #88]	; 0x58
 800cdb8:	78fa      	ldrb	r2, [r7, #3]
 800cdba:	7ffb      	ldrb	r3, [r7, #31]
 800cdbc:	9300      	str	r3, [sp, #0]
 800cdbe:	460b      	mov	r3, r1
 800cdc0:	6939      	ldr	r1, [r7, #16]
 800cdc2:	6878      	ldr	r0, [r7, #4]
 800cdc4:	f7ff ff0e 	bl	800cbe4 <tcp_create_segment>
 800cdc8:	60f8      	str	r0, [r7, #12]
 800cdca:	68fb      	ldr	r3, [r7, #12]
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	d109      	bne.n	800cde4 <tcp_enqueue_flags+0xf0>
    pcb->flags |= TF_NAGLEMEMERR;
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	7e9b      	ldrb	r3, [r3, #26]
 800cdd4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800cdd8:	b2da      	uxtb	r2, r3
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	769a      	strb	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 800cdde:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cde2:	e070      	b.n	800cec6 <tcp_enqueue_flags+0x1d2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 800cde4:	68fb      	ldr	r3, [r7, #12]
 800cde6:	68db      	ldr	r3, [r3, #12]
 800cde8:	f003 0303 	and.w	r3, r3, #3
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d006      	beq.n	800cdfe <tcp_enqueue_flags+0x10a>
 800cdf0:	4b37      	ldr	r3, [pc, #220]	; (800ced0 <tcp_enqueue_flags+0x1dc>)
 800cdf2:	f240 3249 	movw	r2, #841	; 0x349
 800cdf6:	493a      	ldr	r1, [pc, #232]	; (800cee0 <tcp_enqueue_flags+0x1ec>)
 800cdf8:	4837      	ldr	r0, [pc, #220]	; (800ced8 <tcp_enqueue_flags+0x1e4>)
 800cdfa:	f007 fc8b 	bl	8014714 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	891b      	ldrh	r3, [r3, #8]
 800ce02:	2b00      	cmp	r3, #0
 800ce04:	d006      	beq.n	800ce14 <tcp_enqueue_flags+0x120>
 800ce06:	4b32      	ldr	r3, [pc, #200]	; (800ced0 <tcp_enqueue_flags+0x1dc>)
 800ce08:	f240 324a 	movw	r2, #842	; 0x34a
 800ce0c:	4935      	ldr	r1, [pc, #212]	; (800cee4 <tcp_enqueue_flags+0x1f0>)
 800ce0e:	4832      	ldr	r0, [pc, #200]	; (800ced8 <tcp_enqueue_flags+0x1e4>)
 800ce10:	f007 fc80 	bl	8014714 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d103      	bne.n	800ce24 <tcp_enqueue_flags+0x130>
    pcb->unsent = seg;
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	68fa      	ldr	r2, [r7, #12]
 800ce20:	669a      	str	r2, [r3, #104]	; 0x68
 800ce22:	e00d      	b.n	800ce40 <tcp_enqueue_flags+0x14c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ce28:	61bb      	str	r3, [r7, #24]
 800ce2a:	e002      	b.n	800ce32 <tcp_enqueue_flags+0x13e>
 800ce2c:	69bb      	ldr	r3, [r7, #24]
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	61bb      	str	r3, [r7, #24]
 800ce32:	69bb      	ldr	r3, [r7, #24]
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d1f8      	bne.n	800ce2c <tcp_enqueue_flags+0x138>
    useg->next = seg;
 800ce3a:	69bb      	ldr	r3, [r7, #24]
 800ce3c:	68fa      	ldr	r2, [r7, #12]
 800ce3e:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	2200      	movs	r2, #0
 800ce44:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 800ce48:	78fb      	ldrb	r3, [r7, #3]
 800ce4a:	f003 0302 	and.w	r3, r3, #2
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d104      	bne.n	800ce5c <tcp_enqueue_flags+0x168>
 800ce52:	78fb      	ldrb	r3, [r7, #3]
 800ce54:	f003 0301 	and.w	r3, r3, #1
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d004      	beq.n	800ce66 <tcp_enqueue_flags+0x172>
    pcb->snd_lbb++;
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ce60:	1c5a      	adds	r2, r3, #1
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	659a      	str	r2, [r3, #88]	; 0x58
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 800ce66:	78fb      	ldrb	r3, [r7, #3]
 800ce68:	f003 0301 	and.w	r3, r3, #1
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d006      	beq.n	800ce7e <tcp_enqueue_flags+0x18a>
    pcb->flags |= TF_FIN;
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	7e9b      	ldrb	r3, [r3, #26]
 800ce74:	f043 0320 	orr.w	r3, r3, #32
 800ce78:	b2da      	uxtb	r2, r3
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	769a      	strb	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 800ce7e:	68fb      	ldr	r3, [r7, #12]
 800ce80:	685b      	ldr	r3, [r3, #4]
 800ce82:	4618      	mov	r0, r3
 800ce84:	f7fc f826 	bl	8008ed4 <pbuf_clen>
 800ce88:	4603      	mov	r3, r0
 800ce8a:	461a      	mov	r2, r3
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ce92:	4413      	add	r3, r2
 800ce94:	b29a      	uxth	r2, r3
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	d00e      	beq.n	800cec4 <tcp_enqueue_flags+0x1d0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d10a      	bne.n	800cec4 <tcp_enqueue_flags+0x1d0>
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d106      	bne.n	800cec4 <tcp_enqueue_flags+0x1d0>
 800ceb6:	4b06      	ldr	r3, [pc, #24]	; (800ced0 <tcp_enqueue_flags+0x1dc>)
 800ceb8:	f240 326d 	movw	r2, #877	; 0x36d
 800cebc:	490a      	ldr	r1, [pc, #40]	; (800cee8 <tcp_enqueue_flags+0x1f4>)
 800cebe:	4806      	ldr	r0, [pc, #24]	; (800ced8 <tcp_enqueue_flags+0x1e4>)
 800cec0:	f007 fc28 	bl	8014714 <iprintf>
      pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 800cec4:	2300      	movs	r3, #0
}
 800cec6:	4618      	mov	r0, r3
 800cec8:	3720      	adds	r7, #32
 800ceca:	46bd      	mov	sp, r7
 800cecc:	bd80      	pop	{r7, pc}
 800cece:	bf00      	nop
 800ced0:	08016478 	.word	0x08016478
 800ced4:	0801677c 	.word	0x0801677c
 800ced8:	080164dc 	.word	0x080164dc
 800cedc:	080167d4 	.word	0x080167d4
 800cee0:	08016810 	.word	0x08016810
 800cee4:	08016828 	.word	0x08016828
 800cee8:	08016854 	.word	0x08016854

0800ceec <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 800ceec:	b590      	push	{r4, r7, lr}
 800ceee:	b08b      	sub	sp, #44	; 0x2c
 800cef0:	af04      	add	r7, sp, #16
 800cef2:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = 0;
 800cef4:	2300      	movs	r3, #0
 800cef6:	75bb      	strb	r3, [r7, #22]
  if (pcb->flags & TF_TIMESTAMP) {
    optlen = LWIP_TCP_OPT_LENGTH(TF_SEG_OPTS_TS);
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 800cef8:	7dbb      	ldrb	r3, [r7, #22]
 800cefa:	b29c      	uxth	r4, r3
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cf00:	4618      	mov	r0, r3
 800cf02:	f7fa fe59 	bl	8007bb8 <lwip_htonl>
 800cf06:	4603      	mov	r3, r0
 800cf08:	2200      	movs	r2, #0
 800cf0a:	4621      	mov	r1, r4
 800cf0c:	6878      	ldr	r0, [r7, #4]
 800cf0e:	f7ff fdad 	bl	800ca6c <tcp_output_alloc_header>
 800cf12:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 800cf14:	693b      	ldr	r3, [r7, #16]
 800cf16:	2b00      	cmp	r3, #0
 800cf18:	d109      	bne.n	800cf2e <tcp_send_empty_ack+0x42>
    /* let tcp_fasttmr retry sending this ACK */
    pcb->flags |= (TF_ACK_DELAY | TF_ACK_NOW);
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	7e9b      	ldrb	r3, [r3, #26]
 800cf1e:	f043 0303 	orr.w	r3, r3, #3
 800cf22:	b2da      	uxtb	r2, r3
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	769a      	strb	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 800cf28:	f06f 0301 	mvn.w	r3, #1
 800cf2c:	e036      	b.n	800cf9c <tcp_send_empty_ack+0xb0>
  if (pcb->flags & TF_TIMESTAMP) {
    tcp_build_timestamp_option(pcb, (u32_t *)(tcphdr + 1));
  }
#endif

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	3304      	adds	r3, #4
 800cf32:	4618      	mov	r0, r3
 800cf34:	f004 f8fc 	bl	8011130 <ip4_route>
 800cf38:	60f8      	str	r0, [r7, #12]
  if (netif == NULL) {
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	d102      	bne.n	800cf46 <tcp_send_empty_ack+0x5a>
    err = ERR_RTE;
 800cf40:	23fc      	movs	r3, #252	; 0xfc
 800cf42:	75fb      	strb	r3, [r7, #23]
 800cf44:	e012      	b.n	800cf6c <tcp_send_empty_ack+0x80>
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
        &pcb->local_ip, &pcb->remote_ip);
    }
#endif
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip,
 800cf46:	6879      	ldr	r1, [r7, #4]
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	1d18      	adds	r0, r3, #4
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	7a9c      	ldrb	r4, [r3, #10]
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	7a5b      	ldrb	r3, [r3, #9]
 800cf54:	68fa      	ldr	r2, [r7, #12]
 800cf56:	9202      	str	r2, [sp, #8]
 800cf58:	2206      	movs	r2, #6
 800cf5a:	9201      	str	r2, [sp, #4]
 800cf5c:	9300      	str	r3, [sp, #0]
 800cf5e:	4623      	mov	r3, r4
 800cf60:	4602      	mov	r2, r0
 800cf62:	6938      	ldr	r0, [r7, #16]
 800cf64:	f004 faaa 	bl	80114bc <ip4_output_if>
 800cf68:	4603      	mov	r3, r0
 800cf6a:	75fb      	strb	r3, [r7, #23]
      pcb->ttl, pcb->tos, IP_PROTO_TCP, netif);
    NETIF_SET_HWADDRHINT(netif, NULL);
  }
  pbuf_free(p);
 800cf6c:	6938      	ldr	r0, [r7, #16]
 800cf6e:	f7fb ff1d 	bl	8008dac <pbuf_free>

  if (err != ERR_OK) {
 800cf72:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d007      	beq.n	800cf8a <tcp_send_empty_ack+0x9e>
    /* let tcp_fasttmr retry sending this ACK */
    pcb->flags |= (TF_ACK_DELAY | TF_ACK_NOW);
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	7e9b      	ldrb	r3, [r3, #26]
 800cf7e:	f043 0303 	orr.w	r3, r3, #3
 800cf82:	b2da      	uxtb	r2, r3
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	769a      	strb	r2, [r3, #26]
 800cf88:	e006      	b.n	800cf98 <tcp_send_empty_ack+0xac>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	7e9b      	ldrb	r3, [r3, #26]
 800cf8e:	f023 0303 	bic.w	r3, r3, #3
 800cf92:	b2da      	uxtb	r2, r3
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	769a      	strb	r2, [r3, #26]
  }

  return err;
 800cf98:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cf9c:	4618      	mov	r0, r3
 800cf9e:	371c      	adds	r7, #28
 800cfa0:	46bd      	mov	sp, r7
 800cfa2:	bd90      	pop	{r4, r7, pc}

0800cfa4 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 800cfa4:	b5b0      	push	{r4, r5, r7, lr}
 800cfa6:	b08a      	sub	sp, #40	; 0x28
 800cfa8:	af00      	add	r7, sp, #0
 800cfaa:	6078      	str	r0, [r7, #4]
#if TCP_CWND_DEBUG
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	7d1b      	ldrb	r3, [r3, #20]
 800cfb0:	2b01      	cmp	r3, #1
 800cfb2:	d106      	bne.n	800cfc2 <tcp_output+0x1e>
 800cfb4:	4b9b      	ldr	r3, [pc, #620]	; (800d224 <tcp_output+0x280>)
 800cfb6:	f240 32ed 	movw	r2, #1005	; 0x3ed
 800cfba:	499b      	ldr	r1, [pc, #620]	; (800d228 <tcp_output+0x284>)
 800cfbc:	489b      	ldr	r0, [pc, #620]	; (800d22c <tcp_output+0x288>)
 800cfbe:	f007 fba9 	bl	8014714 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 800cfc2:	4b9b      	ldr	r3, [pc, #620]	; (800d230 <tcp_output+0x28c>)
 800cfc4:	681b      	ldr	r3, [r3, #0]
 800cfc6:	687a      	ldr	r2, [r7, #4]
 800cfc8:	429a      	cmp	r2, r3
 800cfca:	d101      	bne.n	800cfd0 <tcp_output+0x2c>
    return ERR_OK;
 800cfcc:	2300      	movs	r3, #0
 800cfce:	e1cf      	b.n	800d370 <tcp_output+0x3cc>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800cfdc:	429a      	cmp	r2, r3
 800cfde:	d203      	bcs.n	800cfe8 <tcp_output+0x44>
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800cfe6:	e002      	b.n	800cfee <tcp_output+0x4a>
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800cfee:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800cff4:	627b      	str	r3, [r7, #36]	; 0x24
   * because the ->unsent queue is empty or because the window does
   * not allow it), construct an empty ACK segment and send it.
   *
   * If data is to be sent, we will just piggyback the ACK (see below).
   */
  if (pcb->flags & TF_ACK_NOW &&
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	7e9b      	ldrb	r3, [r3, #26]
 800cffa:	f003 0302 	and.w	r3, r3, #2
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d017      	beq.n	800d032 <tcp_output+0x8e>
 800d002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d004:	2b00      	cmp	r3, #0
 800d006:	d00f      	beq.n	800d028 <tcp_output+0x84>
     (seg == NULL ||
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd)) {
 800d008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d00a:	68db      	ldr	r3, [r3, #12]
 800d00c:	685b      	ldr	r3, [r3, #4]
 800d00e:	4618      	mov	r0, r3
 800d010:	f7fa fdd2 	bl	8007bb8 <lwip_htonl>
 800d014:	4602      	mov	r2, r0
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d01a:	1ad3      	subs	r3, r2, r3
 800d01c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d01e:	8912      	ldrh	r2, [r2, #8]
 800d020:	4413      	add	r3, r2
     (seg == NULL ||
 800d022:	69ba      	ldr	r2, [r7, #24]
 800d024:	429a      	cmp	r2, r3
 800d026:	d204      	bcs.n	800d032 <tcp_output+0x8e>
     return tcp_send_empty_ack(pcb);
 800d028:	6878      	ldr	r0, [r7, #4]
 800d02a:	f7ff ff5f 	bl	800ceec <tcp_send_empty_ack>
 800d02e:	4603      	mov	r3, r0
 800d030:	e19e      	b.n	800d370 <tcp_output+0x3cc>
  }

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d036:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 800d038:	6a3b      	ldr	r3, [r7, #32]
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	d007      	beq.n	800d04e <tcp_output+0xaa>
    for (; useg->next != NULL; useg = useg->next);
 800d03e:	e002      	b.n	800d046 <tcp_output+0xa2>
 800d040:	6a3b      	ldr	r3, [r7, #32]
 800d042:	681b      	ldr	r3, [r3, #0]
 800d044:	623b      	str	r3, [r7, #32]
 800d046:	6a3b      	ldr	r3, [r7, #32]
 800d048:	681b      	ldr	r3, [r3, #0]
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d1f8      	bne.n	800d040 <tcp_output+0x9c>
  }

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	3304      	adds	r3, #4
 800d052:	4618      	mov	r0, r3
 800d054:	f004 f86c 	bl	8011130 <ip4_route>
 800d058:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 800d05a:	697b      	ldr	r3, [r7, #20]
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	d102      	bne.n	800d066 <tcp_output+0xc2>
    return ERR_RTE;
 800d060:	f06f 0303 	mvn.w	r3, #3
 800d064:	e184      	b.n	800d370 <tcp_output+0x3cc>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d003      	beq.n	800d074 <tcp_output+0xd0>
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	2b00      	cmp	r3, #0
 800d072:	d111      	bne.n	800d098 <tcp_output+0xf4>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 800d074:	697b      	ldr	r3, [r7, #20]
 800d076:	2b00      	cmp	r3, #0
 800d078:	d002      	beq.n	800d080 <tcp_output+0xdc>
 800d07a:	697b      	ldr	r3, [r7, #20]
 800d07c:	3304      	adds	r3, #4
 800d07e:	e000      	b.n	800d082 <tcp_output+0xde>
 800d080:	2300      	movs	r3, #0
 800d082:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 800d084:	693b      	ldr	r3, [r7, #16]
 800d086:	2b00      	cmp	r3, #0
 800d088:	d102      	bne.n	800d090 <tcp_output+0xec>
      return ERR_RTE;
 800d08a:	f06f 0303 	mvn.w	r3, #3
 800d08e:	e16f      	b.n	800d370 <tcp_output+0x3cc>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 800d090:	693b      	ldr	r3, [r7, #16]
 800d092:	681a      	ldr	r2, [r3, #0]
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	601a      	str	r2, [r3, #0]
   * with part of the unsent segment (which will engage zero-window probing upon
   * reception of the zero window update from the receiver). This ensures the
   * subsequent window update is reliably received. With the goal of being lightweight,
   * we avoid splitting the unsent segment and treat the window as already zero.
   */
  if (seg != NULL &&
 800d098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	f000 813e 	beq.w	800d31c <tcp_output+0x378>
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd &&
 800d0a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0a2:	68db      	ldr	r3, [r3, #12]
 800d0a4:	685b      	ldr	r3, [r3, #4]
 800d0a6:	4618      	mov	r0, r3
 800d0a8:	f7fa fd86 	bl	8007bb8 <lwip_htonl>
 800d0ac:	4602      	mov	r2, r0
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d0b2:	1ad3      	subs	r3, r2, r3
 800d0b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d0b6:	8912      	ldrh	r2, [r2, #8]
 800d0b8:	4413      	add	r3, r2
  if (seg != NULL &&
 800d0ba:	69ba      	ldr	r2, [r7, #24]
 800d0bc:	429a      	cmp	r2, r3
 800d0be:	f080 812d 	bcs.w	800d31c <tcp_output+0x378>
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd &&
 800d0c2:	69bb      	ldr	r3, [r7, #24]
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	f000 8129 	beq.w	800d31c <tcp_output+0x378>
      wnd > 0 && wnd == pcb->snd_wnd && pcb->unacked == NULL) {
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d0d0:	461a      	mov	r2, r3
 800d0d2:	69bb      	ldr	r3, [r7, #24]
 800d0d4:	4293      	cmp	r3, r2
 800d0d6:	f040 8121 	bne.w	800d31c <tcp_output+0x378>
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	f040 811c 	bne.w	800d31c <tcp_output+0x378>
    /* Start the persist timer */
    if (pcb->persist_backoff == 0) {
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	f040 812b 	bne.w	800d346 <tcp_output+0x3a2>
      pcb->persist_cnt = 0;
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	2200      	movs	r2, #0
 800d0f4:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
      pcb->persist_backoff = 1;
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	2201      	movs	r2, #1
 800d0fc:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
    }
    goto output_done;
 800d100:	e121      	b.n	800d346 <tcp_output+0x3a2>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 800d102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d104:	68db      	ldr	r3, [r3, #12]
 800d106:	899b      	ldrh	r3, [r3, #12]
 800d108:	b29b      	uxth	r3, r3
 800d10a:	4618      	mov	r0, r3
 800d10c:	f7fa fd46 	bl	8007b9c <lwip_htons>
 800d110:	4603      	mov	r3, r0
 800d112:	f003 0304 	and.w	r3, r3, #4
 800d116:	2b00      	cmp	r3, #0
 800d118:	d006      	beq.n	800d128 <tcp_output+0x184>
 800d11a:	4b42      	ldr	r3, [pc, #264]	; (800d224 <tcp_output+0x280>)
 800d11c:	f240 4246 	movw	r2, #1094	; 0x446
 800d120:	4944      	ldr	r1, [pc, #272]	; (800d234 <tcp_output+0x290>)
 800d122:	4842      	ldr	r0, [pc, #264]	; (800d22c <tcp_output+0x288>)
 800d124:	f007 faf6 	bl	8014714 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	d01f      	beq.n	800d170 <tcp_output+0x1cc>
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	7e9b      	ldrb	r3, [r3, #26]
 800d134:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d119      	bne.n	800d170 <tcp_output+0x1cc>
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d140:	2b00      	cmp	r3, #0
 800d142:	d00b      	beq.n	800d15c <tcp_output+0x1b8>
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d148:	681b      	ldr	r3, [r3, #0]
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d110      	bne.n	800d170 <tcp_output+0x1cc>
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d152:	891a      	ldrh	r2, [r3, #8]
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d158:	429a      	cmp	r2, r3
 800d15a:	d209      	bcs.n	800d170 <tcp_output+0x1cc>
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d162:	2b00      	cmp	r3, #0
 800d164:	d004      	beq.n	800d170 <tcp_output+0x1cc>
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800d16c:	2b08      	cmp	r3, #8
 800d16e:	d901      	bls.n	800d174 <tcp_output+0x1d0>
 800d170:	2301      	movs	r3, #1
 800d172:	e000      	b.n	800d176 <tcp_output+0x1d2>
 800d174:	2300      	movs	r3, #0
 800d176:	2b00      	cmp	r3, #0
 800d178:	d106      	bne.n	800d188 <tcp_output+0x1e4>
      ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	7e9b      	ldrb	r3, [r3, #26]
 800d17e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 800d182:	2b00      	cmp	r3, #0
 800d184:	f000 80e1 	beq.w	800d34a <tcp_output+0x3a6>
                            pcb->lastack,
                            lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	7d1b      	ldrb	r3, [r3, #20]
 800d18c:	2b02      	cmp	r3, #2
 800d18e:	d00d      	beq.n	800d1ac <tcp_output+0x208>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 800d190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d192:	68db      	ldr	r3, [r3, #12]
 800d194:	899b      	ldrh	r3, [r3, #12]
 800d196:	b29c      	uxth	r4, r3
 800d198:	2010      	movs	r0, #16
 800d19a:	f7fa fcff 	bl	8007b9c <lwip_htons>
 800d19e:	4603      	mov	r3, r0
 800d1a0:	461a      	mov	r2, r3
 800d1a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1a4:	68db      	ldr	r3, [r3, #12]
 800d1a6:	4322      	orrs	r2, r4
 800d1a8:	b292      	uxth	r2, r2
 800d1aa:	819a      	strh	r2, [r3, #12]
    }

#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    err = tcp_output_segment(seg, pcb, netif);
 800d1ac:	697a      	ldr	r2, [r7, #20]
 800d1ae:	6879      	ldr	r1, [r7, #4]
 800d1b0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d1b2:	f000 f8e1 	bl	800d378 <tcp_output_segment>
 800d1b6:	4603      	mov	r3, r0
 800d1b8:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 800d1ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d009      	beq.n	800d1d6 <tcp_output+0x232>
      /* segment could not be sent, for whatever reason */
      pcb->flags |= TF_NAGLEMEMERR;
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	7e9b      	ldrb	r3, [r3, #26]
 800d1c6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800d1ca:	b2da      	uxtb	r2, r3
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	769a      	strb	r2, [r3, #26]
      return err;
 800d1d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d1d4:	e0cc      	b.n	800d370 <tcp_output+0x3cc>
    }
    pcb->unsent = seg->next;
 800d1d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1d8:	681a      	ldr	r2, [r3, #0]
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	669a      	str	r2, [r3, #104]	; 0x68
    if (pcb->state != SYN_SENT) {
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	7d1b      	ldrb	r3, [r3, #20]
 800d1e2:	2b02      	cmp	r3, #2
 800d1e4:	d006      	beq.n	800d1f4 <tcp_output+0x250>
      pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	7e9b      	ldrb	r3, [r3, #26]
 800d1ea:	f023 0303 	bic.w	r3, r3, #3
 800d1ee:	b2da      	uxtb	r2, r3
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	769a      	strb	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800d1f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1f6:	68db      	ldr	r3, [r3, #12]
 800d1f8:	685b      	ldr	r3, [r3, #4]
 800d1fa:	4618      	mov	r0, r3
 800d1fc:	f7fa fcdc 	bl	8007bb8 <lwip_htonl>
 800d200:	4604      	mov	r4, r0
 800d202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d204:	891b      	ldrh	r3, [r3, #8]
 800d206:	461d      	mov	r5, r3
 800d208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d20a:	68db      	ldr	r3, [r3, #12]
 800d20c:	899b      	ldrh	r3, [r3, #12]
 800d20e:	b29b      	uxth	r3, r3
 800d210:	4618      	mov	r0, r3
 800d212:	f7fa fcc3 	bl	8007b9c <lwip_htons>
 800d216:	4603      	mov	r3, r0
 800d218:	f003 0303 	and.w	r3, r3, #3
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d00b      	beq.n	800d238 <tcp_output+0x294>
 800d220:	2301      	movs	r3, #1
 800d222:	e00a      	b.n	800d23a <tcp_output+0x296>
 800d224:	08016478 	.word	0x08016478
 800d228:	0801687c 	.word	0x0801687c
 800d22c:	080164dc 	.word	0x080164dc
 800d230:	20003900 	.word	0x20003900
 800d234:	080168a4 	.word	0x080168a4
 800d238:	2300      	movs	r3, #0
 800d23a:	442b      	add	r3, r5
 800d23c:	4423      	add	r3, r4
 800d23e:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d244:	68bb      	ldr	r3, [r7, #8]
 800d246:	1ad3      	subs	r3, r2, r3
 800d248:	2b00      	cmp	r3, #0
 800d24a:	da02      	bge.n	800d252 <tcp_output+0x2ae>
      pcb->snd_nxt = snd_nxt;
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	68ba      	ldr	r2, [r7, #8]
 800d250:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 800d252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d254:	891b      	ldrh	r3, [r3, #8]
 800d256:	461c      	mov	r4, r3
 800d258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d25a:	68db      	ldr	r3, [r3, #12]
 800d25c:	899b      	ldrh	r3, [r3, #12]
 800d25e:	b29b      	uxth	r3, r3
 800d260:	4618      	mov	r0, r3
 800d262:	f7fa fc9b 	bl	8007b9c <lwip_htons>
 800d266:	4603      	mov	r3, r0
 800d268:	f003 0303 	and.w	r3, r3, #3
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	d001      	beq.n	800d274 <tcp_output+0x2d0>
 800d270:	2301      	movs	r3, #1
 800d272:	e000      	b.n	800d276 <tcp_output+0x2d2>
 800d274:	2300      	movs	r3, #0
 800d276:	4423      	add	r3, r4
 800d278:	2b00      	cmp	r3, #0
 800d27a:	d049      	beq.n	800d310 <tcp_output+0x36c>
      seg->next = NULL;
 800d27c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d27e:	2200      	movs	r2, #0
 800d280:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d286:	2b00      	cmp	r3, #0
 800d288:	d105      	bne.n	800d296 <tcp_output+0x2f2>
        pcb->unacked = seg;
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d28e:	66da      	str	r2, [r3, #108]	; 0x6c
        useg = seg;
 800d290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d292:	623b      	str	r3, [r7, #32]
 800d294:	e03f      	b.n	800d316 <tcp_output+0x372>
      /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 800d296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d298:	68db      	ldr	r3, [r3, #12]
 800d29a:	685b      	ldr	r3, [r3, #4]
 800d29c:	4618      	mov	r0, r3
 800d29e:	f7fa fc8b 	bl	8007bb8 <lwip_htonl>
 800d2a2:	4604      	mov	r4, r0
 800d2a4:	6a3b      	ldr	r3, [r7, #32]
 800d2a6:	68db      	ldr	r3, [r3, #12]
 800d2a8:	685b      	ldr	r3, [r3, #4]
 800d2aa:	4618      	mov	r0, r3
 800d2ac:	f7fa fc84 	bl	8007bb8 <lwip_htonl>
 800d2b0:	4603      	mov	r3, r0
 800d2b2:	1ae3      	subs	r3, r4, r3
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	da24      	bge.n	800d302 <tcp_output+0x35e>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	336c      	adds	r3, #108	; 0x6c
 800d2bc:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 800d2be:	e002      	b.n	800d2c6 <tcp_output+0x322>
            TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
              cur_seg = &((*cur_seg)->next );
 800d2c0:	69fb      	ldr	r3, [r7, #28]
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 800d2c6:	69fb      	ldr	r3, [r7, #28]
 800d2c8:	681b      	ldr	r3, [r3, #0]
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d011      	beq.n	800d2f2 <tcp_output+0x34e>
            TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 800d2ce:	69fb      	ldr	r3, [r7, #28]
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	68db      	ldr	r3, [r3, #12]
 800d2d4:	685b      	ldr	r3, [r3, #4]
 800d2d6:	4618      	mov	r0, r3
 800d2d8:	f7fa fc6e 	bl	8007bb8 <lwip_htonl>
 800d2dc:	4604      	mov	r4, r0
 800d2de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2e0:	68db      	ldr	r3, [r3, #12]
 800d2e2:	685b      	ldr	r3, [r3, #4]
 800d2e4:	4618      	mov	r0, r3
 800d2e6:	f7fa fc67 	bl	8007bb8 <lwip_htonl>
 800d2ea:	4603      	mov	r3, r0
 800d2ec:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	dbe6      	blt.n	800d2c0 <tcp_output+0x31c>
          }
          seg->next = (*cur_seg);
 800d2f2:	69fb      	ldr	r3, [r7, #28]
 800d2f4:	681a      	ldr	r2, [r3, #0]
 800d2f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2f8:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 800d2fa:	69fb      	ldr	r3, [r7, #28]
 800d2fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d2fe:	601a      	str	r2, [r3, #0]
 800d300:	e009      	b.n	800d316 <tcp_output+0x372>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 800d302:	6a3b      	ldr	r3, [r7, #32]
 800d304:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d306:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 800d308:	6a3b      	ldr	r3, [r7, #32]
 800d30a:	681b      	ldr	r3, [r3, #0]
 800d30c:	623b      	str	r3, [r7, #32]
 800d30e:	e002      	b.n	800d316 <tcp_output+0x372>
        }
      }
    /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 800d310:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d312:	f7fc fea2 	bl	800a05a <tcp_seg_free>
    }
    seg = pcb->unsent;
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d31a:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 800d31c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d015      	beq.n	800d34e <tcp_output+0x3aa>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 800d322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d324:	68db      	ldr	r3, [r3, #12]
 800d326:	685b      	ldr	r3, [r3, #4]
 800d328:	4618      	mov	r0, r3
 800d32a:	f7fa fc45 	bl	8007bb8 <lwip_htonl>
 800d32e:	4602      	mov	r2, r0
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d334:	1ad3      	subs	r3, r2, r3
 800d336:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d338:	8912      	ldrh	r2, [r2, #8]
 800d33a:	4413      	add	r3, r2
  while (seg != NULL &&
 800d33c:	69ba      	ldr	r2, [r7, #24]
 800d33e:	429a      	cmp	r2, r3
 800d340:	f4bf aedf 	bcs.w	800d102 <tcp_output+0x15e>
  }
output_done:
 800d344:	e003      	b.n	800d34e <tcp_output+0x3aa>
    goto output_done;
 800d346:	bf00      	nop
 800d348:	e002      	b.n	800d350 <tcp_output+0x3ac>
      break;
 800d34a:	bf00      	nop
 800d34c:	e000      	b.n	800d350 <tcp_output+0x3ac>
output_done:
 800d34e:	bf00      	nop
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d354:	2b00      	cmp	r3, #0
 800d356:	d103      	bne.n	800d360 <tcp_output+0x3bc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	2200      	movs	r2, #0
 800d35c:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  }
#endif /* TCP_OVERSIZE */

  pcb->flags &= ~TF_NAGLEMEMERR;
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	7e9b      	ldrb	r3, [r3, #26]
 800d364:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d368:	b2da      	uxtb	r2, r3
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	769a      	strb	r2, [r3, #26]
  return ERR_OK;
 800d36e:	2300      	movs	r3, #0
}
 800d370:	4618      	mov	r0, r3
 800d372:	3728      	adds	r7, #40	; 0x28
 800d374:	46bd      	mov	sp, r7
 800d376:	bdb0      	pop	{r4, r5, r7, pc}

0800d378 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 800d378:	b5b0      	push	{r4, r5, r7, lr}
 800d37a:	b08c      	sub	sp, #48	; 0x30
 800d37c:	af04      	add	r7, sp, #16
 800d37e:	60f8      	str	r0, [r7, #12]
 800d380:	60b9      	str	r1, [r7, #8]
 800d382:	607a      	str	r2, [r7, #4]
  err_t err;
  u16_t len;
  u32_t *opts;

  if (seg->p->ref != 1) {
 800d384:	68fb      	ldr	r3, [r7, #12]
 800d386:	685b      	ldr	r3, [r3, #4]
 800d388:	89db      	ldrh	r3, [r3, #14]
 800d38a:	2b01      	cmp	r3, #1
 800d38c:	d001      	beq.n	800d392 <tcp_output_segment+0x1a>
    /* This can happen if the pbuf of this segment is still referenced by the
       netif driver due to deferred transmission. Since this function modifies
       p->len, we must not continue in this case. */
    return ERR_OK;
 800d38e:	2300      	movs	r3, #0
 800d390:	e08b      	b.n	800d4aa <tcp_output_segment+0x132>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 800d392:	68bb      	ldr	r3, [r7, #8]
 800d394:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	68dc      	ldr	r4, [r3, #12]
 800d39a:	4610      	mov	r0, r2
 800d39c:	f7fa fc0c 	bl	8007bb8 <lwip_htonl>
 800d3a0:	4603      	mov	r3, r0
 800d3a2:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 800d3a4:	68bb      	ldr	r3, [r7, #8]
 800d3a6:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800d3a8:	68fb      	ldr	r3, [r7, #12]
 800d3aa:	68dc      	ldr	r4, [r3, #12]
 800d3ac:	4610      	mov	r0, r2
 800d3ae:	f7fa fbf5 	bl	8007b9c <lwip_htons>
 800d3b2:	4603      	mov	r3, r0
 800d3b4:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800d3b6:	68bb      	ldr	r3, [r7, #8]
 800d3b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3ba:	68ba      	ldr	r2, [r7, #8]
 800d3bc:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 800d3be:	441a      	add	r2, r3
 800d3c0:	68bb      	ldr	r3, [r7, #8]
 800d3c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 800d3c4:	68fb      	ldr	r3, [r7, #12]
 800d3c6:	68db      	ldr	r3, [r3, #12]
 800d3c8:	3314      	adds	r3, #20
 800d3ca:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 800d3cc:	68fb      	ldr	r3, [r7, #12]
 800d3ce:	7a9b      	ldrb	r3, [r3, #10]
 800d3d0:	f003 0301 	and.w	r3, r3, #1
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	d014      	beq.n	800d402 <tcp_output_segment+0x8a>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss(TCP_MSS, &pcb->local_ip, &pcb->remote_ip);
 800d3d8:	68bb      	ldr	r3, [r7, #8]
 800d3da:	3304      	adds	r3, #4
 800d3dc:	4619      	mov	r1, r3
 800d3de:	f44f 7006 	mov.w	r0, #536	; 0x218
 800d3e2:	f7fd f8a5 	bl	800a530 <tcp_eff_send_mss_impl>
 800d3e6:	4603      	mov	r3, r0
 800d3e8:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 800d3ea:	8b7b      	ldrh	r3, [r7, #26]
 800d3ec:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 800d3f0:	4618      	mov	r0, r3
 800d3f2:	f7fa fbe1 	bl	8007bb8 <lwip_htonl>
 800d3f6:	4602      	mov	r2, r0
 800d3f8:	69fb      	ldr	r3, [r7, #28]
 800d3fa:	601a      	str	r2, [r3, #0]
    opts += 1;
 800d3fc:	69fb      	ldr	r3, [r7, #28]
 800d3fe:	3304      	adds	r3, #4
 800d400:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 800d402:	68bb      	ldr	r3, [r7, #8]
 800d404:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800d408:	2b00      	cmp	r3, #0
 800d40a:	da02      	bge.n	800d412 <tcp_output_segment+0x9a>
    pcb->rtime = 0;
 800d40c:	68bb      	ldr	r3, [r7, #8]
 800d40e:	2200      	movs	r2, #0
 800d410:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 800d412:	68bb      	ldr	r3, [r7, #8]
 800d414:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d416:	2b00      	cmp	r3, #0
 800d418:	d10c      	bne.n	800d434 <tcp_output_segment+0xbc>
    pcb->rttest = tcp_ticks;
 800d41a:	4b26      	ldr	r3, [pc, #152]	; (800d4b4 <tcp_output_segment+0x13c>)
 800d41c:	681a      	ldr	r2, [r3, #0]
 800d41e:	68bb      	ldr	r3, [r7, #8]
 800d420:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 800d422:	68fb      	ldr	r3, [r7, #12]
 800d424:	68db      	ldr	r3, [r3, #12]
 800d426:	685b      	ldr	r3, [r3, #4]
 800d428:	4618      	mov	r0, r3
 800d42a:	f7fa fbc5 	bl	8007bb8 <lwip_htonl>
 800d42e:	4602      	mov	r2, r0
 800d430:	68bb      	ldr	r3, [r7, #8]
 800d432:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
          lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
          seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 800d434:	68fb      	ldr	r3, [r7, #12]
 800d436:	68db      	ldr	r3, [r3, #12]
 800d438:	461a      	mov	r2, r3
 800d43a:	68fb      	ldr	r3, [r7, #12]
 800d43c:	685b      	ldr	r3, [r3, #4]
 800d43e:	685b      	ldr	r3, [r3, #4]
 800d440:	1ad3      	subs	r3, r2, r3
 800d442:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	685b      	ldr	r3, [r3, #4]
 800d448:	8959      	ldrh	r1, [r3, #10]
 800d44a:	68fb      	ldr	r3, [r7, #12]
 800d44c:	685b      	ldr	r3, [r3, #4]
 800d44e:	8b3a      	ldrh	r2, [r7, #24]
 800d450:	1a8a      	subs	r2, r1, r2
 800d452:	b292      	uxth	r2, r2
 800d454:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 800d456:	68fb      	ldr	r3, [r7, #12]
 800d458:	685b      	ldr	r3, [r3, #4]
 800d45a:	8919      	ldrh	r1, [r3, #8]
 800d45c:	68fb      	ldr	r3, [r7, #12]
 800d45e:	685b      	ldr	r3, [r3, #4]
 800d460:	8b3a      	ldrh	r2, [r7, #24]
 800d462:	1a8a      	subs	r2, r1, r2
 800d464:	b292      	uxth	r2, r2
 800d466:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 800d468:	68fb      	ldr	r3, [r7, #12]
 800d46a:	685b      	ldr	r3, [r3, #4]
 800d46c:	68fa      	ldr	r2, [r7, #12]
 800d46e:	68d2      	ldr	r2, [r2, #12]
 800d470:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 800d472:	68fb      	ldr	r3, [r7, #12]
 800d474:	68db      	ldr	r3, [r3, #12]
 800d476:	2200      	movs	r2, #0
 800d478:	741a      	strb	r2, [r3, #16]
 800d47a:	2200      	movs	r2, #0
 800d47c:	745a      	strb	r2, [r3, #17]
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 800d47e:	68fb      	ldr	r3, [r7, #12]
 800d480:	6858      	ldr	r0, [r3, #4]
 800d482:	68b9      	ldr	r1, [r7, #8]
 800d484:	68bb      	ldr	r3, [r7, #8]
 800d486:	1d1c      	adds	r4, r3, #4
 800d488:	68bb      	ldr	r3, [r7, #8]
 800d48a:	7a9d      	ldrb	r5, [r3, #10]
 800d48c:	68bb      	ldr	r3, [r7, #8]
 800d48e:	7a5b      	ldrb	r3, [r3, #9]
 800d490:	687a      	ldr	r2, [r7, #4]
 800d492:	9202      	str	r2, [sp, #8]
 800d494:	2206      	movs	r2, #6
 800d496:	9201      	str	r2, [sp, #4]
 800d498:	9300      	str	r3, [sp, #0]
 800d49a:	462b      	mov	r3, r5
 800d49c:	4622      	mov	r2, r4
 800d49e:	f004 f80d 	bl	80114bc <ip4_output_if>
 800d4a2:	4603      	mov	r3, r0
 800d4a4:	75fb      	strb	r3, [r7, #23]
    pcb->tos, IP_PROTO_TCP, netif);
  NETIF_SET_HWADDRHINT(netif, NULL);
  return err;
 800d4a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d4aa:	4618      	mov	r0, r3
 800d4ac:	3720      	adds	r7, #32
 800d4ae:	46bd      	mov	sp, r7
 800d4b0:	bdb0      	pop	{r4, r5, r7, pc}
 800d4b2:	bf00      	nop
 800d4b4:	200038f0 	.word	0x200038f0

0800d4b8 <tcp_rst>:
 */
void
tcp_rst(u32_t seqno, u32_t ackno,
  const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
  u16_t local_port, u16_t remote_port)
{
 800d4b8:	b580      	push	{r7, lr}
 800d4ba:	b08c      	sub	sp, #48	; 0x30
 800d4bc:	af04      	add	r7, sp, #16
 800d4be:	60f8      	str	r0, [r7, #12]
 800d4c0:	60b9      	str	r1, [r7, #8]
 800d4c2:	607a      	str	r2, [r7, #4]
 800d4c4:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  struct tcp_hdr *tcphdr;
  struct netif *netif;
  p = pbuf_alloc(PBUF_IP, TCP_HLEN, PBUF_RAM);
 800d4c6:	2200      	movs	r2, #0
 800d4c8:	2114      	movs	r1, #20
 800d4ca:	2001      	movs	r0, #1
 800d4cc:	f7fb f8fc 	bl	80086c8 <pbuf_alloc>
 800d4d0:	61f8      	str	r0, [r7, #28]
  if (p == NULL) {
 800d4d2:	69fb      	ldr	r3, [r7, #28]
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	d05b      	beq.n	800d590 <tcp_rst+0xd8>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 800d4d8:	69fb      	ldr	r3, [r7, #28]
 800d4da:	895b      	ldrh	r3, [r3, #10]
 800d4dc:	2b13      	cmp	r3, #19
 800d4de:	d806      	bhi.n	800d4ee <tcp_rst+0x36>
 800d4e0:	4b2d      	ldr	r3, [pc, #180]	; (800d598 <tcp_rst+0xe0>)
 800d4e2:	f240 524d 	movw	r2, #1357	; 0x54d
 800d4e6:	492d      	ldr	r1, [pc, #180]	; (800d59c <tcp_rst+0xe4>)
 800d4e8:	482d      	ldr	r0, [pc, #180]	; (800d5a0 <tcp_rst+0xe8>)
 800d4ea:	f007 f913 	bl	8014714 <iprintf>
              (p->len >= sizeof(struct tcp_hdr)));

  tcphdr = (struct tcp_hdr *)p->payload;
 800d4ee:	69fb      	ldr	r3, [r7, #28]
 800d4f0:	685b      	ldr	r3, [r3, #4]
 800d4f2:	61bb      	str	r3, [r7, #24]
  tcphdr->src = lwip_htons(local_port);
 800d4f4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800d4f6:	4618      	mov	r0, r3
 800d4f8:	f7fa fb50 	bl	8007b9c <lwip_htons>
 800d4fc:	4603      	mov	r3, r0
 800d4fe:	461a      	mov	r2, r3
 800d500:	69bb      	ldr	r3, [r7, #24]
 800d502:	801a      	strh	r2, [r3, #0]
  tcphdr->dest = lwip_htons(remote_port);
 800d504:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800d506:	4618      	mov	r0, r3
 800d508:	f7fa fb48 	bl	8007b9c <lwip_htons>
 800d50c:	4603      	mov	r3, r0
 800d50e:	461a      	mov	r2, r3
 800d510:	69bb      	ldr	r3, [r7, #24]
 800d512:	805a      	strh	r2, [r3, #2]
  tcphdr->seqno = lwip_htonl(seqno);
 800d514:	68f8      	ldr	r0, [r7, #12]
 800d516:	f7fa fb4f 	bl	8007bb8 <lwip_htonl>
 800d51a:	4602      	mov	r2, r0
 800d51c:	69bb      	ldr	r3, [r7, #24]
 800d51e:	605a      	str	r2, [r3, #4]
  tcphdr->ackno = lwip_htonl(ackno);
 800d520:	68b8      	ldr	r0, [r7, #8]
 800d522:	f7fa fb49 	bl	8007bb8 <lwip_htonl>
 800d526:	4602      	mov	r2, r0
 800d528:	69bb      	ldr	r3, [r7, #24]
 800d52a:	609a      	str	r2, [r3, #8]
  TCPH_HDRLEN_FLAGS_SET(tcphdr, TCP_HLEN/4, TCP_RST | TCP_ACK);
 800d52c:	f245 0014 	movw	r0, #20500	; 0x5014
 800d530:	f7fa fb34 	bl	8007b9c <lwip_htons>
 800d534:	4603      	mov	r3, r0
 800d536:	461a      	mov	r2, r3
 800d538:	69bb      	ldr	r3, [r7, #24]
 800d53a:	819a      	strh	r2, [r3, #12]
#if LWIP_WND_SCALE
  tcphdr->wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  tcphdr->wnd = PP_HTONS(TCP_WND);
 800d53c:	69bb      	ldr	r3, [r7, #24]
 800d53e:	2200      	movs	r2, #0
 800d540:	f042 0208 	orr.w	r2, r2, #8
 800d544:	739a      	strb	r2, [r3, #14]
 800d546:	2200      	movs	r2, #0
 800d548:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800d54c:	73da      	strb	r2, [r3, #15]
#endif
  tcphdr->chksum = 0;
 800d54e:	69bb      	ldr	r3, [r7, #24]
 800d550:	2200      	movs	r2, #0
 800d552:	741a      	strb	r2, [r3, #16]
 800d554:	2200      	movs	r2, #0
 800d556:	745a      	strb	r2, [r3, #17]
  tcphdr->urgp = 0;
 800d558:	69bb      	ldr	r3, [r7, #24]
 800d55a:	2200      	movs	r2, #0
 800d55c:	749a      	strb	r2, [r3, #18]
 800d55e:	2200      	movs	r2, #0
 800d560:	74da      	strb	r2, [r3, #19]

  TCP_STATS_INC(tcp.xmit);
  MIB2_STATS_INC(mib2.tcpoutrsts);

  netif = ip_route(local_ip, remote_ip);
 800d562:	6838      	ldr	r0, [r7, #0]
 800d564:	f003 fde4 	bl	8011130 <ip4_route>
 800d568:	6178      	str	r0, [r7, #20]
  if (netif != NULL) {
 800d56a:	697b      	ldr	r3, [r7, #20]
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	d00b      	beq.n	800d588 <tcp_rst+0xd0>
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        local_ip, remote_ip);
    }
#endif
    /* Send output with hardcoded TTL/HL since we have no access to the pcb */
    ip_output_if(p, local_ip, remote_ip, TCP_TTL, 0, IP_PROTO_TCP, netif);
 800d570:	697b      	ldr	r3, [r7, #20]
 800d572:	9302      	str	r3, [sp, #8]
 800d574:	2306      	movs	r3, #6
 800d576:	9301      	str	r3, [sp, #4]
 800d578:	2300      	movs	r3, #0
 800d57a:	9300      	str	r3, [sp, #0]
 800d57c:	23ff      	movs	r3, #255	; 0xff
 800d57e:	683a      	ldr	r2, [r7, #0]
 800d580:	6879      	ldr	r1, [r7, #4]
 800d582:	69f8      	ldr	r0, [r7, #28]
 800d584:	f003 ff9a 	bl	80114bc <ip4_output_if>
  }
  pbuf_free(p);
 800d588:	69f8      	ldr	r0, [r7, #28]
 800d58a:	f7fb fc0f 	bl	8008dac <pbuf_free>
 800d58e:	e000      	b.n	800d592 <tcp_rst+0xda>
    return;
 800d590:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 800d592:	3720      	adds	r7, #32
 800d594:	46bd      	mov	sp, r7
 800d596:	bd80      	pop	{r7, pc}
 800d598:	08016478 	.word	0x08016478
 800d59c:	080164ac 	.word	0x080164ac
 800d5a0:	080164dc 	.word	0x080164dc

0800d5a4 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 800d5a4:	b580      	push	{r7, lr}
 800d5a6:	b084      	sub	sp, #16
 800d5a8:	af00      	add	r7, sp, #0
 800d5aa:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  if (pcb->unacked == NULL) {
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	d029      	beq.n	800d608 <tcp_rexmit_rto+0x64>
    return;
  }

  /* Move all unacked segments to the head of the unsent queue */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next);
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d5b8:	60fb      	str	r3, [r7, #12]
 800d5ba:	e002      	b.n	800d5c2 <tcp_rexmit_rto+0x1e>
 800d5bc:	68fb      	ldr	r3, [r7, #12]
 800d5be:	681b      	ldr	r3, [r3, #0]
 800d5c0:	60fb      	str	r3, [r7, #12]
 800d5c2:	68fb      	ldr	r3, [r7, #12]
 800d5c4:	681b      	ldr	r3, [r3, #0]
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	d1f8      	bne.n	800d5bc <tcp_rexmit_rto+0x18>
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800d5ce:	68fb      	ldr	r3, [r7, #12]
 800d5d0:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	669a      	str	r2, [r3, #104]	; 0x68
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	2200      	movs	r2, #0
 800d5de:	66da      	str	r2, [r3, #108]	; 0x6c

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800d5e6:	2bff      	cmp	r3, #255	; 0xff
 800d5e8:	d007      	beq.n	800d5fa <tcp_rexmit_rto+0x56>
    ++pcb->nrtx;
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800d5f0:	3301      	adds	r3, #1
 800d5f2:	b2da      	uxtb	r2, r3
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	2200      	movs	r2, #0
 800d5fe:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission */
  tcp_output(pcb);
 800d600:	6878      	ldr	r0, [r7, #4]
 800d602:	f7ff fccf 	bl	800cfa4 <tcp_output>
 800d606:	e000      	b.n	800d60a <tcp_rexmit_rto+0x66>
    return;
 800d608:	bf00      	nop
}
 800d60a:	3710      	adds	r7, #16
 800d60c:	46bd      	mov	sp, r7
 800d60e:	bd80      	pop	{r7, pc}

0800d610 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit(struct tcp_pcb *pcb)
{
 800d610:	b590      	push	{r4, r7, lr}
 800d612:	b085      	sub	sp, #20
 800d614:	af00      	add	r7, sp, #0
 800d616:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  if (pcb->unacked == NULL) {
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d61c:	2b00      	cmp	r3, #0
 800d61e:	d043      	beq.n	800d6a8 <tcp_rexmit+0x98>
    return;
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  seg = pcb->unacked;
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d624:	60bb      	str	r3, [r7, #8]
  pcb->unacked = seg->next;
 800d626:	68bb      	ldr	r3, [r7, #8]
 800d628:	681a      	ldr	r2, [r3, #0]
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	66da      	str	r2, [r3, #108]	; 0x6c

  cur_seg = &(pcb->unsent);
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	3368      	adds	r3, #104	; 0x68
 800d632:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 800d634:	e002      	b.n	800d63c <tcp_rexmit+0x2c>
    TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
      cur_seg = &((*cur_seg)->next );
 800d636:	68fb      	ldr	r3, [r7, #12]
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	2b00      	cmp	r3, #0
 800d642:	d011      	beq.n	800d668 <tcp_rexmit+0x58>
    TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 800d644:	68fb      	ldr	r3, [r7, #12]
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	68db      	ldr	r3, [r3, #12]
 800d64a:	685b      	ldr	r3, [r3, #4]
 800d64c:	4618      	mov	r0, r3
 800d64e:	f7fa fab3 	bl	8007bb8 <lwip_htonl>
 800d652:	4604      	mov	r4, r0
 800d654:	68bb      	ldr	r3, [r7, #8]
 800d656:	68db      	ldr	r3, [r3, #12]
 800d658:	685b      	ldr	r3, [r3, #4]
 800d65a:	4618      	mov	r0, r3
 800d65c:	f7fa faac 	bl	8007bb8 <lwip_htonl>
 800d660:	4603      	mov	r3, r0
 800d662:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 800d664:	2b00      	cmp	r3, #0
 800d666:	dbe6      	blt.n	800d636 <tcp_rexmit+0x26>
  }
  seg->next = *cur_seg;
 800d668:	68fb      	ldr	r3, [r7, #12]
 800d66a:	681a      	ldr	r2, [r3, #0]
 800d66c:	68bb      	ldr	r3, [r7, #8]
 800d66e:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	68ba      	ldr	r2, [r7, #8]
 800d674:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 800d676:	68bb      	ldr	r3, [r7, #8]
 800d678:	681b      	ldr	r3, [r3, #0]
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d103      	bne.n	800d686 <tcp_rexmit+0x76>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	2200      	movs	r2, #0
 800d682:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800d68c:	2bff      	cmp	r3, #255	; 0xff
 800d68e:	d007      	beq.n	800d6a0 <tcp_rexmit+0x90>
    ++pcb->nrtx;
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800d696:	3301      	adds	r3, #1
 800d698:	b2da      	uxtb	r2, r3
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	2200      	movs	r2, #0
 800d6a4:	635a      	str	r2, [r3, #52]	; 0x34
 800d6a6:	e000      	b.n	800d6aa <tcp_rexmit+0x9a>
    return;
 800d6a8:	bf00      	nop

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
}
 800d6aa:	3714      	adds	r7, #20
 800d6ac:	46bd      	mov	sp, r7
 800d6ae:	bd90      	pop	{r4, r7, pc}

0800d6b0 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 800d6b0:	b580      	push	{r7, lr}
 800d6b2:	b082      	sub	sp, #8
 800d6b4:	af00      	add	r7, sp, #0
 800d6b6:	6078      	str	r0, [r7, #4]
  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d04a      	beq.n	800d756 <tcp_rexmit_fast+0xa6>
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	7e9b      	ldrb	r3, [r3, #26]
 800d6c4:	f003 0304 	and.w	r3, r3, #4
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d144      	bne.n	800d756 <tcp_rexmit_fast+0xa6>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    tcp_rexmit(pcb);
 800d6cc:	6878      	ldr	r0, [r7, #4]
 800d6ce:	f7ff ff9f 	bl	800d610 <tcp_rexmit>

    /* Set ssthresh to half of the minimum of the current
     * cwnd and the advertised window */
    pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d6de:	429a      	cmp	r2, r3
 800d6e0:	d207      	bcs.n	800d6f2 <tcp_rexmit_fast+0x42>
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800d6e8:	0fda      	lsrs	r2, r3, #31
 800d6ea:	4413      	add	r3, r2
 800d6ec:	105b      	asrs	r3, r3, #1
 800d6ee:	b29b      	uxth	r3, r3
 800d6f0:	e006      	b.n	800d700 <tcp_rexmit_fast+0x50>
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d6f8:	0fda      	lsrs	r2, r3, #31
 800d6fa:	4413      	add	r3, r2
 800d6fc:	105b      	asrs	r3, r3, #1
 800d6fe:	b29b      	uxth	r3, r3
 800d700:	687a      	ldr	r2, [r7, #4]
 800d702:	f8a2 304a 	strh.w	r3, [r2, #74]	; 0x4a

    /* The minimum value for ssthresh should be 2 MSS */
    if (pcb->ssthresh < (2U * pcb->mss)) {
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 800d70c:	461a      	mov	r2, r3
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d712:	005b      	lsls	r3, r3, #1
 800d714:	429a      	cmp	r2, r3
 800d716:	d206      	bcs.n	800d726 <tcp_rexmit_fast+0x76>
      LWIP_DEBUGF(TCP_FR_DEBUG,
                  ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                   " should be min 2 mss %"U16_F"...\n",
                   pcb->ssthresh, (u16_t)(2*pcb->mss)));
      pcb->ssthresh = 2*pcb->mss;
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d71c:	005b      	lsls	r3, r3, #1
 800d71e:	b29a      	uxth	r2, r3
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
    }

    pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d730:	4619      	mov	r1, r3
 800d732:	0049      	lsls	r1, r1, #1
 800d734:	440b      	add	r3, r1
 800d736:	b29b      	uxth	r3, r3
 800d738:	4413      	add	r3, r2
 800d73a:	b29a      	uxth	r2, r3
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->flags |= TF_INFR;
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	7e9b      	ldrb	r3, [r3, #26]
 800d746:	f043 0304 	orr.w	r3, r3, #4
 800d74a:	b2da      	uxtb	r2, r3
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	769a      	strb	r2, [r3, #26]

    /* Reset the retransmission timer to prevent immediate rto retransmissions */
    pcb->rtime = 0;
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	2200      	movs	r2, #0
 800d754:	861a      	strh	r2, [r3, #48]	; 0x30
  }
}
 800d756:	bf00      	nop
 800d758:	3708      	adds	r7, #8
 800d75a:	46bd      	mov	sp, r7
 800d75c:	bd80      	pop	{r7, pc}

0800d75e <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 800d75e:	b580      	push	{r7, lr}
 800d760:	b08a      	sub	sp, #40	; 0x28
 800d762:	af04      	add	r7, sp, #16
 800d764:	6078      	str	r0, [r7, #4]
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, 0, 0, lwip_htonl(pcb->snd_nxt - 1));
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d76a:	3b01      	subs	r3, #1
 800d76c:	4618      	mov	r0, r3
 800d76e:	f7fa fa23 	bl	8007bb8 <lwip_htonl>
 800d772:	4603      	mov	r3, r0
 800d774:	2200      	movs	r2, #0
 800d776:	2100      	movs	r1, #0
 800d778:	6878      	ldr	r0, [r7, #4]
 800d77a:	f7ff f977 	bl	800ca6c <tcp_output_alloc_header>
 800d77e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 800d780:	693b      	ldr	r3, [r7, #16]
 800d782:	2b00      	cmp	r3, #0
 800d784:	d102      	bne.n	800d78c <tcp_keepalive+0x2e>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 800d786:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d78a:	e021      	b.n	800d7d0 <tcp_keepalive+0x72>
  }
  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	3304      	adds	r3, #4
 800d790:	4618      	mov	r0, r3
 800d792:	f003 fccd 	bl	8011130 <ip4_route>
 800d796:	60f8      	str	r0, [r7, #12]
  if (netif == NULL) {
 800d798:	68fb      	ldr	r3, [r7, #12]
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	d102      	bne.n	800d7a4 <tcp_keepalive+0x46>
    err = ERR_RTE;
 800d79e:	23fc      	movs	r3, #252	; 0xfc
 800d7a0:	75fb      	strb	r3, [r7, #23]
 800d7a2:	e010      	b.n	800d7c6 <tcp_keepalive+0x68>
#endif /* CHECKSUM_GEN_TCP */
    TCP_STATS_INC(tcp.xmit);

    /* Send output to IP */
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl, 0, IP_PROTO_TCP, netif);
 800d7a4:	6879      	ldr	r1, [r7, #4]
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	1d1a      	adds	r2, r3, #4
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	7a98      	ldrb	r0, [r3, #10]
 800d7ae:	68fb      	ldr	r3, [r7, #12]
 800d7b0:	9302      	str	r3, [sp, #8]
 800d7b2:	2306      	movs	r3, #6
 800d7b4:	9301      	str	r3, [sp, #4]
 800d7b6:	2300      	movs	r3, #0
 800d7b8:	9300      	str	r3, [sp, #0]
 800d7ba:	4603      	mov	r3, r0
 800d7bc:	6938      	ldr	r0, [r7, #16]
 800d7be:	f003 fe7d 	bl	80114bc <ip4_output_if>
 800d7c2:	4603      	mov	r3, r0
 800d7c4:	75fb      	strb	r3, [r7, #23]
    NETIF_SET_HWADDRHINT(netif, NULL);
  }
  pbuf_free(p);
 800d7c6:	6938      	ldr	r0, [r7, #16]
 800d7c8:	f7fb faf0 	bl	8008dac <pbuf_free>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 800d7cc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d7d0:	4618      	mov	r0, r3
 800d7d2:	3718      	adds	r7, #24
 800d7d4:	46bd      	mov	sp, r7
 800d7d6:	bd80      	pop	{r7, pc}

0800d7d8 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 800d7d8:	b590      	push	{r4, r7, lr}
 800d7da:	b08f      	sub	sp, #60	; 0x3c
 800d7dc:	af04      	add	r7, sp, #16
 800d7de:	6078      	str	r0, [r7, #4]
  LWIP_DEBUGF(TCP_DEBUG,
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  seg = pcb->unacked;
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d7e4:	623b      	str	r3, [r7, #32]

  if (seg == NULL) {
 800d7e6:	6a3b      	ldr	r3, [r7, #32]
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d102      	bne.n	800d7f2 <tcp_zero_window_probe+0x1a>
    seg = pcb->unsent;
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d7f0:	623b      	str	r3, [r7, #32]
  }
  if (seg == NULL) {
 800d7f2:	6a3b      	ldr	r3, [r7, #32]
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	d101      	bne.n	800d7fc <tcp_zero_window_probe+0x24>
    /* nothing to send, zero window probe not needed */
    return ERR_OK;
 800d7f8:	2300      	movs	r3, #0
 800d7fa:	e085      	b.n	800d908 <tcp_zero_window_probe+0x130>
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 800d7fc:	6a3b      	ldr	r3, [r7, #32]
 800d7fe:	68db      	ldr	r3, [r3, #12]
 800d800:	899b      	ldrh	r3, [r3, #12]
 800d802:	b29b      	uxth	r3, r3
 800d804:	4618      	mov	r0, r3
 800d806:	f7fa f9c9 	bl	8007b9c <lwip_htons>
 800d80a:	4603      	mov	r3, r0
 800d80c:	f003 0301 	and.w	r3, r3, #1
 800d810:	2b00      	cmp	r3, #0
 800d812:	d005      	beq.n	800d820 <tcp_zero_window_probe+0x48>
 800d814:	6a3b      	ldr	r3, [r7, #32]
 800d816:	891b      	ldrh	r3, [r3, #8]
 800d818:	2b00      	cmp	r3, #0
 800d81a:	d101      	bne.n	800d820 <tcp_zero_window_probe+0x48>
 800d81c:	2301      	movs	r3, #1
 800d81e:	e000      	b.n	800d822 <tcp_zero_window_probe+0x4a>
 800d820:	2300      	movs	r3, #0
 800d822:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 800d824:	7ffb      	ldrb	r3, [r7, #31]
 800d826:	2b00      	cmp	r3, #0
 800d828:	bf0c      	ite	eq
 800d82a:	2301      	moveq	r3, #1
 800d82c:	2300      	movne	r3, #0
 800d82e:	b2db      	uxtb	r3, r3
 800d830:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, 0, len, seg->tcphdr->seqno);
 800d832:	6a3b      	ldr	r3, [r7, #32]
 800d834:	68db      	ldr	r3, [r3, #12]
 800d836:	685b      	ldr	r3, [r3, #4]
 800d838:	8bba      	ldrh	r2, [r7, #28]
 800d83a:	2100      	movs	r1, #0
 800d83c:	6878      	ldr	r0, [r7, #4]
 800d83e:	f7ff f915 	bl	800ca6c <tcp_output_alloc_header>
 800d842:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 800d844:	69bb      	ldr	r3, [r7, #24]
 800d846:	2b00      	cmp	r3, #0
 800d848:	d102      	bne.n	800d850 <tcp_zero_window_probe+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 800d84a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d84e:	e05b      	b.n	800d908 <tcp_zero_window_probe+0x130>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 800d850:	69bb      	ldr	r3, [r7, #24]
 800d852:	685b      	ldr	r3, [r3, #4]
 800d854:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 800d856:	7ffb      	ldrb	r3, [r7, #31]
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d00e      	beq.n	800d87a <tcp_zero_window_probe+0xa2>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 800d85c:	697b      	ldr	r3, [r7, #20]
 800d85e:	899b      	ldrh	r3, [r3, #12]
 800d860:	b29b      	uxth	r3, r3
 800d862:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800d866:	b29c      	uxth	r4, r3
 800d868:	2011      	movs	r0, #17
 800d86a:	f7fa f997 	bl	8007b9c <lwip_htons>
 800d86e:	4603      	mov	r3, r0
 800d870:	4323      	orrs	r3, r4
 800d872:	b29a      	uxth	r2, r3
 800d874:	697b      	ldr	r3, [r7, #20]
 800d876:	819a      	strh	r2, [r3, #12]
 800d878:	e010      	b.n	800d89c <tcp_zero_window_probe+0xc4>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 800d87a:	69bb      	ldr	r3, [r7, #24]
 800d87c:	685b      	ldr	r3, [r3, #4]
 800d87e:	3314      	adds	r3, #20
 800d880:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 800d882:	6a3b      	ldr	r3, [r7, #32]
 800d884:	6858      	ldr	r0, [r3, #4]
 800d886:	6a3b      	ldr	r3, [r7, #32]
 800d888:	685b      	ldr	r3, [r3, #4]
 800d88a:	891a      	ldrh	r2, [r3, #8]
 800d88c:	6a3b      	ldr	r3, [r7, #32]
 800d88e:	891b      	ldrh	r3, [r3, #8]
 800d890:	1ad3      	subs	r3, r2, r3
 800d892:	b29b      	uxth	r3, r3
 800d894:	2201      	movs	r2, #1
 800d896:	6939      	ldr	r1, [r7, #16]
 800d898:	f7fb fc88 	bl	80091ac <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 800d89c:	6a3b      	ldr	r3, [r7, #32]
 800d89e:	68db      	ldr	r3, [r3, #12]
 800d8a0:	685b      	ldr	r3, [r3, #4]
 800d8a2:	4618      	mov	r0, r3
 800d8a4:	f7fa f988 	bl	8007bb8 <lwip_htonl>
 800d8a8:	4603      	mov	r3, r0
 800d8aa:	3301      	adds	r3, #1
 800d8ac:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d8b2:	68fb      	ldr	r3, [r7, #12]
 800d8b4:	1ad3      	subs	r3, r2, r3
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	da02      	bge.n	800d8c0 <tcp_zero_window_probe+0xe8>
    pcb->snd_nxt = snd_nxt;
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	68fa      	ldr	r2, [r7, #12]
 800d8be:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	3304      	adds	r3, #4
 800d8c4:	4618      	mov	r0, r3
 800d8c6:	f003 fc33 	bl	8011130 <ip4_route>
 800d8ca:	60b8      	str	r0, [r7, #8]
  if (netif == NULL) {
 800d8cc:	68bb      	ldr	r3, [r7, #8]
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d103      	bne.n	800d8da <tcp_zero_window_probe+0x102>
    err = ERR_RTE;
 800d8d2:	23fc      	movs	r3, #252	; 0xfc
 800d8d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d8d8:	e011      	b.n	800d8fe <tcp_zero_window_probe+0x126>
#endif
    TCP_STATS_INC(tcp.xmit);

    /* Send output to IP */
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 800d8da:	6879      	ldr	r1, [r7, #4]
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	1d1a      	adds	r2, r3, #4
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	7a98      	ldrb	r0, [r3, #10]
 800d8e4:	68bb      	ldr	r3, [r7, #8]
 800d8e6:	9302      	str	r3, [sp, #8]
 800d8e8:	2306      	movs	r3, #6
 800d8ea:	9301      	str	r3, [sp, #4]
 800d8ec:	2300      	movs	r3, #0
 800d8ee:	9300      	str	r3, [sp, #0]
 800d8f0:	4603      	mov	r3, r0
 800d8f2:	69b8      	ldr	r0, [r7, #24]
 800d8f4:	f003 fde2 	bl	80114bc <ip4_output_if>
 800d8f8:	4603      	mov	r3, r0
 800d8fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      0, IP_PROTO_TCP, netif);
    NETIF_SET_HWADDRHINT(netif, NULL);
  }

  pbuf_free(p);
 800d8fe:	69b8      	ldr	r0, [r7, #24]
 800d900:	f7fb fa54 	bl	8008dac <pbuf_free>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 800d904:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800d908:	4618      	mov	r0, r3
 800d90a:	372c      	adds	r7, #44	; 0x2c
 800d90c:	46bd      	mov	sp, r7
 800d90e:	bd90      	pop	{r4, r7, pc}

0800d910 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 800d910:	b580      	push	{r7, lr}
 800d912:	b082      	sub	sp, #8
 800d914:	af00      	add	r7, sp, #0
 800d916:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 800d918:	f7fb fcca 	bl	80092b0 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 800d91c:	4b0a      	ldr	r3, [pc, #40]	; (800d948 <tcpip_tcp_timer+0x38>)
 800d91e:	681b      	ldr	r3, [r3, #0]
 800d920:	2b00      	cmp	r3, #0
 800d922:	d103      	bne.n	800d92c <tcpip_tcp_timer+0x1c>
 800d924:	4b09      	ldr	r3, [pc, #36]	; (800d94c <tcpip_tcp_timer+0x3c>)
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	2b00      	cmp	r3, #0
 800d92a:	d005      	beq.n	800d938 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 800d92c:	2200      	movs	r2, #0
 800d92e:	4908      	ldr	r1, [pc, #32]	; (800d950 <tcpip_tcp_timer+0x40>)
 800d930:	20fa      	movs	r0, #250	; 0xfa
 800d932:	f000 f86f 	bl	800da14 <sys_timeout>
 800d936:	e002      	b.n	800d93e <tcpip_tcp_timer+0x2e>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 800d938:	4b06      	ldr	r3, [pc, #24]	; (800d954 <tcpip_tcp_timer+0x44>)
 800d93a:	2200      	movs	r2, #0
 800d93c:	601a      	str	r2, [r3, #0]
  }
}
 800d93e:	bf00      	nop
 800d940:	3708      	adds	r7, #8
 800d942:	46bd      	mov	sp, r7
 800d944:	bd80      	pop	{r7, pc}
 800d946:	bf00      	nop
 800d948:	200038ec 	.word	0x200038ec
 800d94c:	200038fc 	.word	0x200038fc
 800d950:	0800d911 	.word	0x0800d911
 800d954:	2000027c 	.word	0x2000027c

0800d958 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 800d958:	b580      	push	{r7, lr}
 800d95a:	af00      	add	r7, sp, #0
  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 800d95c:	4b0a      	ldr	r3, [pc, #40]	; (800d988 <tcp_timer_needed+0x30>)
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	2b00      	cmp	r3, #0
 800d962:	d10f      	bne.n	800d984 <tcp_timer_needed+0x2c>
 800d964:	4b09      	ldr	r3, [pc, #36]	; (800d98c <tcp_timer_needed+0x34>)
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d103      	bne.n	800d974 <tcp_timer_needed+0x1c>
 800d96c:	4b08      	ldr	r3, [pc, #32]	; (800d990 <tcp_timer_needed+0x38>)
 800d96e:	681b      	ldr	r3, [r3, #0]
 800d970:	2b00      	cmp	r3, #0
 800d972:	d007      	beq.n	800d984 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 800d974:	4b04      	ldr	r3, [pc, #16]	; (800d988 <tcp_timer_needed+0x30>)
 800d976:	2201      	movs	r2, #1
 800d978:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 800d97a:	2200      	movs	r2, #0
 800d97c:	4905      	ldr	r1, [pc, #20]	; (800d994 <tcp_timer_needed+0x3c>)
 800d97e:	20fa      	movs	r0, #250	; 0xfa
 800d980:	f000 f848 	bl	800da14 <sys_timeout>
  }
}
 800d984:	bf00      	nop
 800d986:	bd80      	pop	{r7, pc}
 800d988:	2000027c 	.word	0x2000027c
 800d98c:	200038ec 	.word	0x200038ec
 800d990:	200038fc 	.word	0x200038fc
 800d994:	0800d911 	.word	0x0800d911

0800d998 <cyclic_timer>:
 *
 * @param arg unused argument
 */
static void
cyclic_timer(void *arg)
{
 800d998:	b580      	push	{r7, lr}
 800d99a:	b084      	sub	sp, #16
 800d99c:	af00      	add	r7, sp, #0
 800d99e:	6078      	str	r0, [r7, #4]
  const struct lwip_cyclic_timer* cyclic = (const struct lwip_cyclic_timer*)arg;
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	60fb      	str	r3, [r7, #12]
#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 800d9a4:	68fb      	ldr	r3, [r7, #12]
 800d9a6:	685b      	ldr	r3, [r3, #4]
 800d9a8:	4798      	blx	r3
  sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 800d9aa:	68fb      	ldr	r3, [r7, #12]
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	687a      	ldr	r2, [r7, #4]
 800d9b0:	4903      	ldr	r1, [pc, #12]	; (800d9c0 <cyclic_timer+0x28>)
 800d9b2:	4618      	mov	r0, r3
 800d9b4:	f000 f82e 	bl	800da14 <sys_timeout>
}
 800d9b8:	bf00      	nop
 800d9ba:	3710      	adds	r7, #16
 800d9bc:	46bd      	mov	sp, r7
 800d9be:	bd80      	pop	{r7, pc}
 800d9c0:	0800d999 	.word	0x0800d999

0800d9c4 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 800d9c4:	b580      	push	{r7, lr}
 800d9c6:	b082      	sub	sp, #8
 800d9c8:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 800d9ca:	2301      	movs	r3, #1
 800d9cc:	607b      	str	r3, [r7, #4]
 800d9ce:	e00e      	b.n	800d9ee <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, cyclic_timer, LWIP_CONST_CAST(void*, &lwip_cyclic_timers[i]));
 800d9d0:	4a0d      	ldr	r2, [pc, #52]	; (800da08 <sys_timeouts_init+0x44>)
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	00db      	lsls	r3, r3, #3
 800d9dc:	4a0a      	ldr	r2, [pc, #40]	; (800da08 <sys_timeouts_init+0x44>)
 800d9de:	4413      	add	r3, r2
 800d9e0:	461a      	mov	r2, r3
 800d9e2:	490a      	ldr	r1, [pc, #40]	; (800da0c <sys_timeouts_init+0x48>)
 800d9e4:	f000 f816 	bl	800da14 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	3301      	adds	r3, #1
 800d9ec:	607b      	str	r3, [r7, #4]
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	2b04      	cmp	r3, #4
 800d9f2:	d9ed      	bls.n	800d9d0 <sys_timeouts_init+0xc>
  }

  /* Initialise timestamp for sys_check_timeouts */
  timeouts_last_time = sys_now();
 800d9f4:	f004 ffd6 	bl	80129a4 <sys_now>
 800d9f8:	4602      	mov	r2, r0
 800d9fa:	4b05      	ldr	r3, [pc, #20]	; (800da10 <sys_timeouts_init+0x4c>)
 800d9fc:	601a      	str	r2, [r3, #0]
}
 800d9fe:	bf00      	nop
 800da00:	3708      	adds	r7, #8
 800da02:	46bd      	mov	sp, r7
 800da04:	bd80      	pop	{r7, pc}
 800da06:	bf00      	nop
 800da08:	08017714 	.word	0x08017714
 800da0c:	0800d999 	.word	0x0800d999
 800da10:	20000278 	.word	0x20000278

0800da14 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char* handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 800da14:	b580      	push	{r7, lr}
 800da16:	b088      	sub	sp, #32
 800da18:	af00      	add	r7, sp, #0
 800da1a:	60f8      	str	r0, [r7, #12]
 800da1c:	60b9      	str	r1, [r7, #8]
 800da1e:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;
  u32_t now, diff;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 800da20:	2006      	movs	r0, #6
 800da22:	f7fa fc69 	bl	80082f8 <memp_malloc>
 800da26:	6178      	str	r0, [r7, #20]
  if (timeout == NULL) {
 800da28:	697b      	ldr	r3, [r7, #20]
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	d10a      	bne.n	800da44 <sys_timeout+0x30>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 800da2e:	697b      	ldr	r3, [r7, #20]
 800da30:	2b00      	cmp	r3, #0
 800da32:	f040 8084 	bne.w	800db3e <sys_timeout+0x12a>
 800da36:	4b44      	ldr	r3, [pc, #272]	; (800db48 <sys_timeout+0x134>)
 800da38:	22d4      	movs	r2, #212	; 0xd4
 800da3a:	4944      	ldr	r1, [pc, #272]	; (800db4c <sys_timeout+0x138>)
 800da3c:	4844      	ldr	r0, [pc, #272]	; (800db50 <sys_timeout+0x13c>)
 800da3e:	f006 fe69 	bl	8014714 <iprintf>
    return;
 800da42:	e07c      	b.n	800db3e <sys_timeout+0x12a>
  }

  now = sys_now();
 800da44:	f004 ffae 	bl	80129a4 <sys_now>
 800da48:	6138      	str	r0, [r7, #16]
  if (next_timeout == NULL) {
 800da4a:	4b42      	ldr	r3, [pc, #264]	; (800db54 <sys_timeout+0x140>)
 800da4c:	681b      	ldr	r3, [r3, #0]
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d105      	bne.n	800da5e <sys_timeout+0x4a>
    diff = 0;
 800da52:	2300      	movs	r3, #0
 800da54:	61bb      	str	r3, [r7, #24]
    timeouts_last_time = now;
 800da56:	4a40      	ldr	r2, [pc, #256]	; (800db58 <sys_timeout+0x144>)
 800da58:	693b      	ldr	r3, [r7, #16]
 800da5a:	6013      	str	r3, [r2, #0]
 800da5c:	e004      	b.n	800da68 <sys_timeout+0x54>
  } else {
    diff = now - timeouts_last_time;
 800da5e:	4b3e      	ldr	r3, [pc, #248]	; (800db58 <sys_timeout+0x144>)
 800da60:	681b      	ldr	r3, [r3, #0]
 800da62:	693a      	ldr	r2, [r7, #16]
 800da64:	1ad3      	subs	r3, r2, r3
 800da66:	61bb      	str	r3, [r7, #24]
  }

  timeout->next = NULL;
 800da68:	697b      	ldr	r3, [r7, #20]
 800da6a:	2200      	movs	r2, #0
 800da6c:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 800da6e:	697b      	ldr	r3, [r7, #20]
 800da70:	68ba      	ldr	r2, [r7, #8]
 800da72:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 800da74:	697b      	ldr	r3, [r7, #20]
 800da76:	687a      	ldr	r2, [r7, #4]
 800da78:	60da      	str	r2, [r3, #12]
  timeout->time = msecs + diff;
 800da7a:	68fa      	ldr	r2, [r7, #12]
 800da7c:	69bb      	ldr	r3, [r7, #24]
 800da7e:	441a      	add	r2, r3
 800da80:	697b      	ldr	r3, [r7, #20]
 800da82:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p msecs=%"U32_F" handler=%s arg=%p\n",
    (void *)timeout, msecs, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 800da84:	4b33      	ldr	r3, [pc, #204]	; (800db54 <sys_timeout+0x140>)
 800da86:	681b      	ldr	r3, [r3, #0]
 800da88:	2b00      	cmp	r3, #0
 800da8a:	d103      	bne.n	800da94 <sys_timeout+0x80>
    next_timeout = timeout;
 800da8c:	4a31      	ldr	r2, [pc, #196]	; (800db54 <sys_timeout+0x140>)
 800da8e:	697b      	ldr	r3, [r7, #20]
 800da90:	6013      	str	r3, [r2, #0]
    return;
 800da92:	e055      	b.n	800db40 <sys_timeout+0x12c>
  }

  if (next_timeout->time > msecs) {
 800da94:	4b2f      	ldr	r3, [pc, #188]	; (800db54 <sys_timeout+0x140>)
 800da96:	681b      	ldr	r3, [r3, #0]
 800da98:	685b      	ldr	r3, [r3, #4]
 800da9a:	68fa      	ldr	r2, [r7, #12]
 800da9c:	429a      	cmp	r2, r3
 800da9e:	d20f      	bcs.n	800dac0 <sys_timeout+0xac>
    next_timeout->time -= msecs;
 800daa0:	4b2c      	ldr	r3, [pc, #176]	; (800db54 <sys_timeout+0x140>)
 800daa2:	681b      	ldr	r3, [r3, #0]
 800daa4:	6859      	ldr	r1, [r3, #4]
 800daa6:	4b2b      	ldr	r3, [pc, #172]	; (800db54 <sys_timeout+0x140>)
 800daa8:	681b      	ldr	r3, [r3, #0]
 800daaa:	68fa      	ldr	r2, [r7, #12]
 800daac:	1a8a      	subs	r2, r1, r2
 800daae:	605a      	str	r2, [r3, #4]
    timeout->next = next_timeout;
 800dab0:	4b28      	ldr	r3, [pc, #160]	; (800db54 <sys_timeout+0x140>)
 800dab2:	681a      	ldr	r2, [r3, #0]
 800dab4:	697b      	ldr	r3, [r7, #20]
 800dab6:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 800dab8:	4a26      	ldr	r2, [pc, #152]	; (800db54 <sys_timeout+0x140>)
 800daba:	697b      	ldr	r3, [r7, #20]
 800dabc:	6013      	str	r3, [r2, #0]
 800dabe:	e03f      	b.n	800db40 <sys_timeout+0x12c>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 800dac0:	4b24      	ldr	r3, [pc, #144]	; (800db54 <sys_timeout+0x140>)
 800dac2:	681b      	ldr	r3, [r3, #0]
 800dac4:	61fb      	str	r3, [r7, #28]
 800dac6:	e036      	b.n	800db36 <sys_timeout+0x122>
      timeout->time -= t->time;
 800dac8:	697b      	ldr	r3, [r7, #20]
 800daca:	685a      	ldr	r2, [r3, #4]
 800dacc:	69fb      	ldr	r3, [r7, #28]
 800dace:	685b      	ldr	r3, [r3, #4]
 800dad0:	1ad2      	subs	r2, r2, r3
 800dad2:	697b      	ldr	r3, [r7, #20]
 800dad4:	605a      	str	r2, [r3, #4]
      if (t->next == NULL || t->next->time > timeout->time) {
 800dad6:	69fb      	ldr	r3, [r7, #28]
 800dad8:	681b      	ldr	r3, [r3, #0]
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d006      	beq.n	800daec <sys_timeout+0xd8>
 800dade:	69fb      	ldr	r3, [r7, #28]
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	685a      	ldr	r2, [r3, #4]
 800dae4:	697b      	ldr	r3, [r7, #20]
 800dae6:	685b      	ldr	r3, [r3, #4]
 800dae8:	429a      	cmp	r2, r3
 800daea:	d921      	bls.n	800db30 <sys_timeout+0x11c>
        if (t->next != NULL) {
 800daec:	69fb      	ldr	r3, [r7, #28]
 800daee:	681b      	ldr	r3, [r3, #0]
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	d009      	beq.n	800db08 <sys_timeout+0xf4>
          t->next->time -= timeout->time;
 800daf4:	69fb      	ldr	r3, [r7, #28]
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	6859      	ldr	r1, [r3, #4]
 800dafa:	697b      	ldr	r3, [r7, #20]
 800dafc:	685a      	ldr	r2, [r3, #4]
 800dafe:	69fb      	ldr	r3, [r7, #28]
 800db00:	681b      	ldr	r3, [r3, #0]
 800db02:	1a8a      	subs	r2, r1, r2
 800db04:	605a      	str	r2, [r3, #4]
 800db06:	e00b      	b.n	800db20 <sys_timeout+0x10c>
        } else if (timeout->time > msecs) {
 800db08:	697b      	ldr	r3, [r7, #20]
 800db0a:	685b      	ldr	r3, [r3, #4]
 800db0c:	68fa      	ldr	r2, [r7, #12]
 800db0e:	429a      	cmp	r2, r3
 800db10:	d206      	bcs.n	800db20 <sys_timeout+0x10c>
          /* If this is the case, 'timeouts_last_time' and 'now' differs too much.
             This can be due to sys_check_timeouts() not being called at the right
             times, but also when stopping in a breakpoint. Anyway, let's assume
             this is not wanted, so add the first timer's time instead of 'diff' */
          timeout->time = msecs + next_timeout->time;
 800db12:	4b10      	ldr	r3, [pc, #64]	; (800db54 <sys_timeout+0x140>)
 800db14:	681b      	ldr	r3, [r3, #0]
 800db16:	685a      	ldr	r2, [r3, #4]
 800db18:	68fb      	ldr	r3, [r7, #12]
 800db1a:	441a      	add	r2, r3
 800db1c:	697b      	ldr	r3, [r7, #20]
 800db1e:	605a      	str	r2, [r3, #4]
        }
        timeout->next = t->next;
 800db20:	69fb      	ldr	r3, [r7, #28]
 800db22:	681a      	ldr	r2, [r3, #0]
 800db24:	697b      	ldr	r3, [r7, #20]
 800db26:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 800db28:	69fb      	ldr	r3, [r7, #28]
 800db2a:	697a      	ldr	r2, [r7, #20]
 800db2c:	601a      	str	r2, [r3, #0]
        break;
 800db2e:	e007      	b.n	800db40 <sys_timeout+0x12c>
    for (t = next_timeout; t != NULL; t = t->next) {
 800db30:	69fb      	ldr	r3, [r7, #28]
 800db32:	681b      	ldr	r3, [r3, #0]
 800db34:	61fb      	str	r3, [r7, #28]
 800db36:	69fb      	ldr	r3, [r7, #28]
 800db38:	2b00      	cmp	r3, #0
 800db3a:	d1c5      	bne.n	800dac8 <sys_timeout+0xb4>
 800db3c:	e000      	b.n	800db40 <sys_timeout+0x12c>
    return;
 800db3e:	bf00      	nop
      }
    }
  }
}
 800db40:	3720      	adds	r7, #32
 800db42:	46bd      	mov	sp, r7
 800db44:	bd80      	pop	{r7, pc}
 800db46:	bf00      	nop
 800db48:	080168bc 	.word	0x080168bc
 800db4c:	080168f0 	.word	0x080168f0
 800db50:	08016930 	.word	0x08016930
 800db54:	20000274 	.word	0x20000274
 800db58:	20000278 	.word	0x20000278

0800db5c <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 800db5c:	b480      	push	{r7}
 800db5e:	af00      	add	r7, sp, #0
#if LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND)
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
#endif /* LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND) */
}
 800db60:	bf00      	nop
 800db62:	46bd      	mov	sp, r7
 800db64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db68:	4770      	bx	lr
	...

0800db6c <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 800db6c:	b480      	push	{r7}
 800db6e:	b083      	sub	sp, #12
 800db70:	af00      	add	r7, sp, #0
  u16_t n = 0;
 800db72:	2300      	movs	r3, #0
 800db74:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 800db76:	4b17      	ldr	r3, [pc, #92]	; (800dbd4 <udp_new_port+0x68>)
 800db78:	881b      	ldrh	r3, [r3, #0]
 800db7a:	1c5a      	adds	r2, r3, #1
 800db7c:	b291      	uxth	r1, r2
 800db7e:	4a15      	ldr	r2, [pc, #84]	; (800dbd4 <udp_new_port+0x68>)
 800db80:	8011      	strh	r1, [r2, #0]
 800db82:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800db86:	4293      	cmp	r3, r2
 800db88:	d103      	bne.n	800db92 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 800db8a:	4b12      	ldr	r3, [pc, #72]	; (800dbd4 <udp_new_port+0x68>)
 800db8c:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 800db90:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800db92:	4b11      	ldr	r3, [pc, #68]	; (800dbd8 <udp_new_port+0x6c>)
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	603b      	str	r3, [r7, #0]
 800db98:	e011      	b.n	800dbbe <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 800db9a:	683b      	ldr	r3, [r7, #0]
 800db9c:	8a5a      	ldrh	r2, [r3, #18]
 800db9e:	4b0d      	ldr	r3, [pc, #52]	; (800dbd4 <udp_new_port+0x68>)
 800dba0:	881b      	ldrh	r3, [r3, #0]
 800dba2:	429a      	cmp	r2, r3
 800dba4:	d108      	bne.n	800dbb8 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 800dba6:	88fb      	ldrh	r3, [r7, #6]
 800dba8:	3301      	adds	r3, #1
 800dbaa:	80fb      	strh	r3, [r7, #6]
 800dbac:	88fb      	ldrh	r3, [r7, #6]
 800dbae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800dbb2:	d3e0      	bcc.n	800db76 <udp_new_port+0xa>
        return 0;
 800dbb4:	2300      	movs	r3, #0
 800dbb6:	e007      	b.n	800dbc8 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800dbb8:	683b      	ldr	r3, [r7, #0]
 800dbba:	68db      	ldr	r3, [r3, #12]
 800dbbc:	603b      	str	r3, [r7, #0]
 800dbbe:	683b      	ldr	r3, [r7, #0]
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d1ea      	bne.n	800db9a <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 800dbc4:	4b03      	ldr	r3, [pc, #12]	; (800dbd4 <udp_new_port+0x68>)
 800dbc6:	881b      	ldrh	r3, [r3, #0]
}
 800dbc8:	4618      	mov	r0, r3
 800dbca:	370c      	adds	r7, #12
 800dbcc:	46bd      	mov	sp, r7
 800dbce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbd2:	4770      	bx	lr
 800dbd4:	2000011c 	.word	0x2000011c
 800dbd8:	20003904 	.word	0x20003904

0800dbdc <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 800dbdc:	b480      	push	{r7}
 800dbde:	b085      	sub	sp, #20
 800dbe0:	af00      	add	r7, sp, #0
 800dbe2:	60f8      	str	r0, [r7, #12]
 800dbe4:	60b9      	str	r1, [r7, #8]
 800dbe6:	4613      	mov	r3, r2
 800dbe8:	71fb      	strb	r3, [r7, #7]
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 800dbea:	79fb      	ldrb	r3, [r7, #7]
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d018      	beq.n	800dc22 <udp_input_local_match+0x46>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800dbf0:	68fb      	ldr	r3, [r7, #12]
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d013      	beq.n	800dc1e <udp_input_local_match+0x42>
 800dbf6:	68fb      	ldr	r3, [r7, #12]
 800dbf8:	681b      	ldr	r3, [r3, #0]
 800dbfa:	2b00      	cmp	r3, #0
 800dbfc:	d00f      	beq.n	800dc1e <udp_input_local_match+0x42>
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800dbfe:	4b14      	ldr	r3, [pc, #80]	; (800dc50 <udp_input_local_match+0x74>)
 800dc00:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800dc02:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dc06:	d00a      	beq.n	800dc1e <udp_input_local_match+0x42>
           ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	681a      	ldr	r2, [r3, #0]
 800dc0c:	4b10      	ldr	r3, [pc, #64]	; (800dc50 <udp_input_local_match+0x74>)
 800dc0e:	695b      	ldr	r3, [r3, #20]
 800dc10:	405a      	eors	r2, r3
 800dc12:	68bb      	ldr	r3, [r7, #8]
 800dc14:	3308      	adds	r3, #8
 800dc16:	681b      	ldr	r3, [r3, #0]
 800dc18:	4013      	ands	r3, r2
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d110      	bne.n	800dc40 <udp_input_local_match+0x64>
          return 1;
 800dc1e:	2301      	movs	r3, #1
 800dc20:	e00f      	b.n	800dc42 <udp_input_local_match+0x66>
        }
      }
    } else
#endif /* LWIP_IPV4 */
    /* Handle IPv4 and IPv6: all or exact match */
    if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800dc22:	68fb      	ldr	r3, [r7, #12]
 800dc24:	2b00      	cmp	r3, #0
 800dc26:	d009      	beq.n	800dc3c <udp_input_local_match+0x60>
 800dc28:	68fb      	ldr	r3, [r7, #12]
 800dc2a:	681b      	ldr	r3, [r3, #0]
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	d005      	beq.n	800dc3c <udp_input_local_match+0x60>
 800dc30:	68fb      	ldr	r3, [r7, #12]
 800dc32:	681a      	ldr	r2, [r3, #0]
 800dc34:	4b06      	ldr	r3, [pc, #24]	; (800dc50 <udp_input_local_match+0x74>)
 800dc36:	695b      	ldr	r3, [r3, #20]
 800dc38:	429a      	cmp	r2, r3
 800dc3a:	d101      	bne.n	800dc40 <udp_input_local_match+0x64>
      return 1;
 800dc3c:	2301      	movs	r3, #1
 800dc3e:	e000      	b.n	800dc42 <udp_input_local_match+0x66>
    }
  }

  return 0;
 800dc40:	2300      	movs	r3, #0
}
 800dc42:	4618      	mov	r0, r3
 800dc44:	3714      	adds	r7, #20
 800dc46:	46bd      	mov	sp, r7
 800dc48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc4c:	4770      	bx	lr
 800dc4e:	bf00      	nop
 800dc50:	2000039c 	.word	0x2000039c

0800dc54 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 800dc54:	b590      	push	{r4, r7, lr}
 800dc56:	b08d      	sub	sp, #52	; 0x34
 800dc58:	af02      	add	r7, sp, #8
 800dc5a:	6078      	str	r0, [r7, #4]
 800dc5c:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 800dc5e:	2300      	movs	r3, #0
 800dc60:	76fb      	strb	r3, [r7, #27]
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	895b      	ldrh	r3, [r3, #10]
 800dc66:	2b07      	cmp	r3, #7
 800dc68:	d803      	bhi.n	800dc72 <udp_input+0x1e>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 800dc6a:	6878      	ldr	r0, [r7, #4]
 800dc6c:	f7fb f89e 	bl	8008dac <pbuf_free>
    goto end;
 800dc70:	e0c6      	b.n	800de00 <udp_input+0x1ac>
  }

  udphdr = (struct udp_hdr *)p->payload;
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	685b      	ldr	r3, [r3, #4]
 800dc76:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 800dc78:	4b63      	ldr	r3, [pc, #396]	; (800de08 <udp_input+0x1b4>)
 800dc7a:	695a      	ldr	r2, [r3, #20]
 800dc7c:	4b62      	ldr	r3, [pc, #392]	; (800de08 <udp_input+0x1b4>)
 800dc7e:	681b      	ldr	r3, [r3, #0]
 800dc80:	4619      	mov	r1, r3
 800dc82:	4610      	mov	r0, r2
 800dc84:	f003 fcec 	bl	8011660 <ip4_addr_isbroadcast_u32>
 800dc88:	4603      	mov	r3, r0
 800dc8a:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 800dc8c:	697b      	ldr	r3, [r7, #20]
 800dc8e:	881b      	ldrh	r3, [r3, #0]
 800dc90:	b29b      	uxth	r3, r3
 800dc92:	4618      	mov	r0, r3
 800dc94:	f7f9 ff82 	bl	8007b9c <lwip_htons>
 800dc98:	4603      	mov	r3, r0
 800dc9a:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 800dc9c:	697b      	ldr	r3, [r7, #20]
 800dc9e:	885b      	ldrh	r3, [r3, #2]
 800dca0:	b29b      	uxth	r3, r3
 800dca2:	4618      	mov	r0, r3
 800dca4:	f7f9 ff7a 	bl	8007b9c <lwip_htons>
 800dca8:	4603      	mov	r3, r0
 800dcaa:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print(UDP_DEBUG, ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print(UDP_DEBUG, ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 800dcac:	2300      	movs	r3, #0
 800dcae:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 800dcb0:	2300      	movs	r3, #0
 800dcb2:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 800dcb4:	2300      	movs	r3, #0
 800dcb6:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800dcb8:	4b54      	ldr	r3, [pc, #336]	; (800de0c <udp_input+0x1b8>)
 800dcba:	681b      	ldr	r3, [r3, #0]
 800dcbc:	627b      	str	r3, [r7, #36]	; 0x24
 800dcbe:	e03b      	b.n	800dd38 <udp_input+0xe4>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print(UDP_DEBUG, &pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 800dcc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcc2:	8a5b      	ldrh	r3, [r3, #18]
 800dcc4:	89fa      	ldrh	r2, [r7, #14]
 800dcc6:	429a      	cmp	r2, r3
 800dcc8:	d131      	bne.n	800dd2e <udp_input+0xda>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 800dcca:	7cfb      	ldrb	r3, [r7, #19]
 800dccc:	461a      	mov	r2, r3
 800dcce:	6839      	ldr	r1, [r7, #0]
 800dcd0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800dcd2:	f7ff ff83 	bl	800dbdc <udp_input_local_match>
 800dcd6:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	d028      	beq.n	800dd2e <udp_input+0xda>
      if (((pcb->flags & UDP_FLAGS_CONNECTED) == 0) &&
 800dcdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcde:	7c1b      	ldrb	r3, [r3, #16]
 800dce0:	f003 0304 	and.w	r3, r3, #4
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	d104      	bne.n	800dcf2 <udp_input+0x9e>
 800dce8:	69fb      	ldr	r3, [r7, #28]
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	d101      	bne.n	800dcf2 <udp_input+0x9e>
          /* prefer specific IPs over cath-all */
          || !ip_addr_isany(&pcb->local_ip)
#endif /* SO_REUSE */
          )) {
        /* the first unconnected matching PCB */
        uncon_pcb = pcb;
 800dcee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcf0:	61fb      	str	r3, [r7, #28]
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 800dcf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcf4:	8a9b      	ldrh	r3, [r3, #20]
 800dcf6:	8a3a      	ldrh	r2, [r7, #16]
 800dcf8:	429a      	cmp	r2, r3
 800dcfa:	d118      	bne.n	800dd2e <udp_input+0xda>
          (ip_addr_isany_val(pcb->remote_ip) ||
 800dcfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcfe:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d005      	beq.n	800dd10 <udp_input+0xbc>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 800dd04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd06:	685a      	ldr	r2, [r3, #4]
 800dd08:	4b3f      	ldr	r3, [pc, #252]	; (800de08 <udp_input+0x1b4>)
 800dd0a:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 800dd0c:	429a      	cmp	r2, r3
 800dd0e:	d10e      	bne.n	800dd2e <udp_input+0xda>
        /* the first fully matching PCB */
        if (prev != NULL) {
 800dd10:	6a3b      	ldr	r3, [r7, #32]
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d014      	beq.n	800dd40 <udp_input+0xec>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 800dd16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd18:	68da      	ldr	r2, [r3, #12]
 800dd1a:	6a3b      	ldr	r3, [r7, #32]
 800dd1c:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 800dd1e:	4b3b      	ldr	r3, [pc, #236]	; (800de0c <udp_input+0x1b8>)
 800dd20:	681a      	ldr	r2, [r3, #0]
 800dd22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd24:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 800dd26:	4a39      	ldr	r2, [pc, #228]	; (800de0c <udp_input+0x1b8>)
 800dd28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd2a:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 800dd2c:	e008      	b.n	800dd40 <udp_input+0xec>
      }
    }

    prev = pcb;
 800dd2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd30:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800dd32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd34:	68db      	ldr	r3, [r3, #12]
 800dd36:	627b      	str	r3, [r7, #36]	; 0x24
 800dd38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	d1c0      	bne.n	800dcc0 <udp_input+0x6c>
 800dd3e:	e000      	b.n	800dd42 <udp_input+0xee>
        break;
 800dd40:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 800dd42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	d101      	bne.n	800dd4c <udp_input+0xf8>
    pcb = uncon_pcb;
 800dd48:	69fb      	ldr	r3, [r7, #28]
 800dd4a:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 800dd4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	d002      	beq.n	800dd58 <udp_input+0x104>
    for_us = 1;
 800dd52:	2301      	movs	r3, #1
 800dd54:	76fb      	strb	r3, [r7, #27]
 800dd56:	e00a      	b.n	800dd6e <udp_input+0x11a>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 800dd58:	683b      	ldr	r3, [r7, #0]
 800dd5a:	3304      	adds	r3, #4
 800dd5c:	681a      	ldr	r2, [r3, #0]
 800dd5e:	4b2a      	ldr	r3, [pc, #168]	; (800de08 <udp_input+0x1b4>)
 800dd60:	695b      	ldr	r3, [r3, #20]
 800dd62:	429a      	cmp	r2, r3
 800dd64:	bf0c      	ite	eq
 800dd66:	2301      	moveq	r3, #1
 800dd68:	2300      	movne	r3, #0
 800dd6a:	b2db      	uxtb	r3, r3
 800dd6c:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 800dd6e:	7efb      	ldrb	r3, [r7, #27]
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d042      	beq.n	800ddfa <udp_input+0x1a6>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_header(p, -UDP_HLEN)) {
 800dd74:	f06f 0107 	mvn.w	r1, #7
 800dd78:	6878      	ldr	r0, [r7, #4]
 800dd7a:	f7fa fff3 	bl	8008d64 <pbuf_header>
 800dd7e:	4603      	mov	r3, r0
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	d00a      	beq.n	800dd9a <udp_input+0x146>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_header failed\n", 0);
 800dd84:	4b22      	ldr	r3, [pc, #136]	; (800de10 <udp_input+0x1bc>)
 800dd86:	f240 1255 	movw	r2, #341	; 0x155
 800dd8a:	4922      	ldr	r1, [pc, #136]	; (800de14 <udp_input+0x1c0>)
 800dd8c:	4822      	ldr	r0, [pc, #136]	; (800de18 <udp_input+0x1c4>)
 800dd8e:	f006 fcc1 	bl	8014714 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 800dd92:	6878      	ldr	r0, [r7, #4]
 800dd94:	f7fb f80a 	bl	8008dac <pbuf_free>
      goto end;
 800dd98:	e032      	b.n	800de00 <udp_input+0x1ac>
    }

    if (pcb != NULL) {
 800dd9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	d012      	beq.n	800ddc6 <udp_input+0x172>
          pbuf_header(p, -hdrs_len);
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 800dda0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dda2:	699b      	ldr	r3, [r3, #24]
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	d00a      	beq.n	800ddbe <udp_input+0x16a>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 800dda8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddaa:	699c      	ldr	r4, [r3, #24]
 800ddac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddae:	69d8      	ldr	r0, [r3, #28]
 800ddb0:	8a3b      	ldrh	r3, [r7, #16]
 800ddb2:	9300      	str	r3, [sp, #0]
 800ddb4:	4b19      	ldr	r3, [pc, #100]	; (800de1c <udp_input+0x1c8>)
 800ddb6:	687a      	ldr	r2, [r7, #4]
 800ddb8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ddba:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 800ddbc:	e021      	b.n	800de02 <udp_input+0x1ae>
        pbuf_free(p);
 800ddbe:	6878      	ldr	r0, [r7, #4]
 800ddc0:	f7fa fff4 	bl	8008dac <pbuf_free>
        goto end;
 800ddc4:	e01c      	b.n	800de00 <udp_input+0x1ac>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 800ddc6:	7cfb      	ldrb	r3, [r7, #19]
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	d112      	bne.n	800ddf2 <udp_input+0x19e>
 800ddcc:	4b0e      	ldr	r3, [pc, #56]	; (800de08 <udp_input+0x1b4>)
 800ddce:	695b      	ldr	r3, [r3, #20]
 800ddd0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ddd4:	2be0      	cmp	r3, #224	; 0xe0
 800ddd6:	d00c      	beq.n	800ddf2 <udp_input+0x19e>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 800ddd8:	4b0b      	ldr	r3, [pc, #44]	; (800de08 <udp_input+0x1b4>)
 800ddda:	899b      	ldrh	r3, [r3, #12]
 800dddc:	3308      	adds	r3, #8
 800ddde:	b29b      	uxth	r3, r3
 800dde0:	b21b      	sxth	r3, r3
 800dde2:	4619      	mov	r1, r3
 800dde4:	6878      	ldr	r0, [r7, #4]
 800dde6:	f7fa ffcf 	bl	8008d88 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 800ddea:	2103      	movs	r1, #3
 800ddec:	6878      	ldr	r0, [r7, #4]
 800ddee:	f003 f917 	bl	8011020 <icmp_dest_unreach>
      pbuf_free(p);
 800ddf2:	6878      	ldr	r0, [r7, #4]
 800ddf4:	f7fa ffda 	bl	8008dac <pbuf_free>
  return;
 800ddf8:	e003      	b.n	800de02 <udp_input+0x1ae>
    pbuf_free(p);
 800ddfa:	6878      	ldr	r0, [r7, #4]
 800ddfc:	f7fa ffd6 	bl	8008dac <pbuf_free>
  return;
 800de00:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 800de02:	372c      	adds	r7, #44	; 0x2c
 800de04:	46bd      	mov	sp, r7
 800de06:	bd90      	pop	{r4, r7, pc}
 800de08:	2000039c 	.word	0x2000039c
 800de0c:	20003904 	.word	0x20003904
 800de10:	08016958 	.word	0x08016958
 800de14:	08016988 	.word	0x08016988
 800de18:	0801699c 	.word	0x0801699c
 800de1c:	200003ac 	.word	0x200003ac

0800de20 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 800de20:	b580      	push	{r7, lr}
 800de22:	b088      	sub	sp, #32
 800de24:	af02      	add	r7, sp, #8
 800de26:	60f8      	str	r0, [r7, #12]
 800de28:	60b9      	str	r1, [r7, #8]
 800de2a:	607a      	str	r2, [r7, #4]
 800de2c:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	2b00      	cmp	r3, #0
 800de32:	d002      	beq.n	800de3a <udp_sendto_if+0x1a>
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	2b00      	cmp	r3, #0
 800de38:	d102      	bne.n	800de40 <udp_sendto_if+0x20>
    return ERR_VAL;
 800de3a:	f06f 0305 	mvn.w	r3, #5
 800de3e:	e028      	b.n	800de92 <udp_sendto_if+0x72>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
  if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800de40:	68fb      	ldr	r3, [r7, #12]
 800de42:	2b00      	cmp	r3, #0
 800de44:	d009      	beq.n	800de5a <udp_sendto_if+0x3a>
 800de46:	68fb      	ldr	r3, [r7, #12]
 800de48:	681b      	ldr	r3, [r3, #0]
 800de4a:	2b00      	cmp	r3, #0
 800de4c:	d005      	beq.n	800de5a <udp_sendto_if+0x3a>
      ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 800de4e:	68fb      	ldr	r3, [r7, #12]
 800de50:	681b      	ldr	r3, [r3, #0]
 800de52:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800de56:	2be0      	cmp	r3, #224	; 0xe0
 800de58:	d103      	bne.n	800de62 <udp_sendto_if+0x42>
    /* if the local_ip is any or multicast
     * use the outgoing network interface IP address as source address */
    src_ip = netif_ip_addr4(netif);
 800de5a:	6a3b      	ldr	r3, [r7, #32]
 800de5c:	3304      	adds	r3, #4
 800de5e:	617b      	str	r3, [r7, #20]
 800de60:	e00b      	b.n	800de7a <udp_sendto_if+0x5a>
  } else {
    /* check if UDP PCB local IP address is correct
     * this could be an old address if netif->ip_addr has changed */
    if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 800de62:	68fb      	ldr	r3, [r7, #12]
 800de64:	681a      	ldr	r2, [r3, #0]
 800de66:	6a3b      	ldr	r3, [r7, #32]
 800de68:	3304      	adds	r3, #4
 800de6a:	681b      	ldr	r3, [r3, #0]
 800de6c:	429a      	cmp	r2, r3
 800de6e:	d002      	beq.n	800de76 <udp_sendto_if+0x56>
      /* local_ip doesn't match, drop the packet */
      return ERR_RTE;
 800de70:	f06f 0303 	mvn.w	r3, #3
 800de74:	e00d      	b.n	800de92 <udp_sendto_if+0x72>
    }
    /* use UDP PCB local IP address as source address */
    src_ip = &pcb->local_ip;
 800de76:	68fb      	ldr	r3, [r7, #12]
 800de78:	617b      	str	r3, [r7, #20]
  }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 800de7a:	887a      	ldrh	r2, [r7, #2]
 800de7c:	697b      	ldr	r3, [r7, #20]
 800de7e:	9301      	str	r3, [sp, #4]
 800de80:	6a3b      	ldr	r3, [r7, #32]
 800de82:	9300      	str	r3, [sp, #0]
 800de84:	4613      	mov	r3, r2
 800de86:	687a      	ldr	r2, [r7, #4]
 800de88:	68b9      	ldr	r1, [r7, #8]
 800de8a:	68f8      	ldr	r0, [r7, #12]
 800de8c:	f000 f806 	bl	800de9c <udp_sendto_if_src>
 800de90:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 800de92:	4618      	mov	r0, r3
 800de94:	3718      	adds	r7, #24
 800de96:	46bd      	mov	sp, r7
 800de98:	bd80      	pop	{r7, pc}
	...

0800de9c <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 800de9c:	b580      	push	{r7, lr}
 800de9e:	b08c      	sub	sp, #48	; 0x30
 800dea0:	af04      	add	r7, sp, #16
 800dea2:	60f8      	str	r0, [r7, #12]
 800dea4:	60b9      	str	r1, [r7, #8]
 800dea6:	607a      	str	r2, [r7, #4]
 800dea8:	807b      	strh	r3, [r7, #2]
  err_t err;
  struct pbuf *q; /* q will be sent down the stack */
  u8_t ip_proto;
  u8_t ttl;

  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, src_ip) ||
 800deaa:	68fb      	ldr	r3, [r7, #12]
 800deac:	2b00      	cmp	r3, #0
 800deae:	d002      	beq.n	800deb6 <udp_sendto_if_src+0x1a>
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d102      	bne.n	800debc <udp_sendto_if_src+0x20>
      !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
    return ERR_VAL;
 800deb6:	f06f 0305 	mvn.w	r3, #5
 800deba:	e07e      	b.n	800dfba <udp_sendto_if_src+0x11e>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 800debc:	68fb      	ldr	r3, [r7, #12]
 800debe:	8a5b      	ldrh	r3, [r3, #18]
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d10f      	bne.n	800dee4 <udp_sendto_if_src+0x48>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 800dec4:	68f9      	ldr	r1, [r7, #12]
 800dec6:	68fb      	ldr	r3, [r7, #12]
 800dec8:	8a5b      	ldrh	r3, [r3, #18]
 800deca:	461a      	mov	r2, r3
 800decc:	68f8      	ldr	r0, [r7, #12]
 800dece:	f000 f87f 	bl	800dfd0 <udp_bind>
 800ded2:	4603      	mov	r3, r0
 800ded4:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 800ded6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d002      	beq.n	800dee4 <udp_sendto_if_src+0x48>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 800dede:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800dee2:	e06a      	b.n	800dfba <udp_sendto_if_src+0x11e>
    }
  }

  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_header(p, UDP_HLEN)) {
 800dee4:	2108      	movs	r1, #8
 800dee6:	68b8      	ldr	r0, [r7, #8]
 800dee8:	f7fa ff3c 	bl	8008d64 <pbuf_header>
 800deec:	4603      	mov	r3, r0
 800deee:	2b00      	cmp	r3, #0
 800def0:	d014      	beq.n	800df1c <udp_sendto_if_src+0x80>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 800def2:	2200      	movs	r2, #0
 800def4:	2108      	movs	r1, #8
 800def6:	2001      	movs	r0, #1
 800def8:	f7fa fbe6 	bl	80086c8 <pbuf_alloc>
 800defc:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 800defe:	69fb      	ldr	r3, [r7, #28]
 800df00:	2b00      	cmp	r3, #0
 800df02:	d102      	bne.n	800df0a <udp_sendto_if_src+0x6e>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 800df04:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800df08:	e057      	b.n	800dfba <udp_sendto_if_src+0x11e>
    }
    if (p->tot_len != 0) {
 800df0a:	68bb      	ldr	r3, [r7, #8]
 800df0c:	891b      	ldrh	r3, [r3, #8]
 800df0e:	2b00      	cmp	r3, #0
 800df10:	d006      	beq.n	800df20 <udp_sendto_if_src+0x84>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 800df12:	68b9      	ldr	r1, [r7, #8]
 800df14:	69f8      	ldr	r0, [r7, #28]
 800df16:	f7fb f86d 	bl	8008ff4 <pbuf_chain>
 800df1a:	e001      	b.n	800df20 <udp_sendto_if_src+0x84>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 800df1c:	68bb      	ldr	r3, [r7, #8]
 800df1e:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 800df20:	69fb      	ldr	r3, [r7, #28]
 800df22:	895b      	ldrh	r3, [r3, #10]
 800df24:	2b07      	cmp	r3, #7
 800df26:	d806      	bhi.n	800df36 <udp_sendto_if_src+0x9a>
 800df28:	4b26      	ldr	r3, [pc, #152]	; (800dfc4 <udp_sendto_if_src+0x128>)
 800df2a:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 800df2e:	4926      	ldr	r1, [pc, #152]	; (800dfc8 <udp_sendto_if_src+0x12c>)
 800df30:	4826      	ldr	r0, [pc, #152]	; (800dfcc <udp_sendto_if_src+0x130>)
 800df32:	f006 fbef 	bl	8014714 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 800df36:	69fb      	ldr	r3, [r7, #28]
 800df38:	685b      	ldr	r3, [r3, #4]
 800df3a:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 800df3c:	68fb      	ldr	r3, [r7, #12]
 800df3e:	8a5b      	ldrh	r3, [r3, #18]
 800df40:	4618      	mov	r0, r3
 800df42:	f7f9 fe2b 	bl	8007b9c <lwip_htons>
 800df46:	4603      	mov	r3, r0
 800df48:	461a      	mov	r2, r3
 800df4a:	697b      	ldr	r3, [r7, #20]
 800df4c:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 800df4e:	887b      	ldrh	r3, [r7, #2]
 800df50:	4618      	mov	r0, r3
 800df52:	f7f9 fe23 	bl	8007b9c <lwip_htons>
 800df56:	4603      	mov	r3, r0
 800df58:	461a      	mov	r2, r3
 800df5a:	697b      	ldr	r3, [r7, #20]
 800df5c:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 800df5e:	697b      	ldr	r3, [r7, #20]
 800df60:	2200      	movs	r2, #0
 800df62:	719a      	strb	r2, [r3, #6]
 800df64:	2200      	movs	r2, #0
 800df66:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 800df68:	69fb      	ldr	r3, [r7, #28]
 800df6a:	891b      	ldrh	r3, [r3, #8]
 800df6c:	4618      	mov	r0, r3
 800df6e:	f7f9 fe15 	bl	8007b9c <lwip_htons>
 800df72:	4603      	mov	r3, r0
 800df74:	461a      	mov	r2, r3
 800df76:	697b      	ldr	r3, [r7, #20]
 800df78:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 800df7a:	2311      	movs	r3, #17
 800df7c:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 800df7e:	68fb      	ldr	r3, [r7, #12]
 800df80:	7a9b      	ldrb	r3, [r3, #10]
 800df82:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 800df84:	68fb      	ldr	r3, [r7, #12]
 800df86:	7a5b      	ldrb	r3, [r3, #9]
 800df88:	7cb9      	ldrb	r1, [r7, #18]
 800df8a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800df8c:	9202      	str	r2, [sp, #8]
 800df8e:	7cfa      	ldrb	r2, [r7, #19]
 800df90:	9201      	str	r2, [sp, #4]
 800df92:	9300      	str	r3, [sp, #0]
 800df94:	460b      	mov	r3, r1
 800df96:	687a      	ldr	r2, [r7, #4]
 800df98:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800df9a:	69f8      	ldr	r0, [r7, #28]
 800df9c:	f003 fab8 	bl	8011510 <ip4_output_if_src>
 800dfa0:	4603      	mov	r3, r0
 800dfa2:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 800dfa4:	69fa      	ldr	r2, [r7, #28]
 800dfa6:	68bb      	ldr	r3, [r7, #8]
 800dfa8:	429a      	cmp	r2, r3
 800dfaa:	d004      	beq.n	800dfb6 <udp_sendto_if_src+0x11a>
    /* free the header pbuf */
    pbuf_free(q);
 800dfac:	69f8      	ldr	r0, [r7, #28]
 800dfae:	f7fa fefd 	bl	8008dac <pbuf_free>
    q = NULL;
 800dfb2:	2300      	movs	r3, #0
 800dfb4:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 800dfb6:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 800dfba:	4618      	mov	r0, r3
 800dfbc:	3720      	adds	r7, #32
 800dfbe:	46bd      	mov	sp, r7
 800dfc0:	bd80      	pop	{r7, pc}
 800dfc2:	bf00      	nop
 800dfc4:	08016958 	.word	0x08016958
 800dfc8:	080169c4 	.word	0x080169c4
 800dfcc:	0801699c 	.word	0x0801699c

0800dfd0 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 800dfd0:	b580      	push	{r7, lr}
 800dfd2:	b086      	sub	sp, #24
 800dfd4:	af00      	add	r7, sp, #0
 800dfd6:	60f8      	str	r0, [r7, #12]
 800dfd8:	60b9      	str	r1, [r7, #8]
 800dfda:	4613      	mov	r3, r2
 800dfdc:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;
  u8_t rebind;

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800dfde:	68bb      	ldr	r3, [r7, #8]
 800dfe0:	2b00      	cmp	r3, #0
 800dfe2:	d101      	bne.n	800dfe8 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 800dfe4:	4b30      	ldr	r3, [pc, #192]	; (800e0a8 <udp_bind+0xd8>)
 800dfe6:	60bb      	str	r3, [r7, #8]
  }
#endif /* LWIP_IPV4 */

  /* still need to check for ipaddr == NULL in IPv6 only case */
  if ((pcb == NULL) || (ipaddr == NULL)) {
 800dfe8:	68fb      	ldr	r3, [r7, #12]
 800dfea:	2b00      	cmp	r3, #0
 800dfec:	d002      	beq.n	800dff4 <udp_bind+0x24>
 800dfee:	68bb      	ldr	r3, [r7, #8]
 800dff0:	2b00      	cmp	r3, #0
 800dff2:	d102      	bne.n	800dffa <udp_bind+0x2a>
    return ERR_VAL;
 800dff4:	f06f 0305 	mvn.w	r3, #5
 800dff8:	e052      	b.n	800e0a0 <udp_bind+0xd0>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 800dffa:	2300      	movs	r3, #0
 800dffc:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800dffe:	4b2b      	ldr	r3, [pc, #172]	; (800e0ac <udp_bind+0xdc>)
 800e000:	681b      	ldr	r3, [r3, #0]
 800e002:	617b      	str	r3, [r7, #20]
 800e004:	e009      	b.n	800e01a <udp_bind+0x4a>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 800e006:	68fa      	ldr	r2, [r7, #12]
 800e008:	697b      	ldr	r3, [r7, #20]
 800e00a:	429a      	cmp	r2, r3
 800e00c:	d102      	bne.n	800e014 <udp_bind+0x44>
      rebind = 1;
 800e00e:	2301      	movs	r3, #1
 800e010:	74fb      	strb	r3, [r7, #19]
      break;
 800e012:	e005      	b.n	800e020 <udp_bind+0x50>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800e014:	697b      	ldr	r3, [r7, #20]
 800e016:	68db      	ldr	r3, [r3, #12]
 800e018:	617b      	str	r3, [r7, #20]
 800e01a:	697b      	ldr	r3, [r7, #20]
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d1f2      	bne.n	800e006 <udp_bind+0x36>
    }
  }

  /* no port specified? */
  if (port == 0) {
 800e020:	88fb      	ldrh	r3, [r7, #6]
 800e022:	2b00      	cmp	r3, #0
 800e024:	d109      	bne.n	800e03a <udp_bind+0x6a>
    port = udp_new_port();
 800e026:	f7ff fda1 	bl	800db6c <udp_new_port>
 800e02a:	4603      	mov	r3, r0
 800e02c:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 800e02e:	88fb      	ldrh	r3, [r7, #6]
 800e030:	2b00      	cmp	r3, #0
 800e032:	d11e      	bne.n	800e072 <udp_bind+0xa2>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 800e034:	f06f 0307 	mvn.w	r3, #7
 800e038:	e032      	b.n	800e0a0 <udp_bind+0xd0>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800e03a:	4b1c      	ldr	r3, [pc, #112]	; (800e0ac <udp_bind+0xdc>)
 800e03c:	681b      	ldr	r3, [r3, #0]
 800e03e:	617b      	str	r3, [r7, #20]
 800e040:	e014      	b.n	800e06c <udp_bind+0x9c>
      if (pcb != ipcb) {
 800e042:	68fa      	ldr	r2, [r7, #12]
 800e044:	697b      	ldr	r3, [r7, #20]
 800e046:	429a      	cmp	r2, r3
 800e048:	d00d      	beq.n	800e066 <udp_bind+0x96>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 800e04a:	697b      	ldr	r3, [r7, #20]
 800e04c:	8a5b      	ldrh	r3, [r3, #18]
 800e04e:	88fa      	ldrh	r2, [r7, #6]
 800e050:	429a      	cmp	r2, r3
 800e052:	d108      	bne.n	800e066 <udp_bind+0x96>
              /* IP address matches? */
              ip_addr_cmp(&ipcb->local_ip, ipaddr)) {
 800e054:	697b      	ldr	r3, [r7, #20]
 800e056:	681a      	ldr	r2, [r3, #0]
 800e058:	68bb      	ldr	r3, [r7, #8]
 800e05a:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 800e05c:	429a      	cmp	r2, r3
 800e05e:	d102      	bne.n	800e066 <udp_bind+0x96>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 800e060:	f06f 0307 	mvn.w	r3, #7
 800e064:	e01c      	b.n	800e0a0 <udp_bind+0xd0>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800e066:	697b      	ldr	r3, [r7, #20]
 800e068:	68db      	ldr	r3, [r3, #12]
 800e06a:	617b      	str	r3, [r7, #20]
 800e06c:	697b      	ldr	r3, [r7, #20]
 800e06e:	2b00      	cmp	r3, #0
 800e070:	d1e7      	bne.n	800e042 <udp_bind+0x72>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 800e072:	68bb      	ldr	r3, [r7, #8]
 800e074:	2b00      	cmp	r3, #0
 800e076:	d002      	beq.n	800e07e <udp_bind+0xae>
 800e078:	68bb      	ldr	r3, [r7, #8]
 800e07a:	681b      	ldr	r3, [r3, #0]
 800e07c:	e000      	b.n	800e080 <udp_bind+0xb0>
 800e07e:	2300      	movs	r3, #0
 800e080:	68fa      	ldr	r2, [r7, #12]
 800e082:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	88fa      	ldrh	r2, [r7, #6]
 800e088:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 800e08a:	7cfb      	ldrb	r3, [r7, #19]
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	d106      	bne.n	800e09e <udp_bind+0xce>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 800e090:	4b06      	ldr	r3, [pc, #24]	; (800e0ac <udp_bind+0xdc>)
 800e092:	681a      	ldr	r2, [r3, #0]
 800e094:	68fb      	ldr	r3, [r7, #12]
 800e096:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 800e098:	4a04      	ldr	r2, [pc, #16]	; (800e0ac <udp_bind+0xdc>)
 800e09a:	68fb      	ldr	r3, [r7, #12]
 800e09c:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, &pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 800e09e:	2300      	movs	r3, #0
}
 800e0a0:	4618      	mov	r0, r3
 800e0a2:	3718      	adds	r7, #24
 800e0a4:	46bd      	mov	sp, r7
 800e0a6:	bd80      	pop	{r7, pc}
 800e0a8:	0801773c 	.word	0x0801773c
 800e0ac:	20003904 	.word	0x20003904

0800e0b0 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 800e0b0:	b580      	push	{r7, lr}
 800e0b2:	b086      	sub	sp, #24
 800e0b4:	af00      	add	r7, sp, #0
 800e0b6:	60f8      	str	r0, [r7, #12]
 800e0b8:	60b9      	str	r1, [r7, #8]
 800e0ba:	4613      	mov	r3, r2
 800e0bc:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  if ((pcb == NULL) || (ipaddr == NULL)) {
 800e0be:	68fb      	ldr	r3, [r7, #12]
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d002      	beq.n	800e0ca <udp_connect+0x1a>
 800e0c4:	68bb      	ldr	r3, [r7, #8]
 800e0c6:	2b00      	cmp	r3, #0
 800e0c8:	d102      	bne.n	800e0d0 <udp_connect+0x20>
    return ERR_VAL;
 800e0ca:	f06f 0305 	mvn.w	r3, #5
 800e0ce:	e03e      	b.n	800e14e <udp_connect+0x9e>
  }

  if (pcb->local_port == 0) {
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	8a5b      	ldrh	r3, [r3, #18]
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d10f      	bne.n	800e0f8 <udp_connect+0x48>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 800e0d8:	68f9      	ldr	r1, [r7, #12]
 800e0da:	68fb      	ldr	r3, [r7, #12]
 800e0dc:	8a5b      	ldrh	r3, [r3, #18]
 800e0de:	461a      	mov	r2, r3
 800e0e0:	68f8      	ldr	r0, [r7, #12]
 800e0e2:	f7ff ff75 	bl	800dfd0 <udp_bind>
 800e0e6:	4603      	mov	r3, r0
 800e0e8:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 800e0ea:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e0ee:	2b00      	cmp	r3, #0
 800e0f0:	d002      	beq.n	800e0f8 <udp_connect+0x48>
      return err;
 800e0f2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e0f6:	e02a      	b.n	800e14e <udp_connect+0x9e>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 800e0f8:	68bb      	ldr	r3, [r7, #8]
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	d002      	beq.n	800e104 <udp_connect+0x54>
 800e0fe:	68bb      	ldr	r3, [r7, #8]
 800e100:	681b      	ldr	r3, [r3, #0]
 800e102:	e000      	b.n	800e106 <udp_connect+0x56>
 800e104:	2300      	movs	r3, #0
 800e106:	68fa      	ldr	r2, [r7, #12]
 800e108:	6053      	str	r3, [r2, #4]
  pcb->remote_port = port;
 800e10a:	68fb      	ldr	r3, [r7, #12]
 800e10c:	88fa      	ldrh	r2, [r7, #6]
 800e10e:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 800e110:	68fb      	ldr	r3, [r7, #12]
 800e112:	7c1b      	ldrb	r3, [r3, #16]
 800e114:	f043 0304 	orr.w	r3, r3, #4
 800e118:	b2da      	uxtb	r2, r3
 800e11a:	68fb      	ldr	r3, [r7, #12]
 800e11c:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                      &pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800e11e:	4b0e      	ldr	r3, [pc, #56]	; (800e158 <udp_connect+0xa8>)
 800e120:	681b      	ldr	r3, [r3, #0]
 800e122:	617b      	str	r3, [r7, #20]
 800e124:	e008      	b.n	800e138 <udp_connect+0x88>
    if (pcb == ipcb) {
 800e126:	68fa      	ldr	r2, [r7, #12]
 800e128:	697b      	ldr	r3, [r7, #20]
 800e12a:	429a      	cmp	r2, r3
 800e12c:	d101      	bne.n	800e132 <udp_connect+0x82>
      /* already on the list, just return */
      return ERR_OK;
 800e12e:	2300      	movs	r3, #0
 800e130:	e00d      	b.n	800e14e <udp_connect+0x9e>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800e132:	697b      	ldr	r3, [r7, #20]
 800e134:	68db      	ldr	r3, [r3, #12]
 800e136:	617b      	str	r3, [r7, #20]
 800e138:	697b      	ldr	r3, [r7, #20]
 800e13a:	2b00      	cmp	r3, #0
 800e13c:	d1f3      	bne.n	800e126 <udp_connect+0x76>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 800e13e:	4b06      	ldr	r3, [pc, #24]	; (800e158 <udp_connect+0xa8>)
 800e140:	681a      	ldr	r2, [r3, #0]
 800e142:	68fb      	ldr	r3, [r7, #12]
 800e144:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 800e146:	4a04      	ldr	r2, [pc, #16]	; (800e158 <udp_connect+0xa8>)
 800e148:	68fb      	ldr	r3, [r7, #12]
 800e14a:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 800e14c:	2300      	movs	r3, #0
}
 800e14e:	4618      	mov	r0, r3
 800e150:	3718      	adds	r7, #24
 800e152:	46bd      	mov	sp, r7
 800e154:	bd80      	pop	{r7, pc}
 800e156:	bf00      	nop
 800e158:	20003904 	.word	0x20003904

0800e15c <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 800e15c:	b480      	push	{r7}
 800e15e:	b085      	sub	sp, #20
 800e160:	af00      	add	r7, sp, #0
 800e162:	60f8      	str	r0, [r7, #12]
 800e164:	60b9      	str	r1, [r7, #8]
 800e166:	607a      	str	r2, [r7, #4]
  /* remember recv() callback and user data */
  pcb->recv = recv;
 800e168:	68fb      	ldr	r3, [r7, #12]
 800e16a:	68ba      	ldr	r2, [r7, #8]
 800e16c:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 800e16e:	68fb      	ldr	r3, [r7, #12]
 800e170:	687a      	ldr	r2, [r7, #4]
 800e172:	61da      	str	r2, [r3, #28]
}
 800e174:	bf00      	nop
 800e176:	3714      	adds	r7, #20
 800e178:	46bd      	mov	sp, r7
 800e17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e17e:	4770      	bx	lr

0800e180 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 800e180:	b580      	push	{r7, lr}
 800e182:	b084      	sub	sp, #16
 800e184:	af00      	add	r7, sp, #0
 800e186:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 800e188:	4b15      	ldr	r3, [pc, #84]	; (800e1e0 <udp_remove+0x60>)
 800e18a:	681b      	ldr	r3, [r3, #0]
 800e18c:	687a      	ldr	r2, [r7, #4]
 800e18e:	429a      	cmp	r2, r3
 800e190:	d105      	bne.n	800e19e <udp_remove+0x1e>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 800e192:	4b13      	ldr	r3, [pc, #76]	; (800e1e0 <udp_remove+0x60>)
 800e194:	681b      	ldr	r3, [r3, #0]
 800e196:	68db      	ldr	r3, [r3, #12]
 800e198:	4a11      	ldr	r2, [pc, #68]	; (800e1e0 <udp_remove+0x60>)
 800e19a:	6013      	str	r3, [r2, #0]
 800e19c:	e017      	b.n	800e1ce <udp_remove+0x4e>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 800e19e:	4b10      	ldr	r3, [pc, #64]	; (800e1e0 <udp_remove+0x60>)
 800e1a0:	681b      	ldr	r3, [r3, #0]
 800e1a2:	60fb      	str	r3, [r7, #12]
 800e1a4:	e010      	b.n	800e1c8 <udp_remove+0x48>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 800e1a6:	68fb      	ldr	r3, [r7, #12]
 800e1a8:	68db      	ldr	r3, [r3, #12]
 800e1aa:	2b00      	cmp	r3, #0
 800e1ac:	d009      	beq.n	800e1c2 <udp_remove+0x42>
 800e1ae:	68fb      	ldr	r3, [r7, #12]
 800e1b0:	68db      	ldr	r3, [r3, #12]
 800e1b2:	687a      	ldr	r2, [r7, #4]
 800e1b4:	429a      	cmp	r2, r3
 800e1b6:	d104      	bne.n	800e1c2 <udp_remove+0x42>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	68da      	ldr	r2, [r3, #12]
 800e1bc:	68fb      	ldr	r3, [r7, #12]
 800e1be:	60da      	str	r2, [r3, #12]
        break;
 800e1c0:	e005      	b.n	800e1ce <udp_remove+0x4e>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 800e1c2:	68fb      	ldr	r3, [r7, #12]
 800e1c4:	68db      	ldr	r3, [r3, #12]
 800e1c6:	60fb      	str	r3, [r7, #12]
 800e1c8:	68fb      	ldr	r3, [r7, #12]
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	d1eb      	bne.n	800e1a6 <udp_remove+0x26>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 800e1ce:	6879      	ldr	r1, [r7, #4]
 800e1d0:	2000      	movs	r0, #0
 800e1d2:	f7fa f8dd 	bl	8008390 <memp_free>
}
 800e1d6:	bf00      	nop
 800e1d8:	3710      	adds	r7, #16
 800e1da:	46bd      	mov	sp, r7
 800e1dc:	bd80      	pop	{r7, pc}
 800e1de:	bf00      	nop
 800e1e0:	20003904 	.word	0x20003904

0800e1e4 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 800e1e4:	b580      	push	{r7, lr}
 800e1e6:	b082      	sub	sp, #8
 800e1e8:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;
  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 800e1ea:	2000      	movs	r0, #0
 800e1ec:	f7fa f884 	bl	80082f8 <memp_malloc>
 800e1f0:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	d007      	beq.n	800e208 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 800e1f8:	2220      	movs	r2, #32
 800e1fa:	2100      	movs	r1, #0
 800e1fc:	6878      	ldr	r0, [r7, #4]
 800e1fe:	f006 f9d9 	bl	80145b4 <memset>
    pcb->ttl = UDP_TTL;
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	22ff      	movs	r2, #255	; 0xff
 800e206:	729a      	strb	r2, [r3, #10]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 800e208:	687b      	ldr	r3, [r7, #4]
}
 800e20a:	4618      	mov	r0, r3
 800e20c:	3708      	adds	r7, #8
 800e20e:	46bd      	mov	sp, r7
 800e210:	bd80      	pop	{r7, pc}
	...

0800e214 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 800e214:	b480      	push	{r7}
 800e216:	b085      	sub	sp, #20
 800e218:	af00      	add	r7, sp, #0
 800e21a:	6078      	str	r0, [r7, #4]
 800e21c:	6039      	str	r1, [r7, #0]
  struct udp_pcb* upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	2b00      	cmp	r3, #0
 800e222:	d01e      	beq.n	800e262 <udp_netif_ip_addr_changed+0x4e>
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	681b      	ldr	r3, [r3, #0]
 800e228:	2b00      	cmp	r3, #0
 800e22a:	d01a      	beq.n	800e262 <udp_netif_ip_addr_changed+0x4e>
 800e22c:	683b      	ldr	r3, [r7, #0]
 800e22e:	2b00      	cmp	r3, #0
 800e230:	d017      	beq.n	800e262 <udp_netif_ip_addr_changed+0x4e>
 800e232:	683b      	ldr	r3, [r7, #0]
 800e234:	681b      	ldr	r3, [r3, #0]
 800e236:	2b00      	cmp	r3, #0
 800e238:	d013      	beq.n	800e262 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 800e23a:	4b0d      	ldr	r3, [pc, #52]	; (800e270 <udp_netif_ip_addr_changed+0x5c>)
 800e23c:	681b      	ldr	r3, [r3, #0]
 800e23e:	60fb      	str	r3, [r7, #12]
 800e240:	e00c      	b.n	800e25c <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 800e242:	68fb      	ldr	r3, [r7, #12]
 800e244:	681a      	ldr	r2, [r3, #0]
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	681b      	ldr	r3, [r3, #0]
 800e24a:	429a      	cmp	r2, r3
 800e24c:	d103      	bne.n	800e256 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 800e24e:	683b      	ldr	r3, [r7, #0]
 800e250:	681a      	ldr	r2, [r3, #0]
 800e252:	68fb      	ldr	r3, [r7, #12]
 800e254:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 800e256:	68fb      	ldr	r3, [r7, #12]
 800e258:	68db      	ldr	r3, [r3, #12]
 800e25a:	60fb      	str	r3, [r7, #12]
 800e25c:	68fb      	ldr	r3, [r7, #12]
 800e25e:	2b00      	cmp	r3, #0
 800e260:	d1ef      	bne.n	800e242 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 800e262:	bf00      	nop
 800e264:	3714      	adds	r7, #20
 800e266:	46bd      	mov	sp, r7
 800e268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e26c:	4770      	bx	lr
 800e26e:	bf00      	nop
 800e270:	20003904 	.word	0x20003904

0800e274 <dhcp_inc_pcb_refcount>:
static void dhcp_option_trailer(struct dhcp *dhcp);

/** Ensure DHCP PCB is allocated and bound */
static err_t
dhcp_inc_pcb_refcount(void)
{
 800e274:	b580      	push	{r7, lr}
 800e276:	af00      	add	r7, sp, #0
  if (dhcp_pcb_refcount == 0) {
 800e278:	4b20      	ldr	r3, [pc, #128]	; (800e2fc <dhcp_inc_pcb_refcount+0x88>)
 800e27a:	781b      	ldrb	r3, [r3, #0]
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	d133      	bne.n	800e2e8 <dhcp_inc_pcb_refcount+0x74>
    LWIP_ASSERT("dhcp_inc_pcb_refcount(): memory leak", dhcp_pcb == NULL);
 800e280:	4b1f      	ldr	r3, [pc, #124]	; (800e300 <dhcp_inc_pcb_refcount+0x8c>)
 800e282:	681b      	ldr	r3, [r3, #0]
 800e284:	2b00      	cmp	r3, #0
 800e286:	d005      	beq.n	800e294 <dhcp_inc_pcb_refcount+0x20>
 800e288:	4b1e      	ldr	r3, [pc, #120]	; (800e304 <dhcp_inc_pcb_refcount+0x90>)
 800e28a:	22d9      	movs	r2, #217	; 0xd9
 800e28c:	491e      	ldr	r1, [pc, #120]	; (800e308 <dhcp_inc_pcb_refcount+0x94>)
 800e28e:	481f      	ldr	r0, [pc, #124]	; (800e30c <dhcp_inc_pcb_refcount+0x98>)
 800e290:	f006 fa40 	bl	8014714 <iprintf>

    /* allocate UDP PCB */
    dhcp_pcb = udp_new();
 800e294:	f7ff ffa6 	bl	800e1e4 <udp_new>
 800e298:	4602      	mov	r2, r0
 800e29a:	4b19      	ldr	r3, [pc, #100]	; (800e300 <dhcp_inc_pcb_refcount+0x8c>)
 800e29c:	601a      	str	r2, [r3, #0]

    if (dhcp_pcb == NULL) {
 800e29e:	4b18      	ldr	r3, [pc, #96]	; (800e300 <dhcp_inc_pcb_refcount+0x8c>)
 800e2a0:	681b      	ldr	r3, [r3, #0]
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	d102      	bne.n	800e2ac <dhcp_inc_pcb_refcount+0x38>
      return ERR_MEM;
 800e2a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e2aa:	e024      	b.n	800e2f6 <dhcp_inc_pcb_refcount+0x82>
    }

    ip_set_option(dhcp_pcb, SOF_BROADCAST);
 800e2ac:	4b14      	ldr	r3, [pc, #80]	; (800e300 <dhcp_inc_pcb_refcount+0x8c>)
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	7a1a      	ldrb	r2, [r3, #8]
 800e2b2:	4b13      	ldr	r3, [pc, #76]	; (800e300 <dhcp_inc_pcb_refcount+0x8c>)
 800e2b4:	681b      	ldr	r3, [r3, #0]
 800e2b6:	f042 0220 	orr.w	r2, r2, #32
 800e2ba:	b2d2      	uxtb	r2, r2
 800e2bc:	721a      	strb	r2, [r3, #8]

    /* set up local and remote port for the pcb -> listen on all interfaces on all src/dest IPs */
    udp_bind(dhcp_pcb, IP4_ADDR_ANY, DHCP_CLIENT_PORT);
 800e2be:	4b10      	ldr	r3, [pc, #64]	; (800e300 <dhcp_inc_pcb_refcount+0x8c>)
 800e2c0:	681b      	ldr	r3, [r3, #0]
 800e2c2:	2244      	movs	r2, #68	; 0x44
 800e2c4:	4912      	ldr	r1, [pc, #72]	; (800e310 <dhcp_inc_pcb_refcount+0x9c>)
 800e2c6:	4618      	mov	r0, r3
 800e2c8:	f7ff fe82 	bl	800dfd0 <udp_bind>
    udp_connect(dhcp_pcb, IP4_ADDR_ANY, DHCP_SERVER_PORT);
 800e2cc:	4b0c      	ldr	r3, [pc, #48]	; (800e300 <dhcp_inc_pcb_refcount+0x8c>)
 800e2ce:	681b      	ldr	r3, [r3, #0]
 800e2d0:	2243      	movs	r2, #67	; 0x43
 800e2d2:	490f      	ldr	r1, [pc, #60]	; (800e310 <dhcp_inc_pcb_refcount+0x9c>)
 800e2d4:	4618      	mov	r0, r3
 800e2d6:	f7ff feeb 	bl	800e0b0 <udp_connect>
    udp_recv(dhcp_pcb, dhcp_recv, NULL);
 800e2da:	4b09      	ldr	r3, [pc, #36]	; (800e300 <dhcp_inc_pcb_refcount+0x8c>)
 800e2dc:	681b      	ldr	r3, [r3, #0]
 800e2de:	2200      	movs	r2, #0
 800e2e0:	490c      	ldr	r1, [pc, #48]	; (800e314 <dhcp_inc_pcb_refcount+0xa0>)
 800e2e2:	4618      	mov	r0, r3
 800e2e4:	f7ff ff3a 	bl	800e15c <udp_recv>
  }

  dhcp_pcb_refcount++;
 800e2e8:	4b04      	ldr	r3, [pc, #16]	; (800e2fc <dhcp_inc_pcb_refcount+0x88>)
 800e2ea:	781b      	ldrb	r3, [r3, #0]
 800e2ec:	3301      	adds	r3, #1
 800e2ee:	b2da      	uxtb	r2, r3
 800e2f0:	4b02      	ldr	r3, [pc, #8]	; (800e2fc <dhcp_inc_pcb_refcount+0x88>)
 800e2f2:	701a      	strb	r2, [r3, #0]

  return ERR_OK;
 800e2f4:	2300      	movs	r3, #0
}
 800e2f6:	4618      	mov	r0, r3
 800e2f8:	bd80      	pop	{r7, pc}
 800e2fa:	bf00      	nop
 800e2fc:	20000284 	.word	0x20000284
 800e300:	20000280 	.word	0x20000280
 800e304:	080169f4 	.word	0x080169f4
 800e308:	08016a2c 	.word	0x08016a2c
 800e30c:	08016a54 	.word	0x08016a54
 800e310:	0801773c 	.word	0x0801773c
 800e314:	0800f9d1 	.word	0x0800f9d1

0800e318 <dhcp_dec_pcb_refcount>:

/** Free DHCP PCB if the last netif stops using it */
static void
dhcp_dec_pcb_refcount(void)
{
 800e318:	b580      	push	{r7, lr}
 800e31a:	af00      	add	r7, sp, #0
  LWIP_ASSERT("dhcp_pcb_refcount(): refcount error", (dhcp_pcb_refcount > 0));
 800e31c:	4b0e      	ldr	r3, [pc, #56]	; (800e358 <dhcp_dec_pcb_refcount+0x40>)
 800e31e:	781b      	ldrb	r3, [r3, #0]
 800e320:	2b00      	cmp	r3, #0
 800e322:	d105      	bne.n	800e330 <dhcp_dec_pcb_refcount+0x18>
 800e324:	4b0d      	ldr	r3, [pc, #52]	; (800e35c <dhcp_dec_pcb_refcount+0x44>)
 800e326:	22f3      	movs	r2, #243	; 0xf3
 800e328:	490d      	ldr	r1, [pc, #52]	; (800e360 <dhcp_dec_pcb_refcount+0x48>)
 800e32a:	480e      	ldr	r0, [pc, #56]	; (800e364 <dhcp_dec_pcb_refcount+0x4c>)
 800e32c:	f006 f9f2 	bl	8014714 <iprintf>
  dhcp_pcb_refcount--;
 800e330:	4b09      	ldr	r3, [pc, #36]	; (800e358 <dhcp_dec_pcb_refcount+0x40>)
 800e332:	781b      	ldrb	r3, [r3, #0]
 800e334:	3b01      	subs	r3, #1
 800e336:	b2da      	uxtb	r2, r3
 800e338:	4b07      	ldr	r3, [pc, #28]	; (800e358 <dhcp_dec_pcb_refcount+0x40>)
 800e33a:	701a      	strb	r2, [r3, #0]

  if (dhcp_pcb_refcount == 0) {
 800e33c:	4b06      	ldr	r3, [pc, #24]	; (800e358 <dhcp_dec_pcb_refcount+0x40>)
 800e33e:	781b      	ldrb	r3, [r3, #0]
 800e340:	2b00      	cmp	r3, #0
 800e342:	d107      	bne.n	800e354 <dhcp_dec_pcb_refcount+0x3c>
    udp_remove(dhcp_pcb);
 800e344:	4b08      	ldr	r3, [pc, #32]	; (800e368 <dhcp_dec_pcb_refcount+0x50>)
 800e346:	681b      	ldr	r3, [r3, #0]
 800e348:	4618      	mov	r0, r3
 800e34a:	f7ff ff19 	bl	800e180 <udp_remove>
    dhcp_pcb = NULL;
 800e34e:	4b06      	ldr	r3, [pc, #24]	; (800e368 <dhcp_dec_pcb_refcount+0x50>)
 800e350:	2200      	movs	r2, #0
 800e352:	601a      	str	r2, [r3, #0]
  }
}
 800e354:	bf00      	nop
 800e356:	bd80      	pop	{r7, pc}
 800e358:	20000284 	.word	0x20000284
 800e35c:	080169f4 	.word	0x080169f4
 800e360:	08016a7c 	.word	0x08016a7c
 800e364:	08016a54 	.word	0x08016a54
 800e368:	20000280 	.word	0x20000280

0800e36c <dhcp_handle_nak>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_nak(struct netif *netif)
{
 800e36c:	b580      	push	{r7, lr}
 800e36e:	b084      	sub	sp, #16
 800e370:	af00      	add	r7, sp, #0
 800e372:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	6a1b      	ldr	r3, [r3, #32]
 800e378:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_handle_nak(netif=%p) %c%c%"U16_F"\n",
    (void*)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  /* Change to a defined state - set this before assigning the address
     to ensure the callback can use dhcp_supplied_address() */
  dhcp_set_state(dhcp, DHCP_STATE_BACKING_OFF);
 800e37a:	210c      	movs	r1, #12
 800e37c:	68f8      	ldr	r0, [r7, #12]
 800e37e:	f000 ff85 	bl	800f28c <dhcp_set_state>
  /* remove IP address from interface (must no longer be used, as per RFC2131) */
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 800e382:	4b06      	ldr	r3, [pc, #24]	; (800e39c <dhcp_handle_nak+0x30>)
 800e384:	4a05      	ldr	r2, [pc, #20]	; (800e39c <dhcp_handle_nak+0x30>)
 800e386:	4905      	ldr	r1, [pc, #20]	; (800e39c <dhcp_handle_nak+0x30>)
 800e388:	6878      	ldr	r0, [r7, #4]
 800e38a:	f7fa f88f 	bl	80084ac <netif_set_addr>
  /* We can immediately restart discovery */
  dhcp_discover(netif);
 800e38e:	6878      	ldr	r0, [r7, #4]
 800e390:	f000 fbb6 	bl	800eb00 <dhcp_discover>
}
 800e394:	bf00      	nop
 800e396:	3710      	adds	r7, #16
 800e398:	46bd      	mov	sp, r7
 800e39a:	bd80      	pop	{r7, pc}
 800e39c:	0801773c 	.word	0x0801773c

0800e3a0 <dhcp_check>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_check(struct netif *netif)
{
 800e3a0:	b580      	push	{r7, lr}
 800e3a2:	b084      	sub	sp, #16
 800e3a4:	af00      	add	r7, sp, #0
 800e3a6:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	6a1b      	ldr	r3, [r3, #32]
 800e3ac:	60fb      	str	r3, [r7, #12]
  err_t result;
  u16_t msecs;
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_check(netif=%p) %c%c\n", (void *)netif, (s16_t)netif->name[0],
    (s16_t)netif->name[1]));
  dhcp_set_state(dhcp, DHCP_STATE_CHECKING);
 800e3ae:	2108      	movs	r1, #8
 800e3b0:	68f8      	ldr	r0, [r7, #12]
 800e3b2:	f000 ff6b 	bl	800f28c <dhcp_set_state>
  /* create an ARP query for the offered IP address, expecting that no host
     responds, as the IP address should not be in use. */
  result = etharp_query(netif, &dhcp->offered_ip_addr, NULL);
 800e3b6:	68fb      	ldr	r3, [r7, #12]
 800e3b8:	3328      	adds	r3, #40	; 0x28
 800e3ba:	2200      	movs	r2, #0
 800e3bc:	4619      	mov	r1, r3
 800e3be:	6878      	ldr	r0, [r7, #4]
 800e3c0:	f002 fb1e 	bl	8010a00 <etharp_query>
 800e3c4:	4603      	mov	r3, r0
 800e3c6:	72fb      	strb	r3, [r7, #11]
  if (result != ERR_OK) {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("dhcp_check: could not perform ARP query\n"));
  }
  if (dhcp->tries < 255) {
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	7a9b      	ldrb	r3, [r3, #10]
 800e3cc:	2bff      	cmp	r3, #255	; 0xff
 800e3ce:	d005      	beq.n	800e3dc <dhcp_check+0x3c>
    dhcp->tries++;
 800e3d0:	68fb      	ldr	r3, [r7, #12]
 800e3d2:	7a9b      	ldrb	r3, [r3, #10]
 800e3d4:	3301      	adds	r3, #1
 800e3d6:	b2da      	uxtb	r2, r3
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	729a      	strb	r2, [r3, #10]
  }
  msecs = 500;
 800e3dc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800e3e0:	813b      	strh	r3, [r7, #8]
  dhcp->request_timeout = (msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS;
 800e3e2:	893b      	ldrh	r3, [r7, #8]
 800e3e4:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 800e3e8:	4a06      	ldr	r2, [pc, #24]	; (800e404 <dhcp_check+0x64>)
 800e3ea:	fb82 1203 	smull	r1, r2, r2, r3
 800e3ee:	1152      	asrs	r2, r2, #5
 800e3f0:	17db      	asrs	r3, r3, #31
 800e3f2:	1ad3      	subs	r3, r2, r3
 800e3f4:	b29a      	uxth	r2, r3
 800e3f6:	68fb      	ldr	r3, [r7, #12]
 800e3f8:	82da      	strh	r2, [r3, #22]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_check(): set request timeout %"U16_F" msecs\n", msecs));
}
 800e3fa:	bf00      	nop
 800e3fc:	3710      	adds	r7, #16
 800e3fe:	46bd      	mov	sp, r7
 800e400:	bd80      	pop	{r7, pc}
 800e402:	bf00      	nop
 800e404:	10624dd3 	.word	0x10624dd3

0800e408 <dhcp_handle_offer>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_offer(struct netif *netif)
{
 800e408:	b580      	push	{r7, lr}
 800e40a:	b084      	sub	sp, #16
 800e40c:	af00      	add	r7, sp, #0
 800e40e:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	6a1b      	ldr	r3, [r3, #32]
 800e414:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_handle_offer(netif=%p) %c%c%"U16_F"\n",
    (void*)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  /* obtain the server address */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SERVER_ID)) {
 800e416:	4b0c      	ldr	r3, [pc, #48]	; (800e448 <dhcp_handle_offer+0x40>)
 800e418:	789b      	ldrb	r3, [r3, #2]
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	d00f      	beq.n	800e43e <dhcp_handle_offer+0x36>
    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 800e41e:	4b0b      	ldr	r3, [pc, #44]	; (800e44c <dhcp_handle_offer+0x44>)
 800e420:	689b      	ldr	r3, [r3, #8]
 800e422:	4618      	mov	r0, r3
 800e424:	f7f9 fbc8 	bl	8007bb8 <lwip_htonl>
 800e428:	4602      	mov	r2, r0
 800e42a:	68fb      	ldr	r3, [r7, #12]
 800e42c:	625a      	str	r2, [r3, #36]	; 0x24
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_handle_offer(): server 0x%08"X32_F"\n",
      ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
    /* remember offered address */
    ip4_addr_copy(dhcp->offered_ip_addr, dhcp->msg_in->yiaddr);
 800e42e:	68fb      	ldr	r3, [r7, #12]
 800e430:	685b      	ldr	r3, [r3, #4]
 800e432:	691a      	ldr	r2, [r3, #16]
 800e434:	68fb      	ldr	r3, [r7, #12]
 800e436:	629a      	str	r2, [r3, #40]	; 0x28
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_handle_offer(): offer for 0x%08"X32_F"\n",
      ip4_addr_get_u32(&dhcp->offered_ip_addr)));

    dhcp_select(netif);
 800e438:	6878      	ldr	r0, [r7, #4]
 800e43a:	f000 f809 	bl	800e450 <dhcp_select>
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
      ("dhcp_handle_offer(netif=%p) did not get server ID!\n", (void*)netif));
  }
}
 800e43e:	bf00      	nop
 800e440:	3710      	adds	r7, #16
 800e442:	46bd      	mov	sp, r7
 800e444:	bd80      	pop	{r7, pc}
 800e446:	bf00      	nop
 800e448:	20003908 	.word	0x20003908
 800e44c:	20003910 	.word	0x20003910

0800e450 <dhcp_select>:
 * @param netif the netif under DHCP control
 * @return lwIP specific error (see error.h)
 */
static err_t
dhcp_select(struct netif *netif)
{
 800e450:	b580      	push	{r7, lr}
 800e452:	b088      	sub	sp, #32
 800e454:	af02      	add	r7, sp, #8
 800e456:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	6a1b      	ldr	r3, [r3, #32]
 800e45c:	613b      	str	r3, [r7, #16]
  err_t result;
  u16_t msecs;
  u8_t i;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_select(netif=%p) %c%c%"U16_F"\n", (void*)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  dhcp_set_state(dhcp, DHCP_STATE_REQUESTING);
 800e45e:	2101      	movs	r1, #1
 800e460:	6938      	ldr	r0, [r7, #16]
 800e462:	f000 ff13 	bl	800f28c <dhcp_set_state>

  /* create and initialize the DHCP message header */
  result = dhcp_create_msg(netif, dhcp, DHCP_REQUEST);
 800e466:	2203      	movs	r2, #3
 800e468:	6939      	ldr	r1, [r7, #16]
 800e46a:	6878      	ldr	r0, [r7, #4]
 800e46c:	f001 fb94 	bl	800fb98 <dhcp_create_msg>
 800e470:	4603      	mov	r3, r0
 800e472:	73fb      	strb	r3, [r7, #15]
  if (result == ERR_OK) {
 800e474:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e478:	2b00      	cmp	r3, #0
 800e47a:	d159      	bne.n	800e530 <dhcp_select+0xe0>
    dhcp_option(dhcp, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 800e47c:	2202      	movs	r2, #2
 800e47e:	2139      	movs	r1, #57	; 0x39
 800e480:	6938      	ldr	r0, [r7, #16]
 800e482:	f000 ff1d 	bl	800f2c0 <dhcp_option>
    dhcp_option_short(dhcp, DHCP_MAX_MSG_LEN(netif));
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800e48a:	4619      	mov	r1, r3
 800e48c:	6938      	ldr	r0, [r7, #16]
 800e48e:	f000 ff79 	bl	800f384 <dhcp_option_short>

    /* MUST request the offered IP address */
    dhcp_option(dhcp, DHCP_OPTION_REQUESTED_IP, 4);
 800e492:	2204      	movs	r2, #4
 800e494:	2132      	movs	r1, #50	; 0x32
 800e496:	6938      	ldr	r0, [r7, #16]
 800e498:	f000 ff12 	bl	800f2c0 <dhcp_option>
    dhcp_option_long(dhcp, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 800e49c:	693b      	ldr	r3, [r7, #16]
 800e49e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e4a0:	4618      	mov	r0, r3
 800e4a2:	f7f9 fb89 	bl	8007bb8 <lwip_htonl>
 800e4a6:	4603      	mov	r3, r0
 800e4a8:	4619      	mov	r1, r3
 800e4aa:	6938      	ldr	r0, [r7, #16]
 800e4ac:	f000 ffa4 	bl	800f3f8 <dhcp_option_long>

    dhcp_option(dhcp, DHCP_OPTION_SERVER_ID, 4);
 800e4b0:	2204      	movs	r2, #4
 800e4b2:	2136      	movs	r1, #54	; 0x36
 800e4b4:	6938      	ldr	r0, [r7, #16]
 800e4b6:	f000 ff03 	bl	800f2c0 <dhcp_option>
    dhcp_option_long(dhcp, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 800e4ba:	693b      	ldr	r3, [r7, #16]
 800e4bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e4be:	4618      	mov	r0, r3
 800e4c0:	f7f9 fb7a 	bl	8007bb8 <lwip_htonl>
 800e4c4:	4603      	mov	r3, r0
 800e4c6:	4619      	mov	r1, r3
 800e4c8:	6938      	ldr	r0, [r7, #16]
 800e4ca:	f000 ff95 	bl	800f3f8 <dhcp_option_long>

    dhcp_option(dhcp, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 800e4ce:	2203      	movs	r2, #3
 800e4d0:	2137      	movs	r1, #55	; 0x37
 800e4d2:	6938      	ldr	r0, [r7, #16]
 800e4d4:	f000 fef4 	bl	800f2c0 <dhcp_option>
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 800e4d8:	2300      	movs	r3, #0
 800e4da:	75fb      	strb	r3, [r7, #23]
 800e4dc:	e009      	b.n	800e4f2 <dhcp_select+0xa2>
      dhcp_option_byte(dhcp, dhcp_discover_request_options[i]);
 800e4de:	7dfb      	ldrb	r3, [r7, #23]
 800e4e0:	4a29      	ldr	r2, [pc, #164]	; (800e588 <dhcp_select+0x138>)
 800e4e2:	5cd3      	ldrb	r3, [r2, r3]
 800e4e4:	4619      	mov	r1, r3
 800e4e6:	6938      	ldr	r0, [r7, #16]
 800e4e8:	f000 ff24 	bl	800f334 <dhcp_option_byte>
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 800e4ec:	7dfb      	ldrb	r3, [r7, #23]
 800e4ee:	3301      	adds	r3, #1
 800e4f0:	75fb      	strb	r3, [r7, #23]
 800e4f2:	7dfb      	ldrb	r3, [r7, #23]
 800e4f4:	2b02      	cmp	r3, #2
 800e4f6:	d9f2      	bls.n	800e4de <dhcp_select+0x8e>

#if LWIP_NETIF_HOSTNAME
    dhcp_option_hostname(dhcp, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    dhcp_option_trailer(dhcp);
 800e4f8:	6938      	ldr	r0, [r7, #16]
 800e4fa:	f001 fcf1 	bl	800fee0 <dhcp_option_trailer>
    /* shrink the pbuf to the actual content length */
    pbuf_realloc(dhcp->p_out, sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + dhcp->options_out_len);
 800e4fe:	693b      	ldr	r3, [r7, #16]
 800e500:	68da      	ldr	r2, [r3, #12]
 800e502:	693b      	ldr	r3, [r7, #16]
 800e504:	8a9b      	ldrh	r3, [r3, #20]
 800e506:	33f0      	adds	r3, #240	; 0xf0
 800e508:	b29b      	uxth	r3, r3
 800e50a:	4619      	mov	r1, r3
 800e50c:	4610      	mov	r0, r2
 800e50e:	f7fa fad9 	bl	8008ac4 <pbuf_realloc>

    /* send broadcast to any DHCP server */
    udp_sendto_if_src(dhcp_pcb, dhcp->p_out, IP_ADDR_BROADCAST, DHCP_SERVER_PORT, netif, IP4_ADDR_ANY);
 800e512:	4b1e      	ldr	r3, [pc, #120]	; (800e58c <dhcp_select+0x13c>)
 800e514:	6818      	ldr	r0, [r3, #0]
 800e516:	693b      	ldr	r3, [r7, #16]
 800e518:	68d9      	ldr	r1, [r3, #12]
 800e51a:	4b1d      	ldr	r3, [pc, #116]	; (800e590 <dhcp_select+0x140>)
 800e51c:	9301      	str	r3, [sp, #4]
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	9300      	str	r3, [sp, #0]
 800e522:	2343      	movs	r3, #67	; 0x43
 800e524:	4a1b      	ldr	r2, [pc, #108]	; (800e594 <dhcp_select+0x144>)
 800e526:	f7ff fcb9 	bl	800de9c <udp_sendto_if_src>
    dhcp_delete_msg(dhcp);
 800e52a:	6938      	ldr	r0, [r7, #16]
 800e52c:	f001 fc96 	bl	800fe5c <dhcp_delete_msg>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_select: REQUESTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("dhcp_select: could not allocate DHCP request\n"));
  }
  if (dhcp->tries < 255) {
 800e530:	693b      	ldr	r3, [r7, #16]
 800e532:	7a9b      	ldrb	r3, [r3, #10]
 800e534:	2bff      	cmp	r3, #255	; 0xff
 800e536:	d005      	beq.n	800e544 <dhcp_select+0xf4>
    dhcp->tries++;
 800e538:	693b      	ldr	r3, [r7, #16]
 800e53a:	7a9b      	ldrb	r3, [r3, #10]
 800e53c:	3301      	adds	r3, #1
 800e53e:	b2da      	uxtb	r2, r3
 800e540:	693b      	ldr	r3, [r7, #16]
 800e542:	729a      	strb	r2, [r3, #10]
  }
  msecs = (dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000;
 800e544:	693b      	ldr	r3, [r7, #16]
 800e546:	7a9b      	ldrb	r3, [r3, #10]
 800e548:	2b05      	cmp	r3, #5
 800e54a:	d807      	bhi.n	800e55c <dhcp_select+0x10c>
 800e54c:	693b      	ldr	r3, [r7, #16]
 800e54e:	7a9b      	ldrb	r3, [r3, #10]
 800e550:	461a      	mov	r2, r3
 800e552:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800e556:	4093      	lsls	r3, r2
 800e558:	b29b      	uxth	r3, r3
 800e55a:	e001      	b.n	800e560 <dhcp_select+0x110>
 800e55c:	f64e 2360 	movw	r3, #60000	; 0xea60
 800e560:	81bb      	strh	r3, [r7, #12]
  dhcp->request_timeout = (msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS;
 800e562:	89bb      	ldrh	r3, [r7, #12]
 800e564:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 800e568:	4a0b      	ldr	r2, [pc, #44]	; (800e598 <dhcp_select+0x148>)
 800e56a:	fb82 1203 	smull	r1, r2, r2, r3
 800e56e:	1152      	asrs	r2, r2, #5
 800e570:	17db      	asrs	r3, r3, #31
 800e572:	1ad3      	subs	r3, r2, r3
 800e574:	b29a      	uxth	r2, r3
 800e576:	693b      	ldr	r3, [r7, #16]
 800e578:	82da      	strh	r2, [r3, #22]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_select(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 800e57a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e57e:	4618      	mov	r0, r3
 800e580:	3718      	adds	r7, #24
 800e582:	46bd      	mov	sp, r7
 800e584:	bd80      	pop	{r7, pc}
 800e586:	bf00      	nop
 800e588:	20000120 	.word	0x20000120
 800e58c:	20000280 	.word	0x20000280
 800e590:	0801773c 	.word	0x0801773c
 800e594:	08017740 	.word	0x08017740
 800e598:	10624dd3 	.word	0x10624dd3

0800e59c <dhcp_coarse_tmr>:
 * The DHCP timer that checks for lease renewal/rebind timeouts.
 * Must be called once a minute (see @ref DHCP_COARSE_TIMER_SECS).
 */
void
dhcp_coarse_tmr(void)
{
 800e59c:	b580      	push	{r7, lr}
 800e59e:	b082      	sub	sp, #8
 800e5a0:	af00      	add	r7, sp, #0
  struct netif *netif = netif_list;
 800e5a2:	4b27      	ldr	r3, [pc, #156]	; (800e640 <dhcp_coarse_tmr+0xa4>)
 800e5a4:	681b      	ldr	r3, [r3, #0]
 800e5a6:	607b      	str	r3, [r7, #4]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_coarse_tmr()\n"));
  /* iterate through all network interfaces */
  while (netif != NULL) {
 800e5a8:	e042      	b.n	800e630 <dhcp_coarse_tmr+0x94>
    /* only act on DHCP configured interfaces */
    struct dhcp *dhcp = netif_dhcp_data(netif);
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	6a1b      	ldr	r3, [r3, #32]
 800e5ae:	603b      	str	r3, [r7, #0]
    if ((dhcp != NULL) && (dhcp->state != DHCP_STATE_OFF)) {
 800e5b0:	683b      	ldr	r3, [r7, #0]
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	d039      	beq.n	800e62a <dhcp_coarse_tmr+0x8e>
 800e5b6:	683b      	ldr	r3, [r7, #0]
 800e5b8:	7a5b      	ldrb	r3, [r3, #9]
 800e5ba:	2b00      	cmp	r3, #0
 800e5bc:	d035      	beq.n	800e62a <dhcp_coarse_tmr+0x8e>
      /* compare lease time to expire timeout */
      if (dhcp->t0_timeout && (++dhcp->lease_used == dhcp->t0_timeout)) {
 800e5be:	683b      	ldr	r3, [r7, #0]
 800e5c0:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800e5c2:	2b00      	cmp	r3, #0
 800e5c4:	d012      	beq.n	800e5ec <dhcp_coarse_tmr+0x50>
 800e5c6:	683b      	ldr	r3, [r7, #0]
 800e5c8:	8c1b      	ldrh	r3, [r3, #32]
 800e5ca:	3301      	adds	r3, #1
 800e5cc:	b29a      	uxth	r2, r3
 800e5ce:	683b      	ldr	r3, [r7, #0]
 800e5d0:	841a      	strh	r2, [r3, #32]
 800e5d2:	683b      	ldr	r3, [r7, #0]
 800e5d4:	8c1a      	ldrh	r2, [r3, #32]
 800e5d6:	683b      	ldr	r3, [r7, #0]
 800e5d8:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800e5da:	429a      	cmp	r2, r3
 800e5dc:	d106      	bne.n	800e5ec <dhcp_coarse_tmr+0x50>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t0 timeout\n"));
        /* this clients' lease time has expired */
        dhcp_release(netif);
 800e5de:	6878      	ldr	r0, [r7, #4]
 800e5e0:	f000 fd94 	bl	800f10c <dhcp_release>
        dhcp_discover(netif);
 800e5e4:	6878      	ldr	r0, [r7, #4]
 800e5e6:	f000 fa8b 	bl	800eb00 <dhcp_discover>
 800e5ea:	e01e      	b.n	800e62a <dhcp_coarse_tmr+0x8e>
      /* timer is active (non zero), and triggers (zeroes) now? */
      } else if (dhcp->t2_rebind_time && (dhcp->t2_rebind_time-- == 1)) {
 800e5ec:	683b      	ldr	r3, [r7, #0]
 800e5ee:	8bdb      	ldrh	r3, [r3, #30]
 800e5f0:	2b00      	cmp	r3, #0
 800e5f2:	d00b      	beq.n	800e60c <dhcp_coarse_tmr+0x70>
 800e5f4:	683b      	ldr	r3, [r7, #0]
 800e5f6:	8bdb      	ldrh	r3, [r3, #30]
 800e5f8:	1e5a      	subs	r2, r3, #1
 800e5fa:	b291      	uxth	r1, r2
 800e5fc:	683a      	ldr	r2, [r7, #0]
 800e5fe:	83d1      	strh	r1, [r2, #30]
 800e600:	2b01      	cmp	r3, #1
 800e602:	d103      	bne.n	800e60c <dhcp_coarse_tmr+0x70>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t2 timeout\n"));
        /* this clients' rebind timeout triggered */
        dhcp_t2_timeout(netif);
 800e604:	6878      	ldr	r0, [r7, #4]
 800e606:	f000 f8c6 	bl	800e796 <dhcp_t2_timeout>
 800e60a:	e00e      	b.n	800e62a <dhcp_coarse_tmr+0x8e>
      /* timer is active (non zero), and triggers (zeroes) now */
      } else if (dhcp->t1_renew_time && (dhcp->t1_renew_time-- == 1)) {
 800e60c:	683b      	ldr	r3, [r7, #0]
 800e60e:	8b9b      	ldrh	r3, [r3, #28]
 800e610:	2b00      	cmp	r3, #0
 800e612:	d00a      	beq.n	800e62a <dhcp_coarse_tmr+0x8e>
 800e614:	683b      	ldr	r3, [r7, #0]
 800e616:	8b9b      	ldrh	r3, [r3, #28]
 800e618:	1e5a      	subs	r2, r3, #1
 800e61a:	b291      	uxth	r1, r2
 800e61c:	683a      	ldr	r2, [r7, #0]
 800e61e:	8391      	strh	r1, [r2, #28]
 800e620:	2b01      	cmp	r3, #1
 800e622:	d102      	bne.n	800e62a <dhcp_coarse_tmr+0x8e>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t1 timeout\n"));
        /* this clients' renewal timeout triggered */
        dhcp_t1_timeout(netif);
 800e624:	6878      	ldr	r0, [r7, #4]
 800e626:	f000 f888 	bl	800e73a <dhcp_t1_timeout>
      }
    }
    /* proceed to next netif */
    netif = netif->next;
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	681b      	ldr	r3, [r3, #0]
 800e62e:	607b      	str	r3, [r7, #4]
  while (netif != NULL) {
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	2b00      	cmp	r3, #0
 800e634:	d1b9      	bne.n	800e5aa <dhcp_coarse_tmr+0xe>
  }
}
 800e636:	bf00      	nop
 800e638:	3708      	adds	r7, #8
 800e63a:	46bd      	mov	sp, r7
 800e63c:	bd80      	pop	{r7, pc}
 800e63e:	bf00      	nop
 800e640:	200038dc 	.word	0x200038dc

0800e644 <dhcp_fine_tmr>:
 * A DHCP server is expected to respond within a short period of time.
 * This timer checks whether an outstanding DHCP request is timed out.
 */
void
dhcp_fine_tmr(void)
{
 800e644:	b580      	push	{r7, lr}
 800e646:	b082      	sub	sp, #8
 800e648:	af00      	add	r7, sp, #0
  struct netif *netif = netif_list;
 800e64a:	4b16      	ldr	r3, [pc, #88]	; (800e6a4 <dhcp_fine_tmr+0x60>)
 800e64c:	681b      	ldr	r3, [r3, #0]
 800e64e:	607b      	str	r3, [r7, #4]
  /* loop through netif's */
  while (netif != NULL) {
 800e650:	e020      	b.n	800e694 <dhcp_fine_tmr+0x50>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	6a1b      	ldr	r3, [r3, #32]
 800e656:	603b      	str	r3, [r7, #0]
    /* only act on DHCP configured interfaces */
    if (dhcp != NULL) {
 800e658:	683b      	ldr	r3, [r7, #0]
 800e65a:	2b00      	cmp	r3, #0
 800e65c:	d017      	beq.n	800e68e <dhcp_fine_tmr+0x4a>
      /* timer is active (non zero), and is about to trigger now */
      if (dhcp->request_timeout > 1) {
 800e65e:	683b      	ldr	r3, [r7, #0]
 800e660:	8adb      	ldrh	r3, [r3, #22]
 800e662:	2b01      	cmp	r3, #1
 800e664:	d906      	bls.n	800e674 <dhcp_fine_tmr+0x30>
        dhcp->request_timeout--;
 800e666:	683b      	ldr	r3, [r7, #0]
 800e668:	8adb      	ldrh	r3, [r3, #22]
 800e66a:	3b01      	subs	r3, #1
 800e66c:	b29a      	uxth	r2, r3
 800e66e:	683b      	ldr	r3, [r7, #0]
 800e670:	82da      	strh	r2, [r3, #22]
 800e672:	e00c      	b.n	800e68e <dhcp_fine_tmr+0x4a>
      }
      else if (dhcp->request_timeout == 1) {
 800e674:	683b      	ldr	r3, [r7, #0]
 800e676:	8adb      	ldrh	r3, [r3, #22]
 800e678:	2b01      	cmp	r3, #1
 800e67a:	d108      	bne.n	800e68e <dhcp_fine_tmr+0x4a>
        dhcp->request_timeout--;
 800e67c:	683b      	ldr	r3, [r7, #0]
 800e67e:	8adb      	ldrh	r3, [r3, #22]
 800e680:	3b01      	subs	r3, #1
 800e682:	b29a      	uxth	r2, r3
 800e684:	683b      	ldr	r3, [r7, #0]
 800e686:	82da      	strh	r2, [r3, #22]
        /* { netif->dhcp->request_timeout == 0 } */
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_fine_tmr(): request timeout\n"));
        /* this client's request timeout triggered */
        dhcp_timeout(netif);
 800e688:	6878      	ldr	r0, [r7, #4]
 800e68a:	f000 f80d 	bl	800e6a8 <dhcp_timeout>
      }
    }
    /* proceed to next network interface */
    netif = netif->next;
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	681b      	ldr	r3, [r3, #0]
 800e692:	607b      	str	r3, [r7, #4]
  while (netif != NULL) {
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	2b00      	cmp	r3, #0
 800e698:	d1db      	bne.n	800e652 <dhcp_fine_tmr+0xe>
  }
}
 800e69a:	bf00      	nop
 800e69c:	3708      	adds	r7, #8
 800e69e:	46bd      	mov	sp, r7
 800e6a0:	bd80      	pop	{r7, pc}
 800e6a2:	bf00      	nop
 800e6a4:	200038dc 	.word	0x200038dc

0800e6a8 <dhcp_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_timeout(struct netif *netif)
{
 800e6a8:	b580      	push	{r7, lr}
 800e6aa:	b084      	sub	sp, #16
 800e6ac:	af00      	add	r7, sp, #0
 800e6ae:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	6a1b      	ldr	r3, [r3, #32]
 800e6b4:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_timeout()\n"));
  /* back-off period has passed, or server selection timed out */
  if ((dhcp->state == DHCP_STATE_BACKING_OFF) || (dhcp->state == DHCP_STATE_SELECTING)) {
 800e6b6:	68fb      	ldr	r3, [r7, #12]
 800e6b8:	7a5b      	ldrb	r3, [r3, #9]
 800e6ba:	2b0c      	cmp	r3, #12
 800e6bc:	d003      	beq.n	800e6c6 <dhcp_timeout+0x1e>
 800e6be:	68fb      	ldr	r3, [r7, #12]
 800e6c0:	7a5b      	ldrb	r3, [r3, #9]
 800e6c2:	2b06      	cmp	r3, #6
 800e6c4:	d103      	bne.n	800e6ce <dhcp_timeout+0x26>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_timeout(): restarting discovery\n"));
    dhcp_discover(netif);
 800e6c6:	6878      	ldr	r0, [r7, #4]
 800e6c8:	f000 fa1a 	bl	800eb00 <dhcp_discover>
      dhcp_reboot(netif);
    } else {
      dhcp_discover(netif);
    }
  }
}
 800e6cc:	e031      	b.n	800e732 <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_REQUESTING) {
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	7a5b      	ldrb	r3, [r3, #9]
 800e6d2:	2b01      	cmp	r3, #1
 800e6d4:	d10e      	bne.n	800e6f4 <dhcp_timeout+0x4c>
    if (dhcp->tries <= 5) {
 800e6d6:	68fb      	ldr	r3, [r7, #12]
 800e6d8:	7a9b      	ldrb	r3, [r3, #10]
 800e6da:	2b05      	cmp	r3, #5
 800e6dc:	d803      	bhi.n	800e6e6 <dhcp_timeout+0x3e>
      dhcp_select(netif);
 800e6de:	6878      	ldr	r0, [r7, #4]
 800e6e0:	f7ff feb6 	bl	800e450 <dhcp_select>
}
 800e6e4:	e025      	b.n	800e732 <dhcp_timeout+0x8a>
      dhcp_release(netif);
 800e6e6:	6878      	ldr	r0, [r7, #4]
 800e6e8:	f000 fd10 	bl	800f10c <dhcp_release>
      dhcp_discover(netif);
 800e6ec:	6878      	ldr	r0, [r7, #4]
 800e6ee:	f000 fa07 	bl	800eb00 <dhcp_discover>
}
 800e6f2:	e01e      	b.n	800e732 <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_CHECKING) {
 800e6f4:	68fb      	ldr	r3, [r7, #12]
 800e6f6:	7a5b      	ldrb	r3, [r3, #9]
 800e6f8:	2b08      	cmp	r3, #8
 800e6fa:	d10b      	bne.n	800e714 <dhcp_timeout+0x6c>
    if (dhcp->tries <= 1) {
 800e6fc:	68fb      	ldr	r3, [r7, #12]
 800e6fe:	7a9b      	ldrb	r3, [r3, #10]
 800e700:	2b01      	cmp	r3, #1
 800e702:	d803      	bhi.n	800e70c <dhcp_timeout+0x64>
      dhcp_check(netif);
 800e704:	6878      	ldr	r0, [r7, #4]
 800e706:	f7ff fe4b 	bl	800e3a0 <dhcp_check>
}
 800e70a:	e012      	b.n	800e732 <dhcp_timeout+0x8a>
      dhcp_bind(netif);
 800e70c:	6878      	ldr	r0, [r7, #4]
 800e70e:	f000 fa83 	bl	800ec18 <dhcp_bind>
}
 800e712:	e00e      	b.n	800e732 <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_REBOOTING) {
 800e714:	68fb      	ldr	r3, [r7, #12]
 800e716:	7a5b      	ldrb	r3, [r3, #9]
 800e718:	2b03      	cmp	r3, #3
 800e71a:	d10a      	bne.n	800e732 <dhcp_timeout+0x8a>
    if (dhcp->tries < REBOOT_TRIES) {
 800e71c:	68fb      	ldr	r3, [r7, #12]
 800e71e:	7a9b      	ldrb	r3, [r3, #10]
 800e720:	2b01      	cmp	r3, #1
 800e722:	d803      	bhi.n	800e72c <dhcp_timeout+0x84>
      dhcp_reboot(netif);
 800e724:	6878      	ldr	r0, [r7, #4]
 800e726:	f000 fc5d 	bl	800efe4 <dhcp_reboot>
}
 800e72a:	e002      	b.n	800e732 <dhcp_timeout+0x8a>
      dhcp_discover(netif);
 800e72c:	6878      	ldr	r0, [r7, #4]
 800e72e:	f000 f9e7 	bl	800eb00 <dhcp_discover>
}
 800e732:	bf00      	nop
 800e734:	3710      	adds	r7, #16
 800e736:	46bd      	mov	sp, r7
 800e738:	bd80      	pop	{r7, pc}

0800e73a <dhcp_t1_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_t1_timeout(struct netif *netif)
{
 800e73a:	b580      	push	{r7, lr}
 800e73c:	b084      	sub	sp, #16
 800e73e:	af00      	add	r7, sp, #0
 800e740:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	6a1b      	ldr	r3, [r3, #32]
 800e746:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_t1_timeout()\n"));
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 800e748:	68fb      	ldr	r3, [r7, #12]
 800e74a:	7a5b      	ldrb	r3, [r3, #9]
 800e74c:	2b01      	cmp	r3, #1
 800e74e:	d007      	beq.n	800e760 <dhcp_t1_timeout+0x26>
 800e750:	68fb      	ldr	r3, [r7, #12]
 800e752:	7a5b      	ldrb	r3, [r3, #9]
 800e754:	2b0a      	cmp	r3, #10
 800e756:	d003      	beq.n	800e760 <dhcp_t1_timeout+0x26>
      (dhcp->state == DHCP_STATE_RENEWING)) {
 800e758:	68fb      	ldr	r3, [r7, #12]
 800e75a:	7a5b      	ldrb	r3, [r3, #9]
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 800e75c:	2b05      	cmp	r3, #5
 800e75e:	d116      	bne.n	800e78e <dhcp_t1_timeout+0x54>
     * eventually time-out if renew tries fail. */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                ("dhcp_t1_timeout(): must renew\n"));
    /* This slightly different to RFC2131: DHCPREQUEST will be sent from state
       DHCP_STATE_RENEWING, not DHCP_STATE_BOUND */
    dhcp_renew(netif);
 800e760:	6878      	ldr	r0, [r7, #4]
 800e762:	f000 fb33 	bl	800edcc <dhcp_renew>
    /* Calculate next timeout */
    if (((dhcp->t2_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS))
 800e766:	68fb      	ldr	r3, [r7, #12]
 800e768:	8b5b      	ldrh	r3, [r3, #26]
 800e76a:	461a      	mov	r2, r3
 800e76c:	68fb      	ldr	r3, [r7, #12]
 800e76e:	8c1b      	ldrh	r3, [r3, #32]
 800e770:	1ad3      	subs	r3, r2, r3
 800e772:	2b01      	cmp	r3, #1
 800e774:	dd0b      	ble.n	800e78e <dhcp_t1_timeout+0x54>
    {
       dhcp->t1_renew_time = ((dhcp->t2_timeout - dhcp->lease_used) / 2);
 800e776:	68fb      	ldr	r3, [r7, #12]
 800e778:	8b5b      	ldrh	r3, [r3, #26]
 800e77a:	461a      	mov	r2, r3
 800e77c:	68fb      	ldr	r3, [r7, #12]
 800e77e:	8c1b      	ldrh	r3, [r3, #32]
 800e780:	1ad3      	subs	r3, r2, r3
 800e782:	0fda      	lsrs	r2, r3, #31
 800e784:	4413      	add	r3, r2
 800e786:	105b      	asrs	r3, r3, #1
 800e788:	b29a      	uxth	r2, r3
 800e78a:	68fb      	ldr	r3, [r7, #12]
 800e78c:	839a      	strh	r2, [r3, #28]
    }
  }
}
 800e78e:	bf00      	nop
 800e790:	3710      	adds	r7, #16
 800e792:	46bd      	mov	sp, r7
 800e794:	bd80      	pop	{r7, pc}

0800e796 <dhcp_t2_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_t2_timeout(struct netif *netif)
{
 800e796:	b580      	push	{r7, lr}
 800e798:	b084      	sub	sp, #16
 800e79a:	af00      	add	r7, sp, #0
 800e79c:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	6a1b      	ldr	r3, [r3, #32]
 800e7a2:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_t2_timeout()\n"));
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 800e7a4:	68fb      	ldr	r3, [r7, #12]
 800e7a6:	7a5b      	ldrb	r3, [r3, #9]
 800e7a8:	2b01      	cmp	r3, #1
 800e7aa:	d00b      	beq.n	800e7c4 <dhcp_t2_timeout+0x2e>
 800e7ac:	68fb      	ldr	r3, [r7, #12]
 800e7ae:	7a5b      	ldrb	r3, [r3, #9]
 800e7b0:	2b0a      	cmp	r3, #10
 800e7b2:	d007      	beq.n	800e7c4 <dhcp_t2_timeout+0x2e>
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 800e7b4:	68fb      	ldr	r3, [r7, #12]
 800e7b6:	7a5b      	ldrb	r3, [r3, #9]
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 800e7b8:	2b05      	cmp	r3, #5
 800e7ba:	d003      	beq.n	800e7c4 <dhcp_t2_timeout+0x2e>
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 800e7bc:	68fb      	ldr	r3, [r7, #12]
 800e7be:	7a5b      	ldrb	r3, [r3, #9]
 800e7c0:	2b04      	cmp	r3, #4
 800e7c2:	d116      	bne.n	800e7f2 <dhcp_t2_timeout+0x5c>
    /* just retry to rebind */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                ("dhcp_t2_timeout(): must rebind\n"));
    /* This slightly different to RFC2131: DHCPREQUEST will be sent from state
       DHCP_STATE_REBINDING, not DHCP_STATE_BOUND */
    dhcp_rebind(netif);
 800e7c4:	6878      	ldr	r0, [r7, #4]
 800e7c6:	f000 fb87 	bl	800eed8 <dhcp_rebind>
    /* Calculate next timeout */
    if (((dhcp->t0_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS))
 800e7ca:	68fb      	ldr	r3, [r7, #12]
 800e7cc:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800e7ce:	461a      	mov	r2, r3
 800e7d0:	68fb      	ldr	r3, [r7, #12]
 800e7d2:	8c1b      	ldrh	r3, [r3, #32]
 800e7d4:	1ad3      	subs	r3, r2, r3
 800e7d6:	2b01      	cmp	r3, #1
 800e7d8:	dd0b      	ble.n	800e7f2 <dhcp_t2_timeout+0x5c>
    {
       dhcp->t2_rebind_time = ((dhcp->t0_timeout - dhcp->lease_used) / 2);
 800e7da:	68fb      	ldr	r3, [r7, #12]
 800e7dc:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800e7de:	461a      	mov	r2, r3
 800e7e0:	68fb      	ldr	r3, [r7, #12]
 800e7e2:	8c1b      	ldrh	r3, [r3, #32]
 800e7e4:	1ad3      	subs	r3, r2, r3
 800e7e6:	0fda      	lsrs	r2, r3, #31
 800e7e8:	4413      	add	r3, r2
 800e7ea:	105b      	asrs	r3, r3, #1
 800e7ec:	b29a      	uxth	r2, r3
 800e7ee:	68fb      	ldr	r3, [r7, #12]
 800e7f0:	83da      	strh	r2, [r3, #30]
    }
  }
}
 800e7f2:	bf00      	nop
 800e7f4:	3710      	adds	r7, #16
 800e7f6:	46bd      	mov	sp, r7
 800e7f8:	bd80      	pop	{r7, pc}
	...

0800e7fc <dhcp_handle_ack>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_ack(struct netif *netif)
{
 800e7fc:	b580      	push	{r7, lr}
 800e7fe:	b084      	sub	sp, #16
 800e800:	af00      	add	r7, sp, #0
 800e802:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	6a1b      	ldr	r3, [r3, #32]
 800e808:	60fb      	str	r3, [r7, #12]
#if LWIP_DHCP_GET_NTP_SRV
  ip4_addr_t ntp_server_addrs[LWIP_DHCP_MAX_NTP_SERVERS];
#endif

  /* clear options we might not get from the ACK */
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 800e80a:	68fb      	ldr	r3, [r7, #12]
 800e80c:	2200      	movs	r2, #0
 800e80e:	62da      	str	r2, [r3, #44]	; 0x2c
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 800e810:	68fb      	ldr	r3, [r7, #12]
 800e812:	2200      	movs	r2, #0
 800e814:	631a      	str	r2, [r3, #48]	; 0x30
#if LWIP_DHCP_BOOTP_FILE
  ip4_addr_set_zero(&dhcp->offered_si_addr);
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* lease time given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 800e816:	4b27      	ldr	r3, [pc, #156]	; (800e8b4 <dhcp_handle_ack+0xb8>)
 800e818:	78db      	ldrb	r3, [r3, #3]
 800e81a:	2b00      	cmp	r3, #0
 800e81c:	d003      	beq.n	800e826 <dhcp_handle_ack+0x2a>
    /* remember offered lease time */
    dhcp->offered_t0_lease = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_LEASE_TIME);
 800e81e:	4b26      	ldr	r3, [pc, #152]	; (800e8b8 <dhcp_handle_ack+0xbc>)
 800e820:	68da      	ldr	r2, [r3, #12]
 800e822:	68fb      	ldr	r3, [r7, #12]
 800e824:	635a      	str	r2, [r3, #52]	; 0x34
  }
  /* renewal period given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T1)) {
 800e826:	4b23      	ldr	r3, [pc, #140]	; (800e8b4 <dhcp_handle_ack+0xb8>)
 800e828:	791b      	ldrb	r3, [r3, #4]
 800e82a:	2b00      	cmp	r3, #0
 800e82c:	d004      	beq.n	800e838 <dhcp_handle_ack+0x3c>
    /* remember given renewal period */
    dhcp->offered_t1_renew = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T1);
 800e82e:	4b22      	ldr	r3, [pc, #136]	; (800e8b8 <dhcp_handle_ack+0xbc>)
 800e830:	691a      	ldr	r2, [r3, #16]
 800e832:	68fb      	ldr	r3, [r7, #12]
 800e834:	639a      	str	r2, [r3, #56]	; 0x38
 800e836:	e004      	b.n	800e842 <dhcp_handle_ack+0x46>
  } else {
    /* calculate safe periods for renewal */
    dhcp->offered_t1_renew = dhcp->offered_t0_lease / 2;
 800e838:	68fb      	ldr	r3, [r7, #12]
 800e83a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e83c:	085a      	lsrs	r2, r3, #1
 800e83e:	68fb      	ldr	r3, [r7, #12]
 800e840:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* renewal period given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T2)) {
 800e842:	4b1c      	ldr	r3, [pc, #112]	; (800e8b4 <dhcp_handle_ack+0xb8>)
 800e844:	795b      	ldrb	r3, [r3, #5]
 800e846:	2b00      	cmp	r3, #0
 800e848:	d004      	beq.n	800e854 <dhcp_handle_ack+0x58>
    /* remember given rebind period */
    dhcp->offered_t2_rebind = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T2);
 800e84a:	4b1b      	ldr	r3, [pc, #108]	; (800e8b8 <dhcp_handle_ack+0xbc>)
 800e84c:	695a      	ldr	r2, [r3, #20]
 800e84e:	68fb      	ldr	r3, [r7, #12]
 800e850:	63da      	str	r2, [r3, #60]	; 0x3c
 800e852:	e007      	b.n	800e864 <dhcp_handle_ack+0x68>
  } else {
    /* calculate safe periods for rebinding (offered_t0_lease * 0.875 -> 87.5%)*/
    dhcp->offered_t2_rebind = (dhcp->offered_t0_lease * 7U) / 8U;
 800e854:	68fb      	ldr	r3, [r7, #12]
 800e856:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e858:	4613      	mov	r3, r2
 800e85a:	00db      	lsls	r3, r3, #3
 800e85c:	1a9b      	subs	r3, r3, r2
 800e85e:	08da      	lsrs	r2, r3, #3
 800e860:	68fb      	ldr	r3, [r7, #12]
 800e862:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* (y)our internet address */
  ip4_addr_copy(dhcp->offered_ip_addr, dhcp->msg_in->yiaddr);
 800e864:	68fb      	ldr	r3, [r7, #12]
 800e866:	685b      	ldr	r3, [r3, #4]
 800e868:	691a      	ldr	r2, [r3, #16]
 800e86a:	68fb      	ldr	r3, [r7, #12]
 800e86c:	629a      	str	r2, [r3, #40]	; 0x28
     boot file name copied in dhcp_parse_reply if not overloaded */
  ip4_addr_copy(dhcp->offered_si_addr, dhcp->msg_in->siaddr);
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* subnet mask given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 800e86e:	4b11      	ldr	r3, [pc, #68]	; (800e8b4 <dhcp_handle_ack+0xb8>)
 800e870:	799b      	ldrb	r3, [r3, #6]
 800e872:	2b00      	cmp	r3, #0
 800e874:	d00b      	beq.n	800e88e <dhcp_handle_ack+0x92>
    /* remember given subnet mask */
    ip4_addr_set_u32(&dhcp->offered_sn_mask, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)));
 800e876:	4b10      	ldr	r3, [pc, #64]	; (800e8b8 <dhcp_handle_ack+0xbc>)
 800e878:	699b      	ldr	r3, [r3, #24]
 800e87a:	4618      	mov	r0, r3
 800e87c:	f7f9 f99c 	bl	8007bb8 <lwip_htonl>
 800e880:	4602      	mov	r2, r0
 800e882:	68fb      	ldr	r3, [r7, #12]
 800e884:	62da      	str	r2, [r3, #44]	; 0x2c
    dhcp->subnet_mask_given = 1;
 800e886:	68fb      	ldr	r3, [r7, #12]
 800e888:	2201      	movs	r2, #1
 800e88a:	72da      	strb	r2, [r3, #11]
 800e88c:	e002      	b.n	800e894 <dhcp_handle_ack+0x98>
  } else {
    dhcp->subnet_mask_given = 0;
 800e88e:	68fb      	ldr	r3, [r7, #12]
 800e890:	2200      	movs	r2, #0
 800e892:	72da      	strb	r2, [r3, #11]
  }

  /* gateway router */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_ROUTER)) {
 800e894:	4b07      	ldr	r3, [pc, #28]	; (800e8b4 <dhcp_handle_ack+0xb8>)
 800e896:	79db      	ldrb	r3, [r3, #7]
 800e898:	2b00      	cmp	r3, #0
 800e89a:	d007      	beq.n	800e8ac <dhcp_handle_ack+0xb0>
    ip4_addr_set_u32(&dhcp->offered_gw_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_ROUTER)));
 800e89c:	4b06      	ldr	r3, [pc, #24]	; (800e8b8 <dhcp_handle_ack+0xbc>)
 800e89e:	69db      	ldr	r3, [r3, #28]
 800e8a0:	4618      	mov	r0, r3
 800e8a2:	f7f9 f989 	bl	8007bb8 <lwip_htonl>
 800e8a6:	4602      	mov	r2, r0
 800e8a8:	68fb      	ldr	r3, [r7, #12]
 800e8aa:	631a      	str	r2, [r3, #48]	; 0x30
    ip_addr_t dns_addr;
    ip_addr_set_ip4_u32(&dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
    dns_setserver(n, &dns_addr);
  }
#endif /* LWIP_DHCP_PROVIDE_DNS_SERVERS */
}
 800e8ac:	bf00      	nop
 800e8ae:	3710      	adds	r7, #16
 800e8b0:	46bd      	mov	sp, r7
 800e8b2:	bd80      	pop	{r7, pc}
 800e8b4:	20003908 	.word	0x20003908
 800e8b8:	20003910 	.word	0x20003910

0800e8bc <dhcp_start>:
 * - ERR_OK - No error
 * - ERR_MEM - Out of memory
 */
err_t
dhcp_start(struct netif *netif)
{
 800e8bc:	b580      	push	{r7, lr}
 800e8be:	b084      	sub	sp, #16
 800e8c0:	af00      	add	r7, sp, #0
 800e8c2:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp;
  err_t result;

  LWIP_ERROR("netif != NULL", (netif != NULL), return ERR_ARG;);
 800e8c4:	687b      	ldr	r3, [r7, #4]
 800e8c6:	2b00      	cmp	r3, #0
 800e8c8:	d109      	bne.n	800e8de <dhcp_start+0x22>
 800e8ca:	4b3c      	ldr	r3, [pc, #240]	; (800e9bc <dhcp_start+0x100>)
 800e8cc:	f240 22d6 	movw	r2, #726	; 0x2d6
 800e8d0:	493b      	ldr	r1, [pc, #236]	; (800e9c0 <dhcp_start+0x104>)
 800e8d2:	483c      	ldr	r0, [pc, #240]	; (800e9c4 <dhcp_start+0x108>)
 800e8d4:	f005 ff1e 	bl	8014714 <iprintf>
 800e8d8:	f06f 030f 	mvn.w	r3, #15
 800e8dc:	e069      	b.n	800e9b2 <dhcp_start+0xf6>
  LWIP_ERROR("netif is not up, old style port?", netif_is_up(netif), return ERR_ARG;);
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800e8e4:	f003 0301 	and.w	r3, r3, #1
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	d109      	bne.n	800e900 <dhcp_start+0x44>
 800e8ec:	4b33      	ldr	r3, [pc, #204]	; (800e9bc <dhcp_start+0x100>)
 800e8ee:	f240 22d7 	movw	r2, #727	; 0x2d7
 800e8f2:	4935      	ldr	r1, [pc, #212]	; (800e9c8 <dhcp_start+0x10c>)
 800e8f4:	4833      	ldr	r0, [pc, #204]	; (800e9c4 <dhcp_start+0x108>)
 800e8f6:	f005 ff0d 	bl	8014714 <iprintf>
 800e8fa:	f06f 030f 	mvn.w	r3, #15
 800e8fe:	e058      	b.n	800e9b2 <dhcp_start+0xf6>
  dhcp = netif_dhcp_data(netif);
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	6a1b      	ldr	r3, [r3, #32]
 800e904:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_start(netif=%p) %c%c%"U16_F"\n", (void*)netif, netif->name[0], netif->name[1], (u16_t)netif->num));

  /* check MTU of the netif */
  if (netif->mtu < DHCP_MAX_MSG_LEN_MIN_REQUIRED) {
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800e90a:	f5b3 7f10 	cmp.w	r3, #576	; 0x240
 800e90e:	d202      	bcs.n	800e916 <dhcp_start+0x5a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): Cannot use this netif with DHCP: MTU is too small\n"));
    return ERR_MEM;
 800e910:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e914:	e04d      	b.n	800e9b2 <dhcp_start+0xf6>
  }

  /* no DHCP client attached yet? */
  if (dhcp == NULL) {
 800e916:	68fb      	ldr	r3, [r7, #12]
 800e918:	2b00      	cmp	r3, #0
 800e91a:	d10d      	bne.n	800e938 <dhcp_start+0x7c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): mallocing new DHCP client\n"));
    dhcp = (struct dhcp *)mem_malloc(sizeof(struct dhcp));
 800e91c:	2040      	movs	r0, #64	; 0x40
 800e91e:	f7f9 fb8d 	bl	800803c <mem_malloc>
 800e922:	60f8      	str	r0, [r7, #12]
    if (dhcp == NULL) {
 800e924:	68fb      	ldr	r3, [r7, #12]
 800e926:	2b00      	cmp	r3, #0
 800e928:	d102      	bne.n	800e930 <dhcp_start+0x74>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): could not allocate dhcp\n"));
      return ERR_MEM;
 800e92a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e92e:	e040      	b.n	800e9b2 <dhcp_start+0xf6>
    }

    /* store this dhcp client in the netif */
    netif_set_client_data(netif, LWIP_NETIF_CLIENT_DATA_INDEX_DHCP, dhcp);
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	68fa      	ldr	r2, [r7, #12]
 800e934:	621a      	str	r2, [r3, #32]
 800e936:	e01b      	b.n	800e970 <dhcp_start+0xb4>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): allocated dhcp"));
  /* already has DHCP client attached */
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_start(): restarting DHCP configuration\n"));
    LWIP_ASSERT("pbuf p_out wasn't freed", dhcp->p_out == NULL);
 800e938:	68fb      	ldr	r3, [r7, #12]
 800e93a:	68db      	ldr	r3, [r3, #12]
 800e93c:	2b00      	cmp	r3, #0
 800e93e:	d006      	beq.n	800e94e <dhcp_start+0x92>
 800e940:	4b1e      	ldr	r3, [pc, #120]	; (800e9bc <dhcp_start+0x100>)
 800e942:	f44f 723c 	mov.w	r2, #752	; 0x2f0
 800e946:	4921      	ldr	r1, [pc, #132]	; (800e9cc <dhcp_start+0x110>)
 800e948:	481e      	ldr	r0, [pc, #120]	; (800e9c4 <dhcp_start+0x108>)
 800e94a:	f005 fee3 	bl	8014714 <iprintf>
    LWIP_ASSERT("reply wasn't freed", dhcp->msg_in == NULL );
 800e94e:	68fb      	ldr	r3, [r7, #12]
 800e950:	685b      	ldr	r3, [r3, #4]
 800e952:	2b00      	cmp	r3, #0
 800e954:	d006      	beq.n	800e964 <dhcp_start+0xa8>
 800e956:	4b19      	ldr	r3, [pc, #100]	; (800e9bc <dhcp_start+0x100>)
 800e958:	f240 22f1 	movw	r2, #753	; 0x2f1
 800e95c:	491c      	ldr	r1, [pc, #112]	; (800e9d0 <dhcp_start+0x114>)
 800e95e:	4819      	ldr	r0, [pc, #100]	; (800e9c4 <dhcp_start+0x108>)
 800e960:	f005 fed8 	bl	8014714 <iprintf>

    if (dhcp->pcb_allocated != 0) {
 800e964:	68fb      	ldr	r3, [r7, #12]
 800e966:	7a1b      	ldrb	r3, [r3, #8]
 800e968:	2b00      	cmp	r3, #0
 800e96a:	d001      	beq.n	800e970 <dhcp_start+0xb4>
      dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 800e96c:	f7ff fcd4 	bl	800e318 <dhcp_dec_pcb_refcount>
    }
    /* dhcp is cleared below, no need to reset flag*/
  }

  /* clear data structure */
  memset(dhcp, 0, sizeof(struct dhcp));
 800e970:	2240      	movs	r2, #64	; 0x40
 800e972:	2100      	movs	r1, #0
 800e974:	68f8      	ldr	r0, [r7, #12]
 800e976:	f005 fe1d 	bl	80145b4 <memset>
  /* dhcp_set_state(&dhcp, DHCP_STATE_OFF); */

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): starting DHCP configuration\n"));

  if (dhcp_inc_pcb_refcount() != ERR_OK) { /* ensure DHCP PCB is allocated */
 800e97a:	f7ff fc7b 	bl	800e274 <dhcp_inc_pcb_refcount>
 800e97e:	4603      	mov	r3, r0
 800e980:	2b00      	cmp	r3, #0
 800e982:	d002      	beq.n	800e98a <dhcp_start+0xce>
    return ERR_MEM;
 800e984:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e988:	e013      	b.n	800e9b2 <dhcp_start+0xf6>
  }
  dhcp->pcb_allocated = 1;
 800e98a:	68fb      	ldr	r3, [r7, #12]
 800e98c:	2201      	movs	r2, #1
 800e98e:	721a      	strb	r2, [r3, #8]
  }
#endif /* LWIP_DHCP_CHECK_LINK_UP */


  /* (re)start the DHCP negotiation */
  result = dhcp_discover(netif);
 800e990:	6878      	ldr	r0, [r7, #4]
 800e992:	f000 f8b5 	bl	800eb00 <dhcp_discover>
 800e996:	4603      	mov	r3, r0
 800e998:	72fb      	strb	r3, [r7, #11]
  if (result != ERR_OK) {
 800e99a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d005      	beq.n	800e9ae <dhcp_start+0xf2>
    /* free resources allocated above */
    dhcp_stop(netif);
 800e9a2:	6878      	ldr	r0, [r7, #4]
 800e9a4:	f000 fc3a 	bl	800f21c <dhcp_stop>
    return ERR_MEM;
 800e9a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e9ac:	e001      	b.n	800e9b2 <dhcp_start+0xf6>
  }
  return result;
 800e9ae:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800e9b2:	4618      	mov	r0, r3
 800e9b4:	3710      	adds	r7, #16
 800e9b6:	46bd      	mov	sp, r7
 800e9b8:	bd80      	pop	{r7, pc}
 800e9ba:	bf00      	nop
 800e9bc:	080169f4 	.word	0x080169f4
 800e9c0:	08016aa0 	.word	0x08016aa0
 800e9c4:	08016a54 	.word	0x08016a54
 800e9c8:	08016ae4 	.word	0x08016ae4
 800e9cc:	08016b08 	.word	0x08016b08
 800e9d0:	08016b20 	.word	0x08016b20

0800e9d4 <dhcp_arp_reply>:
 * @param netif the network interface on which the reply was received
 * @param addr The IP address we received a reply from
 */
void
dhcp_arp_reply(struct netif *netif, const ip4_addr_t *addr)
{
 800e9d4:	b580      	push	{r7, lr}
 800e9d6:	b084      	sub	sp, #16
 800e9d8:	af00      	add	r7, sp, #0
 800e9da:	6078      	str	r0, [r7, #4]
 800e9dc:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	2b00      	cmp	r3, #0
 800e9e2:	d107      	bne.n	800e9f4 <dhcp_arp_reply+0x20>
 800e9e4:	4b0e      	ldr	r3, [pc, #56]	; (800ea20 <dhcp_arp_reply+0x4c>)
 800e9e6:	f240 327b 	movw	r2, #891	; 0x37b
 800e9ea:	490e      	ldr	r1, [pc, #56]	; (800ea24 <dhcp_arp_reply+0x50>)
 800e9ec:	480e      	ldr	r0, [pc, #56]	; (800ea28 <dhcp_arp_reply+0x54>)
 800e9ee:	f005 fe91 	bl	8014714 <iprintf>
 800e9f2:	e012      	b.n	800ea1a <dhcp_arp_reply+0x46>
  dhcp = netif_dhcp_data(netif);
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	6a1b      	ldr	r3, [r3, #32]
 800e9f8:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_arp_reply()\n"));
  /* is a DHCP client doing an ARP check? */
  if ((dhcp != NULL) && (dhcp->state == DHCP_STATE_CHECKING)) {
 800e9fa:	68fb      	ldr	r3, [r7, #12]
 800e9fc:	2b00      	cmp	r3, #0
 800e9fe:	d00c      	beq.n	800ea1a <dhcp_arp_reply+0x46>
 800ea00:	68fb      	ldr	r3, [r7, #12]
 800ea02:	7a5b      	ldrb	r3, [r3, #9]
 800ea04:	2b08      	cmp	r3, #8
 800ea06:	d108      	bne.n	800ea1a <dhcp_arp_reply+0x46>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_arp_reply(): CHECKING, arp reply for 0x%08"X32_F"\n",
      ip4_addr_get_u32(addr)));
    /* did a host respond with the address we
       were offered by the DHCP server? */
    if (ip4_addr_cmp(addr, &dhcp->offered_ip_addr)) {
 800ea08:	683b      	ldr	r3, [r7, #0]
 800ea0a:	681a      	ldr	r2, [r3, #0]
 800ea0c:	68fb      	ldr	r3, [r7, #12]
 800ea0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ea10:	429a      	cmp	r2, r3
 800ea12:	d102      	bne.n	800ea1a <dhcp_arp_reply+0x46>
      /* we will not accept the offered address */
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE | LWIP_DBG_LEVEL_WARNING,
        ("dhcp_arp_reply(): arp reply matched with offered address, declining\n"));
      dhcp_decline(netif);
 800ea14:	6878      	ldr	r0, [r7, #4]
 800ea16:	f000 f809 	bl	800ea2c <dhcp_decline>
    }
  }
}
 800ea1a:	3710      	adds	r7, #16
 800ea1c:	46bd      	mov	sp, r7
 800ea1e:	bd80      	pop	{r7, pc}
 800ea20:	080169f4 	.word	0x080169f4
 800ea24:	08016aa0 	.word	0x08016aa0
 800ea28:	08016a54 	.word	0x08016a54

0800ea2c <dhcp_decline>:
 *
 * @param netif the netif under DHCP control
 */
static err_t
dhcp_decline(struct netif *netif)
{
 800ea2c:	b580      	push	{r7, lr}
 800ea2e:	b086      	sub	sp, #24
 800ea30:	af02      	add	r7, sp, #8
 800ea32:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	6a1b      	ldr	r3, [r3, #32]
 800ea38:	60fb      	str	r3, [r7, #12]
  err_t result = ERR_OK;
 800ea3a:	2300      	movs	r3, #0
 800ea3c:	72fb      	strb	r3, [r7, #11]
  u16_t msecs;
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_decline()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_BACKING_OFF);
 800ea3e:	210c      	movs	r1, #12
 800ea40:	68f8      	ldr	r0, [r7, #12]
 800ea42:	f000 fc23 	bl	800f28c <dhcp_set_state>
  /* create and initialize the DHCP message header */
  result = dhcp_create_msg(netif, dhcp, DHCP_DECLINE);
 800ea46:	2204      	movs	r2, #4
 800ea48:	68f9      	ldr	r1, [r7, #12]
 800ea4a:	6878      	ldr	r0, [r7, #4]
 800ea4c:	f001 f8a4 	bl	800fb98 <dhcp_create_msg>
 800ea50:	4603      	mov	r3, r0
 800ea52:	72fb      	strb	r3, [r7, #11]
  if (result == ERR_OK) {
 800ea54:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800ea58:	2b00      	cmp	r3, #0
 800ea5a:	d12a      	bne.n	800eab2 <dhcp_decline+0x86>
    dhcp_option(dhcp, DHCP_OPTION_REQUESTED_IP, 4);
 800ea5c:	2204      	movs	r2, #4
 800ea5e:	2132      	movs	r1, #50	; 0x32
 800ea60:	68f8      	ldr	r0, [r7, #12]
 800ea62:	f000 fc2d 	bl	800f2c0 <dhcp_option>
    dhcp_option_long(dhcp, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 800ea66:	68fb      	ldr	r3, [r7, #12]
 800ea68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ea6a:	4618      	mov	r0, r3
 800ea6c:	f7f9 f8a4 	bl	8007bb8 <lwip_htonl>
 800ea70:	4603      	mov	r3, r0
 800ea72:	4619      	mov	r1, r3
 800ea74:	68f8      	ldr	r0, [r7, #12]
 800ea76:	f000 fcbf 	bl	800f3f8 <dhcp_option_long>

    dhcp_option_trailer(dhcp);
 800ea7a:	68f8      	ldr	r0, [r7, #12]
 800ea7c:	f001 fa30 	bl	800fee0 <dhcp_option_trailer>
    /* resize pbuf to reflect true size of options */
    pbuf_realloc(dhcp->p_out, sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + dhcp->options_out_len);
 800ea80:	68fb      	ldr	r3, [r7, #12]
 800ea82:	68da      	ldr	r2, [r3, #12]
 800ea84:	68fb      	ldr	r3, [r7, #12]
 800ea86:	8a9b      	ldrh	r3, [r3, #20]
 800ea88:	33f0      	adds	r3, #240	; 0xf0
 800ea8a:	b29b      	uxth	r3, r3
 800ea8c:	4619      	mov	r1, r3
 800ea8e:	4610      	mov	r0, r2
 800ea90:	f7fa f818 	bl	8008ac4 <pbuf_realloc>

    /* per section 4.4.4, broadcast DECLINE messages */
    udp_sendto_if_src(dhcp_pcb, dhcp->p_out, IP_ADDR_BROADCAST, DHCP_SERVER_PORT, netif, IP4_ADDR_ANY);
 800ea94:	4b16      	ldr	r3, [pc, #88]	; (800eaf0 <dhcp_decline+0xc4>)
 800ea96:	6818      	ldr	r0, [r3, #0]
 800ea98:	68fb      	ldr	r3, [r7, #12]
 800ea9a:	68d9      	ldr	r1, [r3, #12]
 800ea9c:	4b15      	ldr	r3, [pc, #84]	; (800eaf4 <dhcp_decline+0xc8>)
 800ea9e:	9301      	str	r3, [sp, #4]
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	9300      	str	r3, [sp, #0]
 800eaa4:	2343      	movs	r3, #67	; 0x43
 800eaa6:	4a14      	ldr	r2, [pc, #80]	; (800eaf8 <dhcp_decline+0xcc>)
 800eaa8:	f7ff f9f8 	bl	800de9c <udp_sendto_if_src>
    dhcp_delete_msg(dhcp);
 800eaac:	68f8      	ldr	r0, [r7, #12]
 800eaae:	f001 f9d5 	bl	800fe5c <dhcp_delete_msg>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_decline: BACKING OFF\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
      ("dhcp_decline: could not allocate DHCP request\n"));
  }
  if (dhcp->tries < 255) {
 800eab2:	68fb      	ldr	r3, [r7, #12]
 800eab4:	7a9b      	ldrb	r3, [r3, #10]
 800eab6:	2bff      	cmp	r3, #255	; 0xff
 800eab8:	d005      	beq.n	800eac6 <dhcp_decline+0x9a>
    dhcp->tries++;
 800eaba:	68fb      	ldr	r3, [r7, #12]
 800eabc:	7a9b      	ldrb	r3, [r3, #10]
 800eabe:	3301      	adds	r3, #1
 800eac0:	b2da      	uxtb	r2, r3
 800eac2:	68fb      	ldr	r3, [r7, #12]
 800eac4:	729a      	strb	r2, [r3, #10]
  }
  msecs = 10*1000;
 800eac6:	f242 7310 	movw	r3, #10000	; 0x2710
 800eaca:	813b      	strh	r3, [r7, #8]
  dhcp->request_timeout = (msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS;
 800eacc:	893b      	ldrh	r3, [r7, #8]
 800eace:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 800ead2:	4a0a      	ldr	r2, [pc, #40]	; (800eafc <dhcp_decline+0xd0>)
 800ead4:	fb82 1203 	smull	r1, r2, r2, r3
 800ead8:	1152      	asrs	r2, r2, #5
 800eada:	17db      	asrs	r3, r3, #31
 800eadc:	1ad3      	subs	r3, r2, r3
 800eade:	b29a      	uxth	r2, r3
 800eae0:	68fb      	ldr	r3, [r7, #12]
 800eae2:	82da      	strh	r2, [r3, #22]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_decline(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 800eae4:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800eae8:	4618      	mov	r0, r3
 800eaea:	3710      	adds	r7, #16
 800eaec:	46bd      	mov	sp, r7
 800eaee:	bd80      	pop	{r7, pc}
 800eaf0:	20000280 	.word	0x20000280
 800eaf4:	0801773c 	.word	0x0801773c
 800eaf8:	08017740 	.word	0x08017740
 800eafc:	10624dd3 	.word	0x10624dd3

0800eb00 <dhcp_discover>:
 *
 * @param netif the netif under DHCP control
 */
static err_t
dhcp_discover(struct netif *netif)
{
 800eb00:	b580      	push	{r7, lr}
 800eb02:	b088      	sub	sp, #32
 800eb04:	af02      	add	r7, sp, #8
 800eb06:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	6a1b      	ldr	r3, [r3, #32]
 800eb0c:	613b      	str	r3, [r7, #16]
  err_t result = ERR_OK;
 800eb0e:	2300      	movs	r3, #0
 800eb10:	73fb      	strb	r3, [r7, #15]
  u16_t msecs;
  u8_t i;
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover()\n"));
  ip4_addr_set_any(&dhcp->offered_ip_addr);
 800eb12:	693b      	ldr	r3, [r7, #16]
 800eb14:	2200      	movs	r2, #0
 800eb16:	629a      	str	r2, [r3, #40]	; 0x28
  dhcp_set_state(dhcp, DHCP_STATE_SELECTING);
 800eb18:	2106      	movs	r1, #6
 800eb1a:	6938      	ldr	r0, [r7, #16]
 800eb1c:	f000 fbb6 	bl	800f28c <dhcp_set_state>
  /* create and initialize the DHCP message header */
  result = dhcp_create_msg(netif, dhcp, DHCP_DISCOVER);
 800eb20:	2201      	movs	r2, #1
 800eb22:	6939      	ldr	r1, [r7, #16]
 800eb24:	6878      	ldr	r0, [r7, #4]
 800eb26:	f001 f837 	bl	800fb98 <dhcp_create_msg>
 800eb2a:	4603      	mov	r3, r0
 800eb2c:	73fb      	strb	r3, [r7, #15]
  if (result == ERR_OK) {
 800eb2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800eb32:	2b00      	cmp	r3, #0
 800eb34:	d13b      	bne.n	800ebae <dhcp_discover+0xae>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: making request\n"));

    dhcp_option(dhcp, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 800eb36:	2202      	movs	r2, #2
 800eb38:	2139      	movs	r1, #57	; 0x39
 800eb3a:	6938      	ldr	r0, [r7, #16]
 800eb3c:	f000 fbc0 	bl	800f2c0 <dhcp_option>
    dhcp_option_short(dhcp, DHCP_MAX_MSG_LEN(netif));
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800eb44:	4619      	mov	r1, r3
 800eb46:	6938      	ldr	r0, [r7, #16]
 800eb48:	f000 fc1c 	bl	800f384 <dhcp_option_short>

    dhcp_option(dhcp, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 800eb4c:	2203      	movs	r2, #3
 800eb4e:	2137      	movs	r1, #55	; 0x37
 800eb50:	6938      	ldr	r0, [r7, #16]
 800eb52:	f000 fbb5 	bl	800f2c0 <dhcp_option>
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 800eb56:	2300      	movs	r3, #0
 800eb58:	75fb      	strb	r3, [r7, #23]
 800eb5a:	e009      	b.n	800eb70 <dhcp_discover+0x70>
      dhcp_option_byte(dhcp, dhcp_discover_request_options[i]);
 800eb5c:	7dfb      	ldrb	r3, [r7, #23]
 800eb5e:	4a29      	ldr	r2, [pc, #164]	; (800ec04 <dhcp_discover+0x104>)
 800eb60:	5cd3      	ldrb	r3, [r2, r3]
 800eb62:	4619      	mov	r1, r3
 800eb64:	6938      	ldr	r0, [r7, #16]
 800eb66:	f000 fbe5 	bl	800f334 <dhcp_option_byte>
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 800eb6a:	7dfb      	ldrb	r3, [r7, #23]
 800eb6c:	3301      	adds	r3, #1
 800eb6e:	75fb      	strb	r3, [r7, #23]
 800eb70:	7dfb      	ldrb	r3, [r7, #23]
 800eb72:	2b02      	cmp	r3, #2
 800eb74:	d9f2      	bls.n	800eb5c <dhcp_discover+0x5c>
    }
    dhcp_option_trailer(dhcp);
 800eb76:	6938      	ldr	r0, [r7, #16]
 800eb78:	f001 f9b2 	bl	800fee0 <dhcp_option_trailer>

    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: realloc()ing\n"));
    pbuf_realloc(dhcp->p_out, sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + dhcp->options_out_len);
 800eb7c:	693b      	ldr	r3, [r7, #16]
 800eb7e:	68da      	ldr	r2, [r3, #12]
 800eb80:	693b      	ldr	r3, [r7, #16]
 800eb82:	8a9b      	ldrh	r3, [r3, #20]
 800eb84:	33f0      	adds	r3, #240	; 0xf0
 800eb86:	b29b      	uxth	r3, r3
 800eb88:	4619      	mov	r1, r3
 800eb8a:	4610      	mov	r0, r2
 800eb8c:	f7f9 ff9a 	bl	8008ac4 <pbuf_realloc>

    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: sendto(DISCOVER, IP_ADDR_BROADCAST, DHCP_SERVER_PORT)\n"));
    udp_sendto_if_src(dhcp_pcb, dhcp->p_out, IP_ADDR_BROADCAST, DHCP_SERVER_PORT, netif, IP4_ADDR_ANY);
 800eb90:	4b1d      	ldr	r3, [pc, #116]	; (800ec08 <dhcp_discover+0x108>)
 800eb92:	6818      	ldr	r0, [r3, #0]
 800eb94:	693b      	ldr	r3, [r7, #16]
 800eb96:	68d9      	ldr	r1, [r3, #12]
 800eb98:	4b1c      	ldr	r3, [pc, #112]	; (800ec0c <dhcp_discover+0x10c>)
 800eb9a:	9301      	str	r3, [sp, #4]
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	9300      	str	r3, [sp, #0]
 800eba0:	2343      	movs	r3, #67	; 0x43
 800eba2:	4a1b      	ldr	r2, [pc, #108]	; (800ec10 <dhcp_discover+0x110>)
 800eba4:	f7ff f97a 	bl	800de9c <udp_sendto_if_src>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: deleting()ing\n"));
    dhcp_delete_msg(dhcp);
 800eba8:	6938      	ldr	r0, [r7, #16]
 800ebaa:	f001 f957 	bl	800fe5c <dhcp_delete_msg>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_discover: SELECTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_discover: could not allocate DHCP request\n"));
  }
  if (dhcp->tries < 255) {
 800ebae:	693b      	ldr	r3, [r7, #16]
 800ebb0:	7a9b      	ldrb	r3, [r3, #10]
 800ebb2:	2bff      	cmp	r3, #255	; 0xff
 800ebb4:	d005      	beq.n	800ebc2 <dhcp_discover+0xc2>
    dhcp->tries++;
 800ebb6:	693b      	ldr	r3, [r7, #16]
 800ebb8:	7a9b      	ldrb	r3, [r3, #10]
 800ebba:	3301      	adds	r3, #1
 800ebbc:	b2da      	uxtb	r2, r3
 800ebbe:	693b      	ldr	r3, [r7, #16]
 800ebc0:	729a      	strb	r2, [r3, #10]
  if (dhcp->tries >= LWIP_DHCP_AUTOIP_COOP_TRIES && dhcp->autoip_coop_state == DHCP_AUTOIP_COOP_STATE_OFF) {
    dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_ON;
    autoip_start(netif);
  }
#endif /* LWIP_DHCP_AUTOIP_COOP */
  msecs = (dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000;
 800ebc2:	693b      	ldr	r3, [r7, #16]
 800ebc4:	7a9b      	ldrb	r3, [r3, #10]
 800ebc6:	2b05      	cmp	r3, #5
 800ebc8:	d807      	bhi.n	800ebda <dhcp_discover+0xda>
 800ebca:	693b      	ldr	r3, [r7, #16]
 800ebcc:	7a9b      	ldrb	r3, [r3, #10]
 800ebce:	461a      	mov	r2, r3
 800ebd0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800ebd4:	4093      	lsls	r3, r2
 800ebd6:	b29b      	uxth	r3, r3
 800ebd8:	e001      	b.n	800ebde <dhcp_discover+0xde>
 800ebda:	f64e 2360 	movw	r3, #60000	; 0xea60
 800ebde:	81bb      	strh	r3, [r7, #12]
  dhcp->request_timeout = (msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS;
 800ebe0:	89bb      	ldrh	r3, [r7, #12]
 800ebe2:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 800ebe6:	4a0b      	ldr	r2, [pc, #44]	; (800ec14 <dhcp_discover+0x114>)
 800ebe8:	fb82 1203 	smull	r1, r2, r2, r3
 800ebec:	1152      	asrs	r2, r2, #5
 800ebee:	17db      	asrs	r3, r3, #31
 800ebf0:	1ad3      	subs	r3, r2, r3
 800ebf2:	b29a      	uxth	r2, r3
 800ebf4:	693b      	ldr	r3, [r7, #16]
 800ebf6:	82da      	strh	r2, [r3, #22]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_discover(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 800ebf8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ebfc:	4618      	mov	r0, r3
 800ebfe:	3718      	adds	r7, #24
 800ec00:	46bd      	mov	sp, r7
 800ec02:	bd80      	pop	{r7, pc}
 800ec04:	20000120 	.word	0x20000120
 800ec08:	20000280 	.word	0x20000280
 800ec0c:	0801773c 	.word	0x0801773c
 800ec10:	08017740 	.word	0x08017740
 800ec14:	10624dd3 	.word	0x10624dd3

0800ec18 <dhcp_bind>:
 *
 * @param netif network interface to bind to the offered address
 */
static void
dhcp_bind(struct netif *netif)
{
 800ec18:	b580      	push	{r7, lr}
 800ec1a:	b088      	sub	sp, #32
 800ec1c:	af00      	add	r7, sp, #0
 800ec1e:	6078      	str	r0, [r7, #4]
  u32_t timeout;
  struct dhcp *dhcp;
  ip4_addr_t sn_mask, gw_addr;
  LWIP_ERROR("dhcp_bind: netif != NULL", (netif != NULL), return;);
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	2b00      	cmp	r3, #0
 800ec24:	d107      	bne.n	800ec36 <dhcp_bind+0x1e>
 800ec26:	4b64      	ldr	r3, [pc, #400]	; (800edb8 <dhcp_bind+0x1a0>)
 800ec28:	f240 32fe 	movw	r2, #1022	; 0x3fe
 800ec2c:	4963      	ldr	r1, [pc, #396]	; (800edbc <dhcp_bind+0x1a4>)
 800ec2e:	4864      	ldr	r0, [pc, #400]	; (800edc0 <dhcp_bind+0x1a8>)
 800ec30:	f005 fd70 	bl	8014714 <iprintf>
 800ec34:	e0bc      	b.n	800edb0 <dhcp_bind+0x198>
  dhcp = netif_dhcp_data(netif);
 800ec36:	687b      	ldr	r3, [r7, #4]
 800ec38:	6a1b      	ldr	r3, [r3, #32]
 800ec3a:	61bb      	str	r3, [r7, #24]
  LWIP_ERROR("dhcp_bind: dhcp != NULL", (dhcp != NULL), return;);
 800ec3c:	69bb      	ldr	r3, [r7, #24]
 800ec3e:	2b00      	cmp	r3, #0
 800ec40:	d107      	bne.n	800ec52 <dhcp_bind+0x3a>
 800ec42:	4b5d      	ldr	r3, [pc, #372]	; (800edb8 <dhcp_bind+0x1a0>)
 800ec44:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800ec48:	495e      	ldr	r1, [pc, #376]	; (800edc4 <dhcp_bind+0x1ac>)
 800ec4a:	485d      	ldr	r0, [pc, #372]	; (800edc0 <dhcp_bind+0x1a8>)
 800ec4c:	f005 fd62 	bl	8014714 <iprintf>
 800ec50:	e0ae      	b.n	800edb0 <dhcp_bind+0x198>
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(netif=%p) %c%c%"U16_F"\n", (void*)netif, netif->name[0], netif->name[1], (u16_t)netif->num));

  /* reset time used of lease */
  dhcp->lease_used = 0;
 800ec52:	69bb      	ldr	r3, [r7, #24]
 800ec54:	2200      	movs	r2, #0
 800ec56:	841a      	strh	r2, [r3, #32]

  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 800ec58:	69bb      	ldr	r3, [r7, #24]
 800ec5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ec5c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ec60:	d019      	beq.n	800ec96 <dhcp_bind+0x7e>
     /* set renewal period timer */
     LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t0 renewal timer %"U32_F" secs\n", dhcp->offered_t0_lease));
     timeout = (dhcp->offered_t0_lease + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 800ec62:	69bb      	ldr	r3, [r7, #24]
 800ec64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ec66:	331e      	adds	r3, #30
 800ec68:	4a57      	ldr	r2, [pc, #348]	; (800edc8 <dhcp_bind+0x1b0>)
 800ec6a:	fba2 2303 	umull	r2, r3, r2, r3
 800ec6e:	095b      	lsrs	r3, r3, #5
 800ec70:	61fb      	str	r3, [r7, #28]
     if (timeout > 0xffff) {
 800ec72:	69fb      	ldr	r3, [r7, #28]
 800ec74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ec78:	d302      	bcc.n	800ec80 <dhcp_bind+0x68>
       timeout = 0xffff;
 800ec7a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ec7e:	61fb      	str	r3, [r7, #28]
     }
     dhcp->t0_timeout = (u16_t)timeout;
 800ec80:	69fb      	ldr	r3, [r7, #28]
 800ec82:	b29a      	uxth	r2, r3
 800ec84:	69bb      	ldr	r3, [r7, #24]
 800ec86:	845a      	strh	r2, [r3, #34]	; 0x22
     if (dhcp->t0_timeout == 0) {
 800ec88:	69bb      	ldr	r3, [r7, #24]
 800ec8a:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800ec8c:	2b00      	cmp	r3, #0
 800ec8e:	d102      	bne.n	800ec96 <dhcp_bind+0x7e>
       dhcp->t0_timeout = 1;
 800ec90:	69bb      	ldr	r3, [r7, #24]
 800ec92:	2201      	movs	r2, #1
 800ec94:	845a      	strh	r2, [r3, #34]	; 0x22
     }
     LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t0_lease*1000));
  }

  /* temporary DHCP lease? */
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 800ec96:	69bb      	ldr	r3, [r7, #24]
 800ec98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ec9a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ec9e:	d01d      	beq.n	800ecdc <dhcp_bind+0xc4>
    /* set renewal period timer */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t1 renewal timer %"U32_F" secs\n", dhcp->offered_t1_renew));
    timeout = (dhcp->offered_t1_renew + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 800eca0:	69bb      	ldr	r3, [r7, #24]
 800eca2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eca4:	331e      	adds	r3, #30
 800eca6:	4a48      	ldr	r2, [pc, #288]	; (800edc8 <dhcp_bind+0x1b0>)
 800eca8:	fba2 2303 	umull	r2, r3, r2, r3
 800ecac:	095b      	lsrs	r3, r3, #5
 800ecae:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 800ecb0:	69fb      	ldr	r3, [r7, #28]
 800ecb2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ecb6:	d302      	bcc.n	800ecbe <dhcp_bind+0xa6>
      timeout = 0xffff;
 800ecb8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ecbc:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t1_timeout = (u16_t)timeout;
 800ecbe:	69fb      	ldr	r3, [r7, #28]
 800ecc0:	b29a      	uxth	r2, r3
 800ecc2:	69bb      	ldr	r3, [r7, #24]
 800ecc4:	831a      	strh	r2, [r3, #24]
    if (dhcp->t1_timeout == 0) {
 800ecc6:	69bb      	ldr	r3, [r7, #24]
 800ecc8:	8b1b      	ldrh	r3, [r3, #24]
 800ecca:	2b00      	cmp	r3, #0
 800eccc:	d102      	bne.n	800ecd4 <dhcp_bind+0xbc>
      dhcp->t1_timeout = 1;
 800ecce:	69bb      	ldr	r3, [r7, #24]
 800ecd0:	2201      	movs	r2, #1
 800ecd2:	831a      	strh	r2, [r3, #24]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t1_renew*1000));
    dhcp->t1_renew_time = dhcp->t1_timeout;
 800ecd4:	69bb      	ldr	r3, [r7, #24]
 800ecd6:	8b1a      	ldrh	r2, [r3, #24]
 800ecd8:	69bb      	ldr	r3, [r7, #24]
 800ecda:	839a      	strh	r2, [r3, #28]
  }
  /* set renewal period timer */
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 800ecdc:	69bb      	ldr	r3, [r7, #24]
 800ecde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ece0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ece4:	d01d      	beq.n	800ed22 <dhcp_bind+0x10a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t2 rebind timer %"U32_F" secs\n", dhcp->offered_t2_rebind));
    timeout = (dhcp->offered_t2_rebind + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 800ece6:	69bb      	ldr	r3, [r7, #24]
 800ece8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ecea:	331e      	adds	r3, #30
 800ecec:	4a36      	ldr	r2, [pc, #216]	; (800edc8 <dhcp_bind+0x1b0>)
 800ecee:	fba2 2303 	umull	r2, r3, r2, r3
 800ecf2:	095b      	lsrs	r3, r3, #5
 800ecf4:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 800ecf6:	69fb      	ldr	r3, [r7, #28]
 800ecf8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ecfc:	d302      	bcc.n	800ed04 <dhcp_bind+0xec>
      timeout = 0xffff;
 800ecfe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ed02:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t2_timeout = (u16_t)timeout;
 800ed04:	69fb      	ldr	r3, [r7, #28]
 800ed06:	b29a      	uxth	r2, r3
 800ed08:	69bb      	ldr	r3, [r7, #24]
 800ed0a:	835a      	strh	r2, [r3, #26]
    if (dhcp->t2_timeout == 0) {
 800ed0c:	69bb      	ldr	r3, [r7, #24]
 800ed0e:	8b5b      	ldrh	r3, [r3, #26]
 800ed10:	2b00      	cmp	r3, #0
 800ed12:	d102      	bne.n	800ed1a <dhcp_bind+0x102>
      dhcp->t2_timeout = 1;
 800ed14:	69bb      	ldr	r3, [r7, #24]
 800ed16:	2201      	movs	r2, #1
 800ed18:	835a      	strh	r2, [r3, #26]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t2_rebind*1000));
    dhcp->t2_rebind_time = dhcp->t2_timeout;
 800ed1a:	69bb      	ldr	r3, [r7, #24]
 800ed1c:	8b5a      	ldrh	r2, [r3, #26]
 800ed1e:	69bb      	ldr	r3, [r7, #24]
 800ed20:	83da      	strh	r2, [r3, #30]
  }

  /* If we have sub 1 minute lease, t2 and t1 will kick in at the same time. */
  if ((dhcp->t1_timeout >= dhcp->t2_timeout) && (dhcp->t2_timeout > 0)) {
 800ed22:	69bb      	ldr	r3, [r7, #24]
 800ed24:	8b1a      	ldrh	r2, [r3, #24]
 800ed26:	69bb      	ldr	r3, [r7, #24]
 800ed28:	8b5b      	ldrh	r3, [r3, #26]
 800ed2a:	429a      	cmp	r2, r3
 800ed2c:	d306      	bcc.n	800ed3c <dhcp_bind+0x124>
 800ed2e:	69bb      	ldr	r3, [r7, #24]
 800ed30:	8b5b      	ldrh	r3, [r3, #26]
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	d002      	beq.n	800ed3c <dhcp_bind+0x124>
    dhcp->t1_timeout = 0;
 800ed36:	69bb      	ldr	r3, [r7, #24]
 800ed38:	2200      	movs	r2, #0
 800ed3a:	831a      	strh	r2, [r3, #24]
  }

  if (dhcp->subnet_mask_given) {
 800ed3c:	69bb      	ldr	r3, [r7, #24]
 800ed3e:	7adb      	ldrb	r3, [r3, #11]
 800ed40:	2b00      	cmp	r3, #0
 800ed42:	d003      	beq.n	800ed4c <dhcp_bind+0x134>
    /* copy offered network mask */
    ip4_addr_copy(sn_mask, dhcp->offered_sn_mask);
 800ed44:	69bb      	ldr	r3, [r7, #24]
 800ed46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ed48:	613b      	str	r3, [r7, #16]
 800ed4a:	e014      	b.n	800ed76 <dhcp_bind+0x15e>
  } else {
    /* subnet mask not given, choose a safe subnet mask given the network class */
    u8_t first_octet = ip4_addr1(&dhcp->offered_ip_addr);
 800ed4c:	69bb      	ldr	r3, [r7, #24]
 800ed4e:	3328      	adds	r3, #40	; 0x28
 800ed50:	781b      	ldrb	r3, [r3, #0]
 800ed52:	75fb      	strb	r3, [r7, #23]
    if (first_octet <= 127) {
 800ed54:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ed58:	2b00      	cmp	r3, #0
 800ed5a:	db02      	blt.n	800ed62 <dhcp_bind+0x14a>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xff000000UL));
 800ed5c:	23ff      	movs	r3, #255	; 0xff
 800ed5e:	613b      	str	r3, [r7, #16]
 800ed60:	e009      	b.n	800ed76 <dhcp_bind+0x15e>
    } else if (first_octet >= 192) {
 800ed62:	7dfb      	ldrb	r3, [r7, #23]
 800ed64:	2bbf      	cmp	r3, #191	; 0xbf
 800ed66:	d903      	bls.n	800ed70 <dhcp_bind+0x158>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffffff00UL));
 800ed68:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 800ed6c:	613b      	str	r3, [r7, #16]
 800ed6e:	e002      	b.n	800ed76 <dhcp_bind+0x15e>
    } else {
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffff0000UL));
 800ed70:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ed74:	613b      	str	r3, [r7, #16]
    }
  }

  ip4_addr_copy(gw_addr, dhcp->offered_gw_addr);
 800ed76:	69bb      	ldr	r3, [r7, #24]
 800ed78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ed7a:	60fb      	str	r3, [r7, #12]
  /* gateway address not given? */
  if (ip4_addr_isany_val(gw_addr)) {
 800ed7c:	68fb      	ldr	r3, [r7, #12]
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	d108      	bne.n	800ed94 <dhcp_bind+0x17c>
    /* copy network address */
    ip4_addr_get_network(&gw_addr, &dhcp->offered_ip_addr, &sn_mask);
 800ed82:	69bb      	ldr	r3, [r7, #24]
 800ed84:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ed86:	693b      	ldr	r3, [r7, #16]
 800ed88:	4013      	ands	r3, r2
 800ed8a:	60fb      	str	r3, [r7, #12]
    /* use first host address on network as gateway */
    ip4_addr_set_u32(&gw_addr, ip4_addr_get_u32(&gw_addr) | PP_HTONL(0x00000001UL));
 800ed8c:	68fb      	ldr	r3, [r7, #12]
 800ed8e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800ed92:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_bind(): IP: 0x%08"X32_F" SN: 0x%08"X32_F" GW: 0x%08"X32_F"\n",
    ip4_addr_get_u32(&dhcp->offered_ip_addr), ip4_addr_get_u32(&sn_mask), ip4_addr_get_u32(&gw_addr)));
  /* netif is now bound to DHCP leased address - set this before assigning the address
     to ensure the callback can use dhcp_supplied_address() */
  dhcp_set_state(dhcp, DHCP_STATE_BOUND);
 800ed94:	210a      	movs	r1, #10
 800ed96:	69b8      	ldr	r0, [r7, #24]
 800ed98:	f000 fa78 	bl	800f28c <dhcp_set_state>

  netif_set_addr(netif, &dhcp->offered_ip_addr, &sn_mask, &gw_addr);
 800ed9c:	69bb      	ldr	r3, [r7, #24]
 800ed9e:	f103 0128 	add.w	r1, r3, #40	; 0x28
 800eda2:	f107 030c 	add.w	r3, r7, #12
 800eda6:	f107 0210 	add.w	r2, r7, #16
 800edaa:	6878      	ldr	r0, [r7, #4]
 800edac:	f7f9 fb7e 	bl	80084ac <netif_set_addr>
  /* interface is used by routing now that an address is set */
}
 800edb0:	3720      	adds	r7, #32
 800edb2:	46bd      	mov	sp, r7
 800edb4:	bd80      	pop	{r7, pc}
 800edb6:	bf00      	nop
 800edb8:	080169f4 	.word	0x080169f4
 800edbc:	08016b34 	.word	0x08016b34
 800edc0:	08016a54 	.word	0x08016a54
 800edc4:	08016b50 	.word	0x08016b50
 800edc8:	88888889 	.word	0x88888889

0800edcc <dhcp_renew>:
 *
 * @param netif network interface which must renew its lease
 */
err_t
dhcp_renew(struct netif *netif)
{
 800edcc:	b580      	push	{r7, lr}
 800edce:	b088      	sub	sp, #32
 800edd0:	af02      	add	r7, sp, #8
 800edd2:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	6a1b      	ldr	r3, [r3, #32]
 800edd8:	613b      	str	r3, [r7, #16]
  err_t result;
  u16_t msecs;
  u8_t i;
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_renew()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_RENEWING);
 800edda:	2105      	movs	r1, #5
 800eddc:	6938      	ldr	r0, [r7, #16]
 800edde:	f000 fa55 	bl	800f28c <dhcp_set_state>

  /* create and initialize the DHCP message header */
  result = dhcp_create_msg(netif, dhcp, DHCP_REQUEST);
 800ede2:	2203      	movs	r2, #3
 800ede4:	6939      	ldr	r1, [r7, #16]
 800ede6:	6878      	ldr	r0, [r7, #4]
 800ede8:	f000 fed6 	bl	800fb98 <dhcp_create_msg>
 800edec:	4603      	mov	r3, r0
 800edee:	73fb      	strb	r3, [r7, #15]
  if (result == ERR_OK) {
 800edf0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800edf4:	2b00      	cmp	r3, #0
 800edf6:	d13b      	bne.n	800ee70 <dhcp_renew+0xa4>
    dhcp_option(dhcp, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 800edf8:	2202      	movs	r2, #2
 800edfa:	2139      	movs	r1, #57	; 0x39
 800edfc:	6938      	ldr	r0, [r7, #16]
 800edfe:	f000 fa5f 	bl	800f2c0 <dhcp_option>
    dhcp_option_short(dhcp, DHCP_MAX_MSG_LEN(netif));
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ee06:	4619      	mov	r1, r3
 800ee08:	6938      	ldr	r0, [r7, #16]
 800ee0a:	f000 fabb 	bl	800f384 <dhcp_option_short>

    dhcp_option(dhcp, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 800ee0e:	2203      	movs	r2, #3
 800ee10:	2137      	movs	r1, #55	; 0x37
 800ee12:	6938      	ldr	r0, [r7, #16]
 800ee14:	f000 fa54 	bl	800f2c0 <dhcp_option>
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 800ee18:	2300      	movs	r3, #0
 800ee1a:	75fb      	strb	r3, [r7, #23]
 800ee1c:	e009      	b.n	800ee32 <dhcp_renew+0x66>
      dhcp_option_byte(dhcp, dhcp_discover_request_options[i]);
 800ee1e:	7dfb      	ldrb	r3, [r7, #23]
 800ee20:	4a2a      	ldr	r2, [pc, #168]	; (800eecc <dhcp_renew+0x100>)
 800ee22:	5cd3      	ldrb	r3, [r2, r3]
 800ee24:	4619      	mov	r1, r3
 800ee26:	6938      	ldr	r0, [r7, #16]
 800ee28:	f000 fa84 	bl	800f334 <dhcp_option_byte>
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 800ee2c:	7dfb      	ldrb	r3, [r7, #23]
 800ee2e:	3301      	adds	r3, #1
 800ee30:	75fb      	strb	r3, [r7, #23]
 800ee32:	7dfb      	ldrb	r3, [r7, #23]
 800ee34:	2b02      	cmp	r3, #2
 800ee36:	d9f2      	bls.n	800ee1e <dhcp_renew+0x52>
#if LWIP_NETIF_HOSTNAME
    dhcp_option_hostname(dhcp, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    /* append DHCP message trailer */
    dhcp_option_trailer(dhcp);
 800ee38:	6938      	ldr	r0, [r7, #16]
 800ee3a:	f001 f851 	bl	800fee0 <dhcp_option_trailer>

    pbuf_realloc(dhcp->p_out, sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + dhcp->options_out_len);
 800ee3e:	693b      	ldr	r3, [r7, #16]
 800ee40:	68da      	ldr	r2, [r3, #12]
 800ee42:	693b      	ldr	r3, [r7, #16]
 800ee44:	8a9b      	ldrh	r3, [r3, #20]
 800ee46:	33f0      	adds	r3, #240	; 0xf0
 800ee48:	b29b      	uxth	r3, r3
 800ee4a:	4619      	mov	r1, r3
 800ee4c:	4610      	mov	r0, r2
 800ee4e:	f7f9 fe39 	bl	8008ac4 <pbuf_realloc>

    udp_sendto_if(dhcp_pcb, dhcp->p_out, &dhcp->server_ip_addr, DHCP_SERVER_PORT, netif);
 800ee52:	4b1f      	ldr	r3, [pc, #124]	; (800eed0 <dhcp_renew+0x104>)
 800ee54:	6818      	ldr	r0, [r3, #0]
 800ee56:	693b      	ldr	r3, [r7, #16]
 800ee58:	68d9      	ldr	r1, [r3, #12]
 800ee5a:	693b      	ldr	r3, [r7, #16]
 800ee5c:	f103 0224 	add.w	r2, r3, #36	; 0x24
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	9300      	str	r3, [sp, #0]
 800ee64:	2343      	movs	r3, #67	; 0x43
 800ee66:	f7fe ffdb 	bl	800de20 <udp_sendto_if>
    dhcp_delete_msg(dhcp);
 800ee6a:	6938      	ldr	r0, [r7, #16]
 800ee6c:	f000 fff6 	bl	800fe5c <dhcp_delete_msg>

    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_renew: RENEWING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_renew: could not allocate DHCP request\n"));
  }
  if (dhcp->tries < 255) {
 800ee70:	693b      	ldr	r3, [r7, #16]
 800ee72:	7a9b      	ldrb	r3, [r3, #10]
 800ee74:	2bff      	cmp	r3, #255	; 0xff
 800ee76:	d005      	beq.n	800ee84 <dhcp_renew+0xb8>
    dhcp->tries++;
 800ee78:	693b      	ldr	r3, [r7, #16]
 800ee7a:	7a9b      	ldrb	r3, [r3, #10]
 800ee7c:	3301      	adds	r3, #1
 800ee7e:	b2da      	uxtb	r2, r3
 800ee80:	693b      	ldr	r3, [r7, #16]
 800ee82:	729a      	strb	r2, [r3, #10]
  }
  /* back-off on retries, but to a maximum of 20 seconds */
  msecs = dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000;
 800ee84:	693b      	ldr	r3, [r7, #16]
 800ee86:	7a9b      	ldrb	r3, [r3, #10]
 800ee88:	2b09      	cmp	r3, #9
 800ee8a:	d80a      	bhi.n	800eea2 <dhcp_renew+0xd6>
 800ee8c:	693b      	ldr	r3, [r7, #16]
 800ee8e:	7a9b      	ldrb	r3, [r3, #10]
 800ee90:	b29b      	uxth	r3, r3
 800ee92:	461a      	mov	r2, r3
 800ee94:	0152      	lsls	r2, r2, #5
 800ee96:	1ad2      	subs	r2, r2, r3
 800ee98:	0092      	lsls	r2, r2, #2
 800ee9a:	4413      	add	r3, r2
 800ee9c:	011b      	lsls	r3, r3, #4
 800ee9e:	b29b      	uxth	r3, r3
 800eea0:	e001      	b.n	800eea6 <dhcp_renew+0xda>
 800eea2:	f644 6320 	movw	r3, #20000	; 0x4e20
 800eea6:	81bb      	strh	r3, [r7, #12]
  dhcp->request_timeout = (msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS;
 800eea8:	89bb      	ldrh	r3, [r7, #12]
 800eeaa:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 800eeae:	4a09      	ldr	r2, [pc, #36]	; (800eed4 <dhcp_renew+0x108>)
 800eeb0:	fb82 1203 	smull	r1, r2, r2, r3
 800eeb4:	1152      	asrs	r2, r2, #5
 800eeb6:	17db      	asrs	r3, r3, #31
 800eeb8:	1ad3      	subs	r3, r2, r3
 800eeba:	b29a      	uxth	r2, r3
 800eebc:	693b      	ldr	r3, [r7, #16]
 800eebe:	82da      	strh	r2, [r3, #22]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_renew(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 800eec0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800eec4:	4618      	mov	r0, r3
 800eec6:	3718      	adds	r7, #24
 800eec8:	46bd      	mov	sp, r7
 800eeca:	bd80      	pop	{r7, pc}
 800eecc:	20000120 	.word	0x20000120
 800eed0:	20000280 	.word	0x20000280
 800eed4:	10624dd3 	.word	0x10624dd3

0800eed8 <dhcp_rebind>:
 *
 * @param netif network interface which must rebind with a DHCP server
 */
static err_t
dhcp_rebind(struct netif *netif)
{
 800eed8:	b580      	push	{r7, lr}
 800eeda:	b088      	sub	sp, #32
 800eedc:	af02      	add	r7, sp, #8
 800eede:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	6a1b      	ldr	r3, [r3, #32]
 800eee4:	613b      	str	r3, [r7, #16]
  err_t result;
  u16_t msecs;
  u8_t i;
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_REBINDING);
 800eee6:	2104      	movs	r1, #4
 800eee8:	6938      	ldr	r0, [r7, #16]
 800eeea:	f000 f9cf 	bl	800f28c <dhcp_set_state>

  /* create and initialize the DHCP message header */
  result = dhcp_create_msg(netif, dhcp, DHCP_REQUEST);
 800eeee:	2203      	movs	r2, #3
 800eef0:	6939      	ldr	r1, [r7, #16]
 800eef2:	6878      	ldr	r0, [r7, #4]
 800eef4:	f000 fe50 	bl	800fb98 <dhcp_create_msg>
 800eef8:	4603      	mov	r3, r0
 800eefa:	73fb      	strb	r3, [r7, #15]
  if (result == ERR_OK) {
 800eefc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ef00:	2b00      	cmp	r3, #0
 800ef02:	d139      	bne.n	800ef78 <dhcp_rebind+0xa0>
    dhcp_option(dhcp, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 800ef04:	2202      	movs	r2, #2
 800ef06:	2139      	movs	r1, #57	; 0x39
 800ef08:	6938      	ldr	r0, [r7, #16]
 800ef0a:	f000 f9d9 	bl	800f2c0 <dhcp_option>
    dhcp_option_short(dhcp, DHCP_MAX_MSG_LEN(netif));
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ef12:	4619      	mov	r1, r3
 800ef14:	6938      	ldr	r0, [r7, #16]
 800ef16:	f000 fa35 	bl	800f384 <dhcp_option_short>

    dhcp_option(dhcp, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 800ef1a:	2203      	movs	r2, #3
 800ef1c:	2137      	movs	r1, #55	; 0x37
 800ef1e:	6938      	ldr	r0, [r7, #16]
 800ef20:	f000 f9ce 	bl	800f2c0 <dhcp_option>
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 800ef24:	2300      	movs	r3, #0
 800ef26:	75fb      	strb	r3, [r7, #23]
 800ef28:	e009      	b.n	800ef3e <dhcp_rebind+0x66>
      dhcp_option_byte(dhcp, dhcp_discover_request_options[i]);
 800ef2a:	7dfb      	ldrb	r3, [r7, #23]
 800ef2c:	4a29      	ldr	r2, [pc, #164]	; (800efd4 <dhcp_rebind+0xfc>)
 800ef2e:	5cd3      	ldrb	r3, [r2, r3]
 800ef30:	4619      	mov	r1, r3
 800ef32:	6938      	ldr	r0, [r7, #16]
 800ef34:	f000 f9fe 	bl	800f334 <dhcp_option_byte>
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 800ef38:	7dfb      	ldrb	r3, [r7, #23]
 800ef3a:	3301      	adds	r3, #1
 800ef3c:	75fb      	strb	r3, [r7, #23]
 800ef3e:	7dfb      	ldrb	r3, [r7, #23]
 800ef40:	2b02      	cmp	r3, #2
 800ef42:	d9f2      	bls.n	800ef2a <dhcp_rebind+0x52>

#if LWIP_NETIF_HOSTNAME
    dhcp_option_hostname(dhcp, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    dhcp_option_trailer(dhcp);
 800ef44:	6938      	ldr	r0, [r7, #16]
 800ef46:	f000 ffcb 	bl	800fee0 <dhcp_option_trailer>

    pbuf_realloc(dhcp->p_out, sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + dhcp->options_out_len);
 800ef4a:	693b      	ldr	r3, [r7, #16]
 800ef4c:	68da      	ldr	r2, [r3, #12]
 800ef4e:	693b      	ldr	r3, [r7, #16]
 800ef50:	8a9b      	ldrh	r3, [r3, #20]
 800ef52:	33f0      	adds	r3, #240	; 0xf0
 800ef54:	b29b      	uxth	r3, r3
 800ef56:	4619      	mov	r1, r3
 800ef58:	4610      	mov	r0, r2
 800ef5a:	f7f9 fdb3 	bl	8008ac4 <pbuf_realloc>

    /* broadcast to server */
    udp_sendto_if(dhcp_pcb, dhcp->p_out, IP_ADDR_BROADCAST, DHCP_SERVER_PORT, netif);
 800ef5e:	4b1e      	ldr	r3, [pc, #120]	; (800efd8 <dhcp_rebind+0x100>)
 800ef60:	6818      	ldr	r0, [r3, #0]
 800ef62:	693b      	ldr	r3, [r7, #16]
 800ef64:	68d9      	ldr	r1, [r3, #12]
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	9300      	str	r3, [sp, #0]
 800ef6a:	2343      	movs	r3, #67	; 0x43
 800ef6c:	4a1b      	ldr	r2, [pc, #108]	; (800efdc <dhcp_rebind+0x104>)
 800ef6e:	f7fe ff57 	bl	800de20 <udp_sendto_if>
    dhcp_delete_msg(dhcp);
 800ef72:	6938      	ldr	r0, [r7, #16]
 800ef74:	f000 ff72 	bl	800fe5c <dhcp_delete_msg>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind: REBINDING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_rebind: could not allocate DHCP request\n"));
  }
  if (dhcp->tries < 255) {
 800ef78:	693b      	ldr	r3, [r7, #16]
 800ef7a:	7a9b      	ldrb	r3, [r3, #10]
 800ef7c:	2bff      	cmp	r3, #255	; 0xff
 800ef7e:	d005      	beq.n	800ef8c <dhcp_rebind+0xb4>
    dhcp->tries++;
 800ef80:	693b      	ldr	r3, [r7, #16]
 800ef82:	7a9b      	ldrb	r3, [r3, #10]
 800ef84:	3301      	adds	r3, #1
 800ef86:	b2da      	uxtb	r2, r3
 800ef88:	693b      	ldr	r3, [r7, #16]
 800ef8a:	729a      	strb	r2, [r3, #10]
  }
  msecs = dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000;
 800ef8c:	693b      	ldr	r3, [r7, #16]
 800ef8e:	7a9b      	ldrb	r3, [r3, #10]
 800ef90:	2b09      	cmp	r3, #9
 800ef92:	d80a      	bhi.n	800efaa <dhcp_rebind+0xd2>
 800ef94:	693b      	ldr	r3, [r7, #16]
 800ef96:	7a9b      	ldrb	r3, [r3, #10]
 800ef98:	b29b      	uxth	r3, r3
 800ef9a:	461a      	mov	r2, r3
 800ef9c:	0152      	lsls	r2, r2, #5
 800ef9e:	1ad2      	subs	r2, r2, r3
 800efa0:	0092      	lsls	r2, r2, #2
 800efa2:	4413      	add	r3, r2
 800efa4:	00db      	lsls	r3, r3, #3
 800efa6:	b29b      	uxth	r3, r3
 800efa8:	e001      	b.n	800efae <dhcp_rebind+0xd6>
 800efaa:	f242 7310 	movw	r3, #10000	; 0x2710
 800efae:	81bb      	strh	r3, [r7, #12]
  dhcp->request_timeout = (msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS;
 800efb0:	89bb      	ldrh	r3, [r7, #12]
 800efb2:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 800efb6:	4a0a      	ldr	r2, [pc, #40]	; (800efe0 <dhcp_rebind+0x108>)
 800efb8:	fb82 1203 	smull	r1, r2, r2, r3
 800efbc:	1152      	asrs	r2, r2, #5
 800efbe:	17db      	asrs	r3, r3, #31
 800efc0:	1ad3      	subs	r3, r2, r3
 800efc2:	b29a      	uxth	r2, r3
 800efc4:	693b      	ldr	r3, [r7, #16]
 800efc6:	82da      	strh	r2, [r3, #22]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 800efc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800efcc:	4618      	mov	r0, r3
 800efce:	3718      	adds	r7, #24
 800efd0:	46bd      	mov	sp, r7
 800efd2:	bd80      	pop	{r7, pc}
 800efd4:	20000120 	.word	0x20000120
 800efd8:	20000280 	.word	0x20000280
 800efdc:	08017740 	.word	0x08017740
 800efe0:	10624dd3 	.word	0x10624dd3

0800efe4 <dhcp_reboot>:
 *
 * @param netif network interface which must reboot
 */
static err_t
dhcp_reboot(struct netif *netif)
{
 800efe4:	b580      	push	{r7, lr}
 800efe6:	b088      	sub	sp, #32
 800efe8:	af02      	add	r7, sp, #8
 800efea:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	6a1b      	ldr	r3, [r3, #32]
 800eff0:	613b      	str	r3, [r7, #16]
  err_t result;
  u16_t msecs;
  u8_t i;
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_REBOOTING);
 800eff2:	2103      	movs	r1, #3
 800eff4:	6938      	ldr	r0, [r7, #16]
 800eff6:	f000 f949 	bl	800f28c <dhcp_set_state>

  /* create and initialize the DHCP message header */
  result = dhcp_create_msg(netif, dhcp, DHCP_REQUEST);
 800effa:	2203      	movs	r2, #3
 800effc:	6939      	ldr	r1, [r7, #16]
 800effe:	6878      	ldr	r0, [r7, #4]
 800f000:	f000 fdca 	bl	800fb98 <dhcp_create_msg>
 800f004:	4603      	mov	r3, r0
 800f006:	73fb      	strb	r3, [r7, #15]
  if (result == ERR_OK) {
 800f008:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f00c:	2b00      	cmp	r3, #0
 800f00e:	d147      	bne.n	800f0a0 <dhcp_reboot+0xbc>
    dhcp_option(dhcp, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 800f010:	2202      	movs	r2, #2
 800f012:	2139      	movs	r1, #57	; 0x39
 800f014:	6938      	ldr	r0, [r7, #16]
 800f016:	f000 f953 	bl	800f2c0 <dhcp_option>
    dhcp_option_short(dhcp, DHCP_MAX_MSG_LEN_MIN_REQUIRED);
 800f01a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800f01e:	6938      	ldr	r0, [r7, #16]
 800f020:	f000 f9b0 	bl	800f384 <dhcp_option_short>

    dhcp_option(dhcp, DHCP_OPTION_REQUESTED_IP, 4);
 800f024:	2204      	movs	r2, #4
 800f026:	2132      	movs	r1, #50	; 0x32
 800f028:	6938      	ldr	r0, [r7, #16]
 800f02a:	f000 f949 	bl	800f2c0 <dhcp_option>
    dhcp_option_long(dhcp, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 800f02e:	693b      	ldr	r3, [r7, #16]
 800f030:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f032:	4618      	mov	r0, r3
 800f034:	f7f8 fdc0 	bl	8007bb8 <lwip_htonl>
 800f038:	4603      	mov	r3, r0
 800f03a:	4619      	mov	r1, r3
 800f03c:	6938      	ldr	r0, [r7, #16]
 800f03e:	f000 f9db 	bl	800f3f8 <dhcp_option_long>

    dhcp_option(dhcp, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 800f042:	2203      	movs	r2, #3
 800f044:	2137      	movs	r1, #55	; 0x37
 800f046:	6938      	ldr	r0, [r7, #16]
 800f048:	f000 f93a 	bl	800f2c0 <dhcp_option>
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 800f04c:	2300      	movs	r3, #0
 800f04e:	75fb      	strb	r3, [r7, #23]
 800f050:	e009      	b.n	800f066 <dhcp_reboot+0x82>
      dhcp_option_byte(dhcp, dhcp_discover_request_options[i]);
 800f052:	7dfb      	ldrb	r3, [r7, #23]
 800f054:	4a29      	ldr	r2, [pc, #164]	; (800f0fc <dhcp_reboot+0x118>)
 800f056:	5cd3      	ldrb	r3, [r2, r3]
 800f058:	4619      	mov	r1, r3
 800f05a:	6938      	ldr	r0, [r7, #16]
 800f05c:	f000 f96a 	bl	800f334 <dhcp_option_byte>
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 800f060:	7dfb      	ldrb	r3, [r7, #23]
 800f062:	3301      	adds	r3, #1
 800f064:	75fb      	strb	r3, [r7, #23]
 800f066:	7dfb      	ldrb	r3, [r7, #23]
 800f068:	2b02      	cmp	r3, #2
 800f06a:	d9f2      	bls.n	800f052 <dhcp_reboot+0x6e>
    }

    dhcp_option_trailer(dhcp);
 800f06c:	6938      	ldr	r0, [r7, #16]
 800f06e:	f000 ff37 	bl	800fee0 <dhcp_option_trailer>

    pbuf_realloc(dhcp->p_out, sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + dhcp->options_out_len);
 800f072:	693b      	ldr	r3, [r7, #16]
 800f074:	68da      	ldr	r2, [r3, #12]
 800f076:	693b      	ldr	r3, [r7, #16]
 800f078:	8a9b      	ldrh	r3, [r3, #20]
 800f07a:	33f0      	adds	r3, #240	; 0xf0
 800f07c:	b29b      	uxth	r3, r3
 800f07e:	4619      	mov	r1, r3
 800f080:	4610      	mov	r0, r2
 800f082:	f7f9 fd1f 	bl	8008ac4 <pbuf_realloc>

    /* broadcast to server */
    udp_sendto_if(dhcp_pcb, dhcp->p_out, IP_ADDR_BROADCAST, DHCP_SERVER_PORT, netif);
 800f086:	4b1e      	ldr	r3, [pc, #120]	; (800f100 <dhcp_reboot+0x11c>)
 800f088:	6818      	ldr	r0, [r3, #0]
 800f08a:	693b      	ldr	r3, [r7, #16]
 800f08c:	68d9      	ldr	r1, [r3, #12]
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	9300      	str	r3, [sp, #0]
 800f092:	2343      	movs	r3, #67	; 0x43
 800f094:	4a1b      	ldr	r2, [pc, #108]	; (800f104 <dhcp_reboot+0x120>)
 800f096:	f7fe fec3 	bl	800de20 <udp_sendto_if>
    dhcp_delete_msg(dhcp);
 800f09a:	6938      	ldr	r0, [r7, #16]
 800f09c:	f000 fede 	bl	800fe5c <dhcp_delete_msg>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot: REBOOTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_reboot: could not allocate DHCP request\n"));
  }
  if (dhcp->tries < 255) {
 800f0a0:	693b      	ldr	r3, [r7, #16]
 800f0a2:	7a9b      	ldrb	r3, [r3, #10]
 800f0a4:	2bff      	cmp	r3, #255	; 0xff
 800f0a6:	d005      	beq.n	800f0b4 <dhcp_reboot+0xd0>
    dhcp->tries++;
 800f0a8:	693b      	ldr	r3, [r7, #16]
 800f0aa:	7a9b      	ldrb	r3, [r3, #10]
 800f0ac:	3301      	adds	r3, #1
 800f0ae:	b2da      	uxtb	r2, r3
 800f0b0:	693b      	ldr	r3, [r7, #16]
 800f0b2:	729a      	strb	r2, [r3, #10]
  }
  msecs = dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000;
 800f0b4:	693b      	ldr	r3, [r7, #16]
 800f0b6:	7a9b      	ldrb	r3, [r3, #10]
 800f0b8:	2b09      	cmp	r3, #9
 800f0ba:	d80a      	bhi.n	800f0d2 <dhcp_reboot+0xee>
 800f0bc:	693b      	ldr	r3, [r7, #16]
 800f0be:	7a9b      	ldrb	r3, [r3, #10]
 800f0c0:	b29b      	uxth	r3, r3
 800f0c2:	461a      	mov	r2, r3
 800f0c4:	0152      	lsls	r2, r2, #5
 800f0c6:	1ad2      	subs	r2, r2, r3
 800f0c8:	0092      	lsls	r2, r2, #2
 800f0ca:	4413      	add	r3, r2
 800f0cc:	00db      	lsls	r3, r3, #3
 800f0ce:	b29b      	uxth	r3, r3
 800f0d0:	e001      	b.n	800f0d6 <dhcp_reboot+0xf2>
 800f0d2:	f242 7310 	movw	r3, #10000	; 0x2710
 800f0d6:	81bb      	strh	r3, [r7, #12]
  dhcp->request_timeout = (msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS;
 800f0d8:	89bb      	ldrh	r3, [r7, #12]
 800f0da:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 800f0de:	4a0a      	ldr	r2, [pc, #40]	; (800f108 <dhcp_reboot+0x124>)
 800f0e0:	fb82 1203 	smull	r1, r2, r2, r3
 800f0e4:	1152      	asrs	r2, r2, #5
 800f0e6:	17db      	asrs	r3, r3, #31
 800f0e8:	1ad3      	subs	r3, r2, r3
 800f0ea:	b29a      	uxth	r2, r3
 800f0ec:	693b      	ldr	r3, [r7, #16]
 800f0ee:	82da      	strh	r2, [r3, #22]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 800f0f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f0f4:	4618      	mov	r0, r3
 800f0f6:	3718      	adds	r7, #24
 800f0f8:	46bd      	mov	sp, r7
 800f0fa:	bd80      	pop	{r7, pc}
 800f0fc:	20000120 	.word	0x20000120
 800f100:	20000280 	.word	0x20000280
 800f104:	08017740 	.word	0x08017740
 800f108:	10624dd3 	.word	0x10624dd3

0800f10c <dhcp_release>:
 *
 * @param netif network interface which must release its lease
 */
err_t
dhcp_release(struct netif *netif)
{
 800f10c:	b580      	push	{r7, lr}
 800f10e:	b088      	sub	sp, #32
 800f110:	af02      	add	r7, sp, #8
 800f112:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	6a1b      	ldr	r3, [r3, #32]
 800f118:	617b      	str	r3, [r7, #20]
  err_t result;
  ip_addr_t server_ip_addr;
  u8_t is_dhcp_supplied_address;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_release()\n"));
  if (dhcp == NULL) {
 800f11a:	697b      	ldr	r3, [r7, #20]
 800f11c:	2b00      	cmp	r3, #0
 800f11e:	d102      	bne.n	800f126 <dhcp_release+0x1a>
    return ERR_ARG;
 800f120:	f06f 030f 	mvn.w	r3, #15
 800f124:	e072      	b.n	800f20c <dhcp_release+0x100>
  }
  ip_addr_copy(server_ip_addr, dhcp->server_ip_addr);
 800f126:	697b      	ldr	r3, [r7, #20]
 800f128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f12a:	60fb      	str	r3, [r7, #12]

  is_dhcp_supplied_address = dhcp_supplied_address(netif);
 800f12c:	6878      	ldr	r0, [r7, #4]
 800f12e:	f000 ff31 	bl	800ff94 <dhcp_supplied_address>
 800f132:	4603      	mov	r3, r0
 800f134:	74fb      	strb	r3, [r7, #19]

  /* idle DHCP client */
  dhcp_set_state(dhcp, DHCP_STATE_OFF);
 800f136:	2100      	movs	r1, #0
 800f138:	6978      	ldr	r0, [r7, #20]
 800f13a:	f000 f8a7 	bl	800f28c <dhcp_set_state>
  /* clean old DHCP offer */
  ip_addr_set_zero_ip4(&dhcp->server_ip_addr);
 800f13e:	697b      	ldr	r3, [r7, #20]
 800f140:	2200      	movs	r2, #0
 800f142:	625a      	str	r2, [r3, #36]	; 0x24
  ip4_addr_set_zero(&dhcp->offered_ip_addr);
 800f144:	697b      	ldr	r3, [r7, #20]
 800f146:	2200      	movs	r2, #0
 800f148:	629a      	str	r2, [r3, #40]	; 0x28
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 800f14a:	697b      	ldr	r3, [r7, #20]
 800f14c:	2200      	movs	r2, #0
 800f14e:	62da      	str	r2, [r3, #44]	; 0x2c
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 800f150:	697b      	ldr	r3, [r7, #20]
 800f152:	2200      	movs	r2, #0
 800f154:	631a      	str	r2, [r3, #48]	; 0x30
#if LWIP_DHCP_BOOTP_FILE
  ip4_addr_set_zero(&dhcp->offered_si_addr);
#endif /* LWIP_DHCP_BOOTP_FILE */
  dhcp->offered_t0_lease = dhcp->offered_t1_renew = dhcp->offered_t2_rebind = 0;
 800f156:	697b      	ldr	r3, [r7, #20]
 800f158:	2200      	movs	r2, #0
 800f15a:	63da      	str	r2, [r3, #60]	; 0x3c
 800f15c:	697b      	ldr	r3, [r7, #20]
 800f15e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f160:	697b      	ldr	r3, [r7, #20]
 800f162:	639a      	str	r2, [r3, #56]	; 0x38
 800f164:	697b      	ldr	r3, [r7, #20]
 800f166:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f168:	697b      	ldr	r3, [r7, #20]
 800f16a:	635a      	str	r2, [r3, #52]	; 0x34
  dhcp->t1_renew_time = dhcp->t2_rebind_time = dhcp->lease_used = dhcp->t0_timeout = 0;
 800f16c:	697b      	ldr	r3, [r7, #20]
 800f16e:	2200      	movs	r2, #0
 800f170:	845a      	strh	r2, [r3, #34]	; 0x22
 800f172:	697b      	ldr	r3, [r7, #20]
 800f174:	8c5a      	ldrh	r2, [r3, #34]	; 0x22
 800f176:	697b      	ldr	r3, [r7, #20]
 800f178:	841a      	strh	r2, [r3, #32]
 800f17a:	697b      	ldr	r3, [r7, #20]
 800f17c:	8c1a      	ldrh	r2, [r3, #32]
 800f17e:	697b      	ldr	r3, [r7, #20]
 800f180:	83da      	strh	r2, [r3, #30]
 800f182:	697b      	ldr	r3, [r7, #20]
 800f184:	8bda      	ldrh	r2, [r3, #30]
 800f186:	697b      	ldr	r3, [r7, #20]
 800f188:	839a      	strh	r2, [r3, #28]

  if (!is_dhcp_supplied_address) {
 800f18a:	7cfb      	ldrb	r3, [r7, #19]
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d101      	bne.n	800f194 <dhcp_release+0x88>
    /* don't issue release message when address is not dhcp-assigned */
    return ERR_OK;
 800f190:	2300      	movs	r3, #0
 800f192:	e03b      	b.n	800f20c <dhcp_release+0x100>
  }

  /* create and initialize the DHCP message header */
  result = dhcp_create_msg(netif, dhcp, DHCP_RELEASE);
 800f194:	2207      	movs	r2, #7
 800f196:	6979      	ldr	r1, [r7, #20]
 800f198:	6878      	ldr	r0, [r7, #4]
 800f19a:	f000 fcfd 	bl	800fb98 <dhcp_create_msg>
 800f19e:	4603      	mov	r3, r0
 800f1a0:	74bb      	strb	r3, [r7, #18]
  if (result == ERR_OK) {
 800f1a2:	f997 3012 	ldrsb.w	r3, [r7, #18]
 800f1a6:	2b00      	cmp	r3, #0
 800f1a8:	d128      	bne.n	800f1fc <dhcp_release+0xf0>
    dhcp_option(dhcp, DHCP_OPTION_SERVER_ID, 4);
 800f1aa:	2204      	movs	r2, #4
 800f1ac:	2136      	movs	r1, #54	; 0x36
 800f1ae:	6978      	ldr	r0, [r7, #20]
 800f1b0:	f000 f886 	bl	800f2c0 <dhcp_option>
    dhcp_option_long(dhcp, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 800f1b4:	68fb      	ldr	r3, [r7, #12]
 800f1b6:	4618      	mov	r0, r3
 800f1b8:	f7f8 fcfe 	bl	8007bb8 <lwip_htonl>
 800f1bc:	4603      	mov	r3, r0
 800f1be:	4619      	mov	r1, r3
 800f1c0:	6978      	ldr	r0, [r7, #20]
 800f1c2:	f000 f919 	bl	800f3f8 <dhcp_option_long>

    dhcp_option_trailer(dhcp);
 800f1c6:	6978      	ldr	r0, [r7, #20]
 800f1c8:	f000 fe8a 	bl	800fee0 <dhcp_option_trailer>

    pbuf_realloc(dhcp->p_out, sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + dhcp->options_out_len);
 800f1cc:	697b      	ldr	r3, [r7, #20]
 800f1ce:	68da      	ldr	r2, [r3, #12]
 800f1d0:	697b      	ldr	r3, [r7, #20]
 800f1d2:	8a9b      	ldrh	r3, [r3, #20]
 800f1d4:	33f0      	adds	r3, #240	; 0xf0
 800f1d6:	b29b      	uxth	r3, r3
 800f1d8:	4619      	mov	r1, r3
 800f1da:	4610      	mov	r0, r2
 800f1dc:	f7f9 fc72 	bl	8008ac4 <pbuf_realloc>

    udp_sendto_if(dhcp_pcb, dhcp->p_out, &server_ip_addr, DHCP_SERVER_PORT, netif);
 800f1e0:	4b0c      	ldr	r3, [pc, #48]	; (800f214 <dhcp_release+0x108>)
 800f1e2:	6818      	ldr	r0, [r3, #0]
 800f1e4:	697b      	ldr	r3, [r7, #20]
 800f1e6:	68d9      	ldr	r1, [r3, #12]
 800f1e8:	f107 020c 	add.w	r2, r7, #12
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	9300      	str	r3, [sp, #0]
 800f1f0:	2343      	movs	r3, #67	; 0x43
 800f1f2:	f7fe fe15 	bl	800de20 <udp_sendto_if>
    dhcp_delete_msg(dhcp);
 800f1f6:	6978      	ldr	r0, [r7, #20]
 800f1f8:	f000 fe30 	bl	800fe5c <dhcp_delete_msg>
  } else {
    /* sending release failed, but that's not a problem since the correct behaviour of dhcp does not rely on release */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_release: could not allocate DHCP request\n"));
  }
  /* remove IP address from interface (prevents routing from selecting this interface) */
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 800f1fc:	4b06      	ldr	r3, [pc, #24]	; (800f218 <dhcp_release+0x10c>)
 800f1fe:	4a06      	ldr	r2, [pc, #24]	; (800f218 <dhcp_release+0x10c>)
 800f200:	4905      	ldr	r1, [pc, #20]	; (800f218 <dhcp_release+0x10c>)
 800f202:	6878      	ldr	r0, [r7, #4]
 800f204:	f7f9 f952 	bl	80084ac <netif_set_addr>

  return result;
 800f208:	f997 3012 	ldrsb.w	r3, [r7, #18]
}
 800f20c:	4618      	mov	r0, r3
 800f20e:	3718      	adds	r7, #24
 800f210:	46bd      	mov	sp, r7
 800f212:	bd80      	pop	{r7, pc}
 800f214:	20000280 	.word	0x20000280
 800f218:	0801773c 	.word	0x0801773c

0800f21c <dhcp_stop>:
 *
 * @param netif The network interface to stop DHCP on
 */
void
dhcp_stop(struct netif *netif)
{
 800f21c:	b580      	push	{r7, lr}
 800f21e:	b084      	sub	sp, #16
 800f220:	af00      	add	r7, sp, #0
 800f222:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp;
  LWIP_ERROR("dhcp_stop: netif != NULL", (netif != NULL), return;);
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	2b00      	cmp	r3, #0
 800f228:	d107      	bne.n	800f23a <dhcp_stop+0x1e>
 800f22a:	4b14      	ldr	r3, [pc, #80]	; (800f27c <dhcp_stop+0x60>)
 800f22c:	f240 5242 	movw	r2, #1346	; 0x542
 800f230:	4913      	ldr	r1, [pc, #76]	; (800f280 <dhcp_stop+0x64>)
 800f232:	4814      	ldr	r0, [pc, #80]	; (800f284 <dhcp_stop+0x68>)
 800f234:	f005 fa6e 	bl	8014714 <iprintf>
 800f238:	e01d      	b.n	800f276 <dhcp_stop+0x5a>
  dhcp = netif_dhcp_data(netif);
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	6a1b      	ldr	r3, [r3, #32]
 800f23e:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_stop()\n"));
  /* netif is DHCP configured? */
  if (dhcp != NULL) {
 800f240:	68fb      	ldr	r3, [r7, #12]
 800f242:	2b00      	cmp	r3, #0
 800f244:	d017      	beq.n	800f276 <dhcp_stop+0x5a>
      autoip_stop(netif);
      dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_OFF;
    }
#endif /* LWIP_DHCP_AUTOIP_COOP */

    LWIP_ASSERT("reply wasn't freed", dhcp->msg_in == NULL);
 800f246:	68fb      	ldr	r3, [r7, #12]
 800f248:	685b      	ldr	r3, [r3, #4]
 800f24a:	2b00      	cmp	r3, #0
 800f24c:	d006      	beq.n	800f25c <dhcp_stop+0x40>
 800f24e:	4b0b      	ldr	r3, [pc, #44]	; (800f27c <dhcp_stop+0x60>)
 800f250:	f240 524f 	movw	r2, #1359	; 0x54f
 800f254:	490c      	ldr	r1, [pc, #48]	; (800f288 <dhcp_stop+0x6c>)
 800f256:	480b      	ldr	r0, [pc, #44]	; (800f284 <dhcp_stop+0x68>)
 800f258:	f005 fa5c 	bl	8014714 <iprintf>
    dhcp_set_state(dhcp, DHCP_STATE_OFF);
 800f25c:	2100      	movs	r1, #0
 800f25e:	68f8      	ldr	r0, [r7, #12]
 800f260:	f000 f814 	bl	800f28c <dhcp_set_state>

    if (dhcp->pcb_allocated != 0) {
 800f264:	68fb      	ldr	r3, [r7, #12]
 800f266:	7a1b      	ldrb	r3, [r3, #8]
 800f268:	2b00      	cmp	r3, #0
 800f26a:	d004      	beq.n	800f276 <dhcp_stop+0x5a>
      dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 800f26c:	f7ff f854 	bl	800e318 <dhcp_dec_pcb_refcount>
      dhcp->pcb_allocated = 0;
 800f270:	68fb      	ldr	r3, [r7, #12]
 800f272:	2200      	movs	r2, #0
 800f274:	721a      	strb	r2, [r3, #8]
    }
  }
}
 800f276:	3710      	adds	r7, #16
 800f278:	46bd      	mov	sp, r7
 800f27a:	bd80      	pop	{r7, pc}
 800f27c:	080169f4 	.word	0x080169f4
 800f280:	08016b68 	.word	0x08016b68
 800f284:	08016a54 	.word	0x08016a54
 800f288:	08016b20 	.word	0x08016b20

0800f28c <dhcp_set_state>:
 *
 * If the state changed, reset the number of tries.
 */
static void
dhcp_set_state(struct dhcp *dhcp, u8_t new_state)
{
 800f28c:	b480      	push	{r7}
 800f28e:	b083      	sub	sp, #12
 800f290:	af00      	add	r7, sp, #0
 800f292:	6078      	str	r0, [r7, #4]
 800f294:	460b      	mov	r3, r1
 800f296:	70fb      	strb	r3, [r7, #3]
  if (new_state != dhcp->state) {
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	7a5b      	ldrb	r3, [r3, #9]
 800f29c:	78fa      	ldrb	r2, [r7, #3]
 800f29e:	429a      	cmp	r2, r3
 800f2a0:	d008      	beq.n	800f2b4 <dhcp_set_state+0x28>
    dhcp->state = new_state;
 800f2a2:	687b      	ldr	r3, [r7, #4]
 800f2a4:	78fa      	ldrb	r2, [r7, #3]
 800f2a6:	725a      	strb	r2, [r3, #9]
    dhcp->tries = 0;
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	2200      	movs	r2, #0
 800f2ac:	729a      	strb	r2, [r3, #10]
    dhcp->request_timeout = 0;
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	2200      	movs	r2, #0
 800f2b2:	82da      	strh	r2, [r3, #22]
  }
}
 800f2b4:	bf00      	nop
 800f2b6:	370c      	adds	r7, #12
 800f2b8:	46bd      	mov	sp, r7
 800f2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2be:	4770      	bx	lr

0800f2c0 <dhcp_option>:
 * DHCP message.
 *
 */
static void
dhcp_option(struct dhcp *dhcp, u8_t option_type, u8_t option_len)
{
 800f2c0:	b580      	push	{r7, lr}
 800f2c2:	b082      	sub	sp, #8
 800f2c4:	af00      	add	r7, sp, #0
 800f2c6:	6078      	str	r0, [r7, #4]
 800f2c8:	460b      	mov	r3, r1
 800f2ca:	70fb      	strb	r3, [r7, #3]
 800f2cc:	4613      	mov	r3, r2
 800f2ce:	70bb      	strb	r3, [r7, #2]
  LWIP_ASSERT("dhcp_option: dhcp->options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", dhcp->options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	8a9b      	ldrh	r3, [r3, #20]
 800f2d4:	461a      	mov	r2, r3
 800f2d6:	78bb      	ldrb	r3, [r7, #2]
 800f2d8:	4413      	add	r3, r2
 800f2da:	3302      	adds	r3, #2
 800f2dc:	2b44      	cmp	r3, #68	; 0x44
 800f2de:	d906      	bls.n	800f2ee <dhcp_option+0x2e>
 800f2e0:	4b11      	ldr	r3, [pc, #68]	; (800f328 <dhcp_option+0x68>)
 800f2e2:	f44f 62ae 	mov.w	r2, #1392	; 0x570
 800f2e6:	4911      	ldr	r1, [pc, #68]	; (800f32c <dhcp_option+0x6c>)
 800f2e8:	4811      	ldr	r0, [pc, #68]	; (800f330 <dhcp_option+0x70>)
 800f2ea:	f005 fa13 	bl	8014714 <iprintf>
  dhcp->msg_out->options[dhcp->options_out_len++] = option_type;
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	691a      	ldr	r2, [r3, #16]
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	8a9b      	ldrh	r3, [r3, #20]
 800f2f6:	1c59      	adds	r1, r3, #1
 800f2f8:	b288      	uxth	r0, r1
 800f2fa:	6879      	ldr	r1, [r7, #4]
 800f2fc:	8288      	strh	r0, [r1, #20]
 800f2fe:	4413      	add	r3, r2
 800f300:	78fa      	ldrb	r2, [r7, #3]
 800f302:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
  dhcp->msg_out->options[dhcp->options_out_len++] = option_len;
 800f306:	687b      	ldr	r3, [r7, #4]
 800f308:	691a      	ldr	r2, [r3, #16]
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	8a9b      	ldrh	r3, [r3, #20]
 800f30e:	1c59      	adds	r1, r3, #1
 800f310:	b288      	uxth	r0, r1
 800f312:	6879      	ldr	r1, [r7, #4]
 800f314:	8288      	strh	r0, [r1, #20]
 800f316:	4413      	add	r3, r2
 800f318:	78ba      	ldrb	r2, [r7, #2]
 800f31a:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
}
 800f31e:	bf00      	nop
 800f320:	3708      	adds	r7, #8
 800f322:	46bd      	mov	sp, r7
 800f324:	bd80      	pop	{r7, pc}
 800f326:	bf00      	nop
 800f328:	080169f4 	.word	0x080169f4
 800f32c:	08016b84 	.word	0x08016b84
 800f330:	08016a54 	.word	0x08016a54

0800f334 <dhcp_option_byte>:
 * Concatenate a single byte to the outgoing DHCP message.
 *
 */
static void
dhcp_option_byte(struct dhcp *dhcp, u8_t value)
{
 800f334:	b580      	push	{r7, lr}
 800f336:	b082      	sub	sp, #8
 800f338:	af00      	add	r7, sp, #0
 800f33a:	6078      	str	r0, [r7, #4]
 800f33c:	460b      	mov	r3, r1
 800f33e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("dhcp_option_byte: dhcp->options_out_len < DHCP_OPTIONS_LEN", dhcp->options_out_len < DHCP_OPTIONS_LEN);
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	8a9b      	ldrh	r3, [r3, #20]
 800f344:	2b43      	cmp	r3, #67	; 0x43
 800f346:	d906      	bls.n	800f356 <dhcp_option_byte+0x22>
 800f348:	4b0b      	ldr	r3, [pc, #44]	; (800f378 <dhcp_option_byte+0x44>)
 800f34a:	f240 527b 	movw	r2, #1403	; 0x57b
 800f34e:	490b      	ldr	r1, [pc, #44]	; (800f37c <dhcp_option_byte+0x48>)
 800f350:	480b      	ldr	r0, [pc, #44]	; (800f380 <dhcp_option_byte+0x4c>)
 800f352:	f005 f9df 	bl	8014714 <iprintf>
  dhcp->msg_out->options[dhcp->options_out_len++] = value;
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	691a      	ldr	r2, [r3, #16]
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	8a9b      	ldrh	r3, [r3, #20]
 800f35e:	1c59      	adds	r1, r3, #1
 800f360:	b288      	uxth	r0, r1
 800f362:	6879      	ldr	r1, [r7, #4]
 800f364:	8288      	strh	r0, [r1, #20]
 800f366:	4413      	add	r3, r2
 800f368:	78fa      	ldrb	r2, [r7, #3]
 800f36a:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
}
 800f36e:	bf00      	nop
 800f370:	3708      	adds	r7, #8
 800f372:	46bd      	mov	sp, r7
 800f374:	bd80      	pop	{r7, pc}
 800f376:	bf00      	nop
 800f378:	080169f4 	.word	0x080169f4
 800f37c:	08016bcc 	.word	0x08016bcc
 800f380:	08016a54 	.word	0x08016a54

0800f384 <dhcp_option_short>:

static void
dhcp_option_short(struct dhcp *dhcp, u16_t value)
{
 800f384:	b590      	push	{r4, r7, lr}
 800f386:	b083      	sub	sp, #12
 800f388:	af00      	add	r7, sp, #0
 800f38a:	6078      	str	r0, [r7, #4]
 800f38c:	460b      	mov	r3, r1
 800f38e:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("dhcp_option_short: dhcp->options_out_len + 2 <= DHCP_OPTIONS_LEN", dhcp->options_out_len + 2U <= DHCP_OPTIONS_LEN);
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	8a9b      	ldrh	r3, [r3, #20]
 800f394:	3302      	adds	r3, #2
 800f396:	2b44      	cmp	r3, #68	; 0x44
 800f398:	d906      	bls.n	800f3a8 <dhcp_option_short+0x24>
 800f39a:	4b14      	ldr	r3, [pc, #80]	; (800f3ec <dhcp_option_short+0x68>)
 800f39c:	f240 5282 	movw	r2, #1410	; 0x582
 800f3a0:	4913      	ldr	r1, [pc, #76]	; (800f3f0 <dhcp_option_short+0x6c>)
 800f3a2:	4814      	ldr	r0, [pc, #80]	; (800f3f4 <dhcp_option_short+0x70>)
 800f3a4:	f005 f9b6 	bl	8014714 <iprintf>
  dhcp->msg_out->options[dhcp->options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 800f3a8:	887b      	ldrh	r3, [r7, #2]
 800f3aa:	0a1b      	lsrs	r3, r3, #8
 800f3ac:	b298      	uxth	r0, r3
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	691a      	ldr	r2, [r3, #16]
 800f3b2:	687b      	ldr	r3, [r7, #4]
 800f3b4:	8a9b      	ldrh	r3, [r3, #20]
 800f3b6:	1c59      	adds	r1, r3, #1
 800f3b8:	b28c      	uxth	r4, r1
 800f3ba:	6879      	ldr	r1, [r7, #4]
 800f3bc:	828c      	strh	r4, [r1, #20]
 800f3be:	b2c1      	uxtb	r1, r0
 800f3c0:	4413      	add	r3, r2
 800f3c2:	460a      	mov	r2, r1
 800f3c4:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
  dhcp->msg_out->options[dhcp->options_out_len++] = (u8_t) (value & 0x00ffU);
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	691a      	ldr	r2, [r3, #16]
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	8a9b      	ldrh	r3, [r3, #20]
 800f3d0:	1c59      	adds	r1, r3, #1
 800f3d2:	b288      	uxth	r0, r1
 800f3d4:	6879      	ldr	r1, [r7, #4]
 800f3d6:	8288      	strh	r0, [r1, #20]
 800f3d8:	8879      	ldrh	r1, [r7, #2]
 800f3da:	b2c9      	uxtb	r1, r1
 800f3dc:	4413      	add	r3, r2
 800f3de:	460a      	mov	r2, r1
 800f3e0:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
}
 800f3e4:	bf00      	nop
 800f3e6:	370c      	adds	r7, #12
 800f3e8:	46bd      	mov	sp, r7
 800f3ea:	bd90      	pop	{r4, r7, pc}
 800f3ec:	080169f4 	.word	0x080169f4
 800f3f0:	08016c08 	.word	0x08016c08
 800f3f4:	08016a54 	.word	0x08016a54

0800f3f8 <dhcp_option_long>:

static void
dhcp_option_long(struct dhcp *dhcp, u32_t value)
{
 800f3f8:	b590      	push	{r4, r7, lr}
 800f3fa:	b083      	sub	sp, #12
 800f3fc:	af00      	add	r7, sp, #0
 800f3fe:	6078      	str	r0, [r7, #4]
 800f400:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("dhcp_option_long: dhcp->options_out_len + 4 <= DHCP_OPTIONS_LEN", dhcp->options_out_len + 4U <= DHCP_OPTIONS_LEN);
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	8a9b      	ldrh	r3, [r3, #20]
 800f406:	3304      	adds	r3, #4
 800f408:	2b44      	cmp	r3, #68	; 0x44
 800f40a:	d906      	bls.n	800f41a <dhcp_option_long+0x22>
 800f40c:	4b22      	ldr	r3, [pc, #136]	; (800f498 <dhcp_option_long+0xa0>)
 800f40e:	f240 528a 	movw	r2, #1418	; 0x58a
 800f412:	4922      	ldr	r1, [pc, #136]	; (800f49c <dhcp_option_long+0xa4>)
 800f414:	4822      	ldr	r0, [pc, #136]	; (800f4a0 <dhcp_option_long+0xa8>)
 800f416:	f005 f97d 	bl	8014714 <iprintf>
  dhcp->msg_out->options[dhcp->options_out_len++] = (u8_t)((value & 0xff000000UL) >> 24);
 800f41a:	683b      	ldr	r3, [r7, #0]
 800f41c:	0e18      	lsrs	r0, r3, #24
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	691a      	ldr	r2, [r3, #16]
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	8a9b      	ldrh	r3, [r3, #20]
 800f426:	1c59      	adds	r1, r3, #1
 800f428:	b28c      	uxth	r4, r1
 800f42a:	6879      	ldr	r1, [r7, #4]
 800f42c:	828c      	strh	r4, [r1, #20]
 800f42e:	b2c1      	uxtb	r1, r0
 800f430:	4413      	add	r3, r2
 800f432:	460a      	mov	r2, r1
 800f434:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
  dhcp->msg_out->options[dhcp->options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 800f438:	683b      	ldr	r3, [r7, #0]
 800f43a:	0c18      	lsrs	r0, r3, #16
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	691a      	ldr	r2, [r3, #16]
 800f440:	687b      	ldr	r3, [r7, #4]
 800f442:	8a9b      	ldrh	r3, [r3, #20]
 800f444:	1c59      	adds	r1, r3, #1
 800f446:	b28c      	uxth	r4, r1
 800f448:	6879      	ldr	r1, [r7, #4]
 800f44a:	828c      	strh	r4, [r1, #20]
 800f44c:	b2c1      	uxtb	r1, r0
 800f44e:	4413      	add	r3, r2
 800f450:	460a      	mov	r2, r1
 800f452:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
  dhcp->msg_out->options[dhcp->options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 800f456:	683b      	ldr	r3, [r7, #0]
 800f458:	0a18      	lsrs	r0, r3, #8
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	691a      	ldr	r2, [r3, #16]
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	8a9b      	ldrh	r3, [r3, #20]
 800f462:	1c59      	adds	r1, r3, #1
 800f464:	b28c      	uxth	r4, r1
 800f466:	6879      	ldr	r1, [r7, #4]
 800f468:	828c      	strh	r4, [r1, #20]
 800f46a:	b2c1      	uxtb	r1, r0
 800f46c:	4413      	add	r3, r2
 800f46e:	460a      	mov	r2, r1
 800f470:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
  dhcp->msg_out->options[dhcp->options_out_len++] = (u8_t)((value & 0x000000ffUL));
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	691a      	ldr	r2, [r3, #16]
 800f478:	687b      	ldr	r3, [r7, #4]
 800f47a:	8a9b      	ldrh	r3, [r3, #20]
 800f47c:	1c59      	adds	r1, r3, #1
 800f47e:	b288      	uxth	r0, r1
 800f480:	6879      	ldr	r1, [r7, #4]
 800f482:	8288      	strh	r0, [r1, #20]
 800f484:	6839      	ldr	r1, [r7, #0]
 800f486:	b2c9      	uxtb	r1, r1
 800f488:	4413      	add	r3, r2
 800f48a:	460a      	mov	r2, r1
 800f48c:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
}
 800f490:	bf00      	nop
 800f492:	370c      	adds	r7, #12
 800f494:	46bd      	mov	sp, r7
 800f496:	bd90      	pop	{r4, r7, pc}
 800f498:	080169f4 	.word	0x080169f4
 800f49c:	08016c4c 	.word	0x08016c4c
 800f4a0:	08016a54 	.word	0x08016a54

0800f4a4 <dhcp_parse_reply>:
 * use that further on.
 *
 */
static err_t
dhcp_parse_reply(struct dhcp *dhcp, struct pbuf *p)
{
 800f4a4:	b580      	push	{r7, lr}
 800f4a6:	b08e      	sub	sp, #56	; 0x38
 800f4a8:	af00      	add	r7, sp, #0
 800f4aa:	6078      	str	r0, [r7, #4]
 800f4ac:	6039      	str	r1, [r7, #0]
  u16_t offset;
  u16_t offset_max;
  u16_t options_idx;
  u16_t options_idx_max;
  struct pbuf *q;
  int parse_file_as_options = 0;
 800f4ae:	2300      	movs	r3, #0
 800f4b0:	627b      	str	r3, [r7, #36]	; 0x24
  int parse_sname_as_options = 0;
 800f4b2:	2300      	movs	r3, #0
 800f4b4:	623b      	str	r3, [r7, #32]

  /* clear received options */
  dhcp_clear_all_options(dhcp);
 800f4b6:	2208      	movs	r2, #8
 800f4b8:	2100      	movs	r1, #0
 800f4ba:	48b3      	ldr	r0, [pc, #716]	; (800f788 <dhcp_parse_reply+0x2e4>)
 800f4bc:	f005 f87a 	bl	80145b4 <memset>
  /* check that beginning of dhcp_msg (up to and including chaddr) is in first pbuf */
  if (p->len < DHCP_SNAME_OFS) {
 800f4c0:	683b      	ldr	r3, [r7, #0]
 800f4c2:	895b      	ldrh	r3, [r3, #10]
 800f4c4:	2b2b      	cmp	r3, #43	; 0x2b
 800f4c6:	d802      	bhi.n	800f4ce <dhcp_parse_reply+0x2a>
    return ERR_BUF;
 800f4c8:	f06f 0301 	mvn.w	r3, #1
 800f4cc:	e26a      	b.n	800f9a4 <dhcp_parse_reply+0x500>
  }
  dhcp->msg_in = (struct dhcp_msg *)p->payload;
 800f4ce:	683b      	ldr	r3, [r7, #0]
 800f4d0:	685a      	ldr	r2, [r3, #4]
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	605a      	str	r2, [r3, #4]
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* parse options */

  /* start with options field */
  options_idx = DHCP_OPTIONS_OFS;
 800f4d6:	23f0      	movs	r3, #240	; 0xf0
 800f4d8:	85fb      	strh	r3, [r7, #46]	; 0x2e
  /* parse options to the end of the received packet */
  options_idx_max = p->tot_len;
 800f4da:	683b      	ldr	r3, [r7, #0]
 800f4dc:	891b      	ldrh	r3, [r3, #8]
 800f4de:	85bb      	strh	r3, [r7, #44]	; 0x2c
again:
  q = p;
 800f4e0:	683b      	ldr	r3, [r7, #0]
 800f4e2:	62bb      	str	r3, [r7, #40]	; 0x28
  while ((q != NULL) && (options_idx >= q->len)) {
 800f4e4:	e00c      	b.n	800f500 <dhcp_parse_reply+0x5c>
    options_idx -= q->len;
 800f4e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4e8:	895b      	ldrh	r3, [r3, #10]
 800f4ea:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800f4ec:	1ad3      	subs	r3, r2, r3
 800f4ee:	85fb      	strh	r3, [r7, #46]	; 0x2e
    options_idx_max -= q->len;
 800f4f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4f2:	895b      	ldrh	r3, [r3, #10]
 800f4f4:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800f4f6:	1ad3      	subs	r3, r2, r3
 800f4f8:	85bb      	strh	r3, [r7, #44]	; 0x2c
    q = q->next;
 800f4fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4fc:	681b      	ldr	r3, [r3, #0]
 800f4fe:	62bb      	str	r3, [r7, #40]	; 0x28
  while ((q != NULL) && (options_idx >= q->len)) {
 800f500:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f502:	2b00      	cmp	r3, #0
 800f504:	d004      	beq.n	800f510 <dhcp_parse_reply+0x6c>
 800f506:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f508:	895b      	ldrh	r3, [r3, #10]
 800f50a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800f50c:	429a      	cmp	r2, r3
 800f50e:	d2ea      	bcs.n	800f4e6 <dhcp_parse_reply+0x42>
  }
  if (q == NULL) {
 800f510:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f512:	2b00      	cmp	r3, #0
 800f514:	d102      	bne.n	800f51c <dhcp_parse_reply+0x78>
    return ERR_BUF;
 800f516:	f06f 0301 	mvn.w	r3, #1
 800f51a:	e243      	b.n	800f9a4 <dhcp_parse_reply+0x500>
  }
  offset = options_idx;
 800f51c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800f51e:	867b      	strh	r3, [r7, #50]	; 0x32
  offset_max = options_idx_max;
 800f520:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800f522:	863b      	strh	r3, [r7, #48]	; 0x30
  options = (u8_t*)q->payload;
 800f524:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f526:	685b      	ldr	r3, [r3, #4]
 800f528:	637b      	str	r3, [r7, #52]	; 0x34
  /* at least 1 byte to read and no end marker, then at least 3 bytes to read? */
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 800f52a:	e1fb      	b.n	800f924 <dhcp_parse_reply+0x480>
    u8_t op = options[offset];
 800f52c:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800f52e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f530:	4413      	add	r3, r2
 800f532:	781b      	ldrb	r3, [r3, #0]
 800f534:	757b      	strb	r3, [r7, #21]
    u8_t len;
    u8_t decode_len = 0;
 800f536:	2300      	movs	r3, #0
 800f538:	77bb      	strb	r3, [r7, #30]
    int decode_idx = -1;
 800f53a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f53e:	61bb      	str	r3, [r7, #24]
    u16_t val_offset = offset + 2;
 800f540:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800f542:	3302      	adds	r3, #2
 800f544:	82fb      	strh	r3, [r7, #22]
    /* len byte might be in the next pbuf */
    if ((offset + 1) < q->len) {
 800f546:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800f548:	3301      	adds	r3, #1
 800f54a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f54c:	8952      	ldrh	r2, [r2, #10]
 800f54e:	4293      	cmp	r3, r2
 800f550:	da06      	bge.n	800f560 <dhcp_parse_reply+0xbc>
      len = options[offset + 1];
 800f552:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800f554:	3301      	adds	r3, #1
 800f556:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f558:	4413      	add	r3, r2
 800f55a:	781b      	ldrb	r3, [r3, #0]
 800f55c:	77fb      	strb	r3, [r7, #31]
 800f55e:	e00a      	b.n	800f576 <dhcp_parse_reply+0xd2>
    } else {
      len = (q->next != NULL ? ((u8_t*)q->next->payload)[0] : 0);
 800f560:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f562:	681b      	ldr	r3, [r3, #0]
 800f564:	2b00      	cmp	r3, #0
 800f566:	d004      	beq.n	800f572 <dhcp_parse_reply+0xce>
 800f568:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f56a:	681b      	ldr	r3, [r3, #0]
 800f56c:	685b      	ldr	r3, [r3, #4]
 800f56e:	781b      	ldrb	r3, [r3, #0]
 800f570:	e000      	b.n	800f574 <dhcp_parse_reply+0xd0>
 800f572:	2300      	movs	r3, #0
 800f574:	77fb      	strb	r3, [r7, #31]
    }
    /* LWIP_DEBUGF(DHCP_DEBUG, ("msg_offset=%"U16_F", q->len=%"U16_F, msg_offset, q->len)); */
    decode_len = len;
 800f576:	7ffb      	ldrb	r3, [r7, #31]
 800f578:	77bb      	strb	r3, [r7, #30]
    switch(op) {
 800f57a:	7d7b      	ldrb	r3, [r7, #21]
 800f57c:	2b3b      	cmp	r3, #59	; 0x3b
 800f57e:	f200 8121 	bhi.w	800f7c4 <dhcp_parse_reply+0x320>
 800f582:	a201      	add	r2, pc, #4	; (adr r2, 800f588 <dhcp_parse_reply+0xe4>)
 800f584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f588:	0800f679 	.word	0x0800f679
 800f58c:	0800f689 	.word	0x0800f689
 800f590:	0800f7c5 	.word	0x0800f7c5
 800f594:	0800f6a9 	.word	0x0800f6a9
 800f598:	0800f7c5 	.word	0x0800f7c5
 800f59c:	0800f7c5 	.word	0x0800f7c5
 800f5a0:	0800f7c5 	.word	0x0800f7c5
 800f5a4:	0800f7c5 	.word	0x0800f7c5
 800f5a8:	0800f7c5 	.word	0x0800f7c5
 800f5ac:	0800f7c5 	.word	0x0800f7c5
 800f5b0:	0800f7c5 	.word	0x0800f7c5
 800f5b4:	0800f7c5 	.word	0x0800f7c5
 800f5b8:	0800f7c5 	.word	0x0800f7c5
 800f5bc:	0800f7c5 	.word	0x0800f7c5
 800f5c0:	0800f7c5 	.word	0x0800f7c5
 800f5c4:	0800f7c5 	.word	0x0800f7c5
 800f5c8:	0800f7c5 	.word	0x0800f7c5
 800f5cc:	0800f7c5 	.word	0x0800f7c5
 800f5d0:	0800f7c5 	.word	0x0800f7c5
 800f5d4:	0800f7c5 	.word	0x0800f7c5
 800f5d8:	0800f7c5 	.word	0x0800f7c5
 800f5dc:	0800f7c5 	.word	0x0800f7c5
 800f5e0:	0800f7c5 	.word	0x0800f7c5
 800f5e4:	0800f7c5 	.word	0x0800f7c5
 800f5e8:	0800f7c5 	.word	0x0800f7c5
 800f5ec:	0800f7c5 	.word	0x0800f7c5
 800f5f0:	0800f7c5 	.word	0x0800f7c5
 800f5f4:	0800f7c5 	.word	0x0800f7c5
 800f5f8:	0800f7c5 	.word	0x0800f7c5
 800f5fc:	0800f7c5 	.word	0x0800f7c5
 800f600:	0800f7c5 	.word	0x0800f7c5
 800f604:	0800f7c5 	.word	0x0800f7c5
 800f608:	0800f7c5 	.word	0x0800f7c5
 800f60c:	0800f7c5 	.word	0x0800f7c5
 800f610:	0800f7c5 	.word	0x0800f7c5
 800f614:	0800f7c5 	.word	0x0800f7c5
 800f618:	0800f7c5 	.word	0x0800f7c5
 800f61c:	0800f7c5 	.word	0x0800f7c5
 800f620:	0800f7c5 	.word	0x0800f7c5
 800f624:	0800f7c5 	.word	0x0800f7c5
 800f628:	0800f7c5 	.word	0x0800f7c5
 800f62c:	0800f7c5 	.word	0x0800f7c5
 800f630:	0800f7c5 	.word	0x0800f7c5
 800f634:	0800f7c5 	.word	0x0800f7c5
 800f638:	0800f7c5 	.word	0x0800f7c5
 800f63c:	0800f7c5 	.word	0x0800f7c5
 800f640:	0800f7c5 	.word	0x0800f7c5
 800f644:	0800f7c5 	.word	0x0800f7c5
 800f648:	0800f7c5 	.word	0x0800f7c5
 800f64c:	0800f7c5 	.word	0x0800f7c5
 800f650:	0800f7c5 	.word	0x0800f7c5
 800f654:	0800f6cf 	.word	0x0800f6cf
 800f658:	0800f6ef 	.word	0x0800f6ef
 800f65c:	0800f729 	.word	0x0800f729
 800f660:	0800f749 	.word	0x0800f749
 800f664:	0800f7c5 	.word	0x0800f7c5
 800f668:	0800f7c5 	.word	0x0800f7c5
 800f66c:	0800f7c5 	.word	0x0800f7c5
 800f670:	0800f769 	.word	0x0800f769
 800f674:	0800f7a5 	.word	0x0800f7a5
      /* case(DHCP_OPTION_END): handled above */
      case(DHCP_OPTION_PAD):
        /* special option: no len encoded */
        decode_len = len = 0;
 800f678:	2300      	movs	r3, #0
 800f67a:	77fb      	strb	r3, [r7, #31]
 800f67c:	7ffb      	ldrb	r3, [r7, #31]
 800f67e:	77bb      	strb	r3, [r7, #30]
        /* will be increased below */
        offset--;
 800f680:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800f682:	3b01      	subs	r3, #1
 800f684:	867b      	strh	r3, [r7, #50]	; 0x32
        break;
 800f686:	e0a0      	b.n	800f7ca <dhcp_parse_reply+0x326>
      case(DHCP_OPTION_SUBNET_MASK):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 800f688:	7ffb      	ldrb	r3, [r7, #31]
 800f68a:	2b04      	cmp	r3, #4
 800f68c:	d009      	beq.n	800f6a2 <dhcp_parse_reply+0x1fe>
 800f68e:	4b3f      	ldr	r3, [pc, #252]	; (800f78c <dhcp_parse_reply+0x2e8>)
 800f690:	f240 52f6 	movw	r2, #1526	; 0x5f6
 800f694:	493e      	ldr	r1, [pc, #248]	; (800f790 <dhcp_parse_reply+0x2ec>)
 800f696:	483f      	ldr	r0, [pc, #252]	; (800f794 <dhcp_parse_reply+0x2f0>)
 800f698:	f005 f83c 	bl	8014714 <iprintf>
 800f69c:	f06f 0305 	mvn.w	r3, #5
 800f6a0:	e180      	b.n	800f9a4 <dhcp_parse_reply+0x500>
        decode_idx = DHCP_OPTION_IDX_SUBNET_MASK;
 800f6a2:	2306      	movs	r3, #6
 800f6a4:	61bb      	str	r3, [r7, #24]
        break;
 800f6a6:	e090      	b.n	800f7ca <dhcp_parse_reply+0x326>
      case(DHCP_OPTION_ROUTER):
        decode_len = 4; /* only copy the first given router */
 800f6a8:	2304      	movs	r3, #4
 800f6aa:	77bb      	strb	r3, [r7, #30]
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 800f6ac:	7ffa      	ldrb	r2, [r7, #31]
 800f6ae:	7fbb      	ldrb	r3, [r7, #30]
 800f6b0:	429a      	cmp	r2, r3
 800f6b2:	d209      	bcs.n	800f6c8 <dhcp_parse_reply+0x224>
 800f6b4:	4b35      	ldr	r3, [pc, #212]	; (800f78c <dhcp_parse_reply+0x2e8>)
 800f6b6:	f240 52fb 	movw	r2, #1531	; 0x5fb
 800f6ba:	4937      	ldr	r1, [pc, #220]	; (800f798 <dhcp_parse_reply+0x2f4>)
 800f6bc:	4835      	ldr	r0, [pc, #212]	; (800f794 <dhcp_parse_reply+0x2f0>)
 800f6be:	f005 f829 	bl	8014714 <iprintf>
 800f6c2:	f06f 0305 	mvn.w	r3, #5
 800f6c6:	e16d      	b.n	800f9a4 <dhcp_parse_reply+0x500>
        decode_idx = DHCP_OPTION_IDX_ROUTER;
 800f6c8:	2307      	movs	r3, #7
 800f6ca:	61bb      	str	r3, [r7, #24]
        break;
 800f6cc:	e07d      	b.n	800f7ca <dhcp_parse_reply+0x326>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
        decode_idx = DHCP_OPTION_IDX_DNS_SERVER;
        break;
#endif /* LWIP_DHCP_PROVIDE_DNS_SERVERS */
      case(DHCP_OPTION_LEASE_TIME):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 800f6ce:	7ffb      	ldrb	r3, [r7, #31]
 800f6d0:	2b04      	cmp	r3, #4
 800f6d2:	d009      	beq.n	800f6e8 <dhcp_parse_reply+0x244>
 800f6d4:	4b2d      	ldr	r3, [pc, #180]	; (800f78c <dhcp_parse_reply+0x2e8>)
 800f6d6:	f240 6209 	movw	r2, #1545	; 0x609
 800f6da:	492d      	ldr	r1, [pc, #180]	; (800f790 <dhcp_parse_reply+0x2ec>)
 800f6dc:	482d      	ldr	r0, [pc, #180]	; (800f794 <dhcp_parse_reply+0x2f0>)
 800f6de:	f005 f819 	bl	8014714 <iprintf>
 800f6e2:	f06f 0305 	mvn.w	r3, #5
 800f6e6:	e15d      	b.n	800f9a4 <dhcp_parse_reply+0x500>
        decode_idx = DHCP_OPTION_IDX_LEASE_TIME;
 800f6e8:	2303      	movs	r3, #3
 800f6ea:	61bb      	str	r3, [r7, #24]
        break;
 800f6ec:	e06d      	b.n	800f7ca <dhcp_parse_reply+0x326>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
        decode_idx = DHCP_OPTION_IDX_NTP_SERVER;
        break;
#endif /* LWIP_DHCP_GET_NTP_SRV*/
      case(DHCP_OPTION_OVERLOAD):
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 800f6ee:	7ffb      	ldrb	r3, [r7, #31]
 800f6f0:	2b01      	cmp	r3, #1
 800f6f2:	d009      	beq.n	800f708 <dhcp_parse_reply+0x264>
 800f6f4:	4b25      	ldr	r3, [pc, #148]	; (800f78c <dhcp_parse_reply+0x2e8>)
 800f6f6:	f240 6217 	movw	r2, #1559	; 0x617
 800f6fa:	4928      	ldr	r1, [pc, #160]	; (800f79c <dhcp_parse_reply+0x2f8>)
 800f6fc:	4825      	ldr	r0, [pc, #148]	; (800f794 <dhcp_parse_reply+0x2f0>)
 800f6fe:	f005 f809 	bl	8014714 <iprintf>
 800f702:	f06f 0305 	mvn.w	r3, #5
 800f706:	e14d      	b.n	800f9a4 <dhcp_parse_reply+0x500>
        /* decode overload only in options, not in file/sname: invalid packet */
        LWIP_ERROR("overload in file/sname", options_idx == DHCP_OPTIONS_OFS, return ERR_VAL;);
 800f708:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800f70a:	2bf0      	cmp	r3, #240	; 0xf0
 800f70c:	d009      	beq.n	800f722 <dhcp_parse_reply+0x27e>
 800f70e:	4b1f      	ldr	r3, [pc, #124]	; (800f78c <dhcp_parse_reply+0x2e8>)
 800f710:	f240 6219 	movw	r2, #1561	; 0x619
 800f714:	4922      	ldr	r1, [pc, #136]	; (800f7a0 <dhcp_parse_reply+0x2fc>)
 800f716:	481f      	ldr	r0, [pc, #124]	; (800f794 <dhcp_parse_reply+0x2f0>)
 800f718:	f004 fffc 	bl	8014714 <iprintf>
 800f71c:	f06f 0305 	mvn.w	r3, #5
 800f720:	e140      	b.n	800f9a4 <dhcp_parse_reply+0x500>
        decode_idx = DHCP_OPTION_IDX_OVERLOAD;
 800f722:	2300      	movs	r3, #0
 800f724:	61bb      	str	r3, [r7, #24]
        break;
 800f726:	e050      	b.n	800f7ca <dhcp_parse_reply+0x326>
      case(DHCP_OPTION_MESSAGE_TYPE):
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 800f728:	7ffb      	ldrb	r3, [r7, #31]
 800f72a:	2b01      	cmp	r3, #1
 800f72c:	d009      	beq.n	800f742 <dhcp_parse_reply+0x29e>
 800f72e:	4b17      	ldr	r3, [pc, #92]	; (800f78c <dhcp_parse_reply+0x2e8>)
 800f730:	f240 621d 	movw	r2, #1565	; 0x61d
 800f734:	4919      	ldr	r1, [pc, #100]	; (800f79c <dhcp_parse_reply+0x2f8>)
 800f736:	4817      	ldr	r0, [pc, #92]	; (800f794 <dhcp_parse_reply+0x2f0>)
 800f738:	f004 ffec 	bl	8014714 <iprintf>
 800f73c:	f06f 0305 	mvn.w	r3, #5
 800f740:	e130      	b.n	800f9a4 <dhcp_parse_reply+0x500>
        decode_idx = DHCP_OPTION_IDX_MSG_TYPE;
 800f742:	2301      	movs	r3, #1
 800f744:	61bb      	str	r3, [r7, #24]
        break;
 800f746:	e040      	b.n	800f7ca <dhcp_parse_reply+0x326>
      case(DHCP_OPTION_SERVER_ID):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 800f748:	7ffb      	ldrb	r3, [r7, #31]
 800f74a:	2b04      	cmp	r3, #4
 800f74c:	d009      	beq.n	800f762 <dhcp_parse_reply+0x2be>
 800f74e:	4b0f      	ldr	r3, [pc, #60]	; (800f78c <dhcp_parse_reply+0x2e8>)
 800f750:	f240 6221 	movw	r2, #1569	; 0x621
 800f754:	490e      	ldr	r1, [pc, #56]	; (800f790 <dhcp_parse_reply+0x2ec>)
 800f756:	480f      	ldr	r0, [pc, #60]	; (800f794 <dhcp_parse_reply+0x2f0>)
 800f758:	f004 ffdc 	bl	8014714 <iprintf>
 800f75c:	f06f 0305 	mvn.w	r3, #5
 800f760:	e120      	b.n	800f9a4 <dhcp_parse_reply+0x500>
        decode_idx = DHCP_OPTION_IDX_SERVER_ID;
 800f762:	2302      	movs	r3, #2
 800f764:	61bb      	str	r3, [r7, #24]
        break;
 800f766:	e030      	b.n	800f7ca <dhcp_parse_reply+0x326>
      case(DHCP_OPTION_T1):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 800f768:	7ffb      	ldrb	r3, [r7, #31]
 800f76a:	2b04      	cmp	r3, #4
 800f76c:	d009      	beq.n	800f782 <dhcp_parse_reply+0x2de>
 800f76e:	4b07      	ldr	r3, [pc, #28]	; (800f78c <dhcp_parse_reply+0x2e8>)
 800f770:	f240 6225 	movw	r2, #1573	; 0x625
 800f774:	4906      	ldr	r1, [pc, #24]	; (800f790 <dhcp_parse_reply+0x2ec>)
 800f776:	4807      	ldr	r0, [pc, #28]	; (800f794 <dhcp_parse_reply+0x2f0>)
 800f778:	f004 ffcc 	bl	8014714 <iprintf>
 800f77c:	f06f 0305 	mvn.w	r3, #5
 800f780:	e110      	b.n	800f9a4 <dhcp_parse_reply+0x500>
        decode_idx = DHCP_OPTION_IDX_T1;
 800f782:	2304      	movs	r3, #4
 800f784:	61bb      	str	r3, [r7, #24]
        break;
 800f786:	e020      	b.n	800f7ca <dhcp_parse_reply+0x326>
 800f788:	20003908 	.word	0x20003908
 800f78c:	080169f4 	.word	0x080169f4
 800f790:	08016c8c 	.word	0x08016c8c
 800f794:	08016a54 	.word	0x08016a54
 800f798:	08016c98 	.word	0x08016c98
 800f79c:	08016cac 	.word	0x08016cac
 800f7a0:	08016cb8 	.word	0x08016cb8
      case(DHCP_OPTION_T2):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 800f7a4:	7ffb      	ldrb	r3, [r7, #31]
 800f7a6:	2b04      	cmp	r3, #4
 800f7a8:	d009      	beq.n	800f7be <dhcp_parse_reply+0x31a>
 800f7aa:	4b80      	ldr	r3, [pc, #512]	; (800f9ac <dhcp_parse_reply+0x508>)
 800f7ac:	f240 6229 	movw	r2, #1577	; 0x629
 800f7b0:	497f      	ldr	r1, [pc, #508]	; (800f9b0 <dhcp_parse_reply+0x50c>)
 800f7b2:	4880      	ldr	r0, [pc, #512]	; (800f9b4 <dhcp_parse_reply+0x510>)
 800f7b4:	f004 ffae 	bl	8014714 <iprintf>
 800f7b8:	f06f 0305 	mvn.w	r3, #5
 800f7bc:	e0f2      	b.n	800f9a4 <dhcp_parse_reply+0x500>
        decode_idx = DHCP_OPTION_IDX_T2;
 800f7be:	2305      	movs	r3, #5
 800f7c0:	61bb      	str	r3, [r7, #24]
        break;
 800f7c2:	e002      	b.n	800f7ca <dhcp_parse_reply+0x326>
      default:
        decode_len = 0;
 800f7c4:	2300      	movs	r3, #0
 800f7c6:	77bb      	strb	r3, [r7, #30]
        LWIP_DEBUGF(DHCP_DEBUG, ("skipping option %"U16_F" in options\n", (u16_t)op));
        break;
 800f7c8:	bf00      	nop
    }
    offset += len + 2;
 800f7ca:	7ffb      	ldrb	r3, [r7, #31]
 800f7cc:	b29a      	uxth	r2, r3
 800f7ce:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800f7d0:	4413      	add	r3, r2
 800f7d2:	b29b      	uxth	r3, r3
 800f7d4:	3302      	adds	r3, #2
 800f7d6:	867b      	strh	r3, [r7, #50]	; 0x32
    if (decode_len > 0) {
 800f7d8:	7fbb      	ldrb	r3, [r7, #30]
 800f7da:	2b00      	cmp	r3, #0
 800f7dc:	d079      	beq.n	800f8d2 <dhcp_parse_reply+0x42e>
      u32_t value = 0;
 800f7de:	2300      	movs	r3, #0
 800f7e0:	60bb      	str	r3, [r7, #8]
      u16_t copy_len;
decode_next:
      LWIP_ASSERT("check decode_idx", decode_idx >= 0 && decode_idx < DHCP_OPTION_IDX_MAX);
 800f7e2:	69bb      	ldr	r3, [r7, #24]
 800f7e4:	2b00      	cmp	r3, #0
 800f7e6:	db02      	blt.n	800f7ee <dhcp_parse_reply+0x34a>
 800f7e8:	69bb      	ldr	r3, [r7, #24]
 800f7ea:	2b07      	cmp	r3, #7
 800f7ec:	dd06      	ble.n	800f7fc <dhcp_parse_reply+0x358>
 800f7ee:	4b6f      	ldr	r3, [pc, #444]	; (800f9ac <dhcp_parse_reply+0x508>)
 800f7f0:	f240 6236 	movw	r2, #1590	; 0x636
 800f7f4:	4970      	ldr	r1, [pc, #448]	; (800f9b8 <dhcp_parse_reply+0x514>)
 800f7f6:	486f      	ldr	r0, [pc, #444]	; (800f9b4 <dhcp_parse_reply+0x510>)
 800f7f8:	f004 ff8c 	bl	8014714 <iprintf>
      if (!dhcp_option_given(dhcp, decode_idx)) {
 800f7fc:	4a6f      	ldr	r2, [pc, #444]	; (800f9bc <dhcp_parse_reply+0x518>)
 800f7fe:	69bb      	ldr	r3, [r7, #24]
 800f800:	4413      	add	r3, r2
 800f802:	781b      	ldrb	r3, [r3, #0]
 800f804:	2b00      	cmp	r3, #0
 800f806:	d164      	bne.n	800f8d2 <dhcp_parse_reply+0x42e>
        copy_len = LWIP_MIN(decode_len, 4);
 800f808:	7fbb      	ldrb	r3, [r7, #30]
 800f80a:	2b04      	cmp	r3, #4
 800f80c:	bf28      	it	cs
 800f80e:	2304      	movcs	r3, #4
 800f810:	b2db      	uxtb	r3, r3
 800f812:	827b      	strh	r3, [r7, #18]
        if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 800f814:	8afb      	ldrh	r3, [r7, #22]
 800f816:	8a7a      	ldrh	r2, [r7, #18]
 800f818:	f107 0108 	add.w	r1, r7, #8
 800f81c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f81e:	f7f9 fcc5 	bl	80091ac <pbuf_copy_partial>
 800f822:	4603      	mov	r3, r0
 800f824:	461a      	mov	r2, r3
 800f826:	8a7b      	ldrh	r3, [r7, #18]
 800f828:	4293      	cmp	r3, r2
 800f82a:	d002      	beq.n	800f832 <dhcp_parse_reply+0x38e>
          return ERR_BUF;
 800f82c:	f06f 0301 	mvn.w	r3, #1
 800f830:	e0b8      	b.n	800f9a4 <dhcp_parse_reply+0x500>
        }
        if (decode_len > 4) {
 800f832:	7fbb      	ldrb	r3, [r7, #30]
 800f834:	2b04      	cmp	r3, #4
 800f836:	d927      	bls.n	800f888 <dhcp_parse_reply+0x3e4>
          /* decode more than one u32_t */
          LWIP_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 800f838:	7fbb      	ldrb	r3, [r7, #30]
 800f83a:	f003 0303 	and.w	r3, r3, #3
 800f83e:	b2db      	uxtb	r3, r3
 800f840:	2b00      	cmp	r3, #0
 800f842:	d009      	beq.n	800f858 <dhcp_parse_reply+0x3b4>
 800f844:	4b59      	ldr	r3, [pc, #356]	; (800f9ac <dhcp_parse_reply+0x508>)
 800f846:	f240 623e 	movw	r2, #1598	; 0x63e
 800f84a:	495d      	ldr	r1, [pc, #372]	; (800f9c0 <dhcp_parse_reply+0x51c>)
 800f84c:	4859      	ldr	r0, [pc, #356]	; (800f9b4 <dhcp_parse_reply+0x510>)
 800f84e:	f004 ff61 	bl	8014714 <iprintf>
 800f852:	f06f 0305 	mvn.w	r3, #5
 800f856:	e0a5      	b.n	800f9a4 <dhcp_parse_reply+0x500>
          dhcp_got_option(dhcp, decode_idx);
 800f858:	4a58      	ldr	r2, [pc, #352]	; (800f9bc <dhcp_parse_reply+0x518>)
 800f85a:	69bb      	ldr	r3, [r7, #24]
 800f85c:	4413      	add	r3, r2
 800f85e:	2201      	movs	r2, #1
 800f860:	701a      	strb	r2, [r3, #0]
          dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 800f862:	68bb      	ldr	r3, [r7, #8]
 800f864:	4618      	mov	r0, r3
 800f866:	f7f8 f9a7 	bl	8007bb8 <lwip_htonl>
 800f86a:	4601      	mov	r1, r0
 800f86c:	4a55      	ldr	r2, [pc, #340]	; (800f9c4 <dhcp_parse_reply+0x520>)
 800f86e:	69bb      	ldr	r3, [r7, #24]
 800f870:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
          decode_len -= 4;
 800f874:	7fbb      	ldrb	r3, [r7, #30]
 800f876:	3b04      	subs	r3, #4
 800f878:	77bb      	strb	r3, [r7, #30]
          val_offset += 4;
 800f87a:	8afb      	ldrh	r3, [r7, #22]
 800f87c:	3304      	adds	r3, #4
 800f87e:	82fb      	strh	r3, [r7, #22]
          decode_idx++;
 800f880:	69bb      	ldr	r3, [r7, #24]
 800f882:	3301      	adds	r3, #1
 800f884:	61bb      	str	r3, [r7, #24]
          goto decode_next;
 800f886:	e7ac      	b.n	800f7e2 <dhcp_parse_reply+0x33e>
        } else if (decode_len == 4) {
 800f888:	7fbb      	ldrb	r3, [r7, #30]
 800f88a:	2b04      	cmp	r3, #4
 800f88c:	d106      	bne.n	800f89c <dhcp_parse_reply+0x3f8>
          value = lwip_ntohl(value);
 800f88e:	68bb      	ldr	r3, [r7, #8]
 800f890:	4618      	mov	r0, r3
 800f892:	f7f8 f991 	bl	8007bb8 <lwip_htonl>
 800f896:	4603      	mov	r3, r0
 800f898:	60bb      	str	r3, [r7, #8]
 800f89a:	e010      	b.n	800f8be <dhcp_parse_reply+0x41a>
        } else {
          LWIP_ERROR("invalid decode_len", decode_len == 1, return ERR_VAL;);
 800f89c:	7fbb      	ldrb	r3, [r7, #30]
 800f89e:	2b01      	cmp	r3, #1
 800f8a0:	d009      	beq.n	800f8b6 <dhcp_parse_reply+0x412>
 800f8a2:	4b42      	ldr	r3, [pc, #264]	; (800f9ac <dhcp_parse_reply+0x508>)
 800f8a4:	f44f 62c9 	mov.w	r2, #1608	; 0x648
 800f8a8:	4947      	ldr	r1, [pc, #284]	; (800f9c8 <dhcp_parse_reply+0x524>)
 800f8aa:	4842      	ldr	r0, [pc, #264]	; (800f9b4 <dhcp_parse_reply+0x510>)
 800f8ac:	f004 ff32 	bl	8014714 <iprintf>
 800f8b0:	f06f 0305 	mvn.w	r3, #5
 800f8b4:	e076      	b.n	800f9a4 <dhcp_parse_reply+0x500>
          value = ((u8_t*)&value)[0];
 800f8b6:	f107 0308 	add.w	r3, r7, #8
 800f8ba:	781b      	ldrb	r3, [r3, #0]
 800f8bc:	60bb      	str	r3, [r7, #8]
        }
        dhcp_got_option(dhcp, decode_idx);
 800f8be:	4a3f      	ldr	r2, [pc, #252]	; (800f9bc <dhcp_parse_reply+0x518>)
 800f8c0:	69bb      	ldr	r3, [r7, #24]
 800f8c2:	4413      	add	r3, r2
 800f8c4:	2201      	movs	r2, #1
 800f8c6:	701a      	strb	r2, [r3, #0]
        dhcp_set_option_value(dhcp, decode_idx, value);
 800f8c8:	68ba      	ldr	r2, [r7, #8]
 800f8ca:	493e      	ldr	r1, [pc, #248]	; (800f9c4 <dhcp_parse_reply+0x520>)
 800f8cc:	69bb      	ldr	r3, [r7, #24]
 800f8ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      }
    }
    if (offset >= q->len) {
 800f8d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f8d4:	895b      	ldrh	r3, [r3, #10]
 800f8d6:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 800f8d8:	429a      	cmp	r2, r3
 800f8da:	d323      	bcc.n	800f924 <dhcp_parse_reply+0x480>
      offset -= q->len;
 800f8dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f8de:	895b      	ldrh	r3, [r3, #10]
 800f8e0:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 800f8e2:	1ad3      	subs	r3, r2, r3
 800f8e4:	867b      	strh	r3, [r7, #50]	; 0x32
      offset_max -= q->len;
 800f8e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f8e8:	895b      	ldrh	r3, [r3, #10]
 800f8ea:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 800f8ec:	1ad3      	subs	r3, r2, r3
 800f8ee:	863b      	strh	r3, [r7, #48]	; 0x30
      if ((offset < offset_max) && offset_max) {
 800f8f0:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 800f8f2:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800f8f4:	429a      	cmp	r2, r3
 800f8f6:	d223      	bcs.n	800f940 <dhcp_parse_reply+0x49c>
 800f8f8:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800f8fa:	2b00      	cmp	r3, #0
 800f8fc:	d020      	beq.n	800f940 <dhcp_parse_reply+0x49c>
        q = q->next;
 800f8fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f900:	681b      	ldr	r3, [r3, #0]
 800f902:	62bb      	str	r3, [r7, #40]	; 0x28
        LWIP_ERROR("next pbuf was null", q != NULL, return ERR_VAL;);
 800f904:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f906:	2b00      	cmp	r3, #0
 800f908:	d109      	bne.n	800f91e <dhcp_parse_reply+0x47a>
 800f90a:	4b28      	ldr	r3, [pc, #160]	; (800f9ac <dhcp_parse_reply+0x508>)
 800f90c:	f240 6254 	movw	r2, #1620	; 0x654
 800f910:	492e      	ldr	r1, [pc, #184]	; (800f9cc <dhcp_parse_reply+0x528>)
 800f912:	4828      	ldr	r0, [pc, #160]	; (800f9b4 <dhcp_parse_reply+0x510>)
 800f914:	f004 fefe 	bl	8014714 <iprintf>
 800f918:	f06f 0305 	mvn.w	r3, #5
 800f91c:	e042      	b.n	800f9a4 <dhcp_parse_reply+0x500>
        options = (u8_t*)q->payload;
 800f91e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f920:	685b      	ldr	r3, [r3, #4]
 800f922:	637b      	str	r3, [r7, #52]	; 0x34
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 800f924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f926:	2b00      	cmp	r3, #0
 800f928:	d00a      	beq.n	800f940 <dhcp_parse_reply+0x49c>
 800f92a:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 800f92c:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800f92e:	429a      	cmp	r2, r3
 800f930:	d206      	bcs.n	800f940 <dhcp_parse_reply+0x49c>
 800f932:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800f934:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f936:	4413      	add	r3, r2
 800f938:	781b      	ldrb	r3, [r3, #0]
 800f93a:	2bff      	cmp	r3, #255	; 0xff
 800f93c:	f47f adf6 	bne.w	800f52c <dhcp_parse_reply+0x88>
        break;
      }
    }
  }
  /* is this an overloaded message? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_OVERLOAD)) {
 800f940:	4b1e      	ldr	r3, [pc, #120]	; (800f9bc <dhcp_parse_reply+0x518>)
 800f942:	781b      	ldrb	r3, [r3, #0]
 800f944:	2b00      	cmp	r3, #0
 800f946:	d018      	beq.n	800f97a <dhcp_parse_reply+0x4d6>
    u32_t overload = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 800f948:	4b1e      	ldr	r3, [pc, #120]	; (800f9c4 <dhcp_parse_reply+0x520>)
 800f94a:	681b      	ldr	r3, [r3, #0]
 800f94c:	60fb      	str	r3, [r7, #12]
    dhcp_clear_option(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 800f94e:	4b1b      	ldr	r3, [pc, #108]	; (800f9bc <dhcp_parse_reply+0x518>)
 800f950:	2200      	movs	r2, #0
 800f952:	701a      	strb	r2, [r3, #0]
    if (overload == DHCP_OVERLOAD_FILE) {
 800f954:	68fb      	ldr	r3, [r7, #12]
 800f956:	2b01      	cmp	r3, #1
 800f958:	d102      	bne.n	800f960 <dhcp_parse_reply+0x4bc>
      parse_file_as_options = 1;
 800f95a:	2301      	movs	r3, #1
 800f95c:	627b      	str	r3, [r7, #36]	; 0x24
 800f95e:	e00c      	b.n	800f97a <dhcp_parse_reply+0x4d6>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded file field\n"));
    } else if (overload == DHCP_OVERLOAD_SNAME) {
 800f960:	68fb      	ldr	r3, [r7, #12]
 800f962:	2b02      	cmp	r3, #2
 800f964:	d102      	bne.n	800f96c <dhcp_parse_reply+0x4c8>
      parse_sname_as_options = 1;
 800f966:	2301      	movs	r3, #1
 800f968:	623b      	str	r3, [r7, #32]
 800f96a:	e006      	b.n	800f97a <dhcp_parse_reply+0x4d6>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded sname field\n"));
    } else if (overload == DHCP_OVERLOAD_SNAME_FILE) {
 800f96c:	68fb      	ldr	r3, [r7, #12]
 800f96e:	2b03      	cmp	r3, #3
 800f970:	d103      	bne.n	800f97a <dhcp_parse_reply+0x4d6>
      parse_sname_as_options = 1;
 800f972:	2301      	movs	r3, #1
 800f974:	623b      	str	r3, [r7, #32]
      parse_file_as_options = 1;
 800f976:	2301      	movs	r3, #1
 800f978:	627b      	str	r3, [r7, #36]	; 0x24
      /* make sure the string is really NULL-terminated */
      dhcp->boot_file_name[DHCP_FILE_LEN-1] = 0;
    }
#endif /* LWIP_DHCP_BOOTP_FILE */
  }
  if (parse_file_as_options) {
 800f97a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f97c:	2b00      	cmp	r3, #0
 800f97e:	d006      	beq.n	800f98e <dhcp_parse_reply+0x4ea>
    /* if both are overloaded, parse file first and then sname (RFC 2131 ch. 4.1) */
    parse_file_as_options = 0;
 800f980:	2300      	movs	r3, #0
 800f982:	627b      	str	r3, [r7, #36]	; 0x24
    options_idx = DHCP_FILE_OFS;
 800f984:	236c      	movs	r3, #108	; 0x6c
 800f986:	85fb      	strh	r3, [r7, #46]	; 0x2e
    options_idx_max = DHCP_FILE_OFS + DHCP_FILE_LEN;
 800f988:	23ec      	movs	r3, #236	; 0xec
 800f98a:	85bb      	strh	r3, [r7, #44]	; 0x2c
    goto again;
 800f98c:	e5a8      	b.n	800f4e0 <dhcp_parse_reply+0x3c>
  } else if (parse_sname_as_options) {
 800f98e:	6a3b      	ldr	r3, [r7, #32]
 800f990:	2b00      	cmp	r3, #0
 800f992:	d006      	beq.n	800f9a2 <dhcp_parse_reply+0x4fe>
    parse_sname_as_options = 0;
 800f994:	2300      	movs	r3, #0
 800f996:	623b      	str	r3, [r7, #32]
    options_idx = DHCP_SNAME_OFS;
 800f998:	232c      	movs	r3, #44	; 0x2c
 800f99a:	85fb      	strh	r3, [r7, #46]	; 0x2e
    options_idx_max = DHCP_SNAME_OFS + DHCP_SNAME_LEN;
 800f99c:	236c      	movs	r3, #108	; 0x6c
 800f99e:	85bb      	strh	r3, [r7, #44]	; 0x2c
    goto again;
 800f9a0:	e59e      	b.n	800f4e0 <dhcp_parse_reply+0x3c>
  }
  return ERR_OK;
 800f9a2:	2300      	movs	r3, #0
}
 800f9a4:	4618      	mov	r0, r3
 800f9a6:	3738      	adds	r7, #56	; 0x38
 800f9a8:	46bd      	mov	sp, r7
 800f9aa:	bd80      	pop	{r7, pc}
 800f9ac:	080169f4 	.word	0x080169f4
 800f9b0:	08016c8c 	.word	0x08016c8c
 800f9b4:	08016a54 	.word	0x08016a54
 800f9b8:	08016cd0 	.word	0x08016cd0
 800f9bc:	20003908 	.word	0x20003908
 800f9c0:	08016ce4 	.word	0x08016ce4
 800f9c4:	20003910 	.word	0x20003910
 800f9c8:	08016cfc 	.word	0x08016cfc
 800f9cc:	08016d10 	.word	0x08016d10

0800f9d0 <dhcp_recv>:
/**
 * If an incoming DHCP message is in response to us, then trigger the state machine
 */
static void
dhcp_recv(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 800f9d0:	b580      	push	{r7, lr}
 800f9d2:	b08a      	sub	sp, #40	; 0x28
 800f9d4:	af00      	add	r7, sp, #0
 800f9d6:	60f8      	str	r0, [r7, #12]
 800f9d8:	60b9      	str	r1, [r7, #8]
 800f9da:	607a      	str	r2, [r7, #4]
 800f9dc:	603b      	str	r3, [r7, #0]
  struct netif *netif = ip_current_input_netif();
 800f9de:	4b68      	ldr	r3, [pc, #416]	; (800fb80 <dhcp_recv+0x1b0>)
 800f9e0:	685b      	ldr	r3, [r3, #4]
 800f9e2:	623b      	str	r3, [r7, #32]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 800f9e4:	6a3b      	ldr	r3, [r7, #32]
 800f9e6:	6a1b      	ldr	r3, [r3, #32]
 800f9e8:	61fb      	str	r3, [r7, #28]
  struct dhcp_msg *reply_msg = (struct dhcp_msg *)p->payload;
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	685b      	ldr	r3, [r3, #4]
 800f9ee:	61bb      	str	r3, [r7, #24]
  u8_t i;

  LWIP_UNUSED_ARG(arg);

  /* Caught DHCP message from netif that does not have DHCP enabled? -> not interested */
  if ((dhcp == NULL) || (dhcp->pcb_allocated == 0)) {
 800f9f0:	69fb      	ldr	r3, [r7, #28]
 800f9f2:	2b00      	cmp	r3, #0
 800f9f4:	f000 80a9 	beq.w	800fb4a <dhcp_recv+0x17a>
 800f9f8:	69fb      	ldr	r3, [r7, #28]
 800f9fa:	7a1b      	ldrb	r3, [r3, #8]
 800f9fc:	2b00      	cmp	r3, #0
 800f9fe:	f000 80a4 	beq.w	800fb4a <dhcp_recv+0x17a>
  /* prevent warnings about unused arguments */
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(addr);
  LWIP_UNUSED_ARG(port);

  LWIP_ASSERT("reply wasn't freed", dhcp->msg_in == NULL);
 800fa02:	69fb      	ldr	r3, [r7, #28]
 800fa04:	685b      	ldr	r3, [r3, #4]
 800fa06:	2b00      	cmp	r3, #0
 800fa08:	d006      	beq.n	800fa18 <dhcp_recv+0x48>
 800fa0a:	4b5e      	ldr	r3, [pc, #376]	; (800fb84 <dhcp_recv+0x1b4>)
 800fa0c:	f44f 62d5 	mov.w	r2, #1704	; 0x6a8
 800fa10:	495d      	ldr	r1, [pc, #372]	; (800fb88 <dhcp_recv+0x1b8>)
 800fa12:	485e      	ldr	r0, [pc, #376]	; (800fb8c <dhcp_recv+0x1bc>)
 800fa14:	f004 fe7e 	bl	8014714 <iprintf>

  if (p->len < DHCP_MIN_REPLY_LEN) {
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	895b      	ldrh	r3, [r3, #10]
 800fa1c:	2b2b      	cmp	r3, #43	; 0x2b
 800fa1e:	f240 8096 	bls.w	800fb4e <dhcp_recv+0x17e>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("DHCP reply message or pbuf too short\n"));
    goto free_pbuf_and_return;
  }

  if (reply_msg->op != DHCP_BOOTREPLY) {
 800fa22:	69bb      	ldr	r3, [r7, #24]
 800fa24:	781b      	ldrb	r3, [r3, #0]
 800fa26:	2b02      	cmp	r3, #2
 800fa28:	f040 8093 	bne.w	800fb52 <dhcp_recv+0x182>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("not a DHCP reply message, but type %"U16_F"\n", (u16_t)reply_msg->op));
    goto free_pbuf_and_return;
  }
  /* iterate through hardware address and match against DHCP message */
  for (i = 0; i < netif->hwaddr_len && i < NETIF_MAX_HWADDR_LEN && i < DHCP_CHADDR_LEN; i++) {
 800fa2c:	2300      	movs	r3, #0
 800fa2e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800fa32:	e012      	b.n	800fa5a <dhcp_recv+0x8a>
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 800fa34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800fa38:	6a3a      	ldr	r2, [r7, #32]
 800fa3a:	4413      	add	r3, r2
 800fa3c:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 800fa40:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800fa44:	69b9      	ldr	r1, [r7, #24]
 800fa46:	440b      	add	r3, r1
 800fa48:	7f1b      	ldrb	r3, [r3, #28]
 800fa4a:	429a      	cmp	r2, r3
 800fa4c:	f040 8083 	bne.w	800fb56 <dhcp_recv+0x186>
  for (i = 0; i < netif->hwaddr_len && i < NETIF_MAX_HWADDR_LEN && i < DHCP_CHADDR_LEN; i++) {
 800fa50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800fa54:	3301      	adds	r3, #1
 800fa56:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800fa5a:	6a3b      	ldr	r3, [r7, #32]
 800fa5c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fa60:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800fa64:	429a      	cmp	r2, r3
 800fa66:	d207      	bcs.n	800fa78 <dhcp_recv+0xa8>
 800fa68:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800fa6c:	2b05      	cmp	r3, #5
 800fa6e:	d803      	bhi.n	800fa78 <dhcp_recv+0xa8>
 800fa70:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800fa74:	2b0f      	cmp	r3, #15
 800fa76:	d9dd      	bls.n	800fa34 <dhcp_recv+0x64>
        (u16_t)i, (u16_t)netif->hwaddr[i], (u16_t)i, (u16_t)reply_msg->chaddr[i]));
      goto free_pbuf_and_return;
    }
  }
  /* match transaction ID against what we expected */
  if (lwip_ntohl(reply_msg->xid) != dhcp->xid) {
 800fa78:	69bb      	ldr	r3, [r7, #24]
 800fa7a:	685b      	ldr	r3, [r3, #4]
 800fa7c:	4618      	mov	r0, r3
 800fa7e:	f7f8 f89b 	bl	8007bb8 <lwip_htonl>
 800fa82:	4602      	mov	r2, r0
 800fa84:	69fb      	ldr	r3, [r7, #28]
 800fa86:	681b      	ldr	r3, [r3, #0]
 800fa88:	429a      	cmp	r2, r3
 800fa8a:	d166      	bne.n	800fb5a <dhcp_recv+0x18a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
      ("transaction id mismatch reply_msg->xid(%"X32_F")!=dhcp->xid(%"X32_F")\n",lwip_ntohl(reply_msg->xid),dhcp->xid));
    goto free_pbuf_and_return;
  }
  /* option fields could be unfold? */
  if (dhcp_parse_reply(dhcp, p) != ERR_OK) {
 800fa8c:	6879      	ldr	r1, [r7, #4]
 800fa8e:	69f8      	ldr	r0, [r7, #28]
 800fa90:	f7ff fd08 	bl	800f4a4 <dhcp_parse_reply>
 800fa94:	4603      	mov	r3, r0
 800fa96:	2b00      	cmp	r3, #0
 800fa98:	d161      	bne.n	800fb5e <dhcp_recv+0x18e>
    goto free_pbuf_and_return;
  }

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("searching DHCP_OPTION_MESSAGE_TYPE\n"));
  /* obtain pointer to DHCP message type */
  if (!dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE)) {
 800fa9a:	4b3d      	ldr	r3, [pc, #244]	; (800fb90 <dhcp_recv+0x1c0>)
 800fa9c:	785b      	ldrb	r3, [r3, #1]
 800fa9e:	2b00      	cmp	r3, #0
 800faa0:	d05f      	beq.n	800fb62 <dhcp_recv+0x192>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("DHCP_OPTION_MESSAGE_TYPE option not found\n"));
    goto free_pbuf_and_return;
  }

  /* read DHCP message type */
  msg_type = (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE);
 800faa2:	4b3c      	ldr	r3, [pc, #240]	; (800fb94 <dhcp_recv+0x1c4>)
 800faa4:	685b      	ldr	r3, [r3, #4]
 800faa6:	75fb      	strb	r3, [r7, #23]
  /* message type is DHCP ACK? */
  if (msg_type == DHCP_ACK) {
 800faa8:	7dfb      	ldrb	r3, [r7, #23]
 800faaa:	2b05      	cmp	r3, #5
 800faac:	d128      	bne.n	800fb00 <dhcp_recv+0x130>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_ACK received\n"));
    /* in requesting state? */
    if (dhcp->state == DHCP_STATE_REQUESTING) {
 800faae:	69fb      	ldr	r3, [r7, #28]
 800fab0:	7a5b      	ldrb	r3, [r3, #9]
 800fab2:	2b01      	cmp	r3, #1
 800fab4:	d111      	bne.n	800fada <dhcp_recv+0x10a>
      dhcp_handle_ack(netif);
 800fab6:	6a38      	ldr	r0, [r7, #32]
 800fab8:	f7fe fea0 	bl	800e7fc <dhcp_handle_ack>
#if DHCP_DOES_ARP_CHECK
      if ((netif->flags & NETIF_FLAG_ETHARP) != 0) {
 800fabc:	6a3b      	ldr	r3, [r7, #32]
 800fabe:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800fac2:	f003 0308 	and.w	r3, r3, #8
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	d003      	beq.n	800fad2 <dhcp_recv+0x102>
        /* check if the acknowledged lease address is already in use */
        dhcp_check(netif);
 800faca:	6a38      	ldr	r0, [r7, #32]
 800facc:	f7fe fc68 	bl	800e3a0 <dhcp_check>
 800fad0:	e048      	b.n	800fb64 <dhcp_recv+0x194>
      } else {
        /* bind interface to the acknowledged lease address */
        dhcp_bind(netif);
 800fad2:	6a38      	ldr	r0, [r7, #32]
 800fad4:	f7ff f8a0 	bl	800ec18 <dhcp_bind>
 800fad8:	e044      	b.n	800fb64 <dhcp_recv+0x194>
      /* bind interface to the acknowledged lease address */
      dhcp_bind(netif);
#endif
    }
    /* already bound to the given lease address? */
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 800fada:	69fb      	ldr	r3, [r7, #28]
 800fadc:	7a5b      	ldrb	r3, [r3, #9]
 800fade:	2b03      	cmp	r3, #3
 800fae0:	d007      	beq.n	800faf2 <dhcp_recv+0x122>
 800fae2:	69fb      	ldr	r3, [r7, #28]
 800fae4:	7a5b      	ldrb	r3, [r3, #9]
 800fae6:	2b04      	cmp	r3, #4
 800fae8:	d003      	beq.n	800faf2 <dhcp_recv+0x122>
             (dhcp->state == DHCP_STATE_RENEWING)) {
 800faea:	69fb      	ldr	r3, [r7, #28]
 800faec:	7a5b      	ldrb	r3, [r3, #9]
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 800faee:	2b05      	cmp	r3, #5
 800faf0:	d138      	bne.n	800fb64 <dhcp_recv+0x194>
      dhcp_handle_ack(netif);
 800faf2:	6a38      	ldr	r0, [r7, #32]
 800faf4:	f7fe fe82 	bl	800e7fc <dhcp_handle_ack>
      dhcp_bind(netif);
 800faf8:	6a38      	ldr	r0, [r7, #32]
 800fafa:	f7ff f88d 	bl	800ec18 <dhcp_bind>
 800fafe:	e031      	b.n	800fb64 <dhcp_recv+0x194>
    }
  }
  /* received a DHCP_NAK in appropriate state? */
  else if ((msg_type == DHCP_NAK) &&
 800fb00:	7dfb      	ldrb	r3, [r7, #23]
 800fb02:	2b06      	cmp	r3, #6
 800fb04:	d113      	bne.n	800fb2e <dhcp_recv+0x15e>
    ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 800fb06:	69fb      	ldr	r3, [r7, #28]
 800fb08:	7a5b      	ldrb	r3, [r3, #9]
  else if ((msg_type == DHCP_NAK) &&
 800fb0a:	2b03      	cmp	r3, #3
 800fb0c:	d00b      	beq.n	800fb26 <dhcp_recv+0x156>
    ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 800fb0e:	69fb      	ldr	r3, [r7, #28]
 800fb10:	7a5b      	ldrb	r3, [r3, #9]
 800fb12:	2b01      	cmp	r3, #1
 800fb14:	d007      	beq.n	800fb26 <dhcp_recv+0x156>
     (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 800fb16:	69fb      	ldr	r3, [r7, #28]
 800fb18:	7a5b      	ldrb	r3, [r3, #9]
    ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 800fb1a:	2b04      	cmp	r3, #4
 800fb1c:	d003      	beq.n	800fb26 <dhcp_recv+0x156>
     (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 800fb1e:	69fb      	ldr	r3, [r7, #28]
 800fb20:	7a5b      	ldrb	r3, [r3, #9]
 800fb22:	2b05      	cmp	r3, #5
 800fb24:	d103      	bne.n	800fb2e <dhcp_recv+0x15e>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_NAK received\n"));
    dhcp_handle_nak(netif);
 800fb26:	6a38      	ldr	r0, [r7, #32]
 800fb28:	f7fe fc20 	bl	800e36c <dhcp_handle_nak>
 800fb2c:	e01a      	b.n	800fb64 <dhcp_recv+0x194>
  }
  /* received a DHCP_OFFER in DHCP_STATE_SELECTING state? */
  else if ((msg_type == DHCP_OFFER) && (dhcp->state == DHCP_STATE_SELECTING)) {
 800fb2e:	7dfb      	ldrb	r3, [r7, #23]
 800fb30:	2b02      	cmp	r3, #2
 800fb32:	d10a      	bne.n	800fb4a <dhcp_recv+0x17a>
 800fb34:	69fb      	ldr	r3, [r7, #28]
 800fb36:	7a5b      	ldrb	r3, [r3, #9]
 800fb38:	2b06      	cmp	r3, #6
 800fb3a:	d106      	bne.n	800fb4a <dhcp_recv+0x17a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_OFFER received in DHCP_STATE_SELECTING state\n"));
    dhcp->request_timeout = 0;
 800fb3c:	69fb      	ldr	r3, [r7, #28]
 800fb3e:	2200      	movs	r2, #0
 800fb40:	82da      	strh	r2, [r3, #22]
    /* remember offered lease */
    dhcp_handle_offer(netif);
 800fb42:	6a38      	ldr	r0, [r7, #32]
 800fb44:	f7fe fc60 	bl	800e408 <dhcp_handle_offer>
 800fb48:	e00c      	b.n	800fb64 <dhcp_recv+0x194>
  }

free_pbuf_and_return:
 800fb4a:	bf00      	nop
 800fb4c:	e00a      	b.n	800fb64 <dhcp_recv+0x194>
    goto free_pbuf_and_return;
 800fb4e:	bf00      	nop
 800fb50:	e008      	b.n	800fb64 <dhcp_recv+0x194>
    goto free_pbuf_and_return;
 800fb52:	bf00      	nop
 800fb54:	e006      	b.n	800fb64 <dhcp_recv+0x194>
      goto free_pbuf_and_return;
 800fb56:	bf00      	nop
 800fb58:	e004      	b.n	800fb64 <dhcp_recv+0x194>
    goto free_pbuf_and_return;
 800fb5a:	bf00      	nop
 800fb5c:	e002      	b.n	800fb64 <dhcp_recv+0x194>
    goto free_pbuf_and_return;
 800fb5e:	bf00      	nop
 800fb60:	e000      	b.n	800fb64 <dhcp_recv+0x194>
    goto free_pbuf_and_return;
 800fb62:	bf00      	nop
  if (dhcp != NULL) {
 800fb64:	69fb      	ldr	r3, [r7, #28]
 800fb66:	2b00      	cmp	r3, #0
 800fb68:	d002      	beq.n	800fb70 <dhcp_recv+0x1a0>
    dhcp->msg_in = NULL;
 800fb6a:	69fb      	ldr	r3, [r7, #28]
 800fb6c:	2200      	movs	r2, #0
 800fb6e:	605a      	str	r2, [r3, #4]
  }
  pbuf_free(p);
 800fb70:	6878      	ldr	r0, [r7, #4]
 800fb72:	f7f9 f91b 	bl	8008dac <pbuf_free>
}
 800fb76:	bf00      	nop
 800fb78:	3728      	adds	r7, #40	; 0x28
 800fb7a:	46bd      	mov	sp, r7
 800fb7c:	bd80      	pop	{r7, pc}
 800fb7e:	bf00      	nop
 800fb80:	2000039c 	.word	0x2000039c
 800fb84:	080169f4 	.word	0x080169f4
 800fb88:	08016b20 	.word	0x08016b20
 800fb8c:	08016a54 	.word	0x08016a54
 800fb90:	20003908 	.word	0x20003908
 800fb94:	20003910 	.word	0x20003910

0800fb98 <dhcp_create_msg>:
 * @param dhcp dhcp control struct
 * @param message_type message type of the request
 */
static err_t
dhcp_create_msg(struct netif *netif, struct dhcp *dhcp, u8_t message_type)
{
 800fb98:	b590      	push	{r4, r7, lr}
 800fb9a:	b087      	sub	sp, #28
 800fb9c:	af00      	add	r7, sp, #0
 800fb9e:	60f8      	str	r0, [r7, #12]
 800fba0:	60b9      	str	r1, [r7, #8]
 800fba2:	4613      	mov	r3, r2
 800fba4:	71fb      	strb	r3, [r7, #7]
  if (!xid_initialised) {
    xid = DHCP_GLOBAL_XID;
    xid_initialised = !xid_initialised;
  }
#endif
  LWIP_ERROR("dhcp_create_msg: netif != NULL", (netif != NULL), return ERR_ARG;);
 800fba6:	68fb      	ldr	r3, [r7, #12]
 800fba8:	2b00      	cmp	r3, #0
 800fbaa:	d109      	bne.n	800fbc0 <dhcp_create_msg+0x28>
 800fbac:	4ba3      	ldr	r3, [pc, #652]	; (800fe3c <dhcp_create_msg+0x2a4>)
 800fbae:	f240 721d 	movw	r2, #1821	; 0x71d
 800fbb2:	49a3      	ldr	r1, [pc, #652]	; (800fe40 <dhcp_create_msg+0x2a8>)
 800fbb4:	48a3      	ldr	r0, [pc, #652]	; (800fe44 <dhcp_create_msg+0x2ac>)
 800fbb6:	f004 fdad 	bl	8014714 <iprintf>
 800fbba:	f06f 030f 	mvn.w	r3, #15
 800fbbe:	e138      	b.n	800fe32 <dhcp_create_msg+0x29a>
  LWIP_ERROR("dhcp_create_msg: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 800fbc0:	68bb      	ldr	r3, [r7, #8]
 800fbc2:	2b00      	cmp	r3, #0
 800fbc4:	d109      	bne.n	800fbda <dhcp_create_msg+0x42>
 800fbc6:	4b9d      	ldr	r3, [pc, #628]	; (800fe3c <dhcp_create_msg+0x2a4>)
 800fbc8:	f240 721e 	movw	r2, #1822	; 0x71e
 800fbcc:	499e      	ldr	r1, [pc, #632]	; (800fe48 <dhcp_create_msg+0x2b0>)
 800fbce:	489d      	ldr	r0, [pc, #628]	; (800fe44 <dhcp_create_msg+0x2ac>)
 800fbd0:	f004 fda0 	bl	8014714 <iprintf>
 800fbd4:	f06f 0305 	mvn.w	r3, #5
 800fbd8:	e12b      	b.n	800fe32 <dhcp_create_msg+0x29a>
  LWIP_ASSERT("dhcp_create_msg: dhcp->p_out == NULL", dhcp->p_out == NULL);
 800fbda:	68bb      	ldr	r3, [r7, #8]
 800fbdc:	68db      	ldr	r3, [r3, #12]
 800fbde:	2b00      	cmp	r3, #0
 800fbe0:	d006      	beq.n	800fbf0 <dhcp_create_msg+0x58>
 800fbe2:	4b96      	ldr	r3, [pc, #600]	; (800fe3c <dhcp_create_msg+0x2a4>)
 800fbe4:	f240 721f 	movw	r2, #1823	; 0x71f
 800fbe8:	4998      	ldr	r1, [pc, #608]	; (800fe4c <dhcp_create_msg+0x2b4>)
 800fbea:	4896      	ldr	r0, [pc, #600]	; (800fe44 <dhcp_create_msg+0x2ac>)
 800fbec:	f004 fd92 	bl	8014714 <iprintf>
  LWIP_ASSERT("dhcp_create_msg: dhcp->msg_out == NULL", dhcp->msg_out == NULL);
 800fbf0:	68bb      	ldr	r3, [r7, #8]
 800fbf2:	691b      	ldr	r3, [r3, #16]
 800fbf4:	2b00      	cmp	r3, #0
 800fbf6:	d006      	beq.n	800fc06 <dhcp_create_msg+0x6e>
 800fbf8:	4b90      	ldr	r3, [pc, #576]	; (800fe3c <dhcp_create_msg+0x2a4>)
 800fbfa:	f44f 62e4 	mov.w	r2, #1824	; 0x720
 800fbfe:	4994      	ldr	r1, [pc, #592]	; (800fe50 <dhcp_create_msg+0x2b8>)
 800fc00:	4890      	ldr	r0, [pc, #576]	; (800fe44 <dhcp_create_msg+0x2ac>)
 800fc02:	f004 fd87 	bl	8014714 <iprintf>
  dhcp->p_out = pbuf_alloc(PBUF_TRANSPORT, sizeof(struct dhcp_msg), PBUF_RAM);
 800fc06:	2200      	movs	r2, #0
 800fc08:	f44f 719a 	mov.w	r1, #308	; 0x134
 800fc0c:	2000      	movs	r0, #0
 800fc0e:	f7f8 fd5b 	bl	80086c8 <pbuf_alloc>
 800fc12:	4602      	mov	r2, r0
 800fc14:	68bb      	ldr	r3, [r7, #8]
 800fc16:	60da      	str	r2, [r3, #12]
  if (dhcp->p_out == NULL) {
 800fc18:	68bb      	ldr	r3, [r7, #8]
 800fc1a:	68db      	ldr	r3, [r3, #12]
 800fc1c:	2b00      	cmp	r3, #0
 800fc1e:	d102      	bne.n	800fc26 <dhcp_create_msg+0x8e>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
      ("dhcp_create_msg(): could not allocate pbuf\n"));
    return ERR_MEM;
 800fc20:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800fc24:	e105      	b.n	800fe32 <dhcp_create_msg+0x29a>
  }
  LWIP_ASSERT("dhcp_create_msg: check that first pbuf can hold struct dhcp_msg",
 800fc26:	68bb      	ldr	r3, [r7, #8]
 800fc28:	68db      	ldr	r3, [r3, #12]
 800fc2a:	895b      	ldrh	r3, [r3, #10]
 800fc2c:	f5b3 7f9a 	cmp.w	r3, #308	; 0x134
 800fc30:	d206      	bcs.n	800fc40 <dhcp_create_msg+0xa8>
 800fc32:	4b82      	ldr	r3, [pc, #520]	; (800fe3c <dhcp_create_msg+0x2a4>)
 800fc34:	f44f 62e5 	mov.w	r2, #1832	; 0x728
 800fc38:	4986      	ldr	r1, [pc, #536]	; (800fe54 <dhcp_create_msg+0x2bc>)
 800fc3a:	4882      	ldr	r0, [pc, #520]	; (800fe44 <dhcp_create_msg+0x2ac>)
 800fc3c:	f004 fd6a 	bl	8014714 <iprintf>
           (dhcp->p_out->len >= sizeof(struct dhcp_msg)));

  /* DHCP_REQUEST should reuse 'xid' from DHCPOFFER */
  if ((message_type != DHCP_REQUEST) || (dhcp->state == DHCP_STATE_REBOOTING)) {
 800fc40:	79fb      	ldrb	r3, [r7, #7]
 800fc42:	2b03      	cmp	r3, #3
 800fc44:	d103      	bne.n	800fc4e <dhcp_create_msg+0xb6>
 800fc46:	68bb      	ldr	r3, [r7, #8]
 800fc48:	7a5b      	ldrb	r3, [r3, #9]
 800fc4a:	2b03      	cmp	r3, #3
 800fc4c:	d10d      	bne.n	800fc6a <dhcp_create_msg+0xd2>
    /* reuse transaction identifier in retransmissions */
    if (dhcp->tries == 0) {
 800fc4e:	68bb      	ldr	r3, [r7, #8]
 800fc50:	7a9b      	ldrb	r3, [r3, #10]
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	d105      	bne.n	800fc62 <dhcp_create_msg+0xca>
#if DHCP_CREATE_RAND_XID && defined(LWIP_RAND)
      xid = LWIP_RAND();
 800fc56:	f004 fd75 	bl	8014744 <rand>
 800fc5a:	4603      	mov	r3, r0
 800fc5c:	461a      	mov	r2, r3
 800fc5e:	4b7e      	ldr	r3, [pc, #504]	; (800fe58 <dhcp_create_msg+0x2c0>)
 800fc60:	601a      	str	r2, [r3, #0]
#else /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
      xid++;
#endif /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
    }
    dhcp->xid = xid;
 800fc62:	4b7d      	ldr	r3, [pc, #500]	; (800fe58 <dhcp_create_msg+0x2c0>)
 800fc64:	681a      	ldr	r2, [r3, #0]
 800fc66:	68bb      	ldr	r3, [r7, #8]
 800fc68:	601a      	str	r2, [r3, #0]
  }
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE,
              ("transaction id xid(%"X32_F")\n", xid));

  dhcp->msg_out = (struct dhcp_msg *)dhcp->p_out->payload;
 800fc6a:	68bb      	ldr	r3, [r7, #8]
 800fc6c:	68db      	ldr	r3, [r3, #12]
 800fc6e:	685a      	ldr	r2, [r3, #4]
 800fc70:	68bb      	ldr	r3, [r7, #8]
 800fc72:	611a      	str	r2, [r3, #16]

  dhcp->msg_out->op = DHCP_BOOTREQUEST;
 800fc74:	68bb      	ldr	r3, [r7, #8]
 800fc76:	691b      	ldr	r3, [r3, #16]
 800fc78:	2201      	movs	r2, #1
 800fc7a:	701a      	strb	r2, [r3, #0]
  /* @todo: make link layer independent */
  dhcp->msg_out->htype = DHCP_HTYPE_ETH;
 800fc7c:	68bb      	ldr	r3, [r7, #8]
 800fc7e:	691b      	ldr	r3, [r3, #16]
 800fc80:	2201      	movs	r2, #1
 800fc82:	705a      	strb	r2, [r3, #1]
  dhcp->msg_out->hlen = netif->hwaddr_len;
 800fc84:	68bb      	ldr	r3, [r7, #8]
 800fc86:	691b      	ldr	r3, [r3, #16]
 800fc88:	68fa      	ldr	r2, [r7, #12]
 800fc8a:	f892 2028 	ldrb.w	r2, [r2, #40]	; 0x28
 800fc8e:	709a      	strb	r2, [r3, #2]
  dhcp->msg_out->hops = 0;
 800fc90:	68bb      	ldr	r3, [r7, #8]
 800fc92:	691b      	ldr	r3, [r3, #16]
 800fc94:	2200      	movs	r2, #0
 800fc96:	70da      	strb	r2, [r3, #3]
  dhcp->msg_out->xid = lwip_htonl(dhcp->xid);
 800fc98:	68bb      	ldr	r3, [r7, #8]
 800fc9a:	681a      	ldr	r2, [r3, #0]
 800fc9c:	68bb      	ldr	r3, [r7, #8]
 800fc9e:	691c      	ldr	r4, [r3, #16]
 800fca0:	4610      	mov	r0, r2
 800fca2:	f7f7 ff89 	bl	8007bb8 <lwip_htonl>
 800fca6:	4603      	mov	r3, r0
 800fca8:	6063      	str	r3, [r4, #4]
  dhcp->msg_out->secs = 0;
 800fcaa:	68bb      	ldr	r3, [r7, #8]
 800fcac:	691b      	ldr	r3, [r3, #16]
 800fcae:	2200      	movs	r2, #0
 800fcb0:	721a      	strb	r2, [r3, #8]
 800fcb2:	2200      	movs	r2, #0
 800fcb4:	725a      	strb	r2, [r3, #9]
  /* we don't need the broadcast flag since we can receive unicast traffic
     before being fully configured! */
  dhcp->msg_out->flags = 0;
 800fcb6:	68bb      	ldr	r3, [r7, #8]
 800fcb8:	691b      	ldr	r3, [r3, #16]
 800fcba:	2200      	movs	r2, #0
 800fcbc:	729a      	strb	r2, [r3, #10]
 800fcbe:	2200      	movs	r2, #0
 800fcc0:	72da      	strb	r2, [r3, #11]
  ip4_addr_set_zero(&dhcp->msg_out->ciaddr);
 800fcc2:	68bb      	ldr	r3, [r7, #8]
 800fcc4:	691b      	ldr	r3, [r3, #16]
 800fcc6:	2200      	movs	r2, #0
 800fcc8:	731a      	strb	r2, [r3, #12]
 800fcca:	2200      	movs	r2, #0
 800fccc:	735a      	strb	r2, [r3, #13]
 800fcce:	2200      	movs	r2, #0
 800fcd0:	739a      	strb	r2, [r3, #14]
 800fcd2:	2200      	movs	r2, #0
 800fcd4:	73da      	strb	r2, [r3, #15]
  /* set ciaddr to netif->ip_addr based on message_type and state */
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 800fcd6:	79fb      	ldrb	r3, [r7, #7]
 800fcd8:	2b08      	cmp	r3, #8
 800fcda:	d010      	beq.n	800fcfe <dhcp_create_msg+0x166>
 800fcdc:	79fb      	ldrb	r3, [r7, #7]
 800fcde:	2b04      	cmp	r3, #4
 800fce0:	d00d      	beq.n	800fcfe <dhcp_create_msg+0x166>
 800fce2:	79fb      	ldrb	r3, [r7, #7]
 800fce4:	2b07      	cmp	r3, #7
 800fce6:	d00a      	beq.n	800fcfe <dhcp_create_msg+0x166>
 800fce8:	79fb      	ldrb	r3, [r7, #7]
 800fcea:	2b03      	cmp	r3, #3
 800fcec:	d10d      	bne.n	800fd0a <dhcp_create_msg+0x172>
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
       ((dhcp->state== DHCP_STATE_RENEWING) || dhcp->state== DHCP_STATE_REBINDING))) {
 800fcee:	68bb      	ldr	r3, [r7, #8]
 800fcf0:	7a5b      	ldrb	r3, [r3, #9]
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
 800fcf2:	2b05      	cmp	r3, #5
 800fcf4:	d003      	beq.n	800fcfe <dhcp_create_msg+0x166>
       ((dhcp->state== DHCP_STATE_RENEWING) || dhcp->state== DHCP_STATE_REBINDING))) {
 800fcf6:	68bb      	ldr	r3, [r7, #8]
 800fcf8:	7a5b      	ldrb	r3, [r3, #9]
 800fcfa:	2b04      	cmp	r3, #4
 800fcfc:	d105      	bne.n	800fd0a <dhcp_create_msg+0x172>
    ip4_addr_copy(dhcp->msg_out->ciaddr, *netif_ip4_addr(netif));
 800fcfe:	68fb      	ldr	r3, [r7, #12]
 800fd00:	1d1a      	adds	r2, r3, #4
 800fd02:	68bb      	ldr	r3, [r7, #8]
 800fd04:	691b      	ldr	r3, [r3, #16]
 800fd06:	6812      	ldr	r2, [r2, #0]
 800fd08:	60da      	str	r2, [r3, #12]
  }
  ip4_addr_set_zero(&dhcp->msg_out->yiaddr);
 800fd0a:	68bb      	ldr	r3, [r7, #8]
 800fd0c:	691b      	ldr	r3, [r3, #16]
 800fd0e:	2200      	movs	r2, #0
 800fd10:	741a      	strb	r2, [r3, #16]
 800fd12:	2200      	movs	r2, #0
 800fd14:	745a      	strb	r2, [r3, #17]
 800fd16:	2200      	movs	r2, #0
 800fd18:	749a      	strb	r2, [r3, #18]
 800fd1a:	2200      	movs	r2, #0
 800fd1c:	74da      	strb	r2, [r3, #19]
  ip4_addr_set_zero(&dhcp->msg_out->siaddr);
 800fd1e:	68bb      	ldr	r3, [r7, #8]
 800fd20:	691b      	ldr	r3, [r3, #16]
 800fd22:	2200      	movs	r2, #0
 800fd24:	751a      	strb	r2, [r3, #20]
 800fd26:	2200      	movs	r2, #0
 800fd28:	755a      	strb	r2, [r3, #21]
 800fd2a:	2200      	movs	r2, #0
 800fd2c:	759a      	strb	r2, [r3, #22]
 800fd2e:	2200      	movs	r2, #0
 800fd30:	75da      	strb	r2, [r3, #23]
  ip4_addr_set_zero(&dhcp->msg_out->giaddr);
 800fd32:	68bb      	ldr	r3, [r7, #8]
 800fd34:	691b      	ldr	r3, [r3, #16]
 800fd36:	2200      	movs	r2, #0
 800fd38:	761a      	strb	r2, [r3, #24]
 800fd3a:	2200      	movs	r2, #0
 800fd3c:	765a      	strb	r2, [r3, #25]
 800fd3e:	2200      	movs	r2, #0
 800fd40:	769a      	strb	r2, [r3, #26]
 800fd42:	2200      	movs	r2, #0
 800fd44:	76da      	strb	r2, [r3, #27]
  for (i = 0; i < DHCP_CHADDR_LEN; i++) {
 800fd46:	2300      	movs	r3, #0
 800fd48:	82fb      	strh	r3, [r7, #22]
 800fd4a:	e019      	b.n	800fd80 <dhcp_create_msg+0x1e8>
    /* copy netif hardware address, pad with zeroes */
    dhcp->msg_out->chaddr[i] = (i < netif->hwaddr_len && i < NETIF_MAX_HWADDR_LEN) ? netif->hwaddr[i] : 0/* pad byte*/;
 800fd4c:	68fb      	ldr	r3, [r7, #12]
 800fd4e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fd52:	b29b      	uxth	r3, r3
 800fd54:	8afa      	ldrh	r2, [r7, #22]
 800fd56:	429a      	cmp	r2, r3
 800fd58:	d208      	bcs.n	800fd6c <dhcp_create_msg+0x1d4>
 800fd5a:	8afb      	ldrh	r3, [r7, #22]
 800fd5c:	2b05      	cmp	r3, #5
 800fd5e:	d805      	bhi.n	800fd6c <dhcp_create_msg+0x1d4>
 800fd60:	8afb      	ldrh	r3, [r7, #22]
 800fd62:	68fa      	ldr	r2, [r7, #12]
 800fd64:	4413      	add	r3, r2
 800fd66:	f893 1029 	ldrb.w	r1, [r3, #41]	; 0x29
 800fd6a:	e000      	b.n	800fd6e <dhcp_create_msg+0x1d6>
 800fd6c:	2100      	movs	r1, #0
 800fd6e:	68bb      	ldr	r3, [r7, #8]
 800fd70:	691a      	ldr	r2, [r3, #16]
 800fd72:	8afb      	ldrh	r3, [r7, #22]
 800fd74:	4413      	add	r3, r2
 800fd76:	460a      	mov	r2, r1
 800fd78:	771a      	strb	r2, [r3, #28]
  for (i = 0; i < DHCP_CHADDR_LEN; i++) {
 800fd7a:	8afb      	ldrh	r3, [r7, #22]
 800fd7c:	3301      	adds	r3, #1
 800fd7e:	82fb      	strh	r3, [r7, #22]
 800fd80:	8afb      	ldrh	r3, [r7, #22]
 800fd82:	2b0f      	cmp	r3, #15
 800fd84:	d9e2      	bls.n	800fd4c <dhcp_create_msg+0x1b4>
  }
  for (i = 0; i < DHCP_SNAME_LEN; i++) {
 800fd86:	2300      	movs	r3, #0
 800fd88:	82fb      	strh	r3, [r7, #22]
 800fd8a:	e009      	b.n	800fda0 <dhcp_create_msg+0x208>
    dhcp->msg_out->sname[i] = 0;
 800fd8c:	68bb      	ldr	r3, [r7, #8]
 800fd8e:	691a      	ldr	r2, [r3, #16]
 800fd90:	8afb      	ldrh	r3, [r7, #22]
 800fd92:	4413      	add	r3, r2
 800fd94:	2200      	movs	r2, #0
 800fd96:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  for (i = 0; i < DHCP_SNAME_LEN; i++) {
 800fd9a:	8afb      	ldrh	r3, [r7, #22]
 800fd9c:	3301      	adds	r3, #1
 800fd9e:	82fb      	strh	r3, [r7, #22]
 800fda0:	8afb      	ldrh	r3, [r7, #22]
 800fda2:	2b3f      	cmp	r3, #63	; 0x3f
 800fda4:	d9f2      	bls.n	800fd8c <dhcp_create_msg+0x1f4>
  }
  for (i = 0; i < DHCP_FILE_LEN; i++) {
 800fda6:	2300      	movs	r3, #0
 800fda8:	82fb      	strh	r3, [r7, #22]
 800fdaa:	e009      	b.n	800fdc0 <dhcp_create_msg+0x228>
    dhcp->msg_out->file[i] = 0;
 800fdac:	68bb      	ldr	r3, [r7, #8]
 800fdae:	691a      	ldr	r2, [r3, #16]
 800fdb0:	8afb      	ldrh	r3, [r7, #22]
 800fdb2:	4413      	add	r3, r2
 800fdb4:	2200      	movs	r2, #0
 800fdb6:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
  for (i = 0; i < DHCP_FILE_LEN; i++) {
 800fdba:	8afb      	ldrh	r3, [r7, #22]
 800fdbc:	3301      	adds	r3, #1
 800fdbe:	82fb      	strh	r3, [r7, #22]
 800fdc0:	8afb      	ldrh	r3, [r7, #22]
 800fdc2:	2b7f      	cmp	r3, #127	; 0x7f
 800fdc4:	d9f2      	bls.n	800fdac <dhcp_create_msg+0x214>
  }
  dhcp->msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 800fdc6:	68bb      	ldr	r3, [r7, #8]
 800fdc8:	691b      	ldr	r3, [r3, #16]
 800fdca:	2200      	movs	r2, #0
 800fdcc:	f042 0263 	orr.w	r2, r2, #99	; 0x63
 800fdd0:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
 800fdd4:	2200      	movs	r2, #0
 800fdd6:	f062 027d 	orn	r2, r2, #125	; 0x7d
 800fdda:	f883 20ed 	strb.w	r2, [r3, #237]	; 0xed
 800fdde:	2200      	movs	r2, #0
 800fde0:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 800fde4:	f883 20ee 	strb.w	r2, [r3, #238]	; 0xee
 800fde8:	2200      	movs	r2, #0
 800fdea:	f042 0263 	orr.w	r2, r2, #99	; 0x63
 800fdee:	f883 20ef 	strb.w	r2, [r3, #239]	; 0xef
  dhcp->options_out_len = 0;
 800fdf2:	68bb      	ldr	r3, [r7, #8]
 800fdf4:	2200      	movs	r2, #0
 800fdf6:	829a      	strh	r2, [r3, #20]
  /* fill options field with an incrementing array (for debugging purposes) */
  for (i = 0; i < DHCP_OPTIONS_LEN; i++) {
 800fdf8:	2300      	movs	r3, #0
 800fdfa:	82fb      	strh	r3, [r7, #22]
 800fdfc:	e00b      	b.n	800fe16 <dhcp_create_msg+0x27e>
    dhcp->msg_out->options[i] = (u8_t)i; /* for debugging only, no matter if truncated */
 800fdfe:	68bb      	ldr	r3, [r7, #8]
 800fe00:	691a      	ldr	r2, [r3, #16]
 800fe02:	8afb      	ldrh	r3, [r7, #22]
 800fe04:	8af9      	ldrh	r1, [r7, #22]
 800fe06:	b2c9      	uxtb	r1, r1
 800fe08:	4413      	add	r3, r2
 800fe0a:	460a      	mov	r2, r1
 800fe0c:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
  for (i = 0; i < DHCP_OPTIONS_LEN; i++) {
 800fe10:	8afb      	ldrh	r3, [r7, #22]
 800fe12:	3301      	adds	r3, #1
 800fe14:	82fb      	strh	r3, [r7, #22]
 800fe16:	8afb      	ldrh	r3, [r7, #22]
 800fe18:	2b43      	cmp	r3, #67	; 0x43
 800fe1a:	d9f0      	bls.n	800fdfe <dhcp_create_msg+0x266>
  }
  /* Add option MESSAGE_TYPE */
  dhcp_option(dhcp, DHCP_OPTION_MESSAGE_TYPE, DHCP_OPTION_MESSAGE_TYPE_LEN);
 800fe1c:	2201      	movs	r2, #1
 800fe1e:	2135      	movs	r1, #53	; 0x35
 800fe20:	68b8      	ldr	r0, [r7, #8]
 800fe22:	f7ff fa4d 	bl	800f2c0 <dhcp_option>
  dhcp_option_byte(dhcp, message_type);
 800fe26:	79fb      	ldrb	r3, [r7, #7]
 800fe28:	4619      	mov	r1, r3
 800fe2a:	68b8      	ldr	r0, [r7, #8]
 800fe2c:	f7ff fa82 	bl	800f334 <dhcp_option_byte>
  return ERR_OK;
 800fe30:	2300      	movs	r3, #0
}
 800fe32:	4618      	mov	r0, r3
 800fe34:	371c      	adds	r7, #28
 800fe36:	46bd      	mov	sp, r7
 800fe38:	bd90      	pop	{r4, r7, pc}
 800fe3a:	bf00      	nop
 800fe3c:	080169f4 	.word	0x080169f4
 800fe40:	08016d24 	.word	0x08016d24
 800fe44:	08016a54 	.word	0x08016a54
 800fe48:	08016d44 	.word	0x08016d44
 800fe4c:	08016d64 	.word	0x08016d64
 800fe50:	08016d8c 	.word	0x08016d8c
 800fe54:	08016db4 	.word	0x08016db4
 800fe58:	20000288 	.word	0x20000288

0800fe5c <dhcp_delete_msg>:
 *
 * @param dhcp the dhcp struct to free the request from
 */
static void
dhcp_delete_msg(struct dhcp *dhcp)
{
 800fe5c:	b580      	push	{r7, lr}
 800fe5e:	b082      	sub	sp, #8
 800fe60:	af00      	add	r7, sp, #0
 800fe62:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("dhcp_delete_msg: dhcp != NULL", (dhcp != NULL), return;);
 800fe64:	687b      	ldr	r3, [r7, #4]
 800fe66:	2b00      	cmp	r3, #0
 800fe68:	d107      	bne.n	800fe7a <dhcp_delete_msg+0x1e>
 800fe6a:	4b18      	ldr	r3, [pc, #96]	; (800fecc <dhcp_delete_msg+0x70>)
 800fe6c:	f240 726d 	movw	r2, #1901	; 0x76d
 800fe70:	4917      	ldr	r1, [pc, #92]	; (800fed0 <dhcp_delete_msg+0x74>)
 800fe72:	4818      	ldr	r0, [pc, #96]	; (800fed4 <dhcp_delete_msg+0x78>)
 800fe74:	f004 fc4e 	bl	8014714 <iprintf>
 800fe78:	e024      	b.n	800fec4 <dhcp_delete_msg+0x68>
  LWIP_ASSERT("dhcp_delete_msg: dhcp->p_out != NULL", dhcp->p_out != NULL);
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	68db      	ldr	r3, [r3, #12]
 800fe7e:	2b00      	cmp	r3, #0
 800fe80:	d106      	bne.n	800fe90 <dhcp_delete_msg+0x34>
 800fe82:	4b12      	ldr	r3, [pc, #72]	; (800fecc <dhcp_delete_msg+0x70>)
 800fe84:	f240 726e 	movw	r2, #1902	; 0x76e
 800fe88:	4913      	ldr	r1, [pc, #76]	; (800fed8 <dhcp_delete_msg+0x7c>)
 800fe8a:	4812      	ldr	r0, [pc, #72]	; (800fed4 <dhcp_delete_msg+0x78>)
 800fe8c:	f004 fc42 	bl	8014714 <iprintf>
  LWIP_ASSERT("dhcp_delete_msg: dhcp->msg_out != NULL", dhcp->msg_out != NULL);
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	691b      	ldr	r3, [r3, #16]
 800fe94:	2b00      	cmp	r3, #0
 800fe96:	d106      	bne.n	800fea6 <dhcp_delete_msg+0x4a>
 800fe98:	4b0c      	ldr	r3, [pc, #48]	; (800fecc <dhcp_delete_msg+0x70>)
 800fe9a:	f240 726f 	movw	r2, #1903	; 0x76f
 800fe9e:	490f      	ldr	r1, [pc, #60]	; (800fedc <dhcp_delete_msg+0x80>)
 800fea0:	480c      	ldr	r0, [pc, #48]	; (800fed4 <dhcp_delete_msg+0x78>)
 800fea2:	f004 fc37 	bl	8014714 <iprintf>
  if (dhcp->p_out != NULL) {
 800fea6:	687b      	ldr	r3, [r7, #4]
 800fea8:	68db      	ldr	r3, [r3, #12]
 800feaa:	2b00      	cmp	r3, #0
 800feac:	d004      	beq.n	800feb8 <dhcp_delete_msg+0x5c>
    pbuf_free(dhcp->p_out);
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	68db      	ldr	r3, [r3, #12]
 800feb2:	4618      	mov	r0, r3
 800feb4:	f7f8 ff7a 	bl	8008dac <pbuf_free>
  }
  dhcp->p_out = NULL;
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	2200      	movs	r2, #0
 800febc:	60da      	str	r2, [r3, #12]
  dhcp->msg_out = NULL;
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	2200      	movs	r2, #0
 800fec2:	611a      	str	r2, [r3, #16]
}
 800fec4:	3708      	adds	r7, #8
 800fec6:	46bd      	mov	sp, r7
 800fec8:	bd80      	pop	{r7, pc}
 800feca:	bf00      	nop
 800fecc:	080169f4 	.word	0x080169f4
 800fed0:	08016df4 	.word	0x08016df4
 800fed4:	08016a54 	.word	0x08016a54
 800fed8:	08016e14 	.word	0x08016e14
 800fedc:	08016e3c 	.word	0x08016e3c

0800fee0 <dhcp_option_trailer>:
 *
 * @param dhcp DHCP state structure
 */
static void
dhcp_option_trailer(struct dhcp *dhcp)
{
 800fee0:	b580      	push	{r7, lr}
 800fee2:	b082      	sub	sp, #8
 800fee4:	af00      	add	r7, sp, #0
 800fee6:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("dhcp_option_trailer: dhcp != NULL", (dhcp != NULL), return;);
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	2b00      	cmp	r3, #0
 800feec:	d107      	bne.n	800fefe <dhcp_option_trailer+0x1e>
 800feee:	4b24      	ldr	r3, [pc, #144]	; (800ff80 <dhcp_option_trailer+0xa0>)
 800fef0:	f240 7282 	movw	r2, #1922	; 0x782
 800fef4:	4923      	ldr	r1, [pc, #140]	; (800ff84 <dhcp_option_trailer+0xa4>)
 800fef6:	4824      	ldr	r0, [pc, #144]	; (800ff88 <dhcp_option_trailer+0xa8>)
 800fef8:	f004 fc0c 	bl	8014714 <iprintf>
 800fefc:	e03c      	b.n	800ff78 <dhcp_option_trailer+0x98>
  LWIP_ASSERT("dhcp_option_trailer: dhcp->msg_out != NULL\n", dhcp->msg_out != NULL);
 800fefe:	687b      	ldr	r3, [r7, #4]
 800ff00:	691b      	ldr	r3, [r3, #16]
 800ff02:	2b00      	cmp	r3, #0
 800ff04:	d106      	bne.n	800ff14 <dhcp_option_trailer+0x34>
 800ff06:	4b1e      	ldr	r3, [pc, #120]	; (800ff80 <dhcp_option_trailer+0xa0>)
 800ff08:	f240 7283 	movw	r2, #1923	; 0x783
 800ff0c:	491f      	ldr	r1, [pc, #124]	; (800ff8c <dhcp_option_trailer+0xac>)
 800ff0e:	481e      	ldr	r0, [pc, #120]	; (800ff88 <dhcp_option_trailer+0xa8>)
 800ff10:	f004 fc00 	bl	8014714 <iprintf>
  LWIP_ASSERT("dhcp_option_trailer: dhcp->options_out_len < DHCP_OPTIONS_LEN\n", dhcp->options_out_len < DHCP_OPTIONS_LEN);
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	8a9b      	ldrh	r3, [r3, #20]
 800ff18:	2b43      	cmp	r3, #67	; 0x43
 800ff1a:	d906      	bls.n	800ff2a <dhcp_option_trailer+0x4a>
 800ff1c:	4b18      	ldr	r3, [pc, #96]	; (800ff80 <dhcp_option_trailer+0xa0>)
 800ff1e:	f240 7284 	movw	r2, #1924	; 0x784
 800ff22:	491b      	ldr	r1, [pc, #108]	; (800ff90 <dhcp_option_trailer+0xb0>)
 800ff24:	4818      	ldr	r0, [pc, #96]	; (800ff88 <dhcp_option_trailer+0xa8>)
 800ff26:	f004 fbf5 	bl	8014714 <iprintf>
  dhcp->msg_out->options[dhcp->options_out_len++] = DHCP_OPTION_END;
 800ff2a:	687b      	ldr	r3, [r7, #4]
 800ff2c:	691a      	ldr	r2, [r3, #16]
 800ff2e:	687b      	ldr	r3, [r7, #4]
 800ff30:	8a9b      	ldrh	r3, [r3, #20]
 800ff32:	1c59      	adds	r1, r3, #1
 800ff34:	b288      	uxth	r0, r1
 800ff36:	6879      	ldr	r1, [r7, #4]
 800ff38:	8288      	strh	r0, [r1, #20]
 800ff3a:	4413      	add	r3, r2
 800ff3c:	22ff      	movs	r2, #255	; 0xff
 800ff3e:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
  /* packet is too small, or not 4 byte aligned? */
  while (((dhcp->options_out_len < DHCP_MIN_OPTIONS_LEN) || (dhcp->options_out_len & 3)) &&
 800ff42:	e00b      	b.n	800ff5c <dhcp_option_trailer+0x7c>
         (dhcp->options_out_len < DHCP_OPTIONS_LEN)) {
    /* add a fill/padding byte */
    dhcp->msg_out->options[dhcp->options_out_len++] = 0;
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	691a      	ldr	r2, [r3, #16]
 800ff48:	687b      	ldr	r3, [r7, #4]
 800ff4a:	8a9b      	ldrh	r3, [r3, #20]
 800ff4c:	1c59      	adds	r1, r3, #1
 800ff4e:	b288      	uxth	r0, r1
 800ff50:	6879      	ldr	r1, [r7, #4]
 800ff52:	8288      	strh	r0, [r1, #20]
 800ff54:	4413      	add	r3, r2
 800ff56:	2200      	movs	r2, #0
 800ff58:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
  while (((dhcp->options_out_len < DHCP_MIN_OPTIONS_LEN) || (dhcp->options_out_len & 3)) &&
 800ff5c:	687b      	ldr	r3, [r7, #4]
 800ff5e:	8a9b      	ldrh	r3, [r3, #20]
 800ff60:	2b43      	cmp	r3, #67	; 0x43
 800ff62:	d905      	bls.n	800ff70 <dhcp_option_trailer+0x90>
 800ff64:	687b      	ldr	r3, [r7, #4]
 800ff66:	8a9b      	ldrh	r3, [r3, #20]
 800ff68:	f003 0303 	and.w	r3, r3, #3
 800ff6c:	2b00      	cmp	r3, #0
 800ff6e:	d003      	beq.n	800ff78 <dhcp_option_trailer+0x98>
         (dhcp->options_out_len < DHCP_OPTIONS_LEN)) {
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	8a9b      	ldrh	r3, [r3, #20]
  while (((dhcp->options_out_len < DHCP_MIN_OPTIONS_LEN) || (dhcp->options_out_len & 3)) &&
 800ff74:	2b43      	cmp	r3, #67	; 0x43
 800ff76:	d9e5      	bls.n	800ff44 <dhcp_option_trailer+0x64>
  }
}
 800ff78:	3708      	adds	r7, #8
 800ff7a:	46bd      	mov	sp, r7
 800ff7c:	bd80      	pop	{r7, pc}
 800ff7e:	bf00      	nop
 800ff80:	080169f4 	.word	0x080169f4
 800ff84:	08016e64 	.word	0x08016e64
 800ff88:	08016a54 	.word	0x08016a54
 800ff8c:	08016e88 	.word	0x08016e88
 800ff90:	08016eb4 	.word	0x08016eb4

0800ff94 <dhcp_supplied_address>:
 * @return 1 if DHCP supplied netif->ip_addr (states BOUND or RENEWING),
 *         0 otherwise
 */
u8_t
dhcp_supplied_address(const struct netif *netif)
{
 800ff94:	b480      	push	{r7}
 800ff96:	b085      	sub	sp, #20
 800ff98:	af00      	add	r7, sp, #0
 800ff9a:	6078      	str	r0, [r7, #4]
  if ((netif != NULL) && (netif_dhcp_data(netif) != NULL)) {
 800ff9c:	687b      	ldr	r3, [r7, #4]
 800ff9e:	2b00      	cmp	r3, #0
 800ffa0:	d017      	beq.n	800ffd2 <dhcp_supplied_address+0x3e>
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	6a1b      	ldr	r3, [r3, #32]
 800ffa6:	2b00      	cmp	r3, #0
 800ffa8:	d013      	beq.n	800ffd2 <dhcp_supplied_address+0x3e>
    struct dhcp* dhcp = netif_dhcp_data(netif);
 800ffaa:	687b      	ldr	r3, [r7, #4]
 800ffac:	6a1b      	ldr	r3, [r3, #32]
 800ffae:	60fb      	str	r3, [r7, #12]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 800ffb0:	68fb      	ldr	r3, [r7, #12]
 800ffb2:	7a5b      	ldrb	r3, [r3, #9]
 800ffb4:	2b0a      	cmp	r3, #10
 800ffb6:	d007      	beq.n	800ffc8 <dhcp_supplied_address+0x34>
 800ffb8:	68fb      	ldr	r3, [r7, #12]
 800ffba:	7a5b      	ldrb	r3, [r3, #9]
 800ffbc:	2b05      	cmp	r3, #5
 800ffbe:	d003      	beq.n	800ffc8 <dhcp_supplied_address+0x34>
           (dhcp->state == DHCP_STATE_REBINDING);
 800ffc0:	68fb      	ldr	r3, [r7, #12]
 800ffc2:	7a5b      	ldrb	r3, [r3, #9]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 800ffc4:	2b04      	cmp	r3, #4
 800ffc6:	d101      	bne.n	800ffcc <dhcp_supplied_address+0x38>
 800ffc8:	2301      	movs	r3, #1
 800ffca:	e000      	b.n	800ffce <dhcp_supplied_address+0x3a>
 800ffcc:	2300      	movs	r3, #0
 800ffce:	b2db      	uxtb	r3, r3
 800ffd0:	e000      	b.n	800ffd4 <dhcp_supplied_address+0x40>
  }
  return 0;
 800ffd2:	2300      	movs	r3, #0
}
 800ffd4:	4618      	mov	r0, r3
 800ffd6:	3714      	adds	r7, #20
 800ffd8:	46bd      	mov	sp, r7
 800ffda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffde:	4770      	bx	lr

0800ffe0 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 800ffe0:	b580      	push	{r7, lr}
 800ffe2:	b082      	sub	sp, #8
 800ffe4:	af00      	add	r7, sp, #0
 800ffe6:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 800ffe8:	4915      	ldr	r1, [pc, #84]	; (8010040 <etharp_free_entry+0x60>)
 800ffea:	687a      	ldr	r2, [r7, #4]
 800ffec:	4613      	mov	r3, r2
 800ffee:	005b      	lsls	r3, r3, #1
 800fff0:	4413      	add	r3, r2
 800fff2:	00db      	lsls	r3, r3, #3
 800fff4:	440b      	add	r3, r1
 800fff6:	681b      	ldr	r3, [r3, #0]
 800fff8:	2b00      	cmp	r3, #0
 800fffa:	d013      	beq.n	8010024 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 800fffc:	4910      	ldr	r1, [pc, #64]	; (8010040 <etharp_free_entry+0x60>)
 800fffe:	687a      	ldr	r2, [r7, #4]
 8010000:	4613      	mov	r3, r2
 8010002:	005b      	lsls	r3, r3, #1
 8010004:	4413      	add	r3, r2
 8010006:	00db      	lsls	r3, r3, #3
 8010008:	440b      	add	r3, r1
 801000a:	681b      	ldr	r3, [r3, #0]
 801000c:	4618      	mov	r0, r3
 801000e:	f7f8 fecd 	bl	8008dac <pbuf_free>
    arp_table[i].q = NULL;
 8010012:	490b      	ldr	r1, [pc, #44]	; (8010040 <etharp_free_entry+0x60>)
 8010014:	687a      	ldr	r2, [r7, #4]
 8010016:	4613      	mov	r3, r2
 8010018:	005b      	lsls	r3, r3, #1
 801001a:	4413      	add	r3, r2
 801001c:	00db      	lsls	r3, r3, #3
 801001e:	440b      	add	r3, r1
 8010020:	2200      	movs	r2, #0
 8010022:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8010024:	4906      	ldr	r1, [pc, #24]	; (8010040 <etharp_free_entry+0x60>)
 8010026:	687a      	ldr	r2, [r7, #4]
 8010028:	4613      	mov	r3, r2
 801002a:	005b      	lsls	r3, r3, #1
 801002c:	4413      	add	r3, r2
 801002e:	00db      	lsls	r3, r3, #3
 8010030:	440b      	add	r3, r1
 8010032:	3314      	adds	r3, #20
 8010034:	2200      	movs	r2, #0
 8010036:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8010038:	bf00      	nop
 801003a:	3708      	adds	r7, #8
 801003c:	46bd      	mov	sp, r7
 801003e:	bd80      	pop	{r7, pc}
 8010040:	2000028c 	.word	0x2000028c

08010044 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8010044:	b580      	push	{r7, lr}
 8010046:	b082      	sub	sp, #8
 8010048:	af00      	add	r7, sp, #0
  u8_t i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801004a:	2300      	movs	r3, #0
 801004c:	71fb      	strb	r3, [r7, #7]
 801004e:	e096      	b.n	801017e <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8010050:	79fa      	ldrb	r2, [r7, #7]
 8010052:	494f      	ldr	r1, [pc, #316]	; (8010190 <etharp_tmr+0x14c>)
 8010054:	4613      	mov	r3, r2
 8010056:	005b      	lsls	r3, r3, #1
 8010058:	4413      	add	r3, r2
 801005a:	00db      	lsls	r3, r3, #3
 801005c:	440b      	add	r3, r1
 801005e:	3314      	adds	r3, #20
 8010060:	781b      	ldrb	r3, [r3, #0]
 8010062:	71bb      	strb	r3, [r7, #6]
    if (state != ETHARP_STATE_EMPTY
 8010064:	79bb      	ldrb	r3, [r7, #6]
 8010066:	2b00      	cmp	r3, #0
 8010068:	f000 8086 	beq.w	8010178 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
      && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
      ) {
      arp_table[i].ctime++;
 801006c:	79fa      	ldrb	r2, [r7, #7]
 801006e:	4948      	ldr	r1, [pc, #288]	; (8010190 <etharp_tmr+0x14c>)
 8010070:	4613      	mov	r3, r2
 8010072:	005b      	lsls	r3, r3, #1
 8010074:	4413      	add	r3, r2
 8010076:	00db      	lsls	r3, r3, #3
 8010078:	440b      	add	r3, r1
 801007a:	3312      	adds	r3, #18
 801007c:	881b      	ldrh	r3, [r3, #0]
 801007e:	3301      	adds	r3, #1
 8010080:	b298      	uxth	r0, r3
 8010082:	4943      	ldr	r1, [pc, #268]	; (8010190 <etharp_tmr+0x14c>)
 8010084:	4613      	mov	r3, r2
 8010086:	005b      	lsls	r3, r3, #1
 8010088:	4413      	add	r3, r2
 801008a:	00db      	lsls	r3, r3, #3
 801008c:	440b      	add	r3, r1
 801008e:	3312      	adds	r3, #18
 8010090:	4602      	mov	r2, r0
 8010092:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8010094:	79fa      	ldrb	r2, [r7, #7]
 8010096:	493e      	ldr	r1, [pc, #248]	; (8010190 <etharp_tmr+0x14c>)
 8010098:	4613      	mov	r3, r2
 801009a:	005b      	lsls	r3, r3, #1
 801009c:	4413      	add	r3, r2
 801009e:	00db      	lsls	r3, r3, #3
 80100a0:	440b      	add	r3, r1
 80100a2:	3312      	adds	r3, #18
 80100a4:	881b      	ldrh	r3, [r3, #0]
 80100a6:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80100aa:	d215      	bcs.n	80100d8 <etharp_tmr+0x94>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80100ac:	79fa      	ldrb	r2, [r7, #7]
 80100ae:	4938      	ldr	r1, [pc, #224]	; (8010190 <etharp_tmr+0x14c>)
 80100b0:	4613      	mov	r3, r2
 80100b2:	005b      	lsls	r3, r3, #1
 80100b4:	4413      	add	r3, r2
 80100b6:	00db      	lsls	r3, r3, #3
 80100b8:	440b      	add	r3, r1
 80100ba:	3314      	adds	r3, #20
 80100bc:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80100be:	2b01      	cmp	r3, #1
 80100c0:	d10f      	bne.n	80100e2 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 80100c2:	79fa      	ldrb	r2, [r7, #7]
 80100c4:	4932      	ldr	r1, [pc, #200]	; (8010190 <etharp_tmr+0x14c>)
 80100c6:	4613      	mov	r3, r2
 80100c8:	005b      	lsls	r3, r3, #1
 80100ca:	4413      	add	r3, r2
 80100cc:	00db      	lsls	r3, r3, #3
 80100ce:	440b      	add	r3, r1
 80100d0:	3312      	adds	r3, #18
 80100d2:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80100d4:	2b04      	cmp	r3, #4
 80100d6:	d904      	bls.n	80100e2 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %"U16_F".\n",
             arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", (u16_t)i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 80100d8:	79fb      	ldrb	r3, [r7, #7]
 80100da:	4618      	mov	r0, r3
 80100dc:	f7ff ff80 	bl	800ffe0 <etharp_free_entry>
 80100e0:	e04a      	b.n	8010178 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 80100e2:	79fa      	ldrb	r2, [r7, #7]
 80100e4:	492a      	ldr	r1, [pc, #168]	; (8010190 <etharp_tmr+0x14c>)
 80100e6:	4613      	mov	r3, r2
 80100e8:	005b      	lsls	r3, r3, #1
 80100ea:	4413      	add	r3, r2
 80100ec:	00db      	lsls	r3, r3, #3
 80100ee:	440b      	add	r3, r1
 80100f0:	3314      	adds	r3, #20
 80100f2:	781b      	ldrb	r3, [r3, #0]
 80100f4:	2b03      	cmp	r3, #3
 80100f6:	d10a      	bne.n	801010e <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 80100f8:	79fa      	ldrb	r2, [r7, #7]
 80100fa:	4925      	ldr	r1, [pc, #148]	; (8010190 <etharp_tmr+0x14c>)
 80100fc:	4613      	mov	r3, r2
 80100fe:	005b      	lsls	r3, r3, #1
 8010100:	4413      	add	r3, r2
 8010102:	00db      	lsls	r3, r3, #3
 8010104:	440b      	add	r3, r1
 8010106:	3314      	adds	r3, #20
 8010108:	2204      	movs	r2, #4
 801010a:	701a      	strb	r2, [r3, #0]
 801010c:	e034      	b.n	8010178 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801010e:	79fa      	ldrb	r2, [r7, #7]
 8010110:	491f      	ldr	r1, [pc, #124]	; (8010190 <etharp_tmr+0x14c>)
 8010112:	4613      	mov	r3, r2
 8010114:	005b      	lsls	r3, r3, #1
 8010116:	4413      	add	r3, r2
 8010118:	00db      	lsls	r3, r3, #3
 801011a:	440b      	add	r3, r1
 801011c:	3314      	adds	r3, #20
 801011e:	781b      	ldrb	r3, [r3, #0]
 8010120:	2b04      	cmp	r3, #4
 8010122:	d10a      	bne.n	801013a <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8010124:	79fa      	ldrb	r2, [r7, #7]
 8010126:	491a      	ldr	r1, [pc, #104]	; (8010190 <etharp_tmr+0x14c>)
 8010128:	4613      	mov	r3, r2
 801012a:	005b      	lsls	r3, r3, #1
 801012c:	4413      	add	r3, r2
 801012e:	00db      	lsls	r3, r3, #3
 8010130:	440b      	add	r3, r1
 8010132:	3314      	adds	r3, #20
 8010134:	2202      	movs	r2, #2
 8010136:	701a      	strb	r2, [r3, #0]
 8010138:	e01e      	b.n	8010178 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801013a:	79fa      	ldrb	r2, [r7, #7]
 801013c:	4914      	ldr	r1, [pc, #80]	; (8010190 <etharp_tmr+0x14c>)
 801013e:	4613      	mov	r3, r2
 8010140:	005b      	lsls	r3, r3, #1
 8010142:	4413      	add	r3, r2
 8010144:	00db      	lsls	r3, r3, #3
 8010146:	440b      	add	r3, r1
 8010148:	3314      	adds	r3, #20
 801014a:	781b      	ldrb	r3, [r3, #0]
 801014c:	2b01      	cmp	r3, #1
 801014e:	d113      	bne.n	8010178 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8010150:	79fa      	ldrb	r2, [r7, #7]
 8010152:	490f      	ldr	r1, [pc, #60]	; (8010190 <etharp_tmr+0x14c>)
 8010154:	4613      	mov	r3, r2
 8010156:	005b      	lsls	r3, r3, #1
 8010158:	4413      	add	r3, r2
 801015a:	00db      	lsls	r3, r3, #3
 801015c:	440b      	add	r3, r1
 801015e:	3308      	adds	r3, #8
 8010160:	6818      	ldr	r0, [r3, #0]
 8010162:	79fa      	ldrb	r2, [r7, #7]
 8010164:	4613      	mov	r3, r2
 8010166:	005b      	lsls	r3, r3, #1
 8010168:	4413      	add	r3, r2
 801016a:	00db      	lsls	r3, r3, #3
 801016c:	4a08      	ldr	r2, [pc, #32]	; (8010190 <etharp_tmr+0x14c>)
 801016e:	4413      	add	r3, r2
 8010170:	3304      	adds	r3, #4
 8010172:	4619      	mov	r1, r3
 8010174:	f000 fe3c 	bl	8010df0 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010178:	79fb      	ldrb	r3, [r7, #7]
 801017a:	3301      	adds	r3, #1
 801017c:	71fb      	strb	r3, [r7, #7]
 801017e:	79fb      	ldrb	r3, [r7, #7]
 8010180:	2b09      	cmp	r3, #9
 8010182:	f67f af65 	bls.w	8010050 <etharp_tmr+0xc>
      }
    }
  }
}
 8010186:	bf00      	nop
 8010188:	3708      	adds	r7, #8
 801018a:	46bd      	mov	sp, r7
 801018c:	bd80      	pop	{r7, pc}
 801018e:	bf00      	nop
 8010190:	2000028c 	.word	0x2000028c

08010194 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s8_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif* netif)
{
 8010194:	b580      	push	{r7, lr}
 8010196:	b088      	sub	sp, #32
 8010198:	af00      	add	r7, sp, #0
 801019a:	60f8      	str	r0, [r7, #12]
 801019c:	460b      	mov	r3, r1
 801019e:	607a      	str	r2, [r7, #4]
 80101a0:	72fb      	strb	r3, [r7, #11]
  s8_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 80101a2:	230a      	movs	r3, #10
 80101a4:	77fb      	strb	r3, [r7, #31]
 80101a6:	230a      	movs	r3, #10
 80101a8:	77bb      	strb	r3, [r7, #30]
  s8_t empty = ARP_TABLE_SIZE;
 80101aa:	230a      	movs	r3, #10
 80101ac:	777b      	strb	r3, [r7, #29]
  u8_t i = 0;
 80101ae:	2300      	movs	r3, #0
 80101b0:	773b      	strb	r3, [r7, #28]
  /* oldest entry with packets on queue */
  s8_t old_queue = ARP_TABLE_SIZE;
 80101b2:	230a      	movs	r3, #10
 80101b4:	76fb      	strb	r3, [r7, #27]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 80101b6:	2300      	movs	r3, #0
 80101b8:	833b      	strh	r3, [r7, #24]
 80101ba:	2300      	movs	r3, #0
 80101bc:	82fb      	strh	r3, [r7, #22]
 80101be:	2300      	movs	r3, #0
 80101c0:	82bb      	strh	r3, [r7, #20]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80101c2:	2300      	movs	r3, #0
 80101c4:	773b      	strb	r3, [r7, #28]
 80101c6:	e093      	b.n	80102f0 <etharp_find_entry+0x15c>
    u8_t state = arp_table[i].state;
 80101c8:	7f3a      	ldrb	r2, [r7, #28]
 80101ca:	4990      	ldr	r1, [pc, #576]	; (801040c <etharp_find_entry+0x278>)
 80101cc:	4613      	mov	r3, r2
 80101ce:	005b      	lsls	r3, r3, #1
 80101d0:	4413      	add	r3, r2
 80101d2:	00db      	lsls	r3, r3, #3
 80101d4:	440b      	add	r3, r1
 80101d6:	3314      	adds	r3, #20
 80101d8:	781b      	ldrb	r3, [r3, #0]
 80101da:	74fb      	strb	r3, [r7, #19]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 80101dc:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80101e0:	2b0a      	cmp	r3, #10
 80101e2:	d105      	bne.n	80101f0 <etharp_find_entry+0x5c>
 80101e4:	7cfb      	ldrb	r3, [r7, #19]
 80101e6:	2b00      	cmp	r3, #0
 80101e8:	d102      	bne.n	80101f0 <etharp_find_entry+0x5c>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %"U16_F"\n", (u16_t)i));
      /* remember first empty entry */
      empty = i;
 80101ea:	7f3b      	ldrb	r3, [r7, #28]
 80101ec:	777b      	strb	r3, [r7, #29]
 80101ee:	e07c      	b.n	80102ea <etharp_find_entry+0x156>
    } else if (state != ETHARP_STATE_EMPTY) {
 80101f0:	7cfb      	ldrb	r3, [r7, #19]
 80101f2:	2b00      	cmp	r3, #0
 80101f4:	d079      	beq.n	80102ea <etharp_find_entry+0x156>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 80101f6:	7cfb      	ldrb	r3, [r7, #19]
 80101f8:	2b01      	cmp	r3, #1
 80101fa:	d009      	beq.n	8010210 <etharp_find_entry+0x7c>
 80101fc:	7cfb      	ldrb	r3, [r7, #19]
 80101fe:	2b01      	cmp	r3, #1
 8010200:	d806      	bhi.n	8010210 <etharp_find_entry+0x7c>
 8010202:	4b83      	ldr	r3, [pc, #524]	; (8010410 <etharp_find_entry+0x27c>)
 8010204:	f44f 7293 	mov.w	r2, #294	; 0x126
 8010208:	4982      	ldr	r1, [pc, #520]	; (8010414 <etharp_find_entry+0x280>)
 801020a:	4883      	ldr	r0, [pc, #524]	; (8010418 <etharp_find_entry+0x284>)
 801020c:	f004 fa82 	bl	8014714 <iprintf>
        state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8010210:	68fb      	ldr	r3, [r7, #12]
 8010212:	2b00      	cmp	r3, #0
 8010214:	d00f      	beq.n	8010236 <etharp_find_entry+0xa2>
 8010216:	68fb      	ldr	r3, [r7, #12]
 8010218:	6819      	ldr	r1, [r3, #0]
 801021a:	7f3a      	ldrb	r2, [r7, #28]
 801021c:	487b      	ldr	r0, [pc, #492]	; (801040c <etharp_find_entry+0x278>)
 801021e:	4613      	mov	r3, r2
 8010220:	005b      	lsls	r3, r3, #1
 8010222:	4413      	add	r3, r2
 8010224:	00db      	lsls	r3, r3, #3
 8010226:	4403      	add	r3, r0
 8010228:	3304      	adds	r3, #4
 801022a:	681b      	ldr	r3, [r3, #0]
 801022c:	4299      	cmp	r1, r3
 801022e:	d102      	bne.n	8010236 <etharp_find_entry+0xa2>
          && ((netif == NULL) || (netif == arp_table[i].netif))
#endif /* ETHARP_TABLE_MATCH_NETIF */
        ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %"U16_F"\n", (u16_t)i));
        /* found exact IP address match, simply bail out */
        return i;
 8010230:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8010234:	e0e5      	b.n	8010402 <etharp_find_entry+0x26e>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8010236:	7cfb      	ldrb	r3, [r7, #19]
 8010238:	2b01      	cmp	r3, #1
 801023a:	d13b      	bne.n	80102b4 <etharp_find_entry+0x120>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801023c:	7f3a      	ldrb	r2, [r7, #28]
 801023e:	4973      	ldr	r1, [pc, #460]	; (801040c <etharp_find_entry+0x278>)
 8010240:	4613      	mov	r3, r2
 8010242:	005b      	lsls	r3, r3, #1
 8010244:	4413      	add	r3, r2
 8010246:	00db      	lsls	r3, r3, #3
 8010248:	440b      	add	r3, r1
 801024a:	681b      	ldr	r3, [r3, #0]
 801024c:	2b00      	cmp	r3, #0
 801024e:	d018      	beq.n	8010282 <etharp_find_entry+0xee>
          if (arp_table[i].ctime >= age_queue) {
 8010250:	7f3a      	ldrb	r2, [r7, #28]
 8010252:	496e      	ldr	r1, [pc, #440]	; (801040c <etharp_find_entry+0x278>)
 8010254:	4613      	mov	r3, r2
 8010256:	005b      	lsls	r3, r3, #1
 8010258:	4413      	add	r3, r2
 801025a:	00db      	lsls	r3, r3, #3
 801025c:	440b      	add	r3, r1
 801025e:	3312      	adds	r3, #18
 8010260:	881b      	ldrh	r3, [r3, #0]
 8010262:	8b3a      	ldrh	r2, [r7, #24]
 8010264:	429a      	cmp	r2, r3
 8010266:	d840      	bhi.n	80102ea <etharp_find_entry+0x156>
            old_queue = i;
 8010268:	7f3b      	ldrb	r3, [r7, #28]
 801026a:	76fb      	strb	r3, [r7, #27]
            age_queue = arp_table[i].ctime;
 801026c:	7f3a      	ldrb	r2, [r7, #28]
 801026e:	4967      	ldr	r1, [pc, #412]	; (801040c <etharp_find_entry+0x278>)
 8010270:	4613      	mov	r3, r2
 8010272:	005b      	lsls	r3, r3, #1
 8010274:	4413      	add	r3, r2
 8010276:	00db      	lsls	r3, r3, #3
 8010278:	440b      	add	r3, r1
 801027a:	3312      	adds	r3, #18
 801027c:	881b      	ldrh	r3, [r3, #0]
 801027e:	833b      	strh	r3, [r7, #24]
 8010280:	e033      	b.n	80102ea <etharp_find_entry+0x156>
          }
        } else
        /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8010282:	7f3a      	ldrb	r2, [r7, #28]
 8010284:	4961      	ldr	r1, [pc, #388]	; (801040c <etharp_find_entry+0x278>)
 8010286:	4613      	mov	r3, r2
 8010288:	005b      	lsls	r3, r3, #1
 801028a:	4413      	add	r3, r2
 801028c:	00db      	lsls	r3, r3, #3
 801028e:	440b      	add	r3, r1
 8010290:	3312      	adds	r3, #18
 8010292:	881b      	ldrh	r3, [r3, #0]
 8010294:	8afa      	ldrh	r2, [r7, #22]
 8010296:	429a      	cmp	r2, r3
 8010298:	d827      	bhi.n	80102ea <etharp_find_entry+0x156>
            old_pending = i;
 801029a:	7f3b      	ldrb	r3, [r7, #28]
 801029c:	77fb      	strb	r3, [r7, #31]
            age_pending = arp_table[i].ctime;
 801029e:	7f3a      	ldrb	r2, [r7, #28]
 80102a0:	495a      	ldr	r1, [pc, #360]	; (801040c <etharp_find_entry+0x278>)
 80102a2:	4613      	mov	r3, r2
 80102a4:	005b      	lsls	r3, r3, #1
 80102a6:	4413      	add	r3, r2
 80102a8:	00db      	lsls	r3, r3, #3
 80102aa:	440b      	add	r3, r1
 80102ac:	3312      	adds	r3, #18
 80102ae:	881b      	ldrh	r3, [r3, #0]
 80102b0:	82fb      	strh	r3, [r7, #22]
 80102b2:	e01a      	b.n	80102ea <etharp_find_entry+0x156>
          }
        }
      /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 80102b4:	7cfb      	ldrb	r3, [r7, #19]
 80102b6:	2b01      	cmp	r3, #1
 80102b8:	d917      	bls.n	80102ea <etharp_find_entry+0x156>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 80102ba:	7f3a      	ldrb	r2, [r7, #28]
 80102bc:	4953      	ldr	r1, [pc, #332]	; (801040c <etharp_find_entry+0x278>)
 80102be:	4613      	mov	r3, r2
 80102c0:	005b      	lsls	r3, r3, #1
 80102c2:	4413      	add	r3, r2
 80102c4:	00db      	lsls	r3, r3, #3
 80102c6:	440b      	add	r3, r1
 80102c8:	3312      	adds	r3, #18
 80102ca:	881b      	ldrh	r3, [r3, #0]
 80102cc:	8aba      	ldrh	r2, [r7, #20]
 80102ce:	429a      	cmp	r2, r3
 80102d0:	d80b      	bhi.n	80102ea <etharp_find_entry+0x156>
            old_stable = i;
 80102d2:	7f3b      	ldrb	r3, [r7, #28]
 80102d4:	77bb      	strb	r3, [r7, #30]
            age_stable = arp_table[i].ctime;
 80102d6:	7f3a      	ldrb	r2, [r7, #28]
 80102d8:	494c      	ldr	r1, [pc, #304]	; (801040c <etharp_find_entry+0x278>)
 80102da:	4613      	mov	r3, r2
 80102dc:	005b      	lsls	r3, r3, #1
 80102de:	4413      	add	r3, r2
 80102e0:	00db      	lsls	r3, r3, #3
 80102e2:	440b      	add	r3, r1
 80102e4:	3312      	adds	r3, #18
 80102e6:	881b      	ldrh	r3, [r3, #0]
 80102e8:	82bb      	strh	r3, [r7, #20]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80102ea:	7f3b      	ldrb	r3, [r7, #28]
 80102ec:	3301      	adds	r3, #1
 80102ee:	773b      	strb	r3, [r7, #28]
 80102f0:	7f3b      	ldrb	r3, [r7, #28]
 80102f2:	2b09      	cmp	r3, #9
 80102f4:	f67f af68 	bls.w	80101c8 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 80102f8:	7afb      	ldrb	r3, [r7, #11]
 80102fa:	f003 0302 	and.w	r3, r3, #2
 80102fe:	2b00      	cmp	r3, #0
 8010300:	d108      	bne.n	8010314 <etharp_find_entry+0x180>
 8010302:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8010306:	2b0a      	cmp	r3, #10
 8010308:	d107      	bne.n	801031a <etharp_find_entry+0x186>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801030a:	7afb      	ldrb	r3, [r7, #11]
 801030c:	f003 0301 	and.w	r3, r3, #1
 8010310:	2b00      	cmp	r3, #0
 8010312:	d102      	bne.n	801031a <etharp_find_entry+0x186>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s8_t)ERR_MEM;
 8010314:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010318:	e073      	b.n	8010402 <etharp_find_entry+0x26e>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801031a:	f997 301d 	ldrsb.w	r3, [r7, #29]
 801031e:	2b09      	cmp	r3, #9
 8010320:	dc02      	bgt.n	8010328 <etharp_find_entry+0x194>
    i = empty;
 8010322:	7f7b      	ldrb	r3, [r7, #29]
 8010324:	773b      	strb	r3, [r7, #28]
 8010326:	e036      	b.n	8010396 <etharp_find_entry+0x202>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %"U16_F"\n", (u16_t)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8010328:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801032c:	2b09      	cmp	r3, #9
 801032e:	dc13      	bgt.n	8010358 <etharp_find_entry+0x1c4>
      /* recycle oldest stable*/
      i = old_stable;
 8010330:	7fbb      	ldrb	r3, [r7, #30]
 8010332:	773b      	strb	r3, [r7, #28]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %"U16_F"\n", (u16_t)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8010334:	7f3a      	ldrb	r2, [r7, #28]
 8010336:	4935      	ldr	r1, [pc, #212]	; (801040c <etharp_find_entry+0x278>)
 8010338:	4613      	mov	r3, r2
 801033a:	005b      	lsls	r3, r3, #1
 801033c:	4413      	add	r3, r2
 801033e:	00db      	lsls	r3, r3, #3
 8010340:	440b      	add	r3, r1
 8010342:	681b      	ldr	r3, [r3, #0]
 8010344:	2b00      	cmp	r3, #0
 8010346:	d018      	beq.n	801037a <etharp_find_entry+0x1e6>
 8010348:	4b31      	ldr	r3, [pc, #196]	; (8010410 <etharp_find_entry+0x27c>)
 801034a:	f240 126f 	movw	r2, #367	; 0x16f
 801034e:	4933      	ldr	r1, [pc, #204]	; (801041c <etharp_find_entry+0x288>)
 8010350:	4831      	ldr	r0, [pc, #196]	; (8010418 <etharp_find_entry+0x284>)
 8010352:	f004 f9df 	bl	8014714 <iprintf>
 8010356:	e010      	b.n	801037a <etharp_find_entry+0x1e6>
    /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8010358:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801035c:	2b09      	cmp	r3, #9
 801035e:	dc02      	bgt.n	8010366 <etharp_find_entry+0x1d2>
      /* recycle oldest pending */
      i = old_pending;
 8010360:	7ffb      	ldrb	r3, [r7, #31]
 8010362:	773b      	strb	r3, [r7, #28]
 8010364:	e009      	b.n	801037a <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F" (without queue)\n", (u16_t)i));
    /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8010366:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801036a:	2b09      	cmp	r3, #9
 801036c:	dc02      	bgt.n	8010374 <etharp_find_entry+0x1e0>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801036e:	7efb      	ldrb	r3, [r7, #27]
 8010370:	773b      	strb	r3, [r7, #28]
 8010372:	e002      	b.n	801037a <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F", freeing packet queue %p\n", (u16_t)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s8_t)ERR_MEM;
 8010374:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010378:	e043      	b.n	8010402 <etharp_find_entry+0x26e>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801037a:	7f3b      	ldrb	r3, [r7, #28]
 801037c:	2b09      	cmp	r3, #9
 801037e:	d906      	bls.n	801038e <etharp_find_entry+0x1fa>
 8010380:	4b23      	ldr	r3, [pc, #140]	; (8010410 <etharp_find_entry+0x27c>)
 8010382:	f240 1281 	movw	r2, #385	; 0x181
 8010386:	4926      	ldr	r1, [pc, #152]	; (8010420 <etharp_find_entry+0x28c>)
 8010388:	4823      	ldr	r0, [pc, #140]	; (8010418 <etharp_find_entry+0x284>)
 801038a:	f004 f9c3 	bl	8014714 <iprintf>
    etharp_free_entry(i);
 801038e:	7f3b      	ldrb	r3, [r7, #28]
 8010390:	4618      	mov	r0, r3
 8010392:	f7ff fe25 	bl	800ffe0 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8010396:	7f3b      	ldrb	r3, [r7, #28]
 8010398:	2b09      	cmp	r3, #9
 801039a:	d906      	bls.n	80103aa <etharp_find_entry+0x216>
 801039c:	4b1c      	ldr	r3, [pc, #112]	; (8010410 <etharp_find_entry+0x27c>)
 801039e:	f240 1285 	movw	r2, #389	; 0x185
 80103a2:	491f      	ldr	r1, [pc, #124]	; (8010420 <etharp_find_entry+0x28c>)
 80103a4:	481c      	ldr	r0, [pc, #112]	; (8010418 <etharp_find_entry+0x284>)
 80103a6:	f004 f9b5 	bl	8014714 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 80103aa:	7f3a      	ldrb	r2, [r7, #28]
 80103ac:	4917      	ldr	r1, [pc, #92]	; (801040c <etharp_find_entry+0x278>)
 80103ae:	4613      	mov	r3, r2
 80103b0:	005b      	lsls	r3, r3, #1
 80103b2:	4413      	add	r3, r2
 80103b4:	00db      	lsls	r3, r3, #3
 80103b6:	440b      	add	r3, r1
 80103b8:	3314      	adds	r3, #20
 80103ba:	781b      	ldrb	r3, [r3, #0]
 80103bc:	2b00      	cmp	r3, #0
 80103be:	d006      	beq.n	80103ce <etharp_find_entry+0x23a>
 80103c0:	4b13      	ldr	r3, [pc, #76]	; (8010410 <etharp_find_entry+0x27c>)
 80103c2:	f240 1287 	movw	r2, #391	; 0x187
 80103c6:	4917      	ldr	r1, [pc, #92]	; (8010424 <etharp_find_entry+0x290>)
 80103c8:	4813      	ldr	r0, [pc, #76]	; (8010418 <etharp_find_entry+0x284>)
 80103ca:	f004 f9a3 	bl	8014714 <iprintf>
    arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 80103ce:	68fb      	ldr	r3, [r7, #12]
 80103d0:	2b00      	cmp	r3, #0
 80103d2:	d00a      	beq.n	80103ea <etharp_find_entry+0x256>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 80103d4:	7f3a      	ldrb	r2, [r7, #28]
 80103d6:	68fb      	ldr	r3, [r7, #12]
 80103d8:	6819      	ldr	r1, [r3, #0]
 80103da:	480c      	ldr	r0, [pc, #48]	; (801040c <etharp_find_entry+0x278>)
 80103dc:	4613      	mov	r3, r2
 80103de:	005b      	lsls	r3, r3, #1
 80103e0:	4413      	add	r3, r2
 80103e2:	00db      	lsls	r3, r3, #3
 80103e4:	4403      	add	r3, r0
 80103e6:	3304      	adds	r3, #4
 80103e8:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 80103ea:	7f3a      	ldrb	r2, [r7, #28]
 80103ec:	4907      	ldr	r1, [pc, #28]	; (801040c <etharp_find_entry+0x278>)
 80103ee:	4613      	mov	r3, r2
 80103f0:	005b      	lsls	r3, r3, #1
 80103f2:	4413      	add	r3, r2
 80103f4:	00db      	lsls	r3, r3, #3
 80103f6:	440b      	add	r3, r1
 80103f8:	3312      	adds	r3, #18
 80103fa:	2200      	movs	r2, #0
 80103fc:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
#endif /* ETHARP_TABLE_MATCH_NETIF*/
  return (err_t)i;
 80103fe:	f997 301c 	ldrsb.w	r3, [r7, #28]
}
 8010402:	4618      	mov	r0, r3
 8010404:	3720      	adds	r7, #32
 8010406:	46bd      	mov	sp, r7
 8010408:	bd80      	pop	{r7, pc}
 801040a:	bf00      	nop
 801040c:	2000028c 	.word	0x2000028c
 8010410:	08016ef4 	.word	0x08016ef4
 8010414:	08016f2c 	.word	0x08016f2c
 8010418:	08016f6c 	.word	0x08016f6c
 801041c:	08016f94 	.word	0x08016f94
 8010420:	08016fac 	.word	0x08016fac
 8010424:	08016fc0 	.word	0x08016fc0

08010428 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8010428:	b580      	push	{r7, lr}
 801042a:	b088      	sub	sp, #32
 801042c:	af02      	add	r7, sp, #8
 801042e:	60f8      	str	r0, [r7, #12]
 8010430:	60b9      	str	r1, [r7, #8]
 8010432:	607a      	str	r2, [r7, #4]
 8010434:	70fb      	strb	r3, [r7, #3]
  s8_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8010436:	68fb      	ldr	r3, [r7, #12]
 8010438:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801043c:	2b06      	cmp	r3, #6
 801043e:	d006      	beq.n	801044e <etharp_update_arp_entry+0x26>
 8010440:	4b48      	ldr	r3, [pc, #288]	; (8010564 <etharp_update_arp_entry+0x13c>)
 8010442:	f240 12ab 	movw	r2, #427	; 0x1ab
 8010446:	4948      	ldr	r1, [pc, #288]	; (8010568 <etharp_update_arp_entry+0x140>)
 8010448:	4848      	ldr	r0, [pc, #288]	; (801056c <etharp_update_arp_entry+0x144>)
 801044a:	f004 f963 	bl	8014714 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
    ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
    (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
    (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801044e:	68bb      	ldr	r3, [r7, #8]
 8010450:	2b00      	cmp	r3, #0
 8010452:	d012      	beq.n	801047a <etharp_update_arp_entry+0x52>
 8010454:	68bb      	ldr	r3, [r7, #8]
 8010456:	681b      	ldr	r3, [r3, #0]
 8010458:	2b00      	cmp	r3, #0
 801045a:	d00e      	beq.n	801047a <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801045c:	68bb      	ldr	r3, [r7, #8]
 801045e:	681b      	ldr	r3, [r3, #0]
 8010460:	68f9      	ldr	r1, [r7, #12]
 8010462:	4618      	mov	r0, r3
 8010464:	f001 f8fc 	bl	8011660 <ip4_addr_isbroadcast_u32>
 8010468:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801046a:	2b00      	cmp	r3, #0
 801046c:	d105      	bne.n	801047a <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801046e:	68bb      	ldr	r3, [r7, #8]
 8010470:	681b      	ldr	r3, [r3, #0]
 8010472:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8010476:	2be0      	cmp	r3, #224	; 0xe0
 8010478:	d102      	bne.n	8010480 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801047a:	f06f 030f 	mvn.w	r3, #15
 801047e:	e06c      	b.n	801055a <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8010480:	78fb      	ldrb	r3, [r7, #3]
 8010482:	68fa      	ldr	r2, [r7, #12]
 8010484:	4619      	mov	r1, r3
 8010486:	68b8      	ldr	r0, [r7, #8]
 8010488:	f7ff fe84 	bl	8010194 <etharp_find_entry>
 801048c:	4603      	mov	r3, r0
 801048e:	75fb      	strb	r3, [r7, #23]
  /* bail out if no entry could be found */
  if (i < 0) {
 8010490:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010494:	2b00      	cmp	r3, #0
 8010496:	da02      	bge.n	801049e <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8010498:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801049c:	e05d      	b.n	801055a <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801049e:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80104a2:	4933      	ldr	r1, [pc, #204]	; (8010570 <etharp_update_arp_entry+0x148>)
 80104a4:	4613      	mov	r3, r2
 80104a6:	005b      	lsls	r3, r3, #1
 80104a8:	4413      	add	r3, r2
 80104aa:	00db      	lsls	r3, r3, #3
 80104ac:	440b      	add	r3, r1
 80104ae:	3314      	adds	r3, #20
 80104b0:	2202      	movs	r2, #2
 80104b2:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 80104b4:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80104b8:	492d      	ldr	r1, [pc, #180]	; (8010570 <etharp_update_arp_entry+0x148>)
 80104ba:	4613      	mov	r3, r2
 80104bc:	005b      	lsls	r3, r3, #1
 80104be:	4413      	add	r3, r2
 80104c0:	00db      	lsls	r3, r3, #3
 80104c2:	440b      	add	r3, r1
 80104c4:	3308      	adds	r3, #8
 80104c6:	68fa      	ldr	r2, [r7, #12]
 80104c8:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", (s16_t)i));
  /* update address */
  ETHADDR32_COPY(&arp_table[i].ethaddr, ethaddr);
 80104ca:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80104ce:	4613      	mov	r3, r2
 80104d0:	005b      	lsls	r3, r3, #1
 80104d2:	4413      	add	r3, r2
 80104d4:	00db      	lsls	r3, r3, #3
 80104d6:	3308      	adds	r3, #8
 80104d8:	4a25      	ldr	r2, [pc, #148]	; (8010570 <etharp_update_arp_entry+0x148>)
 80104da:	4413      	add	r3, r2
 80104dc:	3304      	adds	r3, #4
 80104de:	2206      	movs	r2, #6
 80104e0:	6879      	ldr	r1, [r7, #4]
 80104e2:	4618      	mov	r0, r3
 80104e4:	f004 f85b 	bl	801459e <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 80104e8:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80104ec:	4920      	ldr	r1, [pc, #128]	; (8010570 <etharp_update_arp_entry+0x148>)
 80104ee:	4613      	mov	r3, r2
 80104f0:	005b      	lsls	r3, r3, #1
 80104f2:	4413      	add	r3, r2
 80104f4:	00db      	lsls	r3, r3, #3
 80104f6:	440b      	add	r3, r1
 80104f8:	3312      	adds	r3, #18
 80104fa:	2200      	movs	r2, #0
 80104fc:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 80104fe:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8010502:	491b      	ldr	r1, [pc, #108]	; (8010570 <etharp_update_arp_entry+0x148>)
 8010504:	4613      	mov	r3, r2
 8010506:	005b      	lsls	r3, r3, #1
 8010508:	4413      	add	r3, r2
 801050a:	00db      	lsls	r3, r3, #3
 801050c:	440b      	add	r3, r1
 801050e:	681b      	ldr	r3, [r3, #0]
 8010510:	2b00      	cmp	r3, #0
 8010512:	d021      	beq.n	8010558 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8010514:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8010518:	4915      	ldr	r1, [pc, #84]	; (8010570 <etharp_update_arp_entry+0x148>)
 801051a:	4613      	mov	r3, r2
 801051c:	005b      	lsls	r3, r3, #1
 801051e:	4413      	add	r3, r2
 8010520:	00db      	lsls	r3, r3, #3
 8010522:	440b      	add	r3, r1
 8010524:	681b      	ldr	r3, [r3, #0]
 8010526:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8010528:	f997 2017 	ldrsb.w	r2, [r7, #23]
 801052c:	4910      	ldr	r1, [pc, #64]	; (8010570 <etharp_update_arp_entry+0x148>)
 801052e:	4613      	mov	r3, r2
 8010530:	005b      	lsls	r3, r3, #1
 8010532:	4413      	add	r3, r2
 8010534:	00db      	lsls	r3, r3, #3
 8010536:	440b      	add	r3, r1
 8010538:	2200      	movs	r2, #0
 801053a:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr*)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801053c:	68fb      	ldr	r3, [r7, #12]
 801053e:	f103 0229 	add.w	r2, r3, #41	; 0x29
 8010542:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010546:	9300      	str	r3, [sp, #0]
 8010548:	687b      	ldr	r3, [r7, #4]
 801054a:	6939      	ldr	r1, [r7, #16]
 801054c:	68f8      	ldr	r0, [r7, #12]
 801054e:	f001 ff29 	bl	80123a4 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8010552:	6938      	ldr	r0, [r7, #16]
 8010554:	f7f8 fc2a 	bl	8008dac <pbuf_free>
  }
  return ERR_OK;
 8010558:	2300      	movs	r3, #0
}
 801055a:	4618      	mov	r0, r3
 801055c:	3718      	adds	r7, #24
 801055e:	46bd      	mov	sp, r7
 8010560:	bd80      	pop	{r7, pc}
 8010562:	bf00      	nop
 8010564:	08016ef4 	.word	0x08016ef4
 8010568:	08016fec 	.word	0x08016fec
 801056c:	08016f6c 	.word	0x08016f6c
 8010570:	2000028c 	.word	0x2000028c

08010574 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8010574:	b580      	push	{r7, lr}
 8010576:	b084      	sub	sp, #16
 8010578:	af00      	add	r7, sp, #0
 801057a:	6078      	str	r0, [r7, #4]
  u8_t i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801057c:	2300      	movs	r3, #0
 801057e:	73fb      	strb	r3, [r7, #15]
 8010580:	e01f      	b.n	80105c2 <etharp_cleanup_netif+0x4e>
    u8_t state = arp_table[i].state;
 8010582:	7bfa      	ldrb	r2, [r7, #15]
 8010584:	4912      	ldr	r1, [pc, #72]	; (80105d0 <etharp_cleanup_netif+0x5c>)
 8010586:	4613      	mov	r3, r2
 8010588:	005b      	lsls	r3, r3, #1
 801058a:	4413      	add	r3, r2
 801058c:	00db      	lsls	r3, r3, #3
 801058e:	440b      	add	r3, r1
 8010590:	3314      	adds	r3, #20
 8010592:	781b      	ldrb	r3, [r3, #0]
 8010594:	73bb      	strb	r3, [r7, #14]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8010596:	7bbb      	ldrb	r3, [r7, #14]
 8010598:	2b00      	cmp	r3, #0
 801059a:	d00f      	beq.n	80105bc <etharp_cleanup_netif+0x48>
 801059c:	7bfa      	ldrb	r2, [r7, #15]
 801059e:	490c      	ldr	r1, [pc, #48]	; (80105d0 <etharp_cleanup_netif+0x5c>)
 80105a0:	4613      	mov	r3, r2
 80105a2:	005b      	lsls	r3, r3, #1
 80105a4:	4413      	add	r3, r2
 80105a6:	00db      	lsls	r3, r3, #3
 80105a8:	440b      	add	r3, r1
 80105aa:	3308      	adds	r3, #8
 80105ac:	681b      	ldr	r3, [r3, #0]
 80105ae:	687a      	ldr	r2, [r7, #4]
 80105b0:	429a      	cmp	r2, r3
 80105b2:	d103      	bne.n	80105bc <etharp_cleanup_netif+0x48>
      etharp_free_entry(i);
 80105b4:	7bfb      	ldrb	r3, [r7, #15]
 80105b6:	4618      	mov	r0, r3
 80105b8:	f7ff fd12 	bl	800ffe0 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80105bc:	7bfb      	ldrb	r3, [r7, #15]
 80105be:	3301      	adds	r3, #1
 80105c0:	73fb      	strb	r3, [r7, #15]
 80105c2:	7bfb      	ldrb	r3, [r7, #15]
 80105c4:	2b09      	cmp	r3, #9
 80105c6:	d9dc      	bls.n	8010582 <etharp_cleanup_netif+0xe>
    }
  }
}
 80105c8:	bf00      	nop
 80105ca:	3710      	adds	r7, #16
 80105cc:	46bd      	mov	sp, r7
 80105ce:	bd80      	pop	{r7, pc}
 80105d0:	2000028c 	.word	0x2000028c

080105d4 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 80105d4:	b5b0      	push	{r4, r5, r7, lr}
 80105d6:	b08a      	sub	sp, #40	; 0x28
 80105d8:	af04      	add	r7, sp, #16
 80105da:	6078      	str	r0, [r7, #4]
 80105dc:	6039      	str	r1, [r7, #0]
  struct etharp_hdr *hdr;
  /* these are aligned properly, whereas the ARP header fields might not be */
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 80105de:	683b      	ldr	r3, [r7, #0]
 80105e0:	2b00      	cmp	r3, #0
 80105e2:	d107      	bne.n	80105f4 <etharp_input+0x20>
 80105e4:	4b3f      	ldr	r3, [pc, #252]	; (80106e4 <etharp_input+0x110>)
 80105e6:	f44f 7222 	mov.w	r2, #648	; 0x288
 80105ea:	493f      	ldr	r1, [pc, #252]	; (80106e8 <etharp_input+0x114>)
 80105ec:	483f      	ldr	r0, [pc, #252]	; (80106ec <etharp_input+0x118>)
 80105ee:	f004 f891 	bl	8014714 <iprintf>
 80105f2:	e074      	b.n	80106de <etharp_input+0x10a>

  hdr = (struct etharp_hdr *)p->payload;
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	685b      	ldr	r3, [r3, #4]
 80105f8:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 80105fa:	693b      	ldr	r3, [r7, #16]
 80105fc:	881b      	ldrh	r3, [r3, #0]
 80105fe:	b29b      	uxth	r3, r3
 8010600:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010604:	d10c      	bne.n	8010620 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8010606:	693b      	ldr	r3, [r7, #16]
 8010608:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 801060a:	2b06      	cmp	r3, #6
 801060c:	d108      	bne.n	8010620 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801060e:	693b      	ldr	r3, [r7, #16]
 8010610:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8010612:	2b04      	cmp	r3, #4
 8010614:	d104      	bne.n	8010620 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8010616:	693b      	ldr	r3, [r7, #16]
 8010618:	885b      	ldrh	r3, [r3, #2]
 801061a:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801061c:	2b08      	cmp	r3, #8
 801061e:	d003      	beq.n	8010628 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
      ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
      hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8010620:	6878      	ldr	r0, [r7, #4]
 8010622:	f7f8 fbc3 	bl	8008dac <pbuf_free>
    return;
 8010626:	e05a      	b.n	80106de <etharp_input+0x10a>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR2_COPY(&sipaddr, &hdr->sipaddr);
 8010628:	693b      	ldr	r3, [r7, #16]
 801062a:	330e      	adds	r3, #14
 801062c:	681b      	ldr	r3, [r3, #0]
 801062e:	60fb      	str	r3, [r7, #12]
  IPADDR2_COPY(&dipaddr, &hdr->dipaddr);
 8010630:	693b      	ldr	r3, [r7, #16]
 8010632:	3318      	adds	r3, #24
 8010634:	681b      	ldr	r3, [r3, #0]
 8010636:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8010638:	683b      	ldr	r3, [r7, #0]
 801063a:	3304      	adds	r3, #4
 801063c:	681b      	ldr	r3, [r3, #0]
 801063e:	2b00      	cmp	r3, #0
 8010640:	d102      	bne.n	8010648 <etharp_input+0x74>
    for_us = 0;
 8010642:	2300      	movs	r3, #0
 8010644:	75fb      	strb	r3, [r7, #23]
 8010646:	e009      	b.n	801065c <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8010648:	68ba      	ldr	r2, [r7, #8]
 801064a:	683b      	ldr	r3, [r7, #0]
 801064c:	3304      	adds	r3, #4
 801064e:	681b      	ldr	r3, [r3, #0]
 8010650:	429a      	cmp	r2, r3
 8010652:	bf0c      	ite	eq
 8010654:	2301      	moveq	r3, #1
 8010656:	2300      	movne	r3, #0
 8010658:	b2db      	uxtb	r3, r3
 801065a:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801065c:	693b      	ldr	r3, [r7, #16]
 801065e:	f103 0208 	add.w	r2, r3, #8
 8010662:	7dfb      	ldrb	r3, [r7, #23]
 8010664:	2b00      	cmp	r3, #0
 8010666:	d001      	beq.n	801066c <etharp_input+0x98>
 8010668:	2301      	movs	r3, #1
 801066a:	e000      	b.n	801066e <etharp_input+0x9a>
 801066c:	2302      	movs	r3, #2
 801066e:	f107 010c 	add.w	r1, r7, #12
 8010672:	6838      	ldr	r0, [r7, #0]
 8010674:	f7ff fed8 	bl	8010428 <etharp_update_arp_entry>
                   for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8010678:	693b      	ldr	r3, [r7, #16]
 801067a:	88db      	ldrh	r3, [r3, #6]
 801067c:	b29b      	uxth	r3, r3
 801067e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010682:	d003      	beq.n	801068c <etharp_input+0xb8>
 8010684:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010688:	d01e      	beq.n	80106c8 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
    break;
  default:
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
    ETHARP_STATS_INC(etharp.err);
    break;
 801068a:	e025      	b.n	80106d8 <etharp_input+0x104>
    if (for_us) {
 801068c:	7dfb      	ldrb	r3, [r7, #23]
 801068e:	2b00      	cmp	r3, #0
 8010690:	d021      	beq.n	80106d6 <etharp_input+0x102>
                 (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8010692:	683b      	ldr	r3, [r7, #0]
 8010694:	f103 0029 	add.w	r0, r3, #41	; 0x29
 8010698:	693b      	ldr	r3, [r7, #16]
 801069a:	f103 0408 	add.w	r4, r3, #8
                 (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801069e:	683b      	ldr	r3, [r7, #0]
 80106a0:	f103 0529 	add.w	r5, r3, #41	; 0x29
 80106a4:	683b      	ldr	r3, [r7, #0]
 80106a6:	3304      	adds	r3, #4
                 &hdr->shwaddr, &sipaddr,
 80106a8:	693a      	ldr	r2, [r7, #16]
 80106aa:	3208      	adds	r2, #8
      etharp_raw(netif,
 80106ac:	2102      	movs	r1, #2
 80106ae:	9103      	str	r1, [sp, #12]
 80106b0:	f107 010c 	add.w	r1, r7, #12
 80106b4:	9102      	str	r1, [sp, #8]
 80106b6:	9201      	str	r2, [sp, #4]
 80106b8:	9300      	str	r3, [sp, #0]
 80106ba:	462b      	mov	r3, r5
 80106bc:	4622      	mov	r2, r4
 80106be:	4601      	mov	r1, r0
 80106c0:	6838      	ldr	r0, [r7, #0]
 80106c2:	f000 fae7 	bl	8010c94 <etharp_raw>
    break;
 80106c6:	e006      	b.n	80106d6 <etharp_input+0x102>
    dhcp_arp_reply(netif, &sipaddr);
 80106c8:	f107 030c 	add.w	r3, r7, #12
 80106cc:	4619      	mov	r1, r3
 80106ce:	6838      	ldr	r0, [r7, #0]
 80106d0:	f7fe f980 	bl	800e9d4 <dhcp_arp_reply>
    break;
 80106d4:	e000      	b.n	80106d8 <etharp_input+0x104>
    break;
 80106d6:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 80106d8:	6878      	ldr	r0, [r7, #4]
 80106da:	f7f8 fb67 	bl	8008dac <pbuf_free>
}
 80106de:	3718      	adds	r7, #24
 80106e0:	46bd      	mov	sp, r7
 80106e2:	bdb0      	pop	{r4, r5, r7, pc}
 80106e4:	08016ef4 	.word	0x08016ef4
 80106e8:	08017044 	.word	0x08017044
 80106ec:	08016f6c 	.word	0x08016f6c

080106f0 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, u8_t arp_idx)
{
 80106f0:	b580      	push	{r7, lr}
 80106f2:	b086      	sub	sp, #24
 80106f4:	af02      	add	r7, sp, #8
 80106f6:	60f8      	str	r0, [r7, #12]
 80106f8:	60b9      	str	r1, [r7, #8]
 80106fa:	4613      	mov	r3, r2
 80106fc:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 80106fe:	79fa      	ldrb	r2, [r7, #7]
 8010700:	4944      	ldr	r1, [pc, #272]	; (8010814 <etharp_output_to_arp_index+0x124>)
 8010702:	4613      	mov	r3, r2
 8010704:	005b      	lsls	r3, r3, #1
 8010706:	4413      	add	r3, r2
 8010708:	00db      	lsls	r3, r3, #3
 801070a:	440b      	add	r3, r1
 801070c:	3314      	adds	r3, #20
 801070e:	781b      	ldrb	r3, [r3, #0]
 8010710:	2b01      	cmp	r3, #1
 8010712:	d806      	bhi.n	8010722 <etharp_output_to_arp_index+0x32>
 8010714:	4b40      	ldr	r3, [pc, #256]	; (8010818 <etharp_output_to_arp_index+0x128>)
 8010716:	f240 22ed 	movw	r2, #749	; 0x2ed
 801071a:	4940      	ldr	r1, [pc, #256]	; (801081c <etharp_output_to_arp_index+0x12c>)
 801071c:	4840      	ldr	r0, [pc, #256]	; (8010820 <etharp_output_to_arp_index+0x130>)
 801071e:	f003 fff9 	bl	8014714 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8010722:	79fa      	ldrb	r2, [r7, #7]
 8010724:	493b      	ldr	r1, [pc, #236]	; (8010814 <etharp_output_to_arp_index+0x124>)
 8010726:	4613      	mov	r3, r2
 8010728:	005b      	lsls	r3, r3, #1
 801072a:	4413      	add	r3, r2
 801072c:	00db      	lsls	r3, r3, #3
 801072e:	440b      	add	r3, r1
 8010730:	3314      	adds	r3, #20
 8010732:	781b      	ldrb	r3, [r3, #0]
 8010734:	2b02      	cmp	r3, #2
 8010736:	d153      	bne.n	80107e0 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8010738:	79fa      	ldrb	r2, [r7, #7]
 801073a:	4936      	ldr	r1, [pc, #216]	; (8010814 <etharp_output_to_arp_index+0x124>)
 801073c:	4613      	mov	r3, r2
 801073e:	005b      	lsls	r3, r3, #1
 8010740:	4413      	add	r3, r2
 8010742:	00db      	lsls	r3, r3, #3
 8010744:	440b      	add	r3, r1
 8010746:	3312      	adds	r3, #18
 8010748:	881b      	ldrh	r3, [r3, #0]
 801074a:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 801074e:	d919      	bls.n	8010784 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8010750:	79fa      	ldrb	r2, [r7, #7]
 8010752:	4613      	mov	r3, r2
 8010754:	005b      	lsls	r3, r3, #1
 8010756:	4413      	add	r3, r2
 8010758:	00db      	lsls	r3, r3, #3
 801075a:	4a2e      	ldr	r2, [pc, #184]	; (8010814 <etharp_output_to_arp_index+0x124>)
 801075c:	4413      	add	r3, r2
 801075e:	3304      	adds	r3, #4
 8010760:	4619      	mov	r1, r3
 8010762:	68f8      	ldr	r0, [r7, #12]
 8010764:	f000 fb44 	bl	8010df0 <etharp_request>
 8010768:	4603      	mov	r3, r0
 801076a:	2b00      	cmp	r3, #0
 801076c:	d138      	bne.n	80107e0 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801076e:	79fa      	ldrb	r2, [r7, #7]
 8010770:	4928      	ldr	r1, [pc, #160]	; (8010814 <etharp_output_to_arp_index+0x124>)
 8010772:	4613      	mov	r3, r2
 8010774:	005b      	lsls	r3, r3, #1
 8010776:	4413      	add	r3, r2
 8010778:	00db      	lsls	r3, r3, #3
 801077a:	440b      	add	r3, r1
 801077c:	3314      	adds	r3, #20
 801077e:	2203      	movs	r2, #3
 8010780:	701a      	strb	r2, [r3, #0]
 8010782:	e02d      	b.n	80107e0 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8010784:	79fa      	ldrb	r2, [r7, #7]
 8010786:	4923      	ldr	r1, [pc, #140]	; (8010814 <etharp_output_to_arp_index+0x124>)
 8010788:	4613      	mov	r3, r2
 801078a:	005b      	lsls	r3, r3, #1
 801078c:	4413      	add	r3, r2
 801078e:	00db      	lsls	r3, r3, #3
 8010790:	440b      	add	r3, r1
 8010792:	3312      	adds	r3, #18
 8010794:	881b      	ldrh	r3, [r3, #0]
 8010796:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 801079a:	d321      	bcc.n	80107e0 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801079c:	79fa      	ldrb	r2, [r7, #7]
 801079e:	4613      	mov	r3, r2
 80107a0:	005b      	lsls	r3, r3, #1
 80107a2:	4413      	add	r3, r2
 80107a4:	00db      	lsls	r3, r3, #3
 80107a6:	4a1b      	ldr	r2, [pc, #108]	; (8010814 <etharp_output_to_arp_index+0x124>)
 80107a8:	4413      	add	r3, r2
 80107aa:	1d19      	adds	r1, r3, #4
 80107ac:	79fa      	ldrb	r2, [r7, #7]
 80107ae:	4613      	mov	r3, r2
 80107b0:	005b      	lsls	r3, r3, #1
 80107b2:	4413      	add	r3, r2
 80107b4:	00db      	lsls	r3, r3, #3
 80107b6:	3308      	adds	r3, #8
 80107b8:	4a16      	ldr	r2, [pc, #88]	; (8010814 <etharp_output_to_arp_index+0x124>)
 80107ba:	4413      	add	r3, r2
 80107bc:	3304      	adds	r3, #4
 80107be:	461a      	mov	r2, r3
 80107c0:	68f8      	ldr	r0, [r7, #12]
 80107c2:	f000 faf3 	bl	8010dac <etharp_request_dst>
 80107c6:	4603      	mov	r3, r0
 80107c8:	2b00      	cmp	r3, #0
 80107ca:	d109      	bne.n	80107e0 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80107cc:	79fa      	ldrb	r2, [r7, #7]
 80107ce:	4911      	ldr	r1, [pc, #68]	; (8010814 <etharp_output_to_arp_index+0x124>)
 80107d0:	4613      	mov	r3, r2
 80107d2:	005b      	lsls	r3, r3, #1
 80107d4:	4413      	add	r3, r2
 80107d6:	00db      	lsls	r3, r3, #3
 80107d8:	440b      	add	r3, r1
 80107da:	3314      	adds	r3, #20
 80107dc:	2203      	movs	r2, #3
 80107de:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 80107e0:	68fb      	ldr	r3, [r7, #12]
 80107e2:	f103 0129 	add.w	r1, r3, #41	; 0x29
 80107e6:	79fa      	ldrb	r2, [r7, #7]
 80107e8:	4613      	mov	r3, r2
 80107ea:	005b      	lsls	r3, r3, #1
 80107ec:	4413      	add	r3, r2
 80107ee:	00db      	lsls	r3, r3, #3
 80107f0:	3308      	adds	r3, #8
 80107f2:	4a08      	ldr	r2, [pc, #32]	; (8010814 <etharp_output_to_arp_index+0x124>)
 80107f4:	4413      	add	r3, r2
 80107f6:	1d1a      	adds	r2, r3, #4
 80107f8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80107fc:	9300      	str	r3, [sp, #0]
 80107fe:	4613      	mov	r3, r2
 8010800:	460a      	mov	r2, r1
 8010802:	68b9      	ldr	r1, [r7, #8]
 8010804:	68f8      	ldr	r0, [r7, #12]
 8010806:	f001 fdcd 	bl	80123a4 <ethernet_output>
 801080a:	4603      	mov	r3, r0
}
 801080c:	4618      	mov	r0, r3
 801080e:	3710      	adds	r7, #16
 8010810:	46bd      	mov	sp, r7
 8010812:	bd80      	pop	{r7, pc}
 8010814:	2000028c 	.word	0x2000028c
 8010818:	08016ef4 	.word	0x08016ef4
 801081c:	08017064 	.word	0x08017064
 8010820:	08016f6c 	.word	0x08016f6c

08010824 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8010824:	b580      	push	{r7, lr}
 8010826:	b08a      	sub	sp, #40	; 0x28
 8010828:	af02      	add	r7, sp, #8
 801082a:	60f8      	str	r0, [r7, #12]
 801082c:	60b9      	str	r1, [r7, #8]
 801082e:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8010834:	68fb      	ldr	r3, [r7, #12]
 8010836:	2b00      	cmp	r3, #0
 8010838:	d106      	bne.n	8010848 <etharp_output+0x24>
 801083a:	4b69      	ldr	r3, [pc, #420]	; (80109e0 <etharp_output+0x1bc>)
 801083c:	f240 321b 	movw	r2, #795	; 0x31b
 8010840:	4968      	ldr	r1, [pc, #416]	; (80109e4 <etharp_output+0x1c0>)
 8010842:	4869      	ldr	r0, [pc, #420]	; (80109e8 <etharp_output+0x1c4>)
 8010844:	f003 ff66 	bl	8014714 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8010848:	68bb      	ldr	r3, [r7, #8]
 801084a:	2b00      	cmp	r3, #0
 801084c:	d106      	bne.n	801085c <etharp_output+0x38>
 801084e:	4b64      	ldr	r3, [pc, #400]	; (80109e0 <etharp_output+0x1bc>)
 8010850:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8010854:	4965      	ldr	r1, [pc, #404]	; (80109ec <etharp_output+0x1c8>)
 8010856:	4864      	ldr	r0, [pc, #400]	; (80109e8 <etharp_output+0x1c4>)
 8010858:	f003 ff5c 	bl	8014714 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801085c:	687b      	ldr	r3, [r7, #4]
 801085e:	2b00      	cmp	r3, #0
 8010860:	d106      	bne.n	8010870 <etharp_output+0x4c>
 8010862:	4b5f      	ldr	r3, [pc, #380]	; (80109e0 <etharp_output+0x1bc>)
 8010864:	f240 321d 	movw	r2, #797	; 0x31d
 8010868:	4961      	ldr	r1, [pc, #388]	; (80109f0 <etharp_output+0x1cc>)
 801086a:	485f      	ldr	r0, [pc, #380]	; (80109e8 <etharp_output+0x1c4>)
 801086c:	f003 ff52 	bl	8014714 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8010870:	687b      	ldr	r3, [r7, #4]
 8010872:	681b      	ldr	r3, [r3, #0]
 8010874:	68f9      	ldr	r1, [r7, #12]
 8010876:	4618      	mov	r0, r3
 8010878:	f000 fef2 	bl	8011660 <ip4_addr_isbroadcast_u32>
 801087c:	4603      	mov	r3, r0
 801087e:	2b00      	cmp	r3, #0
 8010880:	d002      	beq.n	8010888 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8010882:	4b5c      	ldr	r3, [pc, #368]	; (80109f4 <etharp_output+0x1d0>)
 8010884:	61fb      	str	r3, [r7, #28]
 8010886:	e09b      	b.n	80109c0 <etharp_output+0x19c>
  /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	681b      	ldr	r3, [r3, #0]
 801088c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8010890:	2be0      	cmp	r3, #224	; 0xe0
 8010892:	d118      	bne.n	80108c6 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8010894:	2301      	movs	r3, #1
 8010896:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8010898:	2300      	movs	r3, #0
 801089a:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801089c:	235e      	movs	r3, #94	; 0x5e
 801089e:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	3301      	adds	r3, #1
 80108a4:	781b      	ldrb	r3, [r3, #0]
 80108a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80108aa:	b2db      	uxtb	r3, r3
 80108ac:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 80108ae:	687b      	ldr	r3, [r7, #4]
 80108b0:	3302      	adds	r3, #2
 80108b2:	781b      	ldrb	r3, [r3, #0]
 80108b4:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 80108b6:	687b      	ldr	r3, [r7, #4]
 80108b8:	3303      	adds	r3, #3
 80108ba:	781b      	ldrb	r3, [r3, #0]
 80108bc:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 80108be:	f107 0310 	add.w	r3, r7, #16
 80108c2:	61fb      	str	r3, [r7, #28]
 80108c4:	e07c      	b.n	80109c0 <etharp_output+0x19c>
  /* unicast destination IP address? */
  } else {
    s8_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80108c6:	687b      	ldr	r3, [r7, #4]
 80108c8:	681a      	ldr	r2, [r3, #0]
 80108ca:	68fb      	ldr	r3, [r7, #12]
 80108cc:	3304      	adds	r3, #4
 80108ce:	681b      	ldr	r3, [r3, #0]
 80108d0:	405a      	eors	r2, r3
 80108d2:	68fb      	ldr	r3, [r7, #12]
 80108d4:	3308      	adds	r3, #8
 80108d6:	681b      	ldr	r3, [r3, #0]
 80108d8:	4013      	ands	r3, r2
 80108da:	2b00      	cmp	r3, #0
 80108dc:	d012      	beq.n	8010904 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	681b      	ldr	r3, [r3, #0]
 80108e2:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80108e4:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 80108e8:	4293      	cmp	r3, r2
 80108ea:	d00b      	beq.n	8010904 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 80108ec:	68fb      	ldr	r3, [r7, #12]
 80108ee:	330c      	adds	r3, #12
 80108f0:	681b      	ldr	r3, [r3, #0]
 80108f2:	2b00      	cmp	r3, #0
 80108f4:	d003      	beq.n	80108fe <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 80108f6:	68fb      	ldr	r3, [r7, #12]
 80108f8:	330c      	adds	r3, #12
 80108fa:	61bb      	str	r3, [r7, #24]
 80108fc:	e002      	b.n	8010904 <etharp_output+0xe0>
          /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 80108fe:	f06f 0303 	mvn.w	r3, #3
 8010902:	e069      	b.n	80109d8 <etharp_output+0x1b4>
    if (netif->addr_hint != NULL) {
      /* per-pcb cached entry was given */
      u8_t etharp_cached_entry = *(netif->addr_hint);
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8010904:	4b3c      	ldr	r3, [pc, #240]	; (80109f8 <etharp_output+0x1d4>)
 8010906:	781b      	ldrb	r3, [r3, #0]
 8010908:	4619      	mov	r1, r3
 801090a:	4a3c      	ldr	r2, [pc, #240]	; (80109fc <etharp_output+0x1d8>)
 801090c:	460b      	mov	r3, r1
 801090e:	005b      	lsls	r3, r3, #1
 8010910:	440b      	add	r3, r1
 8010912:	00db      	lsls	r3, r3, #3
 8010914:	4413      	add	r3, r2
 8010916:	3314      	adds	r3, #20
 8010918:	781b      	ldrb	r3, [r3, #0]
 801091a:	2b01      	cmp	r3, #1
 801091c:	d917      	bls.n	801094e <etharp_output+0x12a>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801091e:	69bb      	ldr	r3, [r7, #24]
 8010920:	681a      	ldr	r2, [r3, #0]
 8010922:	4b35      	ldr	r3, [pc, #212]	; (80109f8 <etharp_output+0x1d4>)
 8010924:	781b      	ldrb	r3, [r3, #0]
 8010926:	4618      	mov	r0, r3
 8010928:	4934      	ldr	r1, [pc, #208]	; (80109fc <etharp_output+0x1d8>)
 801092a:	4603      	mov	r3, r0
 801092c:	005b      	lsls	r3, r3, #1
 801092e:	4403      	add	r3, r0
 8010930:	00db      	lsls	r3, r3, #3
 8010932:	440b      	add	r3, r1
 8010934:	3304      	adds	r3, #4
 8010936:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8010938:	429a      	cmp	r2, r3
 801093a:	d108      	bne.n	801094e <etharp_output+0x12a>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801093c:	4b2e      	ldr	r3, [pc, #184]	; (80109f8 <etharp_output+0x1d4>)
 801093e:	781b      	ldrb	r3, [r3, #0]
 8010940:	461a      	mov	r2, r3
 8010942:	68b9      	ldr	r1, [r7, #8]
 8010944:	68f8      	ldr	r0, [r7, #12]
 8010946:	f7ff fed3 	bl	80106f0 <etharp_output_to_arp_index>
 801094a:	4603      	mov	r3, r0
 801094c:	e044      	b.n	80109d8 <etharp_output+0x1b4>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801094e:	2300      	movs	r3, #0
 8010950:	75fb      	strb	r3, [r7, #23]
 8010952:	e02a      	b.n	80109aa <etharp_output+0x186>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8010954:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8010958:	4928      	ldr	r1, [pc, #160]	; (80109fc <etharp_output+0x1d8>)
 801095a:	4613      	mov	r3, r2
 801095c:	005b      	lsls	r3, r3, #1
 801095e:	4413      	add	r3, r2
 8010960:	00db      	lsls	r3, r3, #3
 8010962:	440b      	add	r3, r1
 8010964:	3314      	adds	r3, #20
 8010966:	781b      	ldrb	r3, [r3, #0]
 8010968:	2b01      	cmp	r3, #1
 801096a:	d918      	bls.n	801099e <etharp_output+0x17a>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801096c:	69bb      	ldr	r3, [r7, #24]
 801096e:	6819      	ldr	r1, [r3, #0]
 8010970:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8010974:	4821      	ldr	r0, [pc, #132]	; (80109fc <etharp_output+0x1d8>)
 8010976:	4613      	mov	r3, r2
 8010978:	005b      	lsls	r3, r3, #1
 801097a:	4413      	add	r3, r2
 801097c:	00db      	lsls	r3, r3, #3
 801097e:	4403      	add	r3, r0
 8010980:	3304      	adds	r3, #4
 8010982:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8010984:	4299      	cmp	r1, r3
 8010986:	d10a      	bne.n	801099e <etharp_output+0x17a>
        /* found an existing, stable entry */
        ETHARP_SET_HINT(netif, i);
 8010988:	7dfa      	ldrb	r2, [r7, #23]
 801098a:	4b1b      	ldr	r3, [pc, #108]	; (80109f8 <etharp_output+0x1d4>)
 801098c:	701a      	strb	r2, [r3, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801098e:	7dfb      	ldrb	r3, [r7, #23]
 8010990:	461a      	mov	r2, r3
 8010992:	68b9      	ldr	r1, [r7, #8]
 8010994:	68f8      	ldr	r0, [r7, #12]
 8010996:	f7ff feab 	bl	80106f0 <etharp_output_to_arp_index>
 801099a:	4603      	mov	r3, r0
 801099c:	e01c      	b.n	80109d8 <etharp_output+0x1b4>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801099e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80109a2:	b2db      	uxtb	r3, r3
 80109a4:	3301      	adds	r3, #1
 80109a6:	b2db      	uxtb	r3, r3
 80109a8:	75fb      	strb	r3, [r7, #23]
 80109aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80109ae:	2b09      	cmp	r3, #9
 80109b0:	ddd0      	ble.n	8010954 <etharp_output+0x130>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 80109b2:	68ba      	ldr	r2, [r7, #8]
 80109b4:	69b9      	ldr	r1, [r7, #24]
 80109b6:	68f8      	ldr	r0, [r7, #12]
 80109b8:	f000 f822 	bl	8010a00 <etharp_query>
 80109bc:	4603      	mov	r3, r0
 80109be:	e00b      	b.n	80109d8 <etharp_output+0x1b4>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), dest, ETHTYPE_IP);
 80109c0:	68fb      	ldr	r3, [r7, #12]
 80109c2:	f103 0229 	add.w	r2, r3, #41	; 0x29
 80109c6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80109ca:	9300      	str	r3, [sp, #0]
 80109cc:	69fb      	ldr	r3, [r7, #28]
 80109ce:	68b9      	ldr	r1, [r7, #8]
 80109d0:	68f8      	ldr	r0, [r7, #12]
 80109d2:	f001 fce7 	bl	80123a4 <ethernet_output>
 80109d6:	4603      	mov	r3, r0
}
 80109d8:	4618      	mov	r0, r3
 80109da:	3720      	adds	r7, #32
 80109dc:	46bd      	mov	sp, r7
 80109de:	bd80      	pop	{r7, pc}
 80109e0:	08016ef4 	.word	0x08016ef4
 80109e4:	08017044 	.word	0x08017044
 80109e8:	08016f6c 	.word	0x08016f6c
 80109ec:	08017094 	.word	0x08017094
 80109f0:	08017034 	.word	0x08017034
 80109f4:	08017744 	.word	0x08017744
 80109f8:	2000037c 	.word	0x2000037c
 80109fc:	2000028c 	.word	0x2000028c

08010a00 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8010a00:	b580      	push	{r7, lr}
 8010a02:	b08c      	sub	sp, #48	; 0x30
 8010a04:	af02      	add	r7, sp, #8
 8010a06:	60f8      	str	r0, [r7, #12]
 8010a08:	60b9      	str	r1, [r7, #8]
 8010a0a:	607a      	str	r2, [r7, #4]
  struct eth_addr * srcaddr = (struct eth_addr *)netif->hwaddr;
 8010a0c:	68fb      	ldr	r3, [r7, #12]
 8010a0e:	3329      	adds	r3, #41	; 0x29
 8010a10:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8010a12:	23ff      	movs	r3, #255	; 0xff
 8010a14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8010a18:	2300      	movs	r3, #0
 8010a1a:	623b      	str	r3, [r7, #32]
  s8_t i; /* ARP entry index */

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8010a1c:	68bb      	ldr	r3, [r7, #8]
 8010a1e:	681b      	ldr	r3, [r3, #0]
 8010a20:	68f9      	ldr	r1, [r7, #12]
 8010a22:	4618      	mov	r0, r3
 8010a24:	f000 fe1c 	bl	8011660 <ip4_addr_isbroadcast_u32>
 8010a28:	4603      	mov	r3, r0
 8010a2a:	2b00      	cmp	r3, #0
 8010a2c:	d10c      	bne.n	8010a48 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8010a2e:	68bb      	ldr	r3, [r7, #8]
 8010a30:	681b      	ldr	r3, [r3, #0]
 8010a32:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8010a36:	2be0      	cmp	r3, #224	; 0xe0
 8010a38:	d006      	beq.n	8010a48 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8010a3a:	68bb      	ldr	r3, [r7, #8]
 8010a3c:	2b00      	cmp	r3, #0
 8010a3e:	d003      	beq.n	8010a48 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8010a40:	68bb      	ldr	r3, [r7, #8]
 8010a42:	681b      	ldr	r3, [r3, #0]
 8010a44:	2b00      	cmp	r3, #0
 8010a46:	d102      	bne.n	8010a4e <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8010a48:	f06f 030f 	mvn.w	r3, #15
 8010a4c:	e10f      	b.n	8010c6e <etharp_query+0x26e>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8010a4e:	68fa      	ldr	r2, [r7, #12]
 8010a50:	2101      	movs	r1, #1
 8010a52:	68b8      	ldr	r0, [r7, #8]
 8010a54:	f7ff fb9e 	bl	8010194 <etharp_find_entry>
 8010a58:	4603      	mov	r3, r0
 8010a5a:	74fb      	strb	r3, [r7, #19]

  /* could not find or create entry? */
  if (i < 0) {
 8010a5c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8010a60:	2b00      	cmp	r3, #0
 8010a62:	da02      	bge.n	8010a6a <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i;
 8010a64:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8010a68:	e101      	b.n	8010c6e <etharp_query+0x26e>
  }

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8010a6a:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8010a6e:	4982      	ldr	r1, [pc, #520]	; (8010c78 <etharp_query+0x278>)
 8010a70:	4613      	mov	r3, r2
 8010a72:	005b      	lsls	r3, r3, #1
 8010a74:	4413      	add	r3, r2
 8010a76:	00db      	lsls	r3, r3, #3
 8010a78:	440b      	add	r3, r1
 8010a7a:	3314      	adds	r3, #20
 8010a7c:	781b      	ldrb	r3, [r3, #0]
 8010a7e:	2b00      	cmp	r3, #0
 8010a80:	d117      	bne.n	8010ab2 <etharp_query+0xb2>
    is_new_entry = 1;
 8010a82:	2301      	movs	r3, #1
 8010a84:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8010a86:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8010a8a:	497b      	ldr	r1, [pc, #492]	; (8010c78 <etharp_query+0x278>)
 8010a8c:	4613      	mov	r3, r2
 8010a8e:	005b      	lsls	r3, r3, #1
 8010a90:	4413      	add	r3, r2
 8010a92:	00db      	lsls	r3, r3, #3
 8010a94:	440b      	add	r3, r1
 8010a96:	3314      	adds	r3, #20
 8010a98:	2201      	movs	r2, #1
 8010a9a:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8010a9c:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8010aa0:	4975      	ldr	r1, [pc, #468]	; (8010c78 <etharp_query+0x278>)
 8010aa2:	4613      	mov	r3, r2
 8010aa4:	005b      	lsls	r3, r3, #1
 8010aa6:	4413      	add	r3, r2
 8010aa8:	00db      	lsls	r3, r3, #3
 8010aaa:	440b      	add	r3, r1
 8010aac:	3308      	adds	r3, #8
 8010aae:	68fa      	ldr	r2, [r7, #12]
 8010ab0:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8010ab2:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8010ab6:	4970      	ldr	r1, [pc, #448]	; (8010c78 <etharp_query+0x278>)
 8010ab8:	4613      	mov	r3, r2
 8010aba:	005b      	lsls	r3, r3, #1
 8010abc:	4413      	add	r3, r2
 8010abe:	00db      	lsls	r3, r3, #3
 8010ac0:	440b      	add	r3, r1
 8010ac2:	3314      	adds	r3, #20
 8010ac4:	781b      	ldrb	r3, [r3, #0]
 8010ac6:	2b01      	cmp	r3, #1
 8010ac8:	d012      	beq.n	8010af0 <etharp_query+0xf0>
 8010aca:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8010ace:	496a      	ldr	r1, [pc, #424]	; (8010c78 <etharp_query+0x278>)
 8010ad0:	4613      	mov	r3, r2
 8010ad2:	005b      	lsls	r3, r3, #1
 8010ad4:	4413      	add	r3, r2
 8010ad6:	00db      	lsls	r3, r3, #3
 8010ad8:	440b      	add	r3, r1
 8010ada:	3314      	adds	r3, #20
 8010adc:	781b      	ldrb	r3, [r3, #0]
 8010ade:	2b01      	cmp	r3, #1
 8010ae0:	d806      	bhi.n	8010af0 <etharp_query+0xf0>
 8010ae2:	4b66      	ldr	r3, [pc, #408]	; (8010c7c <etharp_query+0x27c>)
 8010ae4:	f240 32c9 	movw	r2, #969	; 0x3c9
 8010ae8:	4965      	ldr	r1, [pc, #404]	; (8010c80 <etharp_query+0x280>)
 8010aea:	4866      	ldr	r0, [pc, #408]	; (8010c84 <etharp_query+0x284>)
 8010aec:	f003 fe12 	bl	8014714 <iprintf>
  ((arp_table[i].state == ETHARP_STATE_PENDING) ||
   (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8010af0:	6a3b      	ldr	r3, [r7, #32]
 8010af2:	2b00      	cmp	r3, #0
 8010af4:	d102      	bne.n	8010afc <etharp_query+0xfc>
 8010af6:	687b      	ldr	r3, [r7, #4]
 8010af8:	2b00      	cmp	r3, #0
 8010afa:	d10c      	bne.n	8010b16 <etharp_query+0x116>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8010afc:	68b9      	ldr	r1, [r7, #8]
 8010afe:	68f8      	ldr	r0, [r7, #12]
 8010b00:	f000 f976 	bl	8010df0 <etharp_request>
 8010b04:	4603      	mov	r3, r0
 8010b06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8010b0a:	687b      	ldr	r3, [r7, #4]
 8010b0c:	2b00      	cmp	r3, #0
 8010b0e:	d102      	bne.n	8010b16 <etharp_query+0x116>
      return result;
 8010b10:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8010b14:	e0ab      	b.n	8010c6e <etharp_query+0x26e>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8010b16:	687b      	ldr	r3, [r7, #4]
 8010b18:	2b00      	cmp	r3, #0
 8010b1a:	d106      	bne.n	8010b2a <etharp_query+0x12a>
 8010b1c:	4b57      	ldr	r3, [pc, #348]	; (8010c7c <etharp_query+0x27c>)
 8010b1e:	f240 32db 	movw	r2, #987	; 0x3db
 8010b22:	4959      	ldr	r1, [pc, #356]	; (8010c88 <etharp_query+0x288>)
 8010b24:	4857      	ldr	r0, [pc, #348]	; (8010c84 <etharp_query+0x284>)
 8010b26:	f003 fdf5 	bl	8014714 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8010b2a:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8010b2e:	4952      	ldr	r1, [pc, #328]	; (8010c78 <etharp_query+0x278>)
 8010b30:	4613      	mov	r3, r2
 8010b32:	005b      	lsls	r3, r3, #1
 8010b34:	4413      	add	r3, r2
 8010b36:	00db      	lsls	r3, r3, #3
 8010b38:	440b      	add	r3, r1
 8010b3a:	3314      	adds	r3, #20
 8010b3c:	781b      	ldrb	r3, [r3, #0]
 8010b3e:	2b01      	cmp	r3, #1
 8010b40:	d919      	bls.n	8010b76 <etharp_query+0x176>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_HINT(netif, i);
 8010b42:	7cfa      	ldrb	r2, [r7, #19]
 8010b44:	4b51      	ldr	r3, [pc, #324]	; (8010c8c <etharp_query+0x28c>)
 8010b46:	701a      	strb	r2, [r3, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8010b48:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8010b4c:	4613      	mov	r3, r2
 8010b4e:	005b      	lsls	r3, r3, #1
 8010b50:	4413      	add	r3, r2
 8010b52:	00db      	lsls	r3, r3, #3
 8010b54:	3308      	adds	r3, #8
 8010b56:	4a48      	ldr	r2, [pc, #288]	; (8010c78 <etharp_query+0x278>)
 8010b58:	4413      	add	r3, r2
 8010b5a:	1d1a      	adds	r2, r3, #4
 8010b5c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010b60:	9300      	str	r3, [sp, #0]
 8010b62:	4613      	mov	r3, r2
 8010b64:	697a      	ldr	r2, [r7, #20]
 8010b66:	6879      	ldr	r1, [r7, #4]
 8010b68:	68f8      	ldr	r0, [r7, #12]
 8010b6a:	f001 fc1b 	bl	80123a4 <ethernet_output>
 8010b6e:	4603      	mov	r3, r0
 8010b70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8010b74:	e079      	b.n	8010c6a <etharp_query+0x26a>
  /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8010b76:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8010b7a:	493f      	ldr	r1, [pc, #252]	; (8010c78 <etharp_query+0x278>)
 8010b7c:	4613      	mov	r3, r2
 8010b7e:	005b      	lsls	r3, r3, #1
 8010b80:	4413      	add	r3, r2
 8010b82:	00db      	lsls	r3, r3, #3
 8010b84:	440b      	add	r3, r1
 8010b86:	3314      	adds	r3, #20
 8010b88:	781b      	ldrb	r3, [r3, #0]
 8010b8a:	2b01      	cmp	r3, #1
 8010b8c:	d16d      	bne.n	8010c6a <etharp_query+0x26a>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8010b8e:	2300      	movs	r3, #0
 8010b90:	61bb      	str	r3, [r7, #24]
    /* IF q includes a PBUF_REF, PBUF_POOL or PBUF_RAM, we have no choice but
     * to copy the whole queue into a new PBUF_RAM (see bug #11400)
     * PBUF_ROMs can be left as they are, since ROM must not get changed. */
    p = q;
 8010b92:	687b      	ldr	r3, [r7, #4]
 8010b94:	61fb      	str	r3, [r7, #28]
    while (p) {
 8010b96:	e01a      	b.n	8010bce <etharp_query+0x1ce>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8010b98:	69fb      	ldr	r3, [r7, #28]
 8010b9a:	895a      	ldrh	r2, [r3, #10]
 8010b9c:	69fb      	ldr	r3, [r7, #28]
 8010b9e:	891b      	ldrh	r3, [r3, #8]
 8010ba0:	429a      	cmp	r2, r3
 8010ba2:	d10a      	bne.n	8010bba <etharp_query+0x1ba>
 8010ba4:	69fb      	ldr	r3, [r7, #28]
 8010ba6:	681b      	ldr	r3, [r3, #0]
 8010ba8:	2b00      	cmp	r3, #0
 8010baa:	d006      	beq.n	8010bba <etharp_query+0x1ba>
 8010bac:	4b33      	ldr	r3, [pc, #204]	; (8010c7c <etharp_query+0x27c>)
 8010bae:	f44f 727b 	mov.w	r2, #1004	; 0x3ec
 8010bb2:	4937      	ldr	r1, [pc, #220]	; (8010c90 <etharp_query+0x290>)
 8010bb4:	4833      	ldr	r0, [pc, #204]	; (8010c84 <etharp_query+0x284>)
 8010bb6:	f003 fdad 	bl	8014714 <iprintf>
      if (p->type != PBUF_ROM) {
 8010bba:	69fb      	ldr	r3, [r7, #28]
 8010bbc:	7b1b      	ldrb	r3, [r3, #12]
 8010bbe:	2b01      	cmp	r3, #1
 8010bc0:	d002      	beq.n	8010bc8 <etharp_query+0x1c8>
        copy_needed = 1;
 8010bc2:	2301      	movs	r3, #1
 8010bc4:	61bb      	str	r3, [r7, #24]
        break;
 8010bc6:	e005      	b.n	8010bd4 <etharp_query+0x1d4>
      }
      p = p->next;
 8010bc8:	69fb      	ldr	r3, [r7, #28]
 8010bca:	681b      	ldr	r3, [r3, #0]
 8010bcc:	61fb      	str	r3, [r7, #28]
    while (p) {
 8010bce:	69fb      	ldr	r3, [r7, #28]
 8010bd0:	2b00      	cmp	r3, #0
 8010bd2:	d1e1      	bne.n	8010b98 <etharp_query+0x198>
    }
    if (copy_needed) {
 8010bd4:	69bb      	ldr	r3, [r7, #24]
 8010bd6:	2b00      	cmp	r3, #0
 8010bd8:	d017      	beq.n	8010c0a <etharp_query+0x20a>
      /* copy the whole packet into new pbufs */
      p = pbuf_alloc(PBUF_LINK, p->tot_len, PBUF_RAM);
 8010bda:	69fb      	ldr	r3, [r7, #28]
 8010bdc:	891b      	ldrh	r3, [r3, #8]
 8010bde:	2200      	movs	r2, #0
 8010be0:	4619      	mov	r1, r3
 8010be2:	2002      	movs	r0, #2
 8010be4:	f7f7 fd70 	bl	80086c8 <pbuf_alloc>
 8010be8:	61f8      	str	r0, [r7, #28]
      if (p != NULL) {
 8010bea:	69fb      	ldr	r3, [r7, #28]
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	d011      	beq.n	8010c14 <etharp_query+0x214>
        if (pbuf_copy(p, q) != ERR_OK) {
 8010bf0:	6879      	ldr	r1, [r7, #4]
 8010bf2:	69f8      	ldr	r0, [r7, #28]
 8010bf4:	f7f8 fa0e 	bl	8009014 <pbuf_copy>
 8010bf8:	4603      	mov	r3, r0
 8010bfa:	2b00      	cmp	r3, #0
 8010bfc:	d00a      	beq.n	8010c14 <etharp_query+0x214>
          pbuf_free(p);
 8010bfe:	69f8      	ldr	r0, [r7, #28]
 8010c00:	f7f8 f8d4 	bl	8008dac <pbuf_free>
          p = NULL;
 8010c04:	2300      	movs	r3, #0
 8010c06:	61fb      	str	r3, [r7, #28]
 8010c08:	e004      	b.n	8010c14 <etharp_query+0x214>
        }
      }
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8010c0a:	687b      	ldr	r3, [r7, #4]
 8010c0c:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8010c0e:	69f8      	ldr	r0, [r7, #28]
 8010c10:	f7f8 f978 	bl	8008f04 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8010c14:	69fb      	ldr	r3, [r7, #28]
 8010c16:	2b00      	cmp	r3, #0
 8010c18:	d024      	beq.n	8010c64 <etharp_query+0x264>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8010c1a:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8010c1e:	4916      	ldr	r1, [pc, #88]	; (8010c78 <etharp_query+0x278>)
 8010c20:	4613      	mov	r3, r2
 8010c22:	005b      	lsls	r3, r3, #1
 8010c24:	4413      	add	r3, r2
 8010c26:	00db      	lsls	r3, r3, #3
 8010c28:	440b      	add	r3, r1
 8010c2a:	681b      	ldr	r3, [r3, #0]
 8010c2c:	2b00      	cmp	r3, #0
 8010c2e:	d00b      	beq.n	8010c48 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
        pbuf_free(arp_table[i].q);
 8010c30:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8010c34:	4910      	ldr	r1, [pc, #64]	; (8010c78 <etharp_query+0x278>)
 8010c36:	4613      	mov	r3, r2
 8010c38:	005b      	lsls	r3, r3, #1
 8010c3a:	4413      	add	r3, r2
 8010c3c:	00db      	lsls	r3, r3, #3
 8010c3e:	440b      	add	r3, r1
 8010c40:	681b      	ldr	r3, [r3, #0]
 8010c42:	4618      	mov	r0, r3
 8010c44:	f7f8 f8b2 	bl	8008dac <pbuf_free>
      }
      arp_table[i].q = p;
 8010c48:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8010c4c:	490a      	ldr	r1, [pc, #40]	; (8010c78 <etharp_query+0x278>)
 8010c4e:	4613      	mov	r3, r2
 8010c50:	005b      	lsls	r3, r3, #1
 8010c52:	4413      	add	r3, r2
 8010c54:	00db      	lsls	r3, r3, #3
 8010c56:	440b      	add	r3, r1
 8010c58:	69fa      	ldr	r2, [r7, #28]
 8010c5a:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8010c5c:	2300      	movs	r3, #0
 8010c5e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8010c62:	e002      	b.n	8010c6a <etharp_query+0x26a>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8010c64:	23ff      	movs	r3, #255	; 0xff
 8010c66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 8010c6a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8010c6e:	4618      	mov	r0, r3
 8010c70:	3728      	adds	r7, #40	; 0x28
 8010c72:	46bd      	mov	sp, r7
 8010c74:	bd80      	pop	{r7, pc}
 8010c76:	bf00      	nop
 8010c78:	2000028c 	.word	0x2000028c
 8010c7c:	08016ef4 	.word	0x08016ef4
 8010c80:	080170a0 	.word	0x080170a0
 8010c84:	08016f6c 	.word	0x08016f6c
 8010c88:	08017094 	.word	0x08017094
 8010c8c:	2000037c 	.word	0x2000037c
 8010c90:	080170c8 	.word	0x080170c8

08010c94 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8010c94:	b580      	push	{r7, lr}
 8010c96:	b08a      	sub	sp, #40	; 0x28
 8010c98:	af02      	add	r7, sp, #8
 8010c9a:	60f8      	str	r0, [r7, #12]
 8010c9c:	60b9      	str	r1, [r7, #8]
 8010c9e:	607a      	str	r2, [r7, #4]
 8010ca0:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8010ca2:	2300      	movs	r3, #0
 8010ca4:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8010ca6:	68fb      	ldr	r3, [r7, #12]
 8010ca8:	2b00      	cmp	r3, #0
 8010caa:	d106      	bne.n	8010cba <etharp_raw+0x26>
 8010cac:	4b3a      	ldr	r3, [pc, #232]	; (8010d98 <etharp_raw+0x104>)
 8010cae:	f44f 628b 	mov.w	r2, #1112	; 0x458
 8010cb2:	493a      	ldr	r1, [pc, #232]	; (8010d9c <etharp_raw+0x108>)
 8010cb4:	483a      	ldr	r0, [pc, #232]	; (8010da0 <etharp_raw+0x10c>)
 8010cb6:	f003 fd2d 	bl	8014714 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8010cba:	2200      	movs	r2, #0
 8010cbc:	211c      	movs	r1, #28
 8010cbe:	2002      	movs	r0, #2
 8010cc0:	f7f7 fd02 	bl	80086c8 <pbuf_alloc>
 8010cc4:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8010cc6:	69bb      	ldr	r3, [r7, #24]
 8010cc8:	2b00      	cmp	r3, #0
 8010cca:	d102      	bne.n	8010cd2 <etharp_raw+0x3e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
      ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8010ccc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010cd0:	e05d      	b.n	8010d8e <etharp_raw+0xfa>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8010cd2:	69bb      	ldr	r3, [r7, #24]
 8010cd4:	895b      	ldrh	r3, [r3, #10]
 8010cd6:	2b1b      	cmp	r3, #27
 8010cd8:	d806      	bhi.n	8010ce8 <etharp_raw+0x54>
 8010cda:	4b2f      	ldr	r3, [pc, #188]	; (8010d98 <etharp_raw+0x104>)
 8010cdc:	f240 4264 	movw	r2, #1124	; 0x464
 8010ce0:	4930      	ldr	r1, [pc, #192]	; (8010da4 <etharp_raw+0x110>)
 8010ce2:	482f      	ldr	r0, [pc, #188]	; (8010da0 <etharp_raw+0x10c>)
 8010ce4:	f003 fd16 	bl	8014714 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8010ce8:	69bb      	ldr	r3, [r7, #24]
 8010cea:	685b      	ldr	r3, [r3, #4]
 8010cec:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8010cee:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8010cf0:	4618      	mov	r0, r3
 8010cf2:	f7f6 ff53 	bl	8007b9c <lwip_htons>
 8010cf6:	4603      	mov	r3, r0
 8010cf8:	461a      	mov	r2, r3
 8010cfa:	697b      	ldr	r3, [r7, #20]
 8010cfc:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8010cfe:	68fb      	ldr	r3, [r7, #12]
 8010d00:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010d04:	2b06      	cmp	r3, #6
 8010d06:	d006      	beq.n	8010d16 <etharp_raw+0x82>
 8010d08:	4b23      	ldr	r3, [pc, #140]	; (8010d98 <etharp_raw+0x104>)
 8010d0a:	f240 426b 	movw	r2, #1131	; 0x46b
 8010d0e:	4926      	ldr	r1, [pc, #152]	; (8010da8 <etharp_raw+0x114>)
 8010d10:	4823      	ldr	r0, [pc, #140]	; (8010da0 <etharp_raw+0x10c>)
 8010d12:	f003 fcff 	bl	8014714 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  ETHADDR16_COPY(&hdr->shwaddr, hwsrc_addr);
 8010d16:	697b      	ldr	r3, [r7, #20]
 8010d18:	3308      	adds	r3, #8
 8010d1a:	2206      	movs	r2, #6
 8010d1c:	6839      	ldr	r1, [r7, #0]
 8010d1e:	4618      	mov	r0, r3
 8010d20:	f003 fc3d 	bl	801459e <memcpy>
  ETHADDR16_COPY(&hdr->dhwaddr, hwdst_addr);
 8010d24:	697b      	ldr	r3, [r7, #20]
 8010d26:	3312      	adds	r3, #18
 8010d28:	2206      	movs	r2, #6
 8010d2a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8010d2c:	4618      	mov	r0, r3
 8010d2e:	f003 fc36 	bl	801459e <memcpy>
  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR2_COPY(&hdr->sipaddr, ipsrc_addr);
 8010d32:	697b      	ldr	r3, [r7, #20]
 8010d34:	330e      	adds	r3, #14
 8010d36:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010d38:	6812      	ldr	r2, [r2, #0]
 8010d3a:	601a      	str	r2, [r3, #0]
  IPADDR2_COPY(&hdr->dipaddr, ipdst_addr);
 8010d3c:	697b      	ldr	r3, [r7, #20]
 8010d3e:	3318      	adds	r3, #24
 8010d40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010d42:	6812      	ldr	r2, [r2, #0]
 8010d44:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 8010d46:	697b      	ldr	r3, [r7, #20]
 8010d48:	2200      	movs	r2, #0
 8010d4a:	701a      	strb	r2, [r3, #0]
 8010d4c:	2200      	movs	r2, #0
 8010d4e:	f042 0201 	orr.w	r2, r2, #1
 8010d52:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8010d54:	697b      	ldr	r3, [r7, #20]
 8010d56:	2200      	movs	r2, #0
 8010d58:	f042 0208 	orr.w	r2, r2, #8
 8010d5c:	709a      	strb	r2, [r3, #2]
 8010d5e:	2200      	movs	r2, #0
 8010d60:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8010d62:	697b      	ldr	r3, [r7, #20]
 8010d64:	2206      	movs	r2, #6
 8010d66:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8010d68:	697b      	ldr	r3, [r7, #20]
 8010d6a:	2204      	movs	r2, #4
 8010d6c:	715a      	strb	r2, [r3, #5]
  if(ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8010d6e:	f640 0306 	movw	r3, #2054	; 0x806
 8010d72:	9300      	str	r3, [sp, #0]
 8010d74:	687b      	ldr	r3, [r7, #4]
 8010d76:	68ba      	ldr	r2, [r7, #8]
 8010d78:	69b9      	ldr	r1, [r7, #24]
 8010d7a:	68f8      	ldr	r0, [r7, #12]
 8010d7c:	f001 fb12 	bl	80123a4 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8010d80:	69b8      	ldr	r0, [r7, #24]
 8010d82:	f7f8 f813 	bl	8008dac <pbuf_free>
  p = NULL;
 8010d86:	2300      	movs	r3, #0
 8010d88:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8010d8a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8010d8e:	4618      	mov	r0, r3
 8010d90:	3720      	adds	r7, #32
 8010d92:	46bd      	mov	sp, r7
 8010d94:	bd80      	pop	{r7, pc}
 8010d96:	bf00      	nop
 8010d98:	08016ef4 	.word	0x08016ef4
 8010d9c:	08017044 	.word	0x08017044
 8010da0:	08016f6c 	.word	0x08016f6c
 8010da4:	080170e4 	.word	0x080170e4
 8010da8:	08017118 	.word	0x08017118

08010dac <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr* hw_dst_addr)
{
 8010dac:	b580      	push	{r7, lr}
 8010dae:	b088      	sub	sp, #32
 8010db0:	af04      	add	r7, sp, #16
 8010db2:	60f8      	str	r0, [r7, #12]
 8010db4:	60b9      	str	r1, [r7, #8]
 8010db6:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010db8:	68fb      	ldr	r3, [r7, #12]
 8010dba:	f103 0129 	add.w	r1, r3, #41	; 0x29
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8010dbe:	68fb      	ldr	r3, [r7, #12]
 8010dc0:	f103 0029 	add.w	r0, r3, #41	; 0x29
 8010dc4:	68fb      	ldr	r3, [r7, #12]
 8010dc6:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010dc8:	2201      	movs	r2, #1
 8010dca:	9203      	str	r2, [sp, #12]
 8010dcc:	68ba      	ldr	r2, [r7, #8]
 8010dce:	9202      	str	r2, [sp, #8]
 8010dd0:	4a06      	ldr	r2, [pc, #24]	; (8010dec <etharp_request_dst+0x40>)
 8010dd2:	9201      	str	r2, [sp, #4]
 8010dd4:	9300      	str	r3, [sp, #0]
 8010dd6:	4603      	mov	r3, r0
 8010dd8:	687a      	ldr	r2, [r7, #4]
 8010dda:	68f8      	ldr	r0, [r7, #12]
 8010ddc:	f7ff ff5a 	bl	8010c94 <etharp_raw>
 8010de0:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8010de2:	4618      	mov	r0, r3
 8010de4:	3710      	adds	r7, #16
 8010de6:	46bd      	mov	sp, r7
 8010de8:	bd80      	pop	{r7, pc}
 8010dea:	bf00      	nop
 8010dec:	0801774c 	.word	0x0801774c

08010df0 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8010df0:	b580      	push	{r7, lr}
 8010df2:	b082      	sub	sp, #8
 8010df4:	af00      	add	r7, sp, #0
 8010df6:	6078      	str	r0, [r7, #4]
 8010df8:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8010dfa:	4a05      	ldr	r2, [pc, #20]	; (8010e10 <etharp_request+0x20>)
 8010dfc:	6839      	ldr	r1, [r7, #0]
 8010dfe:	6878      	ldr	r0, [r7, #4]
 8010e00:	f7ff ffd4 	bl	8010dac <etharp_request_dst>
 8010e04:	4603      	mov	r3, r0
}
 8010e06:	4618      	mov	r0, r3
 8010e08:	3708      	adds	r7, #8
 8010e0a:	46bd      	mov	sp, r7
 8010e0c:	bd80      	pop	{r7, pc}
 8010e0e:	bf00      	nop
 8010e10:	08017744 	.word	0x08017744

08010e14 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8010e14:	b580      	push	{r7, lr}
 8010e16:	b08e      	sub	sp, #56	; 0x38
 8010e18:	af04      	add	r7, sp, #16
 8010e1a:	6078      	str	r0, [r7, #4]
 8010e1c:	6039      	str	r1, [r7, #0]
  const ip4_addr_t* src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8010e1e:	4b7a      	ldr	r3, [pc, #488]	; (8011008 <icmp_input+0x1f4>)
 8010e20:	689b      	ldr	r3, [r3, #8]
 8010e22:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL(iphdr_in) * 4;
 8010e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e26:	781b      	ldrb	r3, [r3, #0]
 8010e28:	b29b      	uxth	r3, r3
 8010e2a:	f003 030f 	and.w	r3, r3, #15
 8010e2e:	b29b      	uxth	r3, r3
 8010e30:	009b      	lsls	r3, r3, #2
 8010e32:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 8010e34:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010e36:	2b13      	cmp	r3, #19
 8010e38:	f240 80d1 	bls.w	8010fde <icmp_input+0x1ca>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t)*2) {
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	895b      	ldrh	r3, [r3, #10]
 8010e40:	2b03      	cmp	r3, #3
 8010e42:	f240 80ce 	bls.w	8010fe2 <icmp_input+0x1ce>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8010e46:	687b      	ldr	r3, [r7, #4]
 8010e48:	685b      	ldr	r3, [r3, #4]
 8010e4a:	781b      	ldrb	r3, [r3, #0]
 8010e4c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload)+1);
#endif /* LWIP_DEBUG */
  switch (type) {
 8010e50:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8010e54:	2b00      	cmp	r3, #0
 8010e56:	f000 80bb 	beq.w	8010fd0 <icmp_input+0x1bc>
 8010e5a:	2b08      	cmp	r3, #8
 8010e5c:	f040 80bb 	bne.w	8010fd6 <icmp_input+0x1c2>
       (as obviously, an echo request has been sent, too). */
    MIB2_STATS_INC(mib2.icmpinechoreps);
    break;
  case ICMP_ECHO:
    MIB2_STATS_INC(mib2.icmpinechos);
    src = ip4_current_dest_addr();
 8010e60:	4b6a      	ldr	r3, [pc, #424]	; (801100c <icmp_input+0x1f8>)
 8010e62:	61fb      	str	r3, [r7, #28]
    /* multicast destination address? */
    if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8010e64:	4b68      	ldr	r3, [pc, #416]	; (8011008 <icmp_input+0x1f4>)
 8010e66:	695b      	ldr	r3, [r3, #20]
 8010e68:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8010e6c:	2be0      	cmp	r3, #224	; 0xe0
 8010e6e:	f000 80bf 	beq.w	8010ff0 <icmp_input+0x1dc>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
      goto icmperr;
#endif /* LWIP_MULTICAST_PING */
    }
    /* broadcast destination address? */
    if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8010e72:	4b65      	ldr	r3, [pc, #404]	; (8011008 <icmp_input+0x1f4>)
 8010e74:	695a      	ldr	r2, [r3, #20]
 8010e76:	4b64      	ldr	r3, [pc, #400]	; (8011008 <icmp_input+0x1f4>)
 8010e78:	681b      	ldr	r3, [r3, #0]
 8010e7a:	4619      	mov	r1, r3
 8010e7c:	4610      	mov	r0, r2
 8010e7e:	f000 fbef 	bl	8011660 <ip4_addr_isbroadcast_u32>
 8010e82:	4603      	mov	r3, r0
 8010e84:	2b00      	cmp	r3, #0
 8010e86:	f040 80b5 	bne.w	8010ff4 <icmp_input+0x1e0>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
      goto icmperr;
#endif /* LWIP_BROADCAST_PING */
    }
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
    if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8010e8a:	687b      	ldr	r3, [r7, #4]
 8010e8c:	891b      	ldrh	r3, [r3, #8]
 8010e8e:	2b07      	cmp	r3, #7
 8010e90:	f240 80a9 	bls.w	8010fe6 <icmp_input+0x1d2>
        return;
      }
    }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
    if (pbuf_header(p, (s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 8010e94:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010e96:	330e      	adds	r3, #14
 8010e98:	b29b      	uxth	r3, r3
 8010e9a:	b21b      	sxth	r3, r3
 8010e9c:	4619      	mov	r1, r3
 8010e9e:	6878      	ldr	r0, [r7, #4]
 8010ea0:	f7f7 ff60 	bl	8008d64 <pbuf_header>
 8010ea4:	4603      	mov	r3, r0
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	d046      	beq.n	8010f38 <icmp_input+0x124>
      /* p is not big enough to contain link headers
       * allocate a new one and copy p into it
       */
      struct pbuf *r;
      /* allocate new packet buffer with space for link headers */
      r = pbuf_alloc(PBUF_LINK, p->tot_len + hlen, PBUF_RAM);
 8010eaa:	687b      	ldr	r3, [r7, #4]
 8010eac:	891a      	ldrh	r2, [r3, #8]
 8010eae:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010eb0:	4413      	add	r3, r2
 8010eb2:	b29b      	uxth	r3, r3
 8010eb4:	2200      	movs	r2, #0
 8010eb6:	4619      	mov	r1, r3
 8010eb8:	2002      	movs	r0, #2
 8010eba:	f7f7 fc05 	bl	80086c8 <pbuf_alloc>
 8010ebe:	61b8      	str	r0, [r7, #24]
      if (r == NULL) {
 8010ec0:	69bb      	ldr	r3, [r7, #24]
 8010ec2:	2b00      	cmp	r3, #0
 8010ec4:	f000 8098 	beq.w	8010ff8 <icmp_input+0x1e4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
        goto icmperr;
      }
      if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8010ec8:	69bb      	ldr	r3, [r7, #24]
 8010eca:	895b      	ldrh	r3, [r3, #10]
 8010ecc:	461a      	mov	r2, r3
 8010ece:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010ed0:	3308      	adds	r3, #8
 8010ed2:	429a      	cmp	r2, r3
 8010ed4:	d203      	bcs.n	8010ede <icmp_input+0xca>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
        pbuf_free(r);
 8010ed6:	69b8      	ldr	r0, [r7, #24]
 8010ed8:	f7f7 ff68 	bl	8008dac <pbuf_free>
        goto icmperr;
 8010edc:	e08d      	b.n	8010ffa <icmp_input+0x1e6>
      }
      /* copy the ip header */
      MEMCPY(r->payload, iphdr_in, hlen);
 8010ede:	69bb      	ldr	r3, [r7, #24]
 8010ee0:	685b      	ldr	r3, [r3, #4]
 8010ee2:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8010ee4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010ee6:	4618      	mov	r0, r3
 8010ee8:	f003 fb59 	bl	801459e <memcpy>
      /* switch r->payload back to icmp header (cannot fail) */
      if (pbuf_header(r, (s16_t)-hlen)) {
 8010eec:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010eee:	425b      	negs	r3, r3
 8010ef0:	b29b      	uxth	r3, r3
 8010ef2:	b21b      	sxth	r3, r3
 8010ef4:	4619      	mov	r1, r3
 8010ef6:	69b8      	ldr	r0, [r7, #24]
 8010ef8:	f7f7 ff34 	bl	8008d64 <pbuf_header>
 8010efc:	4603      	mov	r3, r0
 8010efe:	2b00      	cmp	r3, #0
 8010f00:	d009      	beq.n	8010f16 <icmp_input+0x102>
        LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8010f02:	4b43      	ldr	r3, [pc, #268]	; (8011010 <icmp_input+0x1fc>)
 8010f04:	22af      	movs	r2, #175	; 0xaf
 8010f06:	4943      	ldr	r1, [pc, #268]	; (8011014 <icmp_input+0x200>)
 8010f08:	4843      	ldr	r0, [pc, #268]	; (8011018 <icmp_input+0x204>)
 8010f0a:	f003 fc03 	bl	8014714 <iprintf>
        pbuf_free(r);
 8010f0e:	69b8      	ldr	r0, [r7, #24]
 8010f10:	f7f7 ff4c 	bl	8008dac <pbuf_free>
        goto icmperr;
 8010f14:	e071      	b.n	8010ffa <icmp_input+0x1e6>
      }
      /* copy the rest of the packet without ip header */
      if (pbuf_copy(r, p) != ERR_OK) {
 8010f16:	6879      	ldr	r1, [r7, #4]
 8010f18:	69b8      	ldr	r0, [r7, #24]
 8010f1a:	f7f8 f87b 	bl	8009014 <pbuf_copy>
 8010f1e:	4603      	mov	r3, r0
 8010f20:	2b00      	cmp	r3, #0
 8010f22:	d003      	beq.n	8010f2c <icmp_input+0x118>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
        pbuf_free(r);
 8010f24:	69b8      	ldr	r0, [r7, #24]
 8010f26:	f7f7 ff41 	bl	8008dac <pbuf_free>
        goto icmperr;
 8010f2a:	e066      	b.n	8010ffa <icmp_input+0x1e6>
      }
      /* free the original p */
      pbuf_free(p);
 8010f2c:	6878      	ldr	r0, [r7, #4]
 8010f2e:	f7f7 ff3d 	bl	8008dac <pbuf_free>
      /* we now have an identical copy of p that has room for link headers */
      p = r;
 8010f32:	69bb      	ldr	r3, [r7, #24]
 8010f34:	607b      	str	r3, [r7, #4]
 8010f36:	e015      	b.n	8010f64 <icmp_input+0x150>
    } else {
      /* restore p->payload to point to icmp header (cannot fail) */
      if (pbuf_header(p, -(s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 8010f38:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010f3a:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
 8010f3e:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8010f42:	33f2      	adds	r3, #242	; 0xf2
 8010f44:	b29b      	uxth	r3, r3
 8010f46:	b21b      	sxth	r3, r3
 8010f48:	4619      	mov	r1, r3
 8010f4a:	6878      	ldr	r0, [r7, #4]
 8010f4c:	f7f7 ff0a 	bl	8008d64 <pbuf_header>
 8010f50:	4603      	mov	r3, r0
 8010f52:	2b00      	cmp	r3, #0
 8010f54:	d006      	beq.n	8010f64 <icmp_input+0x150>
        LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8010f56:	4b2e      	ldr	r3, [pc, #184]	; (8011010 <icmp_input+0x1fc>)
 8010f58:	22c0      	movs	r2, #192	; 0xc0
 8010f5a:	4930      	ldr	r1, [pc, #192]	; (801101c <icmp_input+0x208>)
 8010f5c:	482e      	ldr	r0, [pc, #184]	; (8011018 <icmp_input+0x204>)
 8010f5e:	f003 fbd9 	bl	8014714 <iprintf>
        goto icmperr;
 8010f62:	e04a      	b.n	8010ffa <icmp_input+0x1e6>
    }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
    /* At this point, all checks are OK. */
    /* We generate an answer by switching the dest and src ip addresses,
     * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
    iecho = (struct icmp_echo_hdr *)p->payload;
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	685b      	ldr	r3, [r3, #4]
 8010f68:	617b      	str	r3, [r7, #20]
    if (pbuf_header(p, (s16_t)hlen)) {
 8010f6a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8010f6e:	4619      	mov	r1, r3
 8010f70:	6878      	ldr	r0, [r7, #4]
 8010f72:	f7f7 fef7 	bl	8008d64 <pbuf_header>
 8010f76:	4603      	mov	r3, r0
 8010f78:	2b00      	cmp	r3, #0
 8010f7a:	d12b      	bne.n	8010fd4 <icmp_input+0x1c0>
      LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
    } else {
      err_t ret;
      struct ip_hdr *iphdr = (struct ip_hdr*)p->payload;
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	685b      	ldr	r3, [r3, #4]
 8010f80:	613b      	str	r3, [r7, #16]
      ip4_addr_copy(iphdr->src, *src);
 8010f82:	69fb      	ldr	r3, [r7, #28]
 8010f84:	681a      	ldr	r2, [r3, #0]
 8010f86:	693b      	ldr	r3, [r7, #16]
 8010f88:	60da      	str	r2, [r3, #12]
      ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8010f8a:	4b1f      	ldr	r3, [pc, #124]	; (8011008 <icmp_input+0x1f4>)
 8010f8c:	691a      	ldr	r2, [r3, #16]
 8010f8e:	693b      	ldr	r3, [r7, #16]
 8010f90:	611a      	str	r2, [r3, #16]
      ICMPH_TYPE_SET(iecho, ICMP_ER);
 8010f92:	697b      	ldr	r3, [r7, #20]
 8010f94:	2200      	movs	r2, #0
 8010f96:	701a      	strb	r2, [r3, #0]
      else {
        iecho->chksum = 0;
      }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
      iecho->chksum = 0;
 8010f98:	697b      	ldr	r3, [r7, #20]
 8010f9a:	2200      	movs	r2, #0
 8010f9c:	709a      	strb	r2, [r3, #2]
 8010f9e:	2200      	movs	r2, #0
 8010fa0:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

      /* Set the correct TTL and recalculate the header checksum. */
      IPH_TTL_SET(iphdr, ICMP_TTL);
 8010fa2:	693b      	ldr	r3, [r7, #16]
 8010fa4:	22ff      	movs	r2, #255	; 0xff
 8010fa6:	721a      	strb	r2, [r3, #8]
      IPH_CHKSUM_SET(iphdr, 0);
 8010fa8:	693b      	ldr	r3, [r7, #16]
 8010faa:	2200      	movs	r2, #0
 8010fac:	729a      	strb	r2, [r3, #10]
 8010fae:	2200      	movs	r2, #0
 8010fb0:	72da      	strb	r2, [r3, #11]
      MIB2_STATS_INC(mib2.icmpoutmsgs);
      /* increase number of echo replies attempted to send */
      MIB2_STATS_INC(mib2.icmpoutechoreps);

      /* send an ICMP packet */
      ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8010fb2:	683b      	ldr	r3, [r7, #0]
 8010fb4:	9302      	str	r3, [sp, #8]
 8010fb6:	2301      	movs	r3, #1
 8010fb8:	9301      	str	r3, [sp, #4]
 8010fba:	2300      	movs	r3, #0
 8010fbc:	9300      	str	r3, [sp, #0]
 8010fbe:	23ff      	movs	r3, #255	; 0xff
 8010fc0:	2200      	movs	r2, #0
 8010fc2:	69f9      	ldr	r1, [r7, #28]
 8010fc4:	6878      	ldr	r0, [r7, #4]
 8010fc6:	f000 fa79 	bl	80114bc <ip4_output_if>
 8010fca:	4603      	mov	r3, r0
 8010fcc:	73fb      	strb	r3, [r7, #15]
                   ICMP_TTL, 0, IP_PROTO_ICMP, inp);
      if (ret != ERR_OK) {
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
      }
    }
    break;
 8010fce:	e001      	b.n	8010fd4 <icmp_input+0x1c0>
    break;
 8010fd0:	bf00      	nop
 8010fd2:	e000      	b.n	8010fd6 <icmp_input+0x1c2>
    break;
 8010fd4:	bf00      	nop
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                (s16_t)type, (s16_t)code));
    ICMP_STATS_INC(icmp.proterr);
    ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 8010fd6:	6878      	ldr	r0, [r7, #4]
 8010fd8:	f7f7 fee8 	bl	8008dac <pbuf_free>
  return;
 8010fdc:	e011      	b.n	8011002 <icmp_input+0x1ee>
    goto lenerr;
 8010fde:	bf00      	nop
 8010fe0:	e002      	b.n	8010fe8 <icmp_input+0x1d4>
    goto lenerr;
 8010fe2:	bf00      	nop
 8010fe4:	e000      	b.n	8010fe8 <icmp_input+0x1d4>
      goto lenerr;
 8010fe6:	bf00      	nop
lenerr:
  pbuf_free(p);
 8010fe8:	6878      	ldr	r0, [r7, #4]
 8010fea:	f7f7 fedf 	bl	8008dac <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8010fee:	e008      	b.n	8011002 <icmp_input+0x1ee>
      goto icmperr;
 8010ff0:	bf00      	nop
 8010ff2:	e002      	b.n	8010ffa <icmp_input+0x1e6>
      goto icmperr;
 8010ff4:	bf00      	nop
 8010ff6:	e000      	b.n	8010ffa <icmp_input+0x1e6>
        goto icmperr;
 8010ff8:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8010ffa:	6878      	ldr	r0, [r7, #4]
 8010ffc:	f7f7 fed6 	bl	8008dac <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8011000:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8011002:	3728      	adds	r7, #40	; 0x28
 8011004:	46bd      	mov	sp, r7
 8011006:	bd80      	pop	{r7, pc}
 8011008:	2000039c 	.word	0x2000039c
 801100c:	200003b0 	.word	0x200003b0
 8011010:	0801715c 	.word	0x0801715c
 8011014:	08017194 	.word	0x08017194
 8011018:	080171cc 	.word	0x080171cc
 801101c:	080171f4 	.word	0x080171f4

08011020 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8011020:	b580      	push	{r7, lr}
 8011022:	b082      	sub	sp, #8
 8011024:	af00      	add	r7, sp, #0
 8011026:	6078      	str	r0, [r7, #4]
 8011028:	460b      	mov	r3, r1
 801102a:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801102c:	78fb      	ldrb	r3, [r7, #3]
 801102e:	461a      	mov	r2, r3
 8011030:	2103      	movs	r1, #3
 8011032:	6878      	ldr	r0, [r7, #4]
 8011034:	f000 f814 	bl	8011060 <icmp_send_response>
}
 8011038:	bf00      	nop
 801103a:	3708      	adds	r7, #8
 801103c:	46bd      	mov	sp, r7
 801103e:	bd80      	pop	{r7, pc}

08011040 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8011040:	b580      	push	{r7, lr}
 8011042:	b082      	sub	sp, #8
 8011044:	af00      	add	r7, sp, #0
 8011046:	6078      	str	r0, [r7, #4]
 8011048:	460b      	mov	r3, r1
 801104a:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801104c:	78fb      	ldrb	r3, [r7, #3]
 801104e:	461a      	mov	r2, r3
 8011050:	210b      	movs	r1, #11
 8011052:	6878      	ldr	r0, [r7, #4]
 8011054:	f000 f804 	bl	8011060 <icmp_send_response>
}
 8011058:	bf00      	nop
 801105a:	3708      	adds	r7, #8
 801105c:	46bd      	mov	sp, r7
 801105e:	bd80      	pop	{r7, pc}

08011060 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8011060:	b580      	push	{r7, lr}
 8011062:	b08c      	sub	sp, #48	; 0x30
 8011064:	af04      	add	r7, sp, #16
 8011066:	6078      	str	r0, [r7, #4]
 8011068:	460b      	mov	r3, r1
 801106a:	70fb      	strb	r3, [r7, #3]
 801106c:	4613      	mov	r3, r2
 801106e:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8011070:	2200      	movs	r2, #0
 8011072:	2124      	movs	r1, #36	; 0x24
 8011074:	2001      	movs	r0, #1
 8011076:	f7f7 fb27 	bl	80086c8 <pbuf_alloc>
 801107a:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801107c:	69fb      	ldr	r3, [r7, #28]
 801107e:	2b00      	cmp	r3, #0
 8011080:	d04c      	beq.n	801111c <icmp_send_response+0xbc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8011082:	69fb      	ldr	r3, [r7, #28]
 8011084:	895b      	ldrh	r3, [r3, #10]
 8011086:	2b23      	cmp	r3, #35	; 0x23
 8011088:	d806      	bhi.n	8011098 <icmp_send_response+0x38>
 801108a:	4b26      	ldr	r3, [pc, #152]	; (8011124 <icmp_send_response+0xc4>)
 801108c:	f44f 72b1 	mov.w	r2, #354	; 0x162
 8011090:	4925      	ldr	r1, [pc, #148]	; (8011128 <icmp_send_response+0xc8>)
 8011092:	4826      	ldr	r0, [pc, #152]	; (801112c <icmp_send_response+0xcc>)
 8011094:	f003 fb3e 	bl	8014714 <iprintf>
             (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8011098:	687b      	ldr	r3, [r7, #4]
 801109a:	685b      	ldr	r3, [r3, #4]
 801109c:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801109e:	69fb      	ldr	r3, [r7, #28]
 80110a0:	685b      	ldr	r3, [r3, #4]
 80110a2:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 80110a4:	697b      	ldr	r3, [r7, #20]
 80110a6:	78fa      	ldrb	r2, [r7, #3]
 80110a8:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 80110aa:	697b      	ldr	r3, [r7, #20]
 80110ac:	78ba      	ldrb	r2, [r7, #2]
 80110ae:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 80110b0:	697b      	ldr	r3, [r7, #20]
 80110b2:	2200      	movs	r2, #0
 80110b4:	711a      	strb	r2, [r3, #4]
 80110b6:	2200      	movs	r2, #0
 80110b8:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 80110ba:	697b      	ldr	r3, [r7, #20]
 80110bc:	2200      	movs	r2, #0
 80110be:	719a      	strb	r2, [r3, #6]
 80110c0:	2200      	movs	r2, #0
 80110c2:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 80110c4:	69fb      	ldr	r3, [r7, #28]
 80110c6:	685b      	ldr	r3, [r3, #4]
 80110c8:	f103 0008 	add.w	r0, r3, #8
 80110cc:	687b      	ldr	r3, [r7, #4]
 80110ce:	685b      	ldr	r3, [r3, #4]
 80110d0:	221c      	movs	r2, #28
 80110d2:	4619      	mov	r1, r3
 80110d4:	f003 fa63 	bl	801459e <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 80110d8:	69bb      	ldr	r3, [r7, #24]
 80110da:	68db      	ldr	r3, [r3, #12]
 80110dc:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_src, &iphdr_dst);
  }
#else
  netif = ip4_route(&iphdr_src);
 80110de:	f107 030c 	add.w	r3, r7, #12
 80110e2:	4618      	mov	r0, r3
 80110e4:	f000 f824 	bl	8011130 <ip4_route>
 80110e8:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 80110ea:	693b      	ldr	r3, [r7, #16]
 80110ec:	2b00      	cmp	r3, #0
 80110ee:	d011      	beq.n	8011114 <icmp_send_response+0xb4>
    /* calculate checksum */
    icmphdr->chksum = 0;
 80110f0:	697b      	ldr	r3, [r7, #20]
 80110f2:	2200      	movs	r2, #0
 80110f4:	709a      	strb	r2, [r3, #2]
 80110f6:	2200      	movs	r2, #0
 80110f8:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 80110fa:	f107 020c 	add.w	r2, r7, #12
 80110fe:	693b      	ldr	r3, [r7, #16]
 8011100:	9302      	str	r3, [sp, #8]
 8011102:	2301      	movs	r3, #1
 8011104:	9301      	str	r3, [sp, #4]
 8011106:	2300      	movs	r3, #0
 8011108:	9300      	str	r3, [sp, #0]
 801110a:	23ff      	movs	r3, #255	; 0xff
 801110c:	2100      	movs	r1, #0
 801110e:	69f8      	ldr	r0, [r7, #28]
 8011110:	f000 f9d4 	bl	80114bc <ip4_output_if>
  }
  pbuf_free(q);
 8011114:	69f8      	ldr	r0, [r7, #28]
 8011116:	f7f7 fe49 	bl	8008dac <pbuf_free>
 801111a:	e000      	b.n	801111e <icmp_send_response+0xbe>
    return;
 801111c:	bf00      	nop
}
 801111e:	3720      	adds	r7, #32
 8011120:	46bd      	mov	sp, r7
 8011122:	bd80      	pop	{r7, pc}
 8011124:	0801715c 	.word	0x0801715c
 8011128:	08017228 	.word	0x08017228
 801112c:	080171cc 	.word	0x080171cc

08011130 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8011130:	b480      	push	{r7}
 8011132:	b085      	sub	sp, #20
 8011134:	af00      	add	r7, sp, #0
 8011136:	6078      	str	r0, [r7, #4]
    return ip4_default_multicast_netif;
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */

  /* iterate through netifs */
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 8011138:	4b30      	ldr	r3, [pc, #192]	; (80111fc <ip4_route+0xcc>)
 801113a:	681b      	ldr	r3, [r3, #0]
 801113c:	60fb      	str	r3, [r7, #12]
 801113e:	e036      	b.n	80111ae <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8011140:	68fb      	ldr	r3, [r7, #12]
 8011142:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8011146:	f003 0301 	and.w	r3, r3, #1
 801114a:	b2db      	uxtb	r3, r3
 801114c:	2b00      	cmp	r3, #0
 801114e:	d02b      	beq.n	80111a8 <ip4_route+0x78>
 8011150:	68fb      	ldr	r3, [r7, #12]
 8011152:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8011156:	089b      	lsrs	r3, r3, #2
 8011158:	f003 0301 	and.w	r3, r3, #1
 801115c:	b2db      	uxtb	r3, r3
 801115e:	2b00      	cmp	r3, #0
 8011160:	d022      	beq.n	80111a8 <ip4_route+0x78>
 8011162:	68fb      	ldr	r3, [r7, #12]
 8011164:	3304      	adds	r3, #4
 8011166:	681b      	ldr	r3, [r3, #0]
 8011168:	2b00      	cmp	r3, #0
 801116a:	d01d      	beq.n	80111a8 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801116c:	687b      	ldr	r3, [r7, #4]
 801116e:	681a      	ldr	r2, [r3, #0]
 8011170:	68fb      	ldr	r3, [r7, #12]
 8011172:	3304      	adds	r3, #4
 8011174:	681b      	ldr	r3, [r3, #0]
 8011176:	405a      	eors	r2, r3
 8011178:	68fb      	ldr	r3, [r7, #12]
 801117a:	3308      	adds	r3, #8
 801117c:	681b      	ldr	r3, [r3, #0]
 801117e:	4013      	ands	r3, r2
 8011180:	2b00      	cmp	r3, #0
 8011182:	d101      	bne.n	8011188 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8011184:	68fb      	ldr	r3, [r7, #12]
 8011186:	e033      	b.n	80111f0 <ip4_route+0xc0>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8011188:	68fb      	ldr	r3, [r7, #12]
 801118a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 801118e:	f003 0302 	and.w	r3, r3, #2
 8011192:	2b00      	cmp	r3, #0
 8011194:	d108      	bne.n	80111a8 <ip4_route+0x78>
 8011196:	687b      	ldr	r3, [r7, #4]
 8011198:	681a      	ldr	r2, [r3, #0]
 801119a:	68fb      	ldr	r3, [r7, #12]
 801119c:	330c      	adds	r3, #12
 801119e:	681b      	ldr	r3, [r3, #0]
 80111a0:	429a      	cmp	r2, r3
 80111a2:	d101      	bne.n	80111a8 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 80111a4:	68fb      	ldr	r3, [r7, #12]
 80111a6:	e023      	b.n	80111f0 <ip4_route+0xc0>
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 80111a8:	68fb      	ldr	r3, [r7, #12]
 80111aa:	681b      	ldr	r3, [r3, #0]
 80111ac:	60fb      	str	r3, [r7, #12]
 80111ae:	68fb      	ldr	r3, [r7, #12]
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d1c5      	bne.n	8011140 <ip4_route+0x10>
  if (netif != NULL) {
    return netif;
  }
#endif

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80111b4:	4b12      	ldr	r3, [pc, #72]	; (8011200 <ip4_route+0xd0>)
 80111b6:	681b      	ldr	r3, [r3, #0]
 80111b8:	2b00      	cmp	r3, #0
 80111ba:	d015      	beq.n	80111e8 <ip4_route+0xb8>
 80111bc:	4b10      	ldr	r3, [pc, #64]	; (8011200 <ip4_route+0xd0>)
 80111be:	681b      	ldr	r3, [r3, #0]
 80111c0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80111c4:	f003 0301 	and.w	r3, r3, #1
 80111c8:	2b00      	cmp	r3, #0
 80111ca:	d00d      	beq.n	80111e8 <ip4_route+0xb8>
 80111cc:	4b0c      	ldr	r3, [pc, #48]	; (8011200 <ip4_route+0xd0>)
 80111ce:	681b      	ldr	r3, [r3, #0]
 80111d0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80111d4:	f003 0304 	and.w	r3, r3, #4
 80111d8:	2b00      	cmp	r3, #0
 80111da:	d005      	beq.n	80111e8 <ip4_route+0xb8>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default))) {
 80111dc:	4b08      	ldr	r3, [pc, #32]	; (8011200 <ip4_route+0xd0>)
 80111de:	681b      	ldr	r3, [r3, #0]
 80111e0:	3304      	adds	r3, #4
 80111e2:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80111e4:	2b00      	cmp	r3, #0
 80111e6:	d101      	bne.n	80111ec <ip4_route+0xbc>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
      ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 80111e8:	2300      	movs	r3, #0
 80111ea:	e001      	b.n	80111f0 <ip4_route+0xc0>
  }

  return netif_default;
 80111ec:	4b04      	ldr	r3, [pc, #16]	; (8011200 <ip4_route+0xd0>)
 80111ee:	681b      	ldr	r3, [r3, #0]
}
 80111f0:	4618      	mov	r0, r3
 80111f2:	3714      	adds	r7, #20
 80111f4:	46bd      	mov	sp, r7
 80111f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111fa:	4770      	bx	lr
 80111fc:	200038dc 	.word	0x200038dc
 8011200:	200038e0 	.word	0x200038e0

08011204 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8011204:	b580      	push	{r7, lr}
 8011206:	b088      	sub	sp, #32
 8011208:	af00      	add	r7, sp, #0
 801120a:	6078      	str	r0, [r7, #4]
 801120c:	6039      	str	r1, [r7, #0]
  struct ip_hdr *iphdr;
  struct netif *netif;
  u16_t iphdr_hlen;
  u16_t iphdr_len;
#if IP_ACCEPT_LINK_LAYER_ADDRESSING || LWIP_IGMP
  int check_ip_src = 1;
 801120e:	2301      	movs	r3, #1
 8011210:	617b      	str	r3, [r7, #20]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8011212:	687b      	ldr	r3, [r7, #4]
 8011214:	685b      	ldr	r3, [r3, #4]
 8011216:	61fb      	str	r3, [r7, #28]
  if (IPH_V(iphdr) != 4) {
 8011218:	69fb      	ldr	r3, [r7, #28]
 801121a:	781b      	ldrb	r3, [r3, #0]
 801121c:	091b      	lsrs	r3, r3, #4
 801121e:	b2db      	uxtb	r3, r3
 8011220:	2b04      	cmp	r3, #4
 8011222:	d004      	beq.n	801122e <ip4_input+0x2a>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8011224:	6878      	ldr	r0, [r7, #4]
 8011226:	f7f7 fdc1 	bl	8008dac <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801122a:	2300      	movs	r3, #0
 801122c:	e13e      	b.n	80114ac <ip4_input+0x2a8>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in number of 32-bit words */
  iphdr_hlen = IPH_HL(iphdr);
 801122e:	69fb      	ldr	r3, [r7, #28]
 8011230:	781b      	ldrb	r3, [r3, #0]
 8011232:	b29b      	uxth	r3, r3
 8011234:	f003 030f 	and.w	r3, r3, #15
 8011238:	81fb      	strh	r3, [r7, #14]
  /* calculate IP header length in bytes */
  iphdr_hlen *= 4;
 801123a:	89fb      	ldrh	r3, [r7, #14]
 801123c:	009b      	lsls	r3, r3, #2
 801123e:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8011240:	69fb      	ldr	r3, [r7, #28]
 8011242:	885b      	ldrh	r3, [r3, #2]
 8011244:	b29b      	uxth	r3, r3
 8011246:	4618      	mov	r0, r3
 8011248:	f7f6 fca8 	bl	8007b9c <lwip_htons>
 801124c:	4603      	mov	r3, r0
 801124e:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8011250:	687b      	ldr	r3, [r7, #4]
 8011252:	891b      	ldrh	r3, [r3, #8]
 8011254:	89ba      	ldrh	r2, [r7, #12]
 8011256:	429a      	cmp	r2, r3
 8011258:	d204      	bcs.n	8011264 <ip4_input+0x60>
    pbuf_realloc(p, iphdr_len);
 801125a:	89bb      	ldrh	r3, [r7, #12]
 801125c:	4619      	mov	r1, r3
 801125e:	6878      	ldr	r0, [r7, #4]
 8011260:	f7f7 fc30 	bl	8008ac4 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8011264:	687b      	ldr	r3, [r7, #4]
 8011266:	895b      	ldrh	r3, [r3, #10]
 8011268:	89fa      	ldrh	r2, [r7, #14]
 801126a:	429a      	cmp	r2, r3
 801126c:	d807      	bhi.n	801127e <ip4_input+0x7a>
 801126e:	687b      	ldr	r3, [r7, #4]
 8011270:	891b      	ldrh	r3, [r3, #8]
 8011272:	89ba      	ldrh	r2, [r7, #12]
 8011274:	429a      	cmp	r2, r3
 8011276:	d802      	bhi.n	801127e <ip4_input+0x7a>
 8011278:	89fb      	ldrh	r3, [r7, #14]
 801127a:	2b13      	cmp	r3, #19
 801127c:	d804      	bhi.n	8011288 <ip4_input+0x84>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
        ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
        iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801127e:	6878      	ldr	r0, [r7, #4]
 8011280:	f7f7 fd94 	bl	8008dac <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8011284:	2300      	movs	r3, #0
 8011286:	e111      	b.n	80114ac <ip4_input+0x2a8>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8011288:	69fb      	ldr	r3, [r7, #28]
 801128a:	691b      	ldr	r3, [r3, #16]
 801128c:	4a89      	ldr	r2, [pc, #548]	; (80114b4 <ip4_input+0x2b0>)
 801128e:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8011290:	69fb      	ldr	r3, [r7, #28]
 8011292:	68db      	ldr	r3, [r3, #12]
 8011294:	4a87      	ldr	r2, [pc, #540]	; (80114b4 <ip4_input+0x2b0>)
 8011296:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8011298:	4b86      	ldr	r3, [pc, #536]	; (80114b4 <ip4_input+0x2b0>)
 801129a:	695b      	ldr	r3, [r3, #20]
 801129c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80112a0:	2be0      	cmp	r3, #224	; 0xe0
 80112a2:	d112      	bne.n	80112ca <ip4_input+0xc6>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 80112a4:	683b      	ldr	r3, [r7, #0]
 80112a6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80112aa:	f003 0301 	and.w	r3, r3, #1
 80112ae:	b2db      	uxtb	r3, r3
 80112b0:	2b00      	cmp	r3, #0
 80112b2:	d007      	beq.n	80112c4 <ip4_input+0xc0>
 80112b4:	683b      	ldr	r3, [r7, #0]
 80112b6:	3304      	adds	r3, #4
 80112b8:	681b      	ldr	r3, [r3, #0]
 80112ba:	2b00      	cmp	r3, #0
 80112bc:	d002      	beq.n	80112c4 <ip4_input+0xc0>
      netif = inp;
 80112be:	683b      	ldr	r3, [r7, #0]
 80112c0:	61bb      	str	r3, [r7, #24]
 80112c2:	e041      	b.n	8011348 <ip4_input+0x144>
    } else {
      netif = NULL;
 80112c4:	2300      	movs	r3, #0
 80112c6:	61bb      	str	r3, [r7, #24]
 80112c8:	e03e      	b.n	8011348 <ip4_input+0x144>
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs.
       'first' is used as a boolean to mark whether we started walking the list */
    int first = 1;
 80112ca:	2301      	movs	r3, #1
 80112cc:	613b      	str	r3, [r7, #16]
    netif = inp;
 80112ce:	683b      	ldr	r3, [r7, #0]
 80112d0:	61bb      	str	r3, [r7, #24]
          ip4_addr_get_u32(&iphdr->dest) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(&iphdr->dest) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

      /* interface is up and configured? */
      if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 80112d2:	69bb      	ldr	r3, [r7, #24]
 80112d4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80112d8:	f003 0301 	and.w	r3, r3, #1
 80112dc:	b2db      	uxtb	r3, r3
 80112de:	2b00      	cmp	r3, #0
 80112e0:	d014      	beq.n	801130c <ip4_input+0x108>
 80112e2:	69bb      	ldr	r3, [r7, #24]
 80112e4:	3304      	adds	r3, #4
 80112e6:	681b      	ldr	r3, [r3, #0]
 80112e8:	2b00      	cmp	r3, #0
 80112ea:	d00f      	beq.n	801130c <ip4_input+0x108>
        /* unicast to this interface address? */
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 80112ec:	4b71      	ldr	r3, [pc, #452]	; (80114b4 <ip4_input+0x2b0>)
 80112ee:	695a      	ldr	r2, [r3, #20]
 80112f0:	69bb      	ldr	r3, [r7, #24]
 80112f2:	3304      	adds	r3, #4
 80112f4:	681b      	ldr	r3, [r3, #0]
 80112f6:	429a      	cmp	r2, r3
 80112f8:	d026      	beq.n	8011348 <ip4_input+0x144>
            /* or broadcast on this interface network address? */
            ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 80112fa:	4b6e      	ldr	r3, [pc, #440]	; (80114b4 <ip4_input+0x2b0>)
 80112fc:	695b      	ldr	r3, [r3, #20]
 80112fe:	69b9      	ldr	r1, [r7, #24]
 8011300:	4618      	mov	r0, r3
 8011302:	f000 f9ad 	bl	8011660 <ip4_addr_isbroadcast_u32>
 8011306:	4603      	mov	r3, r0
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8011308:	2b00      	cmp	r3, #0
 801130a:	d11d      	bne.n	8011348 <ip4_input+0x144>
          /* break out of for loop */
          break;
        }
#endif /* LWIP_AUTOIP */
      }
      if (first) {
 801130c:	693b      	ldr	r3, [r7, #16]
 801130e:	2b00      	cmp	r3, #0
 8011310:	d00d      	beq.n	801132e <ip4_input+0x12a>
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
        /* Packets sent to the loopback address must not be accepted on an
         * interface that does not have the loopback address assigned to it,
         * unless a non-loopback interface is used for loopback traffic. */
        if (ip4_addr_isloopback(ip4_current_dest_addr())) {
 8011312:	4b68      	ldr	r3, [pc, #416]	; (80114b4 <ip4_input+0x2b0>)
 8011314:	695b      	ldr	r3, [r3, #20]
 8011316:	b2db      	uxtb	r3, r3
 8011318:	2b7f      	cmp	r3, #127	; 0x7f
 801131a:	d102      	bne.n	8011322 <ip4_input+0x11e>
          netif = NULL;
 801131c:	2300      	movs	r3, #0
 801131e:	61bb      	str	r3, [r7, #24]
          break;
 8011320:	e012      	b.n	8011348 <ip4_input+0x144>
        }
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
        first = 0;
 8011322:	2300      	movs	r3, #0
 8011324:	613b      	str	r3, [r7, #16]
        netif = netif_list;
 8011326:	4b64      	ldr	r3, [pc, #400]	; (80114b8 <ip4_input+0x2b4>)
 8011328:	681b      	ldr	r3, [r3, #0]
 801132a:	61bb      	str	r3, [r7, #24]
 801132c:	e002      	b.n	8011334 <ip4_input+0x130>
      } else {
        netif = netif->next;
 801132e:	69bb      	ldr	r3, [r7, #24]
 8011330:	681b      	ldr	r3, [r3, #0]
 8011332:	61bb      	str	r3, [r7, #24]
      }
      if (netif == inp) {
 8011334:	69ba      	ldr	r2, [r7, #24]
 8011336:	683b      	ldr	r3, [r7, #0]
 8011338:	429a      	cmp	r2, r3
 801133a:	d102      	bne.n	8011342 <ip4_input+0x13e>
        netif = netif->next;
 801133c:	69bb      	ldr	r3, [r7, #24]
 801133e:	681b      	ldr	r3, [r3, #0]
 8011340:	61bb      	str	r3, [r7, #24]
      }
    } while (netif != NULL);
 8011342:	69bb      	ldr	r3, [r7, #24]
 8011344:	2b00      	cmp	r3, #0
 8011346:	d1c4      	bne.n	80112d2 <ip4_input+0xce>
   * If you want to accept private broadcast communication while a netif is down,
   * define LWIP_IP_ACCEPT_UDP_PORT(dst_port), e.g.:
   *
   * #define LWIP_IP_ACCEPT_UDP_PORT(dst_port) ((dst_port) == PP_NTOHS(12345))
   */
  if (netif == NULL) {
 8011348:	69bb      	ldr	r3, [r7, #24]
 801134a:	2b00      	cmp	r3, #0
 801134c:	d111      	bne.n	8011372 <ip4_input+0x16e>
    /* remote port is DHCP server? */
    if (IPH_PROTO(iphdr) == IP_PROTO_UDP) {
 801134e:	69fb      	ldr	r3, [r7, #28]
 8011350:	7a5b      	ldrb	r3, [r3, #9]
 8011352:	2b11      	cmp	r3, #17
 8011354:	d10d      	bne.n	8011372 <ip4_input+0x16e>
      struct udp_hdr *udphdr = (struct udp_hdr *)((u8_t *)iphdr + iphdr_hlen);
 8011356:	89fb      	ldrh	r3, [r7, #14]
 8011358:	69fa      	ldr	r2, [r7, #28]
 801135a:	4413      	add	r3, r2
 801135c:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: UDP packet to DHCP client port %"U16_F"\n",
        lwip_ntohs(udphdr->dest)));
      if (IP_ACCEPT_LINK_LAYER_ADDRESSED_PORT(udphdr->dest)) {
 801135e:	68bb      	ldr	r3, [r7, #8]
 8011360:	885b      	ldrh	r3, [r3, #2]
 8011362:	b29b      	uxth	r3, r3
 8011364:	f5b3 4f88 	cmp.w	r3, #17408	; 0x4400
 8011368:	d103      	bne.n	8011372 <ip4_input+0x16e>
        LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: DHCP packet accepted.\n"));
        netif = inp;
 801136a:	683b      	ldr	r3, [r7, #0]
 801136c:	61bb      	str	r3, [r7, #24]
        check_ip_src = 0;
 801136e:	2300      	movs	r3, #0
 8011370:	617b      	str	r3, [r7, #20]
  }
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */

  /* broadcast or multicast packet source address? Compliant with RFC 1122: 3.2.1.3 */
#if LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING
  if (check_ip_src
 8011372:	697b      	ldr	r3, [r7, #20]
 8011374:	2b00      	cmp	r3, #0
 8011376:	d017      	beq.n	80113a8 <ip4_input+0x1a4>
#if IP_ACCEPT_LINK_LAYER_ADDRESSING
  /* DHCP servers need 0.0.0.0 to be allowed as source address (RFC 1.1.2.2: 3.2.1.3/a) */
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 8011378:	4b4e      	ldr	r3, [pc, #312]	; (80114b4 <ip4_input+0x2b0>)
 801137a:	691b      	ldr	r3, [r3, #16]
 801137c:	2b00      	cmp	r3, #0
 801137e:	d013      	beq.n	80113a8 <ip4_input+0x1a4>
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8011380:	4b4c      	ldr	r3, [pc, #304]	; (80114b4 <ip4_input+0x2b0>)
 8011382:	691b      	ldr	r3, [r3, #16]
 8011384:	6839      	ldr	r1, [r7, #0]
 8011386:	4618      	mov	r0, r3
 8011388:	f000 f96a 	bl	8011660 <ip4_addr_isbroadcast_u32>
 801138c:	4603      	mov	r3, r0
 801138e:	2b00      	cmp	r3, #0
 8011390:	d105      	bne.n	801139e <ip4_input+0x19a>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8011392:	4b48      	ldr	r3, [pc, #288]	; (80114b4 <ip4_input+0x2b0>)
 8011394:	691b      	ldr	r3, [r3, #16]
 8011396:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801139a:	2be0      	cmp	r3, #224	; 0xe0
 801139c:	d104      	bne.n	80113a8 <ip4_input+0x1a4>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801139e:	6878      	ldr	r0, [r7, #4]
 80113a0:	f7f7 fd04 	bl	8008dac <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 80113a4:	2300      	movs	r3, #0
 80113a6:	e081      	b.n	80114ac <ip4_input+0x2a8>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 80113a8:	69bb      	ldr	r3, [r7, #24]
 80113aa:	2b00      	cmp	r3, #0
 80113ac:	d104      	bne.n	80113b8 <ip4_input+0x1b4>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 80113ae:	6878      	ldr	r0, [r7, #4]
 80113b0:	f7f7 fcfc 	bl	8008dac <pbuf_free>
    return ERR_OK;
 80113b4:	2300      	movs	r3, #0
 80113b6:	e079      	b.n	80114ac <ip4_input+0x2a8>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 80113b8:	69fb      	ldr	r3, [r7, #28]
 80113ba:	88db      	ldrh	r3, [r3, #6]
 80113bc:	b29b      	uxth	r3, r3
 80113be:	461a      	mov	r2, r3
 80113c0:	f64f 733f 	movw	r3, #65343	; 0xff3f
 80113c4:	4013      	ands	r3, r2
 80113c6:	2b00      	cmp	r3, #0
 80113c8:	d00b      	beq.n	80113e2 <ip4_input+0x1de>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
      lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK)*8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 80113ca:	6878      	ldr	r0, [r7, #4]
 80113cc:	f000 fc8e 	bl	8011cec <ip4_reass>
 80113d0:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 80113d2:	687b      	ldr	r3, [r7, #4]
 80113d4:	2b00      	cmp	r3, #0
 80113d6:	d101      	bne.n	80113dc <ip4_input+0x1d8>
      return ERR_OK;
 80113d8:	2300      	movs	r3, #0
 80113da:	e067      	b.n	80114ac <ip4_input+0x2a8>
    }
    iphdr = (struct ip_hdr *)p->payload;
 80113dc:	687b      	ldr	r3, [r7, #4]
 80113de:	685b      	ldr	r3, [r3, #4]
 80113e0:	61fb      	str	r3, [r7, #28]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 80113e2:	4a34      	ldr	r2, [pc, #208]	; (80114b4 <ip4_input+0x2b0>)
 80113e4:	69bb      	ldr	r3, [r7, #24]
 80113e6:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 80113e8:	4a32      	ldr	r2, [pc, #200]	; (80114b4 <ip4_input+0x2b0>)
 80113ea:	683b      	ldr	r3, [r7, #0]
 80113ec:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 80113ee:	4a31      	ldr	r2, [pc, #196]	; (80114b4 <ip4_input+0x2b0>)
 80113f0:	69fb      	ldr	r3, [r7, #28]
 80113f2:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL(iphdr) * 4;
 80113f4:	69fb      	ldr	r3, [r7, #28]
 80113f6:	781b      	ldrb	r3, [r3, #0]
 80113f8:	b29b      	uxth	r3, r3
 80113fa:	f003 030f 	and.w	r3, r3, #15
 80113fe:	b29b      	uxth	r3, r3
 8011400:	009b      	lsls	r3, r3, #2
 8011402:	b29a      	uxth	r2, r3
 8011404:	4b2b      	ldr	r3, [pc, #172]	; (80114b4 <ip4_input+0x2b0>)
 8011406:	819a      	strh	r2, [r3, #12]
#if LWIP_RAW
  /* raw input did not eat the packet? */
  if (raw_input(p, inp) == 0)
#endif /* LWIP_RAW */
  {
    pbuf_header(p, -(s16_t)iphdr_hlen); /* Move to payload, no check necessary. */
 8011408:	89fb      	ldrh	r3, [r7, #14]
 801140a:	425b      	negs	r3, r3
 801140c:	b29b      	uxth	r3, r3
 801140e:	b21b      	sxth	r3, r3
 8011410:	4619      	mov	r1, r3
 8011412:	6878      	ldr	r0, [r7, #4]
 8011414:	f7f7 fca6 	bl	8008d64 <pbuf_header>

    switch (IPH_PROTO(iphdr)) {
 8011418:	69fb      	ldr	r3, [r7, #28]
 801141a:	7a5b      	ldrb	r3, [r3, #9]
 801141c:	2b06      	cmp	r3, #6
 801141e:	d009      	beq.n	8011434 <ip4_input+0x230>
 8011420:	2b11      	cmp	r3, #17
 8011422:	d002      	beq.n	801142a <ip4_input+0x226>
 8011424:	2b01      	cmp	r3, #1
 8011426:	d00a      	beq.n	801143e <ip4_input+0x23a>
 8011428:	e00e      	b.n	8011448 <ip4_input+0x244>
    case IP_PROTO_UDP:
#if LWIP_UDPLITE
    case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
      MIB2_STATS_INC(mib2.ipindelivers);
      udp_input(p, inp);
 801142a:	6839      	ldr	r1, [r7, #0]
 801142c:	6878      	ldr	r0, [r7, #4]
 801142e:	f7fc fc11 	bl	800dc54 <udp_input>
      break;
 8011432:	e028      	b.n	8011486 <ip4_input+0x282>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case IP_PROTO_TCP:
      MIB2_STATS_INC(mib2.ipindelivers);
      tcp_input(p, inp);
 8011434:	6839      	ldr	r1, [r7, #0]
 8011436:	6878      	ldr	r0, [r7, #4]
 8011438:	f7f9 f900 	bl	800a63c <tcp_input>
      break;
 801143c:	e023      	b.n	8011486 <ip4_input+0x282>
#endif /* LWIP_TCP */
#if LWIP_ICMP
    case IP_PROTO_ICMP:
      MIB2_STATS_INC(mib2.ipindelivers);
      icmp_input(p, inp);
 801143e:	6839      	ldr	r1, [r7, #0]
 8011440:	6878      	ldr	r0, [r7, #4]
 8011442:	f7ff fce7 	bl	8010e14 <icmp_input>
      break;
 8011446:	e01e      	b.n	8011486 <ip4_input+0x282>
      break;
#endif /* LWIP_IGMP */
    default:
#if LWIP_ICMP
      /* send ICMP destination protocol unreachable unless is was a broadcast */
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8011448:	4b1a      	ldr	r3, [pc, #104]	; (80114b4 <ip4_input+0x2b0>)
 801144a:	695b      	ldr	r3, [r3, #20]
 801144c:	69b9      	ldr	r1, [r7, #24]
 801144e:	4618      	mov	r0, r3
 8011450:	f000 f906 	bl	8011660 <ip4_addr_isbroadcast_u32>
 8011454:	4603      	mov	r3, r0
 8011456:	2b00      	cmp	r3, #0
 8011458:	d112      	bne.n	8011480 <ip4_input+0x27c>
          !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801145a:	4b16      	ldr	r3, [pc, #88]	; (80114b4 <ip4_input+0x2b0>)
 801145c:	695b      	ldr	r3, [r3, #20]
 801145e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8011462:	2be0      	cmp	r3, #224	; 0xe0
 8011464:	d00c      	beq.n	8011480 <ip4_input+0x27c>
        pbuf_header_force(p, iphdr_hlen); /* Move to ip header, no check necessary. */
 8011466:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801146a:	4619      	mov	r1, r3
 801146c:	6878      	ldr	r0, [r7, #4]
 801146e:	f7f7 fc8b 	bl	8008d88 <pbuf_header_force>
        p->payload = iphdr;
 8011472:	687b      	ldr	r3, [r7, #4]
 8011474:	69fa      	ldr	r2, [r7, #28]
 8011476:	605a      	str	r2, [r3, #4]
        icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8011478:	2102      	movs	r1, #2
 801147a:	6878      	ldr	r0, [r7, #4]
 801147c:	f7ff fdd0 	bl	8011020 <icmp_dest_unreach>
      }
#endif /* LWIP_ICMP */
      pbuf_free(p);
 8011480:	6878      	ldr	r0, [r7, #4]
 8011482:	f7f7 fc93 	bl	8008dac <pbuf_free>
      MIB2_STATS_INC(mib2.ipinunknownprotos);
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8011486:	4b0b      	ldr	r3, [pc, #44]	; (80114b4 <ip4_input+0x2b0>)
 8011488:	2200      	movs	r2, #0
 801148a:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801148c:	4b09      	ldr	r3, [pc, #36]	; (80114b4 <ip4_input+0x2b0>)
 801148e:	2200      	movs	r2, #0
 8011490:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8011492:	4b08      	ldr	r3, [pc, #32]	; (80114b4 <ip4_input+0x2b0>)
 8011494:	2200      	movs	r2, #0
 8011496:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8011498:	4b06      	ldr	r3, [pc, #24]	; (80114b4 <ip4_input+0x2b0>)
 801149a:	2200      	movs	r2, #0
 801149c:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801149e:	4b05      	ldr	r3, [pc, #20]	; (80114b4 <ip4_input+0x2b0>)
 80114a0:	2200      	movs	r2, #0
 80114a2:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 80114a4:	4b03      	ldr	r3, [pc, #12]	; (80114b4 <ip4_input+0x2b0>)
 80114a6:	2200      	movs	r2, #0
 80114a8:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 80114aa:	2300      	movs	r3, #0
}
 80114ac:	4618      	mov	r0, r3
 80114ae:	3720      	adds	r7, #32
 80114b0:	46bd      	mov	sp, r7
 80114b2:	bd80      	pop	{r7, pc}
 80114b4:	2000039c 	.word	0x2000039c
 80114b8:	200038dc 	.word	0x200038dc

080114bc <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 80114bc:	b580      	push	{r7, lr}
 80114be:	b08a      	sub	sp, #40	; 0x28
 80114c0:	af04      	add	r7, sp, #16
 80114c2:	60f8      	str	r0, [r7, #12]
 80114c4:	60b9      	str	r1, [r7, #8]
 80114c6:	607a      	str	r2, [r7, #4]
 80114c8:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
       u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
       u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 80114ca:	68bb      	ldr	r3, [r7, #8]
 80114cc:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 80114ce:	687b      	ldr	r3, [r7, #4]
 80114d0:	2b00      	cmp	r3, #0
 80114d2:	d009      	beq.n	80114e8 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 80114d4:	68bb      	ldr	r3, [r7, #8]
 80114d6:	2b00      	cmp	r3, #0
 80114d8:	d003      	beq.n	80114e2 <ip4_output_if+0x26>
 80114da:	68bb      	ldr	r3, [r7, #8]
 80114dc:	681b      	ldr	r3, [r3, #0]
 80114de:	2b00      	cmp	r3, #0
 80114e0:	d102      	bne.n	80114e8 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 80114e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114e4:	3304      	adds	r3, #4
 80114e6:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
    ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 80114e8:	78fa      	ldrb	r2, [r7, #3]
 80114ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114ec:	9302      	str	r3, [sp, #8]
 80114ee:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80114f2:	9301      	str	r3, [sp, #4]
 80114f4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80114f8:	9300      	str	r3, [sp, #0]
 80114fa:	4613      	mov	r3, r2
 80114fc:	687a      	ldr	r2, [r7, #4]
 80114fe:	6979      	ldr	r1, [r7, #20]
 8011500:	68f8      	ldr	r0, [r7, #12]
 8011502:	f000 f805 	bl	8011510 <ip4_output_if_src>
 8011506:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8011508:	4618      	mov	r0, r3
 801150a:	3718      	adds	r7, #24
 801150c:	46bd      	mov	sp, r7
 801150e:	bd80      	pop	{r7, pc}

08011510 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 8011510:	b580      	push	{r7, lr}
 8011512:	b088      	sub	sp, #32
 8011514:	af00      	add	r7, sp, #0
 8011516:	60f8      	str	r0, [r7, #12]
 8011518:	60b9      	str	r1, [r7, #8]
 801151a:	607a      	str	r2, [r7, #4]
 801151c:	70fb      	strb	r3, [r7, #3]
  ip4_addr_t dest_addr;
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801151e:	68fb      	ldr	r3, [r7, #12]
 8011520:	89db      	ldrh	r3, [r3, #14]
 8011522:	2b01      	cmp	r3, #1
 8011524:	d006      	beq.n	8011534 <ip4_output_if_src+0x24>
 8011526:	4b48      	ldr	r3, [pc, #288]	; (8011648 <ip4_output_if_src+0x138>)
 8011528:	f240 3233 	movw	r2, #819	; 0x333
 801152c:	4947      	ldr	r1, [pc, #284]	; (801164c <ip4_output_if_src+0x13c>)
 801152e:	4848      	ldr	r0, [pc, #288]	; (8011650 <ip4_output_if_src+0x140>)
 8011530:	f003 f8f0 	bl	8014714 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8011534:	687b      	ldr	r3, [r7, #4]
 8011536:	2b00      	cmp	r3, #0
 8011538:	d060      	beq.n	80115fc <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801153a:	2314      	movs	r3, #20
 801153c:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_header(p, IP_HLEN)) {
 801153e:	2114      	movs	r1, #20
 8011540:	68f8      	ldr	r0, [r7, #12]
 8011542:	f7f7 fc0f 	bl	8008d64 <pbuf_header>
 8011546:	4603      	mov	r3, r0
 8011548:	2b00      	cmp	r3, #0
 801154a:	d002      	beq.n	8011552 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801154c:	f06f 0301 	mvn.w	r3, #1
 8011550:	e075      	b.n	801163e <ip4_output_if_src+0x12e>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8011552:	68fb      	ldr	r3, [r7, #12]
 8011554:	685b      	ldr	r3, [r3, #4]
 8011556:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8011558:	68fb      	ldr	r3, [r7, #12]
 801155a:	895b      	ldrh	r3, [r3, #10]
 801155c:	2b13      	cmp	r3, #19
 801155e:	d806      	bhi.n	801156e <ip4_output_if_src+0x5e>
 8011560:	4b39      	ldr	r3, [pc, #228]	; (8011648 <ip4_output_if_src+0x138>)
 8011562:	f240 3261 	movw	r2, #865	; 0x361
 8011566:	493b      	ldr	r1, [pc, #236]	; (8011654 <ip4_output_if_src+0x144>)
 8011568:	4839      	ldr	r0, [pc, #228]	; (8011650 <ip4_output_if_src+0x140>)
 801156a:	f003 f8d3 	bl	8014714 <iprintf>
               (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801156e:	69fb      	ldr	r3, [r7, #28]
 8011570:	78fa      	ldrb	r2, [r7, #3]
 8011572:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8011574:	69fb      	ldr	r3, [r7, #28]
 8011576:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 801157a:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801157c:	687b      	ldr	r3, [r7, #4]
 801157e:	681a      	ldr	r2, [r3, #0]
 8011580:	69fb      	ldr	r3, [r7, #28]
 8011582:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8011584:	8b7b      	ldrh	r3, [r7, #26]
 8011586:	089b      	lsrs	r3, r3, #2
 8011588:	b29b      	uxth	r3, r3
 801158a:	b2db      	uxtb	r3, r3
 801158c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011590:	b2da      	uxtb	r2, r3
 8011592:	69fb      	ldr	r3, [r7, #28]
 8011594:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8011596:	69fb      	ldr	r3, [r7, #28]
 8011598:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 801159c:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801159e:	68fb      	ldr	r3, [r7, #12]
 80115a0:	891b      	ldrh	r3, [r3, #8]
 80115a2:	4618      	mov	r0, r3
 80115a4:	f7f6 fafa 	bl	8007b9c <lwip_htons>
 80115a8:	4603      	mov	r3, r0
 80115aa:	461a      	mov	r2, r3
 80115ac:	69fb      	ldr	r3, [r7, #28]
 80115ae:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 80115b0:	69fb      	ldr	r3, [r7, #28]
 80115b2:	2200      	movs	r2, #0
 80115b4:	719a      	strb	r2, [r3, #6]
 80115b6:	2200      	movs	r2, #0
 80115b8:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 80115ba:	4b27      	ldr	r3, [pc, #156]	; (8011658 <ip4_output_if_src+0x148>)
 80115bc:	881b      	ldrh	r3, [r3, #0]
 80115be:	4618      	mov	r0, r3
 80115c0:	f7f6 faec 	bl	8007b9c <lwip_htons>
 80115c4:	4603      	mov	r3, r0
 80115c6:	461a      	mov	r2, r3
 80115c8:	69fb      	ldr	r3, [r7, #28]
 80115ca:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 80115cc:	4b22      	ldr	r3, [pc, #136]	; (8011658 <ip4_output_if_src+0x148>)
 80115ce:	881b      	ldrh	r3, [r3, #0]
 80115d0:	3301      	adds	r3, #1
 80115d2:	b29a      	uxth	r2, r3
 80115d4:	4b20      	ldr	r3, [pc, #128]	; (8011658 <ip4_output_if_src+0x148>)
 80115d6:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 80115d8:	68bb      	ldr	r3, [r7, #8]
 80115da:	2b00      	cmp	r3, #0
 80115dc:	d104      	bne.n	80115e8 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 80115de:	4b1f      	ldr	r3, [pc, #124]	; (801165c <ip4_output_if_src+0x14c>)
 80115e0:	681a      	ldr	r2, [r3, #0]
 80115e2:	69fb      	ldr	r3, [r7, #28]
 80115e4:	60da      	str	r2, [r3, #12]
 80115e6:	e003      	b.n	80115f0 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 80115e8:	68bb      	ldr	r3, [r7, #8]
 80115ea:	681a      	ldr	r2, [r3, #0]
 80115ec:	69fb      	ldr	r3, [r7, #28]
 80115ee:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 80115f0:	69fb      	ldr	r3, [r7, #28]
 80115f2:	2200      	movs	r2, #0
 80115f4:	729a      	strb	r2, [r3, #10]
 80115f6:	2200      	movs	r2, #0
 80115f8:	72da      	strb	r2, [r3, #11]
 80115fa:	e008      	b.n	801160e <ip4_output_if_src+0xfe>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    iphdr = (struct ip_hdr *)p->payload;
 80115fc:	68fb      	ldr	r3, [r7, #12]
 80115fe:	685b      	ldr	r3, [r3, #4]
 8011600:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8011602:	69fb      	ldr	r3, [r7, #28]
 8011604:	691b      	ldr	r3, [r3, #16]
 8011606:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8011608:	f107 0314 	add.w	r3, r7, #20
 801160c:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801160e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011610:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8011612:	2b00      	cmp	r3, #0
 8011614:	d00c      	beq.n	8011630 <ip4_output_if_src+0x120>
 8011616:	68fb      	ldr	r3, [r7, #12]
 8011618:	891a      	ldrh	r2, [r3, #8]
 801161a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801161c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 801161e:	429a      	cmp	r2, r3
 8011620:	d906      	bls.n	8011630 <ip4_output_if_src+0x120>
    return ip4_frag(p, netif, dest);
 8011622:	687a      	ldr	r2, [r7, #4]
 8011624:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8011626:	68f8      	ldr	r0, [r7, #12]
 8011628:	f000 fd0a 	bl	8012040 <ip4_frag>
 801162c:	4603      	mov	r3, r0
 801162e:	e006      	b.n	801163e <ip4_output_if_src+0x12e>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8011630:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011632:	695b      	ldr	r3, [r3, #20]
 8011634:	687a      	ldr	r2, [r7, #4]
 8011636:	68f9      	ldr	r1, [r7, #12]
 8011638:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801163a:	4798      	blx	r3
 801163c:	4603      	mov	r3, r0
}
 801163e:	4618      	mov	r0, r3
 8011640:	3720      	adds	r7, #32
 8011642:	46bd      	mov	sp, r7
 8011644:	bd80      	pop	{r7, pc}
 8011646:	bf00      	nop
 8011648:	08017254 	.word	0x08017254
 801164c:	08017288 	.word	0x08017288
 8011650:	08017294 	.word	0x08017294
 8011654:	080172bc 	.word	0x080172bc
 8011658:	2000037e 	.word	0x2000037e
 801165c:	0801773c 	.word	0x0801773c

08011660 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8011660:	b480      	push	{r7}
 8011662:	b085      	sub	sp, #20
 8011664:	af00      	add	r7, sp, #0
 8011666:	6078      	str	r0, [r7, #4]
 8011668:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801166a:	687b      	ldr	r3, [r7, #4]
 801166c:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801166e:	687b      	ldr	r3, [r7, #4]
 8011670:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011674:	d002      	beq.n	801167c <ip4_addr_isbroadcast_u32+0x1c>
 8011676:	687b      	ldr	r3, [r7, #4]
 8011678:	2b00      	cmp	r3, #0
 801167a:	d101      	bne.n	8011680 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801167c:	2301      	movs	r3, #1
 801167e:	e02a      	b.n	80116d6 <ip4_addr_isbroadcast_u32+0x76>
  /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8011680:	683b      	ldr	r3, [r7, #0]
 8011682:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8011686:	f003 0302 	and.w	r3, r3, #2
 801168a:	2b00      	cmp	r3, #0
 801168c:	d101      	bne.n	8011692 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801168e:	2300      	movs	r3, #0
 8011690:	e021      	b.n	80116d6 <ip4_addr_isbroadcast_u32+0x76>
  /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8011692:	683b      	ldr	r3, [r7, #0]
 8011694:	3304      	adds	r3, #4
 8011696:	681b      	ldr	r3, [r3, #0]
 8011698:	687a      	ldr	r2, [r7, #4]
 801169a:	429a      	cmp	r2, r3
 801169c:	d101      	bne.n	80116a2 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801169e:	2300      	movs	r3, #0
 80116a0:	e019      	b.n	80116d6 <ip4_addr_isbroadcast_u32+0x76>
  /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 80116a2:	68fa      	ldr	r2, [r7, #12]
 80116a4:	683b      	ldr	r3, [r7, #0]
 80116a6:	3304      	adds	r3, #4
 80116a8:	681b      	ldr	r3, [r3, #0]
 80116aa:	405a      	eors	r2, r3
 80116ac:	683b      	ldr	r3, [r7, #0]
 80116ae:	3308      	adds	r3, #8
 80116b0:	681b      	ldr	r3, [r3, #0]
 80116b2:	4013      	ands	r3, r2
 80116b4:	2b00      	cmp	r3, #0
 80116b6:	d10d      	bne.n	80116d4 <ip4_addr_isbroadcast_u32+0x74>
         /* ...and host identifier bits are all ones? =>... */
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 80116b8:	683b      	ldr	r3, [r7, #0]
 80116ba:	3308      	adds	r3, #8
 80116bc:	681b      	ldr	r3, [r3, #0]
 80116be:	43da      	mvns	r2, r3
 80116c0:	687b      	ldr	r3, [r7, #4]
 80116c2:	401a      	ands	r2, r3
           (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 80116c4:	683b      	ldr	r3, [r7, #0]
 80116c6:	3308      	adds	r3, #8
 80116c8:	681b      	ldr	r3, [r3, #0]
 80116ca:	43db      	mvns	r3, r3
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 80116cc:	429a      	cmp	r2, r3
 80116ce:	d101      	bne.n	80116d4 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 80116d0:	2301      	movs	r3, #1
 80116d2:	e000      	b.n	80116d6 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 80116d4:	2300      	movs	r3, #0
  }
}
 80116d6:	4618      	mov	r0, r3
 80116d8:	3714      	adds	r7, #20
 80116da:	46bd      	mov	sp, r7
 80116dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116e0:	4770      	bx	lr
	...

080116e4 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 80116e4:	b580      	push	{r7, lr}
 80116e6:	b084      	sub	sp, #16
 80116e8:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 80116ea:	2300      	movs	r3, #0
 80116ec:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 80116ee:	4b12      	ldr	r3, [pc, #72]	; (8011738 <ip_reass_tmr+0x54>)
 80116f0:	681b      	ldr	r3, [r3, #0]
 80116f2:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 80116f4:	e018      	b.n	8011728 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 80116f6:	68fb      	ldr	r3, [r7, #12]
 80116f8:	7fdb      	ldrb	r3, [r3, #31]
 80116fa:	2b00      	cmp	r3, #0
 80116fc:	d00b      	beq.n	8011716 <ip_reass_tmr+0x32>
      r->timer--;
 80116fe:	68fb      	ldr	r3, [r7, #12]
 8011700:	7fdb      	ldrb	r3, [r3, #31]
 8011702:	3b01      	subs	r3, #1
 8011704:	b2da      	uxtb	r2, r3
 8011706:	68fb      	ldr	r3, [r7, #12]
 8011708:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n",(u16_t)r->timer));
      prev = r;
 801170a:	68fb      	ldr	r3, [r7, #12]
 801170c:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801170e:	68fb      	ldr	r3, [r7, #12]
 8011710:	681b      	ldr	r3, [r3, #0]
 8011712:	60fb      	str	r3, [r7, #12]
 8011714:	e008      	b.n	8011728 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8011716:	68fb      	ldr	r3, [r7, #12]
 8011718:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801171a:	68fb      	ldr	r3, [r7, #12]
 801171c:	681b      	ldr	r3, [r3, #0]
 801171e:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8011720:	68b9      	ldr	r1, [r7, #8]
 8011722:	6878      	ldr	r0, [r7, #4]
 8011724:	f000 f80a 	bl	801173c <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8011728:	68fb      	ldr	r3, [r7, #12]
 801172a:	2b00      	cmp	r3, #0
 801172c:	d1e3      	bne.n	80116f6 <ip_reass_tmr+0x12>
     }
   }
}
 801172e:	bf00      	nop
 8011730:	3710      	adds	r7, #16
 8011732:	46bd      	mov	sp, r7
 8011734:	bd80      	pop	{r7, pc}
 8011736:	bf00      	nop
 8011738:	20000380 	.word	0x20000380

0801173c <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801173c:	b580      	push	{r7, lr}
 801173e:	b088      	sub	sp, #32
 8011740:	af00      	add	r7, sp, #0
 8011742:	6078      	str	r0, [r7, #4]
 8011744:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8011746:	2300      	movs	r3, #0
 8011748:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801174a:	683a      	ldr	r2, [r7, #0]
 801174c:	687b      	ldr	r3, [r7, #4]
 801174e:	429a      	cmp	r2, r3
 8011750:	d105      	bne.n	801175e <ip_reass_free_complete_datagram+0x22>
 8011752:	4b45      	ldr	r3, [pc, #276]	; (8011868 <ip_reass_free_complete_datagram+0x12c>)
 8011754:	22ab      	movs	r2, #171	; 0xab
 8011756:	4945      	ldr	r1, [pc, #276]	; (801186c <ip_reass_free_complete_datagram+0x130>)
 8011758:	4845      	ldr	r0, [pc, #276]	; (8011870 <ip_reass_free_complete_datagram+0x134>)
 801175a:	f002 ffdb 	bl	8014714 <iprintf>
  if (prev != NULL) {
 801175e:	683b      	ldr	r3, [r7, #0]
 8011760:	2b00      	cmp	r3, #0
 8011762:	d00a      	beq.n	801177a <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8011764:	683b      	ldr	r3, [r7, #0]
 8011766:	681b      	ldr	r3, [r3, #0]
 8011768:	687a      	ldr	r2, [r7, #4]
 801176a:	429a      	cmp	r2, r3
 801176c:	d005      	beq.n	801177a <ip_reass_free_complete_datagram+0x3e>
 801176e:	4b3e      	ldr	r3, [pc, #248]	; (8011868 <ip_reass_free_complete_datagram+0x12c>)
 8011770:	22ad      	movs	r2, #173	; 0xad
 8011772:	4940      	ldr	r1, [pc, #256]	; (8011874 <ip_reass_free_complete_datagram+0x138>)
 8011774:	483e      	ldr	r0, [pc, #248]	; (8011870 <ip_reass_free_complete_datagram+0x134>)
 8011776:	f002 ffcd 	bl	8014714 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801177a:	687b      	ldr	r3, [r7, #4]
 801177c:	685b      	ldr	r3, [r3, #4]
 801177e:	685b      	ldr	r3, [r3, #4]
 8011780:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8011782:	697b      	ldr	r3, [r7, #20]
 8011784:	889b      	ldrh	r3, [r3, #4]
 8011786:	b29b      	uxth	r3, r3
 8011788:	2b00      	cmp	r3, #0
 801178a:	d12a      	bne.n	80117e2 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801178c:	687b      	ldr	r3, [r7, #4]
 801178e:	685b      	ldr	r3, [r3, #4]
 8011790:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8011792:	697b      	ldr	r3, [r7, #20]
 8011794:	681a      	ldr	r2, [r3, #0]
 8011796:	687b      	ldr	r3, [r7, #4]
 8011798:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801179a:	69bb      	ldr	r3, [r7, #24]
 801179c:	6858      	ldr	r0, [r3, #4]
 801179e:	687b      	ldr	r3, [r7, #4]
 80117a0:	3308      	adds	r3, #8
 80117a2:	2214      	movs	r2, #20
 80117a4:	4619      	mov	r1, r3
 80117a6:	f002 fefa 	bl	801459e <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 80117aa:	2101      	movs	r1, #1
 80117ac:	69b8      	ldr	r0, [r7, #24]
 80117ae:	f7ff fc47 	bl	8011040 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 80117b2:	69b8      	ldr	r0, [r7, #24]
 80117b4:	f7f7 fb8e 	bl	8008ed4 <pbuf_clen>
 80117b8:	4603      	mov	r3, r0
 80117ba:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80117bc:	8bfa      	ldrh	r2, [r7, #30]
 80117be:	8a7b      	ldrh	r3, [r7, #18]
 80117c0:	4413      	add	r3, r2
 80117c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80117c6:	db05      	blt.n	80117d4 <ip_reass_free_complete_datagram+0x98>
 80117c8:	4b27      	ldr	r3, [pc, #156]	; (8011868 <ip_reass_free_complete_datagram+0x12c>)
 80117ca:	22bc      	movs	r2, #188	; 0xbc
 80117cc:	492a      	ldr	r1, [pc, #168]	; (8011878 <ip_reass_free_complete_datagram+0x13c>)
 80117ce:	4828      	ldr	r0, [pc, #160]	; (8011870 <ip_reass_free_complete_datagram+0x134>)
 80117d0:	f002 ffa0 	bl	8014714 <iprintf>
    pbufs_freed += clen;
 80117d4:	8bfa      	ldrh	r2, [r7, #30]
 80117d6:	8a7b      	ldrh	r3, [r7, #18]
 80117d8:	4413      	add	r3, r2
 80117da:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 80117dc:	69b8      	ldr	r0, [r7, #24]
 80117de:	f7f7 fae5 	bl	8008dac <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 80117e2:	687b      	ldr	r3, [r7, #4]
 80117e4:	685b      	ldr	r3, [r3, #4]
 80117e6:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 80117e8:	e01f      	b.n	801182a <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 80117ea:	69bb      	ldr	r3, [r7, #24]
 80117ec:	685b      	ldr	r3, [r3, #4]
 80117ee:	617b      	str	r3, [r7, #20]
    pcur = p;
 80117f0:	69bb      	ldr	r3, [r7, #24]
 80117f2:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 80117f4:	697b      	ldr	r3, [r7, #20]
 80117f6:	681b      	ldr	r3, [r3, #0]
 80117f8:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 80117fa:	68f8      	ldr	r0, [r7, #12]
 80117fc:	f7f7 fb6a 	bl	8008ed4 <pbuf_clen>
 8011800:	4603      	mov	r3, r0
 8011802:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8011804:	8bfa      	ldrh	r2, [r7, #30]
 8011806:	8a7b      	ldrh	r3, [r7, #18]
 8011808:	4413      	add	r3, r2
 801180a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801180e:	db05      	blt.n	801181c <ip_reass_free_complete_datagram+0xe0>
 8011810:	4b15      	ldr	r3, [pc, #84]	; (8011868 <ip_reass_free_complete_datagram+0x12c>)
 8011812:	22cc      	movs	r2, #204	; 0xcc
 8011814:	4918      	ldr	r1, [pc, #96]	; (8011878 <ip_reass_free_complete_datagram+0x13c>)
 8011816:	4816      	ldr	r0, [pc, #88]	; (8011870 <ip_reass_free_complete_datagram+0x134>)
 8011818:	f002 ff7c 	bl	8014714 <iprintf>
    pbufs_freed += clen;
 801181c:	8bfa      	ldrh	r2, [r7, #30]
 801181e:	8a7b      	ldrh	r3, [r7, #18]
 8011820:	4413      	add	r3, r2
 8011822:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8011824:	68f8      	ldr	r0, [r7, #12]
 8011826:	f7f7 fac1 	bl	8008dac <pbuf_free>
  while (p != NULL) {
 801182a:	69bb      	ldr	r3, [r7, #24]
 801182c:	2b00      	cmp	r3, #0
 801182e:	d1dc      	bne.n	80117ea <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8011830:	6839      	ldr	r1, [r7, #0]
 8011832:	6878      	ldr	r0, [r7, #4]
 8011834:	f000 f8c2 	bl	80119bc <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= pbufs_freed);
 8011838:	4b10      	ldr	r3, [pc, #64]	; (801187c <ip_reass_free_complete_datagram+0x140>)
 801183a:	881b      	ldrh	r3, [r3, #0]
 801183c:	8bfa      	ldrh	r2, [r7, #30]
 801183e:	429a      	cmp	r2, r3
 8011840:	d905      	bls.n	801184e <ip_reass_free_complete_datagram+0x112>
 8011842:	4b09      	ldr	r3, [pc, #36]	; (8011868 <ip_reass_free_complete_datagram+0x12c>)
 8011844:	22d2      	movs	r2, #210	; 0xd2
 8011846:	490e      	ldr	r1, [pc, #56]	; (8011880 <ip_reass_free_complete_datagram+0x144>)
 8011848:	4809      	ldr	r0, [pc, #36]	; (8011870 <ip_reass_free_complete_datagram+0x134>)
 801184a:	f002 ff63 	bl	8014714 <iprintf>
  ip_reass_pbufcount -= pbufs_freed;
 801184e:	4b0b      	ldr	r3, [pc, #44]	; (801187c <ip_reass_free_complete_datagram+0x140>)
 8011850:	881a      	ldrh	r2, [r3, #0]
 8011852:	8bfb      	ldrh	r3, [r7, #30]
 8011854:	1ad3      	subs	r3, r2, r3
 8011856:	b29a      	uxth	r2, r3
 8011858:	4b08      	ldr	r3, [pc, #32]	; (801187c <ip_reass_free_complete_datagram+0x140>)
 801185a:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801185c:	8bfb      	ldrh	r3, [r7, #30]
}
 801185e:	4618      	mov	r0, r3
 8011860:	3720      	adds	r7, #32
 8011862:	46bd      	mov	sp, r7
 8011864:	bd80      	pop	{r7, pc}
 8011866:	bf00      	nop
 8011868:	080172ec 	.word	0x080172ec
 801186c:	08017328 	.word	0x08017328
 8011870:	08017334 	.word	0x08017334
 8011874:	0801735c 	.word	0x0801735c
 8011878:	08017370 	.word	0x08017370
 801187c:	20000384 	.word	0x20000384
 8011880:	08017390 	.word	0x08017390

08011884 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8011884:	b580      	push	{r7, lr}
 8011886:	b08a      	sub	sp, #40	; 0x28
 8011888:	af00      	add	r7, sp, #0
 801188a:	6078      	str	r0, [r7, #4]
 801188c:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801188e:	2300      	movs	r3, #0
 8011890:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8011892:	2300      	movs	r3, #0
 8011894:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8011896:	2300      	movs	r3, #0
 8011898:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801189a:	2300      	movs	r3, #0
 801189c:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801189e:	2300      	movs	r3, #0
 80118a0:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 80118a2:	4b28      	ldr	r3, [pc, #160]	; (8011944 <ip_reass_remove_oldest_datagram+0xc0>)
 80118a4:	681b      	ldr	r3, [r3, #0]
 80118a6:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 80118a8:	e030      	b.n	801190c <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 80118aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118ac:	695a      	ldr	r2, [r3, #20]
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	68db      	ldr	r3, [r3, #12]
 80118b2:	429a      	cmp	r2, r3
 80118b4:	d10c      	bne.n	80118d0 <ip_reass_remove_oldest_datagram+0x4c>
 80118b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118b8:	699a      	ldr	r2, [r3, #24]
 80118ba:	687b      	ldr	r3, [r7, #4]
 80118bc:	691b      	ldr	r3, [r3, #16]
 80118be:	429a      	cmp	r2, r3
 80118c0:	d106      	bne.n	80118d0 <ip_reass_remove_oldest_datagram+0x4c>
 80118c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118c4:	899a      	ldrh	r2, [r3, #12]
 80118c6:	687b      	ldr	r3, [r7, #4]
 80118c8:	889b      	ldrh	r3, [r3, #4]
 80118ca:	b29b      	uxth	r3, r3
 80118cc:	429a      	cmp	r2, r3
 80118ce:	d014      	beq.n	80118fa <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 80118d0:	693b      	ldr	r3, [r7, #16]
 80118d2:	3301      	adds	r3, #1
 80118d4:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 80118d6:	6a3b      	ldr	r3, [r7, #32]
 80118d8:	2b00      	cmp	r3, #0
 80118da:	d104      	bne.n	80118e6 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 80118dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118de:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 80118e0:	69fb      	ldr	r3, [r7, #28]
 80118e2:	61bb      	str	r3, [r7, #24]
 80118e4:	e009      	b.n	80118fa <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 80118e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118e8:	7fda      	ldrb	r2, [r3, #31]
 80118ea:	6a3b      	ldr	r3, [r7, #32]
 80118ec:	7fdb      	ldrb	r3, [r3, #31]
 80118ee:	429a      	cmp	r2, r3
 80118f0:	d803      	bhi.n	80118fa <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 80118f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118f4:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 80118f6:	69fb      	ldr	r3, [r7, #28]
 80118f8:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 80118fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118fc:	681b      	ldr	r3, [r3, #0]
 80118fe:	2b00      	cmp	r3, #0
 8011900:	d001      	beq.n	8011906 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8011902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011904:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 8011906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011908:	681b      	ldr	r3, [r3, #0]
 801190a:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801190c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801190e:	2b00      	cmp	r3, #0
 8011910:	d1cb      	bne.n	80118aa <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8011912:	6a3b      	ldr	r3, [r7, #32]
 8011914:	2b00      	cmp	r3, #0
 8011916:	d008      	beq.n	801192a <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8011918:	69b9      	ldr	r1, [r7, #24]
 801191a:	6a38      	ldr	r0, [r7, #32]
 801191c:	f7ff ff0e 	bl	801173c <ip_reass_free_complete_datagram>
 8011920:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8011922:	697a      	ldr	r2, [r7, #20]
 8011924:	68fb      	ldr	r3, [r7, #12]
 8011926:	4413      	add	r3, r2
 8011928:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801192a:	697a      	ldr	r2, [r7, #20]
 801192c:	683b      	ldr	r3, [r7, #0]
 801192e:	429a      	cmp	r2, r3
 8011930:	da02      	bge.n	8011938 <ip_reass_remove_oldest_datagram+0xb4>
 8011932:	693b      	ldr	r3, [r7, #16]
 8011934:	2b01      	cmp	r3, #1
 8011936:	dcac      	bgt.n	8011892 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8011938:	697b      	ldr	r3, [r7, #20]
}
 801193a:	4618      	mov	r0, r3
 801193c:	3728      	adds	r7, #40	; 0x28
 801193e:	46bd      	mov	sp, r7
 8011940:	bd80      	pop	{r7, pc}
 8011942:	bf00      	nop
 8011944:	20000380 	.word	0x20000380

08011948 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata*
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8011948:	b580      	push	{r7, lr}
 801194a:	b084      	sub	sp, #16
 801194c:	af00      	add	r7, sp, #0
 801194e:	6078      	str	r0, [r7, #4]
 8011950:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8011952:	2004      	movs	r0, #4
 8011954:	f7f6 fcd0 	bl	80082f8 <memp_malloc>
 8011958:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801195a:	68fb      	ldr	r3, [r7, #12]
 801195c:	2b00      	cmp	r3, #0
 801195e:	d110      	bne.n	8011982 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8011960:	6839      	ldr	r1, [r7, #0]
 8011962:	6878      	ldr	r0, [r7, #4]
 8011964:	f7ff ff8e 	bl	8011884 <ip_reass_remove_oldest_datagram>
 8011968:	4602      	mov	r2, r0
 801196a:	683b      	ldr	r3, [r7, #0]
 801196c:	4293      	cmp	r3, r2
 801196e:	dc03      	bgt.n	8011978 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8011970:	2004      	movs	r0, #4
 8011972:	f7f6 fcc1 	bl	80082f8 <memp_malloc>
 8011976:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8011978:	68fb      	ldr	r3, [r7, #12]
 801197a:	2b00      	cmp	r3, #0
 801197c:	d101      	bne.n	8011982 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG,("Failed to alloc reassdata struct\n"));
      return NULL;
 801197e:	2300      	movs	r3, #0
 8011980:	e016      	b.n	80119b0 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8011982:	2220      	movs	r2, #32
 8011984:	2100      	movs	r1, #0
 8011986:	68f8      	ldr	r0, [r7, #12]
 8011988:	f002 fe14 	bl	80145b4 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801198c:	68fb      	ldr	r3, [r7, #12]
 801198e:	2203      	movs	r2, #3
 8011990:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8011992:	4b09      	ldr	r3, [pc, #36]	; (80119b8 <ip_reass_enqueue_new_datagram+0x70>)
 8011994:	681a      	ldr	r2, [r3, #0]
 8011996:	68fb      	ldr	r3, [r7, #12]
 8011998:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801199a:	4a07      	ldr	r2, [pc, #28]	; (80119b8 <ip_reass_enqueue_new_datagram+0x70>)
 801199c:	68fb      	ldr	r3, [r7, #12]
 801199e:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 80119a0:	68fb      	ldr	r3, [r7, #12]
 80119a2:	3308      	adds	r3, #8
 80119a4:	2214      	movs	r2, #20
 80119a6:	6879      	ldr	r1, [r7, #4]
 80119a8:	4618      	mov	r0, r3
 80119aa:	f002 fdf8 	bl	801459e <memcpy>
  return ipr;
 80119ae:	68fb      	ldr	r3, [r7, #12]
}
 80119b0:	4618      	mov	r0, r3
 80119b2:	3710      	adds	r7, #16
 80119b4:	46bd      	mov	sp, r7
 80119b6:	bd80      	pop	{r7, pc}
 80119b8:	20000380 	.word	0x20000380

080119bc <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 80119bc:	b580      	push	{r7, lr}
 80119be:	b082      	sub	sp, #8
 80119c0:	af00      	add	r7, sp, #0
 80119c2:	6078      	str	r0, [r7, #4]
 80119c4:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 80119c6:	4b10      	ldr	r3, [pc, #64]	; (8011a08 <ip_reass_dequeue_datagram+0x4c>)
 80119c8:	681b      	ldr	r3, [r3, #0]
 80119ca:	687a      	ldr	r2, [r7, #4]
 80119cc:	429a      	cmp	r2, r3
 80119ce:	d104      	bne.n	80119da <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 80119d0:	687b      	ldr	r3, [r7, #4]
 80119d2:	681b      	ldr	r3, [r3, #0]
 80119d4:	4a0c      	ldr	r2, [pc, #48]	; (8011a08 <ip_reass_dequeue_datagram+0x4c>)
 80119d6:	6013      	str	r3, [r2, #0]
 80119d8:	e00d      	b.n	80119f6 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 80119da:	683b      	ldr	r3, [r7, #0]
 80119dc:	2b00      	cmp	r3, #0
 80119de:	d106      	bne.n	80119ee <ip_reass_dequeue_datagram+0x32>
 80119e0:	4b0a      	ldr	r3, [pc, #40]	; (8011a0c <ip_reass_dequeue_datagram+0x50>)
 80119e2:	f240 1245 	movw	r2, #325	; 0x145
 80119e6:	490a      	ldr	r1, [pc, #40]	; (8011a10 <ip_reass_dequeue_datagram+0x54>)
 80119e8:	480a      	ldr	r0, [pc, #40]	; (8011a14 <ip_reass_dequeue_datagram+0x58>)
 80119ea:	f002 fe93 	bl	8014714 <iprintf>
    prev->next = ipr->next;
 80119ee:	687b      	ldr	r3, [r7, #4]
 80119f0:	681a      	ldr	r2, [r3, #0]
 80119f2:	683b      	ldr	r3, [r7, #0]
 80119f4:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 80119f6:	6879      	ldr	r1, [r7, #4]
 80119f8:	2004      	movs	r0, #4
 80119fa:	f7f6 fcc9 	bl	8008390 <memp_free>
}
 80119fe:	bf00      	nop
 8011a00:	3708      	adds	r7, #8
 8011a02:	46bd      	mov	sp, r7
 8011a04:	bd80      	pop	{r7, pc}
 8011a06:	bf00      	nop
 8011a08:	20000380 	.word	0x20000380
 8011a0c:	080172ec 	.word	0x080172ec
 8011a10:	080173ac 	.word	0x080173ac
 8011a14:	08017334 	.word	0x08017334

08011a18 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8011a18:	b580      	push	{r7, lr}
 8011a1a:	b08c      	sub	sp, #48	; 0x30
 8011a1c:	af00      	add	r7, sp, #0
 8011a1e:	60f8      	str	r0, [r7, #12]
 8011a20:	60b9      	str	r1, [r7, #8]
 8011a22:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev=NULL;
 8011a24:	2300      	movs	r3, #0
 8011a26:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8011a28:	2301      	movs	r3, #1
 8011a2a:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr*)new_p->payload;
 8011a2c:	68bb      	ldr	r3, [r7, #8]
 8011a2e:	685b      	ldr	r3, [r3, #4]
 8011a30:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 8011a32:	69fb      	ldr	r3, [r7, #28]
 8011a34:	885b      	ldrh	r3, [r3, #2]
 8011a36:	b29b      	uxth	r3, r3
 8011a38:	4618      	mov	r0, r3
 8011a3a:	f7f6 f8af 	bl	8007b9c <lwip_htons>
 8011a3e:	4603      	mov	r3, r0
 8011a40:	461a      	mov	r2, r3
 8011a42:	69fb      	ldr	r3, [r7, #28]
 8011a44:	781b      	ldrb	r3, [r3, #0]
 8011a46:	b29b      	uxth	r3, r3
 8011a48:	f003 030f 	and.w	r3, r3, #15
 8011a4c:	b29b      	uxth	r3, r3
 8011a4e:	009b      	lsls	r3, r3, #2
 8011a50:	b29b      	uxth	r3, r3
 8011a52:	1ad3      	subs	r3, r2, r3
 8011a54:	837b      	strh	r3, [r7, #26]
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 8011a56:	69fb      	ldr	r3, [r7, #28]
 8011a58:	88db      	ldrh	r3, [r3, #6]
 8011a5a:	b29b      	uxth	r3, r3
 8011a5c:	4618      	mov	r0, r3
 8011a5e:	f7f6 f89d 	bl	8007b9c <lwip_htons>
 8011a62:	4603      	mov	r3, r0
 8011a64:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8011a68:	b29b      	uxth	r3, r3
 8011a6a:	00db      	lsls	r3, r3, #3
 8011a6c:	833b      	strh	r3, [r7, #24]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper*)new_p->payload;
 8011a6e:	68bb      	ldr	r3, [r7, #8]
 8011a70:	685b      	ldr	r3, [r3, #4]
 8011a72:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8011a74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a76:	2200      	movs	r2, #0
 8011a78:	701a      	strb	r2, [r3, #0]
 8011a7a:	2200      	movs	r2, #0
 8011a7c:	705a      	strb	r2, [r3, #1]
 8011a7e:	2200      	movs	r2, #0
 8011a80:	709a      	strb	r2, [r3, #2]
 8011a82:	2200      	movs	r2, #0
 8011a84:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8011a86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a88:	8b3a      	ldrh	r2, [r7, #24]
 8011a8a:	809a      	strh	r2, [r3, #4]
  iprh->end = offset + len;
 8011a8c:	8b3a      	ldrh	r2, [r7, #24]
 8011a8e:	8b7b      	ldrh	r3, [r7, #26]
 8011a90:	4413      	add	r3, r2
 8011a92:	b29a      	uxth	r2, r3
 8011a94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a96:	80da      	strh	r2, [r3, #6]

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8011a98:	68fb      	ldr	r3, [r7, #12]
 8011a9a:	685b      	ldr	r3, [r3, #4]
 8011a9c:	627b      	str	r3, [r7, #36]	; 0x24
 8011a9e:	e061      	b.n	8011b64 <ip_reass_chain_frag_into_datagram_and_validate+0x14c>
    iprh_tmp = (struct ip_reass_helper*)q->payload;
 8011aa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011aa2:	685b      	ldr	r3, [r3, #4]
 8011aa4:	617b      	str	r3, [r7, #20]
    if (iprh->start < iprh_tmp->start) {
 8011aa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011aa8:	889b      	ldrh	r3, [r3, #4]
 8011aaa:	b29a      	uxth	r2, r3
 8011aac:	697b      	ldr	r3, [r7, #20]
 8011aae:	889b      	ldrh	r3, [r3, #4]
 8011ab0:	b29b      	uxth	r3, r3
 8011ab2:	429a      	cmp	r2, r3
 8011ab4:	d232      	bcs.n	8011b1c <ip_reass_chain_frag_into_datagram_and_validate+0x104>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8011ab6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ab8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011aba:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8011abc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011abe:	2b00      	cmp	r3, #0
 8011ac0:	d01f      	beq.n	8011b02 <ip_reass_chain_frag_into_datagram_and_validate+0xea>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8011ac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ac4:	889b      	ldrh	r3, [r3, #4]
 8011ac6:	b29a      	uxth	r2, r3
 8011ac8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011aca:	88db      	ldrh	r3, [r3, #6]
 8011acc:	b29b      	uxth	r3, r3
 8011ace:	429a      	cmp	r2, r3
 8011ad0:	f0c0 80e3 	bcc.w	8011c9a <ip_reass_chain_frag_into_datagram_and_validate+0x282>
 8011ad4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ad6:	88db      	ldrh	r3, [r3, #6]
 8011ad8:	b29a      	uxth	r2, r3
 8011ada:	697b      	ldr	r3, [r7, #20]
 8011adc:	889b      	ldrh	r3, [r3, #4]
 8011ade:	b29b      	uxth	r3, r3
 8011ae0:	429a      	cmp	r2, r3
 8011ae2:	f200 80da 	bhi.w	8011c9a <ip_reass_chain_frag_into_datagram_and_validate+0x282>
          /* fragment overlaps with previous or following, throw away */
          goto freepbuf;
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8011ae6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ae8:	68ba      	ldr	r2, [r7, #8]
 8011aea:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8011aec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011aee:	88db      	ldrh	r3, [r3, #6]
 8011af0:	b29a      	uxth	r2, r3
 8011af2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011af4:	889b      	ldrh	r3, [r3, #4]
 8011af6:	b29b      	uxth	r3, r3
 8011af8:	429a      	cmp	r2, r3
 8011afa:	d037      	beq.n	8011b6c <ip_reass_chain_frag_into_datagram_and_validate+0x154>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8011afc:	2300      	movs	r3, #0
 8011afe:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8011b00:	e034      	b.n	8011b6c <ip_reass_chain_frag_into_datagram_and_validate+0x154>
        if (iprh->end > iprh_tmp->start) {
 8011b02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b04:	88db      	ldrh	r3, [r3, #6]
 8011b06:	b29a      	uxth	r2, r3
 8011b08:	697b      	ldr	r3, [r7, #20]
 8011b0a:	889b      	ldrh	r3, [r3, #4]
 8011b0c:	b29b      	uxth	r3, r3
 8011b0e:	429a      	cmp	r2, r3
 8011b10:	f200 80c5 	bhi.w	8011c9e <ip_reass_chain_frag_into_datagram_and_validate+0x286>
        ipr->p = new_p;
 8011b14:	68fb      	ldr	r3, [r7, #12]
 8011b16:	68ba      	ldr	r2, [r7, #8]
 8011b18:	605a      	str	r2, [r3, #4]
      break;
 8011b1a:	e027      	b.n	8011b6c <ip_reass_chain_frag_into_datagram_and_validate+0x154>
    } else if (iprh->start == iprh_tmp->start) {
 8011b1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b1e:	889b      	ldrh	r3, [r3, #4]
 8011b20:	b29a      	uxth	r2, r3
 8011b22:	697b      	ldr	r3, [r7, #20]
 8011b24:	889b      	ldrh	r3, [r3, #4]
 8011b26:	b29b      	uxth	r3, r3
 8011b28:	429a      	cmp	r2, r3
 8011b2a:	f000 80ba 	beq.w	8011ca2 <ip_reass_chain_frag_into_datagram_and_validate+0x28a>
      /* received the same datagram twice: no need to keep the datagram */
      goto freepbuf;
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8011b2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b30:	889b      	ldrh	r3, [r3, #4]
 8011b32:	b29a      	uxth	r2, r3
 8011b34:	697b      	ldr	r3, [r7, #20]
 8011b36:	88db      	ldrh	r3, [r3, #6]
 8011b38:	b29b      	uxth	r3, r3
 8011b3a:	429a      	cmp	r2, r3
 8011b3c:	f0c0 80b3 	bcc.w	8011ca6 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
      /* overlap: no need to keep the new datagram */
      goto freepbuf;
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8011b40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b42:	2b00      	cmp	r3, #0
 8011b44:	d009      	beq.n	8011b5a <ip_reass_chain_frag_into_datagram_and_validate+0x142>
        if (iprh_prev->end != iprh_tmp->start) {
 8011b46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b48:	88db      	ldrh	r3, [r3, #6]
 8011b4a:	b29a      	uxth	r2, r3
 8011b4c:	697b      	ldr	r3, [r7, #20]
 8011b4e:	889b      	ldrh	r3, [r3, #4]
 8011b50:	b29b      	uxth	r3, r3
 8011b52:	429a      	cmp	r2, r3
 8011b54:	d001      	beq.n	8011b5a <ip_reass_chain_frag_into_datagram_and_validate+0x142>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8011b56:	2300      	movs	r3, #0
 8011b58:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8011b5a:	697b      	ldr	r3, [r7, #20]
 8011b5c:	681b      	ldr	r3, [r3, #0]
 8011b5e:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8011b60:	697b      	ldr	r3, [r7, #20]
 8011b62:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 8011b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b66:	2b00      	cmp	r3, #0
 8011b68:	d19a      	bne.n	8011aa0 <ip_reass_chain_frag_into_datagram_and_validate+0x88>
 8011b6a:	e000      	b.n	8011b6e <ip_reass_chain_frag_into_datagram_and_validate+0x156>
      break;
 8011b6c:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8011b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b70:	2b00      	cmp	r3, #0
 8011b72:	d12d      	bne.n	8011bd0 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
    if (iprh_prev != NULL) {
 8011b74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b76:	2b00      	cmp	r3, #0
 8011b78:	d01c      	beq.n	8011bb4 <ip_reass_chain_frag_into_datagram_and_validate+0x19c>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8011b7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b7c:	88db      	ldrh	r3, [r3, #6]
 8011b7e:	b29a      	uxth	r2, r3
 8011b80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b82:	889b      	ldrh	r3, [r3, #4]
 8011b84:	b29b      	uxth	r3, r3
 8011b86:	429a      	cmp	r2, r3
 8011b88:	d906      	bls.n	8011b98 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
 8011b8a:	4b51      	ldr	r3, [pc, #324]	; (8011cd0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8011b8c:	f240 12ab 	movw	r2, #427	; 0x1ab
 8011b90:	4950      	ldr	r1, [pc, #320]	; (8011cd4 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8011b92:	4851      	ldr	r0, [pc, #324]	; (8011cd8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8011b94:	f002 fdbe 	bl	8014714 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8011b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b9a:	68ba      	ldr	r2, [r7, #8]
 8011b9c:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8011b9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ba0:	88db      	ldrh	r3, [r3, #6]
 8011ba2:	b29a      	uxth	r2, r3
 8011ba4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ba6:	889b      	ldrh	r3, [r3, #4]
 8011ba8:	b29b      	uxth	r3, r3
 8011baa:	429a      	cmp	r2, r3
 8011bac:	d010      	beq.n	8011bd0 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
        valid = 0;
 8011bae:	2300      	movs	r3, #0
 8011bb0:	623b      	str	r3, [r7, #32]
 8011bb2:	e00d      	b.n	8011bd0 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8011bb4:	68fb      	ldr	r3, [r7, #12]
 8011bb6:	685b      	ldr	r3, [r3, #4]
 8011bb8:	2b00      	cmp	r3, #0
 8011bba:	d006      	beq.n	8011bca <ip_reass_chain_frag_into_datagram_and_validate+0x1b2>
 8011bbc:	4b44      	ldr	r3, [pc, #272]	; (8011cd0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8011bbe:	f44f 72da 	mov.w	r2, #436	; 0x1b4
 8011bc2:	4946      	ldr	r1, [pc, #280]	; (8011cdc <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8011bc4:	4844      	ldr	r0, [pc, #272]	; (8011cd8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8011bc6:	f002 fda5 	bl	8014714 <iprintf>
        ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8011bca:	68fb      	ldr	r3, [r7, #12]
 8011bcc:	68ba      	ldr	r2, [r7, #8]
 8011bce:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8011bd0:	687b      	ldr	r3, [r7, #4]
 8011bd2:	2b00      	cmp	r3, #0
 8011bd4:	d105      	bne.n	8011be2 <ip_reass_chain_frag_into_datagram_and_validate+0x1ca>
 8011bd6:	68fb      	ldr	r3, [r7, #12]
 8011bd8:	7f9b      	ldrb	r3, [r3, #30]
 8011bda:	f003 0301 	and.w	r3, r3, #1
 8011bde:	2b00      	cmp	r3, #0
 8011be0:	d059      	beq.n	8011c96 <ip_reass_chain_frag_into_datagram_and_validate+0x27e>
    /* and had no holes so far */
    if (valid) {
 8011be2:	6a3b      	ldr	r3, [r7, #32]
 8011be4:	2b00      	cmp	r3, #0
 8011be6:	d04f      	beq.n	8011c88 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper*)ipr->p->payload)->start != 0)) {
 8011be8:	68fb      	ldr	r3, [r7, #12]
 8011bea:	685b      	ldr	r3, [r3, #4]
 8011bec:	2b00      	cmp	r3, #0
 8011bee:	d006      	beq.n	8011bfe <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8011bf0:	68fb      	ldr	r3, [r7, #12]
 8011bf2:	685b      	ldr	r3, [r3, #4]
 8011bf4:	685b      	ldr	r3, [r3, #4]
 8011bf6:	889b      	ldrh	r3, [r3, #4]
 8011bf8:	b29b      	uxth	r3, r3
 8011bfa:	2b00      	cmp	r3, #0
 8011bfc:	d002      	beq.n	8011c04 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8011bfe:	2300      	movs	r3, #0
 8011c00:	623b      	str	r3, [r7, #32]
 8011c02:	e041      	b.n	8011c88 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8011c04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c06:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 8011c08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c0a:	681b      	ldr	r3, [r3, #0]
 8011c0c:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8011c0e:	e012      	b.n	8011c36 <ip_reass_chain_frag_into_datagram_and_validate+0x21e>
          iprh = (struct ip_reass_helper*)q->payload;
 8011c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c12:	685b      	ldr	r3, [r3, #4]
 8011c14:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 8011c16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c18:	88db      	ldrh	r3, [r3, #6]
 8011c1a:	b29a      	uxth	r2, r3
 8011c1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c1e:	889b      	ldrh	r3, [r3, #4]
 8011c20:	b29b      	uxth	r3, r3
 8011c22:	429a      	cmp	r2, r3
 8011c24:	d002      	beq.n	8011c2c <ip_reass_chain_frag_into_datagram_and_validate+0x214>
            valid = 0;
 8011c26:	2300      	movs	r3, #0
 8011c28:	623b      	str	r3, [r7, #32]
            break;
 8011c2a:	e007      	b.n	8011c3c <ip_reass_chain_frag_into_datagram_and_validate+0x224>
          }
          iprh_prev = iprh;
 8011c2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c2e:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8011c30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c32:	681b      	ldr	r3, [r3, #0]
 8011c34:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8011c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c38:	2b00      	cmp	r3, #0
 8011c3a:	d1e9      	bne.n	8011c10 <ip_reass_chain_frag_into_datagram_and_validate+0x1f8>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8011c3c:	6a3b      	ldr	r3, [r7, #32]
 8011c3e:	2b00      	cmp	r3, #0
 8011c40:	d022      	beq.n	8011c88 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8011c42:	68fb      	ldr	r3, [r7, #12]
 8011c44:	685b      	ldr	r3, [r3, #4]
 8011c46:	2b00      	cmp	r3, #0
 8011c48:	d106      	bne.n	8011c58 <ip_reass_chain_frag_into_datagram_and_validate+0x240>
 8011c4a:	4b21      	ldr	r3, [pc, #132]	; (8011cd0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8011c4c:	f44f 72ea 	mov.w	r2, #468	; 0x1d4
 8011c50:	4923      	ldr	r1, [pc, #140]	; (8011ce0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8011c52:	4821      	ldr	r0, [pc, #132]	; (8011cd8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8011c54:	f002 fd5e 	bl	8014714 <iprintf>
          LWIP_ASSERT("sanity check",
 8011c58:	68fb      	ldr	r3, [r7, #12]
 8011c5a:	685b      	ldr	r3, [r3, #4]
 8011c5c:	685b      	ldr	r3, [r3, #4]
 8011c5e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011c60:	429a      	cmp	r2, r3
 8011c62:	d106      	bne.n	8011c72 <ip_reass_chain_frag_into_datagram_and_validate+0x25a>
 8011c64:	4b1a      	ldr	r3, [pc, #104]	; (8011cd0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8011c66:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 8011c6a:	491d      	ldr	r1, [pc, #116]	; (8011ce0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8011c6c:	481a      	ldr	r0, [pc, #104]	; (8011cd8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8011c6e:	f002 fd51 	bl	8014714 <iprintf>
            ((struct ip_reass_helper*)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8011c72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c74:	681b      	ldr	r3, [r3, #0]
 8011c76:	2b00      	cmp	r3, #0
 8011c78:	d006      	beq.n	8011c88 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
 8011c7a:	4b15      	ldr	r3, [pc, #84]	; (8011cd0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8011c7c:	f44f 72ec 	mov.w	r2, #472	; 0x1d8
 8011c80:	4918      	ldr	r1, [pc, #96]	; (8011ce4 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8011c82:	4815      	ldr	r0, [pc, #84]	; (8011cd8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8011c84:	f002 fd46 	bl	8014714 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8011c88:	6a3b      	ldr	r3, [r7, #32]
 8011c8a:	2b00      	cmp	r3, #0
 8011c8c:	bf14      	ite	ne
 8011c8e:	2301      	movne	r3, #1
 8011c90:	2300      	moveq	r3, #0
 8011c92:	b2db      	uxtb	r3, r3
 8011c94:	e018      	b.n	8011cc8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8011c96:	2300      	movs	r3, #0
 8011c98:	e016      	b.n	8011cc8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
#if IP_REASS_CHECK_OVERLAP
freepbuf:
 8011c9a:	bf00      	nop
 8011c9c:	e004      	b.n	8011ca8 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
          goto freepbuf;
 8011c9e:	bf00      	nop
 8011ca0:	e002      	b.n	8011ca8 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 8011ca2:	bf00      	nop
 8011ca4:	e000      	b.n	8011ca8 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 8011ca6:	bf00      	nop
  ip_reass_pbufcount -= pbuf_clen(new_p);
 8011ca8:	68b8      	ldr	r0, [r7, #8]
 8011caa:	f7f7 f913 	bl	8008ed4 <pbuf_clen>
 8011cae:	4603      	mov	r3, r0
 8011cb0:	461a      	mov	r2, r3
 8011cb2:	4b0d      	ldr	r3, [pc, #52]	; (8011ce8 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8011cb4:	881b      	ldrh	r3, [r3, #0]
 8011cb6:	1a9b      	subs	r3, r3, r2
 8011cb8:	b29a      	uxth	r2, r3
 8011cba:	4b0b      	ldr	r3, [pc, #44]	; (8011ce8 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8011cbc:	801a      	strh	r2, [r3, #0]
  pbuf_free(new_p);
 8011cbe:	68b8      	ldr	r0, [r7, #8]
 8011cc0:	f7f7 f874 	bl	8008dac <pbuf_free>
  return IP_REASS_VALIDATE_PBUF_DROPPED;
 8011cc4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
#endif /* IP_REASS_CHECK_OVERLAP */
}
 8011cc8:	4618      	mov	r0, r3
 8011cca:	3730      	adds	r7, #48	; 0x30
 8011ccc:	46bd      	mov	sp, r7
 8011cce:	bd80      	pop	{r7, pc}
 8011cd0:	080172ec 	.word	0x080172ec
 8011cd4:	080173c8 	.word	0x080173c8
 8011cd8:	08017334 	.word	0x08017334
 8011cdc:	080173e8 	.word	0x080173e8
 8011ce0:	08017420 	.word	0x08017420
 8011ce4:	08017430 	.word	0x08017430
 8011ce8:	20000384 	.word	0x20000384

08011cec <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8011cec:	b580      	push	{r7, lr}
 8011cee:	b08e      	sub	sp, #56	; 0x38
 8011cf0:	af00      	add	r7, sp, #0
 8011cf2:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr*)p->payload;
 8011cf4:	687b      	ldr	r3, [r7, #4]
 8011cf6:	685b      	ldr	r3, [r3, #4]
 8011cf8:	62bb      	str	r3, [r7, #40]	; 0x28

  if ((IPH_HL(fraghdr) * 4) != IP_HLEN) {
 8011cfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011cfc:	781b      	ldrb	r3, [r3, #0]
 8011cfe:	f003 030f 	and.w	r3, r3, #15
 8011d02:	009b      	lsls	r3, r3, #2
 8011d04:	2b14      	cmp	r3, #20
 8011d06:	f040 8131 	bne.w	8011f6c <ip4_reass+0x280>
    LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 8011d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d0c:	88db      	ldrh	r3, [r3, #6]
 8011d0e:	b29b      	uxth	r3, r3
 8011d10:	4618      	mov	r0, r3
 8011d12:	f7f5 ff43 	bl	8007b9c <lwip_htons>
 8011d16:	4603      	mov	r3, r0
 8011d18:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8011d1c:	b29b      	uxth	r3, r3
 8011d1e:	00db      	lsls	r3, r3, #3
 8011d20:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 8011d22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d24:	885b      	ldrh	r3, [r3, #2]
 8011d26:	b29b      	uxth	r3, r3
 8011d28:	4618      	mov	r0, r3
 8011d2a:	f7f5 ff37 	bl	8007b9c <lwip_htons>
 8011d2e:	4603      	mov	r3, r0
 8011d30:	461a      	mov	r2, r3
 8011d32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d34:	781b      	ldrb	r3, [r3, #0]
 8011d36:	b29b      	uxth	r3, r3
 8011d38:	f003 030f 	and.w	r3, r3, #15
 8011d3c:	b29b      	uxth	r3, r3
 8011d3e:	009b      	lsls	r3, r3, #2
 8011d40:	b29b      	uxth	r3, r3
 8011d42:	1ad3      	subs	r3, r2, r3
 8011d44:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8011d46:	6878      	ldr	r0, [r7, #4]
 8011d48:	f7f7 f8c4 	bl	8008ed4 <pbuf_clen>
 8011d4c:	4603      	mov	r3, r0
 8011d4e:	847b      	strh	r3, [r7, #34]	; 0x22
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8011d50:	4b8d      	ldr	r3, [pc, #564]	; (8011f88 <ip4_reass+0x29c>)
 8011d52:	881b      	ldrh	r3, [r3, #0]
 8011d54:	461a      	mov	r2, r3
 8011d56:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011d58:	4413      	add	r3, r2
 8011d5a:	2b0a      	cmp	r3, #10
 8011d5c:	dd10      	ble.n	8011d80 <ip4_reass+0x94>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8011d5e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011d60:	4619      	mov	r1, r3
 8011d62:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011d64:	f7ff fd8e 	bl	8011884 <ip_reass_remove_oldest_datagram>
 8011d68:	4603      	mov	r3, r0
 8011d6a:	2b00      	cmp	r3, #0
 8011d6c:	f000 8100 	beq.w	8011f70 <ip4_reass+0x284>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8011d70:	4b85      	ldr	r3, [pc, #532]	; (8011f88 <ip4_reass+0x29c>)
 8011d72:	881b      	ldrh	r3, [r3, #0]
 8011d74:	461a      	mov	r2, r3
 8011d76:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011d78:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8011d7a:	2b0a      	cmp	r3, #10
 8011d7c:	f300 80f8 	bgt.w	8011f70 <ip4_reass+0x284>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8011d80:	4b82      	ldr	r3, [pc, #520]	; (8011f8c <ip4_reass+0x2a0>)
 8011d82:	681b      	ldr	r3, [r3, #0]
 8011d84:	633b      	str	r3, [r7, #48]	; 0x30
 8011d86:	e015      	b.n	8011db4 <ip4_reass+0xc8>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8011d88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d8a:	695a      	ldr	r2, [r3, #20]
 8011d8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d8e:	68db      	ldr	r3, [r3, #12]
 8011d90:	429a      	cmp	r2, r3
 8011d92:	d10c      	bne.n	8011dae <ip4_reass+0xc2>
 8011d94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d96:	699a      	ldr	r2, [r3, #24]
 8011d98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d9a:	691b      	ldr	r3, [r3, #16]
 8011d9c:	429a      	cmp	r2, r3
 8011d9e:	d106      	bne.n	8011dae <ip4_reass+0xc2>
 8011da0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011da2:	899a      	ldrh	r2, [r3, #12]
 8011da4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011da6:	889b      	ldrh	r3, [r3, #4]
 8011da8:	b29b      	uxth	r3, r3
 8011daa:	429a      	cmp	r2, r3
 8011dac:	d006      	beq.n	8011dbc <ip4_reass+0xd0>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8011dae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011db0:	681b      	ldr	r3, [r3, #0]
 8011db2:	633b      	str	r3, [r7, #48]	; 0x30
 8011db4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011db6:	2b00      	cmp	r3, #0
 8011db8:	d1e6      	bne.n	8011d88 <ip4_reass+0x9c>
 8011dba:	e000      	b.n	8011dbe <ip4_reass+0xd2>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
        lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8011dbc:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8011dbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011dc0:	2b00      	cmp	r3, #0
 8011dc2:	d109      	bne.n	8011dd8 <ip4_reass+0xec>
  /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 8011dc4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011dc6:	4619      	mov	r1, r3
 8011dc8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011dca:	f7ff fdbd 	bl	8011948 <ip_reass_enqueue_new_datagram>
 8011dce:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 8011dd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011dd2:	2b00      	cmp	r3, #0
 8011dd4:	d11c      	bne.n	8011e10 <ip4_reass+0x124>
      goto nullreturn;
 8011dd6:	e0ce      	b.n	8011f76 <ip4_reass+0x28a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8011dd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011dda:	88db      	ldrh	r3, [r3, #6]
 8011ddc:	b29b      	uxth	r3, r3
 8011dde:	4618      	mov	r0, r3
 8011de0:	f7f5 fedc 	bl	8007b9c <lwip_htons>
 8011de4:	4603      	mov	r3, r0
 8011de6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8011dea:	2b00      	cmp	r3, #0
 8011dec:	d110      	bne.n	8011e10 <ip4_reass+0x124>
      ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8011dee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011df0:	89db      	ldrh	r3, [r3, #14]
 8011df2:	4618      	mov	r0, r3
 8011df4:	f7f5 fed2 	bl	8007b9c <lwip_htons>
 8011df8:	4603      	mov	r3, r0
 8011dfa:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8011dfe:	2b00      	cmp	r3, #0
 8011e00:	d006      	beq.n	8011e10 <ip4_reass+0x124>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8011e02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011e04:	3308      	adds	r3, #8
 8011e06:	2214      	movs	r2, #20
 8011e08:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8011e0a:	4618      	mov	r0, r3
 8011e0c:	f002 fbc7 	bl	801459e <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8011e10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e12:	88db      	ldrh	r3, [r3, #6]
 8011e14:	b29b      	uxth	r3, r3
 8011e16:	f003 0320 	and.w	r3, r3, #32
 8011e1a:	2b00      	cmp	r3, #0
 8011e1c:	bf0c      	ite	eq
 8011e1e:	2301      	moveq	r3, #1
 8011e20:	2300      	movne	r3, #0
 8011e22:	b2db      	uxtb	r3, r3
 8011e24:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8011e26:	69fb      	ldr	r3, [r7, #28]
 8011e28:	2b00      	cmp	r3, #0
 8011e2a:	d00e      	beq.n	8011e4a <ip4_reass+0x15e>
    u16_t datagram_len = (u16_t)(offset + len);
 8011e2c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8011e2e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011e30:	4413      	add	r3, r2
 8011e32:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8011e34:	8b7a      	ldrh	r2, [r7, #26]
 8011e36:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8011e38:	429a      	cmp	r2, r3
 8011e3a:	f0c0 8099 	bcc.w	8011f70 <ip4_reass+0x284>
 8011e3e:	8b7b      	ldrh	r3, [r7, #26]
 8011e40:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 8011e44:	4293      	cmp	r3, r2
 8011e46:	f200 8093 	bhi.w	8011f70 <ip4_reass+0x284>
      goto nullreturn;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8011e4a:	69fa      	ldr	r2, [r7, #28]
 8011e4c:	6879      	ldr	r1, [r7, #4]
 8011e4e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011e50:	f7ff fde2 	bl	8011a18 <ip_reass_chain_frag_into_datagram_and_validate>
 8011e54:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8011e56:	697b      	ldr	r3, [r7, #20]
 8011e58:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011e5c:	f000 808a 	beq.w	8011f74 <ip4_reass+0x288>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8011e60:	4b49      	ldr	r3, [pc, #292]	; (8011f88 <ip4_reass+0x29c>)
 8011e62:	881a      	ldrh	r2, [r3, #0]
 8011e64:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011e66:	4413      	add	r3, r2
 8011e68:	b29a      	uxth	r2, r3
 8011e6a:	4b47      	ldr	r3, [pc, #284]	; (8011f88 <ip4_reass+0x29c>)
 8011e6c:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8011e6e:	69fb      	ldr	r3, [r7, #28]
 8011e70:	2b00      	cmp	r3, #0
 8011e72:	d00d      	beq.n	8011e90 <ip4_reass+0x1a4>
    u16_t datagram_len = (u16_t)(offset + len);
 8011e74:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8011e76:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011e78:	4413      	add	r3, r2
 8011e7a:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8011e7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011e7e:	8a7a      	ldrh	r2, [r7, #18]
 8011e80:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8011e82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011e84:	7f9b      	ldrb	r3, [r3, #30]
 8011e86:	f043 0301 	orr.w	r3, r3, #1
 8011e8a:	b2da      	uxtb	r2, r3
 8011e8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011e8e:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
     ("ip4_reass: last fragment seen, total len %"S16_F"\n",
      ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8011e90:	697b      	ldr	r3, [r7, #20]
 8011e92:	2b01      	cmp	r3, #1
 8011e94:	d168      	bne.n	8011f68 <ip4_reass+0x27c>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    ipr->datagram_len += IP_HLEN;
 8011e96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011e98:	8b9b      	ldrh	r3, [r3, #28]
 8011e9a:	3314      	adds	r3, #20
 8011e9c:	b29a      	uxth	r2, r3
 8011e9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011ea0:	839a      	strh	r2, [r3, #28]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper*)ipr->p->payload)->next_pbuf;
 8011ea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011ea4:	685b      	ldr	r3, [r3, #4]
 8011ea6:	685b      	ldr	r3, [r3, #4]
 8011ea8:	681b      	ldr	r3, [r3, #0]
 8011eaa:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr*)(ipr->p->payload);
 8011eac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011eae:	685b      	ldr	r3, [r3, #4]
 8011eb0:	685b      	ldr	r3, [r3, #4]
 8011eb2:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8011eb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011eb6:	3308      	adds	r3, #8
 8011eb8:	2214      	movs	r2, #20
 8011eba:	4619      	mov	r1, r3
 8011ebc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011ebe:	f002 fb6e 	bl	801459e <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(ipr->datagram_len));
 8011ec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011ec4:	8b9b      	ldrh	r3, [r3, #28]
 8011ec6:	4618      	mov	r0, r3
 8011ec8:	f7f5 fe68 	bl	8007b9c <lwip_htons>
 8011ecc:	4603      	mov	r3, r0
 8011ece:	461a      	mov	r2, r3
 8011ed0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ed2:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8011ed4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ed6:	2200      	movs	r2, #0
 8011ed8:	719a      	strb	r2, [r3, #6]
 8011eda:	2200      	movs	r2, #0
 8011edc:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8011ede:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ee0:	2200      	movs	r2, #0
 8011ee2:	729a      	strb	r2, [r3, #10]
 8011ee4:	2200      	movs	r2, #0
 8011ee6:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8011ee8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011eea:	685b      	ldr	r3, [r3, #4]
 8011eec:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 8011eee:	e00e      	b.n	8011f0e <ip4_reass+0x222>
      iprh = (struct ip_reass_helper*)r->payload;
 8011ef0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011ef2:	685b      	ldr	r3, [r3, #4]
 8011ef4:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_header(r, -IP_HLEN);
 8011ef6:	f06f 0113 	mvn.w	r1, #19
 8011efa:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8011efc:	f7f6 ff32 	bl	8008d64 <pbuf_header>
      pbuf_cat(p, r);
 8011f00:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8011f02:	6878      	ldr	r0, [r7, #4]
 8011f04:	f7f7 f820 	bl	8008f48 <pbuf_cat>
      r = iprh->next_pbuf;
 8011f08:	68fb      	ldr	r3, [r7, #12]
 8011f0a:	681b      	ldr	r3, [r3, #0]
 8011f0c:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 8011f0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011f10:	2b00      	cmp	r3, #0
 8011f12:	d1ed      	bne.n	8011ef0 <ip4_reass+0x204>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 8011f14:	4b1d      	ldr	r3, [pc, #116]	; (8011f8c <ip4_reass+0x2a0>)
 8011f16:	681b      	ldr	r3, [r3, #0]
 8011f18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011f1a:	429a      	cmp	r2, r3
 8011f1c:	d102      	bne.n	8011f24 <ip4_reass+0x238>
      ipr_prev = NULL;
 8011f1e:	2300      	movs	r3, #0
 8011f20:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011f22:	e010      	b.n	8011f46 <ip4_reass+0x25a>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8011f24:	4b19      	ldr	r3, [pc, #100]	; (8011f8c <ip4_reass+0x2a0>)
 8011f26:	681b      	ldr	r3, [r3, #0]
 8011f28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011f2a:	e007      	b.n	8011f3c <ip4_reass+0x250>
        if (ipr_prev->next == ipr) {
 8011f2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f2e:	681b      	ldr	r3, [r3, #0]
 8011f30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011f32:	429a      	cmp	r2, r3
 8011f34:	d006      	beq.n	8011f44 <ip4_reass+0x258>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8011f36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f38:	681b      	ldr	r3, [r3, #0]
 8011f3a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011f3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f3e:	2b00      	cmp	r3, #0
 8011f40:	d1f4      	bne.n	8011f2c <ip4_reass+0x240>
 8011f42:	e000      	b.n	8011f46 <ip4_reass+0x25a>
          break;
 8011f44:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8011f46:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011f48:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011f4a:	f7ff fd37 	bl	80119bc <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    ip_reass_pbufcount -= pbuf_clen(p);
 8011f4e:	6878      	ldr	r0, [r7, #4]
 8011f50:	f7f6 ffc0 	bl	8008ed4 <pbuf_clen>
 8011f54:	4603      	mov	r3, r0
 8011f56:	461a      	mov	r2, r3
 8011f58:	4b0b      	ldr	r3, [pc, #44]	; (8011f88 <ip4_reass+0x29c>)
 8011f5a:	881b      	ldrh	r3, [r3, #0]
 8011f5c:	1a9b      	subs	r3, r3, r2
 8011f5e:	b29a      	uxth	r2, r3
 8011f60:	4b09      	ldr	r3, [pc, #36]	; (8011f88 <ip4_reass+0x29c>)
 8011f62:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8011f64:	687b      	ldr	r3, [r7, #4]
 8011f66:	e00a      	b.n	8011f7e <ip4_reass+0x292>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8011f68:	2300      	movs	r3, #0
 8011f6a:	e008      	b.n	8011f7e <ip4_reass+0x292>
    goto nullreturn;
 8011f6c:	bf00      	nop
 8011f6e:	e002      	b.n	8011f76 <ip4_reass+0x28a>

nullreturn:
 8011f70:	bf00      	nop
 8011f72:	e000      	b.n	8011f76 <ip4_reass+0x28a>
    goto nullreturn;
 8011f74:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 8011f76:	6878      	ldr	r0, [r7, #4]
 8011f78:	f7f6 ff18 	bl	8008dac <pbuf_free>
  return NULL;
 8011f7c:	2300      	movs	r3, #0
}
 8011f7e:	4618      	mov	r0, r3
 8011f80:	3738      	adds	r7, #56	; 0x38
 8011f82:	46bd      	mov	sp, r7
 8011f84:	bd80      	pop	{r7, pc}
 8011f86:	bf00      	nop
 8011f88:	20000384 	.word	0x20000384
 8011f8c:	20000380 	.word	0x20000380

08011f90 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref*
ip_frag_alloc_pbuf_custom_ref(void)
{
 8011f90:	b580      	push	{r7, lr}
 8011f92:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref*)memp_malloc(MEMP_FRAG_PBUF);
 8011f94:	2005      	movs	r0, #5
 8011f96:	f7f6 f9af 	bl	80082f8 <memp_malloc>
 8011f9a:	4603      	mov	r3, r0
}
 8011f9c:	4618      	mov	r0, r3
 8011f9e:	bd80      	pop	{r7, pc}

08011fa0 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref* p)
{
 8011fa0:	b580      	push	{r7, lr}
 8011fa2:	b082      	sub	sp, #8
 8011fa4:	af00      	add	r7, sp, #0
 8011fa6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8011fa8:	687b      	ldr	r3, [r7, #4]
 8011faa:	2b00      	cmp	r3, #0
 8011fac:	d106      	bne.n	8011fbc <ip_frag_free_pbuf_custom_ref+0x1c>
 8011fae:	4b07      	ldr	r3, [pc, #28]	; (8011fcc <ip_frag_free_pbuf_custom_ref+0x2c>)
 8011fb0:	f240 22ae 	movw	r2, #686	; 0x2ae
 8011fb4:	4906      	ldr	r1, [pc, #24]	; (8011fd0 <ip_frag_free_pbuf_custom_ref+0x30>)
 8011fb6:	4807      	ldr	r0, [pc, #28]	; (8011fd4 <ip_frag_free_pbuf_custom_ref+0x34>)
 8011fb8:	f002 fbac 	bl	8014714 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8011fbc:	6879      	ldr	r1, [r7, #4]
 8011fbe:	2005      	movs	r0, #5
 8011fc0:	f7f6 f9e6 	bl	8008390 <memp_free>
}
 8011fc4:	bf00      	nop
 8011fc6:	3708      	adds	r7, #8
 8011fc8:	46bd      	mov	sp, r7
 8011fca:	bd80      	pop	{r7, pc}
 8011fcc:	080172ec 	.word	0x080172ec
 8011fd0:	08017454 	.word	0x08017454
 8011fd4:	08017334 	.word	0x08017334

08011fd8 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8011fd8:	b580      	push	{r7, lr}
 8011fda:	b084      	sub	sp, #16
 8011fdc:	af00      	add	r7, sp, #0
 8011fde:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref*)p;
 8011fe0:	687b      	ldr	r3, [r7, #4]
 8011fe2:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8011fe4:	68fb      	ldr	r3, [r7, #12]
 8011fe6:	2b00      	cmp	r3, #0
 8011fe8:	d106      	bne.n	8011ff8 <ipfrag_free_pbuf_custom+0x20>
 8011fea:	4b11      	ldr	r3, [pc, #68]	; (8012030 <ipfrag_free_pbuf_custom+0x58>)
 8011fec:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 8011ff0:	4910      	ldr	r1, [pc, #64]	; (8012034 <ipfrag_free_pbuf_custom+0x5c>)
 8011ff2:	4811      	ldr	r0, [pc, #68]	; (8012038 <ipfrag_free_pbuf_custom+0x60>)
 8011ff4:	f002 fb8e 	bl	8014714 <iprintf>
  LWIP_ASSERT("pcr == p", (void*)pcr == (void*)p);
 8011ff8:	68fa      	ldr	r2, [r7, #12]
 8011ffa:	687b      	ldr	r3, [r7, #4]
 8011ffc:	429a      	cmp	r2, r3
 8011ffe:	d006      	beq.n	801200e <ipfrag_free_pbuf_custom+0x36>
 8012000:	4b0b      	ldr	r3, [pc, #44]	; (8012030 <ipfrag_free_pbuf_custom+0x58>)
 8012002:	f240 22b9 	movw	r2, #697	; 0x2b9
 8012006:	490d      	ldr	r1, [pc, #52]	; (801203c <ipfrag_free_pbuf_custom+0x64>)
 8012008:	480b      	ldr	r0, [pc, #44]	; (8012038 <ipfrag_free_pbuf_custom+0x60>)
 801200a:	f002 fb83 	bl	8014714 <iprintf>
  if (pcr->original != NULL) {
 801200e:	68fb      	ldr	r3, [r7, #12]
 8012010:	695b      	ldr	r3, [r3, #20]
 8012012:	2b00      	cmp	r3, #0
 8012014:	d004      	beq.n	8012020 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 8012016:	68fb      	ldr	r3, [r7, #12]
 8012018:	695b      	ldr	r3, [r3, #20]
 801201a:	4618      	mov	r0, r3
 801201c:	f7f6 fec6 	bl	8008dac <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8012020:	68f8      	ldr	r0, [r7, #12]
 8012022:	f7ff ffbd 	bl	8011fa0 <ip_frag_free_pbuf_custom_ref>
}
 8012026:	bf00      	nop
 8012028:	3710      	adds	r7, #16
 801202a:	46bd      	mov	sp, r7
 801202c:	bd80      	pop	{r7, pc}
 801202e:	bf00      	nop
 8012030:	080172ec 	.word	0x080172ec
 8012034:	08017460 	.word	0x08017460
 8012038:	08017334 	.word	0x08017334
 801203c:	0801746c 	.word	0x0801746c

08012040 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8012040:	b580      	push	{r7, lr}
 8012042:	b092      	sub	sp, #72	; 0x48
 8012044:	af02      	add	r7, sp, #8
 8012046:	60f8      	str	r0, [r7, #12]
 8012048:	60b9      	str	r1, [r7, #8]
 801204a:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801204c:	2300      	movs	r3, #0
 801204e:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (netif->mtu - IP_HLEN) / 8;
 8012050:	68bb      	ldr	r3, [r7, #8]
 8012052:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8012054:	3b14      	subs	r3, #20
 8012056:	2b00      	cmp	r3, #0
 8012058:	da00      	bge.n	801205c <ip4_frag+0x1c>
 801205a:	3307      	adds	r3, #7
 801205c:	10db      	asrs	r3, r3, #3
 801205e:	867b      	strh	r3, [r7, #50]	; 0x32
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8012060:	2314      	movs	r3, #20
 8012062:	86fb      	strh	r3, [r7, #54]	; 0x36
  u16_t tmp;

  original_iphdr = (struct ip_hdr *)p->payload;
 8012064:	68fb      	ldr	r3, [r7, #12]
 8012066:	685b      	ldr	r3, [r3, #4]
 8012068:	62fb      	str	r3, [r7, #44]	; 0x2c
  iphdr = original_iphdr;
 801206a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801206c:	62bb      	str	r3, [r7, #40]	; 0x28
  LWIP_ERROR("ip4_frag() does not support IP options", IPH_HL(iphdr) * 4 == IP_HLEN, return ERR_VAL);
 801206e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012070:	781b      	ldrb	r3, [r3, #0]
 8012072:	f003 030f 	and.w	r3, r3, #15
 8012076:	009b      	lsls	r3, r3, #2
 8012078:	2b14      	cmp	r3, #20
 801207a:	d009      	beq.n	8012090 <ip4_frag+0x50>
 801207c:	4b79      	ldr	r3, [pc, #484]	; (8012264 <ip4_frag+0x224>)
 801207e:	f240 22e1 	movw	r2, #737	; 0x2e1
 8012082:	4979      	ldr	r1, [pc, #484]	; (8012268 <ip4_frag+0x228>)
 8012084:	4879      	ldr	r0, [pc, #484]	; (801226c <ip4_frag+0x22c>)
 8012086:	f002 fb45 	bl	8014714 <iprintf>
 801208a:	f06f 0305 	mvn.w	r3, #5
 801208e:	e0e5      	b.n	801225c <ip4_frag+0x21c>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8012090:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012092:	88db      	ldrh	r3, [r3, #6]
 8012094:	b29b      	uxth	r3, r3
 8012096:	4618      	mov	r0, r3
 8012098:	f7f5 fd80 	bl	8007b9c <lwip_htons>
 801209c:	4603      	mov	r3, r0
 801209e:	86bb      	strh	r3, [r7, #52]	; 0x34
  ofo = tmp & IP_OFFMASK;
 80120a0:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80120a2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80120a6:	873b      	strh	r3, [r7, #56]	; 0x38
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 80120a8:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80120aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80120ae:	2b00      	cmp	r3, #0
 80120b0:	d009      	beq.n	80120c6 <ip4_frag+0x86>
 80120b2:	4b6c      	ldr	r3, [pc, #432]	; (8012264 <ip4_frag+0x224>)
 80120b4:	f240 22e6 	movw	r2, #742	; 0x2e6
 80120b8:	496d      	ldr	r1, [pc, #436]	; (8012270 <ip4_frag+0x230>)
 80120ba:	486c      	ldr	r0, [pc, #432]	; (801226c <ip4_frag+0x22c>)
 80120bc:	f002 fb2a 	bl	8014714 <iprintf>
 80120c0:	f06f 0305 	mvn.w	r3, #5
 80120c4:	e0ca      	b.n	801225c <ip4_frag+0x21c>

  left = p->tot_len - IP_HLEN;
 80120c6:	68fb      	ldr	r3, [r7, #12]
 80120c8:	891b      	ldrh	r3, [r3, #8]
 80120ca:	3b14      	subs	r3, #20
 80120cc:	877b      	strh	r3, [r7, #58]	; 0x3a

  while (left) {
 80120ce:	e0bc      	b.n	801224a <ip4_frag+0x20a>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, nfb * 8);
 80120d0:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80120d2:	00da      	lsls	r2, r3, #3
 80120d4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80120d6:	4293      	cmp	r3, r2
 80120d8:	bfa8      	it	ge
 80120da:	4613      	movge	r3, r2
 80120dc:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 80120de:	2200      	movs	r2, #0
 80120e0:	2114      	movs	r1, #20
 80120e2:	2002      	movs	r0, #2
 80120e4:	f7f6 faf0 	bl	80086c8 <pbuf_alloc>
 80120e8:	6238      	str	r0, [r7, #32]
    if (rambuf == NULL) {
 80120ea:	6a3b      	ldr	r3, [r7, #32]
 80120ec:	2b00      	cmp	r3, #0
 80120ee:	f000 80b2 	beq.w	8012256 <ip4_frag+0x216>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 80120f2:	68fb      	ldr	r3, [r7, #12]
 80120f4:	895b      	ldrh	r3, [r3, #10]
 80120f6:	2b13      	cmp	r3, #19
 80120f8:	d806      	bhi.n	8012108 <ip4_frag+0xc8>
 80120fa:	4b5a      	ldr	r3, [pc, #360]	; (8012264 <ip4_frag+0x224>)
 80120fc:	f240 3209 	movw	r2, #777	; 0x309
 8012100:	495c      	ldr	r1, [pc, #368]	; (8012274 <ip4_frag+0x234>)
 8012102:	485a      	ldr	r0, [pc, #360]	; (801226c <ip4_frag+0x22c>)
 8012104:	f002 fb06 	bl	8014714 <iprintf>
                (p->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8012108:	6a3b      	ldr	r3, [r7, #32]
 801210a:	685b      	ldr	r3, [r3, #4]
 801210c:	2214      	movs	r2, #20
 801210e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8012110:	4618      	mov	r0, r3
 8012112:	f002 fa44 	bl	801459e <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8012116:	6a3b      	ldr	r3, [r7, #32]
 8012118:	685b      	ldr	r3, [r3, #4]
 801211a:	62bb      	str	r3, [r7, #40]	; 0x28

    left_to_copy = fragsize;
 801211c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801211e:	87bb      	strh	r3, [r7, #60]	; 0x3c
    while (left_to_copy) {
 8012120:	e04f      	b.n	80121c2 <ip4_frag+0x182>
      struct pbuf_custom_ref *pcr;
      u16_t plen = p->len - poff;
 8012122:	68fb      	ldr	r3, [r7, #12]
 8012124:	895a      	ldrh	r2, [r3, #10]
 8012126:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8012128:	1ad3      	subs	r3, r2, r3
 801212a:	837b      	strh	r3, [r7, #26]
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801212c:	8b7a      	ldrh	r2, [r7, #26]
 801212e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8012130:	4293      	cmp	r3, r2
 8012132:	bf28      	it	cs
 8012134:	4613      	movcs	r3, r2
 8012136:	87fb      	strh	r3, [r7, #62]	; 0x3e
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8012138:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801213a:	2b00      	cmp	r3, #0
 801213c:	d105      	bne.n	801214a <ip4_frag+0x10a>
        poff = 0;
 801213e:	2300      	movs	r3, #0
 8012140:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 8012142:	68fb      	ldr	r3, [r7, #12]
 8012144:	681b      	ldr	r3, [r3, #0]
 8012146:	60fb      	str	r3, [r7, #12]
        continue;
 8012148:	e03b      	b.n	80121c2 <ip4_frag+0x182>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801214a:	f7ff ff21 	bl	8011f90 <ip_frag_alloc_pbuf_custom_ref>
 801214e:	6178      	str	r0, [r7, #20]
      if (pcr == NULL) {
 8012150:	697b      	ldr	r3, [r7, #20]
 8012152:	2b00      	cmp	r3, #0
 8012154:	d103      	bne.n	801215e <ip4_frag+0x11e>
        pbuf_free(rambuf);
 8012156:	6a38      	ldr	r0, [r7, #32]
 8012158:	f7f6 fe28 	bl	8008dac <pbuf_free>
        goto memerr;
 801215c:	e07c      	b.n	8012258 <ip4_frag+0x218>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801215e:	6978      	ldr	r0, [r7, #20]
        (u8_t*)p->payload + poff, newpbuflen);
 8012160:	68fb      	ldr	r3, [r7, #12]
 8012162:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8012164:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8012166:	4413      	add	r3, r2
 8012168:	8ff9      	ldrh	r1, [r7, #62]	; 0x3e
 801216a:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801216c:	9201      	str	r2, [sp, #4]
 801216e:	9300      	str	r3, [sp, #0]
 8012170:	4603      	mov	r3, r0
 8012172:	2202      	movs	r2, #2
 8012174:	2004      	movs	r0, #4
 8012176:	f7f6 fc3b 	bl	80089f0 <pbuf_alloced_custom>
 801217a:	6138      	str	r0, [r7, #16]
      if (newpbuf == NULL) {
 801217c:	693b      	ldr	r3, [r7, #16]
 801217e:	2b00      	cmp	r3, #0
 8012180:	d106      	bne.n	8012190 <ip4_frag+0x150>
        ip_frag_free_pbuf_custom_ref(pcr);
 8012182:	6978      	ldr	r0, [r7, #20]
 8012184:	f7ff ff0c 	bl	8011fa0 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8012188:	6a38      	ldr	r0, [r7, #32]
 801218a:	f7f6 fe0f 	bl	8008dac <pbuf_free>
        goto memerr;
 801218e:	e063      	b.n	8012258 <ip4_frag+0x218>
      }
      pbuf_ref(p);
 8012190:	68f8      	ldr	r0, [r7, #12]
 8012192:	f7f6 feb7 	bl	8008f04 <pbuf_ref>
      pcr->original = p;
 8012196:	697b      	ldr	r3, [r7, #20]
 8012198:	68fa      	ldr	r2, [r7, #12]
 801219a:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801219c:	697b      	ldr	r3, [r7, #20]
 801219e:	4a36      	ldr	r2, [pc, #216]	; (8012278 <ip4_frag+0x238>)
 80121a0:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 80121a2:	6939      	ldr	r1, [r7, #16]
 80121a4:	6a38      	ldr	r0, [r7, #32]
 80121a6:	f7f6 fecf 	bl	8008f48 <pbuf_cat>
      left_to_copy -= newpbuflen;
 80121aa:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 80121ac:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80121ae:	1ad3      	subs	r3, r2, r3
 80121b0:	87bb      	strh	r3, [r7, #60]	; 0x3c
      if (left_to_copy) {
 80121b2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80121b4:	2b00      	cmp	r3, #0
 80121b6:	d004      	beq.n	80121c2 <ip4_frag+0x182>
        poff = 0;
 80121b8:	2300      	movs	r3, #0
 80121ba:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 80121bc:	68fb      	ldr	r3, [r7, #12]
 80121be:	681b      	ldr	r3, [r3, #0]
 80121c0:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 80121c2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80121c4:	2b00      	cmp	r3, #0
 80121c6:	d1ac      	bne.n	8012122 <ip4_frag+0xe2>
      }
    }
    poff += newpbuflen;
 80121c8:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80121ca:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80121cc:	4413      	add	r3, r2
 80121ce:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 80121d0:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80121d2:	68bb      	ldr	r3, [r7, #8]
 80121d4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80121d6:	3b14      	subs	r3, #20
 80121d8:	429a      	cmp	r2, r3
 80121da:	bfd4      	ite	le
 80121dc:	2301      	movle	r3, #1
 80121de:	2300      	movgt	r3, #0
 80121e0:	b2db      	uxtb	r3, r3
 80121e2:	61fb      	str	r3, [r7, #28]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 80121e4:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80121e6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80121ea:	86bb      	strh	r3, [r7, #52]	; 0x34
    if (!last) {
 80121ec:	69fb      	ldr	r3, [r7, #28]
 80121ee:	2b00      	cmp	r3, #0
 80121f0:	d103      	bne.n	80121fa <ip4_frag+0x1ba>
      tmp = tmp | IP_MF;
 80121f2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80121f4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80121f8:	86bb      	strh	r3, [r7, #52]	; 0x34
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 80121fa:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80121fc:	4618      	mov	r0, r3
 80121fe:	f7f5 fccd 	bl	8007b9c <lwip_htons>
 8012202:	4603      	mov	r3, r0
 8012204:	461a      	mov	r2, r3
 8012206:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012208:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons(fragsize + IP_HLEN));
 801220a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801220c:	3314      	adds	r3, #20
 801220e:	b29b      	uxth	r3, r3
 8012210:	4618      	mov	r0, r3
 8012212:	f7f5 fcc3 	bl	8007b9c <lwip_htons>
 8012216:	4603      	mov	r3, r0
 8012218:	461a      	mov	r2, r3
 801221a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801221c:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801221e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012220:	2200      	movs	r2, #0
 8012222:	729a      	strb	r2, [r3, #10]
 8012224:	2200      	movs	r2, #0
 8012226:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8012228:	68bb      	ldr	r3, [r7, #8]
 801222a:	695b      	ldr	r3, [r3, #20]
 801222c:	687a      	ldr	r2, [r7, #4]
 801222e:	6a39      	ldr	r1, [r7, #32]
 8012230:	68b8      	ldr	r0, [r7, #8]
 8012232:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8012234:	6a38      	ldr	r0, [r7, #32]
 8012236:	f7f6 fdb9 	bl	8008dac <pbuf_free>
    left -= fragsize;
 801223a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801223c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801223e:	1ad3      	subs	r3, r2, r3
 8012240:	877b      	strh	r3, [r7, #58]	; 0x3a
    ofo += nfb;
 8012242:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8012244:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8012246:	4413      	add	r3, r2
 8012248:	873b      	strh	r3, [r7, #56]	; 0x38
  while (left) {
 801224a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801224c:	2b00      	cmp	r3, #0
 801224e:	f47f af3f 	bne.w	80120d0 <ip4_frag+0x90>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8012252:	2300      	movs	r3, #0
 8012254:	e002      	b.n	801225c <ip4_frag+0x21c>
      goto memerr;
 8012256:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8012258:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 801225c:	4618      	mov	r0, r3
 801225e:	3740      	adds	r7, #64	; 0x40
 8012260:	46bd      	mov	sp, r7
 8012262:	bd80      	pop	{r7, pc}
 8012264:	080172ec 	.word	0x080172ec
 8012268:	08017478 	.word	0x08017478
 801226c:	08017334 	.word	0x08017334
 8012270:	080174a0 	.word	0x080174a0
 8012274:	080174bc 	.word	0x080174bc
 8012278:	08011fd9 	.word	0x08011fd9

0801227c <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801227c:	b580      	push	{r7, lr}
 801227e:	b086      	sub	sp, #24
 8012280:	af00      	add	r7, sp, #0
 8012282:	6078      	str	r0, [r7, #4]
 8012284:	6039      	str	r1, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  s16_t ip_hdr_offset = SIZEOF_ETH_HDR;
 8012286:	230e      	movs	r3, #14
 8012288:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  if (p->len <= SIZEOF_ETH_HDR) {
 801228a:	687b      	ldr	r3, [r7, #4]
 801228c:	895b      	ldrh	r3, [r3, #10]
 801228e:	2b0e      	cmp	r3, #14
 8012290:	d977      	bls.n	8012382 <ethernet_input+0x106>
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8012292:	687b      	ldr	r3, [r7, #4]
 8012294:	685b      	ldr	r3, [r3, #4]
 8012296:	613b      	str	r3, [r7, #16]
     (unsigned)ethhdr->dest.addr[3], (unsigned)ethhdr->dest.addr[4], (unsigned)ethhdr->dest.addr[5],
     (unsigned)ethhdr->src.addr[0],  (unsigned)ethhdr->src.addr[1],  (unsigned)ethhdr->src.addr[2],
     (unsigned)ethhdr->src.addr[3],  (unsigned)ethhdr->src.addr[4],  (unsigned)ethhdr->src.addr[5],
     lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8012298:	693b      	ldr	r3, [r7, #16]
 801229a:	7b1a      	ldrb	r2, [r3, #12]
 801229c:	7b5b      	ldrb	r3, [r3, #13]
 801229e:	021b      	lsls	r3, r3, #8
 80122a0:	4313      	orrs	r3, r2
 80122a2:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 80122a4:	693b      	ldr	r3, [r7, #16]
 80122a6:	781b      	ldrb	r3, [r3, #0]
 80122a8:	f003 0301 	and.w	r3, r3, #1
 80122ac:	2b00      	cmp	r3, #0
 80122ae:	d023      	beq.n	80122f8 <ethernet_input+0x7c>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 80122b0:	693b      	ldr	r3, [r7, #16]
 80122b2:	781b      	ldrb	r3, [r3, #0]
 80122b4:	2b01      	cmp	r3, #1
 80122b6:	d10f      	bne.n	80122d8 <ethernet_input+0x5c>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 80122b8:	693b      	ldr	r3, [r7, #16]
 80122ba:	785b      	ldrb	r3, [r3, #1]
 80122bc:	2b00      	cmp	r3, #0
 80122be:	d11b      	bne.n	80122f8 <ethernet_input+0x7c>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 80122c0:	693b      	ldr	r3, [r7, #16]
 80122c2:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 80122c4:	2b5e      	cmp	r3, #94	; 0x5e
 80122c6:	d117      	bne.n	80122f8 <ethernet_input+0x7c>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 80122c8:	687b      	ldr	r3, [r7, #4]
 80122ca:	7b5b      	ldrb	r3, [r3, #13]
 80122cc:	f043 0310 	orr.w	r3, r3, #16
 80122d0:	b2da      	uxtb	r2, r3
 80122d2:	687b      	ldr	r3, [r7, #4]
 80122d4:	735a      	strb	r2, [r3, #13]
 80122d6:	e00f      	b.n	80122f8 <ethernet_input+0x7c>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 80122d8:	693b      	ldr	r3, [r7, #16]
 80122da:	2206      	movs	r2, #6
 80122dc:	4930      	ldr	r1, [pc, #192]	; (80123a0 <ethernet_input+0x124>)
 80122de:	4618      	mov	r0, r3
 80122e0:	f002 f94e 	bl	8014580 <memcmp>
 80122e4:	4603      	mov	r3, r0
 80122e6:	2b00      	cmp	r3, #0
 80122e8:	d106      	bne.n	80122f8 <ethernet_input+0x7c>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 80122ea:	687b      	ldr	r3, [r7, #4]
 80122ec:	7b5b      	ldrb	r3, [r3, #13]
 80122ee:	f043 0308 	orr.w	r3, r3, #8
 80122f2:	b2da      	uxtb	r2, r3
 80122f4:	687b      	ldr	r3, [r7, #4]
 80122f6:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 80122f8:	89fb      	ldrh	r3, [r7, #14]
 80122fa:	2b08      	cmp	r3, #8
 80122fc:	d003      	beq.n	8012306 <ethernet_input+0x8a>
 80122fe:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8012302:	d01e      	beq.n	8012342 <ethernet_input+0xc6>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8012304:	e044      	b.n	8012390 <ethernet_input+0x114>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8012306:	683b      	ldr	r3, [r7, #0]
 8012308:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 801230c:	f003 0308 	and.w	r3, r3, #8
 8012310:	2b00      	cmp	r3, #0
 8012312:	d038      	beq.n	8012386 <ethernet_input+0x10a>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 8012314:	687b      	ldr	r3, [r7, #4]
 8012316:	895b      	ldrh	r3, [r3, #10]
 8012318:	461a      	mov	r2, r3
 801231a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801231e:	429a      	cmp	r2, r3
 8012320:	db33      	blt.n	801238a <ethernet_input+0x10e>
 8012322:	8afb      	ldrh	r3, [r7, #22]
 8012324:	425b      	negs	r3, r3
 8012326:	b29b      	uxth	r3, r3
 8012328:	b21b      	sxth	r3, r3
 801232a:	4619      	mov	r1, r3
 801232c:	6878      	ldr	r0, [r7, #4]
 801232e:	f7f6 fd19 	bl	8008d64 <pbuf_header>
 8012332:	4603      	mov	r3, r0
 8012334:	2b00      	cmp	r3, #0
 8012336:	d128      	bne.n	801238a <ethernet_input+0x10e>
        ip4_input(p, netif);
 8012338:	6839      	ldr	r1, [r7, #0]
 801233a:	6878      	ldr	r0, [r7, #4]
 801233c:	f7fe ff62 	bl	8011204 <ip4_input>
      break;
 8012340:	e01d      	b.n	801237e <ethernet_input+0x102>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8012342:	683b      	ldr	r3, [r7, #0]
 8012344:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012348:	f003 0308 	and.w	r3, r3, #8
 801234c:	2b00      	cmp	r3, #0
 801234e:	d01e      	beq.n	801238e <ethernet_input+0x112>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 8012350:	687b      	ldr	r3, [r7, #4]
 8012352:	895b      	ldrh	r3, [r3, #10]
 8012354:	461a      	mov	r2, r3
 8012356:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801235a:	429a      	cmp	r2, r3
 801235c:	db15      	blt.n	801238a <ethernet_input+0x10e>
 801235e:	8afb      	ldrh	r3, [r7, #22]
 8012360:	425b      	negs	r3, r3
 8012362:	b29b      	uxth	r3, r3
 8012364:	b21b      	sxth	r3, r3
 8012366:	4619      	mov	r1, r3
 8012368:	6878      	ldr	r0, [r7, #4]
 801236a:	f7f6 fcfb 	bl	8008d64 <pbuf_header>
 801236e:	4603      	mov	r3, r0
 8012370:	2b00      	cmp	r3, #0
 8012372:	d10a      	bne.n	801238a <ethernet_input+0x10e>
        etharp_input(p, netif);
 8012374:	6839      	ldr	r1, [r7, #0]
 8012376:	6878      	ldr	r0, [r7, #4]
 8012378:	f7fe f92c 	bl	80105d4 <etharp_input>
      break;
 801237c:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801237e:	2300      	movs	r3, #0
 8012380:	e00a      	b.n	8012398 <ethernet_input+0x11c>
    goto free_and_return;
 8012382:	bf00      	nop
 8012384:	e004      	b.n	8012390 <ethernet_input+0x114>
        goto free_and_return;
 8012386:	bf00      	nop
 8012388:	e002      	b.n	8012390 <ethernet_input+0x114>

free_and_return:
 801238a:	bf00      	nop
 801238c:	e000      	b.n	8012390 <ethernet_input+0x114>
        goto free_and_return;
 801238e:	bf00      	nop
  pbuf_free(p);
 8012390:	6878      	ldr	r0, [r7, #4]
 8012392:	f7f6 fd0b 	bl	8008dac <pbuf_free>
  return ERR_OK;
 8012396:	2300      	movs	r3, #0
}
 8012398:	4618      	mov	r0, r3
 801239a:	3718      	adds	r7, #24
 801239c:	46bd      	mov	sp, r7
 801239e:	bd80      	pop	{r7, pc}
 80123a0:	08017744 	.word	0x08017744

080123a4 <ethernet_output>:
 */
err_t
ethernet_output(struct netif* netif, struct pbuf* p,
                const struct eth_addr* src, const struct eth_addr* dst,
                u16_t eth_type)
{
 80123a4:	b580      	push	{r7, lr}
 80123a6:	b086      	sub	sp, #24
 80123a8:	af00      	add	r7, sp, #0
 80123aa:	60f8      	str	r0, [r7, #12]
 80123ac:	60b9      	str	r1, [r7, #8]
 80123ae:	607a      	str	r2, [r7, #4]
 80123b0:	603b      	str	r3, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 80123b2:	8c3b      	ldrh	r3, [r7, #32]
 80123b4:	4618      	mov	r0, r3
 80123b6:	f7f5 fbf1 	bl	8007b9c <lwip_htons>
 80123ba:	4603      	mov	r3, r0
 80123bc:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_header(p, SIZEOF_ETH_HDR) != 0) {
 80123be:	210e      	movs	r1, #14
 80123c0:	68b8      	ldr	r0, [r7, #8]
 80123c2:	f7f6 fccf 	bl	8008d64 <pbuf_header>
 80123c6:	4603      	mov	r3, r0
 80123c8:	2b00      	cmp	r3, #0
 80123ca:	d125      	bne.n	8012418 <ethernet_output+0x74>
      goto pbuf_header_failed;
    }
  }

  ethhdr = (struct eth_hdr*)p->payload;
 80123cc:	68bb      	ldr	r3, [r7, #8]
 80123ce:	685b      	ldr	r3, [r3, #4]
 80123d0:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 80123d2:	693b      	ldr	r3, [r7, #16]
 80123d4:	8afa      	ldrh	r2, [r7, #22]
 80123d6:	819a      	strh	r2, [r3, #12]
  ETHADDR32_COPY(&ethhdr->dest, dst);
 80123d8:	693b      	ldr	r3, [r7, #16]
 80123da:	2206      	movs	r2, #6
 80123dc:	6839      	ldr	r1, [r7, #0]
 80123de:	4618      	mov	r0, r3
 80123e0:	f002 f8dd 	bl	801459e <memcpy>
  ETHADDR16_COPY(&ethhdr->src,  src);
 80123e4:	693b      	ldr	r3, [r7, #16]
 80123e6:	3306      	adds	r3, #6
 80123e8:	2206      	movs	r2, #6
 80123ea:	6879      	ldr	r1, [r7, #4]
 80123ec:	4618      	mov	r0, r3
 80123ee:	f002 f8d6 	bl	801459e <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 80123f2:	68fb      	ldr	r3, [r7, #12]
 80123f4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80123f8:	2b06      	cmp	r3, #6
 80123fa:	d006      	beq.n	801240a <ethernet_output+0x66>
 80123fc:	4b0a      	ldr	r3, [pc, #40]	; (8012428 <ethernet_output+0x84>)
 80123fe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8012402:	490a      	ldr	r1, [pc, #40]	; (801242c <ethernet_output+0x88>)
 8012404:	480a      	ldr	r0, [pc, #40]	; (8012430 <ethernet_output+0x8c>)
 8012406:	f002 f985 	bl	8014714 <iprintf>
    (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
    ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801240a:	68fb      	ldr	r3, [r7, #12]
 801240c:	699b      	ldr	r3, [r3, #24]
 801240e:	68b9      	ldr	r1, [r7, #8]
 8012410:	68f8      	ldr	r0, [r7, #12]
 8012412:	4798      	blx	r3
 8012414:	4603      	mov	r3, r0
 8012416:	e002      	b.n	801241e <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8012418:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
    ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801241a:	f06f 0301 	mvn.w	r3, #1
}
 801241e:	4618      	mov	r0, r3
 8012420:	3718      	adds	r7, #24
 8012422:	46bd      	mov	sp, r7
 8012424:	bd80      	pop	{r7, pc}
 8012426:	bf00      	nop
 8012428:	080174dc 	.word	0x080174dc
 801242c:	08017514 	.word	0x08017514
 8012430:	08017548 	.word	0x08017548

08012434 <F_VL53L1X_InitSensors>:

/**
 * Init all the VL53L1X connected to I2C2
 */
void F_VL53L1X_InitSensors()
{
 8012434:	b580      	push	{r7, lr}
 8012436:	b082      	sub	sp, #8
 8012438:	af00      	add	r7, sp, #0
	uint8_t state = 2;
 801243a:	2302      	movs	r3, #2
 801243c:	70fb      	strb	r3, [r7, #3]
	uint32_t i = 0;
 801243e:	2300      	movs	r3, #0
 8012440:	607b      	str	r3, [r7, #4]

	// Set up I2C initial address
	dev_avant_1.addr = 0x52;
 8012442:	4b22      	ldr	r3, [pc, #136]	; (80124cc <F_VL53L1X_InitSensors+0x98>)
 8012444:	2252      	movs	r2, #82	; 0x52
 8012446:	601a      	str	r2, [r3, #0]
	dev_avant_2.addr = 0x52;
 8012448:	4b21      	ldr	r3, [pc, #132]	; (80124d0 <F_VL53L1X_InitSensors+0x9c>)
 801244a:	2252      	movs	r2, #82	; 0x52
 801244c:	601a      	str	r2, [r3, #0]
	dev_avant_3.addr = 0x52;
 801244e:	4b21      	ldr	r3, [pc, #132]	; (80124d4 <F_VL53L1X_InitSensors+0xa0>)
 8012450:	2252      	movs	r2, #82	; 0x52
 8012452:	601a      	str	r2, [r3, #0]
	dev_arriere_1.addr = 0x52;
 8012454:	4b20      	ldr	r3, [pc, #128]	; (80124d8 <F_VL53L1X_InitSensors+0xa4>)
 8012456:	2252      	movs	r2, #82	; 0x52
 8012458:	601a      	str	r2, [r3, #0]


	// Configure VL53L1X_AVANT_1_ADDR	0x10	PF2

		// Set PF2 high
		GPIOF->ODR |= GPIO_ODR_OD2;
 801245a:	4b20      	ldr	r3, [pc, #128]	; (80124dc <F_VL53L1X_InitSensors+0xa8>)
 801245c:	695b      	ldr	r3, [r3, #20]
 801245e:	4a1f      	ldr	r2, [pc, #124]	; (80124dc <F_VL53L1X_InitSensors+0xa8>)
 8012460:	f043 0304 	orr.w	r3, r3, #4
 8012464:	6153      	str	r3, [r2, #20]

		// small delay
		for(i=0;i<65000;i++){__asm("NOP");}
 8012466:	2300      	movs	r3, #0
 8012468:	607b      	str	r3, [r7, #4]
 801246a:	e003      	b.n	8012474 <F_VL53L1X_InitSensors+0x40>
 801246c:	bf00      	nop
 801246e:	687b      	ldr	r3, [r7, #4]
 8012470:	3301      	adds	r3, #1
 8012472:	607b      	str	r3, [r7, #4]
 8012474:	687b      	ldr	r3, [r7, #4]
 8012476:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 801247a:	4293      	cmp	r3, r2
 801247c:	d9f6      	bls.n	801246c <F_VL53L1X_InitSensors+0x38>

		// Wait for device booted
		while((state & 0x01) != 0x01){ VL53L1X_BootState(dev_avant_1, &state); HAL_Delay(2);}
 801247e:	e008      	b.n	8012492 <F_VL53L1X_InitSensors+0x5e>
 8012480:	1cfa      	adds	r2, r7, #3
 8012482:	4b12      	ldr	r3, [pc, #72]	; (80124cc <F_VL53L1X_InitSensors+0x98>)
 8012484:	4611      	mov	r1, r2
 8012486:	6818      	ldr	r0, [r3, #0]
 8012488:	f7ee f97f 	bl	800078a <VL53L1X_BootState>
 801248c:	2002      	movs	r0, #2
 801248e:	f7ee faf9 	bl	8000a84 <HAL_Delay>
 8012492:	78fb      	ldrb	r3, [r7, #3]
 8012494:	f003 0301 	and.w	r3, r3, #1
 8012498:	2b00      	cmp	r3, #0
 801249a:	d0f1      	beq.n	8012480 <F_VL53L1X_InitSensors+0x4c>

		VL53L1X_SetI2CAddress(dev_avant_1, VL53L1X_AVANT_1_ADDR);
 801249c:	4b0b      	ldr	r3, [pc, #44]	; (80124cc <F_VL53L1X_InitSensors+0x98>)
 801249e:	2110      	movs	r1, #16
 80124a0:	6818      	ldr	r0, [r3, #0]
 80124a2:	f7ee f875 	bl	8000590 <VL53L1X_SetI2CAddress>
		dev_avant_1.addr = VL53L1X_AVANT_1_ADDR;
 80124a6:	4b09      	ldr	r3, [pc, #36]	; (80124cc <F_VL53L1X_InitSensors+0x98>)
 80124a8:	2210      	movs	r2, #16
 80124aa:	601a      	str	r2, [r3, #0]

		HAL_Delay(1);
 80124ac:	2001      	movs	r0, #1
 80124ae:	f7ee fae9 	bl	8000a84 <HAL_Delay>

		VL53L1X_SensorInit(dev_avant_1);
 80124b2:	4b06      	ldr	r3, [pc, #24]	; (80124cc <F_VL53L1X_InitSensors+0x98>)
 80124b4:	6818      	ldr	r0, [r3, #0]
 80124b6:	f7ee f883 	bl	80005c0 <VL53L1X_SensorInit>
		VL53L1X_StartRanging(dev_avant_1);
 80124ba:	4b04      	ldr	r3, [pc, #16]	; (80124cc <F_VL53L1X_InitSensors+0x98>)
 80124bc:	6818      	ldr	r0, [r3, #0]
 80124be:	f7ee f90d 	bl	80006dc <VL53L1X_StartRanging>

		HAL_Delay(1);

		VL53L1X_SensorInit(dev_arriere_1);
		VL53L1X_StartRanging(dev_arriere_1);*/
}
 80124c2:	bf00      	nop
 80124c4:	3708      	adds	r7, #8
 80124c6:	46bd      	mov	sp, r7
 80124c8:	bd80      	pop	{r7, pc}
 80124ca:	bf00      	nop
 80124cc:	20003934 	.word	0x20003934
 80124d0:	2000393c 	.word	0x2000393c
 80124d4:	20003938 	.word	0x20003938
 80124d8:	20003930 	.word	0x20003930
 80124dc:	40021400 	.word	0x40021400

080124e0 <F_VL53L1X_CheckSensors>:
/**
 * Check the VL53L1X connected to the STM32
 * If data is ready ,update the value of distance_avant_1, distance_avant_2, distance_avant_3, distance_arriere_1
 */
void F_VL53L1X_CheckSensors(void)
{
 80124e0:	b580      	push	{r7, lr}
 80124e2:	b082      	sub	sp, #8
 80124e4:	af00      	add	r7, sp, #0
	uint8_t dataReady = 0;
 80124e6:	2300      	movs	r3, #0
 80124e8:	71fb      	strb	r3, [r7, #7]
	uint8_t rangeStatus = 0;
 80124ea:	2300      	movs	r3, #0
 80124ec:	71bb      	strb	r3, [r7, #6]

	// dev_avant_1;
	VL53L1X_CheckForDataReady(dev_avant_1, &dataReady);
 80124ee:	1dfa      	adds	r2, r7, #7
 80124f0:	4b0e      	ldr	r3, [pc, #56]	; (801252c <F_VL53L1X_CheckSensors+0x4c>)
 80124f2:	4611      	mov	r1, r2
 80124f4:	6818      	ldr	r0, [r3, #0]
 80124f6:	f7ee f919 	bl	800072c <VL53L1X_CheckForDataReady>

	if(dataReady  != 0)
 80124fa:	79fb      	ldrb	r3, [r7, #7]
 80124fc:	2b00      	cmp	r3, #0
 80124fe:	d011      	beq.n	8012524 <F_VL53L1X_CheckSensors+0x44>
	{
		VL53L1X_GetRangeStatus(dev_avant_1, &rangeStatus);
 8012500:	1dba      	adds	r2, r7, #6
 8012502:	4b0a      	ldr	r3, [pc, #40]	; (801252c <F_VL53L1X_CheckSensors+0x4c>)
 8012504:	4611      	mov	r1, r2
 8012506:	6818      	ldr	r0, [r3, #0]
 8012508:	f7ee f974 	bl	80007f4 <VL53L1X_GetRangeStatus>
		if(rangeStatus == 0)
 801250c:	79bb      	ldrb	r3, [r7, #6]
 801250e:	2b00      	cmp	r3, #0
 8012510:	d104      	bne.n	801251c <F_VL53L1X_CheckSensors+0x3c>
		{
			VL53L1X_GetDistance(dev_avant_1, &distance_avant_1);
 8012512:	4b06      	ldr	r3, [pc, #24]	; (801252c <F_VL53L1X_CheckSensors+0x4c>)
 8012514:	4906      	ldr	r1, [pc, #24]	; (8012530 <F_VL53L1X_CheckSensors+0x50>)
 8012516:	6818      	ldr	r0, [r3, #0]
 8012518:	f7ee f952 	bl	80007c0 <VL53L1X_GetDistance>
		}
		VL53L1X_ClearInterrupt(dev_avant_1);
 801251c:	4b03      	ldr	r3, [pc, #12]	; (801252c <F_VL53L1X_CheckSensors+0x4c>)
 801251e:	6818      	ldr	r0, [r3, #0]
 8012520:	f7ee f8a2 	bl	8000668 <VL53L1X_ClearInterrupt>
			VL53L1X_GetDistance(dev_arriere_1, &distance_arriere_1);
		}
		VL53L1X_ClearInterrupt(dev_arriere_1);
	}*/

}
 8012524:	bf00      	nop
 8012526:	3708      	adds	r7, #8
 8012528:	46bd      	mov	sp, r7
 801252a:	bd80      	pop	{r7, pc}
 801252c:	20003934 	.word	0x20003934
 8012530:	20000386 	.word	0x20000386

08012534 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8012534:	b580      	push	{r7, lr}
 8012536:	b08e      	sub	sp, #56	; 0x38
 8012538:	af00      	add	r7, sp, #0
 801253a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801253c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8012540:	2200      	movs	r2, #0
 8012542:	601a      	str	r2, [r3, #0]
 8012544:	605a      	str	r2, [r3, #4]
 8012546:	609a      	str	r2, [r3, #8]
 8012548:	60da      	str	r2, [r3, #12]
 801254a:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 801254c:	687b      	ldr	r3, [r7, #4]
 801254e:	681b      	ldr	r3, [r3, #0]
 8012550:	4a55      	ldr	r2, [pc, #340]	; (80126a8 <HAL_ETH_MspInit+0x174>)
 8012552:	4293      	cmp	r3, r2
 8012554:	f040 80a4 	bne.w	80126a0 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 8012558:	2300      	movs	r3, #0
 801255a:	623b      	str	r3, [r7, #32]
 801255c:	4b53      	ldr	r3, [pc, #332]	; (80126ac <HAL_ETH_MspInit+0x178>)
 801255e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012560:	4a52      	ldr	r2, [pc, #328]	; (80126ac <HAL_ETH_MspInit+0x178>)
 8012562:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8012566:	6313      	str	r3, [r2, #48]	; 0x30
 8012568:	4b50      	ldr	r3, [pc, #320]	; (80126ac <HAL_ETH_MspInit+0x178>)
 801256a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801256c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8012570:	623b      	str	r3, [r7, #32]
 8012572:	6a3b      	ldr	r3, [r7, #32]
 8012574:	2300      	movs	r3, #0
 8012576:	61fb      	str	r3, [r7, #28]
 8012578:	4b4c      	ldr	r3, [pc, #304]	; (80126ac <HAL_ETH_MspInit+0x178>)
 801257a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801257c:	4a4b      	ldr	r2, [pc, #300]	; (80126ac <HAL_ETH_MspInit+0x178>)
 801257e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8012582:	6313      	str	r3, [r2, #48]	; 0x30
 8012584:	4b49      	ldr	r3, [pc, #292]	; (80126ac <HAL_ETH_MspInit+0x178>)
 8012586:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012588:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 801258c:	61fb      	str	r3, [r7, #28]
 801258e:	69fb      	ldr	r3, [r7, #28]
 8012590:	2300      	movs	r3, #0
 8012592:	61bb      	str	r3, [r7, #24]
 8012594:	4b45      	ldr	r3, [pc, #276]	; (80126ac <HAL_ETH_MspInit+0x178>)
 8012596:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012598:	4a44      	ldr	r2, [pc, #272]	; (80126ac <HAL_ETH_MspInit+0x178>)
 801259a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 801259e:	6313      	str	r3, [r2, #48]	; 0x30
 80125a0:	4b42      	ldr	r3, [pc, #264]	; (80126ac <HAL_ETH_MspInit+0x178>)
 80125a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80125a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80125a8:	61bb      	str	r3, [r7, #24]
 80125aa:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80125ac:	2300      	movs	r3, #0
 80125ae:	617b      	str	r3, [r7, #20]
 80125b0:	4b3e      	ldr	r3, [pc, #248]	; (80126ac <HAL_ETH_MspInit+0x178>)
 80125b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80125b4:	4a3d      	ldr	r2, [pc, #244]	; (80126ac <HAL_ETH_MspInit+0x178>)
 80125b6:	f043 0304 	orr.w	r3, r3, #4
 80125ba:	6313      	str	r3, [r2, #48]	; 0x30
 80125bc:	4b3b      	ldr	r3, [pc, #236]	; (80126ac <HAL_ETH_MspInit+0x178>)
 80125be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80125c0:	f003 0304 	and.w	r3, r3, #4
 80125c4:	617b      	str	r3, [r7, #20]
 80125c6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80125c8:	2300      	movs	r3, #0
 80125ca:	613b      	str	r3, [r7, #16]
 80125cc:	4b37      	ldr	r3, [pc, #220]	; (80126ac <HAL_ETH_MspInit+0x178>)
 80125ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80125d0:	4a36      	ldr	r2, [pc, #216]	; (80126ac <HAL_ETH_MspInit+0x178>)
 80125d2:	f043 0301 	orr.w	r3, r3, #1
 80125d6:	6313      	str	r3, [r2, #48]	; 0x30
 80125d8:	4b34      	ldr	r3, [pc, #208]	; (80126ac <HAL_ETH_MspInit+0x178>)
 80125da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80125dc:	f003 0301 	and.w	r3, r3, #1
 80125e0:	613b      	str	r3, [r7, #16]
 80125e2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80125e4:	2300      	movs	r3, #0
 80125e6:	60fb      	str	r3, [r7, #12]
 80125e8:	4b30      	ldr	r3, [pc, #192]	; (80126ac <HAL_ETH_MspInit+0x178>)
 80125ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80125ec:	4a2f      	ldr	r2, [pc, #188]	; (80126ac <HAL_ETH_MspInit+0x178>)
 80125ee:	f043 0302 	orr.w	r3, r3, #2
 80125f2:	6313      	str	r3, [r2, #48]	; 0x30
 80125f4:	4b2d      	ldr	r3, [pc, #180]	; (80126ac <HAL_ETH_MspInit+0x178>)
 80125f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80125f8:	f003 0302 	and.w	r3, r3, #2
 80125fc:	60fb      	str	r3, [r7, #12]
 80125fe:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8012600:	2300      	movs	r3, #0
 8012602:	60bb      	str	r3, [r7, #8]
 8012604:	4b29      	ldr	r3, [pc, #164]	; (80126ac <HAL_ETH_MspInit+0x178>)
 8012606:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012608:	4a28      	ldr	r2, [pc, #160]	; (80126ac <HAL_ETH_MspInit+0x178>)
 801260a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801260e:	6313      	str	r3, [r2, #48]	; 0x30
 8012610:	4b26      	ldr	r3, [pc, #152]	; (80126ac <HAL_ETH_MspInit+0x178>)
 8012612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012614:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012618:	60bb      	str	r3, [r7, #8]
 801261a:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0 
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 801261c:	2332      	movs	r3, #50	; 0x32
 801261e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012620:	2302      	movs	r3, #2
 8012622:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012624:	2300      	movs	r3, #0
 8012626:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012628:	2303      	movs	r3, #3
 801262a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 801262c:	230b      	movs	r3, #11
 801262e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8012630:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8012634:	4619      	mov	r1, r3
 8012636:	481e      	ldr	r0, [pc, #120]	; (80126b0 <HAL_ETH_MspInit+0x17c>)
 8012638:	f7ef fa68 	bl	8001b0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 801263c:	2386      	movs	r3, #134	; 0x86
 801263e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012640:	2302      	movs	r3, #2
 8012642:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012644:	2300      	movs	r3, #0
 8012646:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012648:	2303      	movs	r3, #3
 801264a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 801264c:	230b      	movs	r3, #11
 801264e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012650:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8012654:	4619      	mov	r1, r3
 8012656:	4817      	ldr	r0, [pc, #92]	; (80126b4 <HAL_ETH_MspInit+0x180>)
 8012658:	f7ef fa58 	bl	8001b0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 801265c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8012660:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012662:	2302      	movs	r3, #2
 8012664:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012666:	2300      	movs	r3, #0
 8012668:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801266a:	2303      	movs	r3, #3
 801266c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 801266e:	230b      	movs	r3, #11
 8012670:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8012672:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8012676:	4619      	mov	r1, r3
 8012678:	480f      	ldr	r0, [pc, #60]	; (80126b8 <HAL_ETH_MspInit+0x184>)
 801267a:	f7ef fa47 	bl	8001b0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 801267e:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8012682:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012684:	2302      	movs	r3, #2
 8012686:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012688:	2300      	movs	r3, #0
 801268a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801268c:	2303      	movs	r3, #3
 801268e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8012690:	230b      	movs	r3, #11
 8012692:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8012694:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8012698:	4619      	mov	r1, r3
 801269a:	4808      	ldr	r0, [pc, #32]	; (80126bc <HAL_ETH_MspInit+0x188>)
 801269c:	f7ef fa36 	bl	8001b0c <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 80126a0:	bf00      	nop
 80126a2:	3738      	adds	r7, #56	; 0x38
 80126a4:	46bd      	mov	sp, r7
 80126a6:	bd80      	pop	{r7, pc}
 80126a8:	40028000 	.word	0x40028000
 80126ac:	40023800 	.word	0x40023800
 80126b0:	40020800 	.word	0x40020800
 80126b4:	40020000 	.word	0x40020000
 80126b8:	40020400 	.word	0x40020400
 80126bc:	40021800 	.word	0x40021800

080126c0 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{ 
 80126c0:	b580      	push	{r7, lr}
 80126c2:	b086      	sub	sp, #24
 80126c4:	af00      	add	r7, sp, #0
 80126c6:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 80126c8:	2300      	movs	r3, #0
 80126ca:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef hal_eth_init_status;
  
/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 80126cc:	4b49      	ldr	r3, [pc, #292]	; (80127f4 <low_level_init+0x134>)
 80126ce:	4a4a      	ldr	r2, [pc, #296]	; (80127f8 <low_level_init+0x138>)
 80126d0:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 80126d2:	4b48      	ldr	r3, [pc, #288]	; (80127f4 <low_level_init+0x134>)
 80126d4:	2201      	movs	r2, #1
 80126d6:	605a      	str	r2, [r3, #4]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 80126d8:	4b46      	ldr	r3, [pc, #280]	; (80127f4 <low_level_init+0x134>)
 80126da:	2200      	movs	r2, #0
 80126dc:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 80126de:	2300      	movs	r3, #0
 80126e0:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 80126e2:	2380      	movs	r3, #128	; 0x80
 80126e4:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 80126e6:	23e1      	movs	r3, #225	; 0xe1
 80126e8:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 80126ea:	2300      	movs	r3, #0
 80126ec:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 80126ee:	2300      	movs	r3, #0
 80126f0:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 80126f2:	2300      	movs	r3, #0
 80126f4:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 80126f6:	4a3f      	ldr	r2, [pc, #252]	; (80127f4 <low_level_init+0x134>)
 80126f8:	f107 0308 	add.w	r3, r7, #8
 80126fc:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 80126fe:	4b3d      	ldr	r3, [pc, #244]	; (80127f4 <low_level_init+0x134>)
 8012700:	2200      	movs	r2, #0
 8012702:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 8012704:	4b3b      	ldr	r3, [pc, #236]	; (80127f4 <low_level_init+0x134>)
 8012706:	2200      	movs	r2, #0
 8012708:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 801270a:	4b3a      	ldr	r3, [pc, #232]	; (80127f4 <low_level_init+0x134>)
 801270c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8012710:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */
    
  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8012712:	4838      	ldr	r0, [pc, #224]	; (80127f4 <low_level_init+0x134>)
 8012714:	f7ee faea 	bl	8000cec <HAL_ETH_Init>
 8012718:	4603      	mov	r3, r0
 801271a:	75fb      	strb	r3, [r7, #23]

  if (hal_eth_init_status == HAL_OK)
 801271c:	7dfb      	ldrb	r3, [r7, #23]
 801271e:	2b00      	cmp	r3, #0
 8012720:	d108      	bne.n	8012734 <low_level_init+0x74>
  {
    /* Set netif link flag */  
    netif->flags |= NETIF_FLAG_LINK_UP;
 8012722:	687b      	ldr	r3, [r7, #4]
 8012724:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012728:	f043 0304 	orr.w	r3, r3, #4
 801272c:	b2da      	uxtb	r2, r3
 801272e:	687b      	ldr	r3, [r7, #4]
 8012730:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 8012734:	2304      	movs	r3, #4
 8012736:	4a31      	ldr	r2, [pc, #196]	; (80127fc <low_level_init+0x13c>)
 8012738:	4931      	ldr	r1, [pc, #196]	; (8012800 <low_level_init+0x140>)
 801273a:	482e      	ldr	r0, [pc, #184]	; (80127f4 <low_level_init+0x134>)
 801273c:	f7ee fc74 	bl	8001028 <HAL_ETH_DMATxDescListInit>
     
  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 8012740:	2304      	movs	r3, #4
 8012742:	4a30      	ldr	r2, [pc, #192]	; (8012804 <low_level_init+0x144>)
 8012744:	4930      	ldr	r1, [pc, #192]	; (8012808 <low_level_init+0x148>)
 8012746:	482b      	ldr	r0, [pc, #172]	; (80127f4 <low_level_init+0x134>)
 8012748:	f7ee fcd7 	bl	80010fa <HAL_ETH_DMARxDescListInit>
 
#if LWIP_ARP || LWIP_ETHERNET 

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 801274c:	687b      	ldr	r3, [r7, #4]
 801274e:	2206      	movs	r2, #6
 8012750:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  
  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8012754:	4b27      	ldr	r3, [pc, #156]	; (80127f4 <low_level_init+0x134>)
 8012756:	695b      	ldr	r3, [r3, #20]
 8012758:	781a      	ldrb	r2, [r3, #0]
 801275a:	687b      	ldr	r3, [r7, #4]
 801275c:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8012760:	4b24      	ldr	r3, [pc, #144]	; (80127f4 <low_level_init+0x134>)
 8012762:	695b      	ldr	r3, [r3, #20]
 8012764:	785a      	ldrb	r2, [r3, #1]
 8012766:	687b      	ldr	r3, [r7, #4]
 8012768:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 801276c:	4b21      	ldr	r3, [pc, #132]	; (80127f4 <low_level_init+0x134>)
 801276e:	695b      	ldr	r3, [r3, #20]
 8012770:	789a      	ldrb	r2, [r3, #2]
 8012772:	687b      	ldr	r3, [r7, #4]
 8012774:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8012778:	4b1e      	ldr	r3, [pc, #120]	; (80127f4 <low_level_init+0x134>)
 801277a:	695b      	ldr	r3, [r3, #20]
 801277c:	78da      	ldrb	r2, [r3, #3]
 801277e:	687b      	ldr	r3, [r7, #4]
 8012780:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8012784:	4b1b      	ldr	r3, [pc, #108]	; (80127f4 <low_level_init+0x134>)
 8012786:	695b      	ldr	r3, [r3, #20]
 8012788:	791a      	ldrb	r2, [r3, #4]
 801278a:	687b      	ldr	r3, [r7, #4]
 801278c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8012790:	4b18      	ldr	r3, [pc, #96]	; (80127f4 <low_level_init+0x134>)
 8012792:	695b      	ldr	r3, [r3, #20]
 8012794:	795a      	ldrb	r2, [r3, #5]
 8012796:	687b      	ldr	r3, [r7, #4]
 8012798:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  
  /* maximum transfer unit */
  netif->mtu = 1500;
 801279c:	687b      	ldr	r3, [r7, #4]
 801279e:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80127a2:	84da      	strh	r2, [r3, #38]	; 0x26
  
  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 80127a4:	687b      	ldr	r3, [r7, #4]
 80127a6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80127aa:	f043 030a 	orr.w	r3, r3, #10
 80127ae:	b2da      	uxtb	r2, r3
 80127b0:	687b      	ldr	r3, [r7, #4]
 80127b2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
  #else 
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */
  
  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 80127b6:	480f      	ldr	r0, [pc, #60]	; (80127f4 <low_level_init+0x134>)
 80127b8:	f7ee fec4 	bl	8001544 <HAL_ETH_Start>
    
/* USER CODE END PHY_PRE_CONFIG */
  

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 80127bc:	f107 0310 	add.w	r3, r7, #16
 80127c0:	461a      	mov	r2, r3
 80127c2:	211d      	movs	r1, #29
 80127c4:	480b      	ldr	r0, [pc, #44]	; (80127f4 <low_level_init+0x134>)
 80127c6:	f7ee fdef 	bl	80013a8 <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 80127ca:	693b      	ldr	r3, [r7, #16]
 80127cc:	f043 030b 	orr.w	r3, r3, #11
 80127d0:	613b      	str	r3, [r7, #16]

  /* Enable Interrupt on change of link status */ 
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 80127d2:	693b      	ldr	r3, [r7, #16]
 80127d4:	461a      	mov	r2, r3
 80127d6:	211d      	movs	r1, #29
 80127d8:	4806      	ldr	r0, [pc, #24]	; (80127f4 <low_level_init+0x134>)
 80127da:	f7ee fe4d 	bl	8001478 <HAL_ETH_WritePHYRegister>
  
  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 80127de:	f107 0310 	add.w	r3, r7, #16
 80127e2:	461a      	mov	r2, r3
 80127e4:	211d      	movs	r1, #29
 80127e6:	4803      	ldr	r0, [pc, #12]	; (80127f4 <low_level_init+0x134>)
 80127e8:	f7ee fdde 	bl	80013a8 <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */ 
    
/* USER CODE END LOW_LEVEL_INIT */
}
 80127ec:	bf00      	nop
 80127ee:	3718      	adds	r7, #24
 80127f0:	46bd      	mov	sp, r7
 80127f2:	bd80      	pop	{r7, pc}
 80127f4:	20005210 	.word	0x20005210
 80127f8:	40028000 	.word	0x40028000
 80127fc:	20005258 	.word	0x20005258
 8012800:	20003940 	.word	0x20003940
 8012804:	200039c0 	.word	0x200039c0
 8012808:	20005190 	.word	0x20005190

0801280c <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 801280c:	b580      	push	{r7, lr}
 801280e:	b08a      	sub	sp, #40	; 0x28
 8012810:	af00      	add	r7, sp, #0
 8012812:	6078      	str	r0, [r7, #4]
 8012814:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 8012816:	4b4b      	ldr	r3, [pc, #300]	; (8012944 <low_level_output+0x138>)
 8012818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801281a:	689b      	ldr	r3, [r3, #8]
 801281c:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 801281e:	2300      	movs	r3, #0
 8012820:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 8012822:	2300      	movs	r3, #0
 8012824:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 8012826:	2300      	movs	r3, #0
 8012828:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 801282a:	2300      	movs	r3, #0
 801282c:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 801282e:	4b45      	ldr	r3, [pc, #276]	; (8012944 <low_level_output+0x138>)
 8012830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012832:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 8012834:	2300      	movs	r3, #0
 8012836:	613b      	str	r3, [r7, #16]
  
  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 8012838:	683b      	ldr	r3, [r7, #0]
 801283a:	623b      	str	r3, [r7, #32]
 801283c:	e05a      	b.n	80128f4 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 801283e:	69bb      	ldr	r3, [r7, #24]
 8012840:	681b      	ldr	r3, [r3, #0]
 8012842:	2b00      	cmp	r3, #0
 8012844:	da03      	bge.n	801284e <low_level_output+0x42>
      {
        errval = ERR_USE;
 8012846:	23f8      	movs	r3, #248	; 0xf8
 8012848:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 801284c:	e05c      	b.n	8012908 <low_level_output+0xfc>
      }
    
      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 801284e:	6a3b      	ldr	r3, [r7, #32]
 8012850:	895b      	ldrh	r3, [r3, #10]
 8012852:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 8012854:	2300      	movs	r3, #0
 8012856:	60bb      	str	r3, [r7, #8]
    
      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8012858:	e02f      	b.n	80128ba <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 801285a:	69fa      	ldr	r2, [r7, #28]
 801285c:	693b      	ldr	r3, [r7, #16]
 801285e:	18d0      	adds	r0, r2, r3
 8012860:	6a3b      	ldr	r3, [r7, #32]
 8012862:	685a      	ldr	r2, [r3, #4]
 8012864:	68bb      	ldr	r3, [r7, #8]
 8012866:	18d1      	adds	r1, r2, r3
 8012868:	693b      	ldr	r3, [r7, #16]
 801286a:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 801286e:	3304      	adds	r3, #4
 8012870:	461a      	mov	r2, r3
 8012872:	f001 fe94 	bl	801459e <memcpy>
      
        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 8012876:	69bb      	ldr	r3, [r7, #24]
 8012878:	68db      	ldr	r3, [r3, #12]
 801287a:	61bb      	str	r3, [r7, #24]
      
        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 801287c:	69bb      	ldr	r3, [r7, #24]
 801287e:	681b      	ldr	r3, [r3, #0]
 8012880:	2b00      	cmp	r3, #0
 8012882:	da03      	bge.n	801288c <low_level_output+0x80>
        {
          errval = ERR_USE;
 8012884:	23f8      	movs	r3, #248	; 0xf8
 8012886:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 801288a:	e03d      	b.n	8012908 <low_level_output+0xfc>
        }
      
        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 801288c:	69bb      	ldr	r3, [r7, #24]
 801288e:	689b      	ldr	r3, [r3, #8]
 8012890:	61fb      	str	r3, [r7, #28]
      
        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 8012892:	693a      	ldr	r2, [r7, #16]
 8012894:	68fb      	ldr	r3, [r7, #12]
 8012896:	4413      	add	r3, r2
 8012898:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 801289c:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 801289e:	68ba      	ldr	r2, [r7, #8]
 80128a0:	693b      	ldr	r3, [r7, #16]
 80128a2:	1ad3      	subs	r3, r2, r3
 80128a4:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 80128a8:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 80128aa:	697a      	ldr	r2, [r7, #20]
 80128ac:	693b      	ldr	r3, [r7, #16]
 80128ae:	1ad3      	subs	r3, r2, r3
 80128b0:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 80128b4:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 80128b6:	2300      	movs	r3, #0
 80128b8:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 80128ba:	68fa      	ldr	r2, [r7, #12]
 80128bc:	693b      	ldr	r3, [r7, #16]
 80128be:	4413      	add	r3, r2
 80128c0:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80128c4:	4293      	cmp	r3, r2
 80128c6:	d8c8      	bhi.n	801285a <low_level_output+0x4e>
      }
    
      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 80128c8:	69fa      	ldr	r2, [r7, #28]
 80128ca:	693b      	ldr	r3, [r7, #16]
 80128cc:	18d0      	adds	r0, r2, r3
 80128ce:	6a3b      	ldr	r3, [r7, #32]
 80128d0:	685a      	ldr	r2, [r3, #4]
 80128d2:	68bb      	ldr	r3, [r7, #8]
 80128d4:	4413      	add	r3, r2
 80128d6:	68fa      	ldr	r2, [r7, #12]
 80128d8:	4619      	mov	r1, r3
 80128da:	f001 fe60 	bl	801459e <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 80128de:	693a      	ldr	r2, [r7, #16]
 80128e0:	68fb      	ldr	r3, [r7, #12]
 80128e2:	4413      	add	r3, r2
 80128e4:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 80128e6:	697a      	ldr	r2, [r7, #20]
 80128e8:	68fb      	ldr	r3, [r7, #12]
 80128ea:	4413      	add	r3, r2
 80128ec:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 80128ee:	6a3b      	ldr	r3, [r7, #32]
 80128f0:	681b      	ldr	r3, [r3, #0]
 80128f2:	623b      	str	r3, [r7, #32]
 80128f4:	6a3b      	ldr	r3, [r7, #32]
 80128f6:	2b00      	cmp	r3, #0
 80128f8:	d1a1      	bne.n	801283e <low_level_output+0x32>
    }
  
  /* Prepare transmit descriptors to give to DMA */ 
  HAL_ETH_TransmitFrame(&heth, framelength);
 80128fa:	6979      	ldr	r1, [r7, #20]
 80128fc:	4811      	ldr	r0, [pc, #68]	; (8012944 <low_level_output+0x138>)
 80128fe:	f7ee fc69 	bl	80011d4 <HAL_ETH_TransmitFrame>
  
  errval = ERR_OK;
 8012902:	2300      	movs	r3, #0
 8012904:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  
error:
  
  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 8012908:	4b0e      	ldr	r3, [pc, #56]	; (8012944 <low_level_output+0x138>)
 801290a:	681b      	ldr	r3, [r3, #0]
 801290c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8012910:	3314      	adds	r3, #20
 8012912:	681b      	ldr	r3, [r3, #0]
 8012914:	f003 0320 	and.w	r3, r3, #32
 8012918:	2b00      	cmp	r3, #0
 801291a:	d00d      	beq.n	8012938 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 801291c:	4b09      	ldr	r3, [pc, #36]	; (8012944 <low_level_output+0x138>)
 801291e:	681b      	ldr	r3, [r3, #0]
 8012920:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8012924:	3314      	adds	r3, #20
 8012926:	2220      	movs	r2, #32
 8012928:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 801292a:	4b06      	ldr	r3, [pc, #24]	; (8012944 <low_level_output+0x138>)
 801292c:	681b      	ldr	r3, [r3, #0]
 801292e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8012932:	3304      	adds	r3, #4
 8012934:	2200      	movs	r2, #0
 8012936:	601a      	str	r2, [r3, #0]
  }
  return errval;
 8012938:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 801293c:	4618      	mov	r0, r3
 801293e:	3728      	adds	r7, #40	; 0x28
 8012940:	46bd      	mov	sp, r7
 8012942:	bd80      	pop	{r7, pc}
 8012944:	20005210 	.word	0x20005210

08012948 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8012948:	b580      	push	{r7, lr}
 801294a:	b082      	sub	sp, #8
 801294c:	af00      	add	r7, sp, #0
 801294e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8012950:	687b      	ldr	r3, [r7, #4]
 8012952:	2b00      	cmp	r3, #0
 8012954:	d106      	bne.n	8012964 <ethernetif_init+0x1c>
 8012956:	4b0e      	ldr	r3, [pc, #56]	; (8012990 <ethernetif_init+0x48>)
 8012958:	f44f 7204 	mov.w	r2, #528	; 0x210
 801295c:	490d      	ldr	r1, [pc, #52]	; (8012994 <ethernetif_init+0x4c>)
 801295e:	480e      	ldr	r0, [pc, #56]	; (8012998 <ethernetif_init+0x50>)
 8012960:	f001 fed8 	bl	8014714 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 8012964:	687b      	ldr	r3, [r7, #4]
 8012966:	2273      	movs	r2, #115	; 0x73
 8012968:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->name[1] = IFNAME1;
 801296c:	687b      	ldr	r3, [r7, #4]
 801296e:	2274      	movs	r2, #116	; 0x74
 8012970:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8012974:	687b      	ldr	r3, [r7, #4]
 8012976:	4a09      	ldr	r2, [pc, #36]	; (801299c <ethernetif_init+0x54>)
 8012978:	615a      	str	r2, [r3, #20]
 
#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 801297a:	687b      	ldr	r3, [r7, #4]
 801297c:	4a08      	ldr	r2, [pc, #32]	; (80129a0 <ethernetif_init+0x58>)
 801297e:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 8012980:	6878      	ldr	r0, [r7, #4]
 8012982:	f7ff fe9d 	bl	80126c0 <low_level_init>

  return ERR_OK;
 8012986:	2300      	movs	r3, #0
}
 8012988:	4618      	mov	r0, r3
 801298a:	3708      	adds	r7, #8
 801298c:	46bd      	mov	sp, r7
 801298e:	bd80      	pop	{r7, pc}
 8012990:	08017570 	.word	0x08017570
 8012994:	08017584 	.word	0x08017584
 8012998:	08017594 	.word	0x08017594
 801299c:	08010825 	.word	0x08010825
 80129a0:	0801280d 	.word	0x0801280d

080129a4 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 80129a4:	b580      	push	{r7, lr}
 80129a6:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80129a8:	f7ee f860 	bl	8000a6c <HAL_GetTick>
 80129ac:	4603      	mov	r3, r0
}
 80129ae:	4618      	mov	r0, r3
 80129b0:	bd80      	pop	{r7, pc}
	...

080129b4 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through 
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80129b4:	b580      	push	{r7, lr}
 80129b6:	b08e      	sub	sp, #56	; 0x38
 80129b8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80129ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80129be:	2200      	movs	r2, #0
 80129c0:	601a      	str	r2, [r3, #0]
 80129c2:	605a      	str	r2, [r3, #4]
 80129c4:	609a      	str	r2, [r3, #8]
 80129c6:	60da      	str	r2, [r3, #12]
 80129c8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80129ca:	2300      	movs	r3, #0
 80129cc:	623b      	str	r3, [r7, #32]
 80129ce:	4bab      	ldr	r3, [pc, #684]	; (8012c7c <MX_GPIO_Init+0x2c8>)
 80129d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80129d2:	4aaa      	ldr	r2, [pc, #680]	; (8012c7c <MX_GPIO_Init+0x2c8>)
 80129d4:	f043 0310 	orr.w	r3, r3, #16
 80129d8:	6313      	str	r3, [r2, #48]	; 0x30
 80129da:	4ba8      	ldr	r3, [pc, #672]	; (8012c7c <MX_GPIO_Init+0x2c8>)
 80129dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80129de:	f003 0310 	and.w	r3, r3, #16
 80129e2:	623b      	str	r3, [r7, #32]
 80129e4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80129e6:	2300      	movs	r3, #0
 80129e8:	61fb      	str	r3, [r7, #28]
 80129ea:	4ba4      	ldr	r3, [pc, #656]	; (8012c7c <MX_GPIO_Init+0x2c8>)
 80129ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80129ee:	4aa3      	ldr	r2, [pc, #652]	; (8012c7c <MX_GPIO_Init+0x2c8>)
 80129f0:	f043 0304 	orr.w	r3, r3, #4
 80129f4:	6313      	str	r3, [r2, #48]	; 0x30
 80129f6:	4ba1      	ldr	r3, [pc, #644]	; (8012c7c <MX_GPIO_Init+0x2c8>)
 80129f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80129fa:	f003 0304 	and.w	r3, r3, #4
 80129fe:	61fb      	str	r3, [r7, #28]
 8012a00:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8012a02:	2300      	movs	r3, #0
 8012a04:	61bb      	str	r3, [r7, #24]
 8012a06:	4b9d      	ldr	r3, [pc, #628]	; (8012c7c <MX_GPIO_Init+0x2c8>)
 8012a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012a0a:	4a9c      	ldr	r2, [pc, #624]	; (8012c7c <MX_GPIO_Init+0x2c8>)
 8012a0c:	f043 0320 	orr.w	r3, r3, #32
 8012a10:	6313      	str	r3, [r2, #48]	; 0x30
 8012a12:	4b9a      	ldr	r3, [pc, #616]	; (8012c7c <MX_GPIO_Init+0x2c8>)
 8012a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012a16:	f003 0320 	and.w	r3, r3, #32
 8012a1a:	61bb      	str	r3, [r7, #24]
 8012a1c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8012a1e:	2300      	movs	r3, #0
 8012a20:	617b      	str	r3, [r7, #20]
 8012a22:	4b96      	ldr	r3, [pc, #600]	; (8012c7c <MX_GPIO_Init+0x2c8>)
 8012a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012a26:	4a95      	ldr	r2, [pc, #596]	; (8012c7c <MX_GPIO_Init+0x2c8>)
 8012a28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012a2c:	6313      	str	r3, [r2, #48]	; 0x30
 8012a2e:	4b93      	ldr	r3, [pc, #588]	; (8012c7c <MX_GPIO_Init+0x2c8>)
 8012a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012a32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012a36:	617b      	str	r3, [r7, #20]
 8012a38:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8012a3a:	2300      	movs	r3, #0
 8012a3c:	613b      	str	r3, [r7, #16]
 8012a3e:	4b8f      	ldr	r3, [pc, #572]	; (8012c7c <MX_GPIO_Init+0x2c8>)
 8012a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012a42:	4a8e      	ldr	r2, [pc, #568]	; (8012c7c <MX_GPIO_Init+0x2c8>)
 8012a44:	f043 0301 	orr.w	r3, r3, #1
 8012a48:	6313      	str	r3, [r2, #48]	; 0x30
 8012a4a:	4b8c      	ldr	r3, [pc, #560]	; (8012c7c <MX_GPIO_Init+0x2c8>)
 8012a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012a4e:	f003 0301 	and.w	r3, r3, #1
 8012a52:	613b      	str	r3, [r7, #16]
 8012a54:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8012a56:	2300      	movs	r3, #0
 8012a58:	60fb      	str	r3, [r7, #12]
 8012a5a:	4b88      	ldr	r3, [pc, #544]	; (8012c7c <MX_GPIO_Init+0x2c8>)
 8012a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012a5e:	4a87      	ldr	r2, [pc, #540]	; (8012c7c <MX_GPIO_Init+0x2c8>)
 8012a60:	f043 0302 	orr.w	r3, r3, #2
 8012a64:	6313      	str	r3, [r2, #48]	; 0x30
 8012a66:	4b85      	ldr	r3, [pc, #532]	; (8012c7c <MX_GPIO_Init+0x2c8>)
 8012a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012a6a:	f003 0302 	and.w	r3, r3, #2
 8012a6e:	60fb      	str	r3, [r7, #12]
 8012a70:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8012a72:	2300      	movs	r3, #0
 8012a74:	60bb      	str	r3, [r7, #8]
 8012a76:	4b81      	ldr	r3, [pc, #516]	; (8012c7c <MX_GPIO_Init+0x2c8>)
 8012a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012a7a:	4a80      	ldr	r2, [pc, #512]	; (8012c7c <MX_GPIO_Init+0x2c8>)
 8012a7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012a80:	6313      	str	r3, [r2, #48]	; 0x30
 8012a82:	4b7e      	ldr	r3, [pc, #504]	; (8012c7c <MX_GPIO_Init+0x2c8>)
 8012a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012a86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012a8a:	60bb      	str	r3, [r7, #8]
 8012a8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8012a8e:	2300      	movs	r3, #0
 8012a90:	607b      	str	r3, [r7, #4]
 8012a92:	4b7a      	ldr	r3, [pc, #488]	; (8012c7c <MX_GPIO_Init+0x2c8>)
 8012a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012a96:	4a79      	ldr	r2, [pc, #484]	; (8012c7c <MX_GPIO_Init+0x2c8>)
 8012a98:	f043 0308 	orr.w	r3, r3, #8
 8012a9c:	6313      	str	r3, [r2, #48]	; 0x30
 8012a9e:	4b77      	ldr	r3, [pc, #476]	; (8012c7c <MX_GPIO_Init+0x2c8>)
 8012aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012aa2:	f003 0308 	and.w	r3, r3, #8
 8012aa6:	607b      	str	r3, [r7, #4]
 8012aa8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, XSHUNT_DISTANCE_1_Pin|XSHUNT_DISTANCE_2_Pin|XSHUNT_DISTANCE_3_Pin|XSHUNT_DISTANCE_4_Pin 
 8012aaa:	2200      	movs	r2, #0
 8012aac:	f247 013c 	movw	r1, #28732	; 0x703c
 8012ab0:	4873      	ldr	r0, [pc, #460]	; (8012c80 <MX_GPIO_Init+0x2cc>)
 8012ab2:	f7ef f9d5 	bl	8001e60 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|LD1_Pin, GPIO_PIN_RESET);
 8012ab6:	2200      	movs	r2, #0
 8012ab8:	f240 2101 	movw	r1, #513	; 0x201
 8012abc:	4871      	ldr	r0, [pc, #452]	; (8012c84 <MX_GPIO_Init+0x2d0>)
 8012abe:	f7ef f9cf 	bl	8001e60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8012ac2:	2200      	movs	r2, #0
 8012ac4:	2108      	movs	r1, #8
 8012ac6:	4870      	ldr	r0, [pc, #448]	; (8012c88 <MX_GPIO_Init+0x2d4>)
 8012ac8:	f7ef f9ca 	bl	8001e60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8012acc:	2200      	movs	r2, #0
 8012ace:	f244 0181 	movw	r1, #16513	; 0x4081
 8012ad2:	486e      	ldr	r0, [pc, #440]	; (8012c8c <MX_GPIO_Init+0x2d8>)
 8012ad4:	f7ef f9c4 	bl	8001e60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8012ad8:	2200      	movs	r2, #0
 8012ada:	2140      	movs	r1, #64	; 0x40
 8012adc:	486c      	ldr	r0, [pc, #432]	; (8012c90 <MX_GPIO_Init+0x2dc>)
 8012ade:	f7ef f9bf 	bl	8001e60 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE4 PE5 
                           PE6 PE7 PE8 PE9 
                           PE10 PE11 PE12 PE13 
                           PE14 PE15 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 8012ae2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8012ae6:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9 
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8012ae8:	2303      	movs	r3, #3
 8012aea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012aec:	2300      	movs	r3, #0
 8012aee:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8012af0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8012af4:	4619      	mov	r1, r3
 8012af6:	4867      	ldr	r0, [pc, #412]	; (8012c94 <MX_GPIO_Init+0x2e0>)
 8012af8:	f7ef f808 	bl	8001b0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8012afc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8012b00:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8012b02:	4b65      	ldr	r3, [pc, #404]	; (8012c98 <MX_GPIO_Init+0x2e4>)
 8012b04:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012b06:	2300      	movs	r3, #0
 8012b08:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8012b0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8012b0e:	4619      	mov	r1, r3
 8012b10:	485c      	ldr	r0, [pc, #368]	; (8012c84 <MX_GPIO_Init+0x2d0>)
 8012b12:	f7ee fffb 	bl	8001b0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin 
                           PF12 PF13 PF14 */
  GPIO_InitStruct.Pin = XSHUNT_DISTANCE_1_Pin|XSHUNT_DISTANCE_2_Pin|XSHUNT_DISTANCE_3_Pin|XSHUNT_DISTANCE_4_Pin 
 8012b16:	f247 033c 	movw	r3, #28732	; 0x703c
 8012b1a:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8012b1c:	2301      	movs	r3, #1
 8012b1e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012b20:	2300      	movs	r3, #0
 8012b22:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8012b24:	2300      	movs	r3, #0
 8012b26:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8012b28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8012b2c:	4619      	mov	r1, r3
 8012b2e:	4854      	ldr	r0, [pc, #336]	; (8012c80 <MX_GPIO_Init+0x2cc>)
 8012b30:	f7ee ffec 	bl	8001b0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PF6 PF7 PF8 PF9 
                           PF10 PF11 PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9 
 8012b34:	f648 73c0 	movw	r3, #36800	; 0x8fc0
 8012b38:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8012b3a:	2303      	movs	r3, #3
 8012b3c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012b3e:	2300      	movs	r3, #0
 8012b40:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8012b42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8012b46:	4619      	mov	r1, r3
 8012b48:	484d      	ldr	r0, [pc, #308]	; (8012c80 <MX_GPIO_Init+0x2cc>)
 8012b4a:	f7ee ffdf 	bl	8001b0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|LD1_Pin;
 8012b4e:	f240 2301 	movw	r3, #513	; 0x201
 8012b52:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8012b54:	2301      	movs	r3, #1
 8012b56:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012b58:	2300      	movs	r3, #0
 8012b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8012b5c:	2300      	movs	r3, #0
 8012b5e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8012b60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8012b64:	4619      	mov	r1, r3
 8012b66:	4847      	ldr	r0, [pc, #284]	; (8012c84 <MX_GPIO_Init+0x2d0>)
 8012b68:	f7ee ffd0 	bl	8001b0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC2 PC3 PC6 PC7 
                           PC8 PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_7 
 8012b6c:	f641 53cc 	movw	r3, #7628	; 0x1dcc
 8012b70:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8012b72:	2303      	movs	r3, #3
 8012b74:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012b76:	2300      	movs	r3, #0
 8012b78:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8012b7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8012b7e:	4619      	mov	r1, r3
 8012b80:	4840      	ldr	r0, [pc, #256]	; (8012c84 <MX_GPIO_Init+0x2d0>)
 8012b82:	f7ee ffc3 	bl	8001b0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_5;
 8012b86:	2331      	movs	r3, #49	; 0x31
 8012b88:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8012b8a:	2303      	movs	r3, #3
 8012b8c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012b8e:	2300      	movs	r3, #0
 8012b90:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012b92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8012b96:	4619      	mov	r1, r3
 8012b98:	483b      	ldr	r0, [pc, #236]	; (8012c88 <MX_GPIO_Init+0x2d4>)
 8012b9a:	f7ee ffb7 	bl	8001b0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8012b9e:	2308      	movs	r3, #8
 8012ba0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8012ba2:	2301      	movs	r3, #1
 8012ba4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012ba6:	2300      	movs	r3, #0
 8012ba8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8012baa:	2300      	movs	r3, #0
 8012bac:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012bae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8012bb2:	4619      	mov	r1, r3
 8012bb4:	4834      	ldr	r0, [pc, #208]	; (8012c88 <MX_GPIO_Init+0x2d4>)
 8012bb6:	f7ee ffa9 	bl	8001b0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8012bba:	2340      	movs	r3, #64	; 0x40
 8012bbc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8012bbe:	2300      	movs	r3, #0
 8012bc0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012bc2:	2300      	movs	r3, #0
 8012bc4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012bc6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8012bca:	4619      	mov	r1, r3
 8012bcc:	482e      	ldr	r0, [pc, #184]	; (8012c88 <MX_GPIO_Init+0x2d4>)
 8012bce:	f7ee ff9d 	bl	8001b0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PBPin PBPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|LD3_Pin|LD2_Pin;
 8012bd2:	f244 0381 	movw	r3, #16513	; 0x4081
 8012bd6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8012bd8:	2301      	movs	r3, #1
 8012bda:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012bdc:	2300      	movs	r3, #0
 8012bde:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8012be0:	2300      	movs	r3, #0
 8012be2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8012be4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8012be8:	4619      	mov	r1, r3
 8012bea:	4828      	ldr	r0, [pc, #160]	; (8012c8c <MX_GPIO_Init+0x2d8>)
 8012bec:	f7ee ff8e 	bl	8001b0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB10 PB11 
                           PB12 PB15 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11 
 8012bf0:	f649 4346 	movw	r3, #40006	; 0x9c46
 8012bf4:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8012bf6:	2303      	movs	r3, #3
 8012bf8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012bfa:	2300      	movs	r3, #0
 8012bfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8012bfe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8012c02:	4619      	mov	r1, r3
 8012c04:	4821      	ldr	r0, [pc, #132]	; (8012c8c <MX_GPIO_Init+0x2d8>)
 8012c06:	f7ee ff81 	bl	8001b0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PG0 PG1 PG2 PG3 
                           PG4 PG5 PG8 PG9 
                           PG10 PG12 PG14 PG15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8012c0a:	f24d 733f 	movw	r3, #55103	; 0xd73f
 8012c0e:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9 
                          |GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8012c10:	2303      	movs	r3, #3
 8012c12:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012c14:	2300      	movs	r3, #0
 8012c16:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8012c18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8012c1c:	4619      	mov	r1, r3
 8012c1e:	481c      	ldr	r0, [pc, #112]	; (8012c90 <MX_GPIO_Init+0x2dc>)
 8012c20:	f7ee ff74 	bl	8001b0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD11 PD12 PD13 
                           PD0 PD1 PD2 PD3 
                           PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 
 8012c24:	f643 43ff 	movw	r3, #15615	; 0x3cff
 8012c28:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8012c2a:	2303      	movs	r3, #3
 8012c2c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012c2e:	2300      	movs	r3, #0
 8012c30:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8012c32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8012c36:	4619      	mov	r1, r3
 8012c38:	4818      	ldr	r0, [pc, #96]	; (8012c9c <MX_GPIO_Init+0x2e8>)
 8012c3a:	f7ee ff67 	bl	8001b0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8012c3e:	2340      	movs	r3, #64	; 0x40
 8012c40:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8012c42:	2301      	movs	r3, #1
 8012c44:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012c46:	2300      	movs	r3, #0
 8012c48:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8012c4a:	2300      	movs	r3, #0
 8012c4c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8012c4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8012c52:	4619      	mov	r1, r3
 8012c54:	480e      	ldr	r0, [pc, #56]	; (8012c90 <MX_GPIO_Init+0x2dc>)
 8012c56:	f7ee ff59 	bl	8001b0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8012c5a:	2380      	movs	r3, #128	; 0x80
 8012c5c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8012c5e:	2300      	movs	r3, #0
 8012c60:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012c62:	2300      	movs	r3, #0
 8012c64:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8012c66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8012c6a:	4619      	mov	r1, r3
 8012c6c:	4808      	ldr	r0, [pc, #32]	; (8012c90 <MX_GPIO_Init+0x2dc>)
 8012c6e:	f7ee ff4d 	bl	8001b0c <HAL_GPIO_Init>

}
 8012c72:	bf00      	nop
 8012c74:	3738      	adds	r7, #56	; 0x38
 8012c76:	46bd      	mov	sp, r7
 8012c78:	bd80      	pop	{r7, pc}
 8012c7a:	bf00      	nop
 8012c7c:	40023800 	.word	0x40023800
 8012c80:	40021400 	.word	0x40021400
 8012c84:	40020800 	.word	0x40020800
 8012c88:	40020000 	.word	0x40020000
 8012c8c:	40020400 	.word	0x40020400
 8012c90:	40021800 	.word	0x40021800
 8012c94:	40021000 	.word	0x40021000
 8012c98:	10110000 	.word	0x10110000
 8012c9c:	40020c00 	.word	0x40020c00

08012ca0 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8012ca0:	b580      	push	{r7, lr}
 8012ca2:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8012ca4:	4b1b      	ldr	r3, [pc, #108]	; (8012d14 <MX_I2C1_Init+0x74>)
 8012ca6:	4a1c      	ldr	r2, [pc, #112]	; (8012d18 <MX_I2C1_Init+0x78>)
 8012ca8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8012caa:	4b1a      	ldr	r3, [pc, #104]	; (8012d14 <MX_I2C1_Init+0x74>)
 8012cac:	4a1b      	ldr	r2, [pc, #108]	; (8012d1c <MX_I2C1_Init+0x7c>)
 8012cae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8012cb0:	4b18      	ldr	r3, [pc, #96]	; (8012d14 <MX_I2C1_Init+0x74>)
 8012cb2:	2200      	movs	r2, #0
 8012cb4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8012cb6:	4b17      	ldr	r3, [pc, #92]	; (8012d14 <MX_I2C1_Init+0x74>)
 8012cb8:	2200      	movs	r2, #0
 8012cba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8012cbc:	4b15      	ldr	r3, [pc, #84]	; (8012d14 <MX_I2C1_Init+0x74>)
 8012cbe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8012cc2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8012cc4:	4b13      	ldr	r3, [pc, #76]	; (8012d14 <MX_I2C1_Init+0x74>)
 8012cc6:	2200      	movs	r2, #0
 8012cc8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8012cca:	4b12      	ldr	r3, [pc, #72]	; (8012d14 <MX_I2C1_Init+0x74>)
 8012ccc:	2200      	movs	r2, #0
 8012cce:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8012cd0:	4b10      	ldr	r3, [pc, #64]	; (8012d14 <MX_I2C1_Init+0x74>)
 8012cd2:	2200      	movs	r2, #0
 8012cd4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8012cd6:	4b0f      	ldr	r3, [pc, #60]	; (8012d14 <MX_I2C1_Init+0x74>)
 8012cd8:	2200      	movs	r2, #0
 8012cda:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8012cdc:	480d      	ldr	r0, [pc, #52]	; (8012d14 <MX_I2C1_Init+0x74>)
 8012cde:	f7ef f8d9 	bl	8001e94 <HAL_I2C_Init>
 8012ce2:	4603      	mov	r3, r0
 8012ce4:	2b00      	cmp	r3, #0
 8012ce6:	d001      	beq.n	8012cec <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8012ce8:	f000 fae4 	bl	80132b4 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8012cec:	2100      	movs	r1, #0
 8012cee:	4809      	ldr	r0, [pc, #36]	; (8012d14 <MX_I2C1_Init+0x74>)
 8012cf0:	f7ef f9f8 	bl	80020e4 <HAL_I2CEx_ConfigAnalogFilter>
 8012cf4:	4603      	mov	r3, r0
 8012cf6:	2b00      	cmp	r3, #0
 8012cf8:	d001      	beq.n	8012cfe <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8012cfa:	f000 fadb 	bl	80132b4 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8012cfe:	2100      	movs	r1, #0
 8012d00:	4804      	ldr	r0, [pc, #16]	; (8012d14 <MX_I2C1_Init+0x74>)
 8012d02:	f7ef fa2b 	bl	800215c <HAL_I2CEx_ConfigDigitalFilter>
 8012d06:	4603      	mov	r3, r0
 8012d08:	2b00      	cmp	r3, #0
 8012d0a:	d001      	beq.n	8012d10 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8012d0c:	f000 fad2 	bl	80132b4 <Error_Handler>
  }

}
 8012d10:	bf00      	nop
 8012d12:	bd80      	pop	{r7, pc}
 8012d14:	20006a28 	.word	0x20006a28
 8012d18:	40005400 	.word	0x40005400
 8012d1c:	000186a0 	.word	0x000186a0

08012d20 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8012d20:	b580      	push	{r7, lr}
 8012d22:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 8012d24:	4b1b      	ldr	r3, [pc, #108]	; (8012d94 <MX_I2C2_Init+0x74>)
 8012d26:	4a1c      	ldr	r2, [pc, #112]	; (8012d98 <MX_I2C2_Init+0x78>)
 8012d28:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8012d2a:	4b1a      	ldr	r3, [pc, #104]	; (8012d94 <MX_I2C2_Init+0x74>)
 8012d2c:	4a1b      	ldr	r2, [pc, #108]	; (8012d9c <MX_I2C2_Init+0x7c>)
 8012d2e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8012d30:	4b18      	ldr	r3, [pc, #96]	; (8012d94 <MX_I2C2_Init+0x74>)
 8012d32:	2200      	movs	r2, #0
 8012d34:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8012d36:	4b17      	ldr	r3, [pc, #92]	; (8012d94 <MX_I2C2_Init+0x74>)
 8012d38:	2200      	movs	r2, #0
 8012d3a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8012d3c:	4b15      	ldr	r3, [pc, #84]	; (8012d94 <MX_I2C2_Init+0x74>)
 8012d3e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8012d42:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8012d44:	4b13      	ldr	r3, [pc, #76]	; (8012d94 <MX_I2C2_Init+0x74>)
 8012d46:	2200      	movs	r2, #0
 8012d48:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8012d4a:	4b12      	ldr	r3, [pc, #72]	; (8012d94 <MX_I2C2_Init+0x74>)
 8012d4c:	2200      	movs	r2, #0
 8012d4e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8012d50:	4b10      	ldr	r3, [pc, #64]	; (8012d94 <MX_I2C2_Init+0x74>)
 8012d52:	2200      	movs	r2, #0
 8012d54:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8012d56:	4b0f      	ldr	r3, [pc, #60]	; (8012d94 <MX_I2C2_Init+0x74>)
 8012d58:	2200      	movs	r2, #0
 8012d5a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8012d5c:	480d      	ldr	r0, [pc, #52]	; (8012d94 <MX_I2C2_Init+0x74>)
 8012d5e:	f7ef f899 	bl	8001e94 <HAL_I2C_Init>
 8012d62:	4603      	mov	r3, r0
 8012d64:	2b00      	cmp	r3, #0
 8012d66:	d001      	beq.n	8012d6c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8012d68:	f000 faa4 	bl	80132b4 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8012d6c:	2100      	movs	r1, #0
 8012d6e:	4809      	ldr	r0, [pc, #36]	; (8012d94 <MX_I2C2_Init+0x74>)
 8012d70:	f7ef f9b8 	bl	80020e4 <HAL_I2CEx_ConfigAnalogFilter>
 8012d74:	4603      	mov	r3, r0
 8012d76:	2b00      	cmp	r3, #0
 8012d78:	d001      	beq.n	8012d7e <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8012d7a:	f000 fa9b 	bl	80132b4 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8012d7e:	2100      	movs	r1, #0
 8012d80:	4804      	ldr	r0, [pc, #16]	; (8012d94 <MX_I2C2_Init+0x74>)
 8012d82:	f7ef f9eb 	bl	800215c <HAL_I2CEx_ConfigDigitalFilter>
 8012d86:	4603      	mov	r3, r0
 8012d88:	2b00      	cmp	r3, #0
 8012d8a:	d001      	beq.n	8012d90 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8012d8c:	f000 fa92 	bl	80132b4 <Error_Handler>
  }

}
 8012d90:	bf00      	nop
 8012d92:	bd80      	pop	{r7, pc}
 8012d94:	20006a7c 	.word	0x20006a7c
 8012d98:	40005800 	.word	0x40005800
 8012d9c:	000186a0 	.word	0x000186a0

08012da0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8012da0:	b580      	push	{r7, lr}
 8012da2:	b08c      	sub	sp, #48	; 0x30
 8012da4:	af00      	add	r7, sp, #0
 8012da6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012da8:	f107 031c 	add.w	r3, r7, #28
 8012dac:	2200      	movs	r2, #0
 8012dae:	601a      	str	r2, [r3, #0]
 8012db0:	605a      	str	r2, [r3, #4]
 8012db2:	609a      	str	r2, [r3, #8]
 8012db4:	60da      	str	r2, [r3, #12]
 8012db6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8012db8:	687b      	ldr	r3, [r7, #4]
 8012dba:	681b      	ldr	r3, [r3, #0]
 8012dbc:	4a32      	ldr	r2, [pc, #200]	; (8012e88 <HAL_I2C_MspInit+0xe8>)
 8012dbe:	4293      	cmp	r3, r2
 8012dc0:	d12d      	bne.n	8012e1e <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8012dc2:	2300      	movs	r3, #0
 8012dc4:	61bb      	str	r3, [r7, #24]
 8012dc6:	4b31      	ldr	r3, [pc, #196]	; (8012e8c <HAL_I2C_MspInit+0xec>)
 8012dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012dca:	4a30      	ldr	r2, [pc, #192]	; (8012e8c <HAL_I2C_MspInit+0xec>)
 8012dcc:	f043 0302 	orr.w	r3, r3, #2
 8012dd0:	6313      	str	r3, [r2, #48]	; 0x30
 8012dd2:	4b2e      	ldr	r3, [pc, #184]	; (8012e8c <HAL_I2C_MspInit+0xec>)
 8012dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012dd6:	f003 0302 	and.w	r3, r3, #2
 8012dda:	61bb      	str	r3, [r7, #24]
 8012ddc:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8012dde:	f44f 7340 	mov.w	r3, #768	; 0x300
 8012de2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8012de4:	2312      	movs	r3, #18
 8012de6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8012de8:	2301      	movs	r3, #1
 8012dea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012dec:	2303      	movs	r3, #3
 8012dee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8012df0:	2304      	movs	r3, #4
 8012df2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8012df4:	f107 031c 	add.w	r3, r7, #28
 8012df8:	4619      	mov	r1, r3
 8012dfa:	4825      	ldr	r0, [pc, #148]	; (8012e90 <HAL_I2C_MspInit+0xf0>)
 8012dfc:	f7ee fe86 	bl	8001b0c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8012e00:	2300      	movs	r3, #0
 8012e02:	617b      	str	r3, [r7, #20]
 8012e04:	4b21      	ldr	r3, [pc, #132]	; (8012e8c <HAL_I2C_MspInit+0xec>)
 8012e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012e08:	4a20      	ldr	r2, [pc, #128]	; (8012e8c <HAL_I2C_MspInit+0xec>)
 8012e0a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8012e0e:	6413      	str	r3, [r2, #64]	; 0x40
 8012e10:	4b1e      	ldr	r3, [pc, #120]	; (8012e8c <HAL_I2C_MspInit+0xec>)
 8012e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012e14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8012e18:	617b      	str	r3, [r7, #20]
 8012e1a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8012e1c:	e030      	b.n	8012e80 <HAL_I2C_MspInit+0xe0>
  else if(i2cHandle->Instance==I2C2)
 8012e1e:	687b      	ldr	r3, [r7, #4]
 8012e20:	681b      	ldr	r3, [r3, #0]
 8012e22:	4a1c      	ldr	r2, [pc, #112]	; (8012e94 <HAL_I2C_MspInit+0xf4>)
 8012e24:	4293      	cmp	r3, r2
 8012e26:	d12b      	bne.n	8012e80 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8012e28:	2300      	movs	r3, #0
 8012e2a:	613b      	str	r3, [r7, #16]
 8012e2c:	4b17      	ldr	r3, [pc, #92]	; (8012e8c <HAL_I2C_MspInit+0xec>)
 8012e2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012e30:	4a16      	ldr	r2, [pc, #88]	; (8012e8c <HAL_I2C_MspInit+0xec>)
 8012e32:	f043 0320 	orr.w	r3, r3, #32
 8012e36:	6313      	str	r3, [r2, #48]	; 0x30
 8012e38:	4b14      	ldr	r3, [pc, #80]	; (8012e8c <HAL_I2C_MspInit+0xec>)
 8012e3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012e3c:	f003 0320 	and.w	r3, r3, #32
 8012e40:	613b      	str	r3, [r7, #16]
 8012e42:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8012e44:	2303      	movs	r3, #3
 8012e46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8012e48:	2312      	movs	r3, #18
 8012e4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8012e4c:	2301      	movs	r3, #1
 8012e4e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012e50:	2303      	movs	r3, #3
 8012e52:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8012e54:	2304      	movs	r3, #4
 8012e56:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8012e58:	f107 031c 	add.w	r3, r7, #28
 8012e5c:	4619      	mov	r1, r3
 8012e5e:	480e      	ldr	r0, [pc, #56]	; (8012e98 <HAL_I2C_MspInit+0xf8>)
 8012e60:	f7ee fe54 	bl	8001b0c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8012e64:	2300      	movs	r3, #0
 8012e66:	60fb      	str	r3, [r7, #12]
 8012e68:	4b08      	ldr	r3, [pc, #32]	; (8012e8c <HAL_I2C_MspInit+0xec>)
 8012e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012e6c:	4a07      	ldr	r2, [pc, #28]	; (8012e8c <HAL_I2C_MspInit+0xec>)
 8012e6e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8012e72:	6413      	str	r3, [r2, #64]	; 0x40
 8012e74:	4b05      	ldr	r3, [pc, #20]	; (8012e8c <HAL_I2C_MspInit+0xec>)
 8012e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012e78:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8012e7c:	60fb      	str	r3, [r7, #12]
 8012e7e:	68fb      	ldr	r3, [r7, #12]
}
 8012e80:	bf00      	nop
 8012e82:	3730      	adds	r7, #48	; 0x30
 8012e84:	46bd      	mov	sp, r7
 8012e86:	bd80      	pop	{r7, pc}
 8012e88:	40005400 	.word	0x40005400
 8012e8c:	40023800 	.word	0x40023800
 8012e90:	40020400 	.word	0x40020400
 8012e94:	40005800 	.word	0x40005800
 8012e98:	40021400 	.word	0x40021400

08012e9c <F_I2C2_WriteRegister>:
/* USER CODE BEGIN 1 */
/** I2C2 *****/
/**
 * Write a single value in a slave register
 */
uint8_t F_I2C2_WriteRegister(uint8_t slave_addr, uint16_t register_addr, uint8_t *value, uint8_t size){
 8012e9c:	b480      	push	{r7}
 8012e9e:	b085      	sub	sp, #20
 8012ea0:	af00      	add	r7, sp, #0
 8012ea2:	603a      	str	r2, [r7, #0]
 8012ea4:	461a      	mov	r2, r3
 8012ea6:	4603      	mov	r3, r0
 8012ea8:	71fb      	strb	r3, [r7, #7]
 8012eaa:	460b      	mov	r3, r1
 8012eac:	80bb      	strh	r3, [r7, #4]
 8012eae:	4613      	mov	r3, r2
 8012eb0:	71bb      	strb	r3, [r7, #6]
	uint8_t i2c_status = I2C_STATUS_OK;
 8012eb2:	2300      	movs	r3, #0
 8012eb4:	72bb      	strb	r3, [r7, #10]
	uint32_t timeout = 0;
 8012eb6:	2300      	movs	r3, #0
 8012eb8:	60fb      	str	r3, [r7, #12]
    uint8_t i = 0;
 8012eba:	2300      	movs	r3, #0
 8012ebc:	72fb      	strb	r3, [r7, #11]

    // Send start
	I2C2->CR1 |= I2C_CR1_START; // send START bit
 8012ebe:	4b38      	ldr	r3, [pc, #224]	; (8012fa0 <F_I2C2_WriteRegister+0x104>)
 8012ec0:	681b      	ldr	r3, [r3, #0]
 8012ec2:	4a37      	ldr	r2, [pc, #220]	; (8012fa0 <F_I2C2_WriteRegister+0x104>)
 8012ec4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8012ec8:	6013      	str	r3, [r2, #0]
	while (!(I2C2->SR1 & I2C_SR1_SB)){	// wait for START condition (SB=1)
 8012eca:	e002      	b.n	8012ed2 <F_I2C2_WriteRegister+0x36>
		/*if(timeout > I2C_TIMEOUT){

			return I2C_STATUS_KO;
		}*/
	timeout++;
 8012ecc:	68fb      	ldr	r3, [r7, #12]
 8012ece:	3301      	adds	r3, #1
 8012ed0:	60fb      	str	r3, [r7, #12]
	while (!(I2C2->SR1 & I2C_SR1_SB)){	// wait for START condition (SB=1)
 8012ed2:	4b33      	ldr	r3, [pc, #204]	; (8012fa0 <F_I2C2_WriteRegister+0x104>)
 8012ed4:	695b      	ldr	r3, [r3, #20]
 8012ed6:	f003 0301 	and.w	r3, r3, #1
 8012eda:	2b00      	cmp	r3, #0
 8012edc:	d0f6      	beq.n	8012ecc <F_I2C2_WriteRegister+0x30>
	}
	// Send slave address
	I2C2->DR = slave_addr & 0xFE  ;	// address + write
 8012ede:	79fb      	ldrb	r3, [r7, #7]
 8012ee0:	4a2f      	ldr	r2, [pc, #188]	; (8012fa0 <F_I2C2_WriteRegister+0x104>)
 8012ee2:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8012ee6:	6113      	str	r3, [r2, #16]
	while (!(I2C2->SR1 & I2C_SR1_ADDR)){// wait for ADDRESS sent (ADDR=1)
 8012ee8:	e002      	b.n	8012ef0 <F_I2C2_WriteRegister+0x54>
		/*if(timeout > I2C_TIMEOUT){

			return I2C_STATUS_KO;
		}*/
		timeout++;
 8012eea:	68fb      	ldr	r3, [r7, #12]
 8012eec:	3301      	adds	r3, #1
 8012eee:	60fb      	str	r3, [r7, #12]
	while (!(I2C2->SR1 & I2C_SR1_ADDR)){// wait for ADDRESS sent (ADDR=1)
 8012ef0:	4b2b      	ldr	r3, [pc, #172]	; (8012fa0 <F_I2C2_WriteRegister+0x104>)
 8012ef2:	695b      	ldr	r3, [r3, #20]
 8012ef4:	f003 0302 	and.w	r3, r3, #2
 8012ef8:	2b00      	cmp	r3, #0
 8012efa:	d0f6      	beq.n	8012eea <F_I2C2_WriteRegister+0x4e>
	}

	i2c_status = I2C2->SR2; // read status to clear flag
 8012efc:	4b28      	ldr	r3, [pc, #160]	; (8012fa0 <F_I2C2_WriteRegister+0x104>)
 8012efe:	699b      	ldr	r3, [r3, #24]
 8012f00:	72bb      	strb	r3, [r7, #10]

	// Send register address MSB
	I2C2->DR = (uint8_t)((register_addr>>8) & 0x00FF);
 8012f02:	88bb      	ldrh	r3, [r7, #4]
 8012f04:	0a1b      	lsrs	r3, r3, #8
 8012f06:	b29b      	uxth	r3, r3
 8012f08:	b2da      	uxtb	r2, r3
 8012f0a:	4b25      	ldr	r3, [pc, #148]	; (8012fa0 <F_I2C2_WriteRegister+0x104>)
 8012f0c:	611a      	str	r2, [r3, #16]
	while ((!(I2C2->SR1 & I2C_SR1_TXE)) && (!(I2C2->SR1 & I2C_SR1_BTF))); // wait for DR empty (TxE)
 8012f0e:	bf00      	nop
 8012f10:	4b23      	ldr	r3, [pc, #140]	; (8012fa0 <F_I2C2_WriteRegister+0x104>)
 8012f12:	695b      	ldr	r3, [r3, #20]
 8012f14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012f18:	2b00      	cmp	r3, #0
 8012f1a:	d105      	bne.n	8012f28 <F_I2C2_WriteRegister+0x8c>
 8012f1c:	4b20      	ldr	r3, [pc, #128]	; (8012fa0 <F_I2C2_WriteRegister+0x104>)
 8012f1e:	695b      	ldr	r3, [r3, #20]
 8012f20:	f003 0304 	and.w	r3, r3, #4
 8012f24:	2b00      	cmp	r3, #0
 8012f26:	d0f3      	beq.n	8012f10 <F_I2C2_WriteRegister+0x74>

	// Send register address LSB
	I2C2->DR = (uint8_t)(register_addr & 0x00FF);
 8012f28:	88bb      	ldrh	r3, [r7, #4]
 8012f2a:	b2da      	uxtb	r2, r3
 8012f2c:	4b1c      	ldr	r3, [pc, #112]	; (8012fa0 <F_I2C2_WriteRegister+0x104>)
 8012f2e:	611a      	str	r2, [r3, #16]
	while ((!(I2C2->SR1 & I2C_SR1_TXE)) && (!(I2C2->SR1 & I2C_SR1_BTF))); // wait for DR empty (TxE)
 8012f30:	bf00      	nop
 8012f32:	4b1b      	ldr	r3, [pc, #108]	; (8012fa0 <F_I2C2_WriteRegister+0x104>)
 8012f34:	695b      	ldr	r3, [r3, #20]
 8012f36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012f3a:	2b00      	cmp	r3, #0
 8012f3c:	d105      	bne.n	8012f4a <F_I2C2_WriteRegister+0xae>
 8012f3e:	4b18      	ldr	r3, [pc, #96]	; (8012fa0 <F_I2C2_WriteRegister+0x104>)
 8012f40:	695b      	ldr	r3, [r3, #20]
 8012f42:	f003 0304 	and.w	r3, r3, #4
 8012f46:	2b00      	cmp	r3, #0
 8012f48:	d0f3      	beq.n	8012f32 <F_I2C2_WriteRegister+0x96>

	for(i=0;i<size;i++)
 8012f4a:	2300      	movs	r3, #0
 8012f4c:	72fb      	strb	r3, [r7, #11]
 8012f4e:	e015      	b.n	8012f7c <F_I2C2_WriteRegister+0xe0>
	{

		// Send new value to write to the register
		I2C2->DR = value[i];
 8012f50:	7afb      	ldrb	r3, [r7, #11]
 8012f52:	683a      	ldr	r2, [r7, #0]
 8012f54:	4413      	add	r3, r2
 8012f56:	781a      	ldrb	r2, [r3, #0]
 8012f58:	4b11      	ldr	r3, [pc, #68]	; (8012fa0 <F_I2C2_WriteRegister+0x104>)
 8012f5a:	611a      	str	r2, [r3, #16]
		while ((!(I2C2->SR1 & I2C_SR1_TXE)) && (!(I2C2->SR1 & I2C_SR1_BTF))); // wait for DR empty (TxE)
 8012f5c:	bf00      	nop
 8012f5e:	4b10      	ldr	r3, [pc, #64]	; (8012fa0 <F_I2C2_WriteRegister+0x104>)
 8012f60:	695b      	ldr	r3, [r3, #20]
 8012f62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012f66:	2b00      	cmp	r3, #0
 8012f68:	d105      	bne.n	8012f76 <F_I2C2_WriteRegister+0xda>
 8012f6a:	4b0d      	ldr	r3, [pc, #52]	; (8012fa0 <F_I2C2_WriteRegister+0x104>)
 8012f6c:	695b      	ldr	r3, [r3, #20]
 8012f6e:	f003 0304 	and.w	r3, r3, #4
 8012f72:	2b00      	cmp	r3, #0
 8012f74:	d0f3      	beq.n	8012f5e <F_I2C2_WriteRegister+0xc2>
	for(i=0;i<size;i++)
 8012f76:	7afb      	ldrb	r3, [r7, #11]
 8012f78:	3301      	adds	r3, #1
 8012f7a:	72fb      	strb	r3, [r7, #11]
 8012f7c:	7afa      	ldrb	r2, [r7, #11]
 8012f7e:	79bb      	ldrb	r3, [r7, #6]
 8012f80:	429a      	cmp	r2, r3
 8012f82:	d3e5      	bcc.n	8012f50 <F_I2C2_WriteRegister+0xb4>

	}

	I2C2->CR1 |= I2C_CR1_STOP; // send STOP bit
 8012f84:	4b06      	ldr	r3, [pc, #24]	; (8012fa0 <F_I2C2_WriteRegister+0x104>)
 8012f86:	681b      	ldr	r3, [r3, #0]
 8012f88:	4a05      	ldr	r2, [pc, #20]	; (8012fa0 <F_I2C2_WriteRegister+0x104>)
 8012f8a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8012f8e:	6013      	str	r3, [r2, #0]
	return i2c_status;
 8012f90:	7abb      	ldrb	r3, [r7, #10]
}
 8012f92:	4618      	mov	r0, r3
 8012f94:	3714      	adds	r7, #20
 8012f96:	46bd      	mov	sp, r7
 8012f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f9c:	4770      	bx	lr
 8012f9e:	bf00      	nop
 8012fa0:	40005800 	.word	0x40005800

08012fa4 <F_I2C2_ReadRegisterVL53L1X>:
	return i2c_status;
}


// Read x value from the device
uint8_t F_I2C2_ReadRegisterVL53L1X(uint8_t slave_addr, uint16_t register_addr, uint8_t nb_value_to_read, uint8_t *value_read){
 8012fa4:	b480      	push	{r7}
 8012fa6:	b085      	sub	sp, #20
 8012fa8:	af00      	add	r7, sp, #0
 8012faa:	603b      	str	r3, [r7, #0]
 8012fac:	4603      	mov	r3, r0
 8012fae:	71fb      	strb	r3, [r7, #7]
 8012fb0:	460b      	mov	r3, r1
 8012fb2:	80bb      	strh	r3, [r7, #4]
 8012fb4:	4613      	mov	r3, r2
 8012fb6:	71bb      	strb	r3, [r7, #6]
	uint8_t i2c_status = 0;	// Init return value to error
 8012fb8:	2300      	movs	r3, #0
 8012fba:	72bb      	strb	r3, [r7, #10]
	uint8_t status = I2C_STATUS_OK;
 8012fbc:	2300      	movs	r3, #0
 8012fbe:	727b      	strb	r3, [r7, #9]
	int timeout=0;
 8012fc0:	2300      	movs	r3, #0
 8012fc2:	60fb      	str	r3, [r7, #12]

	uint8_t i = 0;
 8012fc4:	2300      	movs	r3, #0
 8012fc6:	72fb      	strb	r3, [r7, #11]

	// Send start
	I2C2->CR1 |= I2C_CR1_START; // send START bit
 8012fc8:	4b4e      	ldr	r3, [pc, #312]	; (8013104 <F_I2C2_ReadRegisterVL53L1X+0x160>)
 8012fca:	681b      	ldr	r3, [r3, #0]
 8012fcc:	4a4d      	ldr	r2, [pc, #308]	; (8013104 <F_I2C2_ReadRegisterVL53L1X+0x160>)
 8012fce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8012fd2:	6013      	str	r3, [r2, #0]
	while (!(I2C2->SR1 & I2C_SR1_SB)){	// wait for START condition (SB=1)
 8012fd4:	e002      	b.n	8012fdc <F_I2C2_ReadRegisterVL53L1X+0x38>
		/*if(timeout > I2C_TIMEOUT){

			return I2C_STATUS_KO;
		}*/
	timeout++;
 8012fd6:	68fb      	ldr	r3, [r7, #12]
 8012fd8:	3301      	adds	r3, #1
 8012fda:	60fb      	str	r3, [r7, #12]
	while (!(I2C2->SR1 & I2C_SR1_SB)){	// wait for START condition (SB=1)
 8012fdc:	4b49      	ldr	r3, [pc, #292]	; (8013104 <F_I2C2_ReadRegisterVL53L1X+0x160>)
 8012fde:	695b      	ldr	r3, [r3, #20]
 8012fe0:	f003 0301 	and.w	r3, r3, #1
 8012fe4:	2b00      	cmp	r3, #0
 8012fe6:	d0f6      	beq.n	8012fd6 <F_I2C2_ReadRegisterVL53L1X+0x32>
	}
	// Send slave address
	I2C2->DR = slave_addr & 0xFE  ;	// address + write
 8012fe8:	79fb      	ldrb	r3, [r7, #7]
 8012fea:	4a46      	ldr	r2, [pc, #280]	; (8013104 <F_I2C2_ReadRegisterVL53L1X+0x160>)
 8012fec:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8012ff0:	6113      	str	r3, [r2, #16]
	while (!(I2C2->SR1 & I2C_SR1_ADDR)){// wait for ADDRESS sent (ADDR=1)
 8012ff2:	e002      	b.n	8012ffa <F_I2C2_ReadRegisterVL53L1X+0x56>
		/*if(timeout > I2C_TIMEOUT){

			return I2C_STATUS_KO;
		}*/
		timeout++;
 8012ff4:	68fb      	ldr	r3, [r7, #12]
 8012ff6:	3301      	adds	r3, #1
 8012ff8:	60fb      	str	r3, [r7, #12]
	while (!(I2C2->SR1 & I2C_SR1_ADDR)){// wait for ADDRESS sent (ADDR=1)
 8012ffa:	4b42      	ldr	r3, [pc, #264]	; (8013104 <F_I2C2_ReadRegisterVL53L1X+0x160>)
 8012ffc:	695b      	ldr	r3, [r3, #20]
 8012ffe:	f003 0302 	and.w	r3, r3, #2
 8013002:	2b00      	cmp	r3, #0
 8013004:	d0f6      	beq.n	8012ff4 <F_I2C2_ReadRegisterVL53L1X+0x50>
	}

	i2c_status = I2C2->SR2; // read status to clear flag
 8013006:	4b3f      	ldr	r3, [pc, #252]	; (8013104 <F_I2C2_ReadRegisterVL53L1X+0x160>)
 8013008:	699b      	ldr	r3, [r3, #24]
 801300a:	72bb      	strb	r3, [r7, #10]

	// Send register address MSB
	I2C2->DR = (uint8_t)((register_addr>>8) & 0x00FF);
 801300c:	88bb      	ldrh	r3, [r7, #4]
 801300e:	0a1b      	lsrs	r3, r3, #8
 8013010:	b29b      	uxth	r3, r3
 8013012:	b2da      	uxtb	r2, r3
 8013014:	4b3b      	ldr	r3, [pc, #236]	; (8013104 <F_I2C2_ReadRegisterVL53L1X+0x160>)
 8013016:	611a      	str	r2, [r3, #16]
	while ((!(I2C2->SR1 & I2C_SR1_TXE)) && (!(I2C2->SR1 & I2C_SR1_BTF))); // wait for DR empty (TxE)
 8013018:	bf00      	nop
 801301a:	4b3a      	ldr	r3, [pc, #232]	; (8013104 <F_I2C2_ReadRegisterVL53L1X+0x160>)
 801301c:	695b      	ldr	r3, [r3, #20]
 801301e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013022:	2b00      	cmp	r3, #0
 8013024:	d105      	bne.n	8013032 <F_I2C2_ReadRegisterVL53L1X+0x8e>
 8013026:	4b37      	ldr	r3, [pc, #220]	; (8013104 <F_I2C2_ReadRegisterVL53L1X+0x160>)
 8013028:	695b      	ldr	r3, [r3, #20]
 801302a:	f003 0304 	and.w	r3, r3, #4
 801302e:	2b00      	cmp	r3, #0
 8013030:	d0f3      	beq.n	801301a <F_I2C2_ReadRegisterVL53L1X+0x76>

	// Send register address LSB
	I2C2->DR = (uint8_t)(register_addr & 0x00FF);
 8013032:	88bb      	ldrh	r3, [r7, #4]
 8013034:	b2da      	uxtb	r2, r3
 8013036:	4b33      	ldr	r3, [pc, #204]	; (8013104 <F_I2C2_ReadRegisterVL53L1X+0x160>)
 8013038:	611a      	str	r2, [r3, #16]
	while ((!(I2C2->SR1 & I2C_SR1_TXE)) && (!(I2C2->SR1 & I2C_SR1_BTF))); // wait for DR empty (TxE)
 801303a:	bf00      	nop
 801303c:	4b31      	ldr	r3, [pc, #196]	; (8013104 <F_I2C2_ReadRegisterVL53L1X+0x160>)
 801303e:	695b      	ldr	r3, [r3, #20]
 8013040:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013044:	2b00      	cmp	r3, #0
 8013046:	d105      	bne.n	8013054 <F_I2C2_ReadRegisterVL53L1X+0xb0>
 8013048:	4b2e      	ldr	r3, [pc, #184]	; (8013104 <F_I2C2_ReadRegisterVL53L1X+0x160>)
 801304a:	695b      	ldr	r3, [r3, #20]
 801304c:	f003 0304 	and.w	r3, r3, #4
 8013050:	2b00      	cmp	r3, #0
 8013052:	d0f3      	beq.n	801303c <F_I2C2_ReadRegisterVL53L1X+0x98>


	// Send repeated start
	I2C2->CR1 |= I2C_CR1_START; // send START bit
 8013054:	4b2b      	ldr	r3, [pc, #172]	; (8013104 <F_I2C2_ReadRegisterVL53L1X+0x160>)
 8013056:	681b      	ldr	r3, [r3, #0]
 8013058:	4a2a      	ldr	r2, [pc, #168]	; (8013104 <F_I2C2_ReadRegisterVL53L1X+0x160>)
 801305a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801305e:	6013      	str	r3, [r2, #0]
	while (!(I2C2->SR1 & I2C_SR1_SB));	// wait for START condition (SB=1)
 8013060:	bf00      	nop
 8013062:	4b28      	ldr	r3, [pc, #160]	; (8013104 <F_I2C2_ReadRegisterVL53L1X+0x160>)
 8013064:	695b      	ldr	r3, [r3, #20]
 8013066:	f003 0301 	and.w	r3, r3, #1
 801306a:	2b00      	cmp	r3, #0
 801306c:	d0f9      	beq.n	8013062 <F_I2C2_ReadRegisterVL53L1X+0xbe>

	timeout=0;
 801306e:	2300      	movs	r3, #0
 8013070:	60fb      	str	r3, [r7, #12]
	// Send slave address
	I2C2->DR = slave_addr | 1;	// address + read
 8013072:	79fb      	ldrb	r3, [r7, #7]
 8013074:	f043 0301 	orr.w	r3, r3, #1
 8013078:	b2da      	uxtb	r2, r3
 801307a:	4b22      	ldr	r3, [pc, #136]	; (8013104 <F_I2C2_ReadRegisterVL53L1X+0x160>)
 801307c:	611a      	str	r2, [r3, #16]
	while (!(I2C2->SR1 & I2C_SR1_ADDR)){ // wait for ADDRESS sent (ADDR=1)
 801307e:	e002      	b.n	8013086 <F_I2C2_ReadRegisterVL53L1X+0xe2>
		/*if(timeout > I2C_TIMEOUT){

			return I2C_STATUS_KO;
		}*/
		timeout++;
 8013080:	68fb      	ldr	r3, [r7, #12]
 8013082:	3301      	adds	r3, #1
 8013084:	60fb      	str	r3, [r7, #12]
	while (!(I2C2->SR1 & I2C_SR1_ADDR)){ // wait for ADDRESS sent (ADDR=1)
 8013086:	4b1f      	ldr	r3, [pc, #124]	; (8013104 <F_I2C2_ReadRegisterVL53L1X+0x160>)
 8013088:	695b      	ldr	r3, [r3, #20]
 801308a:	f003 0302 	and.w	r3, r3, #2
 801308e:	2b00      	cmp	r3, #0
 8013090:	d0f6      	beq.n	8013080 <F_I2C2_ReadRegisterVL53L1X+0xdc>
	}
	i2c_status = I2C2->SR2; // read status to clear flag
 8013092:	4b1c      	ldr	r3, [pc, #112]	; (8013104 <F_I2C2_ReadRegisterVL53L1X+0x160>)
 8013094:	699b      	ldr	r3, [r3, #24]
 8013096:	72bb      	strb	r3, [r7, #10]


	// prepare ACK
	I2C2->CR1 |= I2C_CR1_ACK;
 8013098:	4b1a      	ldr	r3, [pc, #104]	; (8013104 <F_I2C2_ReadRegisterVL53L1X+0x160>)
 801309a:	681b      	ldr	r3, [r3, #0]
 801309c:	4a19      	ldr	r2, [pc, #100]	; (8013104 <F_I2C2_ReadRegisterVL53L1X+0x160>)
 801309e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80130a2:	6013      	str	r3, [r2, #0]

	for(i=0;i<nb_value_to_read;i++)
 80130a4:	2300      	movs	r3, #0
 80130a6:	72fb      	strb	r3, [r7, #11]
 80130a8:	e01b      	b.n	80130e2 <F_I2C2_ReadRegisterVL53L1X+0x13e>
	{

		// If this is the last byte to receive
		if((i+1) >= nb_value_to_read)
 80130aa:	7afb      	ldrb	r3, [r7, #11]
 80130ac:	1c5a      	adds	r2, r3, #1
 80130ae:	79bb      	ldrb	r3, [r7, #6]
 80130b0:	429a      	cmp	r2, r3
 80130b2:	db05      	blt.n	80130c0 <F_I2C2_ReadRegisterVL53L1X+0x11c>
		{
			// prepare NACK
			I2C2->CR1 &= ~I2C_CR1_ACK;
 80130b4:	4b13      	ldr	r3, [pc, #76]	; (8013104 <F_I2C2_ReadRegisterVL53L1X+0x160>)
 80130b6:	681b      	ldr	r3, [r3, #0]
 80130b8:	4a12      	ldr	r2, [pc, #72]	; (8013104 <F_I2C2_ReadRegisterVL53L1X+0x160>)
 80130ba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80130be:	6013      	str	r3, [r2, #0]
		}

		// Wait for Data available
			while (!(I2C2->SR1 & I2C_SR1_RXNE));
 80130c0:	bf00      	nop
 80130c2:	4b10      	ldr	r3, [pc, #64]	; (8013104 <F_I2C2_ReadRegisterVL53L1X+0x160>)
 80130c4:	695b      	ldr	r3, [r3, #20]
 80130c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80130ca:	2b00      	cmp	r3, #0
 80130cc:	d0f9      	beq.n	80130c2 <F_I2C2_ReadRegisterVL53L1X+0x11e>
			value_read[i] = I2C2->DR; 			// Address in chip -> DR & write
 80130ce:	4b0d      	ldr	r3, [pc, #52]	; (8013104 <F_I2C2_ReadRegisterVL53L1X+0x160>)
 80130d0:	6919      	ldr	r1, [r3, #16]
 80130d2:	7afb      	ldrb	r3, [r7, #11]
 80130d4:	683a      	ldr	r2, [r7, #0]
 80130d6:	4413      	add	r3, r2
 80130d8:	b2ca      	uxtb	r2, r1
 80130da:	701a      	strb	r2, [r3, #0]
	for(i=0;i<nb_value_to_read;i++)
 80130dc:	7afb      	ldrb	r3, [r7, #11]
 80130de:	3301      	adds	r3, #1
 80130e0:	72fb      	strb	r3, [r7, #11]
 80130e2:	7afa      	ldrb	r2, [r7, #11]
 80130e4:	79bb      	ldrb	r3, [r7, #6]
 80130e6:	429a      	cmp	r2, r3
 80130e8:	d3df      	bcc.n	80130aa <F_I2C2_ReadRegisterVL53L1X+0x106>
	}


	// send STOP bit
	I2C2->CR1 |= I2C_CR1_STOP;
 80130ea:	4b06      	ldr	r3, [pc, #24]	; (8013104 <F_I2C2_ReadRegisterVL53L1X+0x160>)
 80130ec:	681b      	ldr	r3, [r3, #0]
 80130ee:	4a05      	ldr	r2, [pc, #20]	; (8013104 <F_I2C2_ReadRegisterVL53L1X+0x160>)
 80130f0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80130f4:	6013      	str	r3, [r2, #0]
	return status;
 80130f6:	7a7b      	ldrb	r3, [r7, #9]
}
 80130f8:	4618      	mov	r0, r3
 80130fa:	3714      	adds	r7, #20
 80130fc:	46bd      	mov	sp, r7
 80130fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013102:	4770      	bx	lr
 8013104:	40005800 	.word	0x40005800

08013108 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8013108:	b580      	push	{r7, lr}
 801310a:	b084      	sub	sp, #16
 801310c:	af04      	add	r7, sp, #16
  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 801310e:	f7f4 fd6c 	bl	8007bea <lwip_init>

  /* IP addresses initialization with DHCP (IPv4) */
  ipaddr.addr = 0;
 8013112:	4b17      	ldr	r3, [pc, #92]	; (8013170 <MX_LWIP_Init+0x68>)
 8013114:	2200      	movs	r2, #0
 8013116:	601a      	str	r2, [r3, #0]
  netmask.addr = 0;
 8013118:	4b16      	ldr	r3, [pc, #88]	; (8013174 <MX_LWIP_Init+0x6c>)
 801311a:	2200      	movs	r2, #0
 801311c:	601a      	str	r2, [r3, #0]
  gw.addr = 0;
 801311e:	4b16      	ldr	r3, [pc, #88]	; (8013178 <MX_LWIP_Init+0x70>)
 8013120:	2200      	movs	r2, #0
 8013122:	601a      	str	r2, [r3, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 8013124:	4b15      	ldr	r3, [pc, #84]	; (801317c <MX_LWIP_Init+0x74>)
 8013126:	9302      	str	r3, [sp, #8]
 8013128:	4b15      	ldr	r3, [pc, #84]	; (8013180 <MX_LWIP_Init+0x78>)
 801312a:	9301      	str	r3, [sp, #4]
 801312c:	2300      	movs	r3, #0
 801312e:	9300      	str	r3, [sp, #0]
 8013130:	4b11      	ldr	r3, [pc, #68]	; (8013178 <MX_LWIP_Init+0x70>)
 8013132:	4a10      	ldr	r2, [pc, #64]	; (8013174 <MX_LWIP_Init+0x6c>)
 8013134:	490e      	ldr	r1, [pc, #56]	; (8013170 <MX_LWIP_Init+0x68>)
 8013136:	4813      	ldr	r0, [pc, #76]	; (8013184 <MX_LWIP_Init+0x7c>)
 8013138:	f7f5 f95c 	bl	80083f4 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 801313c:	4811      	ldr	r0, [pc, #68]	; (8013184 <MX_LWIP_Init+0x7c>)
 801313e:	f7f5 fa41 	bl	80085c4 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 8013142:	4b10      	ldr	r3, [pc, #64]	; (8013184 <MX_LWIP_Init+0x7c>)
 8013144:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8013148:	089b      	lsrs	r3, r3, #2
 801314a:	f003 0301 	and.w	r3, r3, #1
 801314e:	b2db      	uxtb	r3, r3
 8013150:	2b00      	cmp	r3, #0
 8013152:	d003      	beq.n	801315c <MX_LWIP_Init+0x54>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 8013154:	480b      	ldr	r0, [pc, #44]	; (8013184 <MX_LWIP_Init+0x7c>)
 8013156:	f7f5 fa45 	bl	80085e4 <netif_set_up>
 801315a:	e002      	b.n	8013162 <MX_LWIP_Init+0x5a>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 801315c:	4809      	ldr	r0, [pc, #36]	; (8013184 <MX_LWIP_Init+0x7c>)
 801315e:	f7f5 fa85 	bl	800866c <netif_set_down>
  }

  /* Start DHCP negotiation for a network interface (IPv4) */
  dhcp_start(&gnetif);
 8013162:	4808      	ldr	r0, [pc, #32]	; (8013184 <MX_LWIP_Init+0x7c>)
 8013164:	f7fb fbaa 	bl	800e8bc <dhcp_start>

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8013168:	bf00      	nop
 801316a:	46bd      	mov	sp, r7
 801316c:	bd80      	pop	{r7, pc}
 801316e:	bf00      	nop
 8013170:	20006b04 	.word	0x20006b04
 8013174:	20006b08 	.word	0x20006b08
 8013178:	20006b0c 	.word	0x20006b0c
 801317c:	0801227d 	.word	0x0801227d
 8013180:	08012949 	.word	0x08012949
 8013184:	20006ad0 	.word	0x20006ad0

08013188 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8013188:	b580      	push	{r7, lr}
 801318a:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 801318c:	f7ed fc08 	bl	80009a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8013190:	f000 f826 	bl	80131e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8013194:	f7ff fc0e 	bl	80129b4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8013198:	f7ff fd82 	bl	8012ca0 <MX_I2C1_Init>
  MX_I2C2_Init();
 801319c:	f7ff fdc0 	bl	8012d20 <MX_I2C2_Init>
  MX_TIM2_Init();
 80131a0:	f000 f9e4 	bl	801356c <MX_TIM2_Init>
  MX_TIM3_Init();
 80131a4:	f000 fa3e 	bl	8013624 <MX_TIM3_Init>
  MX_TIM4_Init();
 80131a8:	f000 fa9a 	bl	80136e0 <MX_TIM4_Init>
  MX_USART3_UART_Init();
 80131ac:	f000 fc3e 	bl	8013a2c <MX_USART3_UART_Init>
  MX_LWIP_Init();
 80131b0:	f7ff ffaa 	bl	8013108 <MX_LWIP_Init>
  MX_USB_DEVICE_Init();
 80131b4:	f000 fcac 	bl	8013b10 <MX_USB_DEVICE_Init>
  MX_TIM13_Init();
 80131b8:	f000 faf6 	bl	80137a8 <MX_TIM13_Init>

  /* USER CODE BEGIN 2 */
  F_VL53L1X_InitSensors();
 80131bc:	f7ff f93a 	bl	8012434 <F_VL53L1X_InitSensors>

  TIM13->DIER |= TIM_DIER_UIE;	// Enable interrupt
 80131c0:	4b06      	ldr	r3, [pc, #24]	; (80131dc <main+0x54>)
 80131c2:	68db      	ldr	r3, [r3, #12]
 80131c4:	4a05      	ldr	r2, [pc, #20]	; (80131dc <main+0x54>)
 80131c6:	f043 0301 	orr.w	r3, r3, #1
 80131ca:	60d3      	str	r3, [r2, #12]
    TIM13->CR1 |= TIM_CR1_CEN;
 80131cc:	4b03      	ldr	r3, [pc, #12]	; (80131dc <main+0x54>)
 80131ce:	681b      	ldr	r3, [r3, #0]
 80131d0:	4a02      	ldr	r2, [pc, #8]	; (80131dc <main+0x54>)
 80131d2:	f043 0301 	orr.w	r3, r3, #1
 80131d6:	6013      	str	r3, [r2, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80131d8:	e7fe      	b.n	80131d8 <main+0x50>
 80131da:	bf00      	nop
 80131dc:	40001c00 	.word	0x40001c00

080131e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80131e0:	b580      	push	{r7, lr}
 80131e2:	b094      	sub	sp, #80	; 0x50
 80131e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80131e6:	f107 0320 	add.w	r3, r7, #32
 80131ea:	2230      	movs	r2, #48	; 0x30
 80131ec:	2100      	movs	r1, #0
 80131ee:	4618      	mov	r0, r3
 80131f0:	f001 f9e0 	bl	80145b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80131f4:	f107 030c 	add.w	r3, r7, #12
 80131f8:	2200      	movs	r2, #0
 80131fa:	601a      	str	r2, [r3, #0]
 80131fc:	605a      	str	r2, [r3, #4]
 80131fe:	609a      	str	r2, [r3, #8]
 8013200:	60da      	str	r2, [r3, #12]
 8013202:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8013204:	2300      	movs	r3, #0
 8013206:	60bb      	str	r3, [r7, #8]
 8013208:	4b28      	ldr	r3, [pc, #160]	; (80132ac <SystemClock_Config+0xcc>)
 801320a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801320c:	4a27      	ldr	r2, [pc, #156]	; (80132ac <SystemClock_Config+0xcc>)
 801320e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8013212:	6413      	str	r3, [r2, #64]	; 0x40
 8013214:	4b25      	ldr	r3, [pc, #148]	; (80132ac <SystemClock_Config+0xcc>)
 8013216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013218:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801321c:	60bb      	str	r3, [r7, #8]
 801321e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8013220:	2300      	movs	r3, #0
 8013222:	607b      	str	r3, [r7, #4]
 8013224:	4b22      	ldr	r3, [pc, #136]	; (80132b0 <SystemClock_Config+0xd0>)
 8013226:	681b      	ldr	r3, [r3, #0]
 8013228:	4a21      	ldr	r2, [pc, #132]	; (80132b0 <SystemClock_Config+0xd0>)
 801322a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 801322e:	6013      	str	r3, [r2, #0]
 8013230:	4b1f      	ldr	r3, [pc, #124]	; (80132b0 <SystemClock_Config+0xd0>)
 8013232:	681b      	ldr	r3, [r3, #0]
 8013234:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8013238:	607b      	str	r3, [r7, #4]
 801323a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 801323c:	2301      	movs	r3, #1
 801323e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8013240:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8013244:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8013246:	2302      	movs	r3, #2
 8013248:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 801324a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 801324e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8013250:	2304      	movs	r3, #4
 8013252:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8013254:	23a8      	movs	r3, #168	; 0xa8
 8013256:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8013258:	2302      	movs	r3, #2
 801325a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 801325c:	2307      	movs	r3, #7
 801325e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8013260:	f107 0320 	add.w	r3, r7, #32
 8013264:	4618      	mov	r0, r3
 8013266:	f7f0 f943 	bl	80034f0 <HAL_RCC_OscConfig>
 801326a:	4603      	mov	r3, r0
 801326c:	2b00      	cmp	r3, #0
 801326e:	d001      	beq.n	8013274 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8013270:	f000 f820 	bl	80132b4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8013274:	230f      	movs	r3, #15
 8013276:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8013278:	2302      	movs	r3, #2
 801327a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 801327c:	2300      	movs	r3, #0
 801327e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8013280:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8013284:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8013286:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801328a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 801328c:	f107 030c 	add.w	r3, r7, #12
 8013290:	2105      	movs	r1, #5
 8013292:	4618      	mov	r0, r3
 8013294:	f7f0 fb6e 	bl	8003974 <HAL_RCC_ClockConfig>
 8013298:	4603      	mov	r3, r0
 801329a:	2b00      	cmp	r3, #0
 801329c:	d001      	beq.n	80132a2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 801329e:	f000 f809 	bl	80132b4 <Error_Handler>
  }
}
 80132a2:	bf00      	nop
 80132a4:	3750      	adds	r7, #80	; 0x50
 80132a6:	46bd      	mov	sp, r7
 80132a8:	bd80      	pop	{r7, pc}
 80132aa:	bf00      	nop
 80132ac:	40023800 	.word	0x40023800
 80132b0:	40007000 	.word	0x40007000

080132b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80132b4:	b480      	push	{r7}
 80132b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80132b8:	bf00      	nop
 80132ba:	46bd      	mov	sp, r7
 80132bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132c0:	4770      	bx	lr
	...

080132c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80132c4:	b480      	push	{r7}
 80132c6:	b083      	sub	sp, #12
 80132c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80132ca:	2300      	movs	r3, #0
 80132cc:	607b      	str	r3, [r7, #4]
 80132ce:	4b10      	ldr	r3, [pc, #64]	; (8013310 <HAL_MspInit+0x4c>)
 80132d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80132d2:	4a0f      	ldr	r2, [pc, #60]	; (8013310 <HAL_MspInit+0x4c>)
 80132d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80132d8:	6453      	str	r3, [r2, #68]	; 0x44
 80132da:	4b0d      	ldr	r3, [pc, #52]	; (8013310 <HAL_MspInit+0x4c>)
 80132dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80132de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80132e2:	607b      	str	r3, [r7, #4]
 80132e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80132e6:	2300      	movs	r3, #0
 80132e8:	603b      	str	r3, [r7, #0]
 80132ea:	4b09      	ldr	r3, [pc, #36]	; (8013310 <HAL_MspInit+0x4c>)
 80132ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80132ee:	4a08      	ldr	r2, [pc, #32]	; (8013310 <HAL_MspInit+0x4c>)
 80132f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80132f4:	6413      	str	r3, [r2, #64]	; 0x40
 80132f6:	4b06      	ldr	r3, [pc, #24]	; (8013310 <HAL_MspInit+0x4c>)
 80132f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80132fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80132fe:	603b      	str	r3, [r7, #0]
 8013300:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8013302:	bf00      	nop
 8013304:	370c      	adds	r7, #12
 8013306:	46bd      	mov	sp, r7
 8013308:	f85d 7b04 	ldr.w	r7, [sp], #4
 801330c:	4770      	bx	lr
 801330e:	bf00      	nop
 8013310:	40023800 	.word	0x40023800

08013314 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8013314:	b480      	push	{r7}
 8013316:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8013318:	bf00      	nop
 801331a:	46bd      	mov	sp, r7
 801331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013320:	4770      	bx	lr

08013322 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8013322:	b480      	push	{r7}
 8013324:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8013326:	e7fe      	b.n	8013326 <HardFault_Handler+0x4>

08013328 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8013328:	b480      	push	{r7}
 801332a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 801332c:	e7fe      	b.n	801332c <MemManage_Handler+0x4>

0801332e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 801332e:	b480      	push	{r7}
 8013330:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8013332:	e7fe      	b.n	8013332 <BusFault_Handler+0x4>

08013334 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8013334:	b480      	push	{r7}
 8013336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8013338:	e7fe      	b.n	8013338 <UsageFault_Handler+0x4>

0801333a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 801333a:	b480      	push	{r7}
 801333c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 801333e:	bf00      	nop
 8013340:	46bd      	mov	sp, r7
 8013342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013346:	4770      	bx	lr

08013348 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8013348:	b480      	push	{r7}
 801334a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 801334c:	bf00      	nop
 801334e:	46bd      	mov	sp, r7
 8013350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013354:	4770      	bx	lr

08013356 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8013356:	b480      	push	{r7}
 8013358:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 801335a:	bf00      	nop
 801335c:	46bd      	mov	sp, r7
 801335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013362:	4770      	bx	lr

08013364 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8013364:	b580      	push	{r7, lr}
 8013366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8013368:	f7ed fb6c 	bl	8000a44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 801336c:	bf00      	nop
 801336e:	bd80      	pop	{r7, pc}

08013370 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8013370:	b580      	push	{r7, lr}
 8013372:	af00      	add	r7, sp, #0
	static uint8_t i = 0;
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */
	if(TIM13->SR & TIM_SR_UIF)
 8013374:	4b0c      	ldr	r3, [pc, #48]	; (80133a8 <TIM8_UP_TIM13_IRQHandler+0x38>)
 8013376:	691b      	ldr	r3, [r3, #16]
 8013378:	f003 0301 	and.w	r3, r3, #1
 801337c:	2b00      	cmp	r3, #0
 801337e:	d00e      	beq.n	801339e <TIM8_UP_TIM13_IRQHandler+0x2e>
	{
		  // Clear interrupt
		  F_VL53L1X_CheckSensors();
 8013380:	f7ff f8ae 	bl	80124e0 <F_VL53L1X_CheckSensors>

		  if(i == 10)
 8013384:	4b09      	ldr	r3, [pc, #36]	; (80133ac <TIM8_UP_TIM13_IRQHandler+0x3c>)
 8013386:	781b      	ldrb	r3, [r3, #0]
 8013388:	2b0a      	cmp	r3, #10
 801338a:	d102      	bne.n	8013392 <TIM8_UP_TIM13_IRQHandler+0x22>
		  {

			  i = 0;
 801338c:	4b07      	ldr	r3, [pc, #28]	; (80133ac <TIM8_UP_TIM13_IRQHandler+0x3c>)
 801338e:	2200      	movs	r2, #0
 8013390:	701a      	strb	r2, [r3, #0]
		  }

		  i++;
 8013392:	4b06      	ldr	r3, [pc, #24]	; (80133ac <TIM8_UP_TIM13_IRQHandler+0x3c>)
 8013394:	781b      	ldrb	r3, [r3, #0]
 8013396:	3301      	adds	r3, #1
 8013398:	b2da      	uxtb	r2, r3
 801339a:	4b04      	ldr	r3, [pc, #16]	; (80133ac <TIM8_UP_TIM13_IRQHandler+0x3c>)
 801339c:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 801339e:	4804      	ldr	r0, [pc, #16]	; (80133b0 <TIM8_UP_TIM13_IRQHandler+0x40>)
 80133a0:	f7f0 fd57 	bl	8003e52 <HAL_TIM_IRQHandler>


  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 80133a4:	bf00      	nop
 80133a6:	bd80      	pop	{r7, pc}
 80133a8:	40001c00 	.word	0x40001c00
 80133ac:	20000388 	.word	0x20000388
 80133b0:	20006b90 	.word	0x20006b90

080133b4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80133b4:	b580      	push	{r7, lr}
 80133b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80133b8:	4802      	ldr	r0, [pc, #8]	; (80133c4 <OTG_FS_IRQHandler+0x10>)
 80133ba:	f7ef f85e 	bl	800247a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80133be:	bf00      	nop
 80133c0:	bd80      	pop	{r7, pc}
 80133c2:	bf00      	nop
 80133c4:	20007eec 	.word	0x20007eec

080133c8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80133c8:	b580      	push	{r7, lr}
 80133ca:	b086      	sub	sp, #24
 80133cc:	af00      	add	r7, sp, #0
 80133ce:	60f8      	str	r0, [r7, #12]
 80133d0:	60b9      	str	r1, [r7, #8]
 80133d2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80133d4:	2300      	movs	r3, #0
 80133d6:	617b      	str	r3, [r7, #20]
 80133d8:	e00a      	b.n	80133f0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80133da:	f3af 8000 	nop.w
 80133de:	4601      	mov	r1, r0
 80133e0:	68bb      	ldr	r3, [r7, #8]
 80133e2:	1c5a      	adds	r2, r3, #1
 80133e4:	60ba      	str	r2, [r7, #8]
 80133e6:	b2ca      	uxtb	r2, r1
 80133e8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80133ea:	697b      	ldr	r3, [r7, #20]
 80133ec:	3301      	adds	r3, #1
 80133ee:	617b      	str	r3, [r7, #20]
 80133f0:	697a      	ldr	r2, [r7, #20]
 80133f2:	687b      	ldr	r3, [r7, #4]
 80133f4:	429a      	cmp	r2, r3
 80133f6:	dbf0      	blt.n	80133da <_read+0x12>
	}

return len;
 80133f8:	687b      	ldr	r3, [r7, #4]
}
 80133fa:	4618      	mov	r0, r3
 80133fc:	3718      	adds	r7, #24
 80133fe:	46bd      	mov	sp, r7
 8013400:	bd80      	pop	{r7, pc}

08013402 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8013402:	b580      	push	{r7, lr}
 8013404:	b086      	sub	sp, #24
 8013406:	af00      	add	r7, sp, #0
 8013408:	60f8      	str	r0, [r7, #12]
 801340a:	60b9      	str	r1, [r7, #8]
 801340c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 801340e:	2300      	movs	r3, #0
 8013410:	617b      	str	r3, [r7, #20]
 8013412:	e009      	b.n	8013428 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8013414:	68bb      	ldr	r3, [r7, #8]
 8013416:	1c5a      	adds	r2, r3, #1
 8013418:	60ba      	str	r2, [r7, #8]
 801341a:	781b      	ldrb	r3, [r3, #0]
 801341c:	4618      	mov	r0, r3
 801341e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8013422:	697b      	ldr	r3, [r7, #20]
 8013424:	3301      	adds	r3, #1
 8013426:	617b      	str	r3, [r7, #20]
 8013428:	697a      	ldr	r2, [r7, #20]
 801342a:	687b      	ldr	r3, [r7, #4]
 801342c:	429a      	cmp	r2, r3
 801342e:	dbf1      	blt.n	8013414 <_write+0x12>
	}
	return len;
 8013430:	687b      	ldr	r3, [r7, #4]
}
 8013432:	4618      	mov	r0, r3
 8013434:	3718      	adds	r7, #24
 8013436:	46bd      	mov	sp, r7
 8013438:	bd80      	pop	{r7, pc}

0801343a <_close>:

int _close(int file)
{
 801343a:	b480      	push	{r7}
 801343c:	b083      	sub	sp, #12
 801343e:	af00      	add	r7, sp, #0
 8013440:	6078      	str	r0, [r7, #4]
	return -1;
 8013442:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8013446:	4618      	mov	r0, r3
 8013448:	370c      	adds	r7, #12
 801344a:	46bd      	mov	sp, r7
 801344c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013450:	4770      	bx	lr

08013452 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8013452:	b480      	push	{r7}
 8013454:	b083      	sub	sp, #12
 8013456:	af00      	add	r7, sp, #0
 8013458:	6078      	str	r0, [r7, #4]
 801345a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 801345c:	683b      	ldr	r3, [r7, #0]
 801345e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8013462:	605a      	str	r2, [r3, #4]
	return 0;
 8013464:	2300      	movs	r3, #0
}
 8013466:	4618      	mov	r0, r3
 8013468:	370c      	adds	r7, #12
 801346a:	46bd      	mov	sp, r7
 801346c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013470:	4770      	bx	lr

08013472 <_isatty>:

int _isatty(int file)
{
 8013472:	b480      	push	{r7}
 8013474:	b083      	sub	sp, #12
 8013476:	af00      	add	r7, sp, #0
 8013478:	6078      	str	r0, [r7, #4]
	return 1;
 801347a:	2301      	movs	r3, #1
}
 801347c:	4618      	mov	r0, r3
 801347e:	370c      	adds	r7, #12
 8013480:	46bd      	mov	sp, r7
 8013482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013486:	4770      	bx	lr

08013488 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8013488:	b480      	push	{r7}
 801348a:	b085      	sub	sp, #20
 801348c:	af00      	add	r7, sp, #0
 801348e:	60f8      	str	r0, [r7, #12]
 8013490:	60b9      	str	r1, [r7, #8]
 8013492:	607a      	str	r2, [r7, #4]
	return 0;
 8013494:	2300      	movs	r3, #0
}
 8013496:	4618      	mov	r0, r3
 8013498:	3714      	adds	r7, #20
 801349a:	46bd      	mov	sp, r7
 801349c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134a0:	4770      	bx	lr
	...

080134a4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80134a4:	b480      	push	{r7}
 80134a6:	b085      	sub	sp, #20
 80134a8:	af00      	add	r7, sp, #0
 80134aa:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80134ac:	4b11      	ldr	r3, [pc, #68]	; (80134f4 <_sbrk+0x50>)
 80134ae:	681b      	ldr	r3, [r3, #0]
 80134b0:	2b00      	cmp	r3, #0
 80134b2:	d102      	bne.n	80134ba <_sbrk+0x16>
		heap_end = &end;
 80134b4:	4b0f      	ldr	r3, [pc, #60]	; (80134f4 <_sbrk+0x50>)
 80134b6:	4a10      	ldr	r2, [pc, #64]	; (80134f8 <_sbrk+0x54>)
 80134b8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80134ba:	4b0e      	ldr	r3, [pc, #56]	; (80134f4 <_sbrk+0x50>)
 80134bc:	681b      	ldr	r3, [r3, #0]
 80134be:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80134c0:	4b0c      	ldr	r3, [pc, #48]	; (80134f4 <_sbrk+0x50>)
 80134c2:	681a      	ldr	r2, [r3, #0]
 80134c4:	687b      	ldr	r3, [r7, #4]
 80134c6:	4413      	add	r3, r2
 80134c8:	466a      	mov	r2, sp
 80134ca:	4293      	cmp	r3, r2
 80134cc:	d905      	bls.n	80134da <_sbrk+0x36>
	{
		errno = ENOMEM;
 80134ce:	4b0b      	ldr	r3, [pc, #44]	; (80134fc <_sbrk+0x58>)
 80134d0:	220c      	movs	r2, #12
 80134d2:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80134d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80134d8:	e006      	b.n	80134e8 <_sbrk+0x44>
	}

	heap_end += incr;
 80134da:	4b06      	ldr	r3, [pc, #24]	; (80134f4 <_sbrk+0x50>)
 80134dc:	681a      	ldr	r2, [r3, #0]
 80134de:	687b      	ldr	r3, [r7, #4]
 80134e0:	4413      	add	r3, r2
 80134e2:	4a04      	ldr	r2, [pc, #16]	; (80134f4 <_sbrk+0x50>)
 80134e4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80134e6:	68fb      	ldr	r3, [r7, #12]
}
 80134e8:	4618      	mov	r0, r3
 80134ea:	3714      	adds	r7, #20
 80134ec:	46bd      	mov	sp, r7
 80134ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134f2:	4770      	bx	lr
 80134f4:	2000038c 	.word	0x2000038c
 80134f8:	200084f8 	.word	0x200084f8
 80134fc:	200084f4 	.word	0x200084f4

08013500 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8013500:	b480      	push	{r7}
 8013502:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8013504:	4b16      	ldr	r3, [pc, #88]	; (8013560 <SystemInit+0x60>)
 8013506:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801350a:	4a15      	ldr	r2, [pc, #84]	; (8013560 <SystemInit+0x60>)
 801350c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8013510:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8013514:	4b13      	ldr	r3, [pc, #76]	; (8013564 <SystemInit+0x64>)
 8013516:	681b      	ldr	r3, [r3, #0]
 8013518:	4a12      	ldr	r2, [pc, #72]	; (8013564 <SystemInit+0x64>)
 801351a:	f043 0301 	orr.w	r3, r3, #1
 801351e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8013520:	4b10      	ldr	r3, [pc, #64]	; (8013564 <SystemInit+0x64>)
 8013522:	2200      	movs	r2, #0
 8013524:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8013526:	4b0f      	ldr	r3, [pc, #60]	; (8013564 <SystemInit+0x64>)
 8013528:	681b      	ldr	r3, [r3, #0]
 801352a:	4a0e      	ldr	r2, [pc, #56]	; (8013564 <SystemInit+0x64>)
 801352c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8013530:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8013534:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8013536:	4b0b      	ldr	r3, [pc, #44]	; (8013564 <SystemInit+0x64>)
 8013538:	4a0b      	ldr	r2, [pc, #44]	; (8013568 <SystemInit+0x68>)
 801353a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 801353c:	4b09      	ldr	r3, [pc, #36]	; (8013564 <SystemInit+0x64>)
 801353e:	681b      	ldr	r3, [r3, #0]
 8013540:	4a08      	ldr	r2, [pc, #32]	; (8013564 <SystemInit+0x64>)
 8013542:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8013546:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8013548:	4b06      	ldr	r3, [pc, #24]	; (8013564 <SystemInit+0x64>)
 801354a:	2200      	movs	r2, #0
 801354c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 801354e:	4b04      	ldr	r3, [pc, #16]	; (8013560 <SystemInit+0x60>)
 8013550:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8013554:	609a      	str	r2, [r3, #8]
#endif
}
 8013556:	bf00      	nop
 8013558:	46bd      	mov	sp, r7
 801355a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801355e:	4770      	bx	lr
 8013560:	e000ed00 	.word	0xe000ed00
 8013564:	40023800 	.word	0x40023800
 8013568:	24003010 	.word	0x24003010

0801356c <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim13;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 801356c:	b580      	push	{r7, lr}
 801356e:	b086      	sub	sp, #24
 8013570:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8013572:	f107 0310 	add.w	r3, r7, #16
 8013576:	2200      	movs	r2, #0
 8013578:	601a      	str	r2, [r3, #0]
 801357a:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 801357c:	463b      	mov	r3, r7
 801357e:	2200      	movs	r2, #0
 8013580:	601a      	str	r2, [r3, #0]
 8013582:	605a      	str	r2, [r3, #4]
 8013584:	609a      	str	r2, [r3, #8]
 8013586:	60da      	str	r2, [r3, #12]

  htim2.Instance = TIM2;
 8013588:	4b25      	ldr	r3, [pc, #148]	; (8013620 <MX_TIM2_Init+0xb4>)
 801358a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 801358e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8013590:	4b23      	ldr	r3, [pc, #140]	; (8013620 <MX_TIM2_Init+0xb4>)
 8013592:	2200      	movs	r2, #0
 8013594:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8013596:	4b22      	ldr	r3, [pc, #136]	; (8013620 <MX_TIM2_Init+0xb4>)
 8013598:	2200      	movs	r2, #0
 801359a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0;
 801359c:	4b20      	ldr	r3, [pc, #128]	; (8013620 <MX_TIM2_Init+0xb4>)
 801359e:	2200      	movs	r2, #0
 80135a0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80135a2:	4b1f      	ldr	r3, [pc, #124]	; (8013620 <MX_TIM2_Init+0xb4>)
 80135a4:	2200      	movs	r2, #0
 80135a6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80135a8:	4b1d      	ldr	r3, [pc, #116]	; (8013620 <MX_TIM2_Init+0xb4>)
 80135aa:	2200      	movs	r2, #0
 80135ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80135ae:	481c      	ldr	r0, [pc, #112]	; (8013620 <MX_TIM2_Init+0xb4>)
 80135b0:	f7f0 fc24 	bl	8003dfc <HAL_TIM_IC_Init>
 80135b4:	4603      	mov	r3, r0
 80135b6:	2b00      	cmp	r3, #0
 80135b8:	d001      	beq.n	80135be <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 80135ba:	f7ff fe7b 	bl	80132b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80135be:	2300      	movs	r3, #0
 80135c0:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80135c2:	2300      	movs	r3, #0
 80135c4:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80135c6:	f107 0310 	add.w	r3, r7, #16
 80135ca:	4619      	mov	r1, r3
 80135cc:	4814      	ldr	r0, [pc, #80]	; (8013620 <MX_TIM2_Init+0xb4>)
 80135ce:	f7f1 fa57 	bl	8004a80 <HAL_TIMEx_MasterConfigSynchronization>
 80135d2:	4603      	mov	r3, r0
 80135d4:	2b00      	cmp	r3, #0
 80135d6:	d001      	beq.n	80135dc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80135d8:	f7ff fe6c 	bl	80132b4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80135dc:	2300      	movs	r3, #0
 80135de:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80135e0:	2301      	movs	r3, #1
 80135e2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80135e4:	2300      	movs	r3, #0
 80135e6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80135e8:	2300      	movs	r3, #0
 80135ea:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80135ec:	463b      	mov	r3, r7
 80135ee:	2200      	movs	r2, #0
 80135f0:	4619      	mov	r1, r3
 80135f2:	480b      	ldr	r0, [pc, #44]	; (8013620 <MX_TIM2_Init+0xb4>)
 80135f4:	f7f0 fd35 	bl	8004062 <HAL_TIM_IC_ConfigChannel>
 80135f8:	4603      	mov	r3, r0
 80135fa:	2b00      	cmp	r3, #0
 80135fc:	d001      	beq.n	8013602 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80135fe:	f7ff fe59 	bl	80132b4 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8013602:	463b      	mov	r3, r7
 8013604:	2204      	movs	r2, #4
 8013606:	4619      	mov	r1, r3
 8013608:	4805      	ldr	r0, [pc, #20]	; (8013620 <MX_TIM2_Init+0xb4>)
 801360a:	f7f0 fd2a 	bl	8004062 <HAL_TIM_IC_ConfigChannel>
 801360e:	4603      	mov	r3, r0
 8013610:	2b00      	cmp	r3, #0
 8013612:	d001      	beq.n	8013618 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8013614:	f7ff fe4e 	bl	80132b4 <Error_Handler>
  }

}
 8013618:	bf00      	nop
 801361a:	3718      	adds	r7, #24
 801361c:	46bd      	mov	sp, r7
 801361e:	bd80      	pop	{r7, pc}
 8013620:	20006bd0 	.word	0x20006bd0

08013624 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8013624:	b580      	push	{r7, lr}
 8013626:	b086      	sub	sp, #24
 8013628:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 801362a:	f107 0310 	add.w	r3, r7, #16
 801362e:	2200      	movs	r2, #0
 8013630:	601a      	str	r2, [r3, #0]
 8013632:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8013634:	463b      	mov	r3, r7
 8013636:	2200      	movs	r2, #0
 8013638:	601a      	str	r2, [r3, #0]
 801363a:	605a      	str	r2, [r3, #4]
 801363c:	609a      	str	r2, [r3, #8]
 801363e:	60da      	str	r2, [r3, #12]

  htim3.Instance = TIM3;
 8013640:	4b25      	ldr	r3, [pc, #148]	; (80136d8 <MX_TIM3_Init+0xb4>)
 8013642:	4a26      	ldr	r2, [pc, #152]	; (80136dc <MX_TIM3_Init+0xb8>)
 8013644:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8013646:	4b24      	ldr	r3, [pc, #144]	; (80136d8 <MX_TIM3_Init+0xb4>)
 8013648:	2200      	movs	r2, #0
 801364a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 801364c:	4b22      	ldr	r3, [pc, #136]	; (80136d8 <MX_TIM3_Init+0xb4>)
 801364e:	2200      	movs	r2, #0
 8013650:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0;
 8013652:	4b21      	ldr	r3, [pc, #132]	; (80136d8 <MX_TIM3_Init+0xb4>)
 8013654:	2200      	movs	r2, #0
 8013656:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8013658:	4b1f      	ldr	r3, [pc, #124]	; (80136d8 <MX_TIM3_Init+0xb4>)
 801365a:	2200      	movs	r2, #0
 801365c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 801365e:	4b1e      	ldr	r3, [pc, #120]	; (80136d8 <MX_TIM3_Init+0xb4>)
 8013660:	2200      	movs	r2, #0
 8013662:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8013664:	481c      	ldr	r0, [pc, #112]	; (80136d8 <MX_TIM3_Init+0xb4>)
 8013666:	f7f0 fbc9 	bl	8003dfc <HAL_TIM_IC_Init>
 801366a:	4603      	mov	r3, r0
 801366c:	2b00      	cmp	r3, #0
 801366e:	d001      	beq.n	8013674 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 8013670:	f7ff fe20 	bl	80132b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8013674:	2300      	movs	r3, #0
 8013676:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8013678:	2300      	movs	r3, #0
 801367a:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 801367c:	f107 0310 	add.w	r3, r7, #16
 8013680:	4619      	mov	r1, r3
 8013682:	4815      	ldr	r0, [pc, #84]	; (80136d8 <MX_TIM3_Init+0xb4>)
 8013684:	f7f1 f9fc 	bl	8004a80 <HAL_TIMEx_MasterConfigSynchronization>
 8013688:	4603      	mov	r3, r0
 801368a:	2b00      	cmp	r3, #0
 801368c:	d001      	beq.n	8013692 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 801368e:	f7ff fe11 	bl	80132b4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8013692:	2300      	movs	r3, #0
 8013694:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8013696:	2301      	movs	r3, #1
 8013698:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 801369a:	2300      	movs	r3, #0
 801369c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 801369e:	2300      	movs	r3, #0
 80136a0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80136a2:	463b      	mov	r3, r7
 80136a4:	2200      	movs	r2, #0
 80136a6:	4619      	mov	r1, r3
 80136a8:	480b      	ldr	r0, [pc, #44]	; (80136d8 <MX_TIM3_Init+0xb4>)
 80136aa:	f7f0 fcda 	bl	8004062 <HAL_TIM_IC_ConfigChannel>
 80136ae:	4603      	mov	r3, r0
 80136b0:	2b00      	cmp	r3, #0
 80136b2:	d001      	beq.n	80136b8 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80136b4:	f7ff fdfe 	bl	80132b4 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80136b8:	463b      	mov	r3, r7
 80136ba:	2204      	movs	r2, #4
 80136bc:	4619      	mov	r1, r3
 80136be:	4806      	ldr	r0, [pc, #24]	; (80136d8 <MX_TIM3_Init+0xb4>)
 80136c0:	f7f0 fccf 	bl	8004062 <HAL_TIM_IC_ConfigChannel>
 80136c4:	4603      	mov	r3, r0
 80136c6:	2b00      	cmp	r3, #0
 80136c8:	d001      	beq.n	80136ce <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 80136ca:	f7ff fdf3 	bl	80132b4 <Error_Handler>
  }

}
 80136ce:	bf00      	nop
 80136d0:	3718      	adds	r7, #24
 80136d2:	46bd      	mov	sp, r7
 80136d4:	bd80      	pop	{r7, pc}
 80136d6:	bf00      	nop
 80136d8:	20006b50 	.word	0x20006b50
 80136dc:	40000400 	.word	0x40000400

080136e0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80136e0:	b580      	push	{r7, lr}
 80136e2:	b08a      	sub	sp, #40	; 0x28
 80136e4:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80136e6:	f107 0320 	add.w	r3, r7, #32
 80136ea:	2200      	movs	r2, #0
 80136ec:	601a      	str	r2, [r3, #0]
 80136ee:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80136f0:	1d3b      	adds	r3, r7, #4
 80136f2:	2200      	movs	r2, #0
 80136f4:	601a      	str	r2, [r3, #0]
 80136f6:	605a      	str	r2, [r3, #4]
 80136f8:	609a      	str	r2, [r3, #8]
 80136fa:	60da      	str	r2, [r3, #12]
 80136fc:	611a      	str	r2, [r3, #16]
 80136fe:	615a      	str	r2, [r3, #20]
 8013700:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 8013702:	4b27      	ldr	r3, [pc, #156]	; (80137a0 <MX_TIM4_Init+0xc0>)
 8013704:	4a27      	ldr	r2, [pc, #156]	; (80137a4 <MX_TIM4_Init+0xc4>)
 8013706:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8013708:	4b25      	ldr	r3, [pc, #148]	; (80137a0 <MX_TIM4_Init+0xc0>)
 801370a:	2200      	movs	r2, #0
 801370c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 801370e:	4b24      	ldr	r3, [pc, #144]	; (80137a0 <MX_TIM4_Init+0xc0>)
 8013710:	2200      	movs	r2, #0
 8013712:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0;
 8013714:	4b22      	ldr	r3, [pc, #136]	; (80137a0 <MX_TIM4_Init+0xc0>)
 8013716:	2200      	movs	r2, #0
 8013718:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 801371a:	4b21      	ldr	r3, [pc, #132]	; (80137a0 <MX_TIM4_Init+0xc0>)
 801371c:	2200      	movs	r2, #0
 801371e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8013720:	4b1f      	ldr	r3, [pc, #124]	; (80137a0 <MX_TIM4_Init+0xc0>)
 8013722:	2200      	movs	r2, #0
 8013724:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8013726:	481e      	ldr	r0, [pc, #120]	; (80137a0 <MX_TIM4_Init+0xc0>)
 8013728:	f7f0 fb3d 	bl	8003da6 <HAL_TIM_PWM_Init>
 801372c:	4603      	mov	r3, r0
 801372e:	2b00      	cmp	r3, #0
 8013730:	d001      	beq.n	8013736 <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 8013732:	f7ff fdbf 	bl	80132b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8013736:	2300      	movs	r3, #0
 8013738:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 801373a:	2300      	movs	r3, #0
 801373c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 801373e:	f107 0320 	add.w	r3, r7, #32
 8013742:	4619      	mov	r1, r3
 8013744:	4816      	ldr	r0, [pc, #88]	; (80137a0 <MX_TIM4_Init+0xc0>)
 8013746:	f7f1 f99b 	bl	8004a80 <HAL_TIMEx_MasterConfigSynchronization>
 801374a:	4603      	mov	r3, r0
 801374c:	2b00      	cmp	r3, #0
 801374e:	d001      	beq.n	8013754 <MX_TIM4_Init+0x74>
  {
    Error_Handler();
 8013750:	f7ff fdb0 	bl	80132b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8013754:	2360      	movs	r3, #96	; 0x60
 8013756:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8013758:	2300      	movs	r3, #0
 801375a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 801375c:	2300      	movs	r3, #0
 801375e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8013760:	2300      	movs	r3, #0
 8013762:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8013764:	1d3b      	adds	r3, r7, #4
 8013766:	2208      	movs	r2, #8
 8013768:	4619      	mov	r1, r3
 801376a:	480d      	ldr	r0, [pc, #52]	; (80137a0 <MX_TIM4_Init+0xc0>)
 801376c:	f7f0 fd16 	bl	800419c <HAL_TIM_PWM_ConfigChannel>
 8013770:	4603      	mov	r3, r0
 8013772:	2b00      	cmp	r3, #0
 8013774:	d001      	beq.n	801377a <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8013776:	f7ff fd9d 	bl	80132b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 801377a:	1d3b      	adds	r3, r7, #4
 801377c:	220c      	movs	r2, #12
 801377e:	4619      	mov	r1, r3
 8013780:	4807      	ldr	r0, [pc, #28]	; (80137a0 <MX_TIM4_Init+0xc0>)
 8013782:	f7f0 fd0b 	bl	800419c <HAL_TIM_PWM_ConfigChannel>
 8013786:	4603      	mov	r3, r0
 8013788:	2b00      	cmp	r3, #0
 801378a:	d001      	beq.n	8013790 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 801378c:	f7ff fd92 	bl	80132b4 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim4);
 8013790:	4803      	ldr	r0, [pc, #12]	; (80137a0 <MX_TIM4_Init+0xc0>)
 8013792:	f000 f911 	bl	80139b8 <HAL_TIM_MspPostInit>

}
 8013796:	bf00      	nop
 8013798:	3728      	adds	r7, #40	; 0x28
 801379a:	46bd      	mov	sp, r7
 801379c:	bd80      	pop	{r7, pc}
 801379e:	bf00      	nop
 80137a0:	20006b10 	.word	0x20006b10
 80137a4:	40000800 	.word	0x40000800

080137a8 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 80137a8:	b580      	push	{r7, lr}
 80137aa:	af00      	add	r7, sp, #0

  htim13.Instance = TIM13;
 80137ac:	4b0e      	ldr	r3, [pc, #56]	; (80137e8 <MX_TIM13_Init+0x40>)
 80137ae:	4a0f      	ldr	r2, [pc, #60]	; (80137ec <MX_TIM13_Init+0x44>)
 80137b0:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 8400;
 80137b2:	4b0d      	ldr	r3, [pc, #52]	; (80137e8 <MX_TIM13_Init+0x40>)
 80137b4:	f242 02d0 	movw	r2, #8400	; 0x20d0
 80137b8:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80137ba:	4b0b      	ldr	r3, [pc, #44]	; (80137e8 <MX_TIM13_Init+0x40>)
 80137bc:	2200      	movs	r2, #0
 80137be:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 1000;
 80137c0:	4b09      	ldr	r3, [pc, #36]	; (80137e8 <MX_TIM13_Init+0x40>)
 80137c2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80137c6:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80137c8:	4b07      	ldr	r3, [pc, #28]	; (80137e8 <MX_TIM13_Init+0x40>)
 80137ca:	2200      	movs	r2, #0
 80137cc:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80137ce:	4b06      	ldr	r3, [pc, #24]	; (80137e8 <MX_TIM13_Init+0x40>)
 80137d0:	2280      	movs	r2, #128	; 0x80
 80137d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 80137d4:	4804      	ldr	r0, [pc, #16]	; (80137e8 <MX_TIM13_Init+0x40>)
 80137d6:	f7f0 fabb 	bl	8003d50 <HAL_TIM_Base_Init>
 80137da:	4603      	mov	r3, r0
 80137dc:	2b00      	cmp	r3, #0
 80137de:	d001      	beq.n	80137e4 <MX_TIM13_Init+0x3c>
  {
    Error_Handler();
 80137e0:	f7ff fd68 	bl	80132b4 <Error_Handler>
  }

}
 80137e4:	bf00      	nop
 80137e6:	bd80      	pop	{r7, pc}
 80137e8:	20006b90 	.word	0x20006b90
 80137ec:	40001c00 	.word	0x40001c00

080137f0 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 80137f0:	b580      	push	{r7, lr}
 80137f2:	b08c      	sub	sp, #48	; 0x30
 80137f4:	af00      	add	r7, sp, #0
 80137f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80137f8:	f107 031c 	add.w	r3, r7, #28
 80137fc:	2200      	movs	r2, #0
 80137fe:	601a      	str	r2, [r3, #0]
 8013800:	605a      	str	r2, [r3, #4]
 8013802:	609a      	str	r2, [r3, #8]
 8013804:	60da      	str	r2, [r3, #12]
 8013806:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM2)
 8013808:	687b      	ldr	r3, [r7, #4]
 801380a:	681b      	ldr	r3, [r3, #0]
 801380c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8013810:	d14b      	bne.n	80138aa <HAL_TIM_IC_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8013812:	2300      	movs	r3, #0
 8013814:	61bb      	str	r3, [r7, #24]
 8013816:	4b3f      	ldr	r3, [pc, #252]	; (8013914 <HAL_TIM_IC_MspInit+0x124>)
 8013818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801381a:	4a3e      	ldr	r2, [pc, #248]	; (8013914 <HAL_TIM_IC_MspInit+0x124>)
 801381c:	f043 0301 	orr.w	r3, r3, #1
 8013820:	6413      	str	r3, [r2, #64]	; 0x40
 8013822:	4b3c      	ldr	r3, [pc, #240]	; (8013914 <HAL_TIM_IC_MspInit+0x124>)
 8013824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013826:	f003 0301 	and.w	r3, r3, #1
 801382a:	61bb      	str	r3, [r7, #24]
 801382c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 801382e:	2300      	movs	r3, #0
 8013830:	617b      	str	r3, [r7, #20]
 8013832:	4b38      	ldr	r3, [pc, #224]	; (8013914 <HAL_TIM_IC_MspInit+0x124>)
 8013834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013836:	4a37      	ldr	r2, [pc, #220]	; (8013914 <HAL_TIM_IC_MspInit+0x124>)
 8013838:	f043 0301 	orr.w	r3, r3, #1
 801383c:	6313      	str	r3, [r2, #48]	; 0x30
 801383e:	4b35      	ldr	r3, [pc, #212]	; (8013914 <HAL_TIM_IC_MspInit+0x124>)
 8013840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013842:	f003 0301 	and.w	r3, r3, #1
 8013846:	617b      	str	r3, [r7, #20]
 8013848:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 801384a:	2300      	movs	r3, #0
 801384c:	613b      	str	r3, [r7, #16]
 801384e:	4b31      	ldr	r3, [pc, #196]	; (8013914 <HAL_TIM_IC_MspInit+0x124>)
 8013850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013852:	4a30      	ldr	r2, [pc, #192]	; (8013914 <HAL_TIM_IC_MspInit+0x124>)
 8013854:	f043 0302 	orr.w	r3, r3, #2
 8013858:	6313      	str	r3, [r2, #48]	; 0x30
 801385a:	4b2e      	ldr	r3, [pc, #184]	; (8013914 <HAL_TIM_IC_MspInit+0x124>)
 801385c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801385e:	f003 0302 	and.w	r3, r3, #2
 8013862:	613b      	str	r3, [r7, #16]
 8013864:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration    
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8013866:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801386a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801386c:	2302      	movs	r3, #2
 801386e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013870:	2300      	movs	r3, #0
 8013872:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8013874:	2300      	movs	r3, #0
 8013876:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8013878:	2301      	movs	r3, #1
 801387a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801387c:	f107 031c 	add.w	r3, r7, #28
 8013880:	4619      	mov	r1, r3
 8013882:	4825      	ldr	r0, [pc, #148]	; (8013918 <HAL_TIM_IC_MspInit+0x128>)
 8013884:	f7ee f942 	bl	8001b0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8013888:	2308      	movs	r3, #8
 801388a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801388c:	2302      	movs	r3, #2
 801388e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013890:	2300      	movs	r3, #0
 8013892:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8013894:	2300      	movs	r3, #0
 8013896:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8013898:	2301      	movs	r3, #1
 801389a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801389c:	f107 031c 	add.w	r3, r7, #28
 80138a0:	4619      	mov	r1, r3
 80138a2:	481e      	ldr	r0, [pc, #120]	; (801391c <HAL_TIM_IC_MspInit+0x12c>)
 80138a4:	f7ee f932 	bl	8001b0c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80138a8:	e030      	b.n	801390c <HAL_TIM_IC_MspInit+0x11c>
  else if(tim_icHandle->Instance==TIM3)
 80138aa:	687b      	ldr	r3, [r7, #4]
 80138ac:	681b      	ldr	r3, [r3, #0]
 80138ae:	4a1c      	ldr	r2, [pc, #112]	; (8013920 <HAL_TIM_IC_MspInit+0x130>)
 80138b0:	4293      	cmp	r3, r2
 80138b2:	d12b      	bne.n	801390c <HAL_TIM_IC_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80138b4:	2300      	movs	r3, #0
 80138b6:	60fb      	str	r3, [r7, #12]
 80138b8:	4b16      	ldr	r3, [pc, #88]	; (8013914 <HAL_TIM_IC_MspInit+0x124>)
 80138ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80138bc:	4a15      	ldr	r2, [pc, #84]	; (8013914 <HAL_TIM_IC_MspInit+0x124>)
 80138be:	f043 0302 	orr.w	r3, r3, #2
 80138c2:	6413      	str	r3, [r2, #64]	; 0x40
 80138c4:	4b13      	ldr	r3, [pc, #76]	; (8013914 <HAL_TIM_IC_MspInit+0x124>)
 80138c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80138c8:	f003 0302 	and.w	r3, r3, #2
 80138cc:	60fb      	str	r3, [r7, #12]
 80138ce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80138d0:	2300      	movs	r3, #0
 80138d2:	60bb      	str	r3, [r7, #8]
 80138d4:	4b0f      	ldr	r3, [pc, #60]	; (8013914 <HAL_TIM_IC_MspInit+0x124>)
 80138d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80138d8:	4a0e      	ldr	r2, [pc, #56]	; (8013914 <HAL_TIM_IC_MspInit+0x124>)
 80138da:	f043 0302 	orr.w	r3, r3, #2
 80138de:	6313      	str	r3, [r2, #48]	; 0x30
 80138e0:	4b0c      	ldr	r3, [pc, #48]	; (8013914 <HAL_TIM_IC_MspInit+0x124>)
 80138e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80138e4:	f003 0302 	and.w	r3, r3, #2
 80138e8:	60bb      	str	r3, [r7, #8]
 80138ea:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80138ec:	2330      	movs	r3, #48	; 0x30
 80138ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80138f0:	2302      	movs	r3, #2
 80138f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80138f4:	2300      	movs	r3, #0
 80138f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80138f8:	2300      	movs	r3, #0
 80138fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80138fc:	2302      	movs	r3, #2
 80138fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8013900:	f107 031c 	add.w	r3, r7, #28
 8013904:	4619      	mov	r1, r3
 8013906:	4805      	ldr	r0, [pc, #20]	; (801391c <HAL_TIM_IC_MspInit+0x12c>)
 8013908:	f7ee f900 	bl	8001b0c <HAL_GPIO_Init>
}
 801390c:	bf00      	nop
 801390e:	3730      	adds	r7, #48	; 0x30
 8013910:	46bd      	mov	sp, r7
 8013912:	bd80      	pop	{r7, pc}
 8013914:	40023800 	.word	0x40023800
 8013918:	40020000 	.word	0x40020000
 801391c:	40020400 	.word	0x40020400
 8013920:	40000400 	.word	0x40000400

08013924 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8013924:	b480      	push	{r7}
 8013926:	b085      	sub	sp, #20
 8013928:	af00      	add	r7, sp, #0
 801392a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 801392c:	687b      	ldr	r3, [r7, #4]
 801392e:	681b      	ldr	r3, [r3, #0]
 8013930:	4a0b      	ldr	r2, [pc, #44]	; (8013960 <HAL_TIM_PWM_MspInit+0x3c>)
 8013932:	4293      	cmp	r3, r2
 8013934:	d10d      	bne.n	8013952 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8013936:	2300      	movs	r3, #0
 8013938:	60fb      	str	r3, [r7, #12]
 801393a:	4b0a      	ldr	r3, [pc, #40]	; (8013964 <HAL_TIM_PWM_MspInit+0x40>)
 801393c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801393e:	4a09      	ldr	r2, [pc, #36]	; (8013964 <HAL_TIM_PWM_MspInit+0x40>)
 8013940:	f043 0304 	orr.w	r3, r3, #4
 8013944:	6413      	str	r3, [r2, #64]	; 0x40
 8013946:	4b07      	ldr	r3, [pc, #28]	; (8013964 <HAL_TIM_PWM_MspInit+0x40>)
 8013948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801394a:	f003 0304 	and.w	r3, r3, #4
 801394e:	60fb      	str	r3, [r7, #12]
 8013950:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8013952:	bf00      	nop
 8013954:	3714      	adds	r7, #20
 8013956:	46bd      	mov	sp, r7
 8013958:	f85d 7b04 	ldr.w	r7, [sp], #4
 801395c:	4770      	bx	lr
 801395e:	bf00      	nop
 8013960:	40000800 	.word	0x40000800
 8013964:	40023800 	.word	0x40023800

08013968 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8013968:	b580      	push	{r7, lr}
 801396a:	b084      	sub	sp, #16
 801396c:	af00      	add	r7, sp, #0
 801396e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM13)
 8013970:	687b      	ldr	r3, [r7, #4]
 8013972:	681b      	ldr	r3, [r3, #0]
 8013974:	4a0e      	ldr	r2, [pc, #56]	; (80139b0 <HAL_TIM_Base_MspInit+0x48>)
 8013976:	4293      	cmp	r3, r2
 8013978:	d115      	bne.n	80139a6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM13_MspInit 0 */

  /* USER CODE END TIM13_MspInit 0 */
    /* TIM13 clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 801397a:	2300      	movs	r3, #0
 801397c:	60fb      	str	r3, [r7, #12]
 801397e:	4b0d      	ldr	r3, [pc, #52]	; (80139b4 <HAL_TIM_Base_MspInit+0x4c>)
 8013980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013982:	4a0c      	ldr	r2, [pc, #48]	; (80139b4 <HAL_TIM_Base_MspInit+0x4c>)
 8013984:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013988:	6413      	str	r3, [r2, #64]	; 0x40
 801398a:	4b0a      	ldr	r3, [pc, #40]	; (80139b4 <HAL_TIM_Base_MspInit+0x4c>)
 801398c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801398e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013992:	60fb      	str	r3, [r7, #12]
 8013994:	68fb      	ldr	r3, [r7, #12]

    /* TIM13 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 5, 0);
 8013996:	2200      	movs	r2, #0
 8013998:	2105      	movs	r1, #5
 801399a:	202c      	movs	r0, #44	; 0x2c
 801399c:	f7ed f96f 	bl	8000c7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80139a0:	202c      	movs	r0, #44	; 0x2c
 80139a2:	f7ed f988 	bl	8000cb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 80139a6:	bf00      	nop
 80139a8:	3710      	adds	r7, #16
 80139aa:	46bd      	mov	sp, r7
 80139ac:	bd80      	pop	{r7, pc}
 80139ae:	bf00      	nop
 80139b0:	40001c00 	.word	0x40001c00
 80139b4:	40023800 	.word	0x40023800

080139b8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80139b8:	b580      	push	{r7, lr}
 80139ba:	b088      	sub	sp, #32
 80139bc:	af00      	add	r7, sp, #0
 80139be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80139c0:	f107 030c 	add.w	r3, r7, #12
 80139c4:	2200      	movs	r2, #0
 80139c6:	601a      	str	r2, [r3, #0]
 80139c8:	605a      	str	r2, [r3, #4]
 80139ca:	609a      	str	r2, [r3, #8]
 80139cc:	60da      	str	r2, [r3, #12]
 80139ce:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 80139d0:	687b      	ldr	r3, [r7, #4]
 80139d2:	681b      	ldr	r3, [r3, #0]
 80139d4:	4a12      	ldr	r2, [pc, #72]	; (8013a20 <HAL_TIM_MspPostInit+0x68>)
 80139d6:	4293      	cmp	r3, r2
 80139d8:	d11e      	bne.n	8013a18 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80139da:	2300      	movs	r3, #0
 80139dc:	60bb      	str	r3, [r7, #8]
 80139de:	4b11      	ldr	r3, [pc, #68]	; (8013a24 <HAL_TIM_MspPostInit+0x6c>)
 80139e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80139e2:	4a10      	ldr	r2, [pc, #64]	; (8013a24 <HAL_TIM_MspPostInit+0x6c>)
 80139e4:	f043 0308 	orr.w	r3, r3, #8
 80139e8:	6313      	str	r3, [r2, #48]	; 0x30
 80139ea:	4b0e      	ldr	r3, [pc, #56]	; (8013a24 <HAL_TIM_MspPostInit+0x6c>)
 80139ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80139ee:	f003 0308 	and.w	r3, r3, #8
 80139f2:	60bb      	str	r3, [r7, #8]
 80139f4:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration    
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80139f6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80139fa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80139fc:	2302      	movs	r3, #2
 80139fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013a00:	2300      	movs	r3, #0
 8013a02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8013a04:	2300      	movs	r3, #0
 8013a06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8013a08:	2302      	movs	r3, #2
 8013a0a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8013a0c:	f107 030c 	add.w	r3, r7, #12
 8013a10:	4619      	mov	r1, r3
 8013a12:	4805      	ldr	r0, [pc, #20]	; (8013a28 <HAL_TIM_MspPostInit+0x70>)
 8013a14:	f7ee f87a 	bl	8001b0c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8013a18:	bf00      	nop
 8013a1a:	3720      	adds	r7, #32
 8013a1c:	46bd      	mov	sp, r7
 8013a1e:	bd80      	pop	{r7, pc}
 8013a20:	40000800 	.word	0x40000800
 8013a24:	40023800 	.word	0x40023800
 8013a28:	40020c00 	.word	0x40020c00

08013a2c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8013a2c:	b580      	push	{r7, lr}
 8013a2e:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8013a30:	4b11      	ldr	r3, [pc, #68]	; (8013a78 <MX_USART3_UART_Init+0x4c>)
 8013a32:	4a12      	ldr	r2, [pc, #72]	; (8013a7c <MX_USART3_UART_Init+0x50>)
 8013a34:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8013a36:	4b10      	ldr	r3, [pc, #64]	; (8013a78 <MX_USART3_UART_Init+0x4c>)
 8013a38:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8013a3c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8013a3e:	4b0e      	ldr	r3, [pc, #56]	; (8013a78 <MX_USART3_UART_Init+0x4c>)
 8013a40:	2200      	movs	r2, #0
 8013a42:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8013a44:	4b0c      	ldr	r3, [pc, #48]	; (8013a78 <MX_USART3_UART_Init+0x4c>)
 8013a46:	2200      	movs	r2, #0
 8013a48:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8013a4a:	4b0b      	ldr	r3, [pc, #44]	; (8013a78 <MX_USART3_UART_Init+0x4c>)
 8013a4c:	2200      	movs	r2, #0
 8013a4e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8013a50:	4b09      	ldr	r3, [pc, #36]	; (8013a78 <MX_USART3_UART_Init+0x4c>)
 8013a52:	220c      	movs	r2, #12
 8013a54:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8013a56:	4b08      	ldr	r3, [pc, #32]	; (8013a78 <MX_USART3_UART_Init+0x4c>)
 8013a58:	2200      	movs	r2, #0
 8013a5a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8013a5c:	4b06      	ldr	r3, [pc, #24]	; (8013a78 <MX_USART3_UART_Init+0x4c>)
 8013a5e:	2200      	movs	r2, #0
 8013a60:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8013a62:	4805      	ldr	r0, [pc, #20]	; (8013a78 <MX_USART3_UART_Init+0x4c>)
 8013a64:	f7f1 f865 	bl	8004b32 <HAL_UART_Init>
 8013a68:	4603      	mov	r3, r0
 8013a6a:	2b00      	cmp	r3, #0
 8013a6c:	d001      	beq.n	8013a72 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8013a6e:	f7ff fc21 	bl	80132b4 <Error_Handler>
  }

}
 8013a72:	bf00      	nop
 8013a74:	bd80      	pop	{r7, pc}
 8013a76:	bf00      	nop
 8013a78:	20006c10 	.word	0x20006c10
 8013a7c:	40004800 	.word	0x40004800

08013a80 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8013a80:	b580      	push	{r7, lr}
 8013a82:	b08a      	sub	sp, #40	; 0x28
 8013a84:	af00      	add	r7, sp, #0
 8013a86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8013a88:	f107 0314 	add.w	r3, r7, #20
 8013a8c:	2200      	movs	r2, #0
 8013a8e:	601a      	str	r2, [r3, #0]
 8013a90:	605a      	str	r2, [r3, #4]
 8013a92:	609a      	str	r2, [r3, #8]
 8013a94:	60da      	str	r2, [r3, #12]
 8013a96:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8013a98:	687b      	ldr	r3, [r7, #4]
 8013a9a:	681b      	ldr	r3, [r3, #0]
 8013a9c:	4a19      	ldr	r2, [pc, #100]	; (8013b04 <HAL_UART_MspInit+0x84>)
 8013a9e:	4293      	cmp	r3, r2
 8013aa0:	d12c      	bne.n	8013afc <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8013aa2:	2300      	movs	r3, #0
 8013aa4:	613b      	str	r3, [r7, #16]
 8013aa6:	4b18      	ldr	r3, [pc, #96]	; (8013b08 <HAL_UART_MspInit+0x88>)
 8013aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013aaa:	4a17      	ldr	r2, [pc, #92]	; (8013b08 <HAL_UART_MspInit+0x88>)
 8013aac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8013ab0:	6413      	str	r3, [r2, #64]	; 0x40
 8013ab2:	4b15      	ldr	r3, [pc, #84]	; (8013b08 <HAL_UART_MspInit+0x88>)
 8013ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013ab6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8013aba:	613b      	str	r3, [r7, #16]
 8013abc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8013abe:	2300      	movs	r3, #0
 8013ac0:	60fb      	str	r3, [r7, #12]
 8013ac2:	4b11      	ldr	r3, [pc, #68]	; (8013b08 <HAL_UART_MspInit+0x88>)
 8013ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013ac6:	4a10      	ldr	r2, [pc, #64]	; (8013b08 <HAL_UART_MspInit+0x88>)
 8013ac8:	f043 0308 	orr.w	r3, r3, #8
 8013acc:	6313      	str	r3, [r2, #48]	; 0x30
 8013ace:	4b0e      	ldr	r3, [pc, #56]	; (8013b08 <HAL_UART_MspInit+0x88>)
 8013ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013ad2:	f003 0308 	and.w	r3, r3, #8
 8013ad6:	60fb      	str	r3, [r7, #12]
 8013ad8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration    
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8013ada:	f44f 7340 	mov.w	r3, #768	; 0x300
 8013ade:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8013ae0:	2302      	movs	r3, #2
 8013ae2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8013ae4:	2301      	movs	r3, #1
 8013ae6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8013ae8:	2303      	movs	r3, #3
 8013aea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8013aec:	2307      	movs	r3, #7
 8013aee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8013af0:	f107 0314 	add.w	r3, r7, #20
 8013af4:	4619      	mov	r1, r3
 8013af6:	4805      	ldr	r0, [pc, #20]	; (8013b0c <HAL_UART_MspInit+0x8c>)
 8013af8:	f7ee f808 	bl	8001b0c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8013afc:	bf00      	nop
 8013afe:	3728      	adds	r7, #40	; 0x28
 8013b00:	46bd      	mov	sp, r7
 8013b02:	bd80      	pop	{r7, pc}
 8013b04:	40004800 	.word	0x40004800
 8013b08:	40023800 	.word	0x40023800
 8013b0c:	40020c00 	.word	0x40020c00

08013b10 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8013b10:	b580      	push	{r7, lr}
 8013b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8013b14:	2200      	movs	r2, #0
 8013b16:	4912      	ldr	r1, [pc, #72]	; (8013b60 <MX_USB_DEVICE_Init+0x50>)
 8013b18:	4812      	ldr	r0, [pc, #72]	; (8013b64 <MX_USB_DEVICE_Init+0x54>)
 8013b1a:	f7f2 ffe4 	bl	8006ae6 <USBD_Init>
 8013b1e:	4603      	mov	r3, r0
 8013b20:	2b00      	cmp	r3, #0
 8013b22:	d001      	beq.n	8013b28 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8013b24:	f7ff fbc6 	bl	80132b4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8013b28:	490f      	ldr	r1, [pc, #60]	; (8013b68 <MX_USB_DEVICE_Init+0x58>)
 8013b2a:	480e      	ldr	r0, [pc, #56]	; (8013b64 <MX_USB_DEVICE_Init+0x54>)
 8013b2c:	f7f3 f806 	bl	8006b3c <USBD_RegisterClass>
 8013b30:	4603      	mov	r3, r0
 8013b32:	2b00      	cmp	r3, #0
 8013b34:	d001      	beq.n	8013b3a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8013b36:	f7ff fbbd 	bl	80132b4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8013b3a:	490c      	ldr	r1, [pc, #48]	; (8013b6c <MX_USB_DEVICE_Init+0x5c>)
 8013b3c:	4809      	ldr	r0, [pc, #36]	; (8013b64 <MX_USB_DEVICE_Init+0x54>)
 8013b3e:	f7f2 ff63 	bl	8006a08 <USBD_CDC_RegisterInterface>
 8013b42:	4603      	mov	r3, r0
 8013b44:	2b00      	cmp	r3, #0
 8013b46:	d001      	beq.n	8013b4c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8013b48:	f7ff fbb4 	bl	80132b4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8013b4c:	4805      	ldr	r0, [pc, #20]	; (8013b64 <MX_USB_DEVICE_Init+0x54>)
 8013b4e:	f7f3 f80f 	bl	8006b70 <USBD_Start>
 8013b52:	4603      	mov	r3, r0
 8013b54:	2b00      	cmp	r3, #0
 8013b56:	d001      	beq.n	8013b5c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8013b58:	f7ff fbac 	bl	80132b4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8013b5c:	bf00      	nop
 8013b5e:	bd80      	pop	{r7, pc}
 8013b60:	20000138 	.word	0x20000138
 8013b64:	20006c50 	.word	0x20006c50
 8013b68:	20000014 	.word	0x20000014
 8013b6c:	20000128 	.word	0x20000128

08013b70 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8013b70:	b580      	push	{r7, lr}
 8013b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8013b74:	2200      	movs	r2, #0
 8013b76:	4905      	ldr	r1, [pc, #20]	; (8013b8c <CDC_Init_FS+0x1c>)
 8013b78:	4805      	ldr	r0, [pc, #20]	; (8013b90 <CDC_Init_FS+0x20>)
 8013b7a:	f7f2 ff5c 	bl	8006a36 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8013b7e:	4905      	ldr	r1, [pc, #20]	; (8013b94 <CDC_Init_FS+0x24>)
 8013b80:	4803      	ldr	r0, [pc, #12]	; (8013b90 <CDC_Init_FS+0x20>)
 8013b82:	f7f2 ff72 	bl	8006a6a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8013b86:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8013b88:	4618      	mov	r0, r3
 8013b8a:	bd80      	pop	{r7, pc}
 8013b8c:	200076ec 	.word	0x200076ec
 8013b90:	20006c50 	.word	0x20006c50
 8013b94:	20006eec 	.word	0x20006eec

08013b98 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8013b98:	b480      	push	{r7}
 8013b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8013b9c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8013b9e:	4618      	mov	r0, r3
 8013ba0:	46bd      	mov	sp, r7
 8013ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ba6:	4770      	bx	lr

08013ba8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8013ba8:	b480      	push	{r7}
 8013baa:	b083      	sub	sp, #12
 8013bac:	af00      	add	r7, sp, #0
 8013bae:	4603      	mov	r3, r0
 8013bb0:	6039      	str	r1, [r7, #0]
 8013bb2:	71fb      	strb	r3, [r7, #7]
 8013bb4:	4613      	mov	r3, r2
 8013bb6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8013bb8:	79fb      	ldrb	r3, [r7, #7]
 8013bba:	2b23      	cmp	r3, #35	; 0x23
 8013bbc:	d84a      	bhi.n	8013c54 <CDC_Control_FS+0xac>
 8013bbe:	a201      	add	r2, pc, #4	; (adr r2, 8013bc4 <CDC_Control_FS+0x1c>)
 8013bc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013bc4:	08013c55 	.word	0x08013c55
 8013bc8:	08013c55 	.word	0x08013c55
 8013bcc:	08013c55 	.word	0x08013c55
 8013bd0:	08013c55 	.word	0x08013c55
 8013bd4:	08013c55 	.word	0x08013c55
 8013bd8:	08013c55 	.word	0x08013c55
 8013bdc:	08013c55 	.word	0x08013c55
 8013be0:	08013c55 	.word	0x08013c55
 8013be4:	08013c55 	.word	0x08013c55
 8013be8:	08013c55 	.word	0x08013c55
 8013bec:	08013c55 	.word	0x08013c55
 8013bf0:	08013c55 	.word	0x08013c55
 8013bf4:	08013c55 	.word	0x08013c55
 8013bf8:	08013c55 	.word	0x08013c55
 8013bfc:	08013c55 	.word	0x08013c55
 8013c00:	08013c55 	.word	0x08013c55
 8013c04:	08013c55 	.word	0x08013c55
 8013c08:	08013c55 	.word	0x08013c55
 8013c0c:	08013c55 	.word	0x08013c55
 8013c10:	08013c55 	.word	0x08013c55
 8013c14:	08013c55 	.word	0x08013c55
 8013c18:	08013c55 	.word	0x08013c55
 8013c1c:	08013c55 	.word	0x08013c55
 8013c20:	08013c55 	.word	0x08013c55
 8013c24:	08013c55 	.word	0x08013c55
 8013c28:	08013c55 	.word	0x08013c55
 8013c2c:	08013c55 	.word	0x08013c55
 8013c30:	08013c55 	.word	0x08013c55
 8013c34:	08013c55 	.word	0x08013c55
 8013c38:	08013c55 	.word	0x08013c55
 8013c3c:	08013c55 	.word	0x08013c55
 8013c40:	08013c55 	.word	0x08013c55
 8013c44:	08013c55 	.word	0x08013c55
 8013c48:	08013c55 	.word	0x08013c55
 8013c4c:	08013c55 	.word	0x08013c55
 8013c50:	08013c55 	.word	0x08013c55
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8013c54:	bf00      	nop
  }

  return (USBD_OK);
 8013c56:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8013c58:	4618      	mov	r0, r3
 8013c5a:	370c      	adds	r7, #12
 8013c5c:	46bd      	mov	sp, r7
 8013c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c62:	4770      	bx	lr

08013c64 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8013c64:	b580      	push	{r7, lr}
 8013c66:	b082      	sub	sp, #8
 8013c68:	af00      	add	r7, sp, #0
 8013c6a:	6078      	str	r0, [r7, #4]
 8013c6c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8013c6e:	6879      	ldr	r1, [r7, #4]
 8013c70:	4805      	ldr	r0, [pc, #20]	; (8013c88 <CDC_Receive_FS+0x24>)
 8013c72:	f7f2 fefa 	bl	8006a6a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8013c76:	4804      	ldr	r0, [pc, #16]	; (8013c88 <CDC_Receive_FS+0x24>)
 8013c78:	f7f2 ff0b 	bl	8006a92 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8013c7c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8013c7e:	4618      	mov	r0, r3
 8013c80:	3708      	adds	r7, #8
 8013c82:	46bd      	mov	sp, r7
 8013c84:	bd80      	pop	{r7, pc}
 8013c86:	bf00      	nop
 8013c88:	20006c50 	.word	0x20006c50

08013c8c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8013c8c:	b580      	push	{r7, lr}
 8013c8e:	b08a      	sub	sp, #40	; 0x28
 8013c90:	af00      	add	r7, sp, #0
 8013c92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8013c94:	f107 0314 	add.w	r3, r7, #20
 8013c98:	2200      	movs	r2, #0
 8013c9a:	601a      	str	r2, [r3, #0]
 8013c9c:	605a      	str	r2, [r3, #4]
 8013c9e:	609a      	str	r2, [r3, #8]
 8013ca0:	60da      	str	r2, [r3, #12]
 8013ca2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8013ca4:	687b      	ldr	r3, [r7, #4]
 8013ca6:	681b      	ldr	r3, [r3, #0]
 8013ca8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8013cac:	d147      	bne.n	8013d3e <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8013cae:	2300      	movs	r3, #0
 8013cb0:	613b      	str	r3, [r7, #16]
 8013cb2:	4b25      	ldr	r3, [pc, #148]	; (8013d48 <HAL_PCD_MspInit+0xbc>)
 8013cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013cb6:	4a24      	ldr	r2, [pc, #144]	; (8013d48 <HAL_PCD_MspInit+0xbc>)
 8013cb8:	f043 0301 	orr.w	r3, r3, #1
 8013cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8013cbe:	4b22      	ldr	r3, [pc, #136]	; (8013d48 <HAL_PCD_MspInit+0xbc>)
 8013cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013cc2:	f003 0301 	and.w	r3, r3, #1
 8013cc6:	613b      	str	r3, [r7, #16]
 8013cc8:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8013cca:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8013cce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8013cd0:	2302      	movs	r3, #2
 8013cd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013cd4:	2300      	movs	r3, #0
 8013cd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8013cd8:	2303      	movs	r3, #3
 8013cda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8013cdc:	230a      	movs	r3, #10
 8013cde:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8013ce0:	f107 0314 	add.w	r3, r7, #20
 8013ce4:	4619      	mov	r1, r3
 8013ce6:	4819      	ldr	r0, [pc, #100]	; (8013d4c <HAL_PCD_MspInit+0xc0>)
 8013ce8:	f7ed ff10 	bl	8001b0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8013cec:	f44f 7300 	mov.w	r3, #512	; 0x200
 8013cf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8013cf2:	2300      	movs	r3, #0
 8013cf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013cf6:	2300      	movs	r3, #0
 8013cf8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8013cfa:	f107 0314 	add.w	r3, r7, #20
 8013cfe:	4619      	mov	r1, r3
 8013d00:	4812      	ldr	r0, [pc, #72]	; (8013d4c <HAL_PCD_MspInit+0xc0>)
 8013d02:	f7ed ff03 	bl	8001b0c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8013d06:	4b10      	ldr	r3, [pc, #64]	; (8013d48 <HAL_PCD_MspInit+0xbc>)
 8013d08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013d0a:	4a0f      	ldr	r2, [pc, #60]	; (8013d48 <HAL_PCD_MspInit+0xbc>)
 8013d0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013d10:	6353      	str	r3, [r2, #52]	; 0x34
 8013d12:	2300      	movs	r3, #0
 8013d14:	60fb      	str	r3, [r7, #12]
 8013d16:	4b0c      	ldr	r3, [pc, #48]	; (8013d48 <HAL_PCD_MspInit+0xbc>)
 8013d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013d1a:	4a0b      	ldr	r2, [pc, #44]	; (8013d48 <HAL_PCD_MspInit+0xbc>)
 8013d1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8013d20:	6453      	str	r3, [r2, #68]	; 0x44
 8013d22:	4b09      	ldr	r3, [pc, #36]	; (8013d48 <HAL_PCD_MspInit+0xbc>)
 8013d24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013d26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8013d2a:	60fb      	str	r3, [r7, #12]
 8013d2c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8013d2e:	2200      	movs	r2, #0
 8013d30:	2100      	movs	r1, #0
 8013d32:	2043      	movs	r0, #67	; 0x43
 8013d34:	f7ec ffa3 	bl	8000c7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8013d38:	2043      	movs	r0, #67	; 0x43
 8013d3a:	f7ec ffbc 	bl	8000cb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8013d3e:	bf00      	nop
 8013d40:	3728      	adds	r7, #40	; 0x28
 8013d42:	46bd      	mov	sp, r7
 8013d44:	bd80      	pop	{r7, pc}
 8013d46:	bf00      	nop
 8013d48:	40023800 	.word	0x40023800
 8013d4c:	40020000 	.word	0x40020000

08013d50 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013d50:	b580      	push	{r7, lr}
 8013d52:	b082      	sub	sp, #8
 8013d54:	af00      	add	r7, sp, #0
 8013d56:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8013d58:	687b      	ldr	r3, [r7, #4]
 8013d5a:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8013d5e:	687b      	ldr	r3, [r7, #4]
 8013d60:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8013d64:	4619      	mov	r1, r3
 8013d66:	4610      	mov	r0, r2
 8013d68:	f7f2 ff4b 	bl	8006c02 <USBD_LL_SetupStage>
}
 8013d6c:	bf00      	nop
 8013d6e:	3708      	adds	r7, #8
 8013d70:	46bd      	mov	sp, r7
 8013d72:	bd80      	pop	{r7, pc}

08013d74 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013d74:	b580      	push	{r7, lr}
 8013d76:	b082      	sub	sp, #8
 8013d78:	af00      	add	r7, sp, #0
 8013d7a:	6078      	str	r0, [r7, #4]
 8013d7c:	460b      	mov	r3, r1
 8013d7e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8013d80:	687b      	ldr	r3, [r7, #4]
 8013d82:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8013d86:	78fa      	ldrb	r2, [r7, #3]
 8013d88:	6879      	ldr	r1, [r7, #4]
 8013d8a:	4613      	mov	r3, r2
 8013d8c:	00db      	lsls	r3, r3, #3
 8013d8e:	1a9b      	subs	r3, r3, r2
 8013d90:	009b      	lsls	r3, r3, #2
 8013d92:	440b      	add	r3, r1
 8013d94:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8013d98:	681a      	ldr	r2, [r3, #0]
 8013d9a:	78fb      	ldrb	r3, [r7, #3]
 8013d9c:	4619      	mov	r1, r3
 8013d9e:	f7f2 ff7b 	bl	8006c98 <USBD_LL_DataOutStage>
}
 8013da2:	bf00      	nop
 8013da4:	3708      	adds	r7, #8
 8013da6:	46bd      	mov	sp, r7
 8013da8:	bd80      	pop	{r7, pc}

08013daa <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013daa:	b580      	push	{r7, lr}
 8013dac:	b082      	sub	sp, #8
 8013dae:	af00      	add	r7, sp, #0
 8013db0:	6078      	str	r0, [r7, #4]
 8013db2:	460b      	mov	r3, r1
 8013db4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8013db6:	687b      	ldr	r3, [r7, #4]
 8013db8:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8013dbc:	78fa      	ldrb	r2, [r7, #3]
 8013dbe:	6879      	ldr	r1, [r7, #4]
 8013dc0:	4613      	mov	r3, r2
 8013dc2:	00db      	lsls	r3, r3, #3
 8013dc4:	1a9b      	subs	r3, r3, r2
 8013dc6:	009b      	lsls	r3, r3, #2
 8013dc8:	440b      	add	r3, r1
 8013dca:	3348      	adds	r3, #72	; 0x48
 8013dcc:	681a      	ldr	r2, [r3, #0]
 8013dce:	78fb      	ldrb	r3, [r7, #3]
 8013dd0:	4619      	mov	r1, r3
 8013dd2:	f7f2 ffd2 	bl	8006d7a <USBD_LL_DataInStage>
}
 8013dd6:	bf00      	nop
 8013dd8:	3708      	adds	r7, #8
 8013dda:	46bd      	mov	sp, r7
 8013ddc:	bd80      	pop	{r7, pc}

08013dde <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013dde:	b580      	push	{r7, lr}
 8013de0:	b082      	sub	sp, #8
 8013de2:	af00      	add	r7, sp, #0
 8013de4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8013de6:	687b      	ldr	r3, [r7, #4]
 8013de8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8013dec:	4618      	mov	r0, r3
 8013dee:	f7f3 f8e0 	bl	8006fb2 <USBD_LL_SOF>
}
 8013df2:	bf00      	nop
 8013df4:	3708      	adds	r7, #8
 8013df6:	46bd      	mov	sp, r7
 8013df8:	bd80      	pop	{r7, pc}

08013dfa <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 8013dfa:	b580      	push	{r7, lr}
 8013dfc:	b084      	sub	sp, #16
 8013dfe:	af00      	add	r7, sp, #0
 8013e00:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8013e02:	2301      	movs	r3, #1
 8013e04:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8013e06:	687b      	ldr	r3, [r7, #4]
 8013e08:	68db      	ldr	r3, [r3, #12]
 8013e0a:	2b00      	cmp	r3, #0
 8013e0c:	d102      	bne.n	8013e14 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8013e0e:	2300      	movs	r3, #0
 8013e10:	73fb      	strb	r3, [r7, #15]
 8013e12:	e008      	b.n	8013e26 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8013e14:	687b      	ldr	r3, [r7, #4]
 8013e16:	68db      	ldr	r3, [r3, #12]
 8013e18:	2b02      	cmp	r3, #2
 8013e1a:	d102      	bne.n	8013e22 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8013e1c:	2301      	movs	r3, #1
 8013e1e:	73fb      	strb	r3, [r7, #15]
 8013e20:	e001      	b.n	8013e26 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8013e22:	f7ff fa47 	bl	80132b4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8013e26:	687b      	ldr	r3, [r7, #4]
 8013e28:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8013e2c:	7bfa      	ldrb	r2, [r7, #15]
 8013e2e:	4611      	mov	r1, r2
 8013e30:	4618      	mov	r0, r3
 8013e32:	f7f3 f888 	bl	8006f46 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8013e36:	687b      	ldr	r3, [r7, #4]
 8013e38:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8013e3c:	4618      	mov	r0, r3
 8013e3e:	f7f3 f841 	bl	8006ec4 <USBD_LL_Reset>
}
 8013e42:	bf00      	nop
 8013e44:	3710      	adds	r7, #16
 8013e46:	46bd      	mov	sp, r7
 8013e48:	bd80      	pop	{r7, pc}
	...

08013e4c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013e4c:	b580      	push	{r7, lr}
 8013e4e:	b082      	sub	sp, #8
 8013e50:	af00      	add	r7, sp, #0
 8013e52:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8013e54:	687b      	ldr	r3, [r7, #4]
 8013e56:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8013e5a:	4618      	mov	r0, r3
 8013e5c:	f7f3 f883 	bl	8006f66 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8013e60:	687b      	ldr	r3, [r7, #4]
 8013e62:	681b      	ldr	r3, [r3, #0]
 8013e64:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8013e68:	681b      	ldr	r3, [r3, #0]
 8013e6a:	687a      	ldr	r2, [r7, #4]
 8013e6c:	6812      	ldr	r2, [r2, #0]
 8013e6e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8013e72:	f043 0301 	orr.w	r3, r3, #1
 8013e76:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8013e78:	687b      	ldr	r3, [r7, #4]
 8013e7a:	6a1b      	ldr	r3, [r3, #32]
 8013e7c:	2b00      	cmp	r3, #0
 8013e7e:	d005      	beq.n	8013e8c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8013e80:	4b04      	ldr	r3, [pc, #16]	; (8013e94 <HAL_PCD_SuspendCallback+0x48>)
 8013e82:	691b      	ldr	r3, [r3, #16]
 8013e84:	4a03      	ldr	r2, [pc, #12]	; (8013e94 <HAL_PCD_SuspendCallback+0x48>)
 8013e86:	f043 0306 	orr.w	r3, r3, #6
 8013e8a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8013e8c:	bf00      	nop
 8013e8e:	3708      	adds	r7, #8
 8013e90:	46bd      	mov	sp, r7
 8013e92:	bd80      	pop	{r7, pc}
 8013e94:	e000ed00 	.word	0xe000ed00

08013e98 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013e98:	b580      	push	{r7, lr}
 8013e9a:	b082      	sub	sp, #8
 8013e9c:	af00      	add	r7, sp, #0
 8013e9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8013ea0:	687b      	ldr	r3, [r7, #4]
 8013ea2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8013ea6:	4618      	mov	r0, r3
 8013ea8:	f7f3 f872 	bl	8006f90 <USBD_LL_Resume>
}
 8013eac:	bf00      	nop
 8013eae:	3708      	adds	r7, #8
 8013eb0:	46bd      	mov	sp, r7
 8013eb2:	bd80      	pop	{r7, pc}

08013eb4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013eb4:	b580      	push	{r7, lr}
 8013eb6:	b082      	sub	sp, #8
 8013eb8:	af00      	add	r7, sp, #0
 8013eba:	6078      	str	r0, [r7, #4]
 8013ebc:	460b      	mov	r3, r1
 8013ebe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8013ec0:	687b      	ldr	r3, [r7, #4]
 8013ec2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8013ec6:	78fa      	ldrb	r2, [r7, #3]
 8013ec8:	4611      	mov	r1, r2
 8013eca:	4618      	mov	r0, r3
 8013ecc:	f7f3 f898 	bl	8007000 <USBD_LL_IsoOUTIncomplete>
}
 8013ed0:	bf00      	nop
 8013ed2:	3708      	adds	r7, #8
 8013ed4:	46bd      	mov	sp, r7
 8013ed6:	bd80      	pop	{r7, pc}

08013ed8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013ed8:	b580      	push	{r7, lr}
 8013eda:	b082      	sub	sp, #8
 8013edc:	af00      	add	r7, sp, #0
 8013ede:	6078      	str	r0, [r7, #4]
 8013ee0:	460b      	mov	r3, r1
 8013ee2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8013ee4:	687b      	ldr	r3, [r7, #4]
 8013ee6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8013eea:	78fa      	ldrb	r2, [r7, #3]
 8013eec:	4611      	mov	r1, r2
 8013eee:	4618      	mov	r0, r3
 8013ef0:	f7f3 f879 	bl	8006fe6 <USBD_LL_IsoINIncomplete>
}
 8013ef4:	bf00      	nop
 8013ef6:	3708      	adds	r7, #8
 8013ef8:	46bd      	mov	sp, r7
 8013efa:	bd80      	pop	{r7, pc}

08013efc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013efc:	b580      	push	{r7, lr}
 8013efe:	b082      	sub	sp, #8
 8013f00:	af00      	add	r7, sp, #0
 8013f02:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8013f04:	687b      	ldr	r3, [r7, #4]
 8013f06:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8013f0a:	4618      	mov	r0, r3
 8013f0c:	f7f3 f885 	bl	800701a <USBD_LL_DevConnected>
}
 8013f10:	bf00      	nop
 8013f12:	3708      	adds	r7, #8
 8013f14:	46bd      	mov	sp, r7
 8013f16:	bd80      	pop	{r7, pc}

08013f18 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013f18:	b580      	push	{r7, lr}
 8013f1a:	b082      	sub	sp, #8
 8013f1c:	af00      	add	r7, sp, #0
 8013f1e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8013f20:	687b      	ldr	r3, [r7, #4]
 8013f22:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8013f26:	4618      	mov	r0, r3
 8013f28:	f7f3 f882 	bl	8007030 <USBD_LL_DevDisconnected>
}
 8013f2c:	bf00      	nop
 8013f2e:	3708      	adds	r7, #8
 8013f30:	46bd      	mov	sp, r7
 8013f32:	bd80      	pop	{r7, pc}

08013f34 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8013f34:	b580      	push	{r7, lr}
 8013f36:	b082      	sub	sp, #8
 8013f38:	af00      	add	r7, sp, #0
 8013f3a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8013f3c:	687b      	ldr	r3, [r7, #4]
 8013f3e:	781b      	ldrb	r3, [r3, #0]
 8013f40:	2b00      	cmp	r3, #0
 8013f42:	d13c      	bne.n	8013fbe <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8013f44:	4a20      	ldr	r2, [pc, #128]	; (8013fc8 <USBD_LL_Init+0x94>)
 8013f46:	687b      	ldr	r3, [r7, #4]
 8013f48:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8013f4c:	687b      	ldr	r3, [r7, #4]
 8013f4e:	4a1e      	ldr	r2, [pc, #120]	; (8013fc8 <USBD_LL_Init+0x94>)
 8013f50:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8013f54:	4b1c      	ldr	r3, [pc, #112]	; (8013fc8 <USBD_LL_Init+0x94>)
 8013f56:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8013f5a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8013f5c:	4b1a      	ldr	r3, [pc, #104]	; (8013fc8 <USBD_LL_Init+0x94>)
 8013f5e:	2204      	movs	r2, #4
 8013f60:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8013f62:	4b19      	ldr	r3, [pc, #100]	; (8013fc8 <USBD_LL_Init+0x94>)
 8013f64:	2202      	movs	r2, #2
 8013f66:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8013f68:	4b17      	ldr	r3, [pc, #92]	; (8013fc8 <USBD_LL_Init+0x94>)
 8013f6a:	2200      	movs	r2, #0
 8013f6c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8013f6e:	4b16      	ldr	r3, [pc, #88]	; (8013fc8 <USBD_LL_Init+0x94>)
 8013f70:	2202      	movs	r2, #2
 8013f72:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8013f74:	4b14      	ldr	r3, [pc, #80]	; (8013fc8 <USBD_LL_Init+0x94>)
 8013f76:	2201      	movs	r2, #1
 8013f78:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8013f7a:	4b13      	ldr	r3, [pc, #76]	; (8013fc8 <USBD_LL_Init+0x94>)
 8013f7c:	2200      	movs	r2, #0
 8013f7e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8013f80:	4b11      	ldr	r3, [pc, #68]	; (8013fc8 <USBD_LL_Init+0x94>)
 8013f82:	2200      	movs	r2, #0
 8013f84:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8013f86:	4b10      	ldr	r3, [pc, #64]	; (8013fc8 <USBD_LL_Init+0x94>)
 8013f88:	2201      	movs	r2, #1
 8013f8a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8013f8c:	4b0e      	ldr	r3, [pc, #56]	; (8013fc8 <USBD_LL_Init+0x94>)
 8013f8e:	2200      	movs	r2, #0
 8013f90:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8013f92:	480d      	ldr	r0, [pc, #52]	; (8013fc8 <USBD_LL_Init+0x94>)
 8013f94:	f7ee f921 	bl	80021da <HAL_PCD_Init>
 8013f98:	4603      	mov	r3, r0
 8013f9a:	2b00      	cmp	r3, #0
 8013f9c:	d001      	beq.n	8013fa2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8013f9e:	f7ff f989 	bl	80132b4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8013fa2:	2180      	movs	r1, #128	; 0x80
 8013fa4:	4808      	ldr	r0, [pc, #32]	; (8013fc8 <USBD_LL_Init+0x94>)
 8013fa6:	f7ef fa86 	bl	80034b6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8013faa:	2240      	movs	r2, #64	; 0x40
 8013fac:	2100      	movs	r1, #0
 8013fae:	4806      	ldr	r0, [pc, #24]	; (8013fc8 <USBD_LL_Init+0x94>)
 8013fb0:	f7ef fa3a 	bl	8003428 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8013fb4:	2280      	movs	r2, #128	; 0x80
 8013fb6:	2101      	movs	r1, #1
 8013fb8:	4803      	ldr	r0, [pc, #12]	; (8013fc8 <USBD_LL_Init+0x94>)
 8013fba:	f7ef fa35 	bl	8003428 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8013fbe:	2300      	movs	r3, #0
}
 8013fc0:	4618      	mov	r0, r3
 8013fc2:	3708      	adds	r7, #8
 8013fc4:	46bd      	mov	sp, r7
 8013fc6:	bd80      	pop	{r7, pc}
 8013fc8:	20007eec 	.word	0x20007eec

08013fcc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver. 
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8013fcc:	b580      	push	{r7, lr}
 8013fce:	b084      	sub	sp, #16
 8013fd0:	af00      	add	r7, sp, #0
 8013fd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013fd4:	2300      	movs	r3, #0
 8013fd6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013fd8:	2300      	movs	r3, #0
 8013fda:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8013fdc:	687b      	ldr	r3, [r7, #4]
 8013fde:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8013fe2:	4618      	mov	r0, r3
 8013fe4:	f7ee fa16 	bl	8002414 <HAL_PCD_Start>
 8013fe8:	4603      	mov	r3, r0
 8013fea:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);     
 8013fec:	7bfb      	ldrb	r3, [r7, #15]
 8013fee:	4618      	mov	r0, r3
 8013ff0:	f000 f92e 	bl	8014250 <USBD_Get_USB_Status>
 8013ff4:	4603      	mov	r3, r0
 8013ff6:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8013ff8:	7bbb      	ldrb	r3, [r7, #14]
}
 8013ffa:	4618      	mov	r0, r3
 8013ffc:	3710      	adds	r7, #16
 8013ffe:	46bd      	mov	sp, r7
 8014000:	bd80      	pop	{r7, pc}

08014002 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8014002:	b580      	push	{r7, lr}
 8014004:	b084      	sub	sp, #16
 8014006:	af00      	add	r7, sp, #0
 8014008:	6078      	str	r0, [r7, #4]
 801400a:	4608      	mov	r0, r1
 801400c:	4611      	mov	r1, r2
 801400e:	461a      	mov	r2, r3
 8014010:	4603      	mov	r3, r0
 8014012:	70fb      	strb	r3, [r7, #3]
 8014014:	460b      	mov	r3, r1
 8014016:	70bb      	strb	r3, [r7, #2]
 8014018:	4613      	mov	r3, r2
 801401a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801401c:	2300      	movs	r3, #0
 801401e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014020:	2300      	movs	r3, #0
 8014022:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8014024:	687b      	ldr	r3, [r7, #4]
 8014026:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 801402a:	78bb      	ldrb	r3, [r7, #2]
 801402c:	883a      	ldrh	r2, [r7, #0]
 801402e:	78f9      	ldrb	r1, [r7, #3]
 8014030:	f7ee fdeb 	bl	8002c0a <HAL_PCD_EP_Open>
 8014034:	4603      	mov	r3, r0
 8014036:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014038:	7bfb      	ldrb	r3, [r7, #15]
 801403a:	4618      	mov	r0, r3
 801403c:	f000 f908 	bl	8014250 <USBD_Get_USB_Status>
 8014040:	4603      	mov	r3, r0
 8014042:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8014044:	7bbb      	ldrb	r3, [r7, #14]
}
 8014046:	4618      	mov	r0, r3
 8014048:	3710      	adds	r7, #16
 801404a:	46bd      	mov	sp, r7
 801404c:	bd80      	pop	{r7, pc}

0801404e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801404e:	b580      	push	{r7, lr}
 8014050:	b084      	sub	sp, #16
 8014052:	af00      	add	r7, sp, #0
 8014054:	6078      	str	r0, [r7, #4]
 8014056:	460b      	mov	r3, r1
 8014058:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801405a:	2300      	movs	r3, #0
 801405c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801405e:	2300      	movs	r3, #0
 8014060:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8014062:	687b      	ldr	r3, [r7, #4]
 8014064:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8014068:	78fa      	ldrb	r2, [r7, #3]
 801406a:	4611      	mov	r1, r2
 801406c:	4618      	mov	r0, r3
 801406e:	f7ee fe34 	bl	8002cda <HAL_PCD_EP_Close>
 8014072:	4603      	mov	r3, r0
 8014074:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);    
 8014076:	7bfb      	ldrb	r3, [r7, #15]
 8014078:	4618      	mov	r0, r3
 801407a:	f000 f8e9 	bl	8014250 <USBD_Get_USB_Status>
 801407e:	4603      	mov	r3, r0
 8014080:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8014082:	7bbb      	ldrb	r3, [r7, #14]
}
 8014084:	4618      	mov	r0, r3
 8014086:	3710      	adds	r7, #16
 8014088:	46bd      	mov	sp, r7
 801408a:	bd80      	pop	{r7, pc}

0801408c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801408c:	b580      	push	{r7, lr}
 801408e:	b084      	sub	sp, #16
 8014090:	af00      	add	r7, sp, #0
 8014092:	6078      	str	r0, [r7, #4]
 8014094:	460b      	mov	r3, r1
 8014096:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014098:	2300      	movs	r3, #0
 801409a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801409c:	2300      	movs	r3, #0
 801409e:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80140a0:	687b      	ldr	r3, [r7, #4]
 80140a2:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 80140a6:	78fa      	ldrb	r2, [r7, #3]
 80140a8:	4611      	mov	r1, r2
 80140aa:	4618      	mov	r0, r3
 80140ac:	f7ee ff0c 	bl	8002ec8 <HAL_PCD_EP_SetStall>
 80140b0:	4603      	mov	r3, r0
 80140b2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80140b4:	7bfb      	ldrb	r3, [r7, #15]
 80140b6:	4618      	mov	r0, r3
 80140b8:	f000 f8ca 	bl	8014250 <USBD_Get_USB_Status>
 80140bc:	4603      	mov	r3, r0
 80140be:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 80140c0:	7bbb      	ldrb	r3, [r7, #14]
}
 80140c2:	4618      	mov	r0, r3
 80140c4:	3710      	adds	r7, #16
 80140c6:	46bd      	mov	sp, r7
 80140c8:	bd80      	pop	{r7, pc}

080140ca <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80140ca:	b580      	push	{r7, lr}
 80140cc:	b084      	sub	sp, #16
 80140ce:	af00      	add	r7, sp, #0
 80140d0:	6078      	str	r0, [r7, #4]
 80140d2:	460b      	mov	r3, r1
 80140d4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80140d6:	2300      	movs	r3, #0
 80140d8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80140da:	2300      	movs	r3, #0
 80140dc:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80140de:	687b      	ldr	r3, [r7, #4]
 80140e0:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 80140e4:	78fa      	ldrb	r2, [r7, #3]
 80140e6:	4611      	mov	r1, r2
 80140e8:	4618      	mov	r0, r3
 80140ea:	f7ee ff51 	bl	8002f90 <HAL_PCD_EP_ClrStall>
 80140ee:	4603      	mov	r3, r0
 80140f0:	73fb      	strb	r3, [r7, #15]
    
  usb_status =  USBD_Get_USB_Status(hal_status);  
 80140f2:	7bfb      	ldrb	r3, [r7, #15]
 80140f4:	4618      	mov	r0, r3
 80140f6:	f000 f8ab 	bl	8014250 <USBD_Get_USB_Status>
 80140fa:	4603      	mov	r3, r0
 80140fc:	73bb      	strb	r3, [r7, #14]
  
  return usb_status; 
 80140fe:	7bbb      	ldrb	r3, [r7, #14]
}
 8014100:	4618      	mov	r0, r3
 8014102:	3710      	adds	r7, #16
 8014104:	46bd      	mov	sp, r7
 8014106:	bd80      	pop	{r7, pc}

08014108 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014108:	b480      	push	{r7}
 801410a:	b085      	sub	sp, #20
 801410c:	af00      	add	r7, sp, #0
 801410e:	6078      	str	r0, [r7, #4]
 8014110:	460b      	mov	r3, r1
 8014112:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8014114:	687b      	ldr	r3, [r7, #4]
 8014116:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 801411a:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 801411c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8014120:	2b00      	cmp	r3, #0
 8014122:	da0b      	bge.n	801413c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8014124:	78fb      	ldrb	r3, [r7, #3]
 8014126:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801412a:	68f9      	ldr	r1, [r7, #12]
 801412c:	4613      	mov	r3, r2
 801412e:	00db      	lsls	r3, r3, #3
 8014130:	1a9b      	subs	r3, r3, r2
 8014132:	009b      	lsls	r3, r3, #2
 8014134:	440b      	add	r3, r1
 8014136:	333e      	adds	r3, #62	; 0x3e
 8014138:	781b      	ldrb	r3, [r3, #0]
 801413a:	e00b      	b.n	8014154 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 801413c:	78fb      	ldrb	r3, [r7, #3]
 801413e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8014142:	68f9      	ldr	r1, [r7, #12]
 8014144:	4613      	mov	r3, r2
 8014146:	00db      	lsls	r3, r3, #3
 8014148:	1a9b      	subs	r3, r3, r2
 801414a:	009b      	lsls	r3, r3, #2
 801414c:	440b      	add	r3, r1
 801414e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8014152:	781b      	ldrb	r3, [r3, #0]
  }
}
 8014154:	4618      	mov	r0, r3
 8014156:	3714      	adds	r7, #20
 8014158:	46bd      	mov	sp, r7
 801415a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801415e:	4770      	bx	lr

08014160 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8014160:	b580      	push	{r7, lr}
 8014162:	b084      	sub	sp, #16
 8014164:	af00      	add	r7, sp, #0
 8014166:	6078      	str	r0, [r7, #4]
 8014168:	460b      	mov	r3, r1
 801416a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801416c:	2300      	movs	r3, #0
 801416e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014170:	2300      	movs	r3, #0
 8014172:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8014174:	687b      	ldr	r3, [r7, #4]
 8014176:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 801417a:	78fa      	ldrb	r2, [r7, #3]
 801417c:	4611      	mov	r1, r2
 801417e:	4618      	mov	r0, r3
 8014180:	f7ee fd1e 	bl	8002bc0 <HAL_PCD_SetAddress>
 8014184:	4603      	mov	r3, r0
 8014186:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);
 8014188:	7bfb      	ldrb	r3, [r7, #15]
 801418a:	4618      	mov	r0, r3
 801418c:	f000 f860 	bl	8014250 <USBD_Get_USB_Status>
 8014190:	4603      	mov	r3, r0
 8014192:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 8014194:	7bbb      	ldrb	r3, [r7, #14]
}
 8014196:	4618      	mov	r0, r3
 8014198:	3710      	adds	r7, #16
 801419a:	46bd      	mov	sp, r7
 801419c:	bd80      	pop	{r7, pc}

0801419e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 801419e:	b580      	push	{r7, lr}
 80141a0:	b086      	sub	sp, #24
 80141a2:	af00      	add	r7, sp, #0
 80141a4:	60f8      	str	r0, [r7, #12]
 80141a6:	607a      	str	r2, [r7, #4]
 80141a8:	461a      	mov	r2, r3
 80141aa:	460b      	mov	r3, r1
 80141ac:	72fb      	strb	r3, [r7, #11]
 80141ae:	4613      	mov	r3, r2
 80141b0:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80141b2:	2300      	movs	r3, #0
 80141b4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80141b6:	2300      	movs	r3, #0
 80141b8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80141ba:	68fb      	ldr	r3, [r7, #12]
 80141bc:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 80141c0:	893b      	ldrh	r3, [r7, #8]
 80141c2:	7af9      	ldrb	r1, [r7, #11]
 80141c4:	687a      	ldr	r2, [r7, #4]
 80141c6:	f7ee fe35 	bl	8002e34 <HAL_PCD_EP_Transmit>
 80141ca:	4603      	mov	r3, r0
 80141cc:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status); 
 80141ce:	7dfb      	ldrb	r3, [r7, #23]
 80141d0:	4618      	mov	r0, r3
 80141d2:	f000 f83d 	bl	8014250 <USBD_Get_USB_Status>
 80141d6:	4603      	mov	r3, r0
 80141d8:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 80141da:	7dbb      	ldrb	r3, [r7, #22]
}
 80141dc:	4618      	mov	r0, r3
 80141de:	3718      	adds	r7, #24
 80141e0:	46bd      	mov	sp, r7
 80141e2:	bd80      	pop	{r7, pc}

080141e4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80141e4:	b580      	push	{r7, lr}
 80141e6:	b086      	sub	sp, #24
 80141e8:	af00      	add	r7, sp, #0
 80141ea:	60f8      	str	r0, [r7, #12]
 80141ec:	607a      	str	r2, [r7, #4]
 80141ee:	461a      	mov	r2, r3
 80141f0:	460b      	mov	r3, r1
 80141f2:	72fb      	strb	r3, [r7, #11]
 80141f4:	4613      	mov	r3, r2
 80141f6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80141f8:	2300      	movs	r3, #0
 80141fa:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80141fc:	2300      	movs	r3, #0
 80141fe:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8014200:	68fb      	ldr	r3, [r7, #12]
 8014202:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 8014206:	893b      	ldrh	r3, [r7, #8]
 8014208:	7af9      	ldrb	r1, [r7, #11]
 801420a:	687a      	ldr	r2, [r7, #4]
 801420c:	f7ee fdaf 	bl	8002d6e <HAL_PCD_EP_Receive>
 8014210:	4603      	mov	r3, r0
 8014212:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status);   
 8014214:	7dfb      	ldrb	r3, [r7, #23]
 8014216:	4618      	mov	r0, r3
 8014218:	f000 f81a 	bl	8014250 <USBD_Get_USB_Status>
 801421c:	4603      	mov	r3, r0
 801421e:	75bb      	strb	r3, [r7, #22]
  
  return usb_status; 
 8014220:	7dbb      	ldrb	r3, [r7, #22]
}
 8014222:	4618      	mov	r0, r3
 8014224:	3718      	adds	r7, #24
 8014226:	46bd      	mov	sp, r7
 8014228:	bd80      	pop	{r7, pc}

0801422a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801422a:	b580      	push	{r7, lr}
 801422c:	b082      	sub	sp, #8
 801422e:	af00      	add	r7, sp, #0
 8014230:	6078      	str	r0, [r7, #4]
 8014232:	460b      	mov	r3, r1
 8014234:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8014236:	687b      	ldr	r3, [r7, #4]
 8014238:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 801423c:	78fa      	ldrb	r2, [r7, #3]
 801423e:	4611      	mov	r1, r2
 8014240:	4618      	mov	r0, r3
 8014242:	f7ee fddf 	bl	8002e04 <HAL_PCD_EP_GetRxCount>
 8014246:	4603      	mov	r3, r0
}
 8014248:	4618      	mov	r0, r3
 801424a:	3708      	adds	r7, #8
 801424c:	46bd      	mov	sp, r7
 801424e:	bd80      	pop	{r7, pc}

08014250 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8014250:	b480      	push	{r7}
 8014252:	b085      	sub	sp, #20
 8014254:	af00      	add	r7, sp, #0
 8014256:	4603      	mov	r3, r0
 8014258:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801425a:	2300      	movs	r3, #0
 801425c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801425e:	79fb      	ldrb	r3, [r7, #7]
 8014260:	2b03      	cmp	r3, #3
 8014262:	d817      	bhi.n	8014294 <USBD_Get_USB_Status+0x44>
 8014264:	a201      	add	r2, pc, #4	; (adr r2, 801426c <USBD_Get_USB_Status+0x1c>)
 8014266:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801426a:	bf00      	nop
 801426c:	0801427d 	.word	0x0801427d
 8014270:	08014283 	.word	0x08014283
 8014274:	08014289 	.word	0x08014289
 8014278:	0801428f 	.word	0x0801428f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801427c:	2300      	movs	r3, #0
 801427e:	73fb      	strb	r3, [r7, #15]
    break;
 8014280:	e00b      	b.n	801429a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8014282:	2302      	movs	r3, #2
 8014284:	73fb      	strb	r3, [r7, #15]
    break;
 8014286:	e008      	b.n	801429a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8014288:	2301      	movs	r3, #1
 801428a:	73fb      	strb	r3, [r7, #15]
    break;
 801428c:	e005      	b.n	801429a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801428e:	2302      	movs	r3, #2
 8014290:	73fb      	strb	r3, [r7, #15]
    break;
 8014292:	e002      	b.n	801429a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8014294:	2302      	movs	r3, #2
 8014296:	73fb      	strb	r3, [r7, #15]
    break;
 8014298:	bf00      	nop
  }
  return usb_status;
 801429a:	7bfb      	ldrb	r3, [r7, #15]
}
 801429c:	4618      	mov	r0, r3
 801429e:	3714      	adds	r7, #20
 80142a0:	46bd      	mov	sp, r7
 80142a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142a6:	4770      	bx	lr

080142a8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80142a8:	b480      	push	{r7}
 80142aa:	b083      	sub	sp, #12
 80142ac:	af00      	add	r7, sp, #0
 80142ae:	4603      	mov	r3, r0
 80142b0:	6039      	str	r1, [r7, #0]
 80142b2:	71fb      	strb	r3, [r7, #7]
  *length = sizeof(USBD_FS_DeviceDesc);
 80142b4:	683b      	ldr	r3, [r7, #0]
 80142b6:	2212      	movs	r2, #18
 80142b8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80142ba:	4b03      	ldr	r3, [pc, #12]	; (80142c8 <USBD_FS_DeviceDescriptor+0x20>)
}
 80142bc:	4618      	mov	r0, r3
 80142be:	370c      	adds	r7, #12
 80142c0:	46bd      	mov	sp, r7
 80142c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142c6:	4770      	bx	lr
 80142c8:	20000154 	.word	0x20000154

080142cc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80142cc:	b480      	push	{r7}
 80142ce:	b083      	sub	sp, #12
 80142d0:	af00      	add	r7, sp, #0
 80142d2:	4603      	mov	r3, r0
 80142d4:	6039      	str	r1, [r7, #0]
 80142d6:	71fb      	strb	r3, [r7, #7]
  *length = sizeof(USBD_LangIDDesc);
 80142d8:	683b      	ldr	r3, [r7, #0]
 80142da:	2204      	movs	r2, #4
 80142dc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80142de:	4b03      	ldr	r3, [pc, #12]	; (80142ec <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80142e0:	4618      	mov	r0, r3
 80142e2:	370c      	adds	r7, #12
 80142e4:	46bd      	mov	sp, r7
 80142e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142ea:	4770      	bx	lr
 80142ec:	20000168 	.word	0x20000168

080142f0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80142f0:	b580      	push	{r7, lr}
 80142f2:	b082      	sub	sp, #8
 80142f4:	af00      	add	r7, sp, #0
 80142f6:	4603      	mov	r3, r0
 80142f8:	6039      	str	r1, [r7, #0]
 80142fa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80142fc:	79fb      	ldrb	r3, [r7, #7]
 80142fe:	2b00      	cmp	r3, #0
 8014300:	d105      	bne.n	801430e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8014302:	683a      	ldr	r2, [r7, #0]
 8014304:	4907      	ldr	r1, [pc, #28]	; (8014324 <USBD_FS_ProductStrDescriptor+0x34>)
 8014306:	4808      	ldr	r0, [pc, #32]	; (8014328 <USBD_FS_ProductStrDescriptor+0x38>)
 8014308:	f7f3 fb6a 	bl	80079e0 <USBD_GetString>
 801430c:	e004      	b.n	8014318 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801430e:	683a      	ldr	r2, [r7, #0]
 8014310:	4904      	ldr	r1, [pc, #16]	; (8014324 <USBD_FS_ProductStrDescriptor+0x34>)
 8014312:	4805      	ldr	r0, [pc, #20]	; (8014328 <USBD_FS_ProductStrDescriptor+0x38>)
 8014314:	f7f3 fb64 	bl	80079e0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8014318:	4b02      	ldr	r3, [pc, #8]	; (8014324 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801431a:	4618      	mov	r0, r3
 801431c:	3708      	adds	r7, #8
 801431e:	46bd      	mov	sp, r7
 8014320:	bd80      	pop	{r7, pc}
 8014322:	bf00      	nop
 8014324:	200082f4 	.word	0x200082f4
 8014328:	080175bc 	.word	0x080175bc

0801432c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801432c:	b580      	push	{r7, lr}
 801432e:	b082      	sub	sp, #8
 8014330:	af00      	add	r7, sp, #0
 8014332:	4603      	mov	r3, r0
 8014334:	6039      	str	r1, [r7, #0]
 8014336:	71fb      	strb	r3, [r7, #7]
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8014338:	683a      	ldr	r2, [r7, #0]
 801433a:	4904      	ldr	r1, [pc, #16]	; (801434c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 801433c:	4804      	ldr	r0, [pc, #16]	; (8014350 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801433e:	f7f3 fb4f 	bl	80079e0 <USBD_GetString>
  return USBD_StrDesc;
 8014342:	4b02      	ldr	r3, [pc, #8]	; (801434c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8014344:	4618      	mov	r0, r3
 8014346:	3708      	adds	r7, #8
 8014348:	46bd      	mov	sp, r7
 801434a:	bd80      	pop	{r7, pc}
 801434c:	200082f4 	.word	0x200082f4
 8014350:	080175d4 	.word	0x080175d4

08014354 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014354:	b580      	push	{r7, lr}
 8014356:	b082      	sub	sp, #8
 8014358:	af00      	add	r7, sp, #0
 801435a:	4603      	mov	r3, r0
 801435c:	6039      	str	r1, [r7, #0]
 801435e:	71fb      	strb	r3, [r7, #7]
  *length = USB_SIZ_STRING_SERIAL;
 8014360:	683b      	ldr	r3, [r7, #0]
 8014362:	221a      	movs	r2, #26
 8014364:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8014366:	f000 f843 	bl	80143f0 <Get_SerialNum>

  return (uint8_t *) USBD_StringSerial;
 801436a:	4b02      	ldr	r3, [pc, #8]	; (8014374 <USBD_FS_SerialStrDescriptor+0x20>)
}
 801436c:	4618      	mov	r0, r3
 801436e:	3708      	adds	r7, #8
 8014370:	46bd      	mov	sp, r7
 8014372:	bd80      	pop	{r7, pc}
 8014374:	2000016c 	.word	0x2000016c

08014378 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014378:	b580      	push	{r7, lr}
 801437a:	b082      	sub	sp, #8
 801437c:	af00      	add	r7, sp, #0
 801437e:	4603      	mov	r3, r0
 8014380:	6039      	str	r1, [r7, #0]
 8014382:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8014384:	79fb      	ldrb	r3, [r7, #7]
 8014386:	2b00      	cmp	r3, #0
 8014388:	d105      	bne.n	8014396 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801438a:	683a      	ldr	r2, [r7, #0]
 801438c:	4907      	ldr	r1, [pc, #28]	; (80143ac <USBD_FS_ConfigStrDescriptor+0x34>)
 801438e:	4808      	ldr	r0, [pc, #32]	; (80143b0 <USBD_FS_ConfigStrDescriptor+0x38>)
 8014390:	f7f3 fb26 	bl	80079e0 <USBD_GetString>
 8014394:	e004      	b.n	80143a0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8014396:	683a      	ldr	r2, [r7, #0]
 8014398:	4904      	ldr	r1, [pc, #16]	; (80143ac <USBD_FS_ConfigStrDescriptor+0x34>)
 801439a:	4805      	ldr	r0, [pc, #20]	; (80143b0 <USBD_FS_ConfigStrDescriptor+0x38>)
 801439c:	f7f3 fb20 	bl	80079e0 <USBD_GetString>
  }
  return USBD_StrDesc;
 80143a0:	4b02      	ldr	r3, [pc, #8]	; (80143ac <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80143a2:	4618      	mov	r0, r3
 80143a4:	3708      	adds	r7, #8
 80143a6:	46bd      	mov	sp, r7
 80143a8:	bd80      	pop	{r7, pc}
 80143aa:	bf00      	nop
 80143ac:	200082f4 	.word	0x200082f4
 80143b0:	080175e4 	.word	0x080175e4

080143b4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80143b4:	b580      	push	{r7, lr}
 80143b6:	b082      	sub	sp, #8
 80143b8:	af00      	add	r7, sp, #0
 80143ba:	4603      	mov	r3, r0
 80143bc:	6039      	str	r1, [r7, #0]
 80143be:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80143c0:	79fb      	ldrb	r3, [r7, #7]
 80143c2:	2b00      	cmp	r3, #0
 80143c4:	d105      	bne.n	80143d2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80143c6:	683a      	ldr	r2, [r7, #0]
 80143c8:	4907      	ldr	r1, [pc, #28]	; (80143e8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80143ca:	4808      	ldr	r0, [pc, #32]	; (80143ec <USBD_FS_InterfaceStrDescriptor+0x38>)
 80143cc:	f7f3 fb08 	bl	80079e0 <USBD_GetString>
 80143d0:	e004      	b.n	80143dc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80143d2:	683a      	ldr	r2, [r7, #0]
 80143d4:	4904      	ldr	r1, [pc, #16]	; (80143e8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80143d6:	4805      	ldr	r0, [pc, #20]	; (80143ec <USBD_FS_InterfaceStrDescriptor+0x38>)
 80143d8:	f7f3 fb02 	bl	80079e0 <USBD_GetString>
  }
  return USBD_StrDesc;
 80143dc:	4b02      	ldr	r3, [pc, #8]	; (80143e8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80143de:	4618      	mov	r0, r3
 80143e0:	3708      	adds	r7, #8
 80143e2:	46bd      	mov	sp, r7
 80143e4:	bd80      	pop	{r7, pc}
 80143e6:	bf00      	nop
 80143e8:	200082f4 	.word	0x200082f4
 80143ec:	080175f0 	.word	0x080175f0

080143f0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 80143f0:	b580      	push	{r7, lr}
 80143f2:	b084      	sub	sp, #16
 80143f4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80143f6:	4b0f      	ldr	r3, [pc, #60]	; (8014434 <Get_SerialNum+0x44>)
 80143f8:	681b      	ldr	r3, [r3, #0]
 80143fa:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80143fc:	4b0e      	ldr	r3, [pc, #56]	; (8014438 <Get_SerialNum+0x48>)
 80143fe:	681b      	ldr	r3, [r3, #0]
 8014400:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8014402:	4b0e      	ldr	r3, [pc, #56]	; (801443c <Get_SerialNum+0x4c>)
 8014404:	681b      	ldr	r3, [r3, #0]
 8014406:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8014408:	68fa      	ldr	r2, [r7, #12]
 801440a:	687b      	ldr	r3, [r7, #4]
 801440c:	4413      	add	r3, r2
 801440e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8014410:	68fb      	ldr	r3, [r7, #12]
 8014412:	2b00      	cmp	r3, #0
 8014414:	d009      	beq.n	801442a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8014416:	2208      	movs	r2, #8
 8014418:	4909      	ldr	r1, [pc, #36]	; (8014440 <Get_SerialNum+0x50>)
 801441a:	68f8      	ldr	r0, [r7, #12]
 801441c:	f000 f814 	bl	8014448 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8014420:	2204      	movs	r2, #4
 8014422:	4908      	ldr	r1, [pc, #32]	; (8014444 <Get_SerialNum+0x54>)
 8014424:	68b8      	ldr	r0, [r7, #8]
 8014426:	f000 f80f 	bl	8014448 <IntToUnicode>
  }
}
 801442a:	bf00      	nop
 801442c:	3710      	adds	r7, #16
 801442e:	46bd      	mov	sp, r7
 8014430:	bd80      	pop	{r7, pc}
 8014432:	bf00      	nop
 8014434:	1fff7a10 	.word	0x1fff7a10
 8014438:	1fff7a14 	.word	0x1fff7a14
 801443c:	1fff7a18 	.word	0x1fff7a18
 8014440:	2000016e 	.word	0x2000016e
 8014444:	2000017e 	.word	0x2000017e

08014448 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8014448:	b480      	push	{r7}
 801444a:	b087      	sub	sp, #28
 801444c:	af00      	add	r7, sp, #0
 801444e:	60f8      	str	r0, [r7, #12]
 8014450:	60b9      	str	r1, [r7, #8]
 8014452:	4613      	mov	r3, r2
 8014454:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8014456:	2300      	movs	r3, #0
 8014458:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801445a:	2300      	movs	r3, #0
 801445c:	75fb      	strb	r3, [r7, #23]
 801445e:	e027      	b.n	80144b0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8014460:	68fb      	ldr	r3, [r7, #12]
 8014462:	0f1b      	lsrs	r3, r3, #28
 8014464:	2b09      	cmp	r3, #9
 8014466:	d80b      	bhi.n	8014480 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8014468:	68fb      	ldr	r3, [r7, #12]
 801446a:	0f1b      	lsrs	r3, r3, #28
 801446c:	b2da      	uxtb	r2, r3
 801446e:	7dfb      	ldrb	r3, [r7, #23]
 8014470:	005b      	lsls	r3, r3, #1
 8014472:	4619      	mov	r1, r3
 8014474:	68bb      	ldr	r3, [r7, #8]
 8014476:	440b      	add	r3, r1
 8014478:	3230      	adds	r2, #48	; 0x30
 801447a:	b2d2      	uxtb	r2, r2
 801447c:	701a      	strb	r2, [r3, #0]
 801447e:	e00a      	b.n	8014496 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8014480:	68fb      	ldr	r3, [r7, #12]
 8014482:	0f1b      	lsrs	r3, r3, #28
 8014484:	b2da      	uxtb	r2, r3
 8014486:	7dfb      	ldrb	r3, [r7, #23]
 8014488:	005b      	lsls	r3, r3, #1
 801448a:	4619      	mov	r1, r3
 801448c:	68bb      	ldr	r3, [r7, #8]
 801448e:	440b      	add	r3, r1
 8014490:	3237      	adds	r2, #55	; 0x37
 8014492:	b2d2      	uxtb	r2, r2
 8014494:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8014496:	68fb      	ldr	r3, [r7, #12]
 8014498:	011b      	lsls	r3, r3, #4
 801449a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 801449c:	7dfb      	ldrb	r3, [r7, #23]
 801449e:	005b      	lsls	r3, r3, #1
 80144a0:	3301      	adds	r3, #1
 80144a2:	68ba      	ldr	r2, [r7, #8]
 80144a4:	4413      	add	r3, r2
 80144a6:	2200      	movs	r2, #0
 80144a8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80144aa:	7dfb      	ldrb	r3, [r7, #23]
 80144ac:	3301      	adds	r3, #1
 80144ae:	75fb      	strb	r3, [r7, #23]
 80144b0:	7dfa      	ldrb	r2, [r7, #23]
 80144b2:	79fb      	ldrb	r3, [r7, #7]
 80144b4:	429a      	cmp	r2, r3
 80144b6:	d3d3      	bcc.n	8014460 <IntToUnicode+0x18>
  }
}
 80144b8:	bf00      	nop
 80144ba:	371c      	adds	r7, #28
 80144bc:	46bd      	mov	sp, r7
 80144be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144c2:	4770      	bx	lr

080144c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80144c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80144fc <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80144c8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80144ca:	e003      	b.n	80144d4 <LoopCopyDataInit>

080144cc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80144cc:	4b0c      	ldr	r3, [pc, #48]	; (8014500 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80144ce:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80144d0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80144d2:	3104      	adds	r1, #4

080144d4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80144d4:	480b      	ldr	r0, [pc, #44]	; (8014504 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80144d6:	4b0c      	ldr	r3, [pc, #48]	; (8014508 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80144d8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80144da:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80144dc:	d3f6      	bcc.n	80144cc <CopyDataInit>
  ldr  r2, =_sbss
 80144de:	4a0b      	ldr	r2, [pc, #44]	; (801450c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80144e0:	e002      	b.n	80144e8 <LoopFillZerobss>

080144e2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80144e2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80144e4:	f842 3b04 	str.w	r3, [r2], #4

080144e8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80144e8:	4b09      	ldr	r3, [pc, #36]	; (8014510 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80144ea:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80144ec:	d3f9      	bcc.n	80144e2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80144ee:	f7ff f807 	bl	8013500 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80144f2:	f000 f811 	bl	8014518 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80144f6:	f7fe fe47 	bl	8013188 <main>
  bx  lr    
 80144fa:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80144fc:	2002ffff 	.word	0x2002ffff
  ldr  r3, =_sidata
 8014500:	08017814 	.word	0x08017814
  ldr  r0, =_sdata
 8014504:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8014508:	200001ec 	.word	0x200001ec
  ldr  r2, =_sbss
 801450c:	200001ec 	.word	0x200001ec
  ldr  r3, = _ebss
 8014510:	200084f8 	.word	0x200084f8

08014514 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8014514:	e7fe      	b.n	8014514 <ADC_IRQHandler>
	...

08014518 <__libc_init_array>:
 8014518:	b570      	push	{r4, r5, r6, lr}
 801451a:	4e0d      	ldr	r6, [pc, #52]	; (8014550 <__libc_init_array+0x38>)
 801451c:	4c0d      	ldr	r4, [pc, #52]	; (8014554 <__libc_init_array+0x3c>)
 801451e:	1ba4      	subs	r4, r4, r6
 8014520:	10a4      	asrs	r4, r4, #2
 8014522:	2500      	movs	r5, #0
 8014524:	42a5      	cmp	r5, r4
 8014526:	d109      	bne.n	801453c <__libc_init_array+0x24>
 8014528:	4e0b      	ldr	r6, [pc, #44]	; (8014558 <__libc_init_array+0x40>)
 801452a:	4c0c      	ldr	r4, [pc, #48]	; (801455c <__libc_init_array+0x44>)
 801452c:	f000 ff62 	bl	80153f4 <_init>
 8014530:	1ba4      	subs	r4, r4, r6
 8014532:	10a4      	asrs	r4, r4, #2
 8014534:	2500      	movs	r5, #0
 8014536:	42a5      	cmp	r5, r4
 8014538:	d105      	bne.n	8014546 <__libc_init_array+0x2e>
 801453a:	bd70      	pop	{r4, r5, r6, pc}
 801453c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8014540:	4798      	blx	r3
 8014542:	3501      	adds	r5, #1
 8014544:	e7ee      	b.n	8014524 <__libc_init_array+0xc>
 8014546:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801454a:	4798      	blx	r3
 801454c:	3501      	adds	r5, #1
 801454e:	e7f2      	b.n	8014536 <__libc_init_array+0x1e>
 8014550:	0801780c 	.word	0x0801780c
 8014554:	0801780c 	.word	0x0801780c
 8014558:	0801780c 	.word	0x0801780c
 801455c:	08017810 	.word	0x08017810

08014560 <malloc>:
 8014560:	4b02      	ldr	r3, [pc, #8]	; (801456c <malloc+0xc>)
 8014562:	4601      	mov	r1, r0
 8014564:	6818      	ldr	r0, [r3, #0]
 8014566:	f000 b87b 	b.w	8014660 <_malloc_r>
 801456a:	bf00      	nop
 801456c:	20000188 	.word	0x20000188

08014570 <free>:
 8014570:	4b02      	ldr	r3, [pc, #8]	; (801457c <free+0xc>)
 8014572:	4601      	mov	r1, r0
 8014574:	6818      	ldr	r0, [r3, #0]
 8014576:	f000 b825 	b.w	80145c4 <_free_r>
 801457a:	bf00      	nop
 801457c:	20000188 	.word	0x20000188

08014580 <memcmp>:
 8014580:	b530      	push	{r4, r5, lr}
 8014582:	2400      	movs	r4, #0
 8014584:	42a2      	cmp	r2, r4
 8014586:	d101      	bne.n	801458c <memcmp+0xc>
 8014588:	2000      	movs	r0, #0
 801458a:	e007      	b.n	801459c <memcmp+0x1c>
 801458c:	5d03      	ldrb	r3, [r0, r4]
 801458e:	3401      	adds	r4, #1
 8014590:	190d      	adds	r5, r1, r4
 8014592:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 8014596:	42ab      	cmp	r3, r5
 8014598:	d0f4      	beq.n	8014584 <memcmp+0x4>
 801459a:	1b58      	subs	r0, r3, r5
 801459c:	bd30      	pop	{r4, r5, pc}

0801459e <memcpy>:
 801459e:	b510      	push	{r4, lr}
 80145a0:	1e43      	subs	r3, r0, #1
 80145a2:	440a      	add	r2, r1
 80145a4:	4291      	cmp	r1, r2
 80145a6:	d100      	bne.n	80145aa <memcpy+0xc>
 80145a8:	bd10      	pop	{r4, pc}
 80145aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80145ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80145b2:	e7f7      	b.n	80145a4 <memcpy+0x6>

080145b4 <memset>:
 80145b4:	4402      	add	r2, r0
 80145b6:	4603      	mov	r3, r0
 80145b8:	4293      	cmp	r3, r2
 80145ba:	d100      	bne.n	80145be <memset+0xa>
 80145bc:	4770      	bx	lr
 80145be:	f803 1b01 	strb.w	r1, [r3], #1
 80145c2:	e7f9      	b.n	80145b8 <memset+0x4>

080145c4 <_free_r>:
 80145c4:	b538      	push	{r3, r4, r5, lr}
 80145c6:	4605      	mov	r5, r0
 80145c8:	2900      	cmp	r1, #0
 80145ca:	d045      	beq.n	8014658 <_free_r+0x94>
 80145cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80145d0:	1f0c      	subs	r4, r1, #4
 80145d2:	2b00      	cmp	r3, #0
 80145d4:	bfb8      	it	lt
 80145d6:	18e4      	addlt	r4, r4, r3
 80145d8:	f000 f9c2 	bl	8014960 <__malloc_lock>
 80145dc:	4a1f      	ldr	r2, [pc, #124]	; (801465c <_free_r+0x98>)
 80145de:	6813      	ldr	r3, [r2, #0]
 80145e0:	4610      	mov	r0, r2
 80145e2:	b933      	cbnz	r3, 80145f2 <_free_r+0x2e>
 80145e4:	6063      	str	r3, [r4, #4]
 80145e6:	6014      	str	r4, [r2, #0]
 80145e8:	4628      	mov	r0, r5
 80145ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80145ee:	f000 b9b8 	b.w	8014962 <__malloc_unlock>
 80145f2:	42a3      	cmp	r3, r4
 80145f4:	d90c      	bls.n	8014610 <_free_r+0x4c>
 80145f6:	6821      	ldr	r1, [r4, #0]
 80145f8:	1862      	adds	r2, r4, r1
 80145fa:	4293      	cmp	r3, r2
 80145fc:	bf04      	itt	eq
 80145fe:	681a      	ldreq	r2, [r3, #0]
 8014600:	685b      	ldreq	r3, [r3, #4]
 8014602:	6063      	str	r3, [r4, #4]
 8014604:	bf04      	itt	eq
 8014606:	1852      	addeq	r2, r2, r1
 8014608:	6022      	streq	r2, [r4, #0]
 801460a:	6004      	str	r4, [r0, #0]
 801460c:	e7ec      	b.n	80145e8 <_free_r+0x24>
 801460e:	4613      	mov	r3, r2
 8014610:	685a      	ldr	r2, [r3, #4]
 8014612:	b10a      	cbz	r2, 8014618 <_free_r+0x54>
 8014614:	42a2      	cmp	r2, r4
 8014616:	d9fa      	bls.n	801460e <_free_r+0x4a>
 8014618:	6819      	ldr	r1, [r3, #0]
 801461a:	1858      	adds	r0, r3, r1
 801461c:	42a0      	cmp	r0, r4
 801461e:	d10b      	bne.n	8014638 <_free_r+0x74>
 8014620:	6820      	ldr	r0, [r4, #0]
 8014622:	4401      	add	r1, r0
 8014624:	1858      	adds	r0, r3, r1
 8014626:	4282      	cmp	r2, r0
 8014628:	6019      	str	r1, [r3, #0]
 801462a:	d1dd      	bne.n	80145e8 <_free_r+0x24>
 801462c:	6810      	ldr	r0, [r2, #0]
 801462e:	6852      	ldr	r2, [r2, #4]
 8014630:	605a      	str	r2, [r3, #4]
 8014632:	4401      	add	r1, r0
 8014634:	6019      	str	r1, [r3, #0]
 8014636:	e7d7      	b.n	80145e8 <_free_r+0x24>
 8014638:	d902      	bls.n	8014640 <_free_r+0x7c>
 801463a:	230c      	movs	r3, #12
 801463c:	602b      	str	r3, [r5, #0]
 801463e:	e7d3      	b.n	80145e8 <_free_r+0x24>
 8014640:	6820      	ldr	r0, [r4, #0]
 8014642:	1821      	adds	r1, r4, r0
 8014644:	428a      	cmp	r2, r1
 8014646:	bf04      	itt	eq
 8014648:	6811      	ldreq	r1, [r2, #0]
 801464a:	6852      	ldreq	r2, [r2, #4]
 801464c:	6062      	str	r2, [r4, #4]
 801464e:	bf04      	itt	eq
 8014650:	1809      	addeq	r1, r1, r0
 8014652:	6021      	streq	r1, [r4, #0]
 8014654:	605c      	str	r4, [r3, #4]
 8014656:	e7c7      	b.n	80145e8 <_free_r+0x24>
 8014658:	bd38      	pop	{r3, r4, r5, pc}
 801465a:	bf00      	nop
 801465c:	20000390 	.word	0x20000390

08014660 <_malloc_r>:
 8014660:	b570      	push	{r4, r5, r6, lr}
 8014662:	1ccd      	adds	r5, r1, #3
 8014664:	f025 0503 	bic.w	r5, r5, #3
 8014668:	3508      	adds	r5, #8
 801466a:	2d0c      	cmp	r5, #12
 801466c:	bf38      	it	cc
 801466e:	250c      	movcc	r5, #12
 8014670:	2d00      	cmp	r5, #0
 8014672:	4606      	mov	r6, r0
 8014674:	db01      	blt.n	801467a <_malloc_r+0x1a>
 8014676:	42a9      	cmp	r1, r5
 8014678:	d903      	bls.n	8014682 <_malloc_r+0x22>
 801467a:	230c      	movs	r3, #12
 801467c:	6033      	str	r3, [r6, #0]
 801467e:	2000      	movs	r0, #0
 8014680:	bd70      	pop	{r4, r5, r6, pc}
 8014682:	f000 f96d 	bl	8014960 <__malloc_lock>
 8014686:	4a21      	ldr	r2, [pc, #132]	; (801470c <_malloc_r+0xac>)
 8014688:	6814      	ldr	r4, [r2, #0]
 801468a:	4621      	mov	r1, r4
 801468c:	b991      	cbnz	r1, 80146b4 <_malloc_r+0x54>
 801468e:	4c20      	ldr	r4, [pc, #128]	; (8014710 <_malloc_r+0xb0>)
 8014690:	6823      	ldr	r3, [r4, #0]
 8014692:	b91b      	cbnz	r3, 801469c <_malloc_r+0x3c>
 8014694:	4630      	mov	r0, r6
 8014696:	f000 f889 	bl	80147ac <_sbrk_r>
 801469a:	6020      	str	r0, [r4, #0]
 801469c:	4629      	mov	r1, r5
 801469e:	4630      	mov	r0, r6
 80146a0:	f000 f884 	bl	80147ac <_sbrk_r>
 80146a4:	1c43      	adds	r3, r0, #1
 80146a6:	d124      	bne.n	80146f2 <_malloc_r+0x92>
 80146a8:	230c      	movs	r3, #12
 80146aa:	6033      	str	r3, [r6, #0]
 80146ac:	4630      	mov	r0, r6
 80146ae:	f000 f958 	bl	8014962 <__malloc_unlock>
 80146b2:	e7e4      	b.n	801467e <_malloc_r+0x1e>
 80146b4:	680b      	ldr	r3, [r1, #0]
 80146b6:	1b5b      	subs	r3, r3, r5
 80146b8:	d418      	bmi.n	80146ec <_malloc_r+0x8c>
 80146ba:	2b0b      	cmp	r3, #11
 80146bc:	d90f      	bls.n	80146de <_malloc_r+0x7e>
 80146be:	600b      	str	r3, [r1, #0]
 80146c0:	50cd      	str	r5, [r1, r3]
 80146c2:	18cc      	adds	r4, r1, r3
 80146c4:	4630      	mov	r0, r6
 80146c6:	f000 f94c 	bl	8014962 <__malloc_unlock>
 80146ca:	f104 000b 	add.w	r0, r4, #11
 80146ce:	1d23      	adds	r3, r4, #4
 80146d0:	f020 0007 	bic.w	r0, r0, #7
 80146d4:	1ac3      	subs	r3, r0, r3
 80146d6:	d0d3      	beq.n	8014680 <_malloc_r+0x20>
 80146d8:	425a      	negs	r2, r3
 80146da:	50e2      	str	r2, [r4, r3]
 80146dc:	e7d0      	b.n	8014680 <_malloc_r+0x20>
 80146de:	428c      	cmp	r4, r1
 80146e0:	684b      	ldr	r3, [r1, #4]
 80146e2:	bf16      	itet	ne
 80146e4:	6063      	strne	r3, [r4, #4]
 80146e6:	6013      	streq	r3, [r2, #0]
 80146e8:	460c      	movne	r4, r1
 80146ea:	e7eb      	b.n	80146c4 <_malloc_r+0x64>
 80146ec:	460c      	mov	r4, r1
 80146ee:	6849      	ldr	r1, [r1, #4]
 80146f0:	e7cc      	b.n	801468c <_malloc_r+0x2c>
 80146f2:	1cc4      	adds	r4, r0, #3
 80146f4:	f024 0403 	bic.w	r4, r4, #3
 80146f8:	42a0      	cmp	r0, r4
 80146fa:	d005      	beq.n	8014708 <_malloc_r+0xa8>
 80146fc:	1a21      	subs	r1, r4, r0
 80146fe:	4630      	mov	r0, r6
 8014700:	f000 f854 	bl	80147ac <_sbrk_r>
 8014704:	3001      	adds	r0, #1
 8014706:	d0cf      	beq.n	80146a8 <_malloc_r+0x48>
 8014708:	6025      	str	r5, [r4, #0]
 801470a:	e7db      	b.n	80146c4 <_malloc_r+0x64>
 801470c:	20000390 	.word	0x20000390
 8014710:	20000394 	.word	0x20000394

08014714 <iprintf>:
 8014714:	b40f      	push	{r0, r1, r2, r3}
 8014716:	4b0a      	ldr	r3, [pc, #40]	; (8014740 <iprintf+0x2c>)
 8014718:	b513      	push	{r0, r1, r4, lr}
 801471a:	681c      	ldr	r4, [r3, #0]
 801471c:	b124      	cbz	r4, 8014728 <iprintf+0x14>
 801471e:	69a3      	ldr	r3, [r4, #24]
 8014720:	b913      	cbnz	r3, 8014728 <iprintf+0x14>
 8014722:	4620      	mov	r0, r4
 8014724:	f000 f892 	bl	801484c <__sinit>
 8014728:	ab05      	add	r3, sp, #20
 801472a:	9a04      	ldr	r2, [sp, #16]
 801472c:	68a1      	ldr	r1, [r4, #8]
 801472e:	9301      	str	r3, [sp, #4]
 8014730:	4620      	mov	r0, r4
 8014732:	f000 f941 	bl	80149b8 <_vfiprintf_r>
 8014736:	b002      	add	sp, #8
 8014738:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801473c:	b004      	add	sp, #16
 801473e:	4770      	bx	lr
 8014740:	20000188 	.word	0x20000188

08014744 <rand>:
 8014744:	b538      	push	{r3, r4, r5, lr}
 8014746:	4b13      	ldr	r3, [pc, #76]	; (8014794 <rand+0x50>)
 8014748:	681c      	ldr	r4, [r3, #0]
 801474a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801474c:	b97b      	cbnz	r3, 801476e <rand+0x2a>
 801474e:	2018      	movs	r0, #24
 8014750:	f7ff ff06 	bl	8014560 <malloc>
 8014754:	4a10      	ldr	r2, [pc, #64]	; (8014798 <rand+0x54>)
 8014756:	4b11      	ldr	r3, [pc, #68]	; (801479c <rand+0x58>)
 8014758:	63a0      	str	r0, [r4, #56]	; 0x38
 801475a:	e9c0 2300 	strd	r2, r3, [r0]
 801475e:	4b10      	ldr	r3, [pc, #64]	; (80147a0 <rand+0x5c>)
 8014760:	6083      	str	r3, [r0, #8]
 8014762:	230b      	movs	r3, #11
 8014764:	8183      	strh	r3, [r0, #12]
 8014766:	2201      	movs	r2, #1
 8014768:	2300      	movs	r3, #0
 801476a:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801476e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8014770:	480c      	ldr	r0, [pc, #48]	; (80147a4 <rand+0x60>)
 8014772:	690a      	ldr	r2, [r1, #16]
 8014774:	694b      	ldr	r3, [r1, #20]
 8014776:	4c0c      	ldr	r4, [pc, #48]	; (80147a8 <rand+0x64>)
 8014778:	4350      	muls	r0, r2
 801477a:	fb04 0003 	mla	r0, r4, r3, r0
 801477e:	fba2 2304 	umull	r2, r3, r2, r4
 8014782:	4403      	add	r3, r0
 8014784:	1c54      	adds	r4, r2, #1
 8014786:	f143 0500 	adc.w	r5, r3, #0
 801478a:	e9c1 4504 	strd	r4, r5, [r1, #16]
 801478e:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 8014792:	bd38      	pop	{r3, r4, r5, pc}
 8014794:	20000188 	.word	0x20000188
 8014798:	abcd330e 	.word	0xabcd330e
 801479c:	e66d1234 	.word	0xe66d1234
 80147a0:	0005deec 	.word	0x0005deec
 80147a4:	5851f42d 	.word	0x5851f42d
 80147a8:	4c957f2d 	.word	0x4c957f2d

080147ac <_sbrk_r>:
 80147ac:	b538      	push	{r3, r4, r5, lr}
 80147ae:	4c06      	ldr	r4, [pc, #24]	; (80147c8 <_sbrk_r+0x1c>)
 80147b0:	2300      	movs	r3, #0
 80147b2:	4605      	mov	r5, r0
 80147b4:	4608      	mov	r0, r1
 80147b6:	6023      	str	r3, [r4, #0]
 80147b8:	f7fe fe74 	bl	80134a4 <_sbrk>
 80147bc:	1c43      	adds	r3, r0, #1
 80147be:	d102      	bne.n	80147c6 <_sbrk_r+0x1a>
 80147c0:	6823      	ldr	r3, [r4, #0]
 80147c2:	b103      	cbz	r3, 80147c6 <_sbrk_r+0x1a>
 80147c4:	602b      	str	r3, [r5, #0]
 80147c6:	bd38      	pop	{r3, r4, r5, pc}
 80147c8:	200084f4 	.word	0x200084f4

080147cc <std>:
 80147cc:	2300      	movs	r3, #0
 80147ce:	b510      	push	{r4, lr}
 80147d0:	4604      	mov	r4, r0
 80147d2:	e9c0 3300 	strd	r3, r3, [r0]
 80147d6:	6083      	str	r3, [r0, #8]
 80147d8:	8181      	strh	r1, [r0, #12]
 80147da:	6643      	str	r3, [r0, #100]	; 0x64
 80147dc:	81c2      	strh	r2, [r0, #14]
 80147de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80147e2:	6183      	str	r3, [r0, #24]
 80147e4:	4619      	mov	r1, r3
 80147e6:	2208      	movs	r2, #8
 80147e8:	305c      	adds	r0, #92	; 0x5c
 80147ea:	f7ff fee3 	bl	80145b4 <memset>
 80147ee:	4b05      	ldr	r3, [pc, #20]	; (8014804 <std+0x38>)
 80147f0:	6263      	str	r3, [r4, #36]	; 0x24
 80147f2:	4b05      	ldr	r3, [pc, #20]	; (8014808 <std+0x3c>)
 80147f4:	62a3      	str	r3, [r4, #40]	; 0x28
 80147f6:	4b05      	ldr	r3, [pc, #20]	; (801480c <std+0x40>)
 80147f8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80147fa:	4b05      	ldr	r3, [pc, #20]	; (8014810 <std+0x44>)
 80147fc:	6224      	str	r4, [r4, #32]
 80147fe:	6323      	str	r3, [r4, #48]	; 0x30
 8014800:	bd10      	pop	{r4, pc}
 8014802:	bf00      	nop
 8014804:	08014ef5 	.word	0x08014ef5
 8014808:	08014f17 	.word	0x08014f17
 801480c:	08014f4f 	.word	0x08014f4f
 8014810:	08014f73 	.word	0x08014f73

08014814 <_cleanup_r>:
 8014814:	4901      	ldr	r1, [pc, #4]	; (801481c <_cleanup_r+0x8>)
 8014816:	f000 b885 	b.w	8014924 <_fwalk_reent>
 801481a:	bf00      	nop
 801481c:	0801524d 	.word	0x0801524d

08014820 <__sfmoreglue>:
 8014820:	b570      	push	{r4, r5, r6, lr}
 8014822:	1e4a      	subs	r2, r1, #1
 8014824:	2568      	movs	r5, #104	; 0x68
 8014826:	4355      	muls	r5, r2
 8014828:	460e      	mov	r6, r1
 801482a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801482e:	f7ff ff17 	bl	8014660 <_malloc_r>
 8014832:	4604      	mov	r4, r0
 8014834:	b140      	cbz	r0, 8014848 <__sfmoreglue+0x28>
 8014836:	2100      	movs	r1, #0
 8014838:	e9c0 1600 	strd	r1, r6, [r0]
 801483c:	300c      	adds	r0, #12
 801483e:	60a0      	str	r0, [r4, #8]
 8014840:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8014844:	f7ff feb6 	bl	80145b4 <memset>
 8014848:	4620      	mov	r0, r4
 801484a:	bd70      	pop	{r4, r5, r6, pc}

0801484c <__sinit>:
 801484c:	6983      	ldr	r3, [r0, #24]
 801484e:	b510      	push	{r4, lr}
 8014850:	4604      	mov	r4, r0
 8014852:	bb33      	cbnz	r3, 80148a2 <__sinit+0x56>
 8014854:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8014858:	6503      	str	r3, [r0, #80]	; 0x50
 801485a:	4b12      	ldr	r3, [pc, #72]	; (80148a4 <__sinit+0x58>)
 801485c:	4a12      	ldr	r2, [pc, #72]	; (80148a8 <__sinit+0x5c>)
 801485e:	681b      	ldr	r3, [r3, #0]
 8014860:	6282      	str	r2, [r0, #40]	; 0x28
 8014862:	4298      	cmp	r0, r3
 8014864:	bf04      	itt	eq
 8014866:	2301      	moveq	r3, #1
 8014868:	6183      	streq	r3, [r0, #24]
 801486a:	f000 f81f 	bl	80148ac <__sfp>
 801486e:	6060      	str	r0, [r4, #4]
 8014870:	4620      	mov	r0, r4
 8014872:	f000 f81b 	bl	80148ac <__sfp>
 8014876:	60a0      	str	r0, [r4, #8]
 8014878:	4620      	mov	r0, r4
 801487a:	f000 f817 	bl	80148ac <__sfp>
 801487e:	2200      	movs	r2, #0
 8014880:	60e0      	str	r0, [r4, #12]
 8014882:	2104      	movs	r1, #4
 8014884:	6860      	ldr	r0, [r4, #4]
 8014886:	f7ff ffa1 	bl	80147cc <std>
 801488a:	2201      	movs	r2, #1
 801488c:	2109      	movs	r1, #9
 801488e:	68a0      	ldr	r0, [r4, #8]
 8014890:	f7ff ff9c 	bl	80147cc <std>
 8014894:	2202      	movs	r2, #2
 8014896:	2112      	movs	r1, #18
 8014898:	68e0      	ldr	r0, [r4, #12]
 801489a:	f7ff ff97 	bl	80147cc <std>
 801489e:	2301      	movs	r3, #1
 80148a0:	61a3      	str	r3, [r4, #24]
 80148a2:	bd10      	pop	{r4, pc}
 80148a4:	0801776c 	.word	0x0801776c
 80148a8:	08014815 	.word	0x08014815

080148ac <__sfp>:
 80148ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80148ae:	4b1b      	ldr	r3, [pc, #108]	; (801491c <__sfp+0x70>)
 80148b0:	681e      	ldr	r6, [r3, #0]
 80148b2:	69b3      	ldr	r3, [r6, #24]
 80148b4:	4607      	mov	r7, r0
 80148b6:	b913      	cbnz	r3, 80148be <__sfp+0x12>
 80148b8:	4630      	mov	r0, r6
 80148ba:	f7ff ffc7 	bl	801484c <__sinit>
 80148be:	3648      	adds	r6, #72	; 0x48
 80148c0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80148c4:	3b01      	subs	r3, #1
 80148c6:	d503      	bpl.n	80148d0 <__sfp+0x24>
 80148c8:	6833      	ldr	r3, [r6, #0]
 80148ca:	b133      	cbz	r3, 80148da <__sfp+0x2e>
 80148cc:	6836      	ldr	r6, [r6, #0]
 80148ce:	e7f7      	b.n	80148c0 <__sfp+0x14>
 80148d0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80148d4:	b16d      	cbz	r5, 80148f2 <__sfp+0x46>
 80148d6:	3468      	adds	r4, #104	; 0x68
 80148d8:	e7f4      	b.n	80148c4 <__sfp+0x18>
 80148da:	2104      	movs	r1, #4
 80148dc:	4638      	mov	r0, r7
 80148de:	f7ff ff9f 	bl	8014820 <__sfmoreglue>
 80148e2:	6030      	str	r0, [r6, #0]
 80148e4:	2800      	cmp	r0, #0
 80148e6:	d1f1      	bne.n	80148cc <__sfp+0x20>
 80148e8:	230c      	movs	r3, #12
 80148ea:	603b      	str	r3, [r7, #0]
 80148ec:	4604      	mov	r4, r0
 80148ee:	4620      	mov	r0, r4
 80148f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80148f2:	4b0b      	ldr	r3, [pc, #44]	; (8014920 <__sfp+0x74>)
 80148f4:	6665      	str	r5, [r4, #100]	; 0x64
 80148f6:	e9c4 5500 	strd	r5, r5, [r4]
 80148fa:	60a5      	str	r5, [r4, #8]
 80148fc:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8014900:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8014904:	2208      	movs	r2, #8
 8014906:	4629      	mov	r1, r5
 8014908:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801490c:	f7ff fe52 	bl	80145b4 <memset>
 8014910:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8014914:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8014918:	e7e9      	b.n	80148ee <__sfp+0x42>
 801491a:	bf00      	nop
 801491c:	0801776c 	.word	0x0801776c
 8014920:	ffff0001 	.word	0xffff0001

08014924 <_fwalk_reent>:
 8014924:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014928:	4680      	mov	r8, r0
 801492a:	4689      	mov	r9, r1
 801492c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8014930:	2600      	movs	r6, #0
 8014932:	b914      	cbnz	r4, 801493a <_fwalk_reent+0x16>
 8014934:	4630      	mov	r0, r6
 8014936:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801493a:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 801493e:	3f01      	subs	r7, #1
 8014940:	d501      	bpl.n	8014946 <_fwalk_reent+0x22>
 8014942:	6824      	ldr	r4, [r4, #0]
 8014944:	e7f5      	b.n	8014932 <_fwalk_reent+0xe>
 8014946:	89ab      	ldrh	r3, [r5, #12]
 8014948:	2b01      	cmp	r3, #1
 801494a:	d907      	bls.n	801495c <_fwalk_reent+0x38>
 801494c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014950:	3301      	adds	r3, #1
 8014952:	d003      	beq.n	801495c <_fwalk_reent+0x38>
 8014954:	4629      	mov	r1, r5
 8014956:	4640      	mov	r0, r8
 8014958:	47c8      	blx	r9
 801495a:	4306      	orrs	r6, r0
 801495c:	3568      	adds	r5, #104	; 0x68
 801495e:	e7ee      	b.n	801493e <_fwalk_reent+0x1a>

08014960 <__malloc_lock>:
 8014960:	4770      	bx	lr

08014962 <__malloc_unlock>:
 8014962:	4770      	bx	lr

08014964 <__sfputc_r>:
 8014964:	6893      	ldr	r3, [r2, #8]
 8014966:	3b01      	subs	r3, #1
 8014968:	2b00      	cmp	r3, #0
 801496a:	b410      	push	{r4}
 801496c:	6093      	str	r3, [r2, #8]
 801496e:	da08      	bge.n	8014982 <__sfputc_r+0x1e>
 8014970:	6994      	ldr	r4, [r2, #24]
 8014972:	42a3      	cmp	r3, r4
 8014974:	db01      	blt.n	801497a <__sfputc_r+0x16>
 8014976:	290a      	cmp	r1, #10
 8014978:	d103      	bne.n	8014982 <__sfputc_r+0x1e>
 801497a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801497e:	f000 bafd 	b.w	8014f7c <__swbuf_r>
 8014982:	6813      	ldr	r3, [r2, #0]
 8014984:	1c58      	adds	r0, r3, #1
 8014986:	6010      	str	r0, [r2, #0]
 8014988:	7019      	strb	r1, [r3, #0]
 801498a:	4608      	mov	r0, r1
 801498c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014990:	4770      	bx	lr

08014992 <__sfputs_r>:
 8014992:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014994:	4606      	mov	r6, r0
 8014996:	460f      	mov	r7, r1
 8014998:	4614      	mov	r4, r2
 801499a:	18d5      	adds	r5, r2, r3
 801499c:	42ac      	cmp	r4, r5
 801499e:	d101      	bne.n	80149a4 <__sfputs_r+0x12>
 80149a0:	2000      	movs	r0, #0
 80149a2:	e007      	b.n	80149b4 <__sfputs_r+0x22>
 80149a4:	463a      	mov	r2, r7
 80149a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80149aa:	4630      	mov	r0, r6
 80149ac:	f7ff ffda 	bl	8014964 <__sfputc_r>
 80149b0:	1c43      	adds	r3, r0, #1
 80149b2:	d1f3      	bne.n	801499c <__sfputs_r+0xa>
 80149b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080149b8 <_vfiprintf_r>:
 80149b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80149bc:	460c      	mov	r4, r1
 80149be:	b09d      	sub	sp, #116	; 0x74
 80149c0:	4617      	mov	r7, r2
 80149c2:	461d      	mov	r5, r3
 80149c4:	4606      	mov	r6, r0
 80149c6:	b118      	cbz	r0, 80149d0 <_vfiprintf_r+0x18>
 80149c8:	6983      	ldr	r3, [r0, #24]
 80149ca:	b90b      	cbnz	r3, 80149d0 <_vfiprintf_r+0x18>
 80149cc:	f7ff ff3e 	bl	801484c <__sinit>
 80149d0:	4b7c      	ldr	r3, [pc, #496]	; (8014bc4 <_vfiprintf_r+0x20c>)
 80149d2:	429c      	cmp	r4, r3
 80149d4:	d158      	bne.n	8014a88 <_vfiprintf_r+0xd0>
 80149d6:	6874      	ldr	r4, [r6, #4]
 80149d8:	89a3      	ldrh	r3, [r4, #12]
 80149da:	0718      	lsls	r0, r3, #28
 80149dc:	d55e      	bpl.n	8014a9c <_vfiprintf_r+0xe4>
 80149de:	6923      	ldr	r3, [r4, #16]
 80149e0:	2b00      	cmp	r3, #0
 80149e2:	d05b      	beq.n	8014a9c <_vfiprintf_r+0xe4>
 80149e4:	2300      	movs	r3, #0
 80149e6:	9309      	str	r3, [sp, #36]	; 0x24
 80149e8:	2320      	movs	r3, #32
 80149ea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80149ee:	2330      	movs	r3, #48	; 0x30
 80149f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80149f4:	9503      	str	r5, [sp, #12]
 80149f6:	f04f 0b01 	mov.w	fp, #1
 80149fa:	46b8      	mov	r8, r7
 80149fc:	4645      	mov	r5, r8
 80149fe:	f815 3b01 	ldrb.w	r3, [r5], #1
 8014a02:	b10b      	cbz	r3, 8014a08 <_vfiprintf_r+0x50>
 8014a04:	2b25      	cmp	r3, #37	; 0x25
 8014a06:	d154      	bne.n	8014ab2 <_vfiprintf_r+0xfa>
 8014a08:	ebb8 0a07 	subs.w	sl, r8, r7
 8014a0c:	d00b      	beq.n	8014a26 <_vfiprintf_r+0x6e>
 8014a0e:	4653      	mov	r3, sl
 8014a10:	463a      	mov	r2, r7
 8014a12:	4621      	mov	r1, r4
 8014a14:	4630      	mov	r0, r6
 8014a16:	f7ff ffbc 	bl	8014992 <__sfputs_r>
 8014a1a:	3001      	adds	r0, #1
 8014a1c:	f000 80c2 	beq.w	8014ba4 <_vfiprintf_r+0x1ec>
 8014a20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014a22:	4453      	add	r3, sl
 8014a24:	9309      	str	r3, [sp, #36]	; 0x24
 8014a26:	f898 3000 	ldrb.w	r3, [r8]
 8014a2a:	2b00      	cmp	r3, #0
 8014a2c:	f000 80ba 	beq.w	8014ba4 <_vfiprintf_r+0x1ec>
 8014a30:	2300      	movs	r3, #0
 8014a32:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8014a36:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014a3a:	9304      	str	r3, [sp, #16]
 8014a3c:	9307      	str	r3, [sp, #28]
 8014a3e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8014a42:	931a      	str	r3, [sp, #104]	; 0x68
 8014a44:	46a8      	mov	r8, r5
 8014a46:	2205      	movs	r2, #5
 8014a48:	f818 1b01 	ldrb.w	r1, [r8], #1
 8014a4c:	485e      	ldr	r0, [pc, #376]	; (8014bc8 <_vfiprintf_r+0x210>)
 8014a4e:	f7eb fbcf 	bl	80001f0 <memchr>
 8014a52:	9b04      	ldr	r3, [sp, #16]
 8014a54:	bb78      	cbnz	r0, 8014ab6 <_vfiprintf_r+0xfe>
 8014a56:	06d9      	lsls	r1, r3, #27
 8014a58:	bf44      	itt	mi
 8014a5a:	2220      	movmi	r2, #32
 8014a5c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8014a60:	071a      	lsls	r2, r3, #28
 8014a62:	bf44      	itt	mi
 8014a64:	222b      	movmi	r2, #43	; 0x2b
 8014a66:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8014a6a:	782a      	ldrb	r2, [r5, #0]
 8014a6c:	2a2a      	cmp	r2, #42	; 0x2a
 8014a6e:	d02a      	beq.n	8014ac6 <_vfiprintf_r+0x10e>
 8014a70:	9a07      	ldr	r2, [sp, #28]
 8014a72:	46a8      	mov	r8, r5
 8014a74:	2000      	movs	r0, #0
 8014a76:	250a      	movs	r5, #10
 8014a78:	4641      	mov	r1, r8
 8014a7a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014a7e:	3b30      	subs	r3, #48	; 0x30
 8014a80:	2b09      	cmp	r3, #9
 8014a82:	d969      	bls.n	8014b58 <_vfiprintf_r+0x1a0>
 8014a84:	b360      	cbz	r0, 8014ae0 <_vfiprintf_r+0x128>
 8014a86:	e024      	b.n	8014ad2 <_vfiprintf_r+0x11a>
 8014a88:	4b50      	ldr	r3, [pc, #320]	; (8014bcc <_vfiprintf_r+0x214>)
 8014a8a:	429c      	cmp	r4, r3
 8014a8c:	d101      	bne.n	8014a92 <_vfiprintf_r+0xda>
 8014a8e:	68b4      	ldr	r4, [r6, #8]
 8014a90:	e7a2      	b.n	80149d8 <_vfiprintf_r+0x20>
 8014a92:	4b4f      	ldr	r3, [pc, #316]	; (8014bd0 <_vfiprintf_r+0x218>)
 8014a94:	429c      	cmp	r4, r3
 8014a96:	bf08      	it	eq
 8014a98:	68f4      	ldreq	r4, [r6, #12]
 8014a9a:	e79d      	b.n	80149d8 <_vfiprintf_r+0x20>
 8014a9c:	4621      	mov	r1, r4
 8014a9e:	4630      	mov	r0, r6
 8014aa0:	f000 fad0 	bl	8015044 <__swsetup_r>
 8014aa4:	2800      	cmp	r0, #0
 8014aa6:	d09d      	beq.n	80149e4 <_vfiprintf_r+0x2c>
 8014aa8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014aac:	b01d      	add	sp, #116	; 0x74
 8014aae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014ab2:	46a8      	mov	r8, r5
 8014ab4:	e7a2      	b.n	80149fc <_vfiprintf_r+0x44>
 8014ab6:	4a44      	ldr	r2, [pc, #272]	; (8014bc8 <_vfiprintf_r+0x210>)
 8014ab8:	1a80      	subs	r0, r0, r2
 8014aba:	fa0b f000 	lsl.w	r0, fp, r0
 8014abe:	4318      	orrs	r0, r3
 8014ac0:	9004      	str	r0, [sp, #16]
 8014ac2:	4645      	mov	r5, r8
 8014ac4:	e7be      	b.n	8014a44 <_vfiprintf_r+0x8c>
 8014ac6:	9a03      	ldr	r2, [sp, #12]
 8014ac8:	1d11      	adds	r1, r2, #4
 8014aca:	6812      	ldr	r2, [r2, #0]
 8014acc:	9103      	str	r1, [sp, #12]
 8014ace:	2a00      	cmp	r2, #0
 8014ad0:	db01      	blt.n	8014ad6 <_vfiprintf_r+0x11e>
 8014ad2:	9207      	str	r2, [sp, #28]
 8014ad4:	e004      	b.n	8014ae0 <_vfiprintf_r+0x128>
 8014ad6:	4252      	negs	r2, r2
 8014ad8:	f043 0302 	orr.w	r3, r3, #2
 8014adc:	9207      	str	r2, [sp, #28]
 8014ade:	9304      	str	r3, [sp, #16]
 8014ae0:	f898 3000 	ldrb.w	r3, [r8]
 8014ae4:	2b2e      	cmp	r3, #46	; 0x2e
 8014ae6:	d10e      	bne.n	8014b06 <_vfiprintf_r+0x14e>
 8014ae8:	f898 3001 	ldrb.w	r3, [r8, #1]
 8014aec:	2b2a      	cmp	r3, #42	; 0x2a
 8014aee:	d138      	bne.n	8014b62 <_vfiprintf_r+0x1aa>
 8014af0:	9b03      	ldr	r3, [sp, #12]
 8014af2:	1d1a      	adds	r2, r3, #4
 8014af4:	681b      	ldr	r3, [r3, #0]
 8014af6:	9203      	str	r2, [sp, #12]
 8014af8:	2b00      	cmp	r3, #0
 8014afa:	bfb8      	it	lt
 8014afc:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8014b00:	f108 0802 	add.w	r8, r8, #2
 8014b04:	9305      	str	r3, [sp, #20]
 8014b06:	4d33      	ldr	r5, [pc, #204]	; (8014bd4 <_vfiprintf_r+0x21c>)
 8014b08:	f898 1000 	ldrb.w	r1, [r8]
 8014b0c:	2203      	movs	r2, #3
 8014b0e:	4628      	mov	r0, r5
 8014b10:	f7eb fb6e 	bl	80001f0 <memchr>
 8014b14:	b140      	cbz	r0, 8014b28 <_vfiprintf_r+0x170>
 8014b16:	2340      	movs	r3, #64	; 0x40
 8014b18:	1b40      	subs	r0, r0, r5
 8014b1a:	fa03 f000 	lsl.w	r0, r3, r0
 8014b1e:	9b04      	ldr	r3, [sp, #16]
 8014b20:	4303      	orrs	r3, r0
 8014b22:	f108 0801 	add.w	r8, r8, #1
 8014b26:	9304      	str	r3, [sp, #16]
 8014b28:	f898 1000 	ldrb.w	r1, [r8]
 8014b2c:	482a      	ldr	r0, [pc, #168]	; (8014bd8 <_vfiprintf_r+0x220>)
 8014b2e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014b32:	2206      	movs	r2, #6
 8014b34:	f108 0701 	add.w	r7, r8, #1
 8014b38:	f7eb fb5a 	bl	80001f0 <memchr>
 8014b3c:	2800      	cmp	r0, #0
 8014b3e:	d037      	beq.n	8014bb0 <_vfiprintf_r+0x1f8>
 8014b40:	4b26      	ldr	r3, [pc, #152]	; (8014bdc <_vfiprintf_r+0x224>)
 8014b42:	bb1b      	cbnz	r3, 8014b8c <_vfiprintf_r+0x1d4>
 8014b44:	9b03      	ldr	r3, [sp, #12]
 8014b46:	3307      	adds	r3, #7
 8014b48:	f023 0307 	bic.w	r3, r3, #7
 8014b4c:	3308      	adds	r3, #8
 8014b4e:	9303      	str	r3, [sp, #12]
 8014b50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014b52:	444b      	add	r3, r9
 8014b54:	9309      	str	r3, [sp, #36]	; 0x24
 8014b56:	e750      	b.n	80149fa <_vfiprintf_r+0x42>
 8014b58:	fb05 3202 	mla	r2, r5, r2, r3
 8014b5c:	2001      	movs	r0, #1
 8014b5e:	4688      	mov	r8, r1
 8014b60:	e78a      	b.n	8014a78 <_vfiprintf_r+0xc0>
 8014b62:	2300      	movs	r3, #0
 8014b64:	f108 0801 	add.w	r8, r8, #1
 8014b68:	9305      	str	r3, [sp, #20]
 8014b6a:	4619      	mov	r1, r3
 8014b6c:	250a      	movs	r5, #10
 8014b6e:	4640      	mov	r0, r8
 8014b70:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014b74:	3a30      	subs	r2, #48	; 0x30
 8014b76:	2a09      	cmp	r2, #9
 8014b78:	d903      	bls.n	8014b82 <_vfiprintf_r+0x1ca>
 8014b7a:	2b00      	cmp	r3, #0
 8014b7c:	d0c3      	beq.n	8014b06 <_vfiprintf_r+0x14e>
 8014b7e:	9105      	str	r1, [sp, #20]
 8014b80:	e7c1      	b.n	8014b06 <_vfiprintf_r+0x14e>
 8014b82:	fb05 2101 	mla	r1, r5, r1, r2
 8014b86:	2301      	movs	r3, #1
 8014b88:	4680      	mov	r8, r0
 8014b8a:	e7f0      	b.n	8014b6e <_vfiprintf_r+0x1b6>
 8014b8c:	ab03      	add	r3, sp, #12
 8014b8e:	9300      	str	r3, [sp, #0]
 8014b90:	4622      	mov	r2, r4
 8014b92:	4b13      	ldr	r3, [pc, #76]	; (8014be0 <_vfiprintf_r+0x228>)
 8014b94:	a904      	add	r1, sp, #16
 8014b96:	4630      	mov	r0, r6
 8014b98:	f3af 8000 	nop.w
 8014b9c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8014ba0:	4681      	mov	r9, r0
 8014ba2:	d1d5      	bne.n	8014b50 <_vfiprintf_r+0x198>
 8014ba4:	89a3      	ldrh	r3, [r4, #12]
 8014ba6:	065b      	lsls	r3, r3, #25
 8014ba8:	f53f af7e 	bmi.w	8014aa8 <_vfiprintf_r+0xf0>
 8014bac:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014bae:	e77d      	b.n	8014aac <_vfiprintf_r+0xf4>
 8014bb0:	ab03      	add	r3, sp, #12
 8014bb2:	9300      	str	r3, [sp, #0]
 8014bb4:	4622      	mov	r2, r4
 8014bb6:	4b0a      	ldr	r3, [pc, #40]	; (8014be0 <_vfiprintf_r+0x228>)
 8014bb8:	a904      	add	r1, sp, #16
 8014bba:	4630      	mov	r0, r6
 8014bbc:	f000 f888 	bl	8014cd0 <_printf_i>
 8014bc0:	e7ec      	b.n	8014b9c <_vfiprintf_r+0x1e4>
 8014bc2:	bf00      	nop
 8014bc4:	08017790 	.word	0x08017790
 8014bc8:	080177d0 	.word	0x080177d0
 8014bcc:	080177b0 	.word	0x080177b0
 8014bd0:	08017770 	.word	0x08017770
 8014bd4:	080177d6 	.word	0x080177d6
 8014bd8:	080177da 	.word	0x080177da
 8014bdc:	00000000 	.word	0x00000000
 8014be0:	08014993 	.word	0x08014993

08014be4 <_printf_common>:
 8014be4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014be8:	4691      	mov	r9, r2
 8014bea:	461f      	mov	r7, r3
 8014bec:	688a      	ldr	r2, [r1, #8]
 8014bee:	690b      	ldr	r3, [r1, #16]
 8014bf0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8014bf4:	4293      	cmp	r3, r2
 8014bf6:	bfb8      	it	lt
 8014bf8:	4613      	movlt	r3, r2
 8014bfa:	f8c9 3000 	str.w	r3, [r9]
 8014bfe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8014c02:	4606      	mov	r6, r0
 8014c04:	460c      	mov	r4, r1
 8014c06:	b112      	cbz	r2, 8014c0e <_printf_common+0x2a>
 8014c08:	3301      	adds	r3, #1
 8014c0a:	f8c9 3000 	str.w	r3, [r9]
 8014c0e:	6823      	ldr	r3, [r4, #0]
 8014c10:	0699      	lsls	r1, r3, #26
 8014c12:	bf42      	ittt	mi
 8014c14:	f8d9 3000 	ldrmi.w	r3, [r9]
 8014c18:	3302      	addmi	r3, #2
 8014c1a:	f8c9 3000 	strmi.w	r3, [r9]
 8014c1e:	6825      	ldr	r5, [r4, #0]
 8014c20:	f015 0506 	ands.w	r5, r5, #6
 8014c24:	d107      	bne.n	8014c36 <_printf_common+0x52>
 8014c26:	f104 0a19 	add.w	sl, r4, #25
 8014c2a:	68e3      	ldr	r3, [r4, #12]
 8014c2c:	f8d9 2000 	ldr.w	r2, [r9]
 8014c30:	1a9b      	subs	r3, r3, r2
 8014c32:	42ab      	cmp	r3, r5
 8014c34:	dc28      	bgt.n	8014c88 <_printf_common+0xa4>
 8014c36:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8014c3a:	6822      	ldr	r2, [r4, #0]
 8014c3c:	3300      	adds	r3, #0
 8014c3e:	bf18      	it	ne
 8014c40:	2301      	movne	r3, #1
 8014c42:	0692      	lsls	r2, r2, #26
 8014c44:	d42d      	bmi.n	8014ca2 <_printf_common+0xbe>
 8014c46:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8014c4a:	4639      	mov	r1, r7
 8014c4c:	4630      	mov	r0, r6
 8014c4e:	47c0      	blx	r8
 8014c50:	3001      	adds	r0, #1
 8014c52:	d020      	beq.n	8014c96 <_printf_common+0xb2>
 8014c54:	6823      	ldr	r3, [r4, #0]
 8014c56:	68e5      	ldr	r5, [r4, #12]
 8014c58:	f8d9 2000 	ldr.w	r2, [r9]
 8014c5c:	f003 0306 	and.w	r3, r3, #6
 8014c60:	2b04      	cmp	r3, #4
 8014c62:	bf08      	it	eq
 8014c64:	1aad      	subeq	r5, r5, r2
 8014c66:	68a3      	ldr	r3, [r4, #8]
 8014c68:	6922      	ldr	r2, [r4, #16]
 8014c6a:	bf0c      	ite	eq
 8014c6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014c70:	2500      	movne	r5, #0
 8014c72:	4293      	cmp	r3, r2
 8014c74:	bfc4      	itt	gt
 8014c76:	1a9b      	subgt	r3, r3, r2
 8014c78:	18ed      	addgt	r5, r5, r3
 8014c7a:	f04f 0900 	mov.w	r9, #0
 8014c7e:	341a      	adds	r4, #26
 8014c80:	454d      	cmp	r5, r9
 8014c82:	d11a      	bne.n	8014cba <_printf_common+0xd6>
 8014c84:	2000      	movs	r0, #0
 8014c86:	e008      	b.n	8014c9a <_printf_common+0xb6>
 8014c88:	2301      	movs	r3, #1
 8014c8a:	4652      	mov	r2, sl
 8014c8c:	4639      	mov	r1, r7
 8014c8e:	4630      	mov	r0, r6
 8014c90:	47c0      	blx	r8
 8014c92:	3001      	adds	r0, #1
 8014c94:	d103      	bne.n	8014c9e <_printf_common+0xba>
 8014c96:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014c9e:	3501      	adds	r5, #1
 8014ca0:	e7c3      	b.n	8014c2a <_printf_common+0x46>
 8014ca2:	18e1      	adds	r1, r4, r3
 8014ca4:	1c5a      	adds	r2, r3, #1
 8014ca6:	2030      	movs	r0, #48	; 0x30
 8014ca8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8014cac:	4422      	add	r2, r4
 8014cae:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8014cb2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8014cb6:	3302      	adds	r3, #2
 8014cb8:	e7c5      	b.n	8014c46 <_printf_common+0x62>
 8014cba:	2301      	movs	r3, #1
 8014cbc:	4622      	mov	r2, r4
 8014cbe:	4639      	mov	r1, r7
 8014cc0:	4630      	mov	r0, r6
 8014cc2:	47c0      	blx	r8
 8014cc4:	3001      	adds	r0, #1
 8014cc6:	d0e6      	beq.n	8014c96 <_printf_common+0xb2>
 8014cc8:	f109 0901 	add.w	r9, r9, #1
 8014ccc:	e7d8      	b.n	8014c80 <_printf_common+0x9c>
	...

08014cd0 <_printf_i>:
 8014cd0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014cd4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8014cd8:	460c      	mov	r4, r1
 8014cda:	7e09      	ldrb	r1, [r1, #24]
 8014cdc:	b085      	sub	sp, #20
 8014cde:	296e      	cmp	r1, #110	; 0x6e
 8014ce0:	4617      	mov	r7, r2
 8014ce2:	4606      	mov	r6, r0
 8014ce4:	4698      	mov	r8, r3
 8014ce6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014ce8:	f000 80b3 	beq.w	8014e52 <_printf_i+0x182>
 8014cec:	d822      	bhi.n	8014d34 <_printf_i+0x64>
 8014cee:	2963      	cmp	r1, #99	; 0x63
 8014cf0:	d036      	beq.n	8014d60 <_printf_i+0x90>
 8014cf2:	d80a      	bhi.n	8014d0a <_printf_i+0x3a>
 8014cf4:	2900      	cmp	r1, #0
 8014cf6:	f000 80b9 	beq.w	8014e6c <_printf_i+0x19c>
 8014cfa:	2958      	cmp	r1, #88	; 0x58
 8014cfc:	f000 8083 	beq.w	8014e06 <_printf_i+0x136>
 8014d00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014d04:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8014d08:	e032      	b.n	8014d70 <_printf_i+0xa0>
 8014d0a:	2964      	cmp	r1, #100	; 0x64
 8014d0c:	d001      	beq.n	8014d12 <_printf_i+0x42>
 8014d0e:	2969      	cmp	r1, #105	; 0x69
 8014d10:	d1f6      	bne.n	8014d00 <_printf_i+0x30>
 8014d12:	6820      	ldr	r0, [r4, #0]
 8014d14:	6813      	ldr	r3, [r2, #0]
 8014d16:	0605      	lsls	r5, r0, #24
 8014d18:	f103 0104 	add.w	r1, r3, #4
 8014d1c:	d52a      	bpl.n	8014d74 <_printf_i+0xa4>
 8014d1e:	681b      	ldr	r3, [r3, #0]
 8014d20:	6011      	str	r1, [r2, #0]
 8014d22:	2b00      	cmp	r3, #0
 8014d24:	da03      	bge.n	8014d2e <_printf_i+0x5e>
 8014d26:	222d      	movs	r2, #45	; 0x2d
 8014d28:	425b      	negs	r3, r3
 8014d2a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8014d2e:	486f      	ldr	r0, [pc, #444]	; (8014eec <_printf_i+0x21c>)
 8014d30:	220a      	movs	r2, #10
 8014d32:	e039      	b.n	8014da8 <_printf_i+0xd8>
 8014d34:	2973      	cmp	r1, #115	; 0x73
 8014d36:	f000 809d 	beq.w	8014e74 <_printf_i+0x1a4>
 8014d3a:	d808      	bhi.n	8014d4e <_printf_i+0x7e>
 8014d3c:	296f      	cmp	r1, #111	; 0x6f
 8014d3e:	d020      	beq.n	8014d82 <_printf_i+0xb2>
 8014d40:	2970      	cmp	r1, #112	; 0x70
 8014d42:	d1dd      	bne.n	8014d00 <_printf_i+0x30>
 8014d44:	6823      	ldr	r3, [r4, #0]
 8014d46:	f043 0320 	orr.w	r3, r3, #32
 8014d4a:	6023      	str	r3, [r4, #0]
 8014d4c:	e003      	b.n	8014d56 <_printf_i+0x86>
 8014d4e:	2975      	cmp	r1, #117	; 0x75
 8014d50:	d017      	beq.n	8014d82 <_printf_i+0xb2>
 8014d52:	2978      	cmp	r1, #120	; 0x78
 8014d54:	d1d4      	bne.n	8014d00 <_printf_i+0x30>
 8014d56:	2378      	movs	r3, #120	; 0x78
 8014d58:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8014d5c:	4864      	ldr	r0, [pc, #400]	; (8014ef0 <_printf_i+0x220>)
 8014d5e:	e055      	b.n	8014e0c <_printf_i+0x13c>
 8014d60:	6813      	ldr	r3, [r2, #0]
 8014d62:	1d19      	adds	r1, r3, #4
 8014d64:	681b      	ldr	r3, [r3, #0]
 8014d66:	6011      	str	r1, [r2, #0]
 8014d68:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014d6c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014d70:	2301      	movs	r3, #1
 8014d72:	e08c      	b.n	8014e8e <_printf_i+0x1be>
 8014d74:	681b      	ldr	r3, [r3, #0]
 8014d76:	6011      	str	r1, [r2, #0]
 8014d78:	f010 0f40 	tst.w	r0, #64	; 0x40
 8014d7c:	bf18      	it	ne
 8014d7e:	b21b      	sxthne	r3, r3
 8014d80:	e7cf      	b.n	8014d22 <_printf_i+0x52>
 8014d82:	6813      	ldr	r3, [r2, #0]
 8014d84:	6825      	ldr	r5, [r4, #0]
 8014d86:	1d18      	adds	r0, r3, #4
 8014d88:	6010      	str	r0, [r2, #0]
 8014d8a:	0628      	lsls	r0, r5, #24
 8014d8c:	d501      	bpl.n	8014d92 <_printf_i+0xc2>
 8014d8e:	681b      	ldr	r3, [r3, #0]
 8014d90:	e002      	b.n	8014d98 <_printf_i+0xc8>
 8014d92:	0668      	lsls	r0, r5, #25
 8014d94:	d5fb      	bpl.n	8014d8e <_printf_i+0xbe>
 8014d96:	881b      	ldrh	r3, [r3, #0]
 8014d98:	4854      	ldr	r0, [pc, #336]	; (8014eec <_printf_i+0x21c>)
 8014d9a:	296f      	cmp	r1, #111	; 0x6f
 8014d9c:	bf14      	ite	ne
 8014d9e:	220a      	movne	r2, #10
 8014da0:	2208      	moveq	r2, #8
 8014da2:	2100      	movs	r1, #0
 8014da4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8014da8:	6865      	ldr	r5, [r4, #4]
 8014daa:	60a5      	str	r5, [r4, #8]
 8014dac:	2d00      	cmp	r5, #0
 8014dae:	f2c0 8095 	blt.w	8014edc <_printf_i+0x20c>
 8014db2:	6821      	ldr	r1, [r4, #0]
 8014db4:	f021 0104 	bic.w	r1, r1, #4
 8014db8:	6021      	str	r1, [r4, #0]
 8014dba:	2b00      	cmp	r3, #0
 8014dbc:	d13d      	bne.n	8014e3a <_printf_i+0x16a>
 8014dbe:	2d00      	cmp	r5, #0
 8014dc0:	f040 808e 	bne.w	8014ee0 <_printf_i+0x210>
 8014dc4:	4665      	mov	r5, ip
 8014dc6:	2a08      	cmp	r2, #8
 8014dc8:	d10b      	bne.n	8014de2 <_printf_i+0x112>
 8014dca:	6823      	ldr	r3, [r4, #0]
 8014dcc:	07db      	lsls	r3, r3, #31
 8014dce:	d508      	bpl.n	8014de2 <_printf_i+0x112>
 8014dd0:	6923      	ldr	r3, [r4, #16]
 8014dd2:	6862      	ldr	r2, [r4, #4]
 8014dd4:	429a      	cmp	r2, r3
 8014dd6:	bfde      	ittt	le
 8014dd8:	2330      	movle	r3, #48	; 0x30
 8014dda:	f805 3c01 	strble.w	r3, [r5, #-1]
 8014dde:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8014de2:	ebac 0305 	sub.w	r3, ip, r5
 8014de6:	6123      	str	r3, [r4, #16]
 8014de8:	f8cd 8000 	str.w	r8, [sp]
 8014dec:	463b      	mov	r3, r7
 8014dee:	aa03      	add	r2, sp, #12
 8014df0:	4621      	mov	r1, r4
 8014df2:	4630      	mov	r0, r6
 8014df4:	f7ff fef6 	bl	8014be4 <_printf_common>
 8014df8:	3001      	adds	r0, #1
 8014dfa:	d14d      	bne.n	8014e98 <_printf_i+0x1c8>
 8014dfc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014e00:	b005      	add	sp, #20
 8014e02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014e06:	4839      	ldr	r0, [pc, #228]	; (8014eec <_printf_i+0x21c>)
 8014e08:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8014e0c:	6813      	ldr	r3, [r2, #0]
 8014e0e:	6821      	ldr	r1, [r4, #0]
 8014e10:	1d1d      	adds	r5, r3, #4
 8014e12:	681b      	ldr	r3, [r3, #0]
 8014e14:	6015      	str	r5, [r2, #0]
 8014e16:	060a      	lsls	r2, r1, #24
 8014e18:	d50b      	bpl.n	8014e32 <_printf_i+0x162>
 8014e1a:	07ca      	lsls	r2, r1, #31
 8014e1c:	bf44      	itt	mi
 8014e1e:	f041 0120 	orrmi.w	r1, r1, #32
 8014e22:	6021      	strmi	r1, [r4, #0]
 8014e24:	b91b      	cbnz	r3, 8014e2e <_printf_i+0x15e>
 8014e26:	6822      	ldr	r2, [r4, #0]
 8014e28:	f022 0220 	bic.w	r2, r2, #32
 8014e2c:	6022      	str	r2, [r4, #0]
 8014e2e:	2210      	movs	r2, #16
 8014e30:	e7b7      	b.n	8014da2 <_printf_i+0xd2>
 8014e32:	064d      	lsls	r5, r1, #25
 8014e34:	bf48      	it	mi
 8014e36:	b29b      	uxthmi	r3, r3
 8014e38:	e7ef      	b.n	8014e1a <_printf_i+0x14a>
 8014e3a:	4665      	mov	r5, ip
 8014e3c:	fbb3 f1f2 	udiv	r1, r3, r2
 8014e40:	fb02 3311 	mls	r3, r2, r1, r3
 8014e44:	5cc3      	ldrb	r3, [r0, r3]
 8014e46:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8014e4a:	460b      	mov	r3, r1
 8014e4c:	2900      	cmp	r1, #0
 8014e4e:	d1f5      	bne.n	8014e3c <_printf_i+0x16c>
 8014e50:	e7b9      	b.n	8014dc6 <_printf_i+0xf6>
 8014e52:	6813      	ldr	r3, [r2, #0]
 8014e54:	6825      	ldr	r5, [r4, #0]
 8014e56:	6961      	ldr	r1, [r4, #20]
 8014e58:	1d18      	adds	r0, r3, #4
 8014e5a:	6010      	str	r0, [r2, #0]
 8014e5c:	0628      	lsls	r0, r5, #24
 8014e5e:	681b      	ldr	r3, [r3, #0]
 8014e60:	d501      	bpl.n	8014e66 <_printf_i+0x196>
 8014e62:	6019      	str	r1, [r3, #0]
 8014e64:	e002      	b.n	8014e6c <_printf_i+0x19c>
 8014e66:	066a      	lsls	r2, r5, #25
 8014e68:	d5fb      	bpl.n	8014e62 <_printf_i+0x192>
 8014e6a:	8019      	strh	r1, [r3, #0]
 8014e6c:	2300      	movs	r3, #0
 8014e6e:	6123      	str	r3, [r4, #16]
 8014e70:	4665      	mov	r5, ip
 8014e72:	e7b9      	b.n	8014de8 <_printf_i+0x118>
 8014e74:	6813      	ldr	r3, [r2, #0]
 8014e76:	1d19      	adds	r1, r3, #4
 8014e78:	6011      	str	r1, [r2, #0]
 8014e7a:	681d      	ldr	r5, [r3, #0]
 8014e7c:	6862      	ldr	r2, [r4, #4]
 8014e7e:	2100      	movs	r1, #0
 8014e80:	4628      	mov	r0, r5
 8014e82:	f7eb f9b5 	bl	80001f0 <memchr>
 8014e86:	b108      	cbz	r0, 8014e8c <_printf_i+0x1bc>
 8014e88:	1b40      	subs	r0, r0, r5
 8014e8a:	6060      	str	r0, [r4, #4]
 8014e8c:	6863      	ldr	r3, [r4, #4]
 8014e8e:	6123      	str	r3, [r4, #16]
 8014e90:	2300      	movs	r3, #0
 8014e92:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014e96:	e7a7      	b.n	8014de8 <_printf_i+0x118>
 8014e98:	6923      	ldr	r3, [r4, #16]
 8014e9a:	462a      	mov	r2, r5
 8014e9c:	4639      	mov	r1, r7
 8014e9e:	4630      	mov	r0, r6
 8014ea0:	47c0      	blx	r8
 8014ea2:	3001      	adds	r0, #1
 8014ea4:	d0aa      	beq.n	8014dfc <_printf_i+0x12c>
 8014ea6:	6823      	ldr	r3, [r4, #0]
 8014ea8:	079b      	lsls	r3, r3, #30
 8014eaa:	d413      	bmi.n	8014ed4 <_printf_i+0x204>
 8014eac:	68e0      	ldr	r0, [r4, #12]
 8014eae:	9b03      	ldr	r3, [sp, #12]
 8014eb0:	4298      	cmp	r0, r3
 8014eb2:	bfb8      	it	lt
 8014eb4:	4618      	movlt	r0, r3
 8014eb6:	e7a3      	b.n	8014e00 <_printf_i+0x130>
 8014eb8:	2301      	movs	r3, #1
 8014eba:	464a      	mov	r2, r9
 8014ebc:	4639      	mov	r1, r7
 8014ebe:	4630      	mov	r0, r6
 8014ec0:	47c0      	blx	r8
 8014ec2:	3001      	adds	r0, #1
 8014ec4:	d09a      	beq.n	8014dfc <_printf_i+0x12c>
 8014ec6:	3501      	adds	r5, #1
 8014ec8:	68e3      	ldr	r3, [r4, #12]
 8014eca:	9a03      	ldr	r2, [sp, #12]
 8014ecc:	1a9b      	subs	r3, r3, r2
 8014ece:	42ab      	cmp	r3, r5
 8014ed0:	dcf2      	bgt.n	8014eb8 <_printf_i+0x1e8>
 8014ed2:	e7eb      	b.n	8014eac <_printf_i+0x1dc>
 8014ed4:	2500      	movs	r5, #0
 8014ed6:	f104 0919 	add.w	r9, r4, #25
 8014eda:	e7f5      	b.n	8014ec8 <_printf_i+0x1f8>
 8014edc:	2b00      	cmp	r3, #0
 8014ede:	d1ac      	bne.n	8014e3a <_printf_i+0x16a>
 8014ee0:	7803      	ldrb	r3, [r0, #0]
 8014ee2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014ee6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014eea:	e76c      	b.n	8014dc6 <_printf_i+0xf6>
 8014eec:	080177e1 	.word	0x080177e1
 8014ef0:	080177f2 	.word	0x080177f2

08014ef4 <__sread>:
 8014ef4:	b510      	push	{r4, lr}
 8014ef6:	460c      	mov	r4, r1
 8014ef8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014efc:	f000 fa46 	bl	801538c <_read_r>
 8014f00:	2800      	cmp	r0, #0
 8014f02:	bfab      	itete	ge
 8014f04:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8014f06:	89a3      	ldrhlt	r3, [r4, #12]
 8014f08:	181b      	addge	r3, r3, r0
 8014f0a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8014f0e:	bfac      	ite	ge
 8014f10:	6563      	strge	r3, [r4, #84]	; 0x54
 8014f12:	81a3      	strhlt	r3, [r4, #12]
 8014f14:	bd10      	pop	{r4, pc}

08014f16 <__swrite>:
 8014f16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014f1a:	461f      	mov	r7, r3
 8014f1c:	898b      	ldrh	r3, [r1, #12]
 8014f1e:	05db      	lsls	r3, r3, #23
 8014f20:	4605      	mov	r5, r0
 8014f22:	460c      	mov	r4, r1
 8014f24:	4616      	mov	r6, r2
 8014f26:	d505      	bpl.n	8014f34 <__swrite+0x1e>
 8014f28:	2302      	movs	r3, #2
 8014f2a:	2200      	movs	r2, #0
 8014f2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014f30:	f000 f9b6 	bl	80152a0 <_lseek_r>
 8014f34:	89a3      	ldrh	r3, [r4, #12]
 8014f36:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014f3a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8014f3e:	81a3      	strh	r3, [r4, #12]
 8014f40:	4632      	mov	r2, r6
 8014f42:	463b      	mov	r3, r7
 8014f44:	4628      	mov	r0, r5
 8014f46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014f4a:	f000 b869 	b.w	8015020 <_write_r>

08014f4e <__sseek>:
 8014f4e:	b510      	push	{r4, lr}
 8014f50:	460c      	mov	r4, r1
 8014f52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014f56:	f000 f9a3 	bl	80152a0 <_lseek_r>
 8014f5a:	1c43      	adds	r3, r0, #1
 8014f5c:	89a3      	ldrh	r3, [r4, #12]
 8014f5e:	bf15      	itete	ne
 8014f60:	6560      	strne	r0, [r4, #84]	; 0x54
 8014f62:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8014f66:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8014f6a:	81a3      	strheq	r3, [r4, #12]
 8014f6c:	bf18      	it	ne
 8014f6e:	81a3      	strhne	r3, [r4, #12]
 8014f70:	bd10      	pop	{r4, pc}

08014f72 <__sclose>:
 8014f72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014f76:	f000 b8d3 	b.w	8015120 <_close_r>
	...

08014f7c <__swbuf_r>:
 8014f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014f7e:	460e      	mov	r6, r1
 8014f80:	4614      	mov	r4, r2
 8014f82:	4605      	mov	r5, r0
 8014f84:	b118      	cbz	r0, 8014f8e <__swbuf_r+0x12>
 8014f86:	6983      	ldr	r3, [r0, #24]
 8014f88:	b90b      	cbnz	r3, 8014f8e <__swbuf_r+0x12>
 8014f8a:	f7ff fc5f 	bl	801484c <__sinit>
 8014f8e:	4b21      	ldr	r3, [pc, #132]	; (8015014 <__swbuf_r+0x98>)
 8014f90:	429c      	cmp	r4, r3
 8014f92:	d12a      	bne.n	8014fea <__swbuf_r+0x6e>
 8014f94:	686c      	ldr	r4, [r5, #4]
 8014f96:	69a3      	ldr	r3, [r4, #24]
 8014f98:	60a3      	str	r3, [r4, #8]
 8014f9a:	89a3      	ldrh	r3, [r4, #12]
 8014f9c:	071a      	lsls	r2, r3, #28
 8014f9e:	d52e      	bpl.n	8014ffe <__swbuf_r+0x82>
 8014fa0:	6923      	ldr	r3, [r4, #16]
 8014fa2:	b363      	cbz	r3, 8014ffe <__swbuf_r+0x82>
 8014fa4:	6923      	ldr	r3, [r4, #16]
 8014fa6:	6820      	ldr	r0, [r4, #0]
 8014fa8:	1ac0      	subs	r0, r0, r3
 8014faa:	6963      	ldr	r3, [r4, #20]
 8014fac:	b2f6      	uxtb	r6, r6
 8014fae:	4283      	cmp	r3, r0
 8014fb0:	4637      	mov	r7, r6
 8014fb2:	dc04      	bgt.n	8014fbe <__swbuf_r+0x42>
 8014fb4:	4621      	mov	r1, r4
 8014fb6:	4628      	mov	r0, r5
 8014fb8:	f000 f948 	bl	801524c <_fflush_r>
 8014fbc:	bb28      	cbnz	r0, 801500a <__swbuf_r+0x8e>
 8014fbe:	68a3      	ldr	r3, [r4, #8]
 8014fc0:	3b01      	subs	r3, #1
 8014fc2:	60a3      	str	r3, [r4, #8]
 8014fc4:	6823      	ldr	r3, [r4, #0]
 8014fc6:	1c5a      	adds	r2, r3, #1
 8014fc8:	6022      	str	r2, [r4, #0]
 8014fca:	701e      	strb	r6, [r3, #0]
 8014fcc:	6963      	ldr	r3, [r4, #20]
 8014fce:	3001      	adds	r0, #1
 8014fd0:	4283      	cmp	r3, r0
 8014fd2:	d004      	beq.n	8014fde <__swbuf_r+0x62>
 8014fd4:	89a3      	ldrh	r3, [r4, #12]
 8014fd6:	07db      	lsls	r3, r3, #31
 8014fd8:	d519      	bpl.n	801500e <__swbuf_r+0x92>
 8014fda:	2e0a      	cmp	r6, #10
 8014fdc:	d117      	bne.n	801500e <__swbuf_r+0x92>
 8014fde:	4621      	mov	r1, r4
 8014fe0:	4628      	mov	r0, r5
 8014fe2:	f000 f933 	bl	801524c <_fflush_r>
 8014fe6:	b190      	cbz	r0, 801500e <__swbuf_r+0x92>
 8014fe8:	e00f      	b.n	801500a <__swbuf_r+0x8e>
 8014fea:	4b0b      	ldr	r3, [pc, #44]	; (8015018 <__swbuf_r+0x9c>)
 8014fec:	429c      	cmp	r4, r3
 8014fee:	d101      	bne.n	8014ff4 <__swbuf_r+0x78>
 8014ff0:	68ac      	ldr	r4, [r5, #8]
 8014ff2:	e7d0      	b.n	8014f96 <__swbuf_r+0x1a>
 8014ff4:	4b09      	ldr	r3, [pc, #36]	; (801501c <__swbuf_r+0xa0>)
 8014ff6:	429c      	cmp	r4, r3
 8014ff8:	bf08      	it	eq
 8014ffa:	68ec      	ldreq	r4, [r5, #12]
 8014ffc:	e7cb      	b.n	8014f96 <__swbuf_r+0x1a>
 8014ffe:	4621      	mov	r1, r4
 8015000:	4628      	mov	r0, r5
 8015002:	f000 f81f 	bl	8015044 <__swsetup_r>
 8015006:	2800      	cmp	r0, #0
 8015008:	d0cc      	beq.n	8014fa4 <__swbuf_r+0x28>
 801500a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801500e:	4638      	mov	r0, r7
 8015010:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015012:	bf00      	nop
 8015014:	08017790 	.word	0x08017790
 8015018:	080177b0 	.word	0x080177b0
 801501c:	08017770 	.word	0x08017770

08015020 <_write_r>:
 8015020:	b538      	push	{r3, r4, r5, lr}
 8015022:	4c07      	ldr	r4, [pc, #28]	; (8015040 <_write_r+0x20>)
 8015024:	4605      	mov	r5, r0
 8015026:	4608      	mov	r0, r1
 8015028:	4611      	mov	r1, r2
 801502a:	2200      	movs	r2, #0
 801502c:	6022      	str	r2, [r4, #0]
 801502e:	461a      	mov	r2, r3
 8015030:	f7fe f9e7 	bl	8013402 <_write>
 8015034:	1c43      	adds	r3, r0, #1
 8015036:	d102      	bne.n	801503e <_write_r+0x1e>
 8015038:	6823      	ldr	r3, [r4, #0]
 801503a:	b103      	cbz	r3, 801503e <_write_r+0x1e>
 801503c:	602b      	str	r3, [r5, #0]
 801503e:	bd38      	pop	{r3, r4, r5, pc}
 8015040:	200084f4 	.word	0x200084f4

08015044 <__swsetup_r>:
 8015044:	4b32      	ldr	r3, [pc, #200]	; (8015110 <__swsetup_r+0xcc>)
 8015046:	b570      	push	{r4, r5, r6, lr}
 8015048:	681d      	ldr	r5, [r3, #0]
 801504a:	4606      	mov	r6, r0
 801504c:	460c      	mov	r4, r1
 801504e:	b125      	cbz	r5, 801505a <__swsetup_r+0x16>
 8015050:	69ab      	ldr	r3, [r5, #24]
 8015052:	b913      	cbnz	r3, 801505a <__swsetup_r+0x16>
 8015054:	4628      	mov	r0, r5
 8015056:	f7ff fbf9 	bl	801484c <__sinit>
 801505a:	4b2e      	ldr	r3, [pc, #184]	; (8015114 <__swsetup_r+0xd0>)
 801505c:	429c      	cmp	r4, r3
 801505e:	d10f      	bne.n	8015080 <__swsetup_r+0x3c>
 8015060:	686c      	ldr	r4, [r5, #4]
 8015062:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015066:	b29a      	uxth	r2, r3
 8015068:	0715      	lsls	r5, r2, #28
 801506a:	d42c      	bmi.n	80150c6 <__swsetup_r+0x82>
 801506c:	06d0      	lsls	r0, r2, #27
 801506e:	d411      	bmi.n	8015094 <__swsetup_r+0x50>
 8015070:	2209      	movs	r2, #9
 8015072:	6032      	str	r2, [r6, #0]
 8015074:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015078:	81a3      	strh	r3, [r4, #12]
 801507a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801507e:	e03e      	b.n	80150fe <__swsetup_r+0xba>
 8015080:	4b25      	ldr	r3, [pc, #148]	; (8015118 <__swsetup_r+0xd4>)
 8015082:	429c      	cmp	r4, r3
 8015084:	d101      	bne.n	801508a <__swsetup_r+0x46>
 8015086:	68ac      	ldr	r4, [r5, #8]
 8015088:	e7eb      	b.n	8015062 <__swsetup_r+0x1e>
 801508a:	4b24      	ldr	r3, [pc, #144]	; (801511c <__swsetup_r+0xd8>)
 801508c:	429c      	cmp	r4, r3
 801508e:	bf08      	it	eq
 8015090:	68ec      	ldreq	r4, [r5, #12]
 8015092:	e7e6      	b.n	8015062 <__swsetup_r+0x1e>
 8015094:	0751      	lsls	r1, r2, #29
 8015096:	d512      	bpl.n	80150be <__swsetup_r+0x7a>
 8015098:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801509a:	b141      	cbz	r1, 80150ae <__swsetup_r+0x6a>
 801509c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80150a0:	4299      	cmp	r1, r3
 80150a2:	d002      	beq.n	80150aa <__swsetup_r+0x66>
 80150a4:	4630      	mov	r0, r6
 80150a6:	f7ff fa8d 	bl	80145c4 <_free_r>
 80150aa:	2300      	movs	r3, #0
 80150ac:	6363      	str	r3, [r4, #52]	; 0x34
 80150ae:	89a3      	ldrh	r3, [r4, #12]
 80150b0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80150b4:	81a3      	strh	r3, [r4, #12]
 80150b6:	2300      	movs	r3, #0
 80150b8:	6063      	str	r3, [r4, #4]
 80150ba:	6923      	ldr	r3, [r4, #16]
 80150bc:	6023      	str	r3, [r4, #0]
 80150be:	89a3      	ldrh	r3, [r4, #12]
 80150c0:	f043 0308 	orr.w	r3, r3, #8
 80150c4:	81a3      	strh	r3, [r4, #12]
 80150c6:	6923      	ldr	r3, [r4, #16]
 80150c8:	b94b      	cbnz	r3, 80150de <__swsetup_r+0x9a>
 80150ca:	89a3      	ldrh	r3, [r4, #12]
 80150cc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80150d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80150d4:	d003      	beq.n	80150de <__swsetup_r+0x9a>
 80150d6:	4621      	mov	r1, r4
 80150d8:	4630      	mov	r0, r6
 80150da:	f000 f917 	bl	801530c <__smakebuf_r>
 80150de:	89a2      	ldrh	r2, [r4, #12]
 80150e0:	f012 0301 	ands.w	r3, r2, #1
 80150e4:	d00c      	beq.n	8015100 <__swsetup_r+0xbc>
 80150e6:	2300      	movs	r3, #0
 80150e8:	60a3      	str	r3, [r4, #8]
 80150ea:	6963      	ldr	r3, [r4, #20]
 80150ec:	425b      	negs	r3, r3
 80150ee:	61a3      	str	r3, [r4, #24]
 80150f0:	6923      	ldr	r3, [r4, #16]
 80150f2:	b953      	cbnz	r3, 801510a <__swsetup_r+0xc6>
 80150f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80150f8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80150fc:	d1ba      	bne.n	8015074 <__swsetup_r+0x30>
 80150fe:	bd70      	pop	{r4, r5, r6, pc}
 8015100:	0792      	lsls	r2, r2, #30
 8015102:	bf58      	it	pl
 8015104:	6963      	ldrpl	r3, [r4, #20]
 8015106:	60a3      	str	r3, [r4, #8]
 8015108:	e7f2      	b.n	80150f0 <__swsetup_r+0xac>
 801510a:	2000      	movs	r0, #0
 801510c:	e7f7      	b.n	80150fe <__swsetup_r+0xba>
 801510e:	bf00      	nop
 8015110:	20000188 	.word	0x20000188
 8015114:	08017790 	.word	0x08017790
 8015118:	080177b0 	.word	0x080177b0
 801511c:	08017770 	.word	0x08017770

08015120 <_close_r>:
 8015120:	b538      	push	{r3, r4, r5, lr}
 8015122:	4c06      	ldr	r4, [pc, #24]	; (801513c <_close_r+0x1c>)
 8015124:	2300      	movs	r3, #0
 8015126:	4605      	mov	r5, r0
 8015128:	4608      	mov	r0, r1
 801512a:	6023      	str	r3, [r4, #0]
 801512c:	f7fe f985 	bl	801343a <_close>
 8015130:	1c43      	adds	r3, r0, #1
 8015132:	d102      	bne.n	801513a <_close_r+0x1a>
 8015134:	6823      	ldr	r3, [r4, #0]
 8015136:	b103      	cbz	r3, 801513a <_close_r+0x1a>
 8015138:	602b      	str	r3, [r5, #0]
 801513a:	bd38      	pop	{r3, r4, r5, pc}
 801513c:	200084f4 	.word	0x200084f4

08015140 <__sflush_r>:
 8015140:	898a      	ldrh	r2, [r1, #12]
 8015142:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015146:	4605      	mov	r5, r0
 8015148:	0710      	lsls	r0, r2, #28
 801514a:	460c      	mov	r4, r1
 801514c:	d458      	bmi.n	8015200 <__sflush_r+0xc0>
 801514e:	684b      	ldr	r3, [r1, #4]
 8015150:	2b00      	cmp	r3, #0
 8015152:	dc05      	bgt.n	8015160 <__sflush_r+0x20>
 8015154:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8015156:	2b00      	cmp	r3, #0
 8015158:	dc02      	bgt.n	8015160 <__sflush_r+0x20>
 801515a:	2000      	movs	r0, #0
 801515c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015160:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015162:	2e00      	cmp	r6, #0
 8015164:	d0f9      	beq.n	801515a <__sflush_r+0x1a>
 8015166:	2300      	movs	r3, #0
 8015168:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801516c:	682f      	ldr	r7, [r5, #0]
 801516e:	6a21      	ldr	r1, [r4, #32]
 8015170:	602b      	str	r3, [r5, #0]
 8015172:	d032      	beq.n	80151da <__sflush_r+0x9a>
 8015174:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8015176:	89a3      	ldrh	r3, [r4, #12]
 8015178:	075a      	lsls	r2, r3, #29
 801517a:	d505      	bpl.n	8015188 <__sflush_r+0x48>
 801517c:	6863      	ldr	r3, [r4, #4]
 801517e:	1ac0      	subs	r0, r0, r3
 8015180:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8015182:	b10b      	cbz	r3, 8015188 <__sflush_r+0x48>
 8015184:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8015186:	1ac0      	subs	r0, r0, r3
 8015188:	2300      	movs	r3, #0
 801518a:	4602      	mov	r2, r0
 801518c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801518e:	6a21      	ldr	r1, [r4, #32]
 8015190:	4628      	mov	r0, r5
 8015192:	47b0      	blx	r6
 8015194:	1c43      	adds	r3, r0, #1
 8015196:	89a3      	ldrh	r3, [r4, #12]
 8015198:	d106      	bne.n	80151a8 <__sflush_r+0x68>
 801519a:	6829      	ldr	r1, [r5, #0]
 801519c:	291d      	cmp	r1, #29
 801519e:	d848      	bhi.n	8015232 <__sflush_r+0xf2>
 80151a0:	4a29      	ldr	r2, [pc, #164]	; (8015248 <__sflush_r+0x108>)
 80151a2:	40ca      	lsrs	r2, r1
 80151a4:	07d6      	lsls	r6, r2, #31
 80151a6:	d544      	bpl.n	8015232 <__sflush_r+0xf2>
 80151a8:	2200      	movs	r2, #0
 80151aa:	6062      	str	r2, [r4, #4]
 80151ac:	04d9      	lsls	r1, r3, #19
 80151ae:	6922      	ldr	r2, [r4, #16]
 80151b0:	6022      	str	r2, [r4, #0]
 80151b2:	d504      	bpl.n	80151be <__sflush_r+0x7e>
 80151b4:	1c42      	adds	r2, r0, #1
 80151b6:	d101      	bne.n	80151bc <__sflush_r+0x7c>
 80151b8:	682b      	ldr	r3, [r5, #0]
 80151ba:	b903      	cbnz	r3, 80151be <__sflush_r+0x7e>
 80151bc:	6560      	str	r0, [r4, #84]	; 0x54
 80151be:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80151c0:	602f      	str	r7, [r5, #0]
 80151c2:	2900      	cmp	r1, #0
 80151c4:	d0c9      	beq.n	801515a <__sflush_r+0x1a>
 80151c6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80151ca:	4299      	cmp	r1, r3
 80151cc:	d002      	beq.n	80151d4 <__sflush_r+0x94>
 80151ce:	4628      	mov	r0, r5
 80151d0:	f7ff f9f8 	bl	80145c4 <_free_r>
 80151d4:	2000      	movs	r0, #0
 80151d6:	6360      	str	r0, [r4, #52]	; 0x34
 80151d8:	e7c0      	b.n	801515c <__sflush_r+0x1c>
 80151da:	2301      	movs	r3, #1
 80151dc:	4628      	mov	r0, r5
 80151de:	47b0      	blx	r6
 80151e0:	1c41      	adds	r1, r0, #1
 80151e2:	d1c8      	bne.n	8015176 <__sflush_r+0x36>
 80151e4:	682b      	ldr	r3, [r5, #0]
 80151e6:	2b00      	cmp	r3, #0
 80151e8:	d0c5      	beq.n	8015176 <__sflush_r+0x36>
 80151ea:	2b1d      	cmp	r3, #29
 80151ec:	d001      	beq.n	80151f2 <__sflush_r+0xb2>
 80151ee:	2b16      	cmp	r3, #22
 80151f0:	d101      	bne.n	80151f6 <__sflush_r+0xb6>
 80151f2:	602f      	str	r7, [r5, #0]
 80151f4:	e7b1      	b.n	801515a <__sflush_r+0x1a>
 80151f6:	89a3      	ldrh	r3, [r4, #12]
 80151f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80151fc:	81a3      	strh	r3, [r4, #12]
 80151fe:	e7ad      	b.n	801515c <__sflush_r+0x1c>
 8015200:	690f      	ldr	r7, [r1, #16]
 8015202:	2f00      	cmp	r7, #0
 8015204:	d0a9      	beq.n	801515a <__sflush_r+0x1a>
 8015206:	0793      	lsls	r3, r2, #30
 8015208:	680e      	ldr	r6, [r1, #0]
 801520a:	bf08      	it	eq
 801520c:	694b      	ldreq	r3, [r1, #20]
 801520e:	600f      	str	r7, [r1, #0]
 8015210:	bf18      	it	ne
 8015212:	2300      	movne	r3, #0
 8015214:	eba6 0807 	sub.w	r8, r6, r7
 8015218:	608b      	str	r3, [r1, #8]
 801521a:	f1b8 0f00 	cmp.w	r8, #0
 801521e:	dd9c      	ble.n	801515a <__sflush_r+0x1a>
 8015220:	4643      	mov	r3, r8
 8015222:	463a      	mov	r2, r7
 8015224:	6a21      	ldr	r1, [r4, #32]
 8015226:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8015228:	4628      	mov	r0, r5
 801522a:	47b0      	blx	r6
 801522c:	2800      	cmp	r0, #0
 801522e:	dc06      	bgt.n	801523e <__sflush_r+0xfe>
 8015230:	89a3      	ldrh	r3, [r4, #12]
 8015232:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015236:	81a3      	strh	r3, [r4, #12]
 8015238:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801523c:	e78e      	b.n	801515c <__sflush_r+0x1c>
 801523e:	4407      	add	r7, r0
 8015240:	eba8 0800 	sub.w	r8, r8, r0
 8015244:	e7e9      	b.n	801521a <__sflush_r+0xda>
 8015246:	bf00      	nop
 8015248:	20400001 	.word	0x20400001

0801524c <_fflush_r>:
 801524c:	b538      	push	{r3, r4, r5, lr}
 801524e:	690b      	ldr	r3, [r1, #16]
 8015250:	4605      	mov	r5, r0
 8015252:	460c      	mov	r4, r1
 8015254:	b1db      	cbz	r3, 801528e <_fflush_r+0x42>
 8015256:	b118      	cbz	r0, 8015260 <_fflush_r+0x14>
 8015258:	6983      	ldr	r3, [r0, #24]
 801525a:	b90b      	cbnz	r3, 8015260 <_fflush_r+0x14>
 801525c:	f7ff faf6 	bl	801484c <__sinit>
 8015260:	4b0c      	ldr	r3, [pc, #48]	; (8015294 <_fflush_r+0x48>)
 8015262:	429c      	cmp	r4, r3
 8015264:	d109      	bne.n	801527a <_fflush_r+0x2e>
 8015266:	686c      	ldr	r4, [r5, #4]
 8015268:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801526c:	b17b      	cbz	r3, 801528e <_fflush_r+0x42>
 801526e:	4621      	mov	r1, r4
 8015270:	4628      	mov	r0, r5
 8015272:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015276:	f7ff bf63 	b.w	8015140 <__sflush_r>
 801527a:	4b07      	ldr	r3, [pc, #28]	; (8015298 <_fflush_r+0x4c>)
 801527c:	429c      	cmp	r4, r3
 801527e:	d101      	bne.n	8015284 <_fflush_r+0x38>
 8015280:	68ac      	ldr	r4, [r5, #8]
 8015282:	e7f1      	b.n	8015268 <_fflush_r+0x1c>
 8015284:	4b05      	ldr	r3, [pc, #20]	; (801529c <_fflush_r+0x50>)
 8015286:	429c      	cmp	r4, r3
 8015288:	bf08      	it	eq
 801528a:	68ec      	ldreq	r4, [r5, #12]
 801528c:	e7ec      	b.n	8015268 <_fflush_r+0x1c>
 801528e:	2000      	movs	r0, #0
 8015290:	bd38      	pop	{r3, r4, r5, pc}
 8015292:	bf00      	nop
 8015294:	08017790 	.word	0x08017790
 8015298:	080177b0 	.word	0x080177b0
 801529c:	08017770 	.word	0x08017770

080152a0 <_lseek_r>:
 80152a0:	b538      	push	{r3, r4, r5, lr}
 80152a2:	4c07      	ldr	r4, [pc, #28]	; (80152c0 <_lseek_r+0x20>)
 80152a4:	4605      	mov	r5, r0
 80152a6:	4608      	mov	r0, r1
 80152a8:	4611      	mov	r1, r2
 80152aa:	2200      	movs	r2, #0
 80152ac:	6022      	str	r2, [r4, #0]
 80152ae:	461a      	mov	r2, r3
 80152b0:	f7fe f8ea 	bl	8013488 <_lseek>
 80152b4:	1c43      	adds	r3, r0, #1
 80152b6:	d102      	bne.n	80152be <_lseek_r+0x1e>
 80152b8:	6823      	ldr	r3, [r4, #0]
 80152ba:	b103      	cbz	r3, 80152be <_lseek_r+0x1e>
 80152bc:	602b      	str	r3, [r5, #0]
 80152be:	bd38      	pop	{r3, r4, r5, pc}
 80152c0:	200084f4 	.word	0x200084f4

080152c4 <__swhatbuf_r>:
 80152c4:	b570      	push	{r4, r5, r6, lr}
 80152c6:	460e      	mov	r6, r1
 80152c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80152cc:	2900      	cmp	r1, #0
 80152ce:	b096      	sub	sp, #88	; 0x58
 80152d0:	4614      	mov	r4, r2
 80152d2:	461d      	mov	r5, r3
 80152d4:	da07      	bge.n	80152e6 <__swhatbuf_r+0x22>
 80152d6:	2300      	movs	r3, #0
 80152d8:	602b      	str	r3, [r5, #0]
 80152da:	89b3      	ldrh	r3, [r6, #12]
 80152dc:	061a      	lsls	r2, r3, #24
 80152de:	d410      	bmi.n	8015302 <__swhatbuf_r+0x3e>
 80152e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80152e4:	e00e      	b.n	8015304 <__swhatbuf_r+0x40>
 80152e6:	466a      	mov	r2, sp
 80152e8:	f000 f862 	bl	80153b0 <_fstat_r>
 80152ec:	2800      	cmp	r0, #0
 80152ee:	dbf2      	blt.n	80152d6 <__swhatbuf_r+0x12>
 80152f0:	9a01      	ldr	r2, [sp, #4]
 80152f2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80152f6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80152fa:	425a      	negs	r2, r3
 80152fc:	415a      	adcs	r2, r3
 80152fe:	602a      	str	r2, [r5, #0]
 8015300:	e7ee      	b.n	80152e0 <__swhatbuf_r+0x1c>
 8015302:	2340      	movs	r3, #64	; 0x40
 8015304:	2000      	movs	r0, #0
 8015306:	6023      	str	r3, [r4, #0]
 8015308:	b016      	add	sp, #88	; 0x58
 801530a:	bd70      	pop	{r4, r5, r6, pc}

0801530c <__smakebuf_r>:
 801530c:	898b      	ldrh	r3, [r1, #12]
 801530e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8015310:	079d      	lsls	r5, r3, #30
 8015312:	4606      	mov	r6, r0
 8015314:	460c      	mov	r4, r1
 8015316:	d507      	bpl.n	8015328 <__smakebuf_r+0x1c>
 8015318:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801531c:	6023      	str	r3, [r4, #0]
 801531e:	6123      	str	r3, [r4, #16]
 8015320:	2301      	movs	r3, #1
 8015322:	6163      	str	r3, [r4, #20]
 8015324:	b002      	add	sp, #8
 8015326:	bd70      	pop	{r4, r5, r6, pc}
 8015328:	ab01      	add	r3, sp, #4
 801532a:	466a      	mov	r2, sp
 801532c:	f7ff ffca 	bl	80152c4 <__swhatbuf_r>
 8015330:	9900      	ldr	r1, [sp, #0]
 8015332:	4605      	mov	r5, r0
 8015334:	4630      	mov	r0, r6
 8015336:	f7ff f993 	bl	8014660 <_malloc_r>
 801533a:	b948      	cbnz	r0, 8015350 <__smakebuf_r+0x44>
 801533c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015340:	059a      	lsls	r2, r3, #22
 8015342:	d4ef      	bmi.n	8015324 <__smakebuf_r+0x18>
 8015344:	f023 0303 	bic.w	r3, r3, #3
 8015348:	f043 0302 	orr.w	r3, r3, #2
 801534c:	81a3      	strh	r3, [r4, #12]
 801534e:	e7e3      	b.n	8015318 <__smakebuf_r+0xc>
 8015350:	4b0d      	ldr	r3, [pc, #52]	; (8015388 <__smakebuf_r+0x7c>)
 8015352:	62b3      	str	r3, [r6, #40]	; 0x28
 8015354:	89a3      	ldrh	r3, [r4, #12]
 8015356:	6020      	str	r0, [r4, #0]
 8015358:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801535c:	81a3      	strh	r3, [r4, #12]
 801535e:	9b00      	ldr	r3, [sp, #0]
 8015360:	6163      	str	r3, [r4, #20]
 8015362:	9b01      	ldr	r3, [sp, #4]
 8015364:	6120      	str	r0, [r4, #16]
 8015366:	b15b      	cbz	r3, 8015380 <__smakebuf_r+0x74>
 8015368:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801536c:	4630      	mov	r0, r6
 801536e:	f000 f831 	bl	80153d4 <_isatty_r>
 8015372:	b128      	cbz	r0, 8015380 <__smakebuf_r+0x74>
 8015374:	89a3      	ldrh	r3, [r4, #12]
 8015376:	f023 0303 	bic.w	r3, r3, #3
 801537a:	f043 0301 	orr.w	r3, r3, #1
 801537e:	81a3      	strh	r3, [r4, #12]
 8015380:	89a3      	ldrh	r3, [r4, #12]
 8015382:	431d      	orrs	r5, r3
 8015384:	81a5      	strh	r5, [r4, #12]
 8015386:	e7cd      	b.n	8015324 <__smakebuf_r+0x18>
 8015388:	08014815 	.word	0x08014815

0801538c <_read_r>:
 801538c:	b538      	push	{r3, r4, r5, lr}
 801538e:	4c07      	ldr	r4, [pc, #28]	; (80153ac <_read_r+0x20>)
 8015390:	4605      	mov	r5, r0
 8015392:	4608      	mov	r0, r1
 8015394:	4611      	mov	r1, r2
 8015396:	2200      	movs	r2, #0
 8015398:	6022      	str	r2, [r4, #0]
 801539a:	461a      	mov	r2, r3
 801539c:	f7fe f814 	bl	80133c8 <_read>
 80153a0:	1c43      	adds	r3, r0, #1
 80153a2:	d102      	bne.n	80153aa <_read_r+0x1e>
 80153a4:	6823      	ldr	r3, [r4, #0]
 80153a6:	b103      	cbz	r3, 80153aa <_read_r+0x1e>
 80153a8:	602b      	str	r3, [r5, #0]
 80153aa:	bd38      	pop	{r3, r4, r5, pc}
 80153ac:	200084f4 	.word	0x200084f4

080153b0 <_fstat_r>:
 80153b0:	b538      	push	{r3, r4, r5, lr}
 80153b2:	4c07      	ldr	r4, [pc, #28]	; (80153d0 <_fstat_r+0x20>)
 80153b4:	2300      	movs	r3, #0
 80153b6:	4605      	mov	r5, r0
 80153b8:	4608      	mov	r0, r1
 80153ba:	4611      	mov	r1, r2
 80153bc:	6023      	str	r3, [r4, #0]
 80153be:	f7fe f848 	bl	8013452 <_fstat>
 80153c2:	1c43      	adds	r3, r0, #1
 80153c4:	d102      	bne.n	80153cc <_fstat_r+0x1c>
 80153c6:	6823      	ldr	r3, [r4, #0]
 80153c8:	b103      	cbz	r3, 80153cc <_fstat_r+0x1c>
 80153ca:	602b      	str	r3, [r5, #0]
 80153cc:	bd38      	pop	{r3, r4, r5, pc}
 80153ce:	bf00      	nop
 80153d0:	200084f4 	.word	0x200084f4

080153d4 <_isatty_r>:
 80153d4:	b538      	push	{r3, r4, r5, lr}
 80153d6:	4c06      	ldr	r4, [pc, #24]	; (80153f0 <_isatty_r+0x1c>)
 80153d8:	2300      	movs	r3, #0
 80153da:	4605      	mov	r5, r0
 80153dc:	4608      	mov	r0, r1
 80153de:	6023      	str	r3, [r4, #0]
 80153e0:	f7fe f847 	bl	8013472 <_isatty>
 80153e4:	1c43      	adds	r3, r0, #1
 80153e6:	d102      	bne.n	80153ee <_isatty_r+0x1a>
 80153e8:	6823      	ldr	r3, [r4, #0]
 80153ea:	b103      	cbz	r3, 80153ee <_isatty_r+0x1a>
 80153ec:	602b      	str	r3, [r5, #0]
 80153ee:	bd38      	pop	{r3, r4, r5, pc}
 80153f0:	200084f4 	.word	0x200084f4

080153f4 <_init>:
 80153f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80153f6:	bf00      	nop
 80153f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80153fa:	bc08      	pop	{r3}
 80153fc:	469e      	mov	lr, r3
 80153fe:	4770      	bx	lr

08015400 <_fini>:
 8015400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015402:	bf00      	nop
 8015404:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015406:	bc08      	pop	{r3}
 8015408:	469e      	mov	lr, r3
 801540a:	4770      	bx	lr
