Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a5013adfea0b4646ba35a2a06f1c265c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [D:/my_vivado/cpu2/cpu2.srcs/sources_1/imports/sources_1/new/cpu.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'sa' [D:/my_vivado/cpu2/cpu2.srcs/sources_1/imports/sources_1/new/cpu.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'waddr' [D:/my_vivado/cpu2/cpu2.srcs/sources_1/imports/sources_1/new/cpu.v:87]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'b' [D:/my_vivado/cpu2/cpu2.srcs/sources_1/imports/sources_1/new/cpu.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.selector2
Compiling module xil_defaultlib.InstrumentDecoder
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.IOManager
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
