
---------- Begin Simulation Statistics ----------
final_tick                               2479367718500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 140855                       # Simulator instruction rate (inst/s)
host_mem_usage                                4542628                       # Number of bytes of host memory used
host_op_rate                                   256625                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9229.38                       # Real time elapsed on the host
host_tick_rate                              100135895                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000004                       # Number of instructions simulated
sim_ops                                    2368493427                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.924192                       # Number of seconds simulated
sim_ticks                                924191949250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     15158319                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      30307010                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           16                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     17465925                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    233087809                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     64775116                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    124449948                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     59674832                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     249803702                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       9988721                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      8203268                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       506903488                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      316885050                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     17465932                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         65048693                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     21132462                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts    757756610                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    438832218                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1726472092                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.254179                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.126049                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0   1597155585     92.51%     92.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     44623476      2.58%     95.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     12749018      0.74%     95.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     27371349      1.59%     97.42% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      7240577      0.42%     97.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      9655872      0.56%     98.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5510976      0.32%     98.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      1032777      0.06%     98.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     21132462      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1726472092                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       388438                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       437417766                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            91658152                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       818557      0.19%      0.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    329029508     74.98%     75.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        13175      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     91658152     20.89%     96.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     17312826      3.95%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    438832218                       # Class of committed instruction
system.switch_cpus_1.commit.refs            108970978                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           438832218                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     7.393536                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               7.393536                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles   1555799467                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1435676873                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       79170561                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       150819941                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     17515336                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     45078587                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         176401898                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses            20785107                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          35294447                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              316667                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         249803702                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       103044715                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles          1716655417                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      2881130                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            983033481                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          143                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      35030672                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.135147                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    114212995                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     74763837                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.531834                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   1848383898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.944682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.427692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0     1574549434     85.19%     85.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       11441542      0.62%     85.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       17970258      0.97%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       13260602      0.72%     87.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       19983666      1.08%     88.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       24594954      1.33%     89.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        6909091      0.37%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       22788367      1.23%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      156885984      8.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   1848383898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.iew.branchMispredicts     24434707                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      115448989                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.545662                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          286852074                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         35294447                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     967882092                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    225464392                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1545516                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     59667461                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1195360475                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    251557627                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     35246919                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1008592108                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      8578189                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    114419758                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     17515336                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    129075812                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked     10988431                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      4070684                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        43674                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        60255                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    133806240                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     42354635                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        60255                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     21495737                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      2938970                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       981538759                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           897708179                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.663567                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       651316937                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.485672                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            905219050                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1299474779                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     741646157                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.135253                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.135253                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      6960843      0.67%      0.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    740255461     70.92%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        22593      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     71.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    257995428     24.72%     96.30% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     38604702      3.70%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1043839027                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          28428938                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.027235                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      11711611     41.20%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     41.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     15944033     56.08%     97.28% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       773294      2.72%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1065307122                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   3982341263                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    897708179                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1951940985                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1195360475                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1043839027                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined    756528257                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     17850373                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined   1039011916                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   1848383898                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.564731                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.479527                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0   1518436254     82.15%     82.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     95125460      5.15%     87.30% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     58175839      3.15%     90.44% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     47000795      2.54%     92.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     42564209      2.30%     95.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     33917284      1.83%     97.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     30124935      1.63%     98.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     13546338      0.73%     99.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      9492784      0.51%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   1848383898                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.564731                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         103044768                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  56                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     21662055                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     22229304                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    225464392                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     59667461                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     568069645                       # number of misc regfile reads
system.switch_cpus_1.numCycles             1848383898                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles    1337056523                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    531324784                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    104050802                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       99612866                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    134289274                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents     10034837                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   3457822620                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1340219984                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1578574489                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       166275702                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     11948609                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     17515336                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    227923466                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     1047249702                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   1857076550                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       238564251                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2901928458                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2516274726                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31213155                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1459566                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     57170828                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1459576                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests     26354937                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops      2075227                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     48923788                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops        2075227                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp           14923522                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3867175                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11281791                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             9328                       # Transaction distribution
system.membus.trans_dist::ReadExReq            225194                       # Transaction distribution
system.membus.trans_dist::ReadExResp           225194                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      14923522                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     45455726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     45455726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               45455726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port   1217017024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   1217017024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1217017024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15158044                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15158044    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15158044                       # Request fanout histogram
system.membus.reqLayer2.occupancy         49901371500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        82573818750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2479367718500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2479367718500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2479367718500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 2479367718500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2479367718500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2479367718500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 2479367718500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          24979706                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10326464                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            3                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21798971                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         5255482                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        5255481                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           977967                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          977967                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      24979706                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     88383973                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              88383982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2060225024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2060225408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6167765                       # Total snoops (count)
system.tol2bus.snoopTraffic                 261959552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         37380920                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.039047                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.193708                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               35921317     96.10%     96.10% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1459593      3.90%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           37380920                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        34818763000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       41564245500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2479367718500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      3388795                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3388796                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      3388795                       # number of overall hits
system.l2.overall_hits::total                 3388796                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     22568875                       # number of demand (read+write) misses
system.l2.demand_misses::total               22568877                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     22568875                       # number of overall misses
system.l2.overall_misses::total              22568877                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       189500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 1959827300000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1959827489500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       189500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 1959827300000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1959827489500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     25957670                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25957673                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     25957670                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25957673                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.666667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.869449                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.869449                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.666667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.869449                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.869449                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst        94750                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 86837.615964                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86837.616666                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst        94750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 86837.615964                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86837.616666                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             4092996                       # number of writebacks
system.l2.writebacks::total                   4092996                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     22568875                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          22568877                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     22568875                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         22568877                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       169500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 1734138550000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1734138719500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       169500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 1734138550000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1734138719500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.666667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.869449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.869449                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.666667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.869449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.869449                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        84750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 76837.615964                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76837.616666                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        84750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 76837.615964                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76837.616666                       # average overall mshr miss latency
system.l2.replacements                        4092999                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6233346                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6233346                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6233346                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6233346                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            3                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                3                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            3                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            3                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks     18475973                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total      18475973                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data      1469542                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              1469542                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data      3785940                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            3785940                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data      5255482                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          5255482                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.720379                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.720379                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data      3785940                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total       3785940                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data  62706677500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  62706677500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.720379                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.720379                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16563.040487                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16563.040487                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       670727                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                670727                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       307240                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              307240                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  24990005500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   24990005500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       977967                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            977967                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.314162                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.314162                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 81337.083388                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81337.083388                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       307240                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         307240                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  21917605500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21917605500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.314162                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.314162                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 71337.083388                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71337.083388                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data      2718068                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2718069                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data     22261635                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total         22261637                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       189500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 1934837294500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 1934837484000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data     24979703                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       24979706                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.666667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.891189                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.891189                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst        94750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 86913.530587                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86913.531292                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data     22261635                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total     22261637                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       169500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 1712220944500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 1712221114000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.666667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.891189                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.891189                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        84750                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 76913.530587                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76913.531292                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2479367718500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4054.996296                       # Cycle average of tags in use
system.l2.tags.total_refs                    12345521                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6237364                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.979285                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4054.996296                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.989989                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989989                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          535                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3386                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 463599765                       # Number of tag accesses
system.l2.tags.data_accesses                463599765                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2479367718500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      7420161                       # number of demand (read+write) hits
system.l3.demand_hits::total                  7420161                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      7420161                       # number of overall hits
system.l3.overall_hits::total                 7420161                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data     15148714                       # number of demand (read+write) misses
system.l3.demand_misses::total               15148716                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            2                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data     15148714                       # number of overall misses
system.l3.overall_misses::total              15148716                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       157500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 1505323560500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     1505323718000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       157500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 1505323560500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    1505323718000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            2                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data     22568875                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             22568877                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            2                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data     22568875                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            22568877                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.671221                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.671222                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.671221                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.671222                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst        78750                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 99369.726070                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 99369.723348                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst        78750                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 99369.726070                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 99369.723348                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks             3867175                       # number of writebacks
system.l3.writebacks::total                   3867175                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data     15148714                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total          15148716                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            2                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data     15148714                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total         15148716                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       133500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 1323538989506                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 1323539123006                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       133500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 1323538989506                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 1323539123006                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.671221                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.671222                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.671221                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.671222                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        66750                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 87369.725873                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 87369.723151                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        66750                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 87369.725873                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 87369.723151                       # average overall mshr miss latency
system.l3.replacements                       15823068                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      4092996                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          4092996                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      4092996                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      4092996                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks      1401004                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total       1401004                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data      3776611                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total              3776611                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data         9328                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total               9328                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data      3785939                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total          3785939                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.002464                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.002464                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data         9328                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total          9328                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data    175458000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total    175458000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.002464                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.002464                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 18809.819897                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 18809.819897                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data        82046                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 82046                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       225194                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              225194                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  19046306000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   19046306000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       307240                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            307240                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.732958                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.732958                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 84577.324440                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 84577.324440                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       225194                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         225194                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  16343978000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  16343978000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.732958                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.732958                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72577.324440                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 72577.324440                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      7338115                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            7338115                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data     14923520                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total         14923522                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst       157500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data 1486277254500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total 1486277412000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data     22261635                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total       22261637                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.670369                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.670369                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst        78750                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 99592.941511                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 99592.938718                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data     14923520                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total     14923522                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       133500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 1307195011506                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total 1307195145006                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.670369                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.670369                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        66750                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 87592.941310                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 87592.938517                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 2479367718500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    47859724                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                  15855836                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.018430                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     178.693965                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data         3.614101                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data    76.485106                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.000337                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 32509.206489                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.005453                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.000110                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.002334                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.992102                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          150                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         1322                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        11306                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        19792                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4          198                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 798603676                       # Number of tag accesses
system.l3.tags.data_accesses                798603676                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2479367718500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp          22261637                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      7960171                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict        30431869                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq         3785939                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp        3785939                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           307240                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          307240                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq      22261637                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     75278604                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1706359872                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        15823068                       # Total snoops (count)
system.tol3bus.snoopTraffic                 247499200                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         42177884                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.049202                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.216289                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               40102657     95.08%     95.08% # Request fanout histogram
system.tol3bus.snoop_fanout::1                2075227      4.92%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           42177884                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        28554890000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       35746285000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 2479367718500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    969517696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          969517824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    247499200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       247499200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data     15148714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            15148716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3867175                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3867175                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst          138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1049043650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1049043789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst          138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      267800645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            267800645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      267800645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst          138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1049043650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1316844434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3867175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples  15145869.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000310262500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       239770                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       239770                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            31841888                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3635844                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    15148716                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3867175                       # Number of write requests accepted
system.mem_ctrls.readBursts                  15148716                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3867175                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2845                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            950808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            945264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            941541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            954365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            955822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            960862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            946590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            944126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            945517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            958364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           947372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           946322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           939654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           936915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           941218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           931131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            246137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            241105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            245567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            248039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            239206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            239267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            239183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            238250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            238094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            242655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           241038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           240756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           243830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           240505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           244825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           238696                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 411671961250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                75729355000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            695657042500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27180.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45930.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5671687                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  319331                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 37.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 8.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              15148716                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3867175                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6784592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 5480019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2469115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  412145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 173369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 228929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 239938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 242953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 244711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 244604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 244231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 244729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 245441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 245591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 246182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 248730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 254991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 250851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 246224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 240311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     13021995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     93.444395                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.950558                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   114.509578                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     10684032     82.05%     82.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1913195     14.69%     96.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       138052      1.06%     97.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        50082      0.38%     98.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        39730      0.31%     98.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        33462      0.26%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        29171      0.22%     98.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        24667      0.19%     99.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       109604      0.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     13021995                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       239770                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      63.168257                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     48.014253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          19168      7.99%      7.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63        159410     66.48%     74.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         31858     13.29%     87.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         9731      4.06%     91.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         5959      2.49%     94.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         4545      1.90%     96.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         3439      1.43%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         2370      0.99%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         1485      0.62%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          885      0.37%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          467      0.19%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          226      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          129      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           53      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           34      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        239770                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       239770                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.128594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.120492                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.535133                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           225091     93.88%     93.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2462      1.03%     94.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8954      3.73%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2693      1.12%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              488      0.20%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               65      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        239770                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              969335744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  182080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               247497792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               969517824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            247499200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1048.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       267.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1049.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    267.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  924209130500                       # Total gap between requests
system.mem_ctrls.avgGap                      48601.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    969335616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    247497792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 138.499367045855                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1048846634.929718852043                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 267799121.384739756584                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data     15148714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3867175                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst        51250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 695656991250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 22777667031750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     25625.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     45921.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5890001.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    31.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          46505119080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          24718030425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         53881960020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        10076682780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     72954694800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     391327071540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25351121760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       624814680405                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        676.065920                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  61932356250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  30860700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 831398893000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          46472003760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          24700440600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         54259558920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10109855880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     72954694800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     392382711540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      24462161760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       625341427260                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        676.635874                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  59664443000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  30860700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 833666806250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2479367718500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1298625094                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     62035106                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    103044710                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1463704910                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1298625094                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     62035106                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    103044710                       # number of overall hits
system.cpu.icache.overall_hits::total      1463704910                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1085                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst            5                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1090                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1085                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst            5                       # number of overall misses
system.cpu.icache.overall_misses::total          1090                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst       311000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       311000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst       311000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       311000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1298626179                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     62035106                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    103044715                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1463706000                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1298626179                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     62035106                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    103044715                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1463706000                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst        62200                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   285.321101                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst        62200                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   285.321101                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          579                       # number of writebacks
system.cpu.icache.writebacks::total               579                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            3                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       204500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       204500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       204500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       204500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 68166.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68166.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 68166.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68166.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                    579                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1298625094                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     62035106                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    103044710                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1463704910                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1085                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst            5                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1090                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst       311000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       311000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1298626179                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     62035106                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    103044715                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1463706000                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst        62200                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   285.321101                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       204500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       204500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 68166.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68166.666667                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2479367718500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.399094                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1463705998                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1088                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1345318.012868                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.589848                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     0.809246                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991386                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.001581                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992967                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          508                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5854825088                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5854825088                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2479367718500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2479367718500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2479367718500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2479367718500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2479367718500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2479367718500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2479367718500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    317873775                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     15594026                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    108670060                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        442137861                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    317873775                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     15594026                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    108670060                       # number of overall hits
system.cpu.dcache.overall_hits::total       442137861                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     65295422                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      6138126                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     70784268                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      142217816                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     65295422                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      6138126                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     70784268                       # number of overall misses
system.cpu.dcache.overall_misses::total     142217816                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 407288812000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 4950090489492                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 5357379301492                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 407288812000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 4950090489492                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 5357379301492                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    383169197                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21732152                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    179454328                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    584355677                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    383169197                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21732152                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    179454328                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    584355677                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.170409                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.282444                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.394442                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.243375                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.170409                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.282444                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.394442                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.243375                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 66353.934735                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 69932.071481                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37670.240285                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 66353.934735                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 69932.071481                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37670.240285                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    448605157                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1250265                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          11798955                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           10707                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.020753                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   116.770804                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     19925647                       # number of writebacks
system.cpu.dcache.writebacks::total          19925647                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     39572798                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     39572798                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     39572798                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     39572798                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6138126                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     31211470                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     37349596                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6138126                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     31211470                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     37349596                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 401150686000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 2153412296992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2554562982992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 401150686000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 2153412296992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2554562982992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.282444                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.173924                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063916                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.282444                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.173924                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063916                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 65353.934735                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 68994.260667                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68396.000401                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 65353.934735                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 68994.260667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68396.000401                       # average overall mshr miss latency
system.cpu.dcache.replacements               85901514                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    231979945                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13404161                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     97590683                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       342974789                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     52843192                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      4897972                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     64550819                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     122291983                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 376292468500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 4793483738000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 5169776206500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    284823137                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18302133                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    162141502                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    465266772                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.185530                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.267618                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.398114                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.262843                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 76826.177957                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 74259.069246                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42274.040208                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     39568580                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     39568580                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      4897972                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     24982239                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     29880211                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 371394496500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 2003071524000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 2374466020500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.267618                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.154077                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.064222                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 75826.177957                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 80179.823914                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79466.173130                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     85893830                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2189865                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     11079377                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       99163072                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     12452230                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1240154                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      6233449                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     19925833                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  30996343500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 156606751492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 187603094992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     98346060                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3430019                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     17312826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    119088905                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.126616                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.361559                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.360048                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.167319                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 24993.947123                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 25123.611582                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9415.069121                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         4218                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4218                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1240154                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      6229231                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      7469385                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  29756189500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 150340772992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 180096962492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.361559                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.359804                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062721                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 23993.947123                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 24134.724333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24111.350867                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2479367718500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.997014                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           546712412                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          85902026                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.364372                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   221.015918                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   100.133610                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   190.847487                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.431672                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.195573                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.372749                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          338                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2423324734                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2423324734                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2479367718500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1070247845500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 1409119873000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
