{'acc': {'DefVars': ['accTran',
                     'pacc',
                     None,
                     'accx',
                     'msb',
                     'msb',
                     'outputT',
                     'outputT',
                     'outputP',
                     'outputS'],
         'Lines': ['203:D',
                   '213:D',
                   '246:C',
                   '261:D',
                   '269:D',
                   '269:D',
                   '271:D',
                   '271:D',
                   '274:D',
                   '275:D'],
         'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f5d273eda90>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d273eb750>,
                           ['cnt', 'paccx', 'acc'],
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d276de610>,
                           <pyverilog.vparser.ast.Assign object at 0x7f5d276dea50>,
                           <pyverilog.vparser.ast.Assign object at 0x7f5d276dea50>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d276def10>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d276def10>,
                           <pyverilog.vparser.ast.Assign object at 0x7f5d276da450>,
                           <pyverilog.vparser.ast.Assign object at 0x7f5d276da7d0>]},
 'accTran': {'DefVars': [None, None],
             'Lines': ['235:C', '235:C'],
             'Sensitivities': [['accTran', 'vtx'], ['accTran', 'vtx']]},
 'accx': {'DefVars': ['acc', 'pxacc', 'acc0', 'acc1', 'acc2', 'acc3'],
          'Lines': ['177:D', '189:D', '282:D', '283:D', '284:D', '285:D'],
          'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d273c1410>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d273e9c50>,
                            <pyverilog.vparser.ast.Assign object at 0x7f5d276e0610>,
                            <pyverilog.vparser.ast.Assign object at 0x7f5d276e07d0>,
                            <pyverilog.vparser.ast.Assign object at 0x7f5d276e0990>,
                            <pyverilog.vparser.ast.Assign object at 0x7f5d276e0b50>]},
 'ack': {'DefVars': [None], 'Lines': ['223:C'], 'Sensitivities': [['ack']]},
 'bg': {'DefVars': ['br', 'br', 'br', 'br'],
        'Lines': ['169:D', '170:D', '171:D', '172:D'],
        'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f5d273c4550>,
                          <pyverilog.vparser.ast.Assign object at 0x7f5d273c48d0>,
                          <pyverilog.vparser.ast.Assign object at 0x7f5d273c4c50>,
                          <pyverilog.vparser.ast.Assign object at 0x7f5d273c4fd0>]},
 'cnt': {'DefVars': ['sel', None, None, None, None, None, None, None, None],
         'Lines': ['165:D',
                   '195:C',
                   '212:C',
                   '232:C',
                   '232:C',
                   '246:C',
                   '256:C',
                   '256:C',
                   '256:C'],
         'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f5d27803c90>,
                           ['cnt'],
                           ['cnt'],
                           ['cnt'],
                           ['cnt'],
                           ['cnt', 'paccx', 'acc'],
                           ['cnt'],
                           ['cnt'],
                           ['cnt']]},
 'freqx': {'DefVars': ['accx'],
           'Lines': ['261:D'],
           'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d276de610>]},
 'ibr': {'DefVars': ['br', 'br', 'br', 'br'],
         'Lines': ['169:D', '170:D', '171:D', '172:D'],
         'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f5d273c4550>,
                           <pyverilog.vparser.ast.Assign object at 0x7f5d273c48d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7f5d273c4c50>,
                           <pyverilog.vparser.ast.Assign object at 0x7f5d273c4fd0>]},
 'lfsr': {'DefVars': ['lfsrx'],
          'Lines': ['185:D'],
          'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f5d273e9610>]},
 'lfsrx': {'DefVars': ['lfsr', 'lfsr', 'lfsr', 'outputN'],
           'Lines': ['247:D', '247:D', '247:D', '276:D'],
           'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d276d1590>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d276d1590>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d276d1590>,
                             <pyverilog.vparser.ast.Assign object at 0x7f5d276dab10>]},
 'msb': {'DefVars': ['outputT'],
         'Lines': ['271:D'],
         'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d276def10>]},
 'out': {'DefVars': ['o'],
         'Lines': ['280:D'],
         'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f5d276e0450>]},
 'pacc': {'DefVars': ['paccx', 'accTran'],
          'Lines': ['186:D', '203:D'],
          'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f5d273e9910>,
                            <pyverilog.vparser.ast.Assign object at 0x7f5d273eda90>]},
 'paccx': {'DefVars': [None],
           'Lines': ['246:C'],
           'Sensitivities': [['cnt', 'paccx', 'acc']]},
 'pwx': {'DefVars': ['outputP'],
         'Lines': ['274:D'],
         'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f5d276da450>]},
 'pxacc': {'DefVars': ['pxacc23'],
           'Lines': ['190:D'],
           'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f5d273e9ed0>]},
 'pxacc23': {'DefVars': ['pxacc23x', 'synca', 'msb'],
             'Lines': ['196:D', '198:D', '269:D'],
             'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d273ed390>,
                               <pyverilog.vparser.ast.Assign object at 0x7f5d273ed710>,
                               <pyverilog.vparser.ast.Assign object at 0x7f5d276dea50>]},
 'pxacc23x': {'DefVars': ['synca'],
              'Lines': ['198:D'],
              'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f5d273ed710>]},
 'ringmod': {'DefVars': ['msb'],
             'Lines': ['269:D'],
             'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f5d276dea50>]},
 'rst': {'DefVars': [None,
                     None,
                     None,
                     None,
                     None,
                     None,
                     None,
                     None,
                     None,
                     None,
                     None],
         'Lines': ['208:C',
                   '208:C',
                   '219:C',
                   '219:C',
                   '229:C',
                   '229:C',
                   '229:C',
                   '252:C',
                   '252:C',
                   '252:C',
                   '252:C'],
         'Sensitivities': [['rst'],
                           ['rst'],
                           ['rst'],
                           ['rst'],
                           ['rst'],
                           ['rst'],
                           ['rst'],
                           ['rst'],
                           ['rst'],
                           ['rst'],
                           ['rst']]},
 'sel': {'DefVars': ['acc',
                     'lfsrx',
                     'paccx',
                     'pxacc',
                     'synca',
                     'synca',
                     'accTran',
                     None,
                     None,
                     None,
                     'msb'],
         'Lines': ['177:D',
                   '185:D',
                   '186:D',
                   '189:D',
                   '198:D',
                   '198:D',
                   '203:D',
                   '257:C',
                   '257:C',
                   '257:C',
                   '269:D'],
         'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d273c1410>,
                           <pyverilog.vparser.ast.Assign object at 0x7f5d273e9610>,
                           <pyverilog.vparser.ast.Assign object at 0x7f5d273e9910>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d273e9c50>,
                           <pyverilog.vparser.ast.Assign object at 0x7f5d273ed710>,
                           <pyverilog.vparser.ast.Assign object at 0x7f5d273ed710>,
                           <pyverilog.vparser.ast.Assign object at 0x7f5d273eda90>,
                           ['test', 'sel'],
                           ['test', 'sel'],
                           ['test', 'sel'],
                           <pyverilog.vparser.ast.Assign object at 0x7f5d276dea50>]},
 'sync': {'DefVars': ['synca'],
          'Lines': ['198:D'],
          'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f5d273ed710>]},
 'synca': {'DefVars': [None, None],
           'Lines': ['258:C', '258:C'],
           'Sensitivities': [['synca'], ['synca']]},
 'test': {'DefVars': [None, None, None],
          'Lines': ['257:C', '257:C', '257:C'],
          'Sensitivities': [['test', 'sel'],
                            ['test', 'sel'],
                            ['test', 'sel']]},
 'vtx': {'DefVars': [None, None],
         'Lines': ['235:C', '235:C'],
         'Sensitivities': [['accTran', 'vtx'], ['accTran', 'vtx']]},
 'wave': {'DefVars': ['outputW'],
          'Lines': ['224:D'],
          'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d273e7210>]}}
