
---------- Begin Simulation Statistics ----------
final_tick                               1452825085500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62031                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702676                       # Number of bytes of host memory used
host_op_rate                                    62197                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25248.96                       # Real time elapsed on the host
host_tick_rate                               57539987                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1566208001                       # Number of instructions simulated
sim_ops                                    1570411778                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.452825                       # Number of seconds simulated
sim_ticks                                1452825085500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.596314                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              191898163                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           226839864                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14909295                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        291738205                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          30547418                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       31185181                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          637763                       # Number of indirect misses.
system.cpu0.branchPred.lookups              378839527                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2276336                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100299                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9324852                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 343026086                       # Number of branches committed
system.cpu0.commit.bw_lim_events             46053045                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309819                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      164722001                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1408185040                       # Number of instructions committed
system.cpu0.commit.committedOps            1410288633                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2474150948                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.570009                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.379084                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1819151147     73.53%     73.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    384073281     15.52%     89.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     94532574      3.82%     92.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     80147125      3.24%     96.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     33471543      1.35%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      9041636      0.37%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4574062      0.18%     98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3106535      0.13%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     46053045      1.86%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2474150948                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            29098302                       # Number of function calls committed.
system.cpu0.commit.int_insts               1363646836                       # Number of committed integer instructions.
system.cpu0.commit.loads                    423705456                       # Number of loads committed
system.cpu0.commit.membars                    4203763                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203769      0.30%      0.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       798539447     56.62%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       12621993      0.89%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3672708      0.26%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      425805747     30.19%     88.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     165444919     11.73%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1410288633                       # Class of committed instruction
system.cpu0.commit.refs                     591250694                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1408185040                       # Number of Instructions Simulated
system.cpu0.committedOps                   1410288633                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.057528                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.057528                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            515382702                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5595019                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           188551914                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1595851043                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               854127369                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1113385276                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9340899                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             16436734                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9129344                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  378839527                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                283872858                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1630039719                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5491595                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           85                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1629460655                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  52                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          264                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29850768                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.130752                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         856400086                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         222445581                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.562391                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2501365590                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.652270                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.879543                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1325003316     52.97%     52.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               878769253     35.13%     88.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               184563688      7.38%     95.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                87392910      3.49%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12095549      0.48%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                10246807      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1188394      0.05%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2102452      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3221      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2501365590                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      396015147                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9449501                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               362177413                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.536413                       # Inst execution rate
system.cpu0.iew.exec_refs                   679925099                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 202099174                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              391398582                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            477000669                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106316                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5125554                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           207358984                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1574958676                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            477825925                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8158872                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1554194104                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1548807                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             16200159                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9340899                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             20494323                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       658474                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        33825532                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        31232                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        16556                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8423448                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     53295213                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     39813735                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         16556                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       535466                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8914035                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                676637507                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1540579375                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.851200                       # average fanout of values written-back
system.cpu0.iew.wb_producers                575953637                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.531715                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1540696104                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1919864400                       # number of integer regfile reads
system.cpu0.int_regfile_writes              991000036                       # number of integer regfile writes
system.cpu0.ipc                              0.486020                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.486020                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205678      0.27%      0.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            860495528     55.08%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            12624558      0.81%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3673570      0.24%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           481204170     30.80%     87.19% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          200149422     12.81%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1562352977                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4830727                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003092                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 858485     17.77%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  2548      0.05%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 727256     15.05%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     32.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2610929     54.05%     86.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               631505     13.07%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1562977971                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5631220733                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1540579324                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1739644840                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1568648304                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1562352977                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310372                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      164669958                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           318569                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           553                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     36833544                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2501365590                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.624600                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.841292                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1377779390     55.08%     55.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          783468809     31.32%     86.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          275681905     11.02%     97.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43304929      1.73%     99.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           13817766      0.55%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2748305      0.11%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3613252      0.14%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             696402      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             254832      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2501365590                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.539229                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         21270675                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        11768227                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           477000669                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          207358984                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1898                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2897380737                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9451859                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              430404344                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            911012925                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              15561466                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               864882722                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              28695975                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                36299                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1968324557                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1590814215                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1028201211                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1110115416                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              41255296                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9340899                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             86451446                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               117188219                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1968324513                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        170763                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5951                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 36352268                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5943                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  4003084357                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3177278392                       # The number of ROB writes
system.cpu0.timesIdled                       25715547                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1865                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.664332                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               24366164                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            29123718                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2796517                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32542689                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2126369                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2138068                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           11699                       # Number of indirect misses.
system.cpu1.branchPred.lookups               41187614                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       148398                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100010                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1898590                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  34316113                       # Number of branches committed
system.cpu1.commit.bw_lim_events              5972428                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300704                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16089973                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           158022961                       # Number of instructions committed
system.cpu1.commit.committedOps             160123145                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    543692353                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.294511                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.093587                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    478010749     87.92%     87.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     33576929      6.18%     94.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     12916590      2.38%     96.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6117884      1.13%     97.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      3112937      0.57%     98.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2363492      0.43%     98.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1038656      0.19%     98.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       582688      0.11%     98.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      5972428      1.10%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    543692353                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3696500                       # Number of function calls committed.
system.cpu1.commit.int_insts                152816227                       # Number of committed integer instructions.
system.cpu1.commit.loads                     38890719                       # Number of loads committed
system.cpu1.commit.membars                    4200132                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200132      2.62%      2.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        98351473     61.42%     64.05% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         265371      0.17%     64.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          526963      0.33%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40990729     25.60%     90.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      15788465      9.86%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        160123145                       # Class of committed instruction
system.cpu1.commit.refs                      56779206                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  158022961                       # Number of Instructions Simulated
system.cpu1.committedOps                    160123145                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.502464                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.502464                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            406945366                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               913814                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            23045545                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             183286571                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                41621839                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 91092819                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1899763                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2222565                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5529028                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   41187614                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 32584004                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    500172934                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               770210                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     189112498                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5595380                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.074417                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          44118190                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          26492533                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.341685                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         547088815                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.349510                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.773601                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               420810423     76.92%     76.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                85157516     15.57%     92.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                25876017      4.73%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10175791      1.86%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2264961      0.41%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2109022      0.39%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  694635      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     215      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     235      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           547088815                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        6380870                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1968524                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                36758857                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.309759                       # Inst execution rate
system.cpu1.iew.exec_refs                    60933974                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  18424463                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              323554854                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             43242436                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100719                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1755619                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            18933922                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          176172367                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             42509511                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1622438                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            171442142                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1216883                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7850488                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1899763                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11765806                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        87451                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1330581                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        26218                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1525                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4117                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4351717                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1045435                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1525                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       401299                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1567225                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 93081092                       # num instructions consuming a value
system.cpu1.iew.wb_count                    170164959                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.821336                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 76450893                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.307451                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     170224504                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               216663932                       # number of integer regfile reads
system.cpu1.int_regfile_writes              114822310                       # number of integer regfile writes
system.cpu1.ipc                              0.285513                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.285513                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200238      2.43%      2.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            106392429     61.48%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              265408      0.15%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               527022      0.30%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            45271309     26.16%     90.52% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           16408162      9.48%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             173064580                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3915975                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022627                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 607539     15.51%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  3375      0.09%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 339605      8.67%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     24.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2394676     61.15%     85.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               570776     14.58%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             172780301                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         897323045                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    170164947                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        192222879                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 169871321                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                173064580                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6301046                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16049221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           189123                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           342                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6941699                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    547088815                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.316337                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.790217                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          437636966     79.99%     79.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           72623795     13.27%     93.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           23078045      4.22%     97.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5658086      1.03%     98.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5508380      1.01%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             987717      0.18%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             989210      0.18%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             449856      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             156760      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      547088815                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.312690                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         14832553                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2784928                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            43242436                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           18933922                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    106                       # number of misc regfile reads
system.cpu1.numCycles                       553469685                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2352166003                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              352453761                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            107569131                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              15376770                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                45364048                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5164642                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                40996                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            229148054                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             180806195                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          122287998                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 91728990                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              34458575                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1899763                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             55619124                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14718867                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       229148042                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23129                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               630                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 30453421                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           631                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   713932731                       # The number of ROB reads
system.cpu1.rob.rob_writes                  355851152                       # The number of ROB writes
system.cpu1.timesIdled                         515053                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5327227                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                17989                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5824958                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              16548930                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     14332660                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      28542305                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2211058                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       985244                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     78864525                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     16220371                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    157728414                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       17205615                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1452825085500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9290417                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      6270232                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7939343                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              361                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            268                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5041531                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5041524                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9290420                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           150                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     42874246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               42874246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1318539072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1318539072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              536                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14332730                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14332730    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            14332730                       # Request fanout histogram
system.membus.respLayer1.occupancy        75537282443                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         57419147460                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1452825085500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1452825085500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1452825085500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1452825085500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1452825085500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1452825085500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1452825085500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1452825085500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1452825085500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1452825085500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    590741687.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   724289314.062804                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1864152000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1448099152000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4725933500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1452825085500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    251102249                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       251102249                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    251102249                       # number of overall hits
system.cpu0.icache.overall_hits::total      251102249                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     32770609                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      32770609                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     32770609                       # number of overall misses
system.cpu0.icache.overall_misses::total     32770609                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 562392122997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 562392122997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 562392122997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 562392122997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    283872858                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    283872858                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    283872858                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    283872858                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.115441                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.115441                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.115441                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.115441                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17161.479147                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17161.479147                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17161.479147                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17161.479147                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2229                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    37.779661                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29587259                       # number of writebacks
system.cpu0.icache.writebacks::total         29587259                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3183317                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3183317                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3183317                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3183317                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29587292                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29587292                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29587292                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29587292                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 503253612497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 503253612497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 503253612497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 503253612497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.104227                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.104227                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.104227                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.104227                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 17009.113659                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17009.113659                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 17009.113659                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17009.113659                       # average overall mshr miss latency
system.cpu0.icache.replacements              29587259                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    251102249                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      251102249                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     32770609                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     32770609                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 562392122997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 562392122997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    283872858                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    283872858                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.115441                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.115441                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17161.479147                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17161.479147                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3183317                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3183317                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29587292                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29587292                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 503253612497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 503253612497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.104227                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.104227                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 17009.113659                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17009.113659                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1452825085500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999959                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          280689338                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29587259                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.486831                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999959                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        597333007                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       597333007                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1452825085500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    521410108                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       521410108                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    521410108                       # number of overall hits
system.cpu0.dcache.overall_hits::total      521410108                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     78448238                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      78448238                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     78448238                       # number of overall misses
system.cpu0.dcache.overall_misses::total     78448238                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2513005686715                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2513005686715                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2513005686715                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2513005686715                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    599858346                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    599858346                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    599858346                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    599858346                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.130778                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.130778                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.130778                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.130778                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32033.934105                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32033.934105                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32033.934105                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32033.934105                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     20824582                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       102837                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2129958                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1330                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     9.776992                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    77.321053                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     45202931                       # number of writebacks
system.cpu0.dcache.writebacks::total         45202931                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     34160378                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     34160378                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     34160378                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     34160378                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     44287860                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     44287860                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     44287860                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     44287860                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 957077792629                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 957077792629                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 957077792629                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 957077792629                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.073831                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.073831                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.073831                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.073831                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21610.386969                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21610.386969                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21610.386969                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21610.386969                       # average overall mshr miss latency
system.cpu0.dcache.replacements              45202931                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    386166533                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      386166533                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     48250760                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     48250760                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1378205274500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1378205274500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    434417293                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    434417293                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.111070                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.111070                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28563.389976                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28563.389976                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     14188921                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     14188921                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     34061839                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     34061839                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 668008700500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 668008700500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.078408                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.078408                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 19611.645176                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19611.645176                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    135243575                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     135243575                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     30197478                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     30197478                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1134800412215                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1134800412215                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    165441053                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    165441053                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.182527                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.182527                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 37579.310836                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37579.310836                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     19971457                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     19971457                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10226021                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10226021                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 289069092129                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 289069092129                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.061811                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.061811                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28267.993204                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28267.993204                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2193                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2193                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1768                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1768                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     13065000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     13065000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3961                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3961                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.446352                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.446352                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7389.705882                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7389.705882                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1750                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1750                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       675000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       675000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004544                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004544                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        37500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        37500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3723                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3723                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          156                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          156                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       793500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       793500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3879                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3879                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.040217                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.040217                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5086.538462                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5086.538462                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          156                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          156                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       637500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       637500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.040217                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.040217                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4086.538462                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4086.538462                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1184242                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1184242                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       916057                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       916057                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92509822500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92509822500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100299                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100299                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.436156                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.436156                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 100986.971881                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 100986.971881                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       916057                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       916057                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91593765500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91593765500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.436156                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.436156                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 99986.971881                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 99986.971881                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1452825085500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999531                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          567804451                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         45203631                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.561036                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999531                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1249136633                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1249136633                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1452825085500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            27624405                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            38706517                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              622337                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1065450                       # number of demand (read+write) hits
system.l2.demand_hits::total                 68018709                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           27624405                       # number of overall hits
system.l2.overall_hits::.cpu0.data           38706517                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             622337                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1065450                       # number of overall hits
system.l2.overall_hits::total                68018709                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1962887                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6495926                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16272                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2368690                       # number of demand (read+write) misses
system.l2.demand_misses::total               10843775                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1962887                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6495926                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16272                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2368690                       # number of overall misses
system.l2.overall_misses::total              10843775                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 161182312000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 539354596451                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1442818000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 256662312940                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     958642039391                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 161182312000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 539354596451                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1442818000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 256662312940                       # number of overall miss cycles
system.l2.overall_miss_latency::total    958642039391                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29587292                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        45202443                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          638609                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3434140                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             78862484                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29587292                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       45202443                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         638609                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3434140                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            78862484                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.066342                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.143707                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.025480                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.689748                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.137502                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.066342                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.143707                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.025480                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.689748                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.137502                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82114.921542                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83029.670666                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88668.756146                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108356.227679                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88404.825754                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82114.921542                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83029.670666                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88668.756146                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108356.227679                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88404.825754                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              28418                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       286                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      99.363636                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1667287                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             6270232                       # number of writebacks
system.l2.writebacks::total                   6270232                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            139                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         104122                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            113                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          56926                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              161300                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           139                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        104122                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           113                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         56926                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             161300                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1962748                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6391804                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        16159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2311764                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10682475                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1962748                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6391804                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        16159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2311764                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3916813                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         14599288                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 141546526000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 468563219463                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1275148000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 229768539956                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 841153433419                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 141546526000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 468563219463                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1275148000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 229768539956                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 305295081929                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1146448515348                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.066338                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.141404                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.025303                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.673171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.135457                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.066338                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.141404                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.025303                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.673171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.185123                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72116.505023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 73306.881666                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78912.556470                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99391.001831                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78741.437113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72116.505023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 73306.881666                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78912.556470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99391.001831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77944.768343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78527.700484                       # average overall mshr miss latency
system.l2.replacements                       30080224                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     13527882                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13527882                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     13527882                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13527882                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     64488623                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         64488623                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     64488623                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     64488623                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3916813                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3916813                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 305295081929                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 305295081929                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77944.768343                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77944.768343                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   30                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            71                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 83                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1390500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       213000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1603500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           89                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              113                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.797753                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.734513                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 19584.507042                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data        17750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 19319.277108                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           71                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            83                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1433000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       242000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1675000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.797753                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.734513                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20183.098592                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20180.722892                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.681818                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       103000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       202500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       305500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.714286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.681818                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20600                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20366.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          7487751                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           411177                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               7898928                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3654703                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1484392                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5139095                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 281213737464                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 162412601465                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  443626338929                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11142454                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1895569                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13038023                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.327998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.783085                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.394162                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 76945.715552                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 109413.552124                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86323.825290                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        67888                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        31518                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            99406                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3586815                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1452874                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5039689                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 240080836974                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 145235063474                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 385315900448                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.321905                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.766458                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.386538                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 66934.268139                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99963.977244                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76456.285387                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      27624405                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        622337                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           28246742                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1962887                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16272                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1979159                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 161182312000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1442818000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 162625130000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29587292                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       638609                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       30225901                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.066342                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.025480                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.065479                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82114.921542                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88668.756146                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82168.805033                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          139                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          113                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           252                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1962748                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        16159                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1978907                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 141546526000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1275148000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 142821674000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.066338                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.025303                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.065471                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72116.505023                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78912.556470                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72171.998987                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     31218766                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       654273                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          31873039                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2841223                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       884298                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3725521                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 258140858987                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  94249711475                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 352390570462                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     34059989                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1538571                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      35598560                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.083418                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.574753                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.104654                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90855.543189                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106581.391652                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94588.265765                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        36234                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        25408                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        61642                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2804989                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       858890                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3663879                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 228482382489                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  84533476482                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 313015858971                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.082354                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.558239                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.102922                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 81455.714261                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98421.772849                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85432.913852                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           88                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           54                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               142                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          147                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           93                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             240                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2827000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1712500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4539500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          235                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          147                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           382                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.625532                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.632653                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.628272                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 19231.292517                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 18413.978495                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 18914.583333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           51                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           40                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           91                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           96                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           53                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          149                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1882998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1062999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2945997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.408511                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.360544                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.390052                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19614.562500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20056.584906                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19771.791946                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1452825085500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1452825085500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999929                       # Cycle average of tags in use
system.l2.tags.total_refs                   160367315                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  30080456                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.331279                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.040742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.758358                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.592545                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.127395                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.442622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.038267                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.406887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.058724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.196759                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.038166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.297473                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.687500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1285116568                       # Number of tag accesses
system.l2.tags.data_accesses               1285116568                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1452825085500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     125615808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     409151104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1034176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     147995776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    233447360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          917244224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    125615808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1034176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     126649984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    401294848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       401294848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1962747                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6392986                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          16159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2312434                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3647615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            14331941                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      6270232                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            6270232                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         86463133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        281624476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           711838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        101867580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    160685111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             631352138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     86463133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       711838                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         87174971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      276216905                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            276216905                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      276216905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        86463133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       281624476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          711838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       101867580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    160685111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            907569043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4642274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1962747.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4731190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     16159.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2297381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3616131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005276438750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       281933                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       281934                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            27922703                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4374965                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    14331945                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    6270232                       # Number of write requests accepted
system.mem_ctrls.readBursts                  14331945                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  6270232                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1708337                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1627958                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            503238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            504272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            507005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            543894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1894422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1681812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            518246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            533415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            532754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            523811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           529408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           719239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           767120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1658583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           503246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           703139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            275252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            277136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            275388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            275583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            278595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            278101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            280400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            282635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            291643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            287743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           287431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           326544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           398078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           274558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           277079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           276089                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 369208803988                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                63118020000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            605901378988                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29247.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47997.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7758905                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2533065                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              14331945                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              6270232                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6404022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2166087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1208678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  944283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  715646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  370366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  249781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  174333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  118573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   84259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  61034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  46616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  29738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  19567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  12901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   5230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  40709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  46686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 114088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 199360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 251651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 275716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 287403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 292000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 297523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 301768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 309163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 320905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 308252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 305622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 303046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 294065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 290856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 293449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  22121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6973877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    158.450193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   102.083195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   214.456028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4679046     67.09%     67.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1134900     16.27%     83.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       398222      5.71%     89.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       252773      3.62%     92.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       154306      2.21%     94.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        39555      0.57%     95.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        28704      0.41%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        24382      0.35%     96.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       261989      3.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6973877                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       281934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.775032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.589814                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    391.584150                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       281929    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-204799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        281934                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       281933                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.465756                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.433360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.086909                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           229441     81.38%     81.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             5848      2.07%     83.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26967      9.57%     93.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            12027      4.27%     97.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4685      1.66%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1822      0.65%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              702      0.25%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              264      0.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              101      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               43      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               23      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        281933                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              807910656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               109333568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               297104320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               917244480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            401294848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       556.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       204.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    631.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    276.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1452825026000                       # Total gap between requests
system.mem_ctrls.avgGap                      70518.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    125615808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    302796096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1034176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    147032384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    231432192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    297104320                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 86463132.591607496142                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 208418824.139308273792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 711837.928957621916                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 101204463.956098169088                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 159298042.351981401443                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 204501094.429925441742                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1962747                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6392987                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        16159                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2312434                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3647618                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      6270232                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  60900548371                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 220459234271                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    597294316                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 133717715540                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 190226586490                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 35699714940919                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31028.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     34484.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36963.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57825.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     52150.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5693523.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          22707820380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12069466200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         42392322000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12628036080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     114684448320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     629380567950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      27880144320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       861742805250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        593.149729                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  66210186960                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  48512880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1338102018540                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          27085739940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14396393220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         47740210560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11604529800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     114684448320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     631728751350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      25902726720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       873142799910                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        600.996506                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  60315514333                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  48512880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1343996691167                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                163                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    14338184512.195122                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   69290602985.272842                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           78     95.12%     95.12% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.22%     96.34% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.22%     97.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.22%     98.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5.5e+11-6e+11            1      1.22%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 555031869500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   277093955500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1175731130000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1452825085500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     31932374                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        31932374                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     31932374                       # number of overall hits
system.cpu1.icache.overall_hits::total       31932374                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       651630                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        651630                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       651630                       # number of overall misses
system.cpu1.icache.overall_misses::total       651630                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  10413184000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  10413184000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  10413184000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  10413184000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     32584004                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     32584004                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     32584004                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     32584004                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.019998                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.019998                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.019998                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.019998                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 15980.209628                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15980.209628                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 15980.209628                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15980.209628                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          174                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           87                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       638577                       # number of writebacks
system.cpu1.icache.writebacks::total           638577                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        13021                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        13021                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        13021                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        13021                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       638609                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       638609                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       638609                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       638609                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   9595915000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   9595915000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   9595915000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   9595915000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.019599                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.019599                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.019599                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.019599                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 15026.275859                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15026.275859                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 15026.275859                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15026.275859                       # average overall mshr miss latency
system.cpu1.icache.replacements                638577                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     31932374                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       31932374                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       651630                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       651630                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  10413184000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  10413184000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     32584004                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     32584004                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.019998                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.019998                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 15980.209628                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15980.209628                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        13021                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        13021                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       638609                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       638609                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   9595915000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   9595915000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.019599                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.019599                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 15026.275859                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15026.275859                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1452825085500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.992062                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           31365432                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           638577                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            49.117698                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        359168000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.992062                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999752                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999752                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         65806617                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        65806617                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1452825085500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     43864152                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        43864152                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     43864152                       # number of overall hits
system.cpu1.dcache.overall_hits::total       43864152                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     12770896                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      12770896                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     12770896                       # number of overall misses
system.cpu1.dcache.overall_misses::total     12770896                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1102025124373                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1102025124373                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1102025124373                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1102025124373                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     56635048                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     56635048                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     56635048                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     56635048                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.225495                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.225495                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.225495                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.225495                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86291.919093                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86291.919093                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86291.919093                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86291.919093                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5472127                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       108961                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           102165                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1261                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    53.561660                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    86.408406                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3434019                       # number of writebacks
system.cpu1.dcache.writebacks::total          3434019                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     10113396                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10113396                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     10113396                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10113396                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2657500                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2657500                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2657500                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2657500                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 200817748677                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 200817748677                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 200817748677                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 200817748677                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046923                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046923                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046923                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046923                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 75566.415306                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 75566.415306                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 75566.415306                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 75566.415306                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3434019                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     34016819                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       34016819                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6830208                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6830208                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 507227584000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 507227584000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     40847027                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     40847027                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.167214                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.167214                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74262.392009                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74262.392009                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      5291310                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5291310                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1538898                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1538898                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 104488057000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 104488057000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037675                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037675                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 67897.974395                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 67897.974395                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      9847333                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       9847333                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      5940688                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5940688                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 594797540373                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 594797540373                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     15788021                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     15788021                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.376278                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.376278                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 100122.669356                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 100122.669356                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4822086                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4822086                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1118602                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1118602                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  96329691677                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  96329691677                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.070851                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.070851                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86116.144685                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86116.144685                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          338                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          338                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6049000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6049000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          486                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          486                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.304527                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.304527                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40871.621622                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40871.621622                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          144                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          144                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008230                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008230                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          334                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          334                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          119                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          119                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       818500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       818500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.262693                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.262693                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6878.151261                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6878.151261                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          119                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          119                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       699500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       699500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.262693                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.262693                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5878.151261                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5878.151261                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1322320                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1322320                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       777690                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       777690                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  75367828500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  75367828500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100010                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100010                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.370327                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.370327                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 96912.431046                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 96912.431046                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       777690                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       777690                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  74590138500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  74590138500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.370327                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.370327                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 95912.431046                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 95912.431046                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1452825085500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.664050                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           48621133                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3435047                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.154430                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        359179500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.664050                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.927002                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.927002                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        120907072                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       120907072                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1452825085500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          65825252                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     19798114                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     65334903                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        23809992                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6508577                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              43                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             390                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           275                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            665                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13039009                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13039007                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      30225901                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     35599352                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          382                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          382                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     88761842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    135609821                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1915795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10303677                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             236591135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3787171200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5785945344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     81739904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    439563328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            10094419776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        36591152                       # Total snoops (count)
system.tol2bus.snoopTraffic                 401411392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        115454296                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.176723                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.403186                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               96036104     83.18%     83.18% # Request fanout histogram
system.tol2bus.snoop_fanout::1               18432948     15.97%     99.15% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 985244      0.85%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          115454296                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       157727133736                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       67818765712                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44957857842                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5157573827                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         959277763                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            64564                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1676247855000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1217956                       # Simulator instruction rate (inst/s)
host_mem_usage                                 708596                       # Number of bytes of host memory used
host_op_rate                                  1221385                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1339.23                       # Real time elapsed on the host
host_tick_rate                              166829201                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1631123470                       # Number of instructions simulated
sim_ops                                    1635715524                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.223423                       # Number of seconds simulated
sim_ticks                                223422769500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            81.761877                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                5272776                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             6448942                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           886374                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          7907715                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            408131                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         497872                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           89741                       # Number of indirect misses.
system.cpu0.branchPred.lookups                9828750                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        45207                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        104731                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           614684                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   6459681                       # Number of branches committed
system.cpu0.commit.bw_lim_events               636083                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         705681                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        8269216                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27908024                       # Number of instructions committed
system.cpu0.commit.committedOps              28165508                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    111726897                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.252092                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.908309                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     97330947     87.12%     87.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      9202043      8.24%     95.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1848280      1.65%     97.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1705195      1.53%     98.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       423036      0.38%     98.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       228231      0.20%     99.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       242217      0.22%     99.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       110865      0.10%     99.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       636083      0.57%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    111726897                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      5806                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              861822                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27331021                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5595394                       # Number of loads committed
system.cpu0.commit.membars                     419848                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       421156      1.50%      1.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        17104259     60.73%     62.22% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         185902      0.66%     62.88% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           76872      0.27%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           872      0.00%     63.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          2617      0.01%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           436      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          470      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5699199     20.23%     83.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4672314     16.59%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          926      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          469      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         28165508                       # Class of committed instruction
system.cpu0.commit.refs                      10372908                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27908024                       # Number of Instructions Simulated
system.cpu0.committedOps                     28165508                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              7.865527                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.865527                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             58847681                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               275103                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4668846                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              38684037                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                32281607                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 21007115                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                636471                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               595715                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               507681                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    9828750                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4761117                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     74829057                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               348465                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1459                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      44191538                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 292                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          665                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1816512                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.044776                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          37540826                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           5680907                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.201318                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         113280555                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.395832                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.879675                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                84101012     74.24%     74.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                21444167     18.93%     93.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 3496749      3.09%     96.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2060553      1.82%     98.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1491497      1.32%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  331120      0.29%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  104688      0.09%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   35146      0.03%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  215623      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           113280555                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     4949                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    3598                       # number of floating regfile writes
system.cpu0.idleCycles                      106230765                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              668818                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 7231111                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.154034                       # Inst execution rate
system.cpu0.iew.exec_refs                    13166539                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5063461                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                1920523                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              8410997                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            396116                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           218743                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5307105                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           36357343                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8103078                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           417143                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             33812154                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 13040                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6419937                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                636471                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6420413                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       176254                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          114439                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1409                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          745                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          116                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2815603                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       529602                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           745                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       259729                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        409089                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 18492516                       # num instructions consuming a value
system.cpu0.iew.wb_count                     32668902                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.748765                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 13846551                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.148826                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      32745958                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                44012616                       # number of integer regfile reads
system.cpu0.int_regfile_writes               20896535                       # number of integer regfile writes
system.cpu0.ipc                              0.127137                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.127137                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           442522      1.29%      1.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             20058263     58.60%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              255983      0.75%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                77030      0.23%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 18      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                872      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               2617      0.01%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              1      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                436      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               470      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8390904     24.51%     85.39% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4998747     14.60%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            951      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           482      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              34229296                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   5875                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              11723                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         5819                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              5870                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     178273                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005208                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  20938     11.74%     11.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    77      0.04%     11.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    176      0.10%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     11.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                115688     64.89%     76.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                41366     23.20%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               28      0.02%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              33959172                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         181966759                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     32663083                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         44544039                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  35368981                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 34229296                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             988362                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        8191919                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            61061                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        282681                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4356368                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    113280555                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.302164                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.726250                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           90432950     79.83%     79.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           15770058     13.92%     93.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            4216445      3.72%     97.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1937144      1.71%     99.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             608311      0.54%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             174812      0.15%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              95268      0.08%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              28532      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              17035      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      113280555                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.155934                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           657261                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          147771                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             8410997                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5307105                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  27861                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  4411                       # number of misc regfile writes
system.cpu0.numCycles                       219511320                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   227334290                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                8485012                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             17250278                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                138971                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                33130395                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4993746                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                11611                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             48327339                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              37173061                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           24120532                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 20613012                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7207989                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                636471                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             12464427                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 6870321                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             4949                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        48322390                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      37951238                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            281957                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2566895                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        287537                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   147336869                       # The number of ROB reads
system.cpu0.rob.rob_writes                   74430010                       # The number of ROB writes
system.cpu0.timesIdled                        1283928                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                21251                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            71.132013                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                5393836                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7582853                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           650765                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7585869                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            840147                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         963213                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          123066                       # Number of indirect misses.
system.cpu1.branchPred.lookups                9841630                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       127599                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         80836                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           467553                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8499760                       # Number of branches committed
system.cpu1.commit.bw_lim_events               690196                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         448675                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2479342                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            37007445                       # Number of instructions committed
system.cpu1.commit.committedOps              37138238                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     93351846                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.397831                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.068207                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     73777328     79.03%     79.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12132280     13.00%     92.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3265220      3.50%     95.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2050994      2.20%     97.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       783694      0.84%     98.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       330368      0.35%     98.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       238010      0.25%     99.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        83756      0.09%     99.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       690196      0.74%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     93351846                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                     76683                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1487739                       # Number of function calls committed.
system.cpu1.commit.int_insts                 36544857                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6528536                       # Number of loads committed
system.cpu1.commit.membars                     211237                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       228922      0.62%      0.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        23968607     64.54%     65.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         205858      0.55%     65.71% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv           66983      0.18%     65.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     65.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         11790      0.03%     65.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         35370      0.10%     66.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          5895      0.02%     66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         5895      0.02%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6597550     17.76%     83.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5993635     16.14%     99.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        11822      0.03%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         5911      0.02%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         37138238                       # Class of committed instruction
system.cpu1.commit.refs                      12608918                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   37007445                       # Number of Instructions Simulated
system.cpu1.committedOps                     37138238                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.081045                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.081045                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             15946407                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               184377                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             5223572                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              40770350                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                52727642                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 24628920                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                511016                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               255391                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               225372                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    9841630                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5665348                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     38119896                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               348273                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        56724                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      42639916                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                4575                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           73                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1388478                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.032909                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          55163850                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           6233983                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.142580                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          94039357                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.456046                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.912716                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                65134838     69.26%     69.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                21721631     23.10%     92.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3805776      4.05%     96.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1638569      1.74%     98.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  990977      1.05%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  295026      0.31%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  170563      0.18%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   80815      0.09%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  201162      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            94039357                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    64861                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   47192                       # number of floating regfile writes
system.cpu1.idleCycles                      205019454                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              494803                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 8828008                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.130867                       # Inst execution rate
system.cpu1.iew.exec_refs                    13532982                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6194211                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                 331865                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              7218422                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            271430                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           264115                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6274736                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           39612482                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              7338771                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           337048                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             39136827                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                  1482                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1274306                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                511016                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1276139                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        75613                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          337876                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         2669                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          560                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads           22                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       689886                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       194354                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           560                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       202137                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        292666                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 16365081                       # num instructions consuming a value
system.cpu1.iew.wb_count                     38583889                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.779029                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 12748873                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.129018                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      38642465                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                51082776                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24400521                       # number of integer regfile writes
system.cpu1.ipc                              0.123746                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.123746                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           271938      0.69%      0.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             25212605     63.87%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              209301      0.53%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                67133      0.17%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              11790      0.03%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              35370      0.09%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               5895      0.01%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              5895      0.01%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             7499327     19.00%     84.41% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6136864     15.55%     99.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          11846      0.03%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          5911      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              39473875                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                  76760                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             153467                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses        76683                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes             76703                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     260199                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006592                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   9807      3.77%      3.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                    91      0.03%      3.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   3142      1.21%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                165363     63.55%     68.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                81743     31.42%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead               53      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              39385376                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         173134500                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     38507206                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         42010562                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  39115291                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 39473875                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             497191                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2474244                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            40661                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         48516                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       934599                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     94039357                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.419759                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.827470                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           67385829     71.66%     71.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           18882254     20.08%     91.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4589542      4.88%     96.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1991155      2.12%     98.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             746813      0.79%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             288491      0.31%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              95834      0.10%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              41151      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              18288      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       94039357                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.131994                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           208815                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           59422                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             7218422                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6274736                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 131428                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 58950                       # number of misc regfile writes
system.cpu1.numCycles                       299058811                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   147698712                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                1674464                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             23281923                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                 13216                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                53259198                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                732079                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  857                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             52063643                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              40212153                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           25440572                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 24315151                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7250091                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                511016                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8115186                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2158649                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            64861                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        51998782                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       6164342                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            168191                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1014596                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        168210                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   131872551                       # The number of ROB reads
system.cpu1.rob.rob_writes                   79923550                       # The number of ROB writes
system.cpu1.timesIdled                        2270761                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued           673568                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                39154                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              774522                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1456962                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4616582                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8734887                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       752805                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       329658                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6044788                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3394544                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12121748                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3724202                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 223422769500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4054731                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1055045                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3072324                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            97432                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          51670                       # Transaction distribution
system.membus.trans_dist::ReadExReq            402447                       # Transaction distribution
system.membus.trans_dist::ReadExResp           397108                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4054729                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1238                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13186724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13186724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    352440576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               352440576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           128100                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4607516                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4607516    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4607516                       # Request fanout histogram
system.membus.respLayer1.occupancy        23675449017                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         13927548412                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   223422769500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 223422769500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 223422769500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 223422769500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 223422769500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   223422769500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 223422769500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 223422769500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 223422769500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 223422769500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13544                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6772                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    16785370.791494                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   5791455.740553                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6772    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     77498000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6772                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   109752238500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 113670531000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 223422769500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3374656                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3374656                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3374656                       # number of overall hits
system.cpu0.icache.overall_hits::total        3374656                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1386459                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1386459                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1386459                       # number of overall misses
system.cpu0.icache.overall_misses::total      1386459                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  84740200483                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  84740200483                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  84740200483                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  84740200483                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4761115                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4761115                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4761115                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4761115                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.291205                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.291205                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.291205                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.291205                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 61119.874791                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 61119.874791                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 61119.874791                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 61119.874791                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        64478                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              799                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    80.698373                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1268153                       # number of writebacks
system.cpu0.icache.writebacks::total          1268153                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       118220                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       118220                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       118220                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       118220                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1268239                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1268239                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1268239                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1268239                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  77027031483                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  77027031483                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  77027031483                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  77027031483                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.266374                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.266374                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.266374                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.266374                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 60735.422490                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 60735.422490                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 60735.422490                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 60735.422490                       # average overall mshr miss latency
system.cpu0.icache.replacements               1268153                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3374656                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3374656                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1386459                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1386459                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  84740200483                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  84740200483                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4761115                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4761115                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.291205                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.291205                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 61119.874791                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 61119.874791                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       118220                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       118220                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1268239                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1268239                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  77027031483                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  77027031483                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.266374                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.266374                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 60735.422490                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 60735.422490                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 223422769500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998825                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4643096                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1268270                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.660968                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998825                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999963                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999963                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10790468                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10790468                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 223422769500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7631402                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7631402                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7631402                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7631402                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4098746                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4098746                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4098746                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4098746                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 282139903364                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 282139903364                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 282139903364                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 282139903364                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     11730148                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11730148                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     11730148                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11730148                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.349420                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.349420                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.349420                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.349420                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 68835.664216                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68835.664216                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 68835.664216                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68835.664216                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     16341689                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1186                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           243380                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             20                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    67.144749                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    59.300000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1388132                       # number of writebacks
system.cpu0.dcache.writebacks::total          1388132                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2585436                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2585436                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2585436                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2585436                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1513310                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1513310                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1513310                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1513310                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 105864231139                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 105864231139                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 105864231139                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 105864231139                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.129010                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.129010                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.129010                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.129010                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 69955.416365                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 69955.416365                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 69955.416365                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 69955.416365                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1388128                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      5261349                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5261349                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1954559                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1954559                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 134338485000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 134338485000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      7215908                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      7215908                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.270868                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.270868                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 68730.841586                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 68730.841586                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       881858                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       881858                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1072701                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1072701                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  75079332000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  75079332000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.148658                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.148658                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 69990.921981                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 69990.921981                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2370053                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2370053                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2144187                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2144187                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 147801418364                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 147801418364                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4514240                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4514240                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.474983                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.474983                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68931.216524                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68931.216524                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1703578                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1703578                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       440609                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       440609                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  30784899139                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  30784899139                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.097604                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.097604                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 69868.974848                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69868.974848                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       151596                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       151596                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        22422                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        22422                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    944375500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    944375500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       174018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       174018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.128849                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.128849                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 42118.254393                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 42118.254393                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        17911                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        17911                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         4511                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         4511                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     29150500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     29150500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.025923                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.025923                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  6462.092662                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6462.092662                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       130004                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       130004                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        28066                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        28066                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    209635500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    209635500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       158070                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       158070                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.177554                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.177554                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7469.375757                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7469.375757                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        28025                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        28025                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    181738500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    181738500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.177295                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.177295                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6484.870651                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6484.870651                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1828000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1828000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1700000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1700000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        75927                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          75927                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        28804                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        28804                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    442936495                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    442936495                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       104731                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       104731                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.275028                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.275028                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 15377.603631                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 15377.603631                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        28803                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        28803                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    414128495                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    414128495                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.275019                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.275019                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 14377.963927                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 14377.963927                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 223422769500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.486490                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9585852                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1486480                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.448692                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.486490                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.983953                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.983953                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25820382                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25820382                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 223422769500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              430557                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              354667                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              564976                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              291393                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1641593                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             430557                       # number of overall hits
system.l2.overall_hits::.cpu0.data             354667                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             564976                       # number of overall hits
system.l2.overall_hits::.cpu1.data             291393                       # number of overall hits
system.l2.overall_hits::total                 1641593                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            837643                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1026556                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           1610588                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            735043                       # number of demand (read+write) misses
system.l2.demand_misses::total                4209830                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           837643                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1026556                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          1610588                       # number of overall misses
system.l2.overall_misses::.cpu1.data           735043                       # number of overall misses
system.l2.overall_misses::total               4209830                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  70140098000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  98980374921                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 128995911000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  66297928421                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     364414312342                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  70140098000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  98980374921                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 128995911000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  66297928421                       # number of overall miss cycles
system.l2.overall_miss_latency::total    364414312342                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1268200                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1381223                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         2175564                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1026436                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5851423                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1268200                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1381223                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        2175564                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1026436                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5851423                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.660498                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.743222                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.740308                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.716112                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.719454                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.660498                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.743222                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.740308                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.716112                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.719454                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83735.073295                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96419.849400                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80092.432702                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 90195.986386                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86562.714490                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83735.073295                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96419.849400                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80092.432702                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 90195.986386                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86562.714490                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 41                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         4                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      10.250000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    266483                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1055045                       # number of writebacks
system.l2.writebacks::total                   1055045                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           3158                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          81844                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          15525                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          89755                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              190282                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          3158                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         81844                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         15525                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         89755                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             190282                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       834485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       944712                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      1595063                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       645288                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4019548                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       834485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       944712                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      1595063                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       645288                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       433893                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4453441                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  61631587528                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  82408623505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 112031724508                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  52188727460                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 308260663001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  61631587528                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  82408623505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 112031724508                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  52188727460                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  51772452308                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 360033115309                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.658007                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.683968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.733172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.628669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.686935                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.658007                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.683968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.733172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.628669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.761087                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73855.836268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87231.477429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70236.551477                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 80876.643390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76690.379864                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73855.836268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87231.477429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70236.551477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 80876.643390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 119320.782562                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80843.804894                       # average overall mshr miss latency
system.l2.replacements                        7826231                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1295484                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1295484                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1295484                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1295484                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      4061141                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4061141                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      4061141                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4061141                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       433893                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         433893                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  51772452308                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  51772452308                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 119320.782562                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 119320.782562                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            4886                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1362                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 6248                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         13415                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          7054                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              20469                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    154933500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     57353000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    212286500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        18301                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         8416                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            26717                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.733020                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.838165                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.766141                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 11549.273202                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8130.564219                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10371.122185                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data        13415                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         7054                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         20469                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    271794000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    140867497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    412661497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.733020                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.838165                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.766141                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20260.454715                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19969.874823                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20160.315453                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          5232                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           766                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               5998                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1580                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         4032                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             5612                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      5831000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     21845000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     27676000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         6812                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         4798                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          11610                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.231944                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.840350                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.483376                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3690.506329                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5417.906746                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4931.575196                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1580                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         4032                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         5612                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     31834909                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     81923994                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    113758903                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.231944                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.840350                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.483376                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20148.676582                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20318.450893                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20270.652708                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           113385                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           142270                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                255655                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         281571                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         271979                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              553550                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  28530643922                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  26563756921                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   55094400843                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       394956                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       414249                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            809205                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.712917                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.656559                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.684066                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101326.642026                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 97668.411609                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99529.222009                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        79872                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        79575                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           159447                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       201699                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       192404                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         394103                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  19504739452                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  17674177448                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  37178916900                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.510687                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.464465                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.487025                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96702.211969                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91859.719382                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94338.071266                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        430557                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        564976                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             995533                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       837643                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      1610588                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2448231                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  70140098000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 128995911000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 199136009000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1268200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      2175564                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3443764                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.660498                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.740308                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.710917                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83735.073295                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80092.432702                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81338.733559                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         3158                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        15525                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         18683                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       834485                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      1595063                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2429548                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  61631587528                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 112031724508                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 173663312036                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.658007                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.733172                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.705492                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73855.836268                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70236.551477                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71479.679363                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       241282                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       149123                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            390405                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       744985                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       463064                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1208049                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  70449730999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  39734171500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 110183902499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       986267                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       612187                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1598454                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.755358                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.756409                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.755761                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94565.301313                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85807.083902                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91208.140149                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         1972                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        10180                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        12152                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       743013                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       452884                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1195897                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  62903884053                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  34514550012                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  97418434065                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.753359                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.739780                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.748159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84660.543023                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 76210.574920                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81460.555604                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2261                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          346                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2607                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1081                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          167                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1248                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data       157999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       702995                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       860994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3342                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          513                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3855                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.323459                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.325536                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.323735                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data   146.160037                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  4209.550898                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total   689.899038                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1078                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          160                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1238                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     20852995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      3083496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     23936491                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.322561                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.311891                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.321141                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19344.151206                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19271.850000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19334.806947                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 223422769500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 223422769500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.994219                       # Cycle average of tags in use
system.l2.tags.total_refs                    11473250                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7828912                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.465497                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.216246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        7.720533                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.055312                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       17.067280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.367352                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     1.567496                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.409629                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.120633                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.110239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.266676                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.068240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.024492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999910                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  97830720                       # Number of tag accesses
system.l2.tags.data_accesses                 97830720                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 223422769500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      53407040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      60550208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     102084032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      41403584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     27472832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          284917696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     53407040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    102084032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     155491072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     67522880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        67522880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         834485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         946097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        1595063                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         646931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       429263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4451839                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1055045                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1055045                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        239040274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        271011805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        456909706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        185314971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    122963439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1275240194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    239040274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    456909706                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        695949980                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      302220226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            302220226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      302220226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       239040274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       271011805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       456909706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       185314971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    122963439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1577460421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1012631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    834485.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    864246.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   1595063.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    556250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    427172.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000420338500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        62155                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        62154                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8469008                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             957259                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4451836                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1055045                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4451836                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1055045                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 174620                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 42414                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             79050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             73426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            454458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            187986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            236945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            886522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            188005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            407976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            166604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            312826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           151478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           385019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           212044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           279093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           140384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           115404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             48184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             60752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             44490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             57803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             72318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             40517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             51325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             68746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             72544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            57912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           136778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           128631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            36735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            45606                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.82                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.64                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 101230368027                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21386100000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            181428243027                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     23667.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42417.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2885451                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  802708                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4451836                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1055045                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2402453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  937909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  348910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  156057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   84912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   55807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   47869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   41225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   35279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   31502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  28263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  26638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  22976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  20627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  17026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  12125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   5134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  35932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  36524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  37241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  38716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  42272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  48763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  60083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  75645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  71640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  73598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  74701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  73778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  72627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  72732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  21173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  17560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1601695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    211.371398                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   131.017949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.215148                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       819872     51.19%     51.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       375459     23.44%     74.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       131821      8.23%     82.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        84743      5.29%     88.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        41942      2.62%     90.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        33446      2.09%     92.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15275      0.95%     93.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10045      0.63%     94.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        89092      5.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1601695                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        62154                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      68.815587                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     41.869760                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     70.125943                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          10208     16.42%     16.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         18258     29.38%     45.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          5599      9.01%     54.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          5335      8.58%     63.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          3903      6.28%     69.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          3235      5.20%     74.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         2700      4.34%     79.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127         1630      2.62%     81.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143         1282      2.06%     83.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159         1050      1.69%     85.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175         1278      2.06%     87.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191         1438      2.31%     89.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207         1385      2.23%     92.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223         1568      2.52%     94.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239         1431      2.30%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255          846      1.36%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271          486      0.78%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287          181      0.29%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303          130      0.21%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319           88      0.14%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335           63      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351           30      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367           22      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            7      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         62154                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        62155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.292173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.274857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.783146                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            53512     86.09%     86.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1465      2.36%     88.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5381      8.66%     97.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1402      2.26%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              300      0.48%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               63      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               22      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         62155                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              273742080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                11175680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                64808000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               284917504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             67522880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1225.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       290.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1275.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    302.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  223422782500                       # Total gap between requests
system.mem_ctrls.avgGap                      40571.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     53407040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     55311808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    102084032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     35600000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     27339200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     64808000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 239040273.824911117554                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 247565671.680566996336                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 456909706.331430971622                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 159339176.036845237017                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 122365325.885014593601                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 290068913.499883890152                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       834486                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       946096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      1595063                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       646931                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       429260                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1055045                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  27103514687                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  43889860240                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst  46240863214                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  26236056419                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  37957948467                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5528444176765                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32479.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46390.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     28989.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     40554.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     88426.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5240007.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5204788680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2766429765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12586763280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3089404800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17637094800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      98999811600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2426080800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       142710373725                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        638.745881                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5434871277                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7460700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 210527198223                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6231256500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3312006555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17952587520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2196502920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17637094800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     100586205960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1090169760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       149005824015                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        666.923180                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1933173284                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7460700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 214028896216                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              23440                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        11721                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6304856.880812                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   11439688.474422                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        11721    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    582357500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          11721                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   149523542000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  73899227500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 223422769500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3383323                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3383323                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3383323                       # number of overall hits
system.cpu1.icache.overall_hits::total        3383323                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      2282023                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       2282023                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      2282023                       # number of overall misses
system.cpu1.icache.overall_misses::total      2282023                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 147260937439                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 147260937439                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 147260937439                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 147260937439                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5665346                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5665346                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5665346                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5665346                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.402804                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.402804                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.402804                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.402804                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 64530.873457                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64530.873457                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 64530.873457                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64530.873457                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       992811                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs            10614                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    93.537875                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      2175557                       # number of writebacks
system.cpu1.icache.writebacks::total          2175557                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       106453                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       106453                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       106453                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       106453                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      2175570                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      2175570                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      2175570                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      2175570                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 138808829939                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 138808829939                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 138808829939                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 138808829939                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.384014                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.384014                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.384014                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.384014                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 63803.430797                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 63803.430797                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 63803.430797                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 63803.430797                       # average overall mshr miss latency
system.cpu1.icache.replacements               2175557                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3383323                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3383323                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      2282023                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      2282023                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 147260937439                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 147260937439                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5665346                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5665346                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.402804                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.402804                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 64530.873457                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64530.873457                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       106453                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       106453                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      2175570                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      2175570                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 138808829939                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 138808829939                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.384014                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.384014                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 63803.430797                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 63803.430797                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 223422769500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.999953                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6764444                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          2175602                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             3.109229                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.999953                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         13506262                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        13506262                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 223422769500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8777177                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8777177                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8777177                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8777177                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3696569                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3696569                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3696569                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3696569                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 230302113941                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 230302113941                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 230302113941                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 230302113941                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12473746                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12473746                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12473746                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12473746                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.296348                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.296348                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.296348                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.296348                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 62301.586672                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 62301.586672                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 62301.586672                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 62301.586672                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9351892                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           68                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           125304                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    74.633627                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    22.666667                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1050042                       # number of writebacks
system.cpu1.dcache.writebacks::total          1050042                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2543344                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2543344                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2543344                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2543344                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1153225                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1153225                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1153225                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1153225                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  72231130366                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  72231130366                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  72231130366                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  72231130366                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.092452                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.092452                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.092452                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.092452                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 62634.030971                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 62634.030971                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 62634.030971                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 62634.030971                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1050042                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5237612                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5237612                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1332502                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1332502                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  75991865500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  75991865500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      6570114                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6570114                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.202813                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.202813                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 57029.456991                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 57029.456991                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       633923                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       633923                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       698579                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       698579                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  42689635500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  42689635500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.106327                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.106327                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 61109.245339                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 61109.245339                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3539565                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3539565                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2364067                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2364067                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 154310248441                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 154310248441                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5903632                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5903632                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.400443                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.400443                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 65273.212832                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65273.212832                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1909421                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1909421                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       454646                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       454646                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  29541494866                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  29541494866                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.077011                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.077011                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 64976.915811                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64976.915811                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        77849                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        77849                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        35041                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        35041                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   1015558500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   1015558500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       112890                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       112890                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.310400                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.310400                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28982.006792                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28982.006792                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        26536                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        26536                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         8505                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         8505                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     62403500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     62403500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.075339                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.075339                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7337.272193                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7337.272193                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        58454                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        58454                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        31900                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        31900                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    243275500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    243275500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        90354                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        90354                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.353056                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.353056                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7626.191223                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7626.191223                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        31899                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        31899                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    213504500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    213504500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.353045                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.353045                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6693.140851                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6693.140851                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data     32661500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total     32661500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data     30533500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total     30533500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data        53672                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total          53672                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        27164                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        27164                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    143635000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    143635000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        80836                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        80836                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.336038                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.336038                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5287.696952                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5287.696952                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        27163                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        27163                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    116460500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    116460500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.336026                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.336026                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4287.468247                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4287.468247                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 223422769500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.471567                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10205749                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1148029                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.889801                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.471567                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.983486                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.983486                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26663650                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26663650                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 223422769500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5228116                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2350529                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4586382                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6771186                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           777854                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          103419                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         57668                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         161087                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         2256                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         2256                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           844029                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          844031                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3443808                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1784309                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3855                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3855                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3804591                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4372488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      6526691                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3311047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18014817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    162326592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    177238464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    278471744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132893824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              750930624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8949825                       # Total snoops (count)
system.tol2bus.snoopTraffic                  81793600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         14843743                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.334586                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.516774                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10206898     68.76%     68.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4307187     29.02%     97.78% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 329658      2.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14843743                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11943438601                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2272391228                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1904582538                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1762607408                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        3271702271                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1502                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
