Synthesis report
Thu Apr 27 20:53:31 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Synthesis Summary
  2. Synthesis Settings
  3. Synthesis Source Files Read
  4. Synthesis Messages



+-----------------------------------------------------------+
; Synthesis Summary                                         ;
+-----------------------+-----------------------------------+
; Synthesis Status      ; Failed - Thu Apr 27 20:53:31 2023 ;
; Revision Name         ; kernel_3mm                        ;
; Top-level Entity Name ; kernel_3mm                        ;
; Family                ; Stratix 10                        ;
+-----------------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Synthesis Settings                                                                                                          ;
+---------------------------------------------------------------------------------+----------------------+--------------------+
; Option                                                                          ; Setting              ; Default Value      ;
+---------------------------------------------------------------------------------+----------------------+--------------------+
; Device                                                                          ; 1SX280HH3F55I1VG     ;                    ;
; Top-level entity name                                                           ; kernel_3mm           ; kernel_3mm         ;
; Family name                                                                     ; Stratix 10           ; Cyclone 10 GX      ;
; Optimization Mode                                                               ; Superior Performance ; Balanced           ;
; Allow RAM Retiming                                                              ; On                   ; Off                ;
; Allow DSP Retiming                                                              ; On                   ; Off                ;
; Restructure Multiplexers                                                        ; Off                  ; Auto               ;
; VHDL Version                                                                    ; VHDL_2008            ; VHDL_1993          ;
; Optimization Technique                                                          ; Speed                ; Balanced           ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                   ; On                 ;
; Enable compact report table                                                     ; Off                  ; Off                ;
; Enable Design Assistant in the compilation flow                                 ; On                   ; On                 ;
; Design Assistant include IP blocks                                              ; Off                  ; Off                ;
; High fanout net threshold for RAM inference                                     ; 15                   ; 15                 ;
; Design Assistant limit on reported violations per rule                          ; 5000                 ; 5000               ;
; Allow Register Retiming                                                         ; On                   ; On                 ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                  ; Off                ;
; Preserve fewer node names                                                       ; On                   ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable               ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001         ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto                 ; Auto               ;
; Safe State Machine                                                              ; Auto                 ; Auto               ;
; Iteration limit for constant Verilog loops                                      ; 5000                 ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                  ; 250                ;
; Infer RAMs from Raw Logic                                                       ; On                   ; On                 ;
; DSP Block Balancing                                                             ; Auto                 ; Auto               ;
; NOT Gate Push-Back                                                              ; On                   ; On                 ;
; Power-Up Don't Care                                                             ; On                   ; On                 ;
; Disable Register Power-up Initialization                                        ; Off                  ; Off                ;
; Remove Redundant Logic Cells                                                    ; Off                  ; Off                ;
; Remove Duplicate Registers                                                      ; On                   ; On                 ;
; Ignore GLOBAL Buffers                                                           ; Off                  ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                  ; Off                ;
; Ignore SOFT Buffers                                                             ; On                   ; On                 ;
; Auto Open-Drain Pins                                                            ; On                   ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                  ; Off                ;
; Auto ROM Replacement                                                            ; On                   ; On                 ;
; Auto RAM Replacement                                                            ; On                   ; On                 ;
; Auto DSP Block Replacement                                                      ; On                   ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                 ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                 ; Auto               ;
; Physical Shift Register Inference                                               ; On                   ; On                 ;
; Auto Clock Enable Replacement                                                   ; On                   ; On                 ;
; Strict RAM Replacement                                                          ; Off                  ; Off                ;
; Allow Synchronous Control Signals                                               ; On                   ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                  ; Off                ;
; Auto Resource Sharing                                                           ; Off                  ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                  ; Off                ;
; Ignore translate_off and synthesis_off directives                               ; Off                  ; Off                ;
; Timing-Driven Synthesis                                                         ; On                   ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                  ; Off                ;
; Synchronization Register Chain Length                                           ; 3                    ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation   ; Normal compilation ;
; HDL message level                                                               ; Level2               ; Level2             ;
; Number of Protected Registers Reported in Synthesis Report                      ; 100                  ; 100                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                 ; 5000               ;
; Number of Optimized Away Hierarchies Reported in Synthesis Report               ; 100                  ; 100                ;
; Group Identical Hierarchies in Optimized Away Hierarchies Report                ; On                   ; On                 ;
; Synthesis Migration Checks for Stratix 10                                       ; Off                  ; Off                ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                 ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                  ; 100                ;
; Clock MUX Protection                                                            ; On                   ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                  ; Off                ;
; Block Design Naming                                                             ; Auto                 ; Auto               ;
; SDC constraint protection                                                       ; Off                  ; Off                ;
; Synthesis Effort                                                                ; Auto                 ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                   ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium               ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                 ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                   ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                   ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                  ; Off                ;
; Disable DSP Negate Inferencing                                                  ; Off                  ; Off                ;
; Report Parameter Settings                                                       ; On                   ; On                 ;
; Report Parameter Settings to ASCII                                              ; On                   ; On                 ;
; Report Source Assignments                                                       ; On                   ; On                 ;
; Report Source Assignments to ASCII                                              ; On                   ; On                 ;
; Report Resource Utilization by Entity to ASCII                                  ; On                   ; On                 ;
; Size of the Latch Report                                                        ; 100                  ; 100                ;
; Enable VHDL static assertion support                                            ; Off                  ; Off                ;
; Enable SystemVerilog static assertion support                                   ; Off                  ; Off                ;
; Enable State Machines Inference                                                 ; On                   ; On                 ;
; Enable formal verification support during compilation                           ; Off                  ; Off                ;
; Size of the PR Initial Conditions Report                                        ; 100                  ; 100                ;
; Number of Registers with Ignored Power-Up Settings Reported in Synthesis Report ; 500                  ; 500                ;
; Report PR Initial Values as Errors                                              ; Off                  ; Off                ;
; Fractal Synthesis                                                               ; Off                  ; Off                ;
; Aggressive Multiplexer Area Optimization                                        ; Auto                 ; Auto               ;
; Synthesis Available Resource Multiplier                                         ; 1                    ; 1                  ;
; Message Level for Unconnected Output Ports                                      ; Warning              ; Warning            ;
; ENABLE_FPGA_TAMPER_DETECTION                                                    ; Off                  ; Off                ;
; Pack Barrelshifters into Carry Chains for Better Area                           ; Auto                 ; Auto               ;
; Initialize Verilog enums to X                                                   ; Off                  ; Off                ;
; Enable preserve for debug assignments                                           ; Off                  ; Off                ;
+---------------------------------------------------------------------------------+----------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Source Files Read                                                                                                                                                                        ;
+------------------------------------------+----------------------------------+-------------------------------------------------------------------------+---------+----------------------------------+
; File Name with User-Entered Path         ; File Type                        ; File Name with Absolute Path                                            ; Library ; MD5                              ;
+------------------------------------------+----------------------------------+-------------------------------------------------------------------------+---------+----------------------------------+
; ../sim/VHDL_SRC/LSQ_G.v                  ; User-Specified Verilog HDL File  ; /home/dirren/Dynamatic/kernel_3mm/sim/VHDL_SRC/LSQ_G.v                  ;         ; e31d0056dc07e0a0e7d4a90d5873e9c6 ;
; ../sim/VHDL_SRC/LSQ_F.v                  ; User-Specified Verilog HDL File  ; /home/dirren/Dynamatic/kernel_3mm/sim/VHDL_SRC/LSQ_F.v                  ;         ; 538e384c2ed95e9248c5ab82f5cce76e ;
; ../sim/VHDL_SRC/LSQ_E.v                  ; User-Specified Verilog HDL File  ; /home/dirren/Dynamatic/kernel_3mm/sim/VHDL_SRC/LSQ_E.v                  ;         ; 3b83b982d789f7ebb41b22cd3302c665 ;
; ../sim/VHDL_SRC/two_port_RAM.vhd         ; User-Specified VHDL File         ; /home/dirren/Dynamatic/kernel_3mm/sim/VHDL_SRC/two_port_RAM.vhd         ;         ; 97fc560f4a49b61946ce999009c77544 ;
; ../sim/VHDL_SRC/single_argument.vhd      ; User-Specified VHDL File         ; /home/dirren/Dynamatic/kernel_3mm/sim/VHDL_SRC/single_argument.vhd      ;         ; 6abe5268a3017e7f73dd780d8fba0b5e ;
; ../sim/VHDL_SRC/multipliers.vhd          ; User-Specified VHDL File         ; /home/dirren/Dynamatic/kernel_3mm/sim/VHDL_SRC/multipliers.vhd          ;         ; 4e7eec2e1362396a86f842a73d09c9d6 ;
; ../sim/VHDL_SRC/mul_wrapper.vhd          ; User-Specified VHDL File         ; /home/dirren/Dynamatic/kernel_3mm/sim/VHDL_SRC/mul_wrapper.vhd          ;         ; caad9788915f67e2c8c713cf5e9067a7 ;
; ../sim/VHDL_SRC/MemCont.vhd              ; User-Specified VHDL File         ; /home/dirren/Dynamatic/kernel_3mm/sim/VHDL_SRC/MemCont.vhd              ;         ; 7089ba800a976c67c8711f4e56a3d83f ;
; ../sim/VHDL_SRC/kernel_3mm_optimized.vhd ; User-Specified VHDL File         ; /home/dirren/Dynamatic/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd ;         ; fc9ce919d8e495c01f1d3482ee6b85a6 ;
; ../sim/VHDL_SRC/elastic_components.vhd   ; User-Specified VHDL File         ; /home/dirren/Dynamatic/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd   ;         ; 9aecf6ba8ea6a9b3705838fc8d1431ca ;
; ../sim/VHDL_SRC/delay_buffer.vhd         ; User-Specified VHDL File         ; /home/dirren/Dynamatic/kernel_3mm/sim/VHDL_SRC/delay_buffer.vhd         ;         ; c50948d3c9138d8878c8ee078d0ae663 ;
; ../sim/VHDL_SRC/arithmetic_units.vhd     ; User-Specified VHDL File         ; /home/dirren/Dynamatic/kernel_3mm/sim/VHDL_SRC/arithmetic_units.vhd     ;         ; 36339103ada99b51c36d63f5cbded6d8 ;
+------------------------------------------+----------------------------------+-------------------------------------------------------------------------+---------+----------------------------------+


+--------------------+
; Synthesis Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Thu Apr 27 20:53:28 2023
    Info: System process ID: 79265
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off kernel_3mm -c kernel_3mm
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Synthesis...
Info: Project = "kernel_3mm"
Info: Revision = "kernel_3mm"
Info: Analyzing source files
Info (16303): Superior Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Error (13785): VHDL Use Clause error at two_port_RAM.vhd(8): design library "altera_work" does not contain primary unit "sim_package" File: /home/dirren/Dynamatic/kernel_3mm/sim/VHDL_SRC/two_port_RAM.vhd Line: 8
Error (13827): Ignored construct two_port_ram at two_port_RAM.vhd(39) due to previous errors File: /home/dirren/Dynamatic/kernel_3mm/sim/VHDL_SRC/two_port_RAM.vhd Line: 39
Error (13785): VHDL Use Clause error at single_argument.vhd(8): design library "altera_work" does not contain primary unit "sim_package" File: /home/dirren/Dynamatic/kernel_3mm/sim/VHDL_SRC/single_argument.vhd Line: 8
Error (13827): Ignored construct single_argument at single_argument.vhd(29) due to previous errors File: /home/dirren/Dynamatic/kernel_3mm/sim/VHDL_SRC/single_argument.vhd Line: 29
Error: Flow failed: 
Error: Quartus Prime Synthesis was unsuccessful. 5 errors, 0 warnings
    Error: Peak virtual memory: 1310 megabytes
    Error: Processing ended: Thu Apr 27 20:53:31 2023
    Error: Elapsed time: 00:00:03
    Error: System process ID: 79265


