
usb_to_com.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d5c4  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  0800d74c  0800d74c  0000e74c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dc10  0800dc10  0000f178  2**0
                  CONTENTS
  4 .ARM          00000008  0800dc10  0800dc10  0000ec10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dc18  0800dc18  0000f178  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dc18  0800dc18  0000ec18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800dc1c  0800dc1c  0000ec1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000178  20000000  0800dc20  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f178  2**0
                  CONTENTS
 10 .bss          0000247c  20000178  20000178  0000f178  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200025f4  200025f4  0000f178  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f178  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ad90  00000000  00000000  0000f1a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000470d  00000000  00000000  00029f38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017a8  00000000  00000000  0002e648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001231  00000000  00000000  0002fdf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025343  00000000  00000000  00031021  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f05a  00000000  00000000  00056364  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1240  00000000  00000000  000753be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001465fe  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000620c  00000000  00000000  00146644  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004e  00000000  00000000  0014c850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000178 	.word	0x20000178
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800d734 	.word	0x0800d734

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000017c 	.word	0x2000017c
 80001c4:	0800d734 	.word	0x0800d734

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <Init_Timer_chanal>:
uint8_t Set_Direction_OY(uint8_t status);
uint8_t Set_Direction_OZ(uint8_t status);
static MC_Axis_t Rotbot_axis[NUM_AXIT_ROBOT];
Axis_Config_t Rotbot_axis_target[NUM_AXIT_ROBOT]={0,};
void Init_Timer_chanal(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80004bc:	2100      	movs	r1, #0
 80004be:	4818      	ldr	r0, [pc, #96]	@ (8000520 <Init_Timer_chanal+0x68>)
 80004c0:	f006 f898 	bl	80065f4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 80004c4:	2100      	movs	r1, #0
 80004c6:	4817      	ldr	r0, [pc, #92]	@ (8000524 <Init_Timer_chanal+0x6c>)
 80004c8:	f006 f894 	bl	80065f4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80004cc:	2104      	movs	r1, #4
 80004ce:	4816      	ldr	r0, [pc, #88]	@ (8000528 <Init_Timer_chanal+0x70>)
 80004d0:	f006 f890 	bl	80065f4 <HAL_TIM_PWM_Start>
	/* 1. Reset Counter */
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 80004d4:	4b12      	ldr	r3, [pc, #72]	@ (8000520 <Init_Timer_chanal+0x68>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	2200      	movs	r2, #0
 80004da:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim5, 0);
 80004dc:	4b11      	ldr	r3, [pc, #68]	@ (8000524 <Init_Timer_chanal+0x6c>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	2200      	movs	r2, #0
 80004e2:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 80004e4:	4b10      	ldr	r3, [pc, #64]	@ (8000528 <Init_Timer_chanal+0x70>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	2200      	movs	r2, #0
 80004ea:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 80004ec:	2108      	movs	r1, #8
 80004ee:	480f      	ldr	r0, [pc, #60]	@ (800052c <Init_Timer_chanal+0x74>)
 80004f0:	f006 f880 	bl	80065f4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80004f4:	2100      	movs	r1, #0
 80004f6:	480e      	ldr	r0, [pc, #56]	@ (8000530 <Init_Timer_chanal+0x78>)
 80004f8:	f006 f87c 	bl	80065f4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80004fc:	2100      	movs	r1, #0
 80004fe:	480d      	ldr	r0, [pc, #52]	@ (8000534 <Init_Timer_chanal+0x7c>)
 8000500:	f006 f878 	bl	80065f4 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COUNTER(&htim8, 0);
 8000504:	4b09      	ldr	r3, [pc, #36]	@ (800052c <Init_Timer_chanal+0x74>)
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	2200      	movs	r2, #0
 800050a:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 800050c:	4b08      	ldr	r3, [pc, #32]	@ (8000530 <Init_Timer_chanal+0x78>)
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	2200      	movs	r2, #0
 8000512:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8000514:	4b07      	ldr	r3, [pc, #28]	@ (8000534 <Init_Timer_chanal+0x7c>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	2200      	movs	r2, #0
 800051a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800051c:	bf00      	nop
 800051e:	bd80      	pop	{r7, pc}
 8000520:	20000418 	.word	0x20000418
 8000524:	20000460 	.word	0x20000460
 8000528:	20000388 	.word	0x20000388
 800052c:	200004f0 	.word	0x200004f0
 8000530:	200003d0 	.word	0x200003d0
 8000534:	20000340 	.word	0x20000340

08000538 <Copy_target_fromPC>:
void Copy_target_fromPC(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b082      	sub	sp, #8
 800053c:	af00      	add	r7, sp, #0
	for(int i=0;i<NUM_AXIT_ROBOT;i++)
 800053e:	2300      	movs	r3, #0
 8000540:	607b      	str	r3, [r7, #4]
 8000542:	e037      	b.n	80005b4 <Copy_target_fromPC+0x7c>
	{
		Rotbot_axis_target[i].target_position = Get_Holding_Registers(Rotbot_axis[i].indexaxis);
 8000544:	4a1f      	ldr	r2, [pc, #124]	@ (80005c4 <Copy_target_fromPC+0x8c>)
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	214c      	movs	r1, #76	@ 0x4c
 800054a:	fb01 f303 	mul.w	r3, r1, r3
 800054e:	4413      	add	r3, r2
 8000550:	3340      	adds	r3, #64	@ 0x40
 8000552:	781b      	ldrb	r3, [r3, #0]
 8000554:	4618      	mov	r0, r3
 8000556:	f00c fbdb 	bl	800cd10 <Get_Holding_Registers>
 800055a:	4603      	mov	r3, r0
 800055c:	ee07 3a90 	vmov	s15, r3
 8000560:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000564:	4918      	ldr	r1, [pc, #96]	@ (80005c8 <Copy_target_fromPC+0x90>)
 8000566:	687a      	ldr	r2, [r7, #4]
 8000568:	4613      	mov	r3, r2
 800056a:	005b      	lsls	r3, r3, #1
 800056c:	4413      	add	r3, r2
 800056e:	009b      	lsls	r3, r3, #2
 8000570:	440b      	add	r3, r1
 8000572:	edc3 7a00 	vstr	s15, [r3]
		Rotbot_axis_target[i].target_speed=     Get_Holding_Registers(Rotbot_axis[i].indexaxis +1);
 8000576:	4a13      	ldr	r2, [pc, #76]	@ (80005c4 <Copy_target_fromPC+0x8c>)
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	214c      	movs	r1, #76	@ 0x4c
 800057c:	fb01 f303 	mul.w	r3, r1, r3
 8000580:	4413      	add	r3, r2
 8000582:	3340      	adds	r3, #64	@ 0x40
 8000584:	781b      	ldrb	r3, [r3, #0]
 8000586:	3301      	adds	r3, #1
 8000588:	b2db      	uxtb	r3, r3
 800058a:	4618      	mov	r0, r3
 800058c:	f00c fbc0 	bl	800cd10 <Get_Holding_Registers>
 8000590:	4603      	mov	r3, r0
 8000592:	ee07 3a90 	vmov	s15, r3
 8000596:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800059a:	490b      	ldr	r1, [pc, #44]	@ (80005c8 <Copy_target_fromPC+0x90>)
 800059c:	687a      	ldr	r2, [r7, #4]
 800059e:	4613      	mov	r3, r2
 80005a0:	005b      	lsls	r3, r3, #1
 80005a2:	4413      	add	r3, r2
 80005a4:	009b      	lsls	r3, r3, #2
 80005a6:	440b      	add	r3, r1
 80005a8:	3304      	adds	r3, #4
 80005aa:	edc3 7a00 	vstr	s15, [r3]
	for(int i=0;i<NUM_AXIT_ROBOT;i++)
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	3301      	adds	r3, #1
 80005b2:	607b      	str	r3, [r7, #4]
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	2b02      	cmp	r3, #2
 80005b8:	ddc4      	ble.n	8000544 <Copy_target_fromPC+0xc>
	}
}
 80005ba:	bf00      	nop
 80005bc:	bf00      	nop
 80005be:	3708      	adds	r7, #8
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bd80      	pop	{r7, pc}
 80005c4:	20000194 	.word	0x20000194
 80005c8:	20000278 	.word	0x20000278

080005cc <Reset_position>:
void Reset_position(void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b083      	sub	sp, #12
 80005d0:	af00      	add	r7, sp, #0
	for(int i=0x00U;i<NUM_AXIT_ROBOT;i++)
 80005d2:	2300      	movs	r3, #0
 80005d4:	607b      	str	r3, [r7, #4]
 80005d6:	e066      	b.n	80006a6 <Reset_position+0xda>
	{
		Rotbot_axis[i].current_pos =0x00U;
 80005d8:	4a38      	ldr	r2, [pc, #224]	@ (80006bc <Reset_position+0xf0>)
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	214c      	movs	r1, #76	@ 0x4c
 80005de:	fb01 f303 	mul.w	r3, r1, r3
 80005e2:	4413      	add	r3, r2
 80005e4:	3314      	adds	r3, #20
 80005e6:	2200      	movs	r2, #0
 80005e8:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].target_pos =0x00U;
 80005ea:	4a34      	ldr	r2, [pc, #208]	@ (80006bc <Reset_position+0xf0>)
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	214c      	movs	r1, #76	@ 0x4c
 80005f0:	fb01 f303 	mul.w	r3, r1, r3
 80005f4:	4413      	add	r3, r2
 80005f6:	3318      	adds	r3, #24
 80005f8:	2200      	movs	r2, #0
 80005fa:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].current_speed=0x00U;
 80005fc:	4a2f      	ldr	r2, [pc, #188]	@ (80006bc <Reset_position+0xf0>)
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	214c      	movs	r1, #76	@ 0x4c
 8000602:	fb01 f303 	mul.w	r3, r1, r3
 8000606:	4413      	add	r3, r2
 8000608:	3324      	adds	r3, #36	@ 0x24
 800060a:	2200      	movs	r2, #0
 800060c:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].target_speed=0X00U;
 800060e:	4a2b      	ldr	r2, [pc, #172]	@ (80006bc <Reset_position+0xf0>)
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	214c      	movs	r1, #76	@ 0x4c
 8000614:	fb01 f303 	mul.w	r3, r1, r3
 8000618:	4413      	add	r3, r2
 800061a:	3328      	adds	r3, #40	@ 0x28
 800061c:	2200      	movs	r2, #0
 800061e:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].accel =0X00U;
 8000620:	4a26      	ldr	r2, [pc, #152]	@ (80006bc <Reset_position+0xf0>)
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	214c      	movs	r1, #76	@ 0x4c
 8000626:	fb01 f303 	mul.w	r3, r1, r3
 800062a:	4413      	add	r3, r2
 800062c:	332c      	adds	r3, #44	@ 0x2c
 800062e:	f04f 0200 	mov.w	r2, #0
 8000632:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].state =STANDSTILL;
 8000634:	4a21      	ldr	r2, [pc, #132]	@ (80006bc <Reset_position+0xf0>)
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	214c      	movs	r1, #76	@ 0x4c
 800063a:	fb01 f303 	mul.w	r3, r1, r3
 800063e:	4413      	add	r3, r2
 8000640:	3331      	adds	r3, #49	@ 0x31
 8000642:	2200      	movs	r2, #0
 8000644:	701a      	strb	r2, [r3, #0]
		Rotbot_axis[i].ramp_time=0x00U;
 8000646:	4a1d      	ldr	r2, [pc, #116]	@ (80006bc <Reset_position+0xf0>)
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	214c      	movs	r1, #76	@ 0x4c
 800064c:	fb01 f303 	mul.w	r3, r1, r3
 8000650:	4413      	add	r3, r2
 8000652:	3334      	adds	r3, #52	@ 0x34
 8000654:	2200      	movs	r2, #0
 8000656:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].counter_pos=0x00U;
 8000658:	4a18      	ldr	r2, [pc, #96]	@ (80006bc <Reset_position+0xf0>)
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	214c      	movs	r1, #76	@ 0x4c
 800065e:	fb01 f303 	mul.w	r3, r1, r3
 8000662:	4413      	add	r3, r2
 8000664:	3320      	adds	r3, #32
 8000666:	2200      	movs	r2, #0
 8000668:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].direction=0x00U;
 800066a:	4a14      	ldr	r2, [pc, #80]	@ (80006bc <Reset_position+0xf0>)
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	214c      	movs	r1, #76	@ 0x4c
 8000670:	fb01 f303 	mul.w	r3, r1, r3
 8000674:	4413      	add	r3, r2
 8000676:	3330      	adds	r3, #48	@ 0x30
 8000678:	2200      	movs	r2, #0
 800067a:	701a      	strb	r2, [r3, #0]
		Rotbot_axis[i].fulse_stop=0x00U;
 800067c:	4a0f      	ldr	r2, [pc, #60]	@ (80006bc <Reset_position+0xf0>)
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	214c      	movs	r1, #76	@ 0x4c
 8000682:	fb01 f303 	mul.w	r3, r1, r3
 8000686:	4413      	add	r3, r2
 8000688:	3338      	adds	r3, #56	@ 0x38
 800068a:	2200      	movs	r2, #0
 800068c:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].offset=0x00U;
 800068e:	4a0b      	ldr	r2, [pc, #44]	@ (80006bc <Reset_position+0xf0>)
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	214c      	movs	r1, #76	@ 0x4c
 8000694:	fb01 f303 	mul.w	r3, r1, r3
 8000698:	4413      	add	r3, r2
 800069a:	3332      	adds	r3, #50	@ 0x32
 800069c:	2200      	movs	r2, #0
 800069e:	701a      	strb	r2, [r3, #0]
	for(int i=0x00U;i<NUM_AXIT_ROBOT;i++)
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	3301      	adds	r3, #1
 80006a4:	607b      	str	r3, [r7, #4]
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	2b02      	cmp	r3, #2
 80006aa:	dd95      	ble.n	80005d8 <Reset_position+0xc>
	}
}
 80006ac:	bf00      	nop
 80006ae:	bf00      	nop
 80006b0:	370c      	adds	r7, #12
 80006b2:	46bd      	mov	sp, r7
 80006b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop
 80006bc:	20000194 	.word	0x20000194

080006c0 <Robot_Init>:
void Robot_Init(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
	// TRỤC X
	Rotbot_axis[AXIT_X_ROBOT].htim= &htim1;
 80006c4:	4b27      	ldr	r3, [pc, #156]	@ (8000764 <Robot_Init+0xa4>)
 80006c6:	4a28      	ldr	r2, [pc, #160]	@ (8000768 <Robot_Init+0xa8>)
 80006c8:	601a      	str	r2, [r3, #0]
	Rotbot_axis[AXIT_X_ROBOT].htim_counter= &htim2;
 80006ca:	4b26      	ldr	r3, [pc, #152]	@ (8000764 <Robot_Init+0xa4>)
 80006cc:	4a27      	ldr	r2, [pc, #156]	@ (800076c <Robot_Init+0xac>)
 80006ce:	605a      	str	r2, [r3, #4]
	Rotbot_axis[AXIT_X_ROBOT].channel=TIM_CHANNEL_1;
 80006d0:	4b24      	ldr	r3, [pc, #144]	@ (8000764 <Robot_Init+0xa4>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	609a      	str	r2, [r3, #8]
	Rotbot_axis[AXIT_X_ROBOT].channel_counter=TIM_CHANNEL_2;
 80006d6:	4b23      	ldr	r3, [pc, #140]	@ (8000764 <Robot_Init+0xa4>)
 80006d8:	2204      	movs	r2, #4
 80006da:	60da      	str	r2, [r3, #12]
	Rotbot_axis[AXIT_X_ROBOT].Set_Direction_Pin=Set_Direction_OX;
 80006dc:	4b21      	ldr	r3, [pc, #132]	@ (8000764 <Robot_Init+0xa4>)
 80006de:	4a24      	ldr	r2, [pc, #144]	@ (8000770 <Robot_Init+0xb0>)
 80006e0:	611a      	str	r2, [r3, #16]
	Rotbot_axis[AXIT_X_ROBOT].max_axis=MAX_Axis_OX;//&Rotbot_axis_target[AXIT_X_ROBOT].max_limit;
 80006e2:	4b20      	ldr	r3, [pc, #128]	@ (8000764 <Robot_Init+0xa4>)
 80006e4:	f24d 6210 	movw	r2, #54800	@ 0xd610
 80006e8:	645a      	str	r2, [r3, #68]	@ 0x44
	Rotbot_axis[AXIT_X_ROBOT].indexaxis=0x00U;
 80006ea:	4b1e      	ldr	r3, [pc, #120]	@ (8000764 <Robot_Init+0xa4>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	// TRỤC Y
	Rotbot_axis[AXIT_Y_ROBOT].htim= &htim3;
 80006f2:	4b1c      	ldr	r3, [pc, #112]	@ (8000764 <Robot_Init+0xa4>)
 80006f4:	4a1f      	ldr	r2, [pc, #124]	@ (8000774 <Robot_Init+0xb4>)
 80006f6:	64da      	str	r2, [r3, #76]	@ 0x4c
	Rotbot_axis[AXIT_Y_ROBOT].htim_counter= &htim5;
 80006f8:	4b1a      	ldr	r3, [pc, #104]	@ (8000764 <Robot_Init+0xa4>)
 80006fa:	4a1f      	ldr	r2, [pc, #124]	@ (8000778 <Robot_Init+0xb8>)
 80006fc:	651a      	str	r2, [r3, #80]	@ 0x50
	Rotbot_axis[AXIT_Y_ROBOT].channel=TIM_CHANNEL_1;
 80006fe:	4b19      	ldr	r3, [pc, #100]	@ (8000764 <Robot_Init+0xa4>)
 8000700:	2200      	movs	r2, #0
 8000702:	655a      	str	r2, [r3, #84]	@ 0x54
	Rotbot_axis[AXIT_Y_ROBOT].channel_counter=TIM_CHANNEL_1;
 8000704:	4b17      	ldr	r3, [pc, #92]	@ (8000764 <Robot_Init+0xa4>)
 8000706:	2200      	movs	r2, #0
 8000708:	659a      	str	r2, [r3, #88]	@ 0x58
	Rotbot_axis[AXIT_Y_ROBOT].Set_Direction_Pin=Set_Direction_OY;
 800070a:	4b16      	ldr	r3, [pc, #88]	@ (8000764 <Robot_Init+0xa4>)
 800070c:	4a1b      	ldr	r2, [pc, #108]	@ (800077c <Robot_Init+0xbc>)
 800070e:	65da      	str	r2, [r3, #92]	@ 0x5c
	Rotbot_axis[AXIT_Y_ROBOT].max_axis=MAX_Axis_OY;//&Rotbot_axis_target[AXIT_Y_ROBOT].max_limit;
 8000710:	4b14      	ldr	r3, [pc, #80]	@ (8000764 <Robot_Init+0xa4>)
 8000712:	f646 4298 	movw	r2, #27800	@ 0x6c98
 8000716:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
	Rotbot_axis[AXIT_Y_ROBOT].indexaxis=0x03U;
 800071a:	4b12      	ldr	r3, [pc, #72]	@ (8000764 <Robot_Init+0xa4>)
 800071c:	2203      	movs	r2, #3
 800071e:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
	// TRỤC Z
	Rotbot_axis[AXIT_Z_ROBOT].htim= &htim8;
 8000722:	4b10      	ldr	r3, [pc, #64]	@ (8000764 <Robot_Init+0xa4>)
 8000724:	4a16      	ldr	r2, [pc, #88]	@ (8000780 <Robot_Init+0xc0>)
 8000726:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
	Rotbot_axis[AXIT_Z_ROBOT].htim_counter= &htim4;
 800072a:	4b0e      	ldr	r3, [pc, #56]	@ (8000764 <Robot_Init+0xa4>)
 800072c:	4a15      	ldr	r2, [pc, #84]	@ (8000784 <Robot_Init+0xc4>)
 800072e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
	Rotbot_axis[AXIT_Z_ROBOT].channel=TIM_CHANNEL_3;
 8000732:	4b0c      	ldr	r3, [pc, #48]	@ (8000764 <Robot_Init+0xa4>)
 8000734:	2208      	movs	r2, #8
 8000736:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
	Rotbot_axis[AXIT_Z_ROBOT].channel_counter=TIM_CHANNEL_1;
 800073a:	4b0a      	ldr	r3, [pc, #40]	@ (8000764 <Robot_Init+0xa4>)
 800073c:	2200      	movs	r2, #0
 800073e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
	Rotbot_axis[AXIT_Z_ROBOT].Set_Direction_Pin=Set_Direction_OZ;
 8000742:	4b08      	ldr	r3, [pc, #32]	@ (8000764 <Robot_Init+0xa4>)
 8000744:	4a10      	ldr	r2, [pc, #64]	@ (8000788 <Robot_Init+0xc8>)
 8000746:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
	Rotbot_axis[AXIT_Z_ROBOT].max_axis=MAX_Axis_OZ;//&Rotbot_axis_target[AXIT_Z_ROBOT].max_limit;
 800074a:	4b06      	ldr	r3, [pc, #24]	@ (8000764 <Robot_Init+0xa4>)
 800074c:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 8000750:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
	Rotbot_axis[AXIT_Z_ROBOT].indexaxis=0x06U;
 8000754:	4b03      	ldr	r3, [pc, #12]	@ (8000764 <Robot_Init+0xa4>)
 8000756:	2206      	movs	r2, #6
 8000758:	f883 20d8 	strb.w	r2, [r3, #216]	@ 0xd8
	Reset_position();
 800075c:	f7ff ff36 	bl	80005cc <Reset_position>
}
 8000760:	bf00      	nop
 8000762:	bd80      	pop	{r7, pc}
 8000764:	20000194 	.word	0x20000194
 8000768:	20000340 	.word	0x20000340
 800076c:	20000388 	.word	0x20000388
 8000770:	080017e9 	.word	0x080017e9
 8000774:	200003d0 	.word	0x200003d0
 8000778:	20000460 	.word	0x20000460
 800077c:	08001831 	.word	0x08001831
 8000780:	200004f0 	.word	0x200004f0
 8000784:	20000418 	.word	0x20000418
 8000788:	08001875 	.word	0x08001875

0800078c <MC_MoveAbsolute>:
    axis->counter_pos=0x00U;
    axis->current_speed=SET_SPEED_1000HZ;
    // CƯỠNG BỨC cập nhật giá trị từ vùng đệm vào thanh ghi thực thi CỦA timer đếm xung
}
void MC_MoveAbsolute(MC_Axis_t* axis, int32_t pos, uint32_t speed)// mục đích Kích hoạt di chuyển đến vị trí tuyệt đối
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b084      	sub	sp, #16
 8000790:	af00      	add	r7, sp, #0
 8000792:	60f8      	str	r0, [r7, #12]
 8000794:	60b9      	str	r1, [r7, #8]
 8000796:	607a      	str	r2, [r7, #4]
	// 1. Kiểm tra nếu trục đang bận hoặc có lỗi thì không nhận lệnh mới (Tùy logic)
		if(axis->state == AXIS_ERROR || axis->busy == 0x01) return;
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800079e:	b2db      	uxtb	r3, r3
 80007a0:	2b07      	cmp	r3, #7
 80007a2:	f000 8084 	beq.w	80008ae <MC_MoveAbsolute+0x122>
 80007a6:	68fb      	ldr	r3, [r7, #12]
 80007a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80007ac:	b2db      	uxtb	r3, r3
 80007ae:	2b01      	cmp	r3, #1
 80007b0:	d07d      	beq.n	80008ae <MC_MoveAbsolute+0x122>

		// 2. Gán các tham số mục tiêu
		if(pos >= axis->max_axis) pos= axis->max_axis;
 80007b2:	68fb      	ldr	r3, [r7, #12]
 80007b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007b6:	68ba      	ldr	r2, [r7, #8]
 80007b8:	429a      	cmp	r2, r3
 80007ba:	db02      	blt.n	80007c2 <MC_MoveAbsolute+0x36>
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007c0:	60bb      	str	r3, [r7, #8]
		if(pos <= 0x00U) pos=0U;// tránh chạm home liên tục sinh ngắt
 80007c2:	68bb      	ldr	r3, [r7, #8]
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d101      	bne.n	80007cc <MC_MoveAbsolute+0x40>
 80007c8:	2300      	movs	r3, #0
 80007ca:	60bb      	str	r3, [r7, #8]
		axis->target_pos = pos;
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	68ba      	ldr	r2, [r7, #8]
 80007d0:	619a      	str	r2, [r3, #24]
		// 3. Xác định hướng di chuyển
		if (axis->target_pos > axis->current_pos) {
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	699a      	ldr	r2, [r3, #24]
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	695b      	ldr	r3, [r3, #20]
 80007da:	429a      	cmp	r2, r3
 80007dc:	dd04      	ble.n	80007e8 <MC_MoveAbsolute+0x5c>
			axis->direction = 0x00; // Chạy tiến
 80007de:	68fb      	ldr	r3, [r7, #12]
 80007e0:	2200      	movs	r2, #0
 80007e2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
 80007e6:	e009      	b.n	80007fc <MC_MoveAbsolute+0x70>
		} else if (axis->target_pos < axis->current_pos) {
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	699a      	ldr	r2, [r3, #24]
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	695b      	ldr	r3, [r3, #20]
 80007f0:	429a      	cmp	r2, r3
 80007f2:	da5e      	bge.n	80008b2 <MC_MoveAbsolute+0x126>
			axis->direction = 0x01; // Chạy lùi
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	2201      	movs	r2, #1
 80007f8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
		} else
		{
			return; // Đã ở đúng vị trí
		}
	    //  Chọn hướng đi cho chân DIR
		if(axis->Set_Direction_Pin(axis->direction) != axis->direction)
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	691b      	ldr	r3, [r3, #16]
 8000800:	68fa      	ldr	r2, [r7, #12]
 8000802:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 8000806:	4610      	mov	r0, r2
 8000808:	4798      	blx	r3
 800080a:	4603      	mov	r3, r0
 800080c:	461a      	mov	r2, r3
 800080e:	68fb      	ldr	r3, [r7, #12]
 8000810:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000814:	429a      	cmp	r2, r3
 8000816:	d006      	beq.n	8000826 <MC_MoveAbsolute+0x9a>
		{
			axis->Set_Direction_Pin(axis->direction);
 8000818:	68fb      	ldr	r3, [r7, #12]
 800081a:	691b      	ldr	r3, [r3, #16]
 800081c:	68fa      	ldr	r2, [r7, #12]
 800081e:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 8000822:	4610      	mov	r0, r2
 8000824:	4798      	blx	r3
		}
		speed = (speed<50000U) ? speed:50000U;
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800082c:	4293      	cmp	r3, r2
 800082e:	bf28      	it	cs
 8000830:	4613      	movcs	r3, r2
 8000832:	607b      	str	r3, [r7, #4]
		speed = (speed>1000U) ? speed:1000U;
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800083a:	bf38      	it	cc
 800083c:	f44f 737a 	movcc.w	r3, #1000	@ 0x3e8
 8000840:	607b      	str	r3, [r7, #4]
		axis->target_speed = speed;
 8000842:	687a      	ldr	r2, [r7, #4]
 8000844:	68fb      	ldr	r3, [r7, #12]
 8000846:	629a      	str	r2, [r3, #40]	@ 0x28
		axis->accel = jerk_table[(speed/(uint32_t)1000U)-1] ;// speed là 1k đến 50k
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	4a1c      	ldr	r2, [pc, #112]	@ (80008bc <MC_MoveAbsolute+0x130>)
 800084c:	fba2 2303 	umull	r2, r3, r2, r3
 8000850:	099b      	lsrs	r3, r3, #6
 8000852:	3b01      	subs	r3, #1
 8000854:	4a1a      	ldr	r2, [pc, #104]	@ (80008c0 <MC_MoveAbsolute+0x134>)
 8000856:	009b      	lsls	r3, r3, #2
 8000858:	4413      	add	r3, r2
 800085a:	681a      	ldr	r2, [r3, #0]
 800085c:	68fb      	ldr	r3, [r7, #12]
 800085e:	62da      	str	r2, [r3, #44]	@ 0x2c

		axis->delta_pos = axis->target_pos > axis->current_pos ? (axis->target_pos - axis->current_pos):(axis->current_pos - axis->target_pos);
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	699a      	ldr	r2, [r3, #24]
 8000864:	68fb      	ldr	r3, [r7, #12]
 8000866:	695b      	ldr	r3, [r3, #20]
 8000868:	429a      	cmp	r2, r3
 800086a:	dd05      	ble.n	8000878 <MC_MoveAbsolute+0xec>
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	699a      	ldr	r2, [r3, #24]
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	695b      	ldr	r3, [r3, #20]
 8000874:	1ad3      	subs	r3, r2, r3
 8000876:	e004      	b.n	8000882 <MC_MoveAbsolute+0xf6>
 8000878:	68fb      	ldr	r3, [r7, #12]
 800087a:	695a      	ldr	r2, [r3, #20]
 800087c:	68fb      	ldr	r3, [r7, #12]
 800087e:	699b      	ldr	r3, [r3, #24]
 8000880:	1ad3      	subs	r3, r2, r3
 8000882:	68fa      	ldr	r2, [r7, #12]
 8000884:	61d3      	str	r3, [r2, #28]
		// 4. Chuyển trạng thái sang Tăng tốc để bộ Handler bắt đầu làm việc
		axis->state = START_RUN;
 8000886:	68fb      	ldr	r3, [r7, #12]
 8000888:	2201      	movs	r2, #1
 800088a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
		axis->busy = 0x01U;
 800088e:	68fb      	ldr	r3, [r7, #12]
 8000890:	2201      	movs	r2, #1
 8000892:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
		axis->done = 0x00U;
 8000896:	68fb      	ldr	r3, [r7, #12]
 8000898:	2200      	movs	r2, #0
 800089a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
	    axis->counter_pos=0x00U;
 800089e:	68fb      	ldr	r3, [r7, #12]
 80008a0:	2200      	movs	r2, #0
 80008a2:	621a      	str	r2, [r3, #32]
	    axis->current_speed=SET_SPEED_500HZ;
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	f240 12f3 	movw	r2, #499	@ 0x1f3
 80008aa:	625a      	str	r2, [r3, #36]	@ 0x24
 80008ac:	e002      	b.n	80008b4 <MC_MoveAbsolute+0x128>
		if(axis->state == AXIS_ERROR || axis->busy == 0x01) return;
 80008ae:	bf00      	nop
 80008b0:	e000      	b.n	80008b4 <MC_MoveAbsolute+0x128>
			return; // Đã ở đúng vị trí
 80008b2:	bf00      	nop
	    // CƯỠNG BỨC cập nhật giá trị từ vùng đệm vào thanh ghi thực thi CỦA timer đếm xung
}
 80008b4:	3710      	adds	r7, #16
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	10624dd3 	.word	0x10624dd3
 80008c0:	0800d794 	.word	0x0800d794

080008c4 <Timer_PWM_Chanal_Start>:
void Timer_PWM_Chanal_Start(MC_Axis_t* axis)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b083      	sub	sp, #12
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
	// RESET BỘ ĐẾM COUNTER CỦA TIMER PHÁT XUNG VÀ TIMER ĐẾM XUNG
	__HAL_TIM_SET_COUNTER(axis->htim, 0);
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	2200      	movs	r2, #0
 80008d4:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(axis->htim_counter, 0);
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	685b      	ldr	r3, [r3, #4]
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	2200      	movs	r2, #0
 80008de:	625a      	str	r2, [r3, #36]	@ 0x24
	//	 SET SỐ XUNG CẦN ĐẾM CỦA TIMER ĐẾN XUNG ĐỂ DỪNG XUNG CỦA TIMER PHÁT XUNG
	__HAL_TIM_SET_AUTORELOAD(axis->htim_counter, axis->delta_pos);
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	69da      	ldr	r2, [r3, #28]
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	685b      	ldr	r3, [r3, #4]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	62da      	str	r2, [r3, #44]	@ 0x2c
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	69da      	ldr	r2, [r3, #28]
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	685b      	ldr	r3, [r3, #4]
 80008f4:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(axis->htim_counter, axis->channel_counter, axis->delta_pos);
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	68db      	ldr	r3, [r3, #12]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d106      	bne.n	800090c <Timer_PWM_Chanal_Start+0x48>
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	69da      	ldr	r2, [r3, #28]
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	685b      	ldr	r3, [r3, #4]
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	635a      	str	r2, [r3, #52]	@ 0x34
 800090a:	e01e      	b.n	800094a <Timer_PWM_Chanal_Start+0x86>
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	68db      	ldr	r3, [r3, #12]
 8000910:	2b04      	cmp	r3, #4
 8000912:	d107      	bne.n	8000924 <Timer_PWM_Chanal_Start+0x60>
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	69d9      	ldr	r1, [r3, #28]
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	685b      	ldr	r3, [r3, #4]
 800091c:	681a      	ldr	r2, [r3, #0]
 800091e:	460b      	mov	r3, r1
 8000920:	6393      	str	r3, [r2, #56]	@ 0x38
 8000922:	e012      	b.n	800094a <Timer_PWM_Chanal_Start+0x86>
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	68db      	ldr	r3, [r3, #12]
 8000928:	2b08      	cmp	r3, #8
 800092a:	d107      	bne.n	800093c <Timer_PWM_Chanal_Start+0x78>
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	69d9      	ldr	r1, [r3, #28]
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	685b      	ldr	r3, [r3, #4]
 8000934:	681a      	ldr	r2, [r3, #0]
 8000936:	460b      	mov	r3, r1
 8000938:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800093a:	e006      	b.n	800094a <Timer_PWM_Chanal_Start+0x86>
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	69d9      	ldr	r1, [r3, #28]
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	685b      	ldr	r3, [r3, #4]
 8000944:	681a      	ldr	r2, [r3, #0]
 8000946:	460b      	mov	r3, r1
 8000948:	6413      	str	r3, [r2, #64]	@ 0x40
	axis->htim_counter->Instance->EGR = TIM_EGR_UG;
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	685b      	ldr	r3, [r3, #4]
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	2201      	movs	r2, #1
 8000952:	615a      	str	r2, [r3, #20]
    // set tần só ban đầu của timer phát xung là 15 hz, lúc khởi động coi tần số gần bằng min là 1kHz
    __HAL_TIM_SET_AUTORELOAD(axis->htim, SET_SPEED_500HZ);
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	f240 12f3 	movw	r2, #499	@ 0x1f3
 800095e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8000968:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(axis->htim, axis->channel, (SET_SPEED_500HZ/2));
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	689b      	ldr	r3, [r3, #8]
 800096e:	2b00      	cmp	r3, #0
 8000970:	d105      	bne.n	800097e <Timer_PWM_Chanal_Start+0xba>
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	22f9      	movs	r2, #249	@ 0xf9
 800097a:	635a      	str	r2, [r3, #52]	@ 0x34
 800097c:	e018      	b.n	80009b0 <Timer_PWM_Chanal_Start+0xec>
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	689b      	ldr	r3, [r3, #8]
 8000982:	2b04      	cmp	r3, #4
 8000984:	d105      	bne.n	8000992 <Timer_PWM_Chanal_Start+0xce>
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	681a      	ldr	r2, [r3, #0]
 800098c:	23f9      	movs	r3, #249	@ 0xf9
 800098e:	6393      	str	r3, [r2, #56]	@ 0x38
 8000990:	e00e      	b.n	80009b0 <Timer_PWM_Chanal_Start+0xec>
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	689b      	ldr	r3, [r3, #8]
 8000996:	2b08      	cmp	r3, #8
 8000998:	d105      	bne.n	80009a6 <Timer_PWM_Chanal_Start+0xe2>
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	681a      	ldr	r2, [r3, #0]
 80009a0:	23f9      	movs	r3, #249	@ 0xf9
 80009a2:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80009a4:	e004      	b.n	80009b0 <Timer_PWM_Chanal_Start+0xec>
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	681a      	ldr	r2, [r3, #0]
 80009ac:	23f9      	movs	r3, #249	@ 0xf9
 80009ae:	6413      	str	r3, [r2, #64]	@ 0x40

    axis->htim->Instance->EGR = TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	2201      	movs	r2, #1
 80009b8:	615a      	str	r2, [r3, #20]
}
 80009ba:	bf00      	nop
 80009bc:	370c      	adds	r7, #12
 80009be:	46bd      	mov	sp, r7
 80009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c4:	4770      	bx	lr

080009c6 <MC_MoveHomeAbsolute>:

	taget_move = (axis->current_pos + distance);
	MC_MoveAbsolute(axis,taget_move,freq);
}
uint8_t MC_MoveHomeAbsolute(MC_Axis_t* axis)
{
 80009c6:	b480      	push	{r7}
 80009c8:	b083      	sub	sp, #12
 80009ca:	af00      	add	r7, sp, #0
 80009cc:	6078      	str	r0, [r7, #4]
	if(axis->busy != 0x00U)
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80009d4:	b2db      	uxtb	r3, r3
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d036      	beq.n	8000a48 <MC_MoveHomeAbsolute+0x82>
	{
		__HAL_TIM_SET_COMPARE(axis->htim, axis->channel, 0x00u);
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	689b      	ldr	r3, [r3, #8]
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d105      	bne.n	80009ee <MC_MoveHomeAbsolute+0x28>
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	2200      	movs	r2, #0
 80009ea:	635a      	str	r2, [r3, #52]	@ 0x34
 80009ec:	e018      	b.n	8000a20 <MC_MoveHomeAbsolute+0x5a>
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	689b      	ldr	r3, [r3, #8]
 80009f2:	2b04      	cmp	r3, #4
 80009f4:	d105      	bne.n	8000a02 <MC_MoveHomeAbsolute+0x3c>
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	681a      	ldr	r2, [r3, #0]
 80009fc:	2300      	movs	r3, #0
 80009fe:	6393      	str	r3, [r2, #56]	@ 0x38
 8000a00:	e00e      	b.n	8000a20 <MC_MoveHomeAbsolute+0x5a>
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	689b      	ldr	r3, [r3, #8]
 8000a06:	2b08      	cmp	r3, #8
 8000a08:	d105      	bne.n	8000a16 <MC_MoveHomeAbsolute+0x50>
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	681a      	ldr	r2, [r3, #0]
 8000a10:	2300      	movs	r3, #0
 8000a12:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000a14:	e004      	b.n	8000a20 <MC_MoveHomeAbsolute+0x5a>
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	681a      	ldr	r2, [r3, #0]
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	6413      	str	r3, [r2, #64]	@ 0x40
		axis->htim->Instance->EGR |= TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	695a      	ldr	r2, [r3, #20]
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	f042 0201 	orr.w	r2, r2, #1
 8000a32:	615a      	str	r2, [r3, #20]
		axis->ramp_time=0x00U;
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	2200      	movs	r2, #0
 8000a38:	635a      	str	r2, [r3, #52]	@ 0x34
		axis->state = STANDSTILL;
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
		axis->current_speed = 0x00U;
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	2200      	movs	r2, #0
 8000a46:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	return 0x01U;
 8000a48:	2301      	movs	r3, #1
}
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	370c      	adds	r7, #12
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a54:	4770      	bx	lr
	...

08000a58 <Emergency_Stop>:
void Emergency_Stop(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b082      	sub	sp, #8
 8000a5c:	af00      	add	r7, sp, #0
	for(int i=0;i<NUM_AXIT_ROBOT;i++)
 8000a5e:	2300      	movs	r3, #0
 8000a60:	607b      	str	r3, [r7, #4]
 8000a62:	e00b      	b.n	8000a7c <Emergency_Stop+0x24>
	{
		MC_MoveHomeAbsolute(&Rotbot_axis[i]);// thay đổi tần số ở đây
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	224c      	movs	r2, #76	@ 0x4c
 8000a68:	fb02 f303 	mul.w	r3, r2, r3
 8000a6c:	4a07      	ldr	r2, [pc, #28]	@ (8000a8c <Emergency_Stop+0x34>)
 8000a6e:	4413      	add	r3, r2
 8000a70:	4618      	mov	r0, r3
 8000a72:	f7ff ffa8 	bl	80009c6 <MC_MoveHomeAbsolute>
	for(int i=0;i<NUM_AXIT_ROBOT;i++)
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	3301      	adds	r3, #1
 8000a7a:	607b      	str	r3, [r7, #4]
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	2b02      	cmp	r3, #2
 8000a80:	ddf0      	ble.n	8000a64 <Emergency_Stop+0xc>
	}
}
 8000a82:	bf00      	nop
 8000a84:	bf00      	nop
 8000a86:	3708      	adds	r7, #8
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	20000194 	.word	0x20000194

08000a90 <Interrup_gpio_OX>:
void Interrup_gpio_OX(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
		GPIOA->ODR &=~(1<<9u);
 8000a94:	4b20      	ldr	r3, [pc, #128]	@ (8000b18 <Interrup_gpio_OX+0x88>)
 8000a96:	695b      	ldr	r3, [r3, #20]
 8000a98:	4a1f      	ldr	r2, [pc, #124]	@ (8000b18 <Interrup_gpio_OX+0x88>)
 8000a9a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000a9e:	6153      	str	r3, [r2, #20]
        __HAL_TIM_SET_COMPARE(Rotbot_axis[AXIT_X_ROBOT].htim, Rotbot_axis[AXIT_X_ROBOT].channel, 0x00u);
 8000aa0:	4b1e      	ldr	r3, [pc, #120]	@ (8000b1c <Interrup_gpio_OX+0x8c>)
 8000aa2:	689b      	ldr	r3, [r3, #8]
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d105      	bne.n	8000ab4 <Interrup_gpio_OX+0x24>
 8000aa8:	4b1c      	ldr	r3, [pc, #112]	@ (8000b1c <Interrup_gpio_OX+0x8c>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	2200      	movs	r2, #0
 8000ab0:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ab2:	e018      	b.n	8000ae6 <Interrup_gpio_OX+0x56>
 8000ab4:	4b19      	ldr	r3, [pc, #100]	@ (8000b1c <Interrup_gpio_OX+0x8c>)
 8000ab6:	689b      	ldr	r3, [r3, #8]
 8000ab8:	2b04      	cmp	r3, #4
 8000aba:	d105      	bne.n	8000ac8 <Interrup_gpio_OX+0x38>
 8000abc:	4b17      	ldr	r3, [pc, #92]	@ (8000b1c <Interrup_gpio_OX+0x8c>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	681a      	ldr	r2, [r3, #0]
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	6393      	str	r3, [r2, #56]	@ 0x38
 8000ac6:	e00e      	b.n	8000ae6 <Interrup_gpio_OX+0x56>
 8000ac8:	4b14      	ldr	r3, [pc, #80]	@ (8000b1c <Interrup_gpio_OX+0x8c>)
 8000aca:	689b      	ldr	r3, [r3, #8]
 8000acc:	2b08      	cmp	r3, #8
 8000ace:	d105      	bne.n	8000adc <Interrup_gpio_OX+0x4c>
 8000ad0:	4b12      	ldr	r3, [pc, #72]	@ (8000b1c <Interrup_gpio_OX+0x8c>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	681a      	ldr	r2, [r3, #0]
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000ada:	e004      	b.n	8000ae6 <Interrup_gpio_OX+0x56>
 8000adc:	4b0f      	ldr	r3, [pc, #60]	@ (8000b1c <Interrup_gpio_OX+0x8c>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	681a      	ldr	r2, [r3, #0]
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	6413      	str	r3, [r2, #64]	@ 0x40
        Rotbot_axis[AXIT_X_ROBOT].htim->Instance->EGR |= TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 8000ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8000b1c <Interrup_gpio_OX+0x8c>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	695a      	ldr	r2, [r3, #20]
 8000aee:	4b0b      	ldr	r3, [pc, #44]	@ (8000b1c <Interrup_gpio_OX+0x8c>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	f042 0201 	orr.w	r2, r2, #1
 8000af8:	615a      	str	r2, [r3, #20]
        Rotbot_axis[AXIT_X_ROBOT].ramp_time=0x00U;
 8000afa:	4b08      	ldr	r3, [pc, #32]	@ (8000b1c <Interrup_gpio_OX+0x8c>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	635a      	str	r2, [r3, #52]	@ 0x34
        Rotbot_axis[AXIT_X_ROBOT].state = STANDSTILL;
 8000b00:	4b06      	ldr	r3, [pc, #24]	@ (8000b1c <Interrup_gpio_OX+0x8c>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        Rotbot_axis[AXIT_X_ROBOT].current_speed=0x00U;
 8000b08:	4b04      	ldr	r3, [pc, #16]	@ (8000b1c <Interrup_gpio_OX+0x8c>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000b0e:	bf00      	nop
 8000b10:	46bd      	mov	sp, r7
 8000b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b16:	4770      	bx	lr
 8000b18:	40020000 	.word	0x40020000
 8000b1c:	20000194 	.word	0x20000194

08000b20 <Interrup_gpio_OY>:
void Interrup_gpio_OY(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
	GPIOC->ODR &=~(1<<7U);
 8000b24:	4b21      	ldr	r3, [pc, #132]	@ (8000bac <Interrup_gpio_OY+0x8c>)
 8000b26:	695b      	ldr	r3, [r3, #20]
 8000b28:	4a20      	ldr	r2, [pc, #128]	@ (8000bac <Interrup_gpio_OY+0x8c>)
 8000b2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000b2e:	6153      	str	r3, [r2, #20]
    __HAL_TIM_SET_COMPARE(Rotbot_axis[AXIT_Y_ROBOT].htim, Rotbot_axis[AXIT_Y_ROBOT].channel, 0x00u);
 8000b30:	4b1f      	ldr	r3, [pc, #124]	@ (8000bb0 <Interrup_gpio_OY+0x90>)
 8000b32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d105      	bne.n	8000b44 <Interrup_gpio_OY+0x24>
 8000b38:	4b1d      	ldr	r3, [pc, #116]	@ (8000bb0 <Interrup_gpio_OY+0x90>)
 8000b3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	2200      	movs	r2, #0
 8000b40:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b42:	e018      	b.n	8000b76 <Interrup_gpio_OY+0x56>
 8000b44:	4b1a      	ldr	r3, [pc, #104]	@ (8000bb0 <Interrup_gpio_OY+0x90>)
 8000b46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000b48:	2b04      	cmp	r3, #4
 8000b4a:	d105      	bne.n	8000b58 <Interrup_gpio_OY+0x38>
 8000b4c:	4b18      	ldr	r3, [pc, #96]	@ (8000bb0 <Interrup_gpio_OY+0x90>)
 8000b4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b50:	681a      	ldr	r2, [r3, #0]
 8000b52:	2300      	movs	r3, #0
 8000b54:	6393      	str	r3, [r2, #56]	@ 0x38
 8000b56:	e00e      	b.n	8000b76 <Interrup_gpio_OY+0x56>
 8000b58:	4b15      	ldr	r3, [pc, #84]	@ (8000bb0 <Interrup_gpio_OY+0x90>)
 8000b5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000b5c:	2b08      	cmp	r3, #8
 8000b5e:	d105      	bne.n	8000b6c <Interrup_gpio_OY+0x4c>
 8000b60:	4b13      	ldr	r3, [pc, #76]	@ (8000bb0 <Interrup_gpio_OY+0x90>)
 8000b62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b64:	681a      	ldr	r2, [r3, #0]
 8000b66:	2300      	movs	r3, #0
 8000b68:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000b6a:	e004      	b.n	8000b76 <Interrup_gpio_OY+0x56>
 8000b6c:	4b10      	ldr	r3, [pc, #64]	@ (8000bb0 <Interrup_gpio_OY+0x90>)
 8000b6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b70:	681a      	ldr	r2, [r3, #0]
 8000b72:	2300      	movs	r3, #0
 8000b74:	6413      	str	r3, [r2, #64]	@ 0x40
    Rotbot_axis[AXIT_Y_ROBOT].htim->Instance->EGR |= TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 8000b76:	4b0e      	ldr	r3, [pc, #56]	@ (8000bb0 <Interrup_gpio_OY+0x90>)
 8000b78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	695a      	ldr	r2, [r3, #20]
 8000b7e:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb0 <Interrup_gpio_OY+0x90>)
 8000b80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	f042 0201 	orr.w	r2, r2, #1
 8000b88:	615a      	str	r2, [r3, #20]
    Rotbot_axis[AXIT_Y_ROBOT].ramp_time=0x00U;
 8000b8a:	4b09      	ldr	r3, [pc, #36]	@ (8000bb0 <Interrup_gpio_OY+0x90>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    Rotbot_axis[AXIT_Y_ROBOT].state = STANDSTILL;
 8000b92:	4b07      	ldr	r3, [pc, #28]	@ (8000bb0 <Interrup_gpio_OY+0x90>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
    Rotbot_axis[AXIT_Y_ROBOT].current_speed=0x00U;
 8000b9a:	4b05      	ldr	r3, [pc, #20]	@ (8000bb0 <Interrup_gpio_OY+0x90>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	671a      	str	r2, [r3, #112]	@ 0x70
}
 8000ba0:	bf00      	nop
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop
 8000bac:	40020800 	.word	0x40020800
 8000bb0:	20000194 	.word	0x20000194

08000bb4 <Interrup_gpio_OZ>:
void Interrup_gpio_OZ(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
	GPIOC->ODR &=~(1<<9U);
 8000bb8:	4b26      	ldr	r3, [pc, #152]	@ (8000c54 <Interrup_gpio_OZ+0xa0>)
 8000bba:	695b      	ldr	r3, [r3, #20]
 8000bbc:	4a25      	ldr	r2, [pc, #148]	@ (8000c54 <Interrup_gpio_OZ+0xa0>)
 8000bbe:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000bc2:	6153      	str	r3, [r2, #20]
	__HAL_TIM_SET_COMPARE(Rotbot_axis[AXIT_Z_ROBOT].htim, Rotbot_axis[AXIT_Z_ROBOT].channel, 0x00u);
 8000bc4:	4b24      	ldr	r3, [pc, #144]	@ (8000c58 <Interrup_gpio_OZ+0xa4>)
 8000bc6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d106      	bne.n	8000bdc <Interrup_gpio_OZ+0x28>
 8000bce:	4b22      	ldr	r3, [pc, #136]	@ (8000c58 <Interrup_gpio_OZ+0xa4>)
 8000bd0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	635a      	str	r2, [r3, #52]	@ 0x34
 8000bda:	e01d      	b.n	8000c18 <Interrup_gpio_OZ+0x64>
 8000bdc:	4b1e      	ldr	r3, [pc, #120]	@ (8000c58 <Interrup_gpio_OZ+0xa4>)
 8000bde:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000be2:	2b04      	cmp	r3, #4
 8000be4:	d106      	bne.n	8000bf4 <Interrup_gpio_OZ+0x40>
 8000be6:	4b1c      	ldr	r3, [pc, #112]	@ (8000c58 <Interrup_gpio_OZ+0xa4>)
 8000be8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000bec:	681a      	ldr	r2, [r3, #0]
 8000bee:	2300      	movs	r3, #0
 8000bf0:	6393      	str	r3, [r2, #56]	@ 0x38
 8000bf2:	e011      	b.n	8000c18 <Interrup_gpio_OZ+0x64>
 8000bf4:	4b18      	ldr	r3, [pc, #96]	@ (8000c58 <Interrup_gpio_OZ+0xa4>)
 8000bf6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000bfa:	2b08      	cmp	r3, #8
 8000bfc:	d106      	bne.n	8000c0c <Interrup_gpio_OZ+0x58>
 8000bfe:	4b16      	ldr	r3, [pc, #88]	@ (8000c58 <Interrup_gpio_OZ+0xa4>)
 8000c00:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000c04:	681a      	ldr	r2, [r3, #0]
 8000c06:	2300      	movs	r3, #0
 8000c08:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000c0a:	e005      	b.n	8000c18 <Interrup_gpio_OZ+0x64>
 8000c0c:	4b12      	ldr	r3, [pc, #72]	@ (8000c58 <Interrup_gpio_OZ+0xa4>)
 8000c0e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000c12:	681a      	ldr	r2, [r3, #0]
 8000c14:	2300      	movs	r3, #0
 8000c16:	6413      	str	r3, [r2, #64]	@ 0x40
    Rotbot_axis[AXIT_Z_ROBOT].htim->Instance->EGR |= TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 8000c18:	4b0f      	ldr	r3, [pc, #60]	@ (8000c58 <Interrup_gpio_OZ+0xa4>)
 8000c1a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	695a      	ldr	r2, [r3, #20]
 8000c22:	4b0d      	ldr	r3, [pc, #52]	@ (8000c58 <Interrup_gpio_OZ+0xa4>)
 8000c24:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	f042 0201 	orr.w	r2, r2, #1
 8000c2e:	615a      	str	r2, [r3, #20]
    Rotbot_axis[AXIT_Z_ROBOT].ramp_time=0x00U;
 8000c30:	4b09      	ldr	r3, [pc, #36]	@ (8000c58 <Interrup_gpio_OZ+0xa4>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
    Rotbot_axis[AXIT_Z_ROBOT].state = STANDSTILL;
 8000c38:	4b07      	ldr	r3, [pc, #28]	@ (8000c58 <Interrup_gpio_OZ+0xa4>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
    Rotbot_axis[AXIT_Z_ROBOT].current_speed=0x00U;
 8000c40:	4b05      	ldr	r3, [pc, #20]	@ (8000c58 <Interrup_gpio_OZ+0xa4>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
}
 8000c48:	bf00      	nop
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop
 8000c54:	40020800 	.word	0x40020800
 8000c58:	20000194 	.word	0x20000194

08000c5c <Motor_Busy>:
        Rotbot_axis[AXIT_Z_ROBOT].current_speed=0x00U;
	}

}
uint8_t Motor_Busy(void)// kiểm tra xem 3 trục robot có đã goàn toàn dừng lại chưa
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
	return (Rotbot_axis[0].busy || Rotbot_axis[1].busy || Rotbot_axis[2].busy) ;;
 8000c60:	4b0d      	ldr	r3, [pc, #52]	@ (8000c98 <Motor_Busy+0x3c>)
 8000c62:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000c66:	b2db      	uxtb	r3, r3
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d10b      	bne.n	8000c84 <Motor_Busy+0x28>
 8000c6c:	4b0a      	ldr	r3, [pc, #40]	@ (8000c98 <Motor_Busy+0x3c>)
 8000c6e:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8000c72:	b2db      	uxtb	r3, r3
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d105      	bne.n	8000c84 <Motor_Busy+0x28>
 8000c78:	4b07      	ldr	r3, [pc, #28]	@ (8000c98 <Motor_Busy+0x3c>)
 8000c7a:	f893 30d4 	ldrb.w	r3, [r3, #212]	@ 0xd4
 8000c7e:	b2db      	uxtb	r3, r3
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d001      	beq.n	8000c88 <Motor_Busy+0x2c>
 8000c84:	2301      	movs	r3, #1
 8000c86:	e000      	b.n	8000c8a <Motor_Busy+0x2e>
 8000c88:	2300      	movs	r3, #0
 8000c8a:	b2db      	uxtb	r3, r3
}
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop
 8000c98:	20000194 	.word	0x20000194

08000c9c <Move_Home_3Step>:
uint8_t Move_Home_3Step(volatile uint8_t * home_tep)// về home 3 giai đoạn
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
	//uint8_t result=0x00U;
	static uint16_t counter_100=0x00U;
	static uint8_t onetime=0x00U;
	static uint8_t step=0x00U;
	static uint8_t time=0x00U;
	if( *home_tep == 0x01)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	b2db      	uxtb	r3, r3
 8000caa:	2b01      	cmp	r3, #1
 8000cac:	d105      	bne.n	8000cba <Move_Home_3Step+0x1e>
	{
		step=0x01U;
 8000cae:	4b8d      	ldr	r3, [pc, #564]	@ (8000ee4 <Move_Home_3Step+0x248>)
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	701a      	strb	r2, [r3, #0]
		*home_tep = 0x02U;
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	2202      	movs	r2, #2
 8000cb8:	701a      	strb	r2, [r3, #0]

	}
	switch(step)
 8000cba:	4b8a      	ldr	r3, [pc, #552]	@ (8000ee4 <Move_Home_3Step+0x248>)
 8000cbc:	781b      	ldrb	r3, [r3, #0]
 8000cbe:	3b01      	subs	r3, #1
 8000cc0:	2b04      	cmp	r3, #4
 8000cc2:	f200 820e 	bhi.w	80010e2 <Move_Home_3Step+0x446>
 8000cc6:	a201      	add	r2, pc, #4	@ (adr r2, 8000ccc <Move_Home_3Step+0x30>)
 8000cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ccc:	08000ce1 	.word	0x08000ce1
 8000cd0:	08000d9f 	.word	0x08000d9f
 8000cd4:	08000f01 	.word	0x08000f01
 8000cd8:	08000fb7 	.word	0x08000fb7
 8000cdc:	08001075 	.word	0x08001075
	{
		case 0x01U:
		{
            // step 1 : đưa Z VỀ 0 trước
			if(onetime==0x00U)
 8000ce0:	4b81      	ldr	r3, [pc, #516]	@ (8000ee8 <Move_Home_3Step+0x24c>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d133      	bne.n	8000d50 <Move_Home_3Step+0xb4>
			{
				if(Motor_Busy()==0x00U)
 8000ce8:	f7ff ffb8 	bl	8000c5c <Motor_Busy>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d12e      	bne.n	8000d50 <Move_Home_3Step+0xb4>
				{
					if(Get_home_done())
 8000cf2:	f001 ffa9 	bl	8002c48 <Get_home_done>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d008      	beq.n	8000d0e <Move_Home_3Step+0x72>
					{
						Rotbot_axis[2].current_pos +=200U;
 8000cfc:	4b7b      	ldr	r3, [pc, #492]	@ (8000eec <Move_Home_3Step+0x250>)
 8000cfe:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8000d02:	33c8      	adds	r3, #200	@ 0xc8
 8000d04:	461a      	mov	r2, r3
 8000d06:	4b79      	ldr	r3, [pc, #484]	@ (8000eec <Move_Home_3Step+0x250>)
 8000d08:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
 8000d0c:	e004      	b.n	8000d18 <Move_Home_3Step+0x7c>
					}
					else
					{
						Rotbot_axis[2].current_pos=13000U;
 8000d0e:	4b77      	ldr	r3, [pc, #476]	@ (8000eec <Move_Home_3Step+0x250>)
 8000d10:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 8000d14:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
					}
					if(Get_State_Sensor(AXIT_Z_ROBOT)==0x00U) MC_MoveAbsolute(&Rotbot_axis[2],0x00U,3000U);// di chuyển về home
 8000d18:	2002      	movs	r0, #2
 8000d1a:	f001 f819 	bl	8001d50 <Get_State_Sensor>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d105      	bne.n	8000d30 <Move_Home_3Step+0x94>
 8000d24:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4871      	ldr	r0, [pc, #452]	@ (8000ef0 <Move_Home_3Step+0x254>)
 8000d2c:	f7ff fd2e 	bl	800078c <MC_MoveAbsolute>
					if(++counter_100 >= 2U)
 8000d30:	4b70      	ldr	r3, [pc, #448]	@ (8000ef4 <Move_Home_3Step+0x258>)
 8000d32:	881b      	ldrh	r3, [r3, #0]
 8000d34:	3301      	adds	r3, #1
 8000d36:	b29a      	uxth	r2, r3
 8000d38:	4b6e      	ldr	r3, [pc, #440]	@ (8000ef4 <Move_Home_3Step+0x258>)
 8000d3a:	801a      	strh	r2, [r3, #0]
 8000d3c:	4b6d      	ldr	r3, [pc, #436]	@ (8000ef4 <Move_Home_3Step+0x258>)
 8000d3e:	881b      	ldrh	r3, [r3, #0]
 8000d40:	2b01      	cmp	r3, #1
 8000d42:	d905      	bls.n	8000d50 <Move_Home_3Step+0xb4>
					{
						onetime=0x01U;
 8000d44:	4b68      	ldr	r3, [pc, #416]	@ (8000ee8 <Move_Home_3Step+0x24c>)
 8000d46:	2201      	movs	r2, #1
 8000d48:	701a      	strb	r2, [r3, #0]
						counter_100=0x00U;
 8000d4a:	4b6a      	ldr	r3, [pc, #424]	@ (8000ef4 <Move_Home_3Step+0x258>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	801a      	strh	r2, [r3, #0]
					}
				}
			}
			if(Get_State_Sensor(AXIT_Z_ROBOT)) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_Z_ROBOT]);// nếu chạm home thì dừng
 8000d50:	2002      	movs	r0, #2
 8000d52:	f000 fffd 	bl	8001d50 <Get_State_Sensor>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d002      	beq.n	8000d62 <Move_Home_3Step+0xc6>
 8000d5c:	4864      	ldr	r0, [pc, #400]	@ (8000ef0 <Move_Home_3Step+0x254>)
 8000d5e:	f7ff fe32 	bl	80009c6 <MC_MoveHomeAbsolute>
			if(Motor_Busy()==0x00U)
 8000d62:	f7ff ff7b 	bl	8000c5c <Motor_Busy>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d114      	bne.n	8000d96 <Move_Home_3Step+0xfa>
			{
				if(++time>=10U)
 8000d6c:	4b62      	ldr	r3, [pc, #392]	@ (8000ef8 <Move_Home_3Step+0x25c>)
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	3301      	adds	r3, #1
 8000d72:	b2da      	uxtb	r2, r3
 8000d74:	4b60      	ldr	r3, [pc, #384]	@ (8000ef8 <Move_Home_3Step+0x25c>)
 8000d76:	701a      	strb	r2, [r3, #0]
 8000d78:	4b5f      	ldr	r3, [pc, #380]	@ (8000ef8 <Move_Home_3Step+0x25c>)
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	2b09      	cmp	r3, #9
 8000d7e:	f240 81b2 	bls.w	80010e6 <Move_Home_3Step+0x44a>
				{
					time =0x00U;
 8000d82:	4b5d      	ldr	r3, [pc, #372]	@ (8000ef8 <Move_Home_3Step+0x25c>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	701a      	strb	r2, [r3, #0]
					step=0x02U;
 8000d88:	4b56      	ldr	r3, [pc, #344]	@ (8000ee4 <Move_Home_3Step+0x248>)
 8000d8a:	2202      	movs	r2, #2
 8000d8c:	701a      	strb	r2, [r3, #0]
					onetime=0x00U;
 8000d8e:	4b56      	ldr	r3, [pc, #344]	@ (8000ee8 <Move_Home_3Step+0x24c>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	701a      	strb	r2, [r3, #0]
				}
			}
			else time=0x00U;
		}
		break;
 8000d94:	e1a7      	b.n	80010e6 <Move_Home_3Step+0x44a>
			else time=0x00U;
 8000d96:	4b58      	ldr	r3, [pc, #352]	@ (8000ef8 <Move_Home_3Step+0x25c>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	701a      	strb	r2, [r3, #0]
		break;
 8000d9c:	e1a3      	b.n	80010e6 <Move_Home_3Step+0x44a>
		case 0x02U:
		{
			// step 2 : về home max 2 trục 550cm và 280cm, NẾU chạm home ở ngắt ngoài thì cho về MC_Stop
			if(onetime==0x00U)
 8000d9e:	4b52      	ldr	r3, [pc, #328]	@ (8000ee8 <Move_Home_3Step+0x24c>)
 8000da0:	781b      	ldrb	r3, [r3, #0]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d165      	bne.n	8000e72 <Move_Home_3Step+0x1d6>
			{
				if(Motor_Busy()==0x00U)
 8000da6:	f7ff ff59 	bl	8000c5c <Motor_Busy>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d160      	bne.n	8000e72 <Move_Home_3Step+0x1d6>
				{
					if(Get_home_done())
 8000db0:	f001 ff4a 	bl	8002c48 <Get_home_done>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d017      	beq.n	8000dea <Move_Home_3Step+0x14e>
					{
						Rotbot_axis[0].current_pos +=1000U;
 8000dba:	4b4c      	ldr	r3, [pc, #304]	@ (8000eec <Move_Home_3Step+0x250>)
 8000dbc:	695b      	ldr	r3, [r3, #20]
 8000dbe:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000dc2:	461a      	mov	r2, r3
 8000dc4:	4b49      	ldr	r3, [pc, #292]	@ (8000eec <Move_Home_3Step+0x250>)
 8000dc6:	615a      	str	r2, [r3, #20]
						Rotbot_axis[1].current_pos +=1000U;
 8000dc8:	4b48      	ldr	r3, [pc, #288]	@ (8000eec <Move_Home_3Step+0x250>)
 8000dca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000dcc:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000dd0:	461a      	mov	r2, r3
 8000dd2:	4b46      	ldr	r3, [pc, #280]	@ (8000eec <Move_Home_3Step+0x250>)
 8000dd4:	661a      	str	r2, [r3, #96]	@ 0x60
						Rotbot_axis[2].current_pos +=1000U;
 8000dd6:	4b45      	ldr	r3, [pc, #276]	@ (8000eec <Move_Home_3Step+0x250>)
 8000dd8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8000ddc:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000de0:	461a      	mov	r2, r3
 8000de2:	4b42      	ldr	r3, [pc, #264]	@ (8000eec <Move_Home_3Step+0x250>)
 8000de4:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
 8000de8:	e00f      	b.n	8000e0a <Move_Home_3Step+0x16e>
					}
					else
					{
						Rotbot_axis[0].current_pos =55000U;
 8000dea:	4b40      	ldr	r3, [pc, #256]	@ (8000eec <Move_Home_3Step+0x250>)
 8000dec:	f24d 62d8 	movw	r2, #55000	@ 0xd6d8
 8000df0:	615a      	str	r2, [r3, #20]
						Rotbot_axis[1].current_pos =28000U;
 8000df2:	4b3e      	ldr	r3, [pc, #248]	@ (8000eec <Move_Home_3Step+0x250>)
 8000df4:	f646 5260 	movw	r2, #28000	@ 0x6d60
 8000df8:	661a      	str	r2, [r3, #96]	@ 0x60
						Rotbot_axis[2].current_pos +=200U;
 8000dfa:	4b3c      	ldr	r3, [pc, #240]	@ (8000eec <Move_Home_3Step+0x250>)
 8000dfc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8000e00:	33c8      	adds	r3, #200	@ 0xc8
 8000e02:	461a      	mov	r2, r3
 8000e04:	4b39      	ldr	r3, [pc, #228]	@ (8000eec <Move_Home_3Step+0x250>)
 8000e06:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
					}
					if(Get_State_Sensor(AXIT_X_ROBOT) ==0x00U ) MC_MoveAbsolute(&Rotbot_axis[0],0x00U,3000U);
 8000e0a:	2000      	movs	r0, #0
 8000e0c:	f000 ffa0 	bl	8001d50 <Get_State_Sensor>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d105      	bne.n	8000e22 <Move_Home_3Step+0x186>
 8000e16:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000e1a:	2100      	movs	r1, #0
 8000e1c:	4833      	ldr	r0, [pc, #204]	@ (8000eec <Move_Home_3Step+0x250>)
 8000e1e:	f7ff fcb5 	bl	800078c <MC_MoveAbsolute>
					if(Get_State_Sensor(AXIT_Y_ROBOT) ==0x00U) MC_MoveAbsolute(&Rotbot_axis[1],0x00U,1500U);
 8000e22:	2001      	movs	r0, #1
 8000e24:	f000 ff94 	bl	8001d50 <Get_State_Sensor>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d105      	bne.n	8000e3a <Move_Home_3Step+0x19e>
 8000e2e:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000e32:	2100      	movs	r1, #0
 8000e34:	4831      	ldr	r0, [pc, #196]	@ (8000efc <Move_Home_3Step+0x260>)
 8000e36:	f7ff fca9 	bl	800078c <MC_MoveAbsolute>
					if(Get_State_Sensor(AXIT_Z_ROBOT) ==0x00U) MC_MoveAbsolute(&Rotbot_axis[2],0x00U,2000U);
 8000e3a:	2002      	movs	r0, #2
 8000e3c:	f000 ff88 	bl	8001d50 <Get_State_Sensor>
 8000e40:	4603      	mov	r3, r0
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d105      	bne.n	8000e52 <Move_Home_3Step+0x1b6>
 8000e46:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000e4a:	2100      	movs	r1, #0
 8000e4c:	4828      	ldr	r0, [pc, #160]	@ (8000ef0 <Move_Home_3Step+0x254>)
 8000e4e:	f7ff fc9d 	bl	800078c <MC_MoveAbsolute>
				    if(++counter_100 > 1U)
 8000e52:	4b28      	ldr	r3, [pc, #160]	@ (8000ef4 <Move_Home_3Step+0x258>)
 8000e54:	881b      	ldrh	r3, [r3, #0]
 8000e56:	3301      	adds	r3, #1
 8000e58:	b29a      	uxth	r2, r3
 8000e5a:	4b26      	ldr	r3, [pc, #152]	@ (8000ef4 <Move_Home_3Step+0x258>)
 8000e5c:	801a      	strh	r2, [r3, #0]
 8000e5e:	4b25      	ldr	r3, [pc, #148]	@ (8000ef4 <Move_Home_3Step+0x258>)
 8000e60:	881b      	ldrh	r3, [r3, #0]
 8000e62:	2b01      	cmp	r3, #1
 8000e64:	d905      	bls.n	8000e72 <Move_Home_3Step+0x1d6>
					{
				    	onetime=0x01U;
 8000e66:	4b20      	ldr	r3, [pc, #128]	@ (8000ee8 <Move_Home_3Step+0x24c>)
 8000e68:	2201      	movs	r2, #1
 8000e6a:	701a      	strb	r2, [r3, #0]
				    	counter_100=0x00U;
 8000e6c:	4b21      	ldr	r3, [pc, #132]	@ (8000ef4 <Move_Home_3Step+0x258>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	801a      	strh	r2, [r3, #0]
					}
				}

			}
			if(Get_State_Sensor(AXIT_X_ROBOT)) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_X_ROBOT]);// NẾU K CHẠM HOME LÀ LỖI
 8000e72:	2000      	movs	r0, #0
 8000e74:	f000 ff6c 	bl	8001d50 <Get_State_Sensor>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d002      	beq.n	8000e84 <Move_Home_3Step+0x1e8>
 8000e7e:	481b      	ldr	r0, [pc, #108]	@ (8000eec <Move_Home_3Step+0x250>)
 8000e80:	f7ff fda1 	bl	80009c6 <MC_MoveHomeAbsolute>
			if(Get_State_Sensor(AXIT_Y_ROBOT)) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_Y_ROBOT]);
 8000e84:	2001      	movs	r0, #1
 8000e86:	f000 ff63 	bl	8001d50 <Get_State_Sensor>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d002      	beq.n	8000e96 <Move_Home_3Step+0x1fa>
 8000e90:	481a      	ldr	r0, [pc, #104]	@ (8000efc <Move_Home_3Step+0x260>)
 8000e92:	f7ff fd98 	bl	80009c6 <MC_MoveHomeAbsolute>
			if(Get_State_Sensor(AXIT_Z_ROBOT)) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_Z_ROBOT]);
 8000e96:	2002      	movs	r0, #2
 8000e98:	f000 ff5a 	bl	8001d50 <Get_State_Sensor>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d002      	beq.n	8000ea8 <Move_Home_3Step+0x20c>
 8000ea2:	4813      	ldr	r0, [pc, #76]	@ (8000ef0 <Move_Home_3Step+0x254>)
 8000ea4:	f7ff fd8f 	bl	80009c6 <MC_MoveHomeAbsolute>
			if(Motor_Busy()==0x00U)
 8000ea8:	f7ff fed8 	bl	8000c5c <Motor_Busy>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d114      	bne.n	8000edc <Move_Home_3Step+0x240>
			{
				if(++time>=10U)
 8000eb2:	4b11      	ldr	r3, [pc, #68]	@ (8000ef8 <Move_Home_3Step+0x25c>)
 8000eb4:	781b      	ldrb	r3, [r3, #0]
 8000eb6:	3301      	adds	r3, #1
 8000eb8:	b2da      	uxtb	r2, r3
 8000eba:	4b0f      	ldr	r3, [pc, #60]	@ (8000ef8 <Move_Home_3Step+0x25c>)
 8000ebc:	701a      	strb	r2, [r3, #0]
 8000ebe:	4b0e      	ldr	r3, [pc, #56]	@ (8000ef8 <Move_Home_3Step+0x25c>)
 8000ec0:	781b      	ldrb	r3, [r3, #0]
 8000ec2:	2b09      	cmp	r3, #9
 8000ec4:	f240 8111 	bls.w	80010ea <Move_Home_3Step+0x44e>
				{
					time =0x00U;
 8000ec8:	4b0b      	ldr	r3, [pc, #44]	@ (8000ef8 <Move_Home_3Step+0x25c>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	701a      	strb	r2, [r3, #0]
					step=0x03U;
 8000ece:	4b05      	ldr	r3, [pc, #20]	@ (8000ee4 <Move_Home_3Step+0x248>)
 8000ed0:	2203      	movs	r2, #3
 8000ed2:	701a      	strb	r2, [r3, #0]
					onetime=0x00U;
 8000ed4:	4b04      	ldr	r3, [pc, #16]	@ (8000ee8 <Move_Home_3Step+0x24c>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	701a      	strb	r2, [r3, #0]
				}

			}
			else time=0x00U;
		}
		break;
 8000eda:	e106      	b.n	80010ea <Move_Home_3Step+0x44e>
			else time=0x00U;
 8000edc:	4b06      	ldr	r3, [pc, #24]	@ (8000ef8 <Move_Home_3Step+0x25c>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	701a      	strb	r2, [r3, #0]
		break;
 8000ee2:	e102      	b.n	80010ea <Move_Home_3Step+0x44e>
 8000ee4:	2000029c 	.word	0x2000029c
 8000ee8:	2000029d 	.word	0x2000029d
 8000eec:	20000194 	.word	0x20000194
 8000ef0:	2000022c 	.word	0x2000022c
 8000ef4:	2000029e 	.word	0x2000029e
 8000ef8:	200002a0 	.word	0x200002a0
 8000efc:	200001e0 	.word	0x200001e0
		case 0x03U:// đi xa khoảng 5CM mỗi trục
		{

			if(onetime==0x00U)
 8000f00:	4b80      	ldr	r3, [pc, #512]	@ (8001104 <Move_Home_3Step+0x468>)
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d121      	bne.n	8000f4c <Move_Home_3Step+0x2b0>
			{
				Rotbot_axis[0].current_pos=0x00U;
 8000f08:	4b7f      	ldr	r3, [pc, #508]	@ (8001108 <Move_Home_3Step+0x46c>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	615a      	str	r2, [r3, #20]
				Rotbot_axis[1].current_pos=0x00U;
 8000f0e:	4b7e      	ldr	r3, [pc, #504]	@ (8001108 <Move_Home_3Step+0x46c>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	661a      	str	r2, [r3, #96]	@ 0x60
				Rotbot_axis[2].current_pos=0x00U;
 8000f14:	4b7c      	ldr	r3, [pc, #496]	@ (8001108 <Move_Home_3Step+0x46c>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
				MC_MoveAbsolute(&Rotbot_axis[0],3000U,4000U);
 8000f1c:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8000f20:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8000f24:	4878      	ldr	r0, [pc, #480]	@ (8001108 <Move_Home_3Step+0x46c>)
 8000f26:	f7ff fc31 	bl	800078c <MC_MoveAbsolute>
				MC_MoveAbsolute(&Rotbot_axis[1],3000U,4000U);
 8000f2a:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8000f2e:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8000f32:	4876      	ldr	r0, [pc, #472]	@ (800110c <Move_Home_3Step+0x470>)
 8000f34:	f7ff fc2a 	bl	800078c <MC_MoveAbsolute>
				MC_MoveAbsolute(&Rotbot_axis[2],3000U,4000U);
 8000f38:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8000f3c:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8000f40:	4873      	ldr	r0, [pc, #460]	@ (8001110 <Move_Home_3Step+0x474>)
 8000f42:	f7ff fc23 	bl	800078c <MC_MoveAbsolute>
				onetime=0x01U;
 8000f46:	4b6f      	ldr	r3, [pc, #444]	@ (8001104 <Move_Home_3Step+0x468>)
 8000f48:	2201      	movs	r2, #1
 8000f4a:	701a      	strb	r2, [r3, #0]
			}
			if(Motor_Busy()==0x00U)
 8000f4c:	f7ff fe86 	bl	8000c5c <Motor_Busy>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d12b      	bne.n	8000fae <Move_Home_3Step+0x312>
			{

				if(++time>=10U)
 8000f56:	4b6f      	ldr	r3, [pc, #444]	@ (8001114 <Move_Home_3Step+0x478>)
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	3301      	adds	r3, #1
 8000f5c:	b2da      	uxtb	r2, r3
 8000f5e:	4b6d      	ldr	r3, [pc, #436]	@ (8001114 <Move_Home_3Step+0x478>)
 8000f60:	701a      	strb	r2, [r3, #0]
 8000f62:	4b6c      	ldr	r3, [pc, #432]	@ (8001114 <Move_Home_3Step+0x478>)
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	2b09      	cmp	r3, #9
 8000f68:	f240 80c1 	bls.w	80010ee <Move_Home_3Step+0x452>
				{
					time =0x00U;
 8000f6c:	4b69      	ldr	r3, [pc, #420]	@ (8001114 <Move_Home_3Step+0x478>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	701a      	strb	r2, [r3, #0]
					step=0x04U;
 8000f72:	4b69      	ldr	r3, [pc, #420]	@ (8001118 <Move_Home_3Step+0x47c>)
 8000f74:	2204      	movs	r2, #4
 8000f76:	701a      	strb	r2, [r3, #0]
					onetime=0x00U;
 8000f78:	4b62      	ldr	r3, [pc, #392]	@ (8001104 <Move_Home_3Step+0x468>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	701a      	strb	r2, [r3, #0]
					Rotbot_axis[0].current_pos +=1000U;
 8000f7e:	4b62      	ldr	r3, [pc, #392]	@ (8001108 <Move_Home_3Step+0x46c>)
 8000f80:	695b      	ldr	r3, [r3, #20]
 8000f82:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000f86:	461a      	mov	r2, r3
 8000f88:	4b5f      	ldr	r3, [pc, #380]	@ (8001108 <Move_Home_3Step+0x46c>)
 8000f8a:	615a      	str	r2, [r3, #20]
					Rotbot_axis[1].current_pos +=1000U;
 8000f8c:	4b5e      	ldr	r3, [pc, #376]	@ (8001108 <Move_Home_3Step+0x46c>)
 8000f8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f90:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000f94:	461a      	mov	r2, r3
 8000f96:	4b5c      	ldr	r3, [pc, #368]	@ (8001108 <Move_Home_3Step+0x46c>)
 8000f98:	661a      	str	r2, [r3, #96]	@ 0x60
					Rotbot_axis[2].current_pos +=1000U;
 8000f9a:	4b5b      	ldr	r3, [pc, #364]	@ (8001108 <Move_Home_3Step+0x46c>)
 8000f9c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8000fa0:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000fa4:	461a      	mov	r2, r3
 8000fa6:	4b58      	ldr	r3, [pc, #352]	@ (8001108 <Move_Home_3Step+0x46c>)
 8000fa8:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
				}
			}
			else time=0x00U;
		}
		break;
 8000fac:	e09f      	b.n	80010ee <Move_Home_3Step+0x452>
			else time=0x00U;
 8000fae:	4b59      	ldr	r3, [pc, #356]	@ (8001114 <Move_Home_3Step+0x478>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	701a      	strb	r2, [r3, #0]
		break;
 8000fb4:	e09b      	b.n	80010ee <Move_Home_3Step+0x452>
		case 0x04U://
		{
			// step 2 : về home max 2 trục 550cm và 280cm, NẾU chạm home ở ngắt ngoài thì cho về MC_Stop
			if(onetime==0x00U)
 8000fb6:	4b53      	ldr	r3, [pc, #332]	@ (8001104 <Move_Home_3Step+0x468>)
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d120      	bne.n	8001000 <Move_Home_3Step+0x364>
			{
				MC_MoveAbsolute(&Rotbot_axis[0],0x00U,1000U);
 8000fbe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	4850      	ldr	r0, [pc, #320]	@ (8001108 <Move_Home_3Step+0x46c>)
 8000fc6:	f7ff fbe1 	bl	800078c <MC_MoveAbsolute>
				MC_MoveAbsolute(&Rotbot_axis[1],0x00U,1000U);
 8000fca:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000fce:	2100      	movs	r1, #0
 8000fd0:	484e      	ldr	r0, [pc, #312]	@ (800110c <Move_Home_3Step+0x470>)
 8000fd2:	f7ff fbdb 	bl	800078c <MC_MoveAbsolute>
				MC_MoveAbsolute(&Rotbot_axis[2],0x00U,1000U);
 8000fd6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000fda:	2100      	movs	r1, #0
 8000fdc:	484c      	ldr	r0, [pc, #304]	@ (8001110 <Move_Home_3Step+0x474>)
 8000fde:	f7ff fbd5 	bl	800078c <MC_MoveAbsolute>
				Rotbot_axis[0].homing=0x01U;
 8000fe2:	4b49      	ldr	r3, [pc, #292]	@ (8001108 <Move_Home_3Step+0x46c>)
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
				Rotbot_axis[1].homing=0x01U;
 8000fea:	4b47      	ldr	r3, [pc, #284]	@ (8001108 <Move_Home_3Step+0x46c>)
 8000fec:	2201      	movs	r2, #1
 8000fee:	f883 2094 	strb.w	r2, [r3, #148]	@ 0x94
				Rotbot_axis[2].homing=0x01U;
 8000ff2:	4b45      	ldr	r3, [pc, #276]	@ (8001108 <Move_Home_3Step+0x46c>)
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
				onetime=0x01U;
 8000ffa:	4b42      	ldr	r3, [pc, #264]	@ (8001104 <Move_Home_3Step+0x468>)
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	701a      	strb	r2, [r3, #0]
			}
			if(Get_State_Sensor(AXIT_X_ROBOT)) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_X_ROBOT]);// NẾU K CHẠM HOME LÀ LỖI
 8001000:	2000      	movs	r0, #0
 8001002:	f000 fea5 	bl	8001d50 <Get_State_Sensor>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d002      	beq.n	8001012 <Move_Home_3Step+0x376>
 800100c:	483e      	ldr	r0, [pc, #248]	@ (8001108 <Move_Home_3Step+0x46c>)
 800100e:	f7ff fcda 	bl	80009c6 <MC_MoveHomeAbsolute>
			if(Get_State_Sensor(AXIT_Y_ROBOT)) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_Y_ROBOT]);
 8001012:	2001      	movs	r0, #1
 8001014:	f000 fe9c 	bl	8001d50 <Get_State_Sensor>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d002      	beq.n	8001024 <Move_Home_3Step+0x388>
 800101e:	483b      	ldr	r0, [pc, #236]	@ (800110c <Move_Home_3Step+0x470>)
 8001020:	f7ff fcd1 	bl	80009c6 <MC_MoveHomeAbsolute>
			if(Get_State_Sensor(AXIT_Z_ROBOT)) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_Z_ROBOT]);
 8001024:	2002      	movs	r0, #2
 8001026:	f000 fe93 	bl	8001d50 <Get_State_Sensor>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d002      	beq.n	8001036 <Move_Home_3Step+0x39a>
 8001030:	4837      	ldr	r0, [pc, #220]	@ (8001110 <Move_Home_3Step+0x474>)
 8001032:	f7ff fcc8 	bl	80009c6 <MC_MoveHomeAbsolute>
			if(Motor_Busy()==0x00U)
 8001036:	f7ff fe11 	bl	8000c5c <Motor_Busy>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d115      	bne.n	800106c <Move_Home_3Step+0x3d0>
			{
				if(++time>=10U)
 8001040:	4b34      	ldr	r3, [pc, #208]	@ (8001114 <Move_Home_3Step+0x478>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	3301      	adds	r3, #1
 8001046:	b2da      	uxtb	r2, r3
 8001048:	4b32      	ldr	r3, [pc, #200]	@ (8001114 <Move_Home_3Step+0x478>)
 800104a:	701a      	strb	r2, [r3, #0]
 800104c:	4b31      	ldr	r3, [pc, #196]	@ (8001114 <Move_Home_3Step+0x478>)
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	2b09      	cmp	r3, #9
 8001052:	d94e      	bls.n	80010f2 <Move_Home_3Step+0x456>
				{
					time =0x00U;
 8001054:	4b2f      	ldr	r3, [pc, #188]	@ (8001114 <Move_Home_3Step+0x478>)
 8001056:	2200      	movs	r2, #0
 8001058:	701a      	strb	r2, [r3, #0]
					onetime=0x00U;
 800105a:	4b2a      	ldr	r3, [pc, #168]	@ (8001104 <Move_Home_3Step+0x468>)
 800105c:	2200      	movs	r2, #0
 800105e:	701a      	strb	r2, [r3, #0]
					step=0x05U;
 8001060:	4b2d      	ldr	r3, [pc, #180]	@ (8001118 <Move_Home_3Step+0x47c>)
 8001062:	2205      	movs	r2, #5
 8001064:	701a      	strb	r2, [r3, #0]
					Reset_position();
 8001066:	f7ff fab1 	bl	80005cc <Reset_position>
				}
			}
			else time=0x00U;
		}
		break;
 800106a:	e042      	b.n	80010f2 <Move_Home_3Step+0x456>
			else time=0x00U;
 800106c:	4b29      	ldr	r3, [pc, #164]	@ (8001114 <Move_Home_3Step+0x478>)
 800106e:	2200      	movs	r2, #0
 8001070:	701a      	strb	r2, [r3, #0]
		break;
 8001072:	e03e      	b.n	80010f2 <Move_Home_3Step+0x456>
		case 0x05U://
		{
			if(onetime==0x00U)
 8001074:	4b23      	ldr	r3, [pc, #140]	@ (8001104 <Move_Home_3Step+0x468>)
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d114      	bne.n	80010a6 <Move_Home_3Step+0x40a>
			{
				MC_MoveAbsolute(&Rotbot_axis[0],200U,1000U);
 800107c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001080:	21c8      	movs	r1, #200	@ 0xc8
 8001082:	4821      	ldr	r0, [pc, #132]	@ (8001108 <Move_Home_3Step+0x46c>)
 8001084:	f7ff fb82 	bl	800078c <MC_MoveAbsolute>
				MC_MoveAbsolute(&Rotbot_axis[1],200U,1000U);
 8001088:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800108c:	21c8      	movs	r1, #200	@ 0xc8
 800108e:	481f      	ldr	r0, [pc, #124]	@ (800110c <Move_Home_3Step+0x470>)
 8001090:	f7ff fb7c 	bl	800078c <MC_MoveAbsolute>
				MC_MoveAbsolute(&Rotbot_axis[2],200U,1000U);
 8001094:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001098:	21c8      	movs	r1, #200	@ 0xc8
 800109a:	481d      	ldr	r0, [pc, #116]	@ (8001110 <Move_Home_3Step+0x474>)
 800109c:	f7ff fb76 	bl	800078c <MC_MoveAbsolute>
				onetime=0x01U;
 80010a0:	4b18      	ldr	r3, [pc, #96]	@ (8001104 <Move_Home_3Step+0x468>)
 80010a2:	2201      	movs	r2, #1
 80010a4:	701a      	strb	r2, [r3, #0]
			}
			if(Motor_Busy()==0x00U)
 80010a6:	f7ff fdd9 	bl	8000c5c <Motor_Busy>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d114      	bne.n	80010da <Move_Home_3Step+0x43e>
			{
				if(++time>=10U)
 80010b0:	4b18      	ldr	r3, [pc, #96]	@ (8001114 <Move_Home_3Step+0x478>)
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	3301      	adds	r3, #1
 80010b6:	b2da      	uxtb	r2, r3
 80010b8:	4b16      	ldr	r3, [pc, #88]	@ (8001114 <Move_Home_3Step+0x478>)
 80010ba:	701a      	strb	r2, [r3, #0]
 80010bc:	4b15      	ldr	r3, [pc, #84]	@ (8001114 <Move_Home_3Step+0x478>)
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	2b09      	cmp	r3, #9
 80010c2:	d918      	bls.n	80010f6 <Move_Home_3Step+0x45a>
				{
					time =0x00U;
 80010c4:	4b13      	ldr	r3, [pc, #76]	@ (8001114 <Move_Home_3Step+0x478>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	701a      	strb	r2, [r3, #0]
					onetime=0x00U;
 80010ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001104 <Move_Home_3Step+0x468>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	701a      	strb	r2, [r3, #0]
					step=0x00U;
 80010d0:	4b11      	ldr	r3, [pc, #68]	@ (8001118 <Move_Home_3Step+0x47c>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	701a      	strb	r2, [r3, #0]
					return 0x01U;
 80010d6:	2301      	movs	r3, #1
 80010d8:	e00f      	b.n	80010fa <Move_Home_3Step+0x45e>

				}
			}
			else time=0x00U;
 80010da:	4b0e      	ldr	r3, [pc, #56]	@ (8001114 <Move_Home_3Step+0x478>)
 80010dc:	2200      	movs	r2, #0
 80010de:	701a      	strb	r2, [r3, #0]
		}
		break;
 80010e0:	e009      	b.n	80010f6 <Move_Home_3Step+0x45a>
		default:
		break;
 80010e2:	bf00      	nop
 80010e4:	e008      	b.n	80010f8 <Move_Home_3Step+0x45c>
		break;
 80010e6:	bf00      	nop
 80010e8:	e006      	b.n	80010f8 <Move_Home_3Step+0x45c>
		break;
 80010ea:	bf00      	nop
 80010ec:	e004      	b.n	80010f8 <Move_Home_3Step+0x45c>
		break;
 80010ee:	bf00      	nop
 80010f0:	e002      	b.n	80010f8 <Move_Home_3Step+0x45c>
		break;
 80010f2:	bf00      	nop
 80010f4:	e000      	b.n	80010f8 <Move_Home_3Step+0x45c>
		break;
 80010f6:	bf00      	nop
	}
	return 0x00U;
 80010f8:	2300      	movs	r3, #0
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	2000029d 	.word	0x2000029d
 8001108:	20000194 	.word	0x20000194
 800110c:	200001e0 	.word	0x200001e0
 8001110:	2000022c 	.word	0x2000022c
 8001114:	200002a0 	.word	0x200002a0
 8001118:	2000029c 	.word	0x2000029c

0800111c <MC_MoveLinear>:
uint8_t MC_MoveLinear(int32_t posx,int32_t posy,int32_t posz )// thời điểm kết thúc gần bằng nhau tuyệt đối
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b08a      	sub	sp, #40	@ 0x28
 8001120:	af00      	add	r7, sp, #0
 8001122:	60f8      	str	r0, [r7, #12]
 8001124:	60b9      	str	r1, [r7, #8]
 8001126:	607a      	str	r2, [r7, #4]
	float deltaX=(float)( posx > Rotbot_axis[0].current_pos ? posx-Rotbot_axis[0].current_pos : Rotbot_axis[0].current_pos - posx);
 8001128:	4b5d      	ldr	r3, [pc, #372]	@ (80012a0 <MC_MoveLinear+0x184>)
 800112a:	695b      	ldr	r3, [r3, #20]
 800112c:	68fa      	ldr	r2, [r7, #12]
 800112e:	429a      	cmp	r2, r3
 8001130:	dd08      	ble.n	8001144 <MC_MoveLinear+0x28>
 8001132:	4b5b      	ldr	r3, [pc, #364]	@ (80012a0 <MC_MoveLinear+0x184>)
 8001134:	695b      	ldr	r3, [r3, #20]
 8001136:	68fa      	ldr	r2, [r7, #12]
 8001138:	1ad3      	subs	r3, r2, r3
 800113a:	ee07 3a90 	vmov	s15, r3
 800113e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001142:	e007      	b.n	8001154 <MC_MoveLinear+0x38>
 8001144:	4b56      	ldr	r3, [pc, #344]	@ (80012a0 <MC_MoveLinear+0x184>)
 8001146:	695a      	ldr	r2, [r3, #20]
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	1ad3      	subs	r3, r2, r3
 800114c:	ee07 3a90 	vmov	s15, r3
 8001150:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001154:	edc7 7a07 	vstr	s15, [r7, #28]
	float deltaY=(float)( posy > Rotbot_axis[1].current_pos ? posy-Rotbot_axis[1].current_pos : Rotbot_axis[1].current_pos - posy);
 8001158:	4b51      	ldr	r3, [pc, #324]	@ (80012a0 <MC_MoveLinear+0x184>)
 800115a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800115c:	68ba      	ldr	r2, [r7, #8]
 800115e:	429a      	cmp	r2, r3
 8001160:	dd08      	ble.n	8001174 <MC_MoveLinear+0x58>
 8001162:	4b4f      	ldr	r3, [pc, #316]	@ (80012a0 <MC_MoveLinear+0x184>)
 8001164:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001166:	68ba      	ldr	r2, [r7, #8]
 8001168:	1ad3      	subs	r3, r2, r3
 800116a:	ee07 3a90 	vmov	s15, r3
 800116e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001172:	e007      	b.n	8001184 <MC_MoveLinear+0x68>
 8001174:	4b4a      	ldr	r3, [pc, #296]	@ (80012a0 <MC_MoveLinear+0x184>)
 8001176:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001178:	68bb      	ldr	r3, [r7, #8]
 800117a:	1ad3      	subs	r3, r2, r3
 800117c:	ee07 3a90 	vmov	s15, r3
 8001180:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001184:	edc7 7a06 	vstr	s15, [r7, #24]
	float Lmax = (deltaX > deltaY) ? deltaX : deltaY;
 8001188:	ed97 7a07 	vldr	s14, [r7, #28]
 800118c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001190:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001194:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001198:	dd01      	ble.n	800119e <MC_MoveLinear+0x82>
 800119a:	69fb      	ldr	r3, [r7, #28]
 800119c:	e000      	b.n	80011a0 <MC_MoveLinear+0x84>
 800119e:	69bb      	ldr	r3, [r7, #24]
 80011a0:	617b      	str	r3, [r7, #20]
	MC_MoveAbsolute(&Rotbot_axis[2],posz,Rotbot_axis_target[2].target_speed);
 80011a2:	4b40      	ldr	r3, [pc, #256]	@ (80012a4 <MC_MoveLinear+0x188>)
 80011a4:	edd3 7a07 	vldr	s15, [r3, #28]
 80011a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011ac:	ee17 2a90 	vmov	r2, s15
 80011b0:	6879      	ldr	r1, [r7, #4]
 80011b2:	483d      	ldr	r0, [pc, #244]	@ (80012a8 <MC_MoveLinear+0x18c>)
 80011b4:	f7ff faea 	bl	800078c <MC_MoveAbsolute>
	if(Lmax==0x00U) return 0;
 80011b8:	edd7 7a05 	vldr	s15, [r7, #20]
 80011bc:	eef5 7a40 	vcmp.f32	s15, #0.0
 80011c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011c4:	d101      	bne.n	80011ca <MC_MoveLinear+0xae>
 80011c6:	2300      	movs	r3, #0
 80011c8:	e065      	b.n	8001296 <MC_MoveLinear+0x17a>
	float freq_max =(float) (Rotbot_axis_target[0].target_speed > Rotbot_axis_target[1].target_speed) ? Rotbot_axis_target[0].target_speed : Rotbot_axis_target[1].target_speed;
 80011ca:	4b36      	ldr	r3, [pc, #216]	@ (80012a4 <MC_MoveLinear+0x188>)
 80011cc:	ed93 7a01 	vldr	s14, [r3, #4]
 80011d0:	4b34      	ldr	r3, [pc, #208]	@ (80012a4 <MC_MoveLinear+0x188>)
 80011d2:	edd3 7a04 	vldr	s15, [r3, #16]
 80011d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011de:	dd02      	ble.n	80011e6 <MC_MoveLinear+0xca>
 80011e0:	4b30      	ldr	r3, [pc, #192]	@ (80012a4 <MC_MoveLinear+0x188>)
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	e001      	b.n	80011ea <MC_MoveLinear+0xce>
 80011e6:	4b2f      	ldr	r3, [pc, #188]	@ (80012a4 <MC_MoveLinear+0x188>)
 80011e8:	691b      	ldr	r3, [r3, #16]
 80011ea:	613b      	str	r3, [r7, #16]

	int32_t freqx=(int32_t)((freq_max*deltaX/Lmax));
 80011ec:	ed97 7a04 	vldr	s14, [r7, #16]
 80011f0:	edd7 7a07 	vldr	s15, [r7, #28]
 80011f4:	ee67 6a27 	vmul.f32	s13, s14, s15
 80011f8:	ed97 7a05 	vldr	s14, [r7, #20]
 80011fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001200:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001204:	ee17 3a90 	vmov	r3, s15
 8001208:	627b      	str	r3, [r7, #36]	@ 0x24

	if(freqx > Rotbot_axis_target[0].target_speed) freqx=Rotbot_axis_target[0].target_speed;
 800120a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800120c:	ee07 3a90 	vmov	s15, r3
 8001210:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001214:	4b23      	ldr	r3, [pc, #140]	@ (80012a4 <MC_MoveLinear+0x188>)
 8001216:	edd3 7a01 	vldr	s15, [r3, #4]
 800121a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800121e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001222:	dd07      	ble.n	8001234 <MC_MoveLinear+0x118>
 8001224:	4b1f      	ldr	r3, [pc, #124]	@ (80012a4 <MC_MoveLinear+0x188>)
 8001226:	edd3 7a01 	vldr	s15, [r3, #4]
 800122a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800122e:	ee17 3a90 	vmov	r3, s15
 8001232:	627b      	str	r3, [r7, #36]	@ 0x24

	int32_t freqy=(int32_t)((freq_max*deltaY/Lmax));
 8001234:	ed97 7a04 	vldr	s14, [r7, #16]
 8001238:	edd7 7a06 	vldr	s15, [r7, #24]
 800123c:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001240:	ed97 7a05 	vldr	s14, [r7, #20]
 8001244:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001248:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800124c:	ee17 3a90 	vmov	r3, s15
 8001250:	623b      	str	r3, [r7, #32]

	if(freqy > Rotbot_axis_target[1].target_speed) freqy=Rotbot_axis_target[1].target_speed;
 8001252:	6a3b      	ldr	r3, [r7, #32]
 8001254:	ee07 3a90 	vmov	s15, r3
 8001258:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800125c:	4b11      	ldr	r3, [pc, #68]	@ (80012a4 <MC_MoveLinear+0x188>)
 800125e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001262:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001266:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800126a:	dd07      	ble.n	800127c <MC_MoveLinear+0x160>
 800126c:	4b0d      	ldr	r3, [pc, #52]	@ (80012a4 <MC_MoveLinear+0x188>)
 800126e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001272:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001276:	ee17 3a90 	vmov	r3, s15
 800127a:	623b      	str	r3, [r7, #32]

	MC_MoveAbsolute(&Rotbot_axis[0],posx,freqx);
 800127c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800127e:	461a      	mov	r2, r3
 8001280:	68f9      	ldr	r1, [r7, #12]
 8001282:	4807      	ldr	r0, [pc, #28]	@ (80012a0 <MC_MoveLinear+0x184>)
 8001284:	f7ff fa82 	bl	800078c <MC_MoveAbsolute>
	MC_MoveAbsolute(&Rotbot_axis[1],posy,freqy);
 8001288:	6a3b      	ldr	r3, [r7, #32]
 800128a:	461a      	mov	r2, r3
 800128c:	68b9      	ldr	r1, [r7, #8]
 800128e:	4807      	ldr	r0, [pc, #28]	@ (80012ac <MC_MoveLinear+0x190>)
 8001290:	f7ff fa7c 	bl	800078c <MC_MoveAbsolute>
	return 0x01U;
 8001294:	2301      	movs	r3, #1
}
 8001296:	4618      	mov	r0, r3
 8001298:	3728      	adds	r7, #40	@ 0x28
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	20000194 	.word	0x20000194
 80012a4:	20000278 	.word	0x20000278
 80012a8:	2000022c 	.word	0x2000022c
 80012ac:	200001e0 	.word	0x200001e0

080012b0 <MC_MoveHandle>:
void MC_MoveHandle(uint8_t axis,uint8_t status, int dir)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	4603      	mov	r3, r0
 80012b8:	603a      	str	r2, [r7, #0]
 80012ba:	71fb      	strb	r3, [r7, #7]
 80012bc:	460b      	mov	r3, r1
 80012be:	71bb      	strb	r3, [r7, #6]
	if(Get_home_done()==0x00U || Get_Go_home()==0x01U) return ;
 80012c0:	f001 fcc2 	bl	8002c48 <Get_home_done>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d074      	beq.n	80013b4 <MC_MoveHandle+0x104>
 80012ca:	f001 fcc9 	bl	8002c60 <Get_Go_home>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	d06f      	beq.n	80013b4 <MC_MoveHandle+0x104>
	switch(status)
 80012d4:	79bb      	ldrb	r3, [r7, #6]
 80012d6:	2b03      	cmp	r3, #3
 80012d8:	d062      	beq.n	80013a0 <MC_MoveHandle+0xf0>
 80012da:	2b03      	cmp	r3, #3
 80012dc:	dc6c      	bgt.n	80013b8 <MC_MoveHandle+0x108>
 80012de:	2b01      	cmp	r3, #1
 80012e0:	d002      	beq.n	80012e8 <MC_MoveHandle+0x38>
 80012e2:	2b02      	cmp	r3, #2
 80012e4:	d02a      	beq.n	800133c <MC_MoveHandle+0x8c>
			MC_MoveHomeAbsolute(&Rotbot_axis[axis]);
		}
		break;

		default:
		break;
 80012e6:	e067      	b.n	80013b8 <MC_MoveHandle+0x108>
			MC_MoveAbsolute(&Rotbot_axis[axis],dir*(Rotbot_axis[axis].max_axis),1000U);
 80012e8:	79fb      	ldrb	r3, [r7, #7]
 80012ea:	224c      	movs	r2, #76	@ 0x4c
 80012ec:	fb02 f303 	mul.w	r3, r2, r3
 80012f0:	4a34      	ldr	r2, [pc, #208]	@ (80013c4 <MC_MoveHandle+0x114>)
 80012f2:	1898      	adds	r0, r3, r2
 80012f4:	79fb      	ldrb	r3, [r7, #7]
 80012f6:	4a33      	ldr	r2, [pc, #204]	@ (80013c4 <MC_MoveHandle+0x114>)
 80012f8:	214c      	movs	r1, #76	@ 0x4c
 80012fa:	fb01 f303 	mul.w	r3, r1, r3
 80012fe:	4413      	add	r3, r2
 8001300:	3344      	adds	r3, #68	@ 0x44
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	683a      	ldr	r2, [r7, #0]
 8001306:	fb02 f303 	mul.w	r3, r2, r3
 800130a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800130e:	4619      	mov	r1, r3
 8001310:	f7ff fa3c 	bl	800078c <MC_MoveAbsolute>
			if(Rotbot_axis[axis].timer_jogging1khz==0x00U) Rotbot_axis[axis].jogging =0x01U;
 8001314:	79fb      	ldrb	r3, [r7, #7]
 8001316:	4a2b      	ldr	r2, [pc, #172]	@ (80013c4 <MC_MoveHandle+0x114>)
 8001318:	214c      	movs	r1, #76	@ 0x4c
 800131a:	fb01 f303 	mul.w	r3, r1, r3
 800131e:	4413      	add	r3, r2
 8001320:	334a      	adds	r3, #74	@ 0x4a
 8001322:	881b      	ldrh	r3, [r3, #0]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d149      	bne.n	80013bc <MC_MoveHandle+0x10c>
 8001328:	79fb      	ldrb	r3, [r7, #7]
 800132a:	4a26      	ldr	r2, [pc, #152]	@ (80013c4 <MC_MoveHandle+0x114>)
 800132c:	214c      	movs	r1, #76	@ 0x4c
 800132e:	fb01 f303 	mul.w	r3, r1, r3
 8001332:	4413      	add	r3, r2
 8001334:	3349      	adds	r3, #73	@ 0x49
 8001336:	2201      	movs	r2, #1
 8001338:	701a      	strb	r2, [r3, #0]
		break;
 800133a:	e03f      	b.n	80013bc <MC_MoveHandle+0x10c>
			if(dir==0x00U)
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d119      	bne.n	8001376 <MC_MoveHandle+0xc6>
				int32_t value = (Rotbot_axis[axis].current_pos > 5U) ? Rotbot_axis[axis].current_pos - 5U : 0x00U;
 8001342:	79fb      	ldrb	r3, [r7, #7]
 8001344:	4a1f      	ldr	r2, [pc, #124]	@ (80013c4 <MC_MoveHandle+0x114>)
 8001346:	214c      	movs	r1, #76	@ 0x4c
 8001348:	fb01 f303 	mul.w	r3, r1, r3
 800134c:	4413      	add	r3, r2
 800134e:	3314      	adds	r3, #20
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	2b05      	cmp	r3, #5
 8001354:	bf38      	it	cc
 8001356:	2305      	movcc	r3, #5
 8001358:	3b05      	subs	r3, #5
 800135a:	60fb      	str	r3, [r7, #12]
				MC_MoveAbsolute(&Rotbot_axis[axis],value,5000U);
 800135c:	79fb      	ldrb	r3, [r7, #7]
 800135e:	224c      	movs	r2, #76	@ 0x4c
 8001360:	fb02 f303 	mul.w	r3, r2, r3
 8001364:	4a17      	ldr	r2, [pc, #92]	@ (80013c4 <MC_MoveHandle+0x114>)
 8001366:	4413      	add	r3, r2
 8001368:	f241 3288 	movw	r2, #5000	@ 0x1388
 800136c:	68f9      	ldr	r1, [r7, #12]
 800136e:	4618      	mov	r0, r3
 8001370:	f7ff fa0c 	bl	800078c <MC_MoveAbsolute>
		break;
 8001374:	e023      	b.n	80013be <MC_MoveHandle+0x10e>
				MC_MoveAbsolute(&Rotbot_axis[axis],Rotbot_axis[axis].current_pos + 5U,5000U);
 8001376:	79fb      	ldrb	r3, [r7, #7]
 8001378:	224c      	movs	r2, #76	@ 0x4c
 800137a:	fb02 f303 	mul.w	r3, r2, r3
 800137e:	4a11      	ldr	r2, [pc, #68]	@ (80013c4 <MC_MoveHandle+0x114>)
 8001380:	1898      	adds	r0, r3, r2
 8001382:	79fb      	ldrb	r3, [r7, #7]
 8001384:	4a0f      	ldr	r2, [pc, #60]	@ (80013c4 <MC_MoveHandle+0x114>)
 8001386:	214c      	movs	r1, #76	@ 0x4c
 8001388:	fb01 f303 	mul.w	r3, r1, r3
 800138c:	4413      	add	r3, r2
 800138e:	3314      	adds	r3, #20
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	3305      	adds	r3, #5
 8001394:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001398:	4619      	mov	r1, r3
 800139a:	f7ff f9f7 	bl	800078c <MC_MoveAbsolute>
		break;
 800139e:	e00e      	b.n	80013be <MC_MoveHandle+0x10e>
			MC_MoveHomeAbsolute(&Rotbot_axis[axis]);
 80013a0:	79fb      	ldrb	r3, [r7, #7]
 80013a2:	224c      	movs	r2, #76	@ 0x4c
 80013a4:	fb02 f303 	mul.w	r3, r2, r3
 80013a8:	4a06      	ldr	r2, [pc, #24]	@ (80013c4 <MC_MoveHandle+0x114>)
 80013aa:	4413      	add	r3, r2
 80013ac:	4618      	mov	r0, r3
 80013ae:	f7ff fb0a 	bl	80009c6 <MC_MoveHomeAbsolute>
		break;
 80013b2:	e004      	b.n	80013be <MC_MoveHandle+0x10e>
	if(Get_home_done()==0x00U || Get_Go_home()==0x01U) return ;
 80013b4:	bf00      	nop
 80013b6:	e002      	b.n	80013be <MC_MoveHandle+0x10e>
		break;
 80013b8:	bf00      	nop
 80013ba:	e000      	b.n	80013be <MC_MoveHandle+0x10e>
		break;
 80013bc:	bf00      	nop
	}
}
 80013be:	3710      	adds	r7, #16
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	20000194 	.word	0x20000194

080013c8 <Rotbot_controler>:
void Rotbot_controler(MC_Axis_t* axis)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
	int32_t curent_counter=0x00U;
 80013d0:	2300      	movs	r3, #0
 80013d2:	60fb      	str	r3, [r7, #12]
	uint32_t new_arr=0x00U;
 80013d4:	2300      	movs	r3, #0
 80013d6:	60bb      	str	r3, [r7, #8]
    switch (axis->state)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80013de:	b2db      	uxtb	r3, r3
 80013e0:	3b01      	subs	r3, #1
 80013e2:	2b07      	cmp	r3, #7
 80013e4:	f200 80e2 	bhi.w	80015ac <Rotbot_controler+0x1e4>
 80013e8:	a201      	add	r2, pc, #4	@ (adr r2, 80013f0 <Rotbot_controler+0x28>)
 80013ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013ee:	bf00      	nop
 80013f0:	08001411 	.word	0x08001411
 80013f4:	08001467 	.word	0x08001467
 80013f8:	080014eb 	.word	0x080014eb
 80013fc:	08001509 	.word	0x08001509
 8001400:	08001555 	.word	0x08001555
 8001404:	080015ad 	.word	0x080015ad
 8001408:	080015ad 	.word	0x080015ad
 800140c:	08001577 	.word	0x08001577
    {
		case START_RUN:
		{
			Timer_PWM_Chanal_Start(axis);
 8001410:	6878      	ldr	r0, [r7, #4]
 8001412:	f7ff fa57 	bl	80008c4 <Timer_PWM_Chanal_Start>
			if(axis->homing==0x01U)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800141c:	b2db      	uxtb	r3, r3
 800141e:	2b01      	cmp	r3, #1
 8001420:	d104      	bne.n	800142c <Rotbot_controler+0x64>
			{
				axis->state =HOME_STOPPING;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2205      	movs	r2, #5
 8001426:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800142a:	e016      	b.n	800145a <Rotbot_controler+0x92>
			}
			else if(axis->jogging==0x01U)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8001432:	b2db      	uxtb	r3, r3
 8001434:	2b01      	cmp	r3, #1
 8001436:	d10c      	bne.n	8001452 <Rotbot_controler+0x8a>
			{
				axis->state =JOGGING_RUN;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2208      	movs	r2, #8
 800143c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
				axis->jogging=0x00U;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	2200      	movs	r2, #0
 8001444:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
				axis->timer_jogging1khz=0x01U;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2201      	movs	r2, #1
 800144c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
 8001450:	e003      	b.n	800145a <Rotbot_controler+0x92>
			}
			else
			{
				axis->state = ACCELERATING;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2202      	movs	r2, #2
 8001456:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
			}

			axis->ramp_time++;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800145e:	1c5a      	adds	r2, r3, #1
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	635a      	str	r2, [r3, #52]	@ 0x34
		}
		break;
 8001464:	e0ab      	b.n	80015be <Rotbot_controler+0x1f6>
        case ACCELERATING://Đang tăng tốc
            // Tăng vận tốc dần dần
        	if(axis->ramp_time>=TIME_RAMPING)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800146a:	2b64      	cmp	r3, #100	@ 0x64
 800146c:	d916      	bls.n	800149c <Rotbot_controler+0xd4>
			{
        		axis->fulse_stop = axis->counter_pos;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6a1a      	ldr	r2, [r3, #32]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	639a      	str	r2, [r3, #56]	@ 0x38
        		axis->ramp_time --;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800147a:	1e5a      	subs	r2, r3, #1
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	635a      	str	r2, [r3, #52]	@ 0x34
        		axis->state = CONSTANT_VEL;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2203      	movs	r2, #3
 8001484:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        		if(axis->target_speed>SET_SPEED_1000HZ) axis->current_speed = axis->target_speed;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800148c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001490:	d919      	bls.n	80014c6 <Rotbot_controler+0xfe>
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	625a      	str	r2, [r3, #36]	@ 0x24
 800149a:	e014      	b.n	80014c6 <Rotbot_controler+0xfe>
        		// TÌM Số xung đã được ramping, để khi còn lại số xung này thì giảm
        		// ĐÂY Chính là số xung còn lại axis->counter_pos
			}
        	else
        	{
        		axis->current_speed = SET_SPEED_1000HZ + (uint32_t)((axis->accel)*triangle_array[axis->ramp_time]);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014a6:	4a99      	ldr	r2, [pc, #612]	@ (800170c <Rotbot_controler+0x344>)
 80014a8:	009b      	lsls	r3, r3, #2
 80014aa:	4413      	add	r3, r2
 80014ac:	edd3 7a00 	vldr	s15, [r3]
 80014b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80014b8:	ee17 3a90 	vmov	r3, s15
 80014bc:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80014c0:	461a      	mov	r2, r3
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	625a      	str	r2, [r3, #36]	@ 0x24
        	}
        	axis->ramp_time++;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014ca:	1c5a      	adds	r2, r3, #1
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	635a      	str	r2, [r3, #52]	@ 0x34
        	// có trường hợp mà thời gian chạy mà ramping chưa max mà đã dừng thì luôn luôn so sánh số xung hiện tại và tổng số xung cần băm
        	if(axis->delta_pos <= (2*axis->counter_pos))
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	69db      	ldr	r3, [r3, #28]
 80014d4:	461a      	mov	r2, r3
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6a1b      	ldr	r3, [r3, #32]
 80014da:	005b      	lsls	r3, r3, #1
 80014dc:	429a      	cmp	r2, r3
 80014de:	d867      	bhi.n	80015b0 <Rotbot_controler+0x1e8>
        	{
        		axis->state = DECELERATING;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	2204      	movs	r2, #4
 80014e4:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        	}
            break;
 80014e8:	e062      	b.n	80015b0 <Rotbot_controler+0x1e8>

        case CONSTANT_VEL:// chạy với tần số cố định
        	if((axis->delta_pos-axis->counter_pos) <= axis->fulse_stop)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	69db      	ldr	r3, [r3, #28]
 80014ee:	461a      	mov	r2, r3
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	6a1b      	ldr	r3, [r3, #32]
 80014f4:	1ad2      	subs	r2, r2, r3
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014fa:	429a      	cmp	r2, r3
 80014fc:	d85a      	bhi.n	80015b4 <Rotbot_controler+0x1ec>
			{
        		axis->state = DECELERATING;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2204      	movs	r2, #4
 8001502:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
			}
        	break;
 8001506:	e055      	b.n	80015b4 <Rotbot_controler+0x1ec>
        case DECELERATING:
        	axis->ramp_time--;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800150c:	1e5a      	subs	r2, r3, #1
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	635a      	str	r2, [r3, #52]	@ 0x34
			if(axis->ramp_time <=0 ) axis->ramp_time=0x00U;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001516:	2b00      	cmp	r3, #0
 8001518:	dc02      	bgt.n	8001520 <Rotbot_controler+0x158>
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	2200      	movs	r2, #0
 800151e:	635a      	str	r2, [r3, #52]	@ 0x34
			if(axis->ramp_time<TIME_RAMPING)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001524:	2b64      	cmp	r3, #100	@ 0x64
 8001526:	d847      	bhi.n	80015b8 <Rotbot_controler+0x1f0>
			{
				axis->current_speed =SET_SPEED_1000HZ + (uint32_t)((axis->accel)*triangle_array[axis->ramp_time]);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001532:	4a76      	ldr	r2, [pc, #472]	@ (800170c <Rotbot_controler+0x344>)
 8001534:	009b      	lsls	r3, r3, #2
 8001536:	4413      	add	r3, r2
 8001538:	edd3 7a00 	vldr	s15, [r3]
 800153c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001540:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001544:	ee17 3a90 	vmov	r3, s15
 8001548:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800154c:	461a      	mov	r2, r3
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	625a      	str	r2, [r3, #36]	@ 0x24
			}
        	break;
 8001552:	e031      	b.n	80015b8 <Rotbot_controler+0x1f0>
        case HOME_STOPPING:
			if(axis->current_pos > 1500U)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	695b      	ldr	r3, [r3, #20]
 8001558:	461a      	mov	r2, r3
 800155a:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 800155e:	429a      	cmp	r2, r3
 8001560:	d904      	bls.n	800156c <Rotbot_controler+0x1a4>
			{
				axis->current_speed =SET_SPEED_1000HZ;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001568:	625a      	str	r2, [r3, #36]	@ 0x24
			}
			else
			{
				axis->current_speed =SET_SPEED_500HZ;
			}
        	break;
 800156a:	e028      	b.n	80015be <Rotbot_controler+0x1f6>
				axis->current_speed =SET_SPEED_500HZ;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001572:	625a      	str	r2, [r3, #36]	@ 0x24
        	break;
 8001574:	e023      	b.n	80015be <Rotbot_controler+0x1f6>
        case JOGGING_RUN:
			{
				axis->current_speed =SET_SPEED_500HZ;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	f240 12f3 	movw	r2, #499	@ 0x1f3
 800157c:	625a      	str	r2, [r3, #36]	@ 0x24
				if(++axis->timer_jogging1khz>=1000U)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8001584:	3301      	adds	r3, #1
 8001586:	b29a      	uxth	r2, r3
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8001594:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001598:	d310      	bcc.n	80015bc <Rotbot_controler+0x1f4>
				{
					axis->timer_jogging1khz=0x00U;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2200      	movs	r2, #0
 800159e:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
					axis->state = ACCELERATING;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	2202      	movs	r2, #2
 80015a6:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
				}
			}
			break;
 80015aa:	e007      	b.n	80015bc <Rotbot_controler+0x1f4>
        default:
            break;
 80015ac:	bf00      	nop
 80015ae:	e006      	b.n	80015be <Rotbot_controler+0x1f6>
            break;
 80015b0:	bf00      	nop
 80015b2:	e004      	b.n	80015be <Rotbot_controler+0x1f6>
        	break;
 80015b4:	bf00      	nop
 80015b6:	e002      	b.n	80015be <Rotbot_controler+0x1f6>
        	break;
 80015b8:	bf00      	nop
 80015ba:	e000      	b.n	80015be <Rotbot_controler+0x1f6>
			break;
 80015bc:	bf00      	nop
    }
    // CẬP NHẬT PHẦN CỨNG
    if ( axis->busy==0x01)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	2b01      	cmp	r3, #1
 80015c8:	f040 80ee 	bne.w	80017a8 <Rotbot_controler+0x3e0>
    {
    	if(axis->current_speed >= SET_SPEED_500HZ)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015d0:	f5b3 7ff9 	cmp.w	r3, #498	@ 0x1f2
 80015d4:	d936      	bls.n	8001644 <Rotbot_controler+0x27c>
    	{
			 new_arr = (uint32_t)(1000000U / (uint32_t)(axis->current_speed)); // Giả sử Clock Timer 1MHz
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015da:	461a      	mov	r2, r3
 80015dc:	4b4c      	ldr	r3, [pc, #304]	@ (8001710 <Rotbot_controler+0x348>)
 80015de:	fbb3 f3f2 	udiv	r3, r3, r2
 80015e2:	60bb      	str	r3, [r7, #8]
			__HAL_TIM_SET_AUTORELOAD(axis->htim, (new_arr));
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	68ba      	ldr	r2, [r7, #8]
 80015ec:	62da      	str	r2, [r3, #44]	@ 0x2c
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	68ba      	ldr	r2, [r7, #8]
 80015f4:	60da      	str	r2, [r3, #12]
			__HAL_TIM_SET_COMPARE(axis->htim, axis->channel, (new_arr / 2));
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	689b      	ldr	r3, [r3, #8]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d106      	bne.n	800160c <Rotbot_controler+0x244>
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	68ba      	ldr	r2, [r7, #8]
 8001606:	0852      	lsrs	r2, r2, #1
 8001608:	635a      	str	r2, [r3, #52]	@ 0x34
 800160a:	e01b      	b.n	8001644 <Rotbot_controler+0x27c>
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	689b      	ldr	r3, [r3, #8]
 8001610:	2b04      	cmp	r3, #4
 8001612:	d106      	bne.n	8001622 <Rotbot_controler+0x25a>
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	681a      	ldr	r2, [r3, #0]
 800161a:	68bb      	ldr	r3, [r7, #8]
 800161c:	085b      	lsrs	r3, r3, #1
 800161e:	6393      	str	r3, [r2, #56]	@ 0x38
 8001620:	e010      	b.n	8001644 <Rotbot_controler+0x27c>
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	689b      	ldr	r3, [r3, #8]
 8001626:	2b08      	cmp	r3, #8
 8001628:	d106      	bne.n	8001638 <Rotbot_controler+0x270>
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	681a      	ldr	r2, [r3, #0]
 8001630:	68bb      	ldr	r3, [r7, #8]
 8001632:	085b      	lsrs	r3, r3, #1
 8001634:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001636:	e005      	b.n	8001644 <Rotbot_controler+0x27c>
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	68bb      	ldr	r3, [r7, #8]
 8001640:	085b      	lsrs	r3, r3, #1
 8001642:	6413      	str	r3, [r2, #64]	@ 0x40
    	}
        curent_counter=axis->htim_counter->Instance->CNT;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800164c:	60fb      	str	r3, [r7, #12]
        if(axis->direction == 0x00)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001654:	2b00      	cmp	r3, #0
 8001656:	d112      	bne.n	800167e <Rotbot_controler+0x2b6>
        {
                axis->current_pos += ((curent_counter-axis->counter_pos));
 8001658:	68fa      	ldr	r2, [r7, #12]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6a1b      	ldr	r3, [r3, #32]
 800165e:	1ad3      	subs	r3, r2, r3
 8001660:	687a      	ldr	r2, [r7, #4]
 8001662:	6952      	ldr	r2, [r2, #20]
 8001664:	4413      	add	r3, r2
 8001666:	461a      	mov	r2, r3
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	615a      	str	r2, [r3, #20]
                axis->current_pos +=axis->offset;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	695b      	ldr	r3, [r3, #20]
 8001670:	687a      	ldr	r2, [r7, #4]
 8001672:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8001676:	441a      	add	r2, r3
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	615a      	str	r2, [r3, #20]
 800167c:	e011      	b.n	80016a2 <Rotbot_controler+0x2da>
        }
        else
        {
        	axis->current_pos -= (curent_counter-axis->counter_pos);
 800167e:	68fa      	ldr	r2, [r7, #12]
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6a1b      	ldr	r3, [r3, #32]
 8001684:	1ad3      	subs	r3, r2, r3
 8001686:	687a      	ldr	r2, [r7, #4]
 8001688:	6952      	ldr	r2, [r2, #20]
 800168a:	1ad3      	subs	r3, r2, r3
 800168c:	461a      	mov	r2, r3
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	615a      	str	r2, [r3, #20]
        	axis->current_pos -=axis->offset;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	695b      	ldr	r3, [r3, #20]
 8001696:	687a      	ldr	r2, [r7, #4]
 8001698:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 800169c:	1a9a      	subs	r2, r3, r2
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	615a      	str	r2, [r3, #20]
        }
        axis->offset=0x00U;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2200      	movs	r2, #0
 80016a6:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
        Update_Input_Register(axis->indexaxis,axis->current_pos,axis->current_speed,(uint16_t)axis->state);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	f893 0040 	ldrb.w	r0, [r3, #64]	@ 0x40
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	695b      	ldr	r3, [r3, #20]
 80016b4:	b299      	uxth	r1, r3
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016ba:	b29a      	uxth	r2, r3
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80016c2:	b2db      	uxtb	r3, r3
 80016c4:	f00b faa8 	bl	800cc18 <Update_Input_Register>
        axis->counter_pos = curent_counter;
 80016c8:	68fa      	ldr	r2, [r7, #12]
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	621a      	str	r2, [r3, #32]
        if(axis->done == 0x01U)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80016d4:	2b01      	cmp	r3, #1
 80016d6:	d14c      	bne.n	8001772 <Rotbot_controler+0x3aa>
        {
        	axis->homing=0x00U;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2200      	movs	r2, #0
 80016dc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
        	axis->timer_jogging1khz=0x00U;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2200      	movs	r2, #0
 80016e4:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
        	axis->done = 0x00U;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2200      	movs	r2, #0
 80016ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
            axis->busy = 0x00U;// lần sau mới cho busy về 0
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	2200      	movs	r2, #0
 80016f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
            __HAL_TIM_SET_COMPARE(axis->htim, axis->channel, 0x00u);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	689b      	ldr	r3, [r3, #8]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d109      	bne.n	8001714 <Rotbot_controler+0x34c>
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	2200      	movs	r2, #0
 8001708:	635a      	str	r2, [r3, #52]	@ 0x34
 800170a:	e01c      	b.n	8001746 <Rotbot_controler+0x37e>
 800170c:	0800d85c 	.word	0x0800d85c
 8001710:	000f4240 	.word	0x000f4240
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	689b      	ldr	r3, [r3, #8]
 8001718:	2b04      	cmp	r3, #4
 800171a:	d105      	bne.n	8001728 <Rotbot_controler+0x360>
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	681a      	ldr	r2, [r3, #0]
 8001722:	2300      	movs	r3, #0
 8001724:	6393      	str	r3, [r2, #56]	@ 0x38
 8001726:	e00e      	b.n	8001746 <Rotbot_controler+0x37e>
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	689b      	ldr	r3, [r3, #8]
 800172c:	2b08      	cmp	r3, #8
 800172e:	d105      	bne.n	800173c <Rotbot_controler+0x374>
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	681a      	ldr	r2, [r3, #0]
 8001736:	2300      	movs	r3, #0
 8001738:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800173a:	e004      	b.n	8001746 <Rotbot_controler+0x37e>
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	681a      	ldr	r2, [r3, #0]
 8001742:	2300      	movs	r3, #0
 8001744:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_AUTORELOAD(axis->htim, SET_FREQ_1KHZ);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001750:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800175a:	60da      	str	r2, [r3, #12]
            axis->htim->Instance->EGR |= TIM_EGR_UG; // Ép cập nhật để ra 0V ngay lập tức
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	695a      	ldr	r2, [r3, #20]
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f042 0201 	orr.w	r2, r2, #1
 800176e:	615a      	str	r2, [r3, #20]
            axis->done = 0x01U;
            axis->ramp_time=0x00U;
            axis->fulse_stop=0x00U;
        }
    }
}
 8001770:	e01a      	b.n	80017a8 <Rotbot_controler+0x3e0>
        else if ( axis->current_pos == axis->target_pos || axis->ramp_time==0x00U)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	695a      	ldr	r2, [r3, #20]
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	699b      	ldr	r3, [r3, #24]
 800177a:	429a      	cmp	r2, r3
 800177c:	d003      	beq.n	8001786 <Rotbot_controler+0x3be>
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001782:	2b00      	cmp	r3, #0
 8001784:	d110      	bne.n	80017a8 <Rotbot_controler+0x3e0>
            axis->current_speed = 0x00U;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2200      	movs	r2, #0
 800178a:	625a      	str	r2, [r3, #36]	@ 0x24
            axis->state = STANDSTILL;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2200      	movs	r2, #0
 8001790:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
            axis->done = 0x01U;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2201      	movs	r2, #1
 8001798:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
            axis->ramp_time=0x00U;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2200      	movs	r2, #0
 80017a0:	635a      	str	r2, [r3, #52]	@ 0x34
            axis->fulse_stop=0x00U;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2200      	movs	r2, #0
 80017a6:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80017a8:	bf00      	nop
 80017aa:	3710      	adds	r7, #16
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}

080017b0 <MC_Control_Interrupt>:
void  MC_Control_Interrupt(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
	for(int i=0;i<NUM_AXIT_ROBOT;i++)
 80017b6:	2300      	movs	r3, #0
 80017b8:	607b      	str	r3, [r7, #4]
 80017ba:	e00b      	b.n	80017d4 <MC_Control_Interrupt+0x24>
	{
		Rotbot_controler(&Rotbot_axis[i]);// thay đổi tần số ở đây
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	224c      	movs	r2, #76	@ 0x4c
 80017c0:	fb02 f303 	mul.w	r3, r2, r3
 80017c4:	4a07      	ldr	r2, [pc, #28]	@ (80017e4 <MC_Control_Interrupt+0x34>)
 80017c6:	4413      	add	r3, r2
 80017c8:	4618      	mov	r0, r3
 80017ca:	f7ff fdfd 	bl	80013c8 <Rotbot_controler>
	for(int i=0;i<NUM_AXIT_ROBOT;i++)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	3301      	adds	r3, #1
 80017d2:	607b      	str	r3, [r7, #4]
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2b02      	cmp	r3, #2
 80017d8:	ddf0      	ble.n	80017bc <MC_Control_Interrupt+0xc>
	}
}
 80017da:	bf00      	nop
 80017dc:	bf00      	nop
 80017de:	3708      	adds	r7, #8
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	20000194 	.word	0x20000194

080017e8 <Set_Direction_OX>:

uint8_t Set_Direction_OX(uint8_t status)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	4603      	mov	r3, r0
 80017f0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9, status );
 80017f2:	79fb      	ldrb	r3, [r7, #7]
 80017f4:	461a      	mov	r2, r3
 80017f6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80017fa:	480c      	ldr	r0, [pc, #48]	@ (800182c <Set_Direction_OX+0x44>)
 80017fc:	f002 fec4 	bl	8004588 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9, status );
 8001800:	79fb      	ldrb	r3, [r7, #7]
 8001802:	461a      	mov	r2, r3
 8001804:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001808:	4808      	ldr	r0, [pc, #32]	@ (800182c <Set_Direction_OX+0x44>)
 800180a:	f002 febd 	bl	8004588 <HAL_GPIO_WritePin>
	return HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_9) > 0x00U ? 0x01U:0x00U;
 800180e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001812:	4806      	ldr	r0, [pc, #24]	@ (800182c <Set_Direction_OX+0x44>)
 8001814:	f002 fea0 	bl	8004558 <HAL_GPIO_ReadPin>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <Set_Direction_OX+0x3a>
 800181e:	2301      	movs	r3, #1
 8001820:	e000      	b.n	8001824 <Set_Direction_OX+0x3c>
 8001822:	2300      	movs	r3, #0
}
 8001824:	4618      	mov	r0, r3
 8001826:	3708      	adds	r7, #8
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	40020000 	.word	0x40020000

08001830 <Set_Direction_OY>:
uint8_t Set_Direction_OY(uint8_t status)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
 8001836:	4603      	mov	r3, r0
 8001838:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7, status );
 800183a:	79fb      	ldrb	r3, [r7, #7]
 800183c:	461a      	mov	r2, r3
 800183e:	2180      	movs	r1, #128	@ 0x80
 8001840:	480b      	ldr	r0, [pc, #44]	@ (8001870 <Set_Direction_OY+0x40>)
 8001842:	f002 fea1 	bl	8004588 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7, status );
 8001846:	79fb      	ldrb	r3, [r7, #7]
 8001848:	461a      	mov	r2, r3
 800184a:	2180      	movs	r1, #128	@ 0x80
 800184c:	4808      	ldr	r0, [pc, #32]	@ (8001870 <Set_Direction_OY+0x40>)
 800184e:	f002 fe9b 	bl	8004588 <HAL_GPIO_WritePin>
	return HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_7) > 0x00U ? 0x01U:0x00U;
 8001852:	2180      	movs	r1, #128	@ 0x80
 8001854:	4806      	ldr	r0, [pc, #24]	@ (8001870 <Set_Direction_OY+0x40>)
 8001856:	f002 fe7f 	bl	8004558 <HAL_GPIO_ReadPin>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d001      	beq.n	8001864 <Set_Direction_OY+0x34>
 8001860:	2301      	movs	r3, #1
 8001862:	e000      	b.n	8001866 <Set_Direction_OY+0x36>
 8001864:	2300      	movs	r3, #0
}
 8001866:	4618      	mov	r0, r3
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	40020800 	.word	0x40020800

08001874 <Set_Direction_OZ>:
uint8_t Set_Direction_OZ(uint8_t status)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	4603      	mov	r3, r0
 800187c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9, status );
 800187e:	79fb      	ldrb	r3, [r7, #7]
 8001880:	461a      	mov	r2, r3
 8001882:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001886:	480c      	ldr	r0, [pc, #48]	@ (80018b8 <Set_Direction_OZ+0x44>)
 8001888:	f002 fe7e 	bl	8004588 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9, status );
 800188c:	79fb      	ldrb	r3, [r7, #7]
 800188e:	461a      	mov	r2, r3
 8001890:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001894:	4808      	ldr	r0, [pc, #32]	@ (80018b8 <Set_Direction_OZ+0x44>)
 8001896:	f002 fe77 	bl	8004588 <HAL_GPIO_WritePin>
	return HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_9) > 0x00U ? 0x01U:0x00U;
 800189a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800189e:	4806      	ldr	r0, [pc, #24]	@ (80018b8 <Set_Direction_OZ+0x44>)
 80018a0:	f002 fe5a 	bl	8004558 <HAL_GPIO_ReadPin>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <Set_Direction_OZ+0x3a>
 80018aa:	2301      	movs	r3, #1
 80018ac:	e000      	b.n	80018b0 <Set_Direction_OZ+0x3c>
 80018ae:	2300      	movs	r3, #0
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	3708      	adds	r7, #8
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	40020800 	.word	0x40020800

080018bc <TIM7_Interrupt>:
	return _tGloabal_milis;
}


void TIM7_Interrupt(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
	++_tGloabal_milis;
 80018c2:	4b21      	ldr	r3, [pc, #132]	@ (8001948 <TIM7_Interrupt+0x8c>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	3301      	adds	r3, #1
 80018c8:	4a1f      	ldr	r2, [pc, #124]	@ (8001948 <TIM7_Interrupt+0x8c>)
 80018ca:	6013      	str	r3, [r2, #0]
	MC_Control_Interrupt();
 80018cc:	f7ff ff70 	bl	80017b0 <MC_Control_Interrupt>
	if(_tGloabal_milis>=0x7FFFFFFFU)
 80018d0:	4b1d      	ldr	r3, [pc, #116]	@ (8001948 <TIM7_Interrupt+0x8c>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80018d8:	4293      	cmp	r3, r2
 80018da:	d330      	bcc.n	800193e <TIM7_Interrupt+0x82>
	{
		_tGloabal_milis=0x00U;
 80018dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001948 <TIM7_Interrupt+0x8c>)
 80018de:	2200      	movs	r2, #0
 80018e0:	601a      	str	r2, [r3, #0]
		for(int i=0;i<TOTAL_TIMER_DELAY;i++)
 80018e2:	2300      	movs	r3, #0
 80018e4:	607b      	str	r3, [r7, #4]
 80018e6:	e027      	b.n	8001938 <TIM7_Interrupt+0x7c>
		{
			TID_Timer[i].Time_Cur=0x00U;
 80018e8:	4a18      	ldr	r2, [pc, #96]	@ (800194c <TIM7_Interrupt+0x90>)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	011b      	lsls	r3, r3, #4
 80018ee:	4413      	add	r3, r2
 80018f0:	2200      	movs	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]
			if(TID_Timer[i].End_Time>0x7FFFFFFFU)
 80018f4:	4a15      	ldr	r2, [pc, #84]	@ (800194c <TIM7_Interrupt+0x90>)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	011b      	lsls	r3, r3, #4
 80018fa:	4413      	add	r3, r2
 80018fc:	330c      	adds	r3, #12
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	2b00      	cmp	r3, #0
 8001902:	da0f      	bge.n	8001924 <TIM7_Interrupt+0x68>
			{
				TID_Timer[i].End_Time=TID_Timer[i].End_Time-0x7FFFFFFFU;
 8001904:	4a11      	ldr	r2, [pc, #68]	@ (800194c <TIM7_Interrupt+0x90>)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	011b      	lsls	r3, r3, #4
 800190a:	4413      	add	r3, r2
 800190c:	330c      	adds	r3, #12
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8001914:	3301      	adds	r3, #1
 8001916:	490d      	ldr	r1, [pc, #52]	@ (800194c <TIM7_Interrupt+0x90>)
 8001918:	687a      	ldr	r2, [r7, #4]
 800191a:	0112      	lsls	r2, r2, #4
 800191c:	440a      	add	r2, r1
 800191e:	320c      	adds	r2, #12
 8001920:	6013      	str	r3, [r2, #0]
 8001922:	e006      	b.n	8001932 <TIM7_Interrupt+0x76>
			}
			else
			{
				TID_Timer[i].End_Time=0x00U;
 8001924:	4a09      	ldr	r2, [pc, #36]	@ (800194c <TIM7_Interrupt+0x90>)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	011b      	lsls	r3, r3, #4
 800192a:	4413      	add	r3, r2
 800192c:	330c      	adds	r3, #12
 800192e:	2200      	movs	r2, #0
 8001930:	601a      	str	r2, [r3, #0]
		for(int i=0;i<TOTAL_TIMER_DELAY;i++)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	3301      	adds	r3, #1
 8001936:	607b      	str	r3, [r7, #4]
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2b05      	cmp	r3, #5
 800193c:	ddd4      	ble.n	80018e8 <TIM7_Interrupt+0x2c>
			}
		}
	}
}
 800193e:	bf00      	nop
 8001940:	3708      	adds	r7, #8
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	20000304 	.word	0x20000304
 800194c:	200002a4 	.word	0x200002a4

08001950 <Delay_SetTimer>:
	TID_Timer[id].Time_Delay=0x00U;
	TID_Timer[id].Time_Cur=0x00U;
	TID_Timer[id].End_Time=0x00U;
}
void Delay_SetTimer(uint8_t id,uint32_t timer)
{
 8001950:	b480      	push	{r7}
 8001952:	b083      	sub	sp, #12
 8001954:	af00      	add	r7, sp, #0
 8001956:	4603      	mov	r3, r0
 8001958:	6039      	str	r1, [r7, #0]
 800195a:	71fb      	strb	r3, [r7, #7]
	TID_Timer[id].active=0x01U;
 800195c:	79fb      	ldrb	r3, [r7, #7]
 800195e:	4a16      	ldr	r2, [pc, #88]	@ (80019b8 <Delay_SetTimer+0x68>)
 8001960:	011b      	lsls	r3, r3, #4
 8001962:	4413      	add	r3, r2
 8001964:	3304      	adds	r3, #4
 8001966:	2201      	movs	r2, #1
 8001968:	701a      	strb	r2, [r3, #0]
	TID_Timer[id].Time_Delay=timer;
 800196a:	79fb      	ldrb	r3, [r7, #7]
 800196c:	4a12      	ldr	r2, [pc, #72]	@ (80019b8 <Delay_SetTimer+0x68>)
 800196e:	011b      	lsls	r3, r3, #4
 8001970:	4413      	add	r3, r2
 8001972:	3308      	adds	r3, #8
 8001974:	683a      	ldr	r2, [r7, #0]
 8001976:	601a      	str	r2, [r3, #0]
	TID_Timer[id].Time_Cur=_tGloabal_milis;
 8001978:	79fb      	ldrb	r3, [r7, #7]
 800197a:	4a10      	ldr	r2, [pc, #64]	@ (80019bc <Delay_SetTimer+0x6c>)
 800197c:	6812      	ldr	r2, [r2, #0]
 800197e:	490e      	ldr	r1, [pc, #56]	@ (80019b8 <Delay_SetTimer+0x68>)
 8001980:	011b      	lsls	r3, r3, #4
 8001982:	440b      	add	r3, r1
 8001984:	601a      	str	r2, [r3, #0]
	TID_Timer[id].End_Time=TID_Timer[id].Time_Cur+TID_Timer[id].Time_Delay;
 8001986:	79fb      	ldrb	r3, [r7, #7]
 8001988:	4a0b      	ldr	r2, [pc, #44]	@ (80019b8 <Delay_SetTimer+0x68>)
 800198a:	011b      	lsls	r3, r3, #4
 800198c:	4413      	add	r3, r2
 800198e:	6819      	ldr	r1, [r3, #0]
 8001990:	79fb      	ldrb	r3, [r7, #7]
 8001992:	4a09      	ldr	r2, [pc, #36]	@ (80019b8 <Delay_SetTimer+0x68>)
 8001994:	011b      	lsls	r3, r3, #4
 8001996:	4413      	add	r3, r2
 8001998:	3308      	adds	r3, #8
 800199a:	681a      	ldr	r2, [r3, #0]
 800199c:	79fb      	ldrb	r3, [r7, #7]
 800199e:	440a      	add	r2, r1
 80019a0:	4905      	ldr	r1, [pc, #20]	@ (80019b8 <Delay_SetTimer+0x68>)
 80019a2:	011b      	lsls	r3, r3, #4
 80019a4:	440b      	add	r3, r1
 80019a6:	330c      	adds	r3, #12
 80019a8:	601a      	str	r2, [r3, #0]
}
 80019aa:	bf00      	nop
 80019ac:	370c      	adds	r7, #12
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop
 80019b8:	200002a4 	.word	0x200002a4
 80019bc:	20000304 	.word	0x20000304

080019c0 <Delay_GetTimer>:
uint8_t Delay_GetTimer(uint8_t id)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b082      	sub	sp, #8
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	4603      	mov	r3, r0
 80019c8:	71fb      	strb	r3, [r7, #7]
	TID_Timer[id].Time_Cur=_tGloabal_milis;
 80019ca:	79fb      	ldrb	r3, [r7, #7]
 80019cc:	4a16      	ldr	r2, [pc, #88]	@ (8001a28 <Delay_GetTimer+0x68>)
 80019ce:	6812      	ldr	r2, [r2, #0]
 80019d0:	4916      	ldr	r1, [pc, #88]	@ (8001a2c <Delay_GetTimer+0x6c>)
 80019d2:	011b      	lsls	r3, r3, #4
 80019d4:	440b      	add	r3, r1
 80019d6:	601a      	str	r2, [r3, #0]
	if(TID_Timer[id].active==0x01U)
 80019d8:	79fb      	ldrb	r3, [r7, #7]
 80019da:	4a14      	ldr	r2, [pc, #80]	@ (8001a2c <Delay_GetTimer+0x6c>)
 80019dc:	011b      	lsls	r3, r3, #4
 80019de:	4413      	add	r3, r2
 80019e0:	3304      	adds	r3, #4
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d119      	bne.n	8001a1c <Delay_GetTimer+0x5c>
	{
		if(TID_Timer[id].Time_Cur>=TID_Timer[id].End_Time)
 80019e8:	79fb      	ldrb	r3, [r7, #7]
 80019ea:	4a10      	ldr	r2, [pc, #64]	@ (8001a2c <Delay_GetTimer+0x6c>)
 80019ec:	011b      	lsls	r3, r3, #4
 80019ee:	4413      	add	r3, r2
 80019f0:	681a      	ldr	r2, [r3, #0]
 80019f2:	79fb      	ldrb	r3, [r7, #7]
 80019f4:	490d      	ldr	r1, [pc, #52]	@ (8001a2c <Delay_GetTimer+0x6c>)
 80019f6:	011b      	lsls	r3, r3, #4
 80019f8:	440b      	add	r3, r1
 80019fa:	330c      	adds	r3, #12
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	429a      	cmp	r2, r3
 8001a00:	d30c      	bcc.n	8001a1c <Delay_GetTimer+0x5c>
		{
			Delay_SetTimer(id,TID_Timer[id].Time_Delay);
 8001a02:	79fb      	ldrb	r3, [r7, #7]
 8001a04:	4a09      	ldr	r2, [pc, #36]	@ (8001a2c <Delay_GetTimer+0x6c>)
 8001a06:	011b      	lsls	r3, r3, #4
 8001a08:	4413      	add	r3, r2
 8001a0a:	3308      	adds	r3, #8
 8001a0c:	681a      	ldr	r2, [r3, #0]
 8001a0e:	79fb      	ldrb	r3, [r7, #7]
 8001a10:	4611      	mov	r1, r2
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7ff ff9c 	bl	8001950 <Delay_SetTimer>
			return 0x01U;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	e000      	b.n	8001a1e <Delay_GetTimer+0x5e>
		}
	}
	return 0x00U;
 8001a1c:	2300      	movs	r3, #0
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3708      	adds	r7, #8
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	20000304 	.word	0x20000304
 8001a2c:	200002a4 	.word	0x200002a4

08001a30 <Gpio_read_input>:
	{ Out_put_Duphong9  },
};

volatile static Input_state_Sesor   sensor;
uint32_t Gpio_read_input(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b083      	sub	sp, #12
 8001a34:	af00      	add	r7, sp, #0
	uint32_t idr =GPIOC->IDR;
 8001a36:	4b5a      	ldr	r3, [pc, #360]	@ (8001ba0 <Gpio_read_input+0x170>)
 8001a38:	691b      	ldr	r3, [r3, #16]
 8001a3a:	603b      	str	r3, [r7, #0]
	uint32_t input=0x00U;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_0) input |= (1<<0);
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	f003 0301 	and.w	r3, r3, #1
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d003      	beq.n	8001a52 <Gpio_read_input+0x22>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	f043 0301 	orr.w	r3, r3, #1
 8001a50:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_1) input |= (1<<1);
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	f003 0302 	and.w	r3, r3, #2
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d003      	beq.n	8001a64 <Gpio_read_input+0x34>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	f043 0302 	orr.w	r3, r3, #2
 8001a62:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_2) input |= (1<<2);
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	f003 0304 	and.w	r3, r3, #4
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d003      	beq.n	8001a76 <Gpio_read_input+0x46>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	f043 0304 	orr.w	r3, r3, #4
 8001a74:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_3) input |= (1<<3);
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	f003 0308 	and.w	r3, r3, #8
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d003      	beq.n	8001a88 <Gpio_read_input+0x58>
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	f043 0308 	orr.w	r3, r3, #8
 8001a86:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_4) input |= (1<<4);
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	f003 0310 	and.w	r3, r3, #16
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d003      	beq.n	8001a9a <Gpio_read_input+0x6a>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	f043 0310 	orr.w	r3, r3, #16
 8001a98:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_5) input |= (1<<5);
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	f003 0320 	and.w	r3, r3, #32
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d003      	beq.n	8001aac <Gpio_read_input+0x7c>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	f043 0320 	orr.w	r3, r3, #32
 8001aaa:	607b      	str	r3, [r7, #4]
	idr =GPIOB->IDR;
 8001aac:	4b3d      	ldr	r3, [pc, #244]	@ (8001ba4 <Gpio_read_input+0x174>)
 8001aae:	691b      	ldr	r3, [r3, #16]
 8001ab0:	603b      	str	r3, [r7, #0]
	if(idr & GPIO_PIN_0) input |= (1<<6);
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	f003 0301 	and.w	r3, r3, #1
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d003      	beq.n	8001ac4 <Gpio_read_input+0x94>
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001ac2:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_1) input |= (1<<7);
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	f003 0302 	and.w	r3, r3, #2
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d003      	beq.n	8001ad6 <Gpio_read_input+0xa6>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ad4:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_12) input |= (1<<17);
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d003      	beq.n	8001ae8 <Gpio_read_input+0xb8>
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ae6:	607b      	str	r3, [r7, #4]
	idr =GPIOE->IDR;
 8001ae8:	4b2f      	ldr	r3, [pc, #188]	@ (8001ba8 <Gpio_read_input+0x178>)
 8001aea:	691b      	ldr	r3, [r3, #16]
 8001aec:	603b      	str	r3, [r7, #0]
	if(idr & GPIO_PIN_7) input |= (1<<8);
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d003      	beq.n	8001b00 <Gpio_read_input+0xd0>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001afe:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_8) input |= (1<<9);
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d003      	beq.n	8001b12 <Gpio_read_input+0xe2>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b10:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_9) input |= (1<<10);
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d003      	beq.n	8001b24 <Gpio_read_input+0xf4>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b22:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_10) input |= (1<<11);
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d003      	beq.n	8001b36 <Gpio_read_input+0x106>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b34:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_11) input |= (1<<12);
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d003      	beq.n	8001b48 <Gpio_read_input+0x118>
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001b46:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_12) input |= (1<<13);
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d003      	beq.n	8001b5a <Gpio_read_input+0x12a>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001b58:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_13) input |= (1<<14);
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d003      	beq.n	8001b6c <Gpio_read_input+0x13c>
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b6a:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_14) input |= (1<<15);
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d003      	beq.n	8001b7e <Gpio_read_input+0x14e>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001b7c:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_15) input |= (1<<16);
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d003      	beq.n	8001b90 <Gpio_read_input+0x160>
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b8e:	607b      	str	r3, [r7, #4]
	return input;
 8001b90:	687b      	ldr	r3, [r7, #4]
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	370c      	adds	r7, #12
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr
 8001b9e:	bf00      	nop
 8001ba0:	40020800 	.word	0x40020800
 8001ba4:	40020400 	.word	0x40020400
 8001ba8:	40021000 	.word	0x40021000

08001bac <Gpio_input>:

void Gpio_input()
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b084      	sub	sp, #16
 8001bb0:	af00      	add	r7, sp, #0
	uint32_t input_sensor_current;
	uint8_t input_read;
	input_sensor_current=Gpio_read_input();
 8001bb2:	f7ff ff3d 	bl	8001a30 <Gpio_read_input>
 8001bb6:	60b8      	str	r0, [r7, #8]
    for (int i = 0; i < NUM_SENSORS; i++)
 8001bb8:	2300      	movs	r3, #0
 8001bba:	60fb      	str	r3, [r7, #12]
 8001bbc:	e041      	b.n	8001c42 <Gpio_input+0x96>
    {
    	input_read=(input_sensor_current &(1<<i)) ? 0x01U :0x00U;
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc6:	461a      	mov	r2, r3
 8001bc8:	68bb      	ldr	r3, [r7, #8]
 8001bca:	4013      	ands	r3, r2
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <Gpio_input+0x28>
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	e000      	b.n	8001bd6 <Gpio_input+0x2a>
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	71fb      	strb	r3, [r7, #7]
        // 2. So sánh với lần đọc trước
        if (input_read == sensor.Last_Sensor_Reading[i])
 8001bd8:	4a1e      	ldr	r2, [pc, #120]	@ (8001c54 <Gpio_input+0xa8>)
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	4413      	add	r3, r2
 8001bde:	3312      	adds	r3, #18
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	b2db      	uxtb	r3, r3
 8001be4:	79fa      	ldrb	r2, [r7, #7]
 8001be6:	429a      	cmp	r2, r3
 8001be8:	d11c      	bne.n	8001c24 <Gpio_input+0x78>
        {
            // Tín hiệu vẫn GIỮ NGUYÊN trạng thái (không có rung dội)
            if (sensor.Sample_Counter[i] < NUMBER_GPIO_SAMPLING)
 8001bea:	4a1a      	ldr	r2, [pc, #104]	@ (8001c54 <Gpio_input+0xa8>)
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	4413      	add	r3, r2
 8001bf0:	3324      	adds	r3, #36	@ 0x24
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	2b01      	cmp	r3, #1
 8001bf8:	d80e      	bhi.n	8001c18 <Gpio_input+0x6c>
            {
            	sensor.Sample_Counter[i]++; // Tăng bộ đếm ổn định
 8001bfa:	4a16      	ldr	r2, [pc, #88]	@ (8001c54 <Gpio_input+0xa8>)
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	4413      	add	r3, r2
 8001c00:	3324      	adds	r3, #36	@ 0x24
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	3301      	adds	r3, #1
 8001c08:	b2d9      	uxtb	r1, r3
 8001c0a:	4a12      	ldr	r2, [pc, #72]	@ (8001c54 <Gpio_input+0xa8>)
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	4413      	add	r3, r2
 8001c10:	3324      	adds	r3, #36	@ 0x24
 8001c12:	460a      	mov	r2, r1
 8001c14:	701a      	strb	r2, [r3, #0]
 8001c16:	e00b      	b.n	8001c30 <Gpio_input+0x84>
            }
            else
            {
                // Đã đủ ngưỡng ổn định, CẬP NHẬT trạng thái chính thức
            	sensor.Sensor_State[i] = input_read;
 8001c18:	4a0e      	ldr	r2, [pc, #56]	@ (8001c54 <Gpio_input+0xa8>)
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	4413      	add	r3, r2
 8001c1e:	79fa      	ldrb	r2, [r7, #7]
 8001c20:	701a      	strb	r2, [r3, #0]
 8001c22:	e005      	b.n	8001c30 <Gpio_input+0x84>
        }
        else
        {
            // Tín hiệu BỊ THAY ĐỔI (có thể do rung dội hoặc trạng thái thực)
            // Đặt bộ đếm về 0 và chờ xác nhận lại
        	sensor.Sample_Counter[i] = 0;
 8001c24:	4a0b      	ldr	r2, [pc, #44]	@ (8001c54 <Gpio_input+0xa8>)
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	4413      	add	r3, r2
 8001c2a:	3324      	adds	r3, #36	@ 0x24
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	701a      	strb	r2, [r3, #0]
        }
        // 3. Cập nhật lần đọc trước cho chu kỳ tiếp theo
    	sensor.Last_Sensor_Reading[i] = input_read;
 8001c30:	4a08      	ldr	r2, [pc, #32]	@ (8001c54 <Gpio_input+0xa8>)
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	4413      	add	r3, r2
 8001c36:	3312      	adds	r3, #18
 8001c38:	79fa      	ldrb	r2, [r7, #7]
 8001c3a:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUM_SENSORS; i++)
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	3301      	adds	r3, #1
 8001c40:	60fb      	str	r3, [r7, #12]
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	2b11      	cmp	r3, #17
 8001c46:	d9ba      	bls.n	8001bbe <Gpio_input+0x12>
    }
}
 8001c48:	bf00      	nop
 8001c4a:	bf00      	nop
 8001c4c:	3710      	adds	r7, #16
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	20000308 	.word	0x20000308

08001c58 <Task_gpio_input>:
void Task_gpio_input(void)// copy dữ liệu sang địa chỉ 10000
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
	uint32_t gpio_input=((uint32_t)Get_home_done()<<18U);
 8001c5e:	f000 fff3 	bl	8002c48 <Get_home_done>
 8001c62:	4603      	mov	r3, r0
 8001c64:	049b      	lsls	r3, r3, #18
 8001c66:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < NUM_SENSORS; i++)
 8001c68:	2300      	movs	r3, #0
 8001c6a:	603b      	str	r3, [r7, #0]
 8001c6c:	e010      	b.n	8001c90 <Task_gpio_input+0x38>
	{
		if(sensor.Sensor_State[i])
 8001c6e:	4a17      	ldr	r2, [pc, #92]	@ (8001ccc <Task_gpio_input+0x74>)
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	4413      	add	r3, r2
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d006      	beq.n	8001c8a <Task_gpio_input+0x32>
		{
			gpio_input |=1UL<<i;
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	fa02 f303 	lsl.w	r3, r2, r3
 8001c84:	687a      	ldr	r2, [r7, #4]
 8001c86:	4313      	orrs	r3, r2
 8001c88:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < NUM_SENSORS; i++)
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	3301      	adds	r3, #1
 8001c8e:	603b      	str	r3, [r7, #0]
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	2b11      	cmp	r3, #17
 8001c94:	d9eb      	bls.n	8001c6e <Task_gpio_input+0x16>
		}
	}
	Set_Inputs_Database(0x00U,(uint8_t)(gpio_input>>0U));
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	b2db      	uxtb	r3, r3
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	2000      	movs	r0, #0
 8001c9e:	f00b f823 	bl	800cce8 <Set_Inputs_Database>
	//Inputs_Database[0]=(uint8_t)(gpio_input>>0U);
	Set_Inputs_Database(0x01U,(uint8_t)((uint8_t)(gpio_input>>8U)));
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	0a1b      	lsrs	r3, r3, #8
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	4619      	mov	r1, r3
 8001caa:	2001      	movs	r0, #1
 8001cac:	f00b f81c 	bl	800cce8 <Set_Inputs_Database>
	//Inputs_Database[1]=(uint8_t)(gpio_input>>8U);

	Set_Inputs_Database(0x02U,(uint8_t)((gpio_input>>16U)&(0x04U)));
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	0c1b      	lsrs	r3, r3, #16
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	f003 0304 	and.w	r3, r3, #4
 8001cba:	b2db      	uxtb	r3, r3
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	2002      	movs	r0, #2
 8001cc0:	f00b f812 	bl	800cce8 <Set_Inputs_Database>
	//Inputs_Database[2] |= (uint8_t)((gpio_input>>16U)&(0x03U));
	// gán gpio_input sang mảng Inputs_Database[0] -> 18 bit
}
 8001cc4:	bf00      	nop
 8001cc6:	3708      	adds	r7, #8
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	20000308 	.word	0x20000308

08001cd0 <Task_gpio_output>:
void Task_gpio_output(void)// copy dữ liệu sang địa chỉ 10000
{
 8001cd0:	b590      	push	{r4, r7, lr}
 8001cd2:	b085      	sub	sp, #20
 8001cd4:	af00      	add	r7, sp, #0
	uint32_t gpio_output = ( (uint32_t)Get_Coild(2) << 0  ) |
 8001cd6:	2002      	movs	r0, #2
 8001cd8:	f00a fff0 	bl	800ccbc <Get_Coild>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	461c      	mov	r4, r3
						 ( (uint32_t)Get_Coild(3) << 8  ) |
 8001ce0:	2003      	movs	r0, #3
 8001ce2:	f00a ffeb 	bl	800ccbc <Get_Coild>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	021b      	lsls	r3, r3, #8
	uint32_t gpio_output = ( (uint32_t)Get_Coild(2) << 0  ) |
 8001cea:	431c      	orrs	r4, r3
						 ( (uint32_t)Get_Coild(4) << 16 ) ;
 8001cec:	2004      	movs	r0, #4
 8001cee:	f00a ffe5 	bl	800ccbc <Get_Coild>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	041b      	lsls	r3, r3, #16
	uint32_t gpio_output = ( (uint32_t)Get_Coild(2) << 0  ) |
 8001cf6:	4323      	orrs	r3, r4
 8001cf8:	60bb      	str	r3, [r7, #8]
	uint8_t state=0x00U;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	71fb      	strb	r3, [r7, #7]
	for (int i = 0; i < NUM_SENSORS; i++)
 8001cfe:	2300      	movs	r3, #0
 8001d00:	60fb      	str	r3, [r7, #12]
 8001d02:	e01b      	b.n	8001d3c <Task_gpio_output+0x6c>
	{
		state =(gpio_output&(1UL<<i)) ? 0x00U:0x01U;
 8001d04:	68ba      	ldr	r2, [r7, #8]
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	fa22 f303 	lsr.w	r3, r2, r3
 8001d0c:	f003 0301 	and.w	r3, r3, #1
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	bf0c      	ite	eq
 8001d14:	2301      	moveq	r3, #1
 8001d16:	2300      	movne	r3, #0
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	71fb      	strb	r3, [r7, #7]
		if (Gpio_output[i].handler != NULL)
 8001d1c:	4a0b      	ldr	r2, [pc, #44]	@ (8001d4c <Task_gpio_output+0x7c>)
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d006      	beq.n	8001d36 <Task_gpio_output+0x66>
		{
			Gpio_output[i].handler(state);
 8001d28:	4a08      	ldr	r2, [pc, #32]	@ (8001d4c <Task_gpio_output+0x7c>)
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d30:	79fa      	ldrb	r2, [r7, #7]
 8001d32:	4610      	mov	r0, r2
 8001d34:	4798      	blx	r3
	for (int i = 0; i < NUM_SENSORS; i++)
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	3301      	adds	r3, #1
 8001d3a:	60fb      	str	r3, [r7, #12]
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	2b11      	cmp	r3, #17
 8001d40:	d9e0      	bls.n	8001d04 <Task_gpio_output+0x34>
		}
	}
}
 8001d42:	bf00      	nop
 8001d44:	bf00      	nop
 8001d46:	3714      	adds	r7, #20
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd90      	pop	{r4, r7, pc}
 8001d4c:	20000000 	.word	0x20000000

08001d50 <Get_State_Sensor>:
uint8_t Get_State_Sensor(uint8_t channel)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b083      	sub	sp, #12
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	4603      	mov	r3, r0
 8001d58:	71fb      	strb	r3, [r7, #7]
	return sensor.Sensor_State[channel];
 8001d5a:	79fb      	ldrb	r3, [r7, #7]
 8001d5c:	4a04      	ldr	r2, [pc, #16]	@ (8001d70 <Get_State_Sensor+0x20>)
 8001d5e:	5cd3      	ldrb	r3, [r2, r3]
 8001d60:	b2db      	uxtb	r3, r3
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	20000308 	.word	0x20000308

08001d74 <Out_put_Xilanh1>:

void Out_put_Xilanh1(uint8_t status)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_3, status );
 8001d7e:	79fb      	ldrb	r3, [r7, #7]
 8001d80:	461a      	mov	r2, r3
 8001d82:	2108      	movs	r1, #8
 8001d84:	4803      	ldr	r0, [pc, #12]	@ (8001d94 <Out_put_Xilanh1+0x20>)
 8001d86:	f002 fbff 	bl	8004588 <HAL_GPIO_WritePin>
}
 8001d8a:	bf00      	nop
 8001d8c:	3708      	adds	r7, #8
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	40020c00 	.word	0x40020c00

08001d98 <Out_put_Xilanh2>:
void Out_put_Xilanh2(uint8_t status)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b082      	sub	sp, #8
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	4603      	mov	r3, r0
 8001da0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_4, status );
 8001da2:	79fb      	ldrb	r3, [r7, #7]
 8001da4:	461a      	mov	r2, r3
 8001da6:	2110      	movs	r1, #16
 8001da8:	4803      	ldr	r0, [pc, #12]	@ (8001db8 <Out_put_Xilanh2+0x20>)
 8001daa:	f002 fbed 	bl	8004588 <HAL_GPIO_WritePin>
}
 8001dae:	bf00      	nop
 8001db0:	3708      	adds	r7, #8
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	40020c00 	.word	0x40020c00

08001dbc <Out_put_Vacum_hut1>:
void Out_put_Vacum_hut1(uint8_t status)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b082      	sub	sp, #8
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_5, status );
 8001dc6:	79fb      	ldrb	r3, [r7, #7]
 8001dc8:	461a      	mov	r2, r3
 8001dca:	2120      	movs	r1, #32
 8001dcc:	4803      	ldr	r0, [pc, #12]	@ (8001ddc <Out_put_Vacum_hut1+0x20>)
 8001dce:	f002 fbdb 	bl	8004588 <HAL_GPIO_WritePin>
}
 8001dd2:	bf00      	nop
 8001dd4:	3708      	adds	r7, #8
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	40020c00 	.word	0x40020c00

08001de0 <Out_put_Vacum_hut2>:
void Out_put_Vacum_hut2(uint8_t status)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	4603      	mov	r3, r0
 8001de8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_6, status );
 8001dea:	79fb      	ldrb	r3, [r7, #7]
 8001dec:	461a      	mov	r2, r3
 8001dee:	2140      	movs	r1, #64	@ 0x40
 8001df0:	4803      	ldr	r0, [pc, #12]	@ (8001e00 <Out_put_Vacum_hut2+0x20>)
 8001df2:	f002 fbc9 	bl	8004588 <HAL_GPIO_WritePin>
}
 8001df6:	bf00      	nop
 8001df8:	3708      	adds	r7, #8
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	40020c00 	.word	0x40020c00

08001e04 <Out_put_Vacum_nha1>:
void Out_put_Vacum_nha1(uint8_t status)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b082      	sub	sp, #8
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_7, status );
 8001e0e:	79fb      	ldrb	r3, [r7, #7]
 8001e10:	461a      	mov	r2, r3
 8001e12:	2180      	movs	r1, #128	@ 0x80
 8001e14:	4803      	ldr	r0, [pc, #12]	@ (8001e24 <Out_put_Vacum_nha1+0x20>)
 8001e16:	f002 fbb7 	bl	8004588 <HAL_GPIO_WritePin>
}
 8001e1a:	bf00      	nop
 8001e1c:	3708      	adds	r7, #8
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	40020c00 	.word	0x40020c00

08001e28 <Out_put_Vacum_nha2>:
void Out_put_Vacum_nha2(uint8_t status)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	4603      	mov	r3, r0
 8001e30:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3, status );
 8001e32:	79fb      	ldrb	r3, [r7, #7]
 8001e34:	461a      	mov	r2, r3
 8001e36:	2108      	movs	r1, #8
 8001e38:	4803      	ldr	r0, [pc, #12]	@ (8001e48 <Out_put_Vacum_nha2+0x20>)
 8001e3a:	f002 fba5 	bl	8004588 <HAL_GPIO_WritePin>
}
 8001e3e:	bf00      	nop
 8001e40:	3708      	adds	r7, #8
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	40020400 	.word	0x40020400

08001e4c <Out_put_Den_xanh>:
void Out_put_Den_xanh(uint8_t status)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b082      	sub	sp, #8
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	4603      	mov	r3, r0
 8001e54:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4, status );
 8001e56:	79fb      	ldrb	r3, [r7, #7]
 8001e58:	461a      	mov	r2, r3
 8001e5a:	2110      	movs	r1, #16
 8001e5c:	4803      	ldr	r0, [pc, #12]	@ (8001e6c <Out_put_Den_xanh+0x20>)
 8001e5e:	f002 fb93 	bl	8004588 <HAL_GPIO_WritePin>
}
 8001e62:	bf00      	nop
 8001e64:	3708      	adds	r7, #8
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	40020400 	.word	0x40020400

08001e70 <Out_put_Den_do>:
void Out_put_Den_do(uint8_t status)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	4603      	mov	r3, r0
 8001e78:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5, status );
 8001e7a:	79fb      	ldrb	r3, [r7, #7]
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	2120      	movs	r1, #32
 8001e80:	4803      	ldr	r0, [pc, #12]	@ (8001e90 <Out_put_Den_do+0x20>)
 8001e82:	f002 fb81 	bl	8004588 <HAL_GPIO_WritePin>
}
 8001e86:	bf00      	nop
 8001e88:	3708      	adds	r7, #8
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	40020400 	.word	0x40020400

08001e94 <Out_put_Den_coi>:
void Out_put_Den_coi(uint8_t status)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_8, status );
 8001e9e:	79fb      	ldrb	r3, [r7, #7]
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ea6:	4803      	ldr	r0, [pc, #12]	@ (8001eb4 <Out_put_Den_coi+0x20>)
 8001ea8:	f002 fb6e 	bl	8004588 <HAL_GPIO_WritePin>
}
 8001eac:	bf00      	nop
 8001eae:	3708      	adds	r7, #8
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	40020400 	.word	0x40020400

08001eb8 <Out_put_Duphong1>:
void Out_put_Duphong1(uint8_t status)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b082      	sub	sp, #8
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9, status );
 8001ec2:	79fb      	ldrb	r3, [r7, #7]
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001eca:	4803      	ldr	r0, [pc, #12]	@ (8001ed8 <Out_put_Duphong1+0x20>)
 8001ecc:	f002 fb5c 	bl	8004588 <HAL_GPIO_WritePin>
}
 8001ed0:	bf00      	nop
 8001ed2:	3708      	adds	r7, #8
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	40020400 	.word	0x40020400

08001edc <Out_put_Duphong2>:
void Out_put_Duphong2(uint8_t status)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0, status );
 8001ee6:	79fb      	ldrb	r3, [r7, #7]
 8001ee8:	461a      	mov	r2, r3
 8001eea:	2101      	movs	r1, #1
 8001eec:	4803      	ldr	r0, [pc, #12]	@ (8001efc <Out_put_Duphong2+0x20>)
 8001eee:	f002 fb4b 	bl	8004588 <HAL_GPIO_WritePin>
}
 8001ef2:	bf00      	nop
 8001ef4:	3708      	adds	r7, #8
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	40021000 	.word	0x40021000

08001f00 <Out_put_Duphong3>:
void Out_put_Duphong3(uint8_t status)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b082      	sub	sp, #8
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	4603      	mov	r3, r0
 8001f08:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1, status );
 8001f0a:	79fb      	ldrb	r3, [r7, #7]
 8001f0c:	461a      	mov	r2, r3
 8001f0e:	2102      	movs	r1, #2
 8001f10:	4803      	ldr	r0, [pc, #12]	@ (8001f20 <Out_put_Duphong3+0x20>)
 8001f12:	f002 fb39 	bl	8004588 <HAL_GPIO_WritePin>
}
 8001f16:	bf00      	nop
 8001f18:	3708      	adds	r7, #8
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	40021000 	.word	0x40021000

08001f24 <Out_put_Duphong4>:
void Out_put_Duphong4(uint8_t status)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b082      	sub	sp, #8
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_2, status );
 8001f2e:	79fb      	ldrb	r3, [r7, #7]
 8001f30:	461a      	mov	r2, r3
 8001f32:	2104      	movs	r1, #4
 8001f34:	4803      	ldr	r0, [pc, #12]	@ (8001f44 <Out_put_Duphong4+0x20>)
 8001f36:	f002 fb27 	bl	8004588 <HAL_GPIO_WritePin>
}
 8001f3a:	bf00      	nop
 8001f3c:	3708      	adds	r7, #8
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	40021000 	.word	0x40021000

08001f48 <Out_put_Duphong5>:
void Out_put_Duphong5(uint8_t status)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	4603      	mov	r3, r0
 8001f50:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3, status );
 8001f52:	79fb      	ldrb	r3, [r7, #7]
 8001f54:	461a      	mov	r2, r3
 8001f56:	2108      	movs	r1, #8
 8001f58:	4803      	ldr	r0, [pc, #12]	@ (8001f68 <Out_put_Duphong5+0x20>)
 8001f5a:	f002 fb15 	bl	8004588 <HAL_GPIO_WritePin>
}
 8001f5e:	bf00      	nop
 8001f60:	3708      	adds	r7, #8
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	40021000 	.word	0x40021000

08001f6c <Out_put_Duphong6>:
void Out_put_Duphong6(uint8_t status)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	4603      	mov	r3, r0
 8001f74:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_4, status );
 8001f76:	79fb      	ldrb	r3, [r7, #7]
 8001f78:	461a      	mov	r2, r3
 8001f7a:	2110      	movs	r1, #16
 8001f7c:	4803      	ldr	r0, [pc, #12]	@ (8001f8c <Out_put_Duphong6+0x20>)
 8001f7e:	f002 fb03 	bl	8004588 <HAL_GPIO_WritePin>
}
 8001f82:	bf00      	nop
 8001f84:	3708      	adds	r7, #8
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	40021000 	.word	0x40021000

08001f90 <Out_put_Duphong7>:
void Out_put_Duphong7(uint8_t status)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	4603      	mov	r3, r0
 8001f98:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_5, status );
 8001f9a:	79fb      	ldrb	r3, [r7, #7]
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	2120      	movs	r1, #32
 8001fa0:	4803      	ldr	r0, [pc, #12]	@ (8001fb0 <Out_put_Duphong7+0x20>)
 8001fa2:	f002 faf1 	bl	8004588 <HAL_GPIO_WritePin>
}
 8001fa6:	bf00      	nop
 8001fa8:	3708      	adds	r7, #8
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	40021000 	.word	0x40021000

08001fb4 <Out_put_Duphong8>:
void Out_put_Duphong8(uint8_t status)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	4603      	mov	r3, r0
 8001fbc:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_6, status );
 8001fbe:	79fb      	ldrb	r3, [r7, #7]
 8001fc0:	461a      	mov	r2, r3
 8001fc2:	2140      	movs	r1, #64	@ 0x40
 8001fc4:	4803      	ldr	r0, [pc, #12]	@ (8001fd4 <Out_put_Duphong8+0x20>)
 8001fc6:	f002 fadf 	bl	8004588 <HAL_GPIO_WritePin>
}
 8001fca:	bf00      	nop
 8001fcc:	3708      	adds	r7, #8
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	40021000 	.word	0x40021000

08001fd8 <Out_put_Duphong9>:
void Out_put_Duphong9(uint8_t status)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	4603      	mov	r3, r0
 8001fe0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_13, status );
 8001fe2:	79fb      	ldrb	r3, [r7, #7]
 8001fe4:	461a      	mov	r2, r3
 8001fe6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001fea:	4803      	ldr	r0, [pc, #12]	@ (8001ff8 <Out_put_Duphong9+0x20>)
 8001fec:	f002 facc 	bl	8004588 <HAL_GPIO_WritePin>
}
 8001ff0:	bf00      	nop
 8001ff2:	3708      	adds	r7, #8
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	40020800 	.word	0x40020800

08001ffc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002000:	f001 fb64 	bl	80036cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002004:	f000 f842 	bl	800208c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002008:	f000 fcba 	bl	8002980 <MX_GPIO_Init>
  MX_DMA_Init();
 800200c:	f000 fc90 	bl	8002930 <MX_DMA_Init>
  MX_USB_DEVICE_Init();
 8002010:	f00a f864 	bl	800c0dc <MX_USB_DEVICE_Init>
  MX_TIM1_Init();
 8002014:	f000 f8a4 	bl	8002160 <MX_TIM1_Init>
  MX_TIM3_Init();
 8002018:	f000 f9ce 	bl	80023b8 <MX_TIM3_Init>
  MX_TIM4_Init();
 800201c:	f000 fa5a 	bl	80024d4 <MX_TIM4_Init>
  MX_TIM2_Init();
 8002020:	f000 f956 	bl	80022d0 <MX_TIM2_Init>
  MX_TIM8_Init();
 8002024:	f000 fb78 	bl	8002718 <MX_TIM8_Init>
  MX_TIM5_Init();
 8002028:	f000 faca 	bl	80025c0 <MX_TIM5_Init>
  MX_TIM7_Init();
 800202c:	f000 fb3e 	bl	80026ac <MX_TIM7_Init>
  MX_USART2_UART_Init();
 8002030:	f000 fc2a 	bl	8002888 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8002034:	f000 fc52 	bl	80028dc <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  Init_Timer_chanal();
 8002038:	f7fe fa3e 	bl	80004b8 <Init_Timer_chanal>
  Robot_Init();
 800203c:	f7fe fb40 	bl	80006c0 <Robot_Init>
  Delay_SetTimer(TID_TIMER_1ms,1);
 8002040:	2101      	movs	r1, #1
 8002042:	2000      	movs	r0, #0
 8002044:	f7ff fc84 	bl	8001950 <Delay_SetTimer>
  Delay_SetTimer(TID_TIMER_1000ms,5000);
 8002048:	f241 3188 	movw	r1, #5000	@ 0x1388
 800204c:	2003      	movs	r0, #3
 800204e:	f7ff fc7f 	bl	8001950 <Delay_SetTimer>
  HMI_Init();
 8002052:	f00a fd37 	bl	800cac4 <HMI_Init>
  HAL_TIM_Base_Start_IT(&htim7);
 8002056:	480b      	ldr	r0, [pc, #44]	@ (8002084 <main+0x88>)
 8002058:	f004 fa02 	bl	8006460 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  	 // bổ sung watdog sau khi chạy ok
		time_on=Delay_GetTimer(TID_TIMER_1ms);
 800205c:	2000      	movs	r0, #0
 800205e:	f7ff fcaf 	bl	80019c0 <Delay_GetTimer>
 8002062:	4603      	mov	r3, r0
 8002064:	461a      	mov	r2, r3
 8002066:	4b08      	ldr	r3, [pc, #32]	@ (8002088 <main+0x8c>)
 8002068:	701a      	strb	r2, [r3, #0]
		if(time_on==0x01)
 800206a:	4b07      	ldr	r3, [pc, #28]	@ (8002088 <main+0x8c>)
 800206c:	781b      	ldrb	r3, [r3, #0]
 800206e:	2b01      	cmp	r3, #1
 8002070:	d1f4      	bne.n	800205c <main+0x60>
		{
			Task_Run_Home();
 8002072:	f000 ff15 	bl	8002ea0 <Task_Run_Home>
			Task_Run_HMI();
 8002076:	f000 feb1 	bl	8002ddc <Task_Run_HMI>
			Task_gpio_output();
 800207a:	f7ff fe29 	bl	8001cd0 <Task_gpio_output>
			Task_gpio_input();
 800207e:	f7ff fdeb 	bl	8001c58 <Task_gpio_input>
		time_on=Delay_GetTimer(TID_TIMER_1ms);
 8002082:	e7eb      	b.n	800205c <main+0x60>
 8002084:	200004a8 	.word	0x200004a8
 8002088:	20000688 	.word	0x20000688

0800208c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b094      	sub	sp, #80	@ 0x50
 8002090:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002092:	f107 0320 	add.w	r3, r7, #32
 8002096:	2230      	movs	r2, #48	@ 0x30
 8002098:	2100      	movs	r1, #0
 800209a:	4618      	mov	r0, r3
 800209c:	f00b fb1e 	bl	800d6dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020a0:	f107 030c 	add.w	r3, r7, #12
 80020a4:	2200      	movs	r2, #0
 80020a6:	601a      	str	r2, [r3, #0]
 80020a8:	605a      	str	r2, [r3, #4]
 80020aa:	609a      	str	r2, [r3, #8]
 80020ac:	60da      	str	r2, [r3, #12]
 80020ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80020b0:	2300      	movs	r3, #0
 80020b2:	60bb      	str	r3, [r7, #8]
 80020b4:	4b28      	ldr	r3, [pc, #160]	@ (8002158 <SystemClock_Config+0xcc>)
 80020b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020b8:	4a27      	ldr	r2, [pc, #156]	@ (8002158 <SystemClock_Config+0xcc>)
 80020ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020be:	6413      	str	r3, [r2, #64]	@ 0x40
 80020c0:	4b25      	ldr	r3, [pc, #148]	@ (8002158 <SystemClock_Config+0xcc>)
 80020c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020c8:	60bb      	str	r3, [r7, #8]
 80020ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80020cc:	2300      	movs	r3, #0
 80020ce:	607b      	str	r3, [r7, #4]
 80020d0:	4b22      	ldr	r3, [pc, #136]	@ (800215c <SystemClock_Config+0xd0>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a21      	ldr	r2, [pc, #132]	@ (800215c <SystemClock_Config+0xd0>)
 80020d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020da:	6013      	str	r3, [r2, #0]
 80020dc:	4b1f      	ldr	r3, [pc, #124]	@ (800215c <SystemClock_Config+0xd0>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020e4:	607b      	str	r3, [r7, #4]
 80020e6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80020e8:	2301      	movs	r3, #1
 80020ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80020ec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80020f0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020f2:	2302      	movs	r3, #2
 80020f4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80020f6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80020fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80020fc:	2304      	movs	r3, #4
 80020fe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002100:	23a8      	movs	r3, #168	@ 0xa8
 8002102:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002104:	2302      	movs	r3, #2
 8002106:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002108:	2307      	movs	r3, #7
 800210a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800210c:	f107 0320 	add.w	r3, r7, #32
 8002110:	4618      	mov	r0, r3
 8002112:	f003 fcbd 	bl	8005a90 <HAL_RCC_OscConfig>
 8002116:	4603      	mov	r3, r0
 8002118:	2b00      	cmp	r3, #0
 800211a:	d001      	beq.n	8002120 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800211c:	f000 fd87 	bl	8002c2e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002120:	230f      	movs	r3, #15
 8002122:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002124:	2302      	movs	r3, #2
 8002126:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002128:	2300      	movs	r3, #0
 800212a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800212c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002130:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002132:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002136:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002138:	f107 030c 	add.w	r3, r7, #12
 800213c:	2105      	movs	r1, #5
 800213e:	4618      	mov	r0, r3
 8002140:	f003 ff1e 	bl	8005f80 <HAL_RCC_ClockConfig>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d001      	beq.n	800214e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800214a:	f000 fd70 	bl	8002c2e <Error_Handler>
  }
}
 800214e:	bf00      	nop
 8002150:	3750      	adds	r7, #80	@ 0x50
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	40023800 	.word	0x40023800
 800215c:	40007000 	.word	0x40007000

08002160 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b09a      	sub	sp, #104	@ 0x68
 8002164:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002166:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800216a:	2200      	movs	r2, #0
 800216c:	601a      	str	r2, [r3, #0]
 800216e:	605a      	str	r2, [r3, #4]
 8002170:	609a      	str	r2, [r3, #8]
 8002172:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002174:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002178:	2200      	movs	r2, #0
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	605a      	str	r2, [r3, #4]
 800217e:	609a      	str	r2, [r3, #8]
 8002180:	60da      	str	r2, [r3, #12]
 8002182:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002184:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002188:	2200      	movs	r2, #0
 800218a:	601a      	str	r2, [r3, #0]
 800218c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800218e:	f107 0320 	add.w	r3, r7, #32
 8002192:	2200      	movs	r2, #0
 8002194:	601a      	str	r2, [r3, #0]
 8002196:	605a      	str	r2, [r3, #4]
 8002198:	609a      	str	r2, [r3, #8]
 800219a:	60da      	str	r2, [r3, #12]
 800219c:	611a      	str	r2, [r3, #16]
 800219e:	615a      	str	r2, [r3, #20]
 80021a0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80021a2:	463b      	mov	r3, r7
 80021a4:	2220      	movs	r2, #32
 80021a6:	2100      	movs	r1, #0
 80021a8:	4618      	mov	r0, r3
 80021aa:	f00b fa97 	bl	800d6dc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80021ae:	4b46      	ldr	r3, [pc, #280]	@ (80022c8 <MX_TIM1_Init+0x168>)
 80021b0:	4a46      	ldr	r2, [pc, #280]	@ (80022cc <MX_TIM1_Init+0x16c>)
 80021b2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 80021b4:	4b44      	ldr	r3, [pc, #272]	@ (80022c8 <MX_TIM1_Init+0x168>)
 80021b6:	2253      	movs	r2, #83	@ 0x53
 80021b8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021ba:	4b43      	ldr	r3, [pc, #268]	@ (80022c8 <MX_TIM1_Init+0x168>)
 80021bc:	2200      	movs	r2, #0
 80021be:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 80021c0:	4b41      	ldr	r3, [pc, #260]	@ (80022c8 <MX_TIM1_Init+0x168>)
 80021c2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80021c6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021c8:	4b3f      	ldr	r3, [pc, #252]	@ (80022c8 <MX_TIM1_Init+0x168>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80021ce:	4b3e      	ldr	r3, [pc, #248]	@ (80022c8 <MX_TIM1_Init+0x168>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80021d4:	4b3c      	ldr	r3, [pc, #240]	@ (80022c8 <MX_TIM1_Init+0x168>)
 80021d6:	2280      	movs	r2, #128	@ 0x80
 80021d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80021da:	483b      	ldr	r0, [pc, #236]	@ (80022c8 <MX_TIM1_Init+0x168>)
 80021dc:	f004 f8f0 	bl	80063c0 <HAL_TIM_Base_Init>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d001      	beq.n	80021ea <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80021e6:	f000 fd22 	bl	8002c2e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021ea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021ee:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80021f0:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80021f4:	4619      	mov	r1, r3
 80021f6:	4834      	ldr	r0, [pc, #208]	@ (80022c8 <MX_TIM1_Init+0x168>)
 80021f8:	f004 fc76 	bl	8006ae8 <HAL_TIM_ConfigClockSource>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d001      	beq.n	8002206 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002202:	f000 fd14 	bl	8002c2e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002206:	4830      	ldr	r0, [pc, #192]	@ (80022c8 <MX_TIM1_Init+0x168>)
 8002208:	f004 f99a 	bl	8006540 <HAL_TIM_PWM_Init>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d001      	beq.n	8002216 <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 8002212:	f000 fd0c 	bl	8002c2e <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 8002216:	2305      	movs	r3, #5
 8002218:	647b      	str	r3, [r7, #68]	@ 0x44
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 800221a:	2310      	movs	r3, #16
 800221c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 800221e:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002222:	4619      	mov	r1, r3
 8002224:	4828      	ldr	r0, [pc, #160]	@ (80022c8 <MX_TIM1_Init+0x168>)
 8002226:	f004 fd26 	bl	8006c76 <HAL_TIM_SlaveConfigSynchro>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d001      	beq.n	8002234 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8002230:	f000 fcfd 	bl	8002c2e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8002234:	2340      	movs	r3, #64	@ 0x40
 8002236:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002238:	2380      	movs	r3, #128	@ 0x80
 800223a:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800223c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002240:	4619      	mov	r1, r3
 8002242:	4821      	ldr	r0, [pc, #132]	@ (80022c8 <MX_TIM1_Init+0x168>)
 8002244:	f005 f932 	bl	80074ac <HAL_TIMEx_MasterConfigSynchronization>
 8002248:	4603      	mov	r3, r0
 800224a:	2b00      	cmp	r3, #0
 800224c:	d001      	beq.n	8002252 <MX_TIM1_Init+0xf2>
  {
    Error_Handler();
 800224e:	f000 fcee 	bl	8002c2e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002252:	2360      	movs	r3, #96	@ 0x60
 8002254:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 8002256:	2300      	movs	r3, #0
 8002258:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800225a:	2300      	movs	r3, #0
 800225c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800225e:	2300      	movs	r3, #0
 8002260:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002262:	2300      	movs	r3, #0
 8002264:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002266:	2300      	movs	r3, #0
 8002268:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800226a:	2300      	movs	r3, #0
 800226c:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800226e:	f107 0320 	add.w	r3, r7, #32
 8002272:	2200      	movs	r2, #0
 8002274:	4619      	mov	r1, r3
 8002276:	4814      	ldr	r0, [pc, #80]	@ (80022c8 <MX_TIM1_Init+0x168>)
 8002278:	f004 fb74 	bl	8006964 <HAL_TIM_PWM_ConfigChannel>
 800227c:	4603      	mov	r3, r0
 800227e:	2b00      	cmp	r3, #0
 8002280:	d001      	beq.n	8002286 <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 8002282:	f000 fcd4 	bl	8002c2e <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002286:	2300      	movs	r3, #0
 8002288:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800228a:	2300      	movs	r3, #0
 800228c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800228e:	2300      	movs	r3, #0
 8002290:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002292:	2300      	movs	r3, #0
 8002294:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002296:	2300      	movs	r3, #0
 8002298:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800229a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800229e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80022a0:	2300      	movs	r3, #0
 80022a2:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80022a4:	463b      	mov	r3, r7
 80022a6:	4619      	mov	r1, r3
 80022a8:	4807      	ldr	r0, [pc, #28]	@ (80022c8 <MX_TIM1_Init+0x168>)
 80022aa:	f005 f97b 	bl	80075a4 <HAL_TIMEx_ConfigBreakDeadTime>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d001      	beq.n	80022b8 <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 80022b4:	f000 fcbb 	bl	8002c2e <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80022b8:	4803      	ldr	r0, [pc, #12]	@ (80022c8 <MX_TIM1_Init+0x168>)
 80022ba:	f000 ffbd 	bl	8003238 <HAL_TIM_MspPostInit>

}
 80022be:	bf00      	nop
 80022c0:	3768      	adds	r7, #104	@ 0x68
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	20000340 	.word	0x20000340
 80022cc:	40010000 	.word	0x40010000

080022d0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b08e      	sub	sp, #56	@ 0x38
 80022d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80022d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022da:	2200      	movs	r2, #0
 80022dc:	601a      	str	r2, [r3, #0]
 80022de:	605a      	str	r2, [r3, #4]
 80022e0:	609a      	str	r2, [r3, #8]
 80022e2:	60da      	str	r2, [r3, #12]
 80022e4:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022e6:	f107 031c 	add.w	r3, r7, #28
 80022ea:	2200      	movs	r2, #0
 80022ec:	601a      	str	r2, [r3, #0]
 80022ee:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80022f0:	463b      	mov	r3, r7
 80022f2:	2200      	movs	r2, #0
 80022f4:	601a      	str	r2, [r3, #0]
 80022f6:	605a      	str	r2, [r3, #4]
 80022f8:	609a      	str	r2, [r3, #8]
 80022fa:	60da      	str	r2, [r3, #12]
 80022fc:	611a      	str	r2, [r3, #16]
 80022fe:	615a      	str	r2, [r3, #20]
 8002300:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002302:	4b2c      	ldr	r3, [pc, #176]	@ (80023b4 <MX_TIM2_Init+0xe4>)
 8002304:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002308:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800230a:	4b2a      	ldr	r3, [pc, #168]	@ (80023b4 <MX_TIM2_Init+0xe4>)
 800230c:	2200      	movs	r2, #0
 800230e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002310:	4b28      	ldr	r3, [pc, #160]	@ (80023b4 <MX_TIM2_Init+0xe4>)
 8002312:	2200      	movs	r2, #0
 8002314:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8002316:	4b27      	ldr	r3, [pc, #156]	@ (80023b4 <MX_TIM2_Init+0xe4>)
 8002318:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800231c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800231e:	4b25      	ldr	r3, [pc, #148]	@ (80023b4 <MX_TIM2_Init+0xe4>)
 8002320:	2200      	movs	r2, #0
 8002322:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002324:	4b23      	ldr	r3, [pc, #140]	@ (80023b4 <MX_TIM2_Init+0xe4>)
 8002326:	2280      	movs	r2, #128	@ 0x80
 8002328:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800232a:	4822      	ldr	r0, [pc, #136]	@ (80023b4 <MX_TIM2_Init+0xe4>)
 800232c:	f004 f848 	bl	80063c0 <HAL_TIM_Base_Init>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d001      	beq.n	800233a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8002336:	f000 fc7a 	bl	8002c2e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800233a:	481e      	ldr	r0, [pc, #120]	@ (80023b4 <MX_TIM2_Init+0xe4>)
 800233c:	f004 f900 	bl	8006540 <HAL_TIM_PWM_Init>
 8002340:	4603      	mov	r3, r0
 8002342:	2b00      	cmp	r3, #0
 8002344:	d001      	beq.n	800234a <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8002346:	f000 fc72 	bl	8002c2e <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 800234a:	2307      	movs	r3, #7
 800234c:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 800234e:	2300      	movs	r3, #0
 8002350:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8002352:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002356:	4619      	mov	r1, r3
 8002358:	4816      	ldr	r0, [pc, #88]	@ (80023b4 <MX_TIM2_Init+0xe4>)
 800235a:	f004 fc8c 	bl	8006c76 <HAL_TIM_SlaveConfigSynchro>
 800235e:	4603      	mov	r3, r0
 8002360:	2b00      	cmp	r3, #0
 8002362:	d001      	beq.n	8002368 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8002364:	f000 fc63 	bl	8002c2e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8002368:	2350      	movs	r3, #80	@ 0x50
 800236a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800236c:	2380      	movs	r3, #128	@ 0x80
 800236e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002370:	f107 031c 	add.w	r3, r7, #28
 8002374:	4619      	mov	r1, r3
 8002376:	480f      	ldr	r0, [pc, #60]	@ (80023b4 <MX_TIM2_Init+0xe4>)
 8002378:	f005 f898 	bl	80074ac <HAL_TIMEx_MasterConfigSynchronization>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8002382:	f000 fc54 	bl	8002c2e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002386:	2360      	movs	r3, #96	@ 0x60
 8002388:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800238a:	2300      	movs	r3, #0
 800238c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800238e:	2300      	movs	r3, #0
 8002390:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002392:	2300      	movs	r3, #0
 8002394:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002396:	463b      	mov	r3, r7
 8002398:	2204      	movs	r2, #4
 800239a:	4619      	mov	r1, r3
 800239c:	4805      	ldr	r0, [pc, #20]	@ (80023b4 <MX_TIM2_Init+0xe4>)
 800239e:	f004 fae1 	bl	8006964 <HAL_TIM_PWM_ConfigChannel>
 80023a2:	4603      	mov	r3, r0
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d001      	beq.n	80023ac <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 80023a8:	f000 fc41 	bl	8002c2e <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80023ac:	bf00      	nop
 80023ae:	3738      	adds	r7, #56	@ 0x38
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	20000388 	.word	0x20000388

080023b8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b092      	sub	sp, #72	@ 0x48
 80023bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023be:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80023c2:	2200      	movs	r2, #0
 80023c4:	601a      	str	r2, [r3, #0]
 80023c6:	605a      	str	r2, [r3, #4]
 80023c8:	609a      	str	r2, [r3, #8]
 80023ca:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80023cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023d0:	2200      	movs	r2, #0
 80023d2:	601a      	str	r2, [r3, #0]
 80023d4:	605a      	str	r2, [r3, #4]
 80023d6:	609a      	str	r2, [r3, #8]
 80023d8:	60da      	str	r2, [r3, #12]
 80023da:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023dc:	f107 031c 	add.w	r3, r7, #28
 80023e0:	2200      	movs	r2, #0
 80023e2:	601a      	str	r2, [r3, #0]
 80023e4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80023e6:	463b      	mov	r3, r7
 80023e8:	2200      	movs	r2, #0
 80023ea:	601a      	str	r2, [r3, #0]
 80023ec:	605a      	str	r2, [r3, #4]
 80023ee:	609a      	str	r2, [r3, #8]
 80023f0:	60da      	str	r2, [r3, #12]
 80023f2:	611a      	str	r2, [r3, #16]
 80023f4:	615a      	str	r2, [r3, #20]
 80023f6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80023f8:	4b34      	ldr	r3, [pc, #208]	@ (80024cc <MX_TIM3_Init+0x114>)
 80023fa:	4a35      	ldr	r2, [pc, #212]	@ (80024d0 <MX_TIM3_Init+0x118>)
 80023fc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 80023fe:	4b33      	ldr	r3, [pc, #204]	@ (80024cc <MX_TIM3_Init+0x114>)
 8002400:	2253      	movs	r2, #83	@ 0x53
 8002402:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002404:	4b31      	ldr	r3, [pc, #196]	@ (80024cc <MX_TIM3_Init+0x114>)
 8002406:	2200      	movs	r2, #0
 8002408:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 800240a:	4b30      	ldr	r3, [pc, #192]	@ (80024cc <MX_TIM3_Init+0x114>)
 800240c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002410:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002412:	4b2e      	ldr	r3, [pc, #184]	@ (80024cc <MX_TIM3_Init+0x114>)
 8002414:	2200      	movs	r2, #0
 8002416:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002418:	4b2c      	ldr	r3, [pc, #176]	@ (80024cc <MX_TIM3_Init+0x114>)
 800241a:	2280      	movs	r2, #128	@ 0x80
 800241c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800241e:	482b      	ldr	r0, [pc, #172]	@ (80024cc <MX_TIM3_Init+0x114>)
 8002420:	f003 ffce 	bl	80063c0 <HAL_TIM_Base_Init>
 8002424:	4603      	mov	r3, r0
 8002426:	2b00      	cmp	r3, #0
 8002428:	d001      	beq.n	800242e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800242a:	f000 fc00 	bl	8002c2e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800242e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002432:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002434:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002438:	4619      	mov	r1, r3
 800243a:	4824      	ldr	r0, [pc, #144]	@ (80024cc <MX_TIM3_Init+0x114>)
 800243c:	f004 fb54 	bl	8006ae8 <HAL_TIM_ConfigClockSource>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d001      	beq.n	800244a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002446:	f000 fbf2 	bl	8002c2e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800244a:	4820      	ldr	r0, [pc, #128]	@ (80024cc <MX_TIM3_Init+0x114>)
 800244c:	f004 f878 	bl	8006540 <HAL_TIM_PWM_Init>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	d001      	beq.n	800245a <MX_TIM3_Init+0xa2>
  {
    Error_Handler();
 8002456:	f000 fbea 	bl	8002c2e <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 800245a:	2305      	movs	r3, #5
 800245c:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 800245e:	2320      	movs	r3, #32
 8002460:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8002462:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002466:	4619      	mov	r1, r3
 8002468:	4818      	ldr	r0, [pc, #96]	@ (80024cc <MX_TIM3_Init+0x114>)
 800246a:	f004 fc04 	bl	8006c76 <HAL_TIM_SlaveConfigSynchro>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d001      	beq.n	8002478 <MX_TIM3_Init+0xc0>
  {
    Error_Handler();
 8002474:	f000 fbdb 	bl	8002c2e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8002478:	2340      	movs	r3, #64	@ 0x40
 800247a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800247c:	2380      	movs	r3, #128	@ 0x80
 800247e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002480:	f107 031c 	add.w	r3, r7, #28
 8002484:	4619      	mov	r1, r3
 8002486:	4811      	ldr	r0, [pc, #68]	@ (80024cc <MX_TIM3_Init+0x114>)
 8002488:	f005 f810 	bl	80074ac <HAL_TIMEx_MasterConfigSynchronization>
 800248c:	4603      	mov	r3, r0
 800248e:	2b00      	cmp	r3, #0
 8002490:	d001      	beq.n	8002496 <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 8002492:	f000 fbcc 	bl	8002c2e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002496:	2360      	movs	r3, #96	@ 0x60
 8002498:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800249a:	2300      	movs	r3, #0
 800249c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800249e:	2300      	movs	r3, #0
 80024a0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80024a2:	2300      	movs	r3, #0
 80024a4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80024a6:	463b      	mov	r3, r7
 80024a8:	2200      	movs	r2, #0
 80024aa:	4619      	mov	r1, r3
 80024ac:	4807      	ldr	r0, [pc, #28]	@ (80024cc <MX_TIM3_Init+0x114>)
 80024ae:	f004 fa59 	bl	8006964 <HAL_TIM_PWM_ConfigChannel>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d001      	beq.n	80024bc <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 80024b8:	f000 fbb9 	bl	8002c2e <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80024bc:	4803      	ldr	r0, [pc, #12]	@ (80024cc <MX_TIM3_Init+0x114>)
 80024be:	f000 febb 	bl	8003238 <HAL_TIM_MspPostInit>

}
 80024c2:	bf00      	nop
 80024c4:	3748      	adds	r7, #72	@ 0x48
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	200003d0 	.word	0x200003d0
 80024d0:	40000400 	.word	0x40000400

080024d4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b08e      	sub	sp, #56	@ 0x38
 80024d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80024da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80024de:	2200      	movs	r2, #0
 80024e0:	601a      	str	r2, [r3, #0]
 80024e2:	605a      	str	r2, [r3, #4]
 80024e4:	609a      	str	r2, [r3, #8]
 80024e6:	60da      	str	r2, [r3, #12]
 80024e8:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024ea:	f107 031c 	add.w	r3, r7, #28
 80024ee:	2200      	movs	r2, #0
 80024f0:	601a      	str	r2, [r3, #0]
 80024f2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80024f4:	463b      	mov	r3, r7
 80024f6:	2200      	movs	r2, #0
 80024f8:	601a      	str	r2, [r3, #0]
 80024fa:	605a      	str	r2, [r3, #4]
 80024fc:	609a      	str	r2, [r3, #8]
 80024fe:	60da      	str	r2, [r3, #12]
 8002500:	611a      	str	r2, [r3, #16]
 8002502:	615a      	str	r2, [r3, #20]
 8002504:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002506:	4b2c      	ldr	r3, [pc, #176]	@ (80025b8 <MX_TIM4_Init+0xe4>)
 8002508:	4a2c      	ldr	r2, [pc, #176]	@ (80025bc <MX_TIM4_Init+0xe8>)
 800250a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800250c:	4b2a      	ldr	r3, [pc, #168]	@ (80025b8 <MX_TIM4_Init+0xe4>)
 800250e:	2200      	movs	r2, #0
 8002510:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002512:	4b29      	ldr	r3, [pc, #164]	@ (80025b8 <MX_TIM4_Init+0xe4>)
 8002514:	2200      	movs	r2, #0
 8002516:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8002518:	4b27      	ldr	r3, [pc, #156]	@ (80025b8 <MX_TIM4_Init+0xe4>)
 800251a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800251e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002520:	4b25      	ldr	r3, [pc, #148]	@ (80025b8 <MX_TIM4_Init+0xe4>)
 8002522:	2200      	movs	r2, #0
 8002524:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002526:	4b24      	ldr	r3, [pc, #144]	@ (80025b8 <MX_TIM4_Init+0xe4>)
 8002528:	2280      	movs	r2, #128	@ 0x80
 800252a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800252c:	4822      	ldr	r0, [pc, #136]	@ (80025b8 <MX_TIM4_Init+0xe4>)
 800252e:	f003 ff47 	bl	80063c0 <HAL_TIM_Base_Init>
 8002532:	4603      	mov	r3, r0
 8002534:	2b00      	cmp	r3, #0
 8002536:	d001      	beq.n	800253c <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8002538:	f000 fb79 	bl	8002c2e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800253c:	481e      	ldr	r0, [pc, #120]	@ (80025b8 <MX_TIM4_Init+0xe4>)
 800253e:	f003 ffff 	bl	8006540 <HAL_TIM_PWM_Init>
 8002542:	4603      	mov	r3, r0
 8002544:	2b00      	cmp	r3, #0
 8002546:	d001      	beq.n	800254c <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8002548:	f000 fb71 	bl	8002c2e <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 800254c:	2307      	movs	r3, #7
 800254e:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 8002550:	2330      	movs	r3, #48	@ 0x30
 8002552:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 8002554:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002558:	4619      	mov	r1, r3
 800255a:	4817      	ldr	r0, [pc, #92]	@ (80025b8 <MX_TIM4_Init+0xe4>)
 800255c:	f004 fb8b 	bl	8006c76 <HAL_TIM_SlaveConfigSynchro>
 8002560:	4603      	mov	r3, r0
 8002562:	2b00      	cmp	r3, #0
 8002564:	d001      	beq.n	800256a <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 8002566:	f000 fb62 	bl	8002c2e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 800256a:	2340      	movs	r3, #64	@ 0x40
 800256c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800256e:	2380      	movs	r3, #128	@ 0x80
 8002570:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002572:	f107 031c 	add.w	r3, r7, #28
 8002576:	4619      	mov	r1, r3
 8002578:	480f      	ldr	r0, [pc, #60]	@ (80025b8 <MX_TIM4_Init+0xe4>)
 800257a:	f004 ff97 	bl	80074ac <HAL_TIMEx_MasterConfigSynchronization>
 800257e:	4603      	mov	r3, r0
 8002580:	2b00      	cmp	r3, #0
 8002582:	d001      	beq.n	8002588 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8002584:	f000 fb53 	bl	8002c2e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002588:	2360      	movs	r3, #96	@ 0x60
 800258a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800258c:	2300      	movs	r3, #0
 800258e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002590:	2300      	movs	r3, #0
 8002592:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002594:	2300      	movs	r3, #0
 8002596:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002598:	463b      	mov	r3, r7
 800259a:	2200      	movs	r2, #0
 800259c:	4619      	mov	r1, r3
 800259e:	4806      	ldr	r0, [pc, #24]	@ (80025b8 <MX_TIM4_Init+0xe4>)
 80025a0:	f004 f9e0 	bl	8006964 <HAL_TIM_PWM_ConfigChannel>
 80025a4:	4603      	mov	r3, r0
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d001      	beq.n	80025ae <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 80025aa:	f000 fb40 	bl	8002c2e <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80025ae:	bf00      	nop
 80025b0:	3738      	adds	r7, #56	@ 0x38
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	20000418 	.word	0x20000418
 80025bc:	40000800 	.word	0x40000800

080025c0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b08e      	sub	sp, #56	@ 0x38
 80025c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80025c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025ca:	2200      	movs	r2, #0
 80025cc:	601a      	str	r2, [r3, #0]
 80025ce:	605a      	str	r2, [r3, #4]
 80025d0:	609a      	str	r2, [r3, #8]
 80025d2:	60da      	str	r2, [r3, #12]
 80025d4:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025d6:	f107 031c 	add.w	r3, r7, #28
 80025da:	2200      	movs	r2, #0
 80025dc:	601a      	str	r2, [r3, #0]
 80025de:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025e0:	463b      	mov	r3, r7
 80025e2:	2200      	movs	r2, #0
 80025e4:	601a      	str	r2, [r3, #0]
 80025e6:	605a      	str	r2, [r3, #4]
 80025e8:	609a      	str	r2, [r3, #8]
 80025ea:	60da      	str	r2, [r3, #12]
 80025ec:	611a      	str	r2, [r3, #16]
 80025ee:	615a      	str	r2, [r3, #20]
 80025f0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80025f2:	4b2c      	ldr	r3, [pc, #176]	@ (80026a4 <MX_TIM5_Init+0xe4>)
 80025f4:	4a2c      	ldr	r2, [pc, #176]	@ (80026a8 <MX_TIM5_Init+0xe8>)
 80025f6:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80025f8:	4b2a      	ldr	r3, [pc, #168]	@ (80026a4 <MX_TIM5_Init+0xe4>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025fe:	4b29      	ldr	r3, [pc, #164]	@ (80026a4 <MX_TIM5_Init+0xe4>)
 8002600:	2200      	movs	r2, #0
 8002602:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 8002604:	4b27      	ldr	r3, [pc, #156]	@ (80026a4 <MX_TIM5_Init+0xe4>)
 8002606:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800260a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800260c:	4b25      	ldr	r3, [pc, #148]	@ (80026a4 <MX_TIM5_Init+0xe4>)
 800260e:	2200      	movs	r2, #0
 8002610:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002612:	4b24      	ldr	r3, [pc, #144]	@ (80026a4 <MX_TIM5_Init+0xe4>)
 8002614:	2280      	movs	r2, #128	@ 0x80
 8002616:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002618:	4822      	ldr	r0, [pc, #136]	@ (80026a4 <MX_TIM5_Init+0xe4>)
 800261a:	f003 fed1 	bl	80063c0 <HAL_TIM_Base_Init>
 800261e:	4603      	mov	r3, r0
 8002620:	2b00      	cmp	r3, #0
 8002622:	d001      	beq.n	8002628 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8002624:	f000 fb03 	bl	8002c2e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8002628:	481e      	ldr	r0, [pc, #120]	@ (80026a4 <MX_TIM5_Init+0xe4>)
 800262a:	f003 ff89 	bl	8006540 <HAL_TIM_PWM_Init>
 800262e:	4603      	mov	r3, r0
 8002630:	2b00      	cmp	r3, #0
 8002632:	d001      	beq.n	8002638 <MX_TIM5_Init+0x78>
  {
    Error_Handler();
 8002634:	f000 fafb 	bl	8002c2e <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8002638:	2307      	movs	r3, #7
 800263a:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 800263c:	2310      	movs	r3, #16
 800263e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 8002640:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002644:	4619      	mov	r1, r3
 8002646:	4817      	ldr	r0, [pc, #92]	@ (80026a4 <MX_TIM5_Init+0xe4>)
 8002648:	f004 fb15 	bl	8006c76 <HAL_TIM_SlaveConfigSynchro>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	d001      	beq.n	8002656 <MX_TIM5_Init+0x96>
  {
    Error_Handler();
 8002652:	f000 faec 	bl	8002c2e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8002656:	2340      	movs	r3, #64	@ 0x40
 8002658:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800265a:	2380      	movs	r3, #128	@ 0x80
 800265c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800265e:	f107 031c 	add.w	r3, r7, #28
 8002662:	4619      	mov	r1, r3
 8002664:	480f      	ldr	r0, [pc, #60]	@ (80026a4 <MX_TIM5_Init+0xe4>)
 8002666:	f004 ff21 	bl	80074ac <HAL_TIMEx_MasterConfigSynchronization>
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d001      	beq.n	8002674 <MX_TIM5_Init+0xb4>
  {
    Error_Handler();
 8002670:	f000 fadd 	bl	8002c2e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002674:	2360      	movs	r3, #96	@ 0x60
 8002676:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002678:	2300      	movs	r3, #0
 800267a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800267c:	2300      	movs	r3, #0
 800267e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002680:	2300      	movs	r3, #0
 8002682:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002684:	463b      	mov	r3, r7
 8002686:	2200      	movs	r2, #0
 8002688:	4619      	mov	r1, r3
 800268a:	4806      	ldr	r0, [pc, #24]	@ (80026a4 <MX_TIM5_Init+0xe4>)
 800268c:	f004 f96a 	bl	8006964 <HAL_TIM_PWM_ConfigChannel>
 8002690:	4603      	mov	r3, r0
 8002692:	2b00      	cmp	r3, #0
 8002694:	d001      	beq.n	800269a <MX_TIM5_Init+0xda>
  {
    Error_Handler();
 8002696:	f000 faca 	bl	8002c2e <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800269a:	bf00      	nop
 800269c:	3738      	adds	r7, #56	@ 0x38
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}
 80026a2:	bf00      	nop
 80026a4:	20000460 	.word	0x20000460
 80026a8:	40000c00 	.word	0x40000c00

080026ac <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b082      	sub	sp, #8
 80026b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026b2:	463b      	mov	r3, r7
 80026b4:	2200      	movs	r2, #0
 80026b6:	601a      	str	r2, [r3, #0]
 80026b8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80026ba:	4b15      	ldr	r3, [pc, #84]	@ (8002710 <MX_TIM7_Init+0x64>)
 80026bc:	4a15      	ldr	r2, [pc, #84]	@ (8002714 <MX_TIM7_Init+0x68>)
 80026be:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 80026c0:	4b13      	ldr	r3, [pc, #76]	@ (8002710 <MX_TIM7_Init+0x64>)
 80026c2:	2253      	movs	r2, #83	@ 0x53
 80026c4:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026c6:	4b12      	ldr	r3, [pc, #72]	@ (8002710 <MX_TIM7_Init+0x64>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 80026cc:	4b10      	ldr	r3, [pc, #64]	@ (8002710 <MX_TIM7_Init+0x64>)
 80026ce:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80026d2:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80026d4:	4b0e      	ldr	r3, [pc, #56]	@ (8002710 <MX_TIM7_Init+0x64>)
 80026d6:	2280      	movs	r2, #128	@ 0x80
 80026d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80026da:	480d      	ldr	r0, [pc, #52]	@ (8002710 <MX_TIM7_Init+0x64>)
 80026dc:	f003 fe70 	bl	80063c0 <HAL_TIM_Base_Init>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d001      	beq.n	80026ea <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80026e6:	f000 faa2 	bl	8002c2e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026ea:	2300      	movs	r3, #0
 80026ec:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026ee:	2300      	movs	r3, #0
 80026f0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80026f2:	463b      	mov	r3, r7
 80026f4:	4619      	mov	r1, r3
 80026f6:	4806      	ldr	r0, [pc, #24]	@ (8002710 <MX_TIM7_Init+0x64>)
 80026f8:	f004 fed8 	bl	80074ac <HAL_TIMEx_MasterConfigSynchronization>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d001      	beq.n	8002706 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8002702:	f000 fa94 	bl	8002c2e <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002706:	bf00      	nop
 8002708:	3708      	adds	r7, #8
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	200004a8 	.word	0x200004a8
 8002714:	40001400 	.word	0x40001400

08002718 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b09a      	sub	sp, #104	@ 0x68
 800271c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800271e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002722:	2200      	movs	r2, #0
 8002724:	601a      	str	r2, [r3, #0]
 8002726:	605a      	str	r2, [r3, #4]
 8002728:	609a      	str	r2, [r3, #8]
 800272a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800272c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002730:	2200      	movs	r2, #0
 8002732:	601a      	str	r2, [r3, #0]
 8002734:	605a      	str	r2, [r3, #4]
 8002736:	609a      	str	r2, [r3, #8]
 8002738:	60da      	str	r2, [r3, #12]
 800273a:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800273c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002740:	2200      	movs	r2, #0
 8002742:	601a      	str	r2, [r3, #0]
 8002744:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002746:	f107 0320 	add.w	r3, r7, #32
 800274a:	2200      	movs	r2, #0
 800274c:	601a      	str	r2, [r3, #0]
 800274e:	605a      	str	r2, [r3, #4]
 8002750:	609a      	str	r2, [r3, #8]
 8002752:	60da      	str	r2, [r3, #12]
 8002754:	611a      	str	r2, [r3, #16]
 8002756:	615a      	str	r2, [r3, #20]
 8002758:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800275a:	463b      	mov	r3, r7
 800275c:	2220      	movs	r2, #32
 800275e:	2100      	movs	r1, #0
 8002760:	4618      	mov	r0, r3
 8002762:	f00a ffbb 	bl	800d6dc <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002766:	4b46      	ldr	r3, [pc, #280]	@ (8002880 <MX_TIM8_Init+0x168>)
 8002768:	4a46      	ldr	r2, [pc, #280]	@ (8002884 <MX_TIM8_Init+0x16c>)
 800276a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 83;
 800276c:	4b44      	ldr	r3, [pc, #272]	@ (8002880 <MX_TIM8_Init+0x168>)
 800276e:	2253      	movs	r2, #83	@ 0x53
 8002770:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002772:	4b43      	ldr	r3, [pc, #268]	@ (8002880 <MX_TIM8_Init+0x168>)
 8002774:	2200      	movs	r2, #0
 8002776:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 999;
 8002778:	4b41      	ldr	r3, [pc, #260]	@ (8002880 <MX_TIM8_Init+0x168>)
 800277a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800277e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002780:	4b3f      	ldr	r3, [pc, #252]	@ (8002880 <MX_TIM8_Init+0x168>)
 8002782:	2200      	movs	r2, #0
 8002784:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002786:	4b3e      	ldr	r3, [pc, #248]	@ (8002880 <MX_TIM8_Init+0x168>)
 8002788:	2200      	movs	r2, #0
 800278a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800278c:	4b3c      	ldr	r3, [pc, #240]	@ (8002880 <MX_TIM8_Init+0x168>)
 800278e:	2280      	movs	r2, #128	@ 0x80
 8002790:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002792:	483b      	ldr	r0, [pc, #236]	@ (8002880 <MX_TIM8_Init+0x168>)
 8002794:	f003 fe14 	bl	80063c0 <HAL_TIM_Base_Init>
 8002798:	4603      	mov	r3, r0
 800279a:	2b00      	cmp	r3, #0
 800279c:	d001      	beq.n	80027a2 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 800279e:	f000 fa46 	bl	8002c2e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80027a6:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80027a8:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80027ac:	4619      	mov	r1, r3
 80027ae:	4834      	ldr	r0, [pc, #208]	@ (8002880 <MX_TIM8_Init+0x168>)
 80027b0:	f004 f99a 	bl	8006ae8 <HAL_TIM_ConfigClockSource>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d001      	beq.n	80027be <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 80027ba:	f000 fa38 	bl	8002c2e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80027be:	4830      	ldr	r0, [pc, #192]	@ (8002880 <MX_TIM8_Init+0x168>)
 80027c0:	f003 febe 	bl	8006540 <HAL_TIM_PWM_Init>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d001      	beq.n	80027ce <MX_TIM8_Init+0xb6>
  {
    Error_Handler();
 80027ca:	f000 fa30 	bl	8002c2e <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 80027ce:	2305      	movs	r3, #5
 80027d0:	647b      	str	r3, [r7, #68]	@ 0x44
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 80027d2:	2320      	movs	r3, #32
 80027d4:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_SlaveConfigSynchro(&htim8, &sSlaveConfig) != HAL_OK)
 80027d6:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80027da:	4619      	mov	r1, r3
 80027dc:	4828      	ldr	r0, [pc, #160]	@ (8002880 <MX_TIM8_Init+0x168>)
 80027de:	f004 fa4a 	bl	8006c76 <HAL_TIM_SlaveConfigSynchro>
 80027e2:	4603      	mov	r3, r0
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d001      	beq.n	80027ec <MX_TIM8_Init+0xd4>
  {
    Error_Handler();
 80027e8:	f000 fa21 	bl	8002c2e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC3REF;
 80027ec:	2360      	movs	r3, #96	@ 0x60
 80027ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80027f0:	2380      	movs	r3, #128	@ 0x80
 80027f2:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80027f4:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80027f8:	4619      	mov	r1, r3
 80027fa:	4821      	ldr	r0, [pc, #132]	@ (8002880 <MX_TIM8_Init+0x168>)
 80027fc:	f004 fe56 	bl	80074ac <HAL_TIMEx_MasterConfigSynchronization>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d001      	beq.n	800280a <MX_TIM8_Init+0xf2>
  {
    Error_Handler();
 8002806:	f000 fa12 	bl	8002c2e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800280a:	2360      	movs	r3, #96	@ 0x60
 800280c:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 800280e:	2300      	movs	r3, #0
 8002810:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002812:	2300      	movs	r3, #0
 8002814:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002816:	2300      	movs	r3, #0
 8002818:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800281a:	2300      	movs	r3, #0
 800281c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800281e:	2300      	movs	r3, #0
 8002820:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002822:	2300      	movs	r3, #0
 8002824:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002826:	f107 0320 	add.w	r3, r7, #32
 800282a:	2208      	movs	r2, #8
 800282c:	4619      	mov	r1, r3
 800282e:	4814      	ldr	r0, [pc, #80]	@ (8002880 <MX_TIM8_Init+0x168>)
 8002830:	f004 f898 	bl	8006964 <HAL_TIM_PWM_ConfigChannel>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	d001      	beq.n	800283e <MX_TIM8_Init+0x126>
  {
    Error_Handler();
 800283a:	f000 f9f8 	bl	8002c2e <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800283e:	2300      	movs	r3, #0
 8002840:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002842:	2300      	movs	r3, #0
 8002844:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002846:	2300      	movs	r3, #0
 8002848:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800284a:	2300      	movs	r3, #0
 800284c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800284e:	2300      	movs	r3, #0
 8002850:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002852:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002856:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002858:	2300      	movs	r3, #0
 800285a:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800285c:	463b      	mov	r3, r7
 800285e:	4619      	mov	r1, r3
 8002860:	4807      	ldr	r0, [pc, #28]	@ (8002880 <MX_TIM8_Init+0x168>)
 8002862:	f004 fe9f 	bl	80075a4 <HAL_TIMEx_ConfigBreakDeadTime>
 8002866:	4603      	mov	r3, r0
 8002868:	2b00      	cmp	r3, #0
 800286a:	d001      	beq.n	8002870 <MX_TIM8_Init+0x158>
  {
    Error_Handler();
 800286c:	f000 f9df 	bl	8002c2e <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8002870:	4803      	ldr	r0, [pc, #12]	@ (8002880 <MX_TIM8_Init+0x168>)
 8002872:	f000 fce1 	bl	8003238 <HAL_TIM_MspPostInit>

}
 8002876:	bf00      	nop
 8002878:	3768      	adds	r7, #104	@ 0x68
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	200004f0 	.word	0x200004f0
 8002884:	40010400 	.word	0x40010400

08002888 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800288c:	4b11      	ldr	r3, [pc, #68]	@ (80028d4 <MX_USART2_UART_Init+0x4c>)
 800288e:	4a12      	ldr	r2, [pc, #72]	@ (80028d8 <MX_USART2_UART_Init+0x50>)
 8002890:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002892:	4b10      	ldr	r3, [pc, #64]	@ (80028d4 <MX_USART2_UART_Init+0x4c>)
 8002894:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002898:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800289a:	4b0e      	ldr	r3, [pc, #56]	@ (80028d4 <MX_USART2_UART_Init+0x4c>)
 800289c:	2200      	movs	r2, #0
 800289e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80028a0:	4b0c      	ldr	r3, [pc, #48]	@ (80028d4 <MX_USART2_UART_Init+0x4c>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80028a6:	4b0b      	ldr	r3, [pc, #44]	@ (80028d4 <MX_USART2_UART_Init+0x4c>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80028ac:	4b09      	ldr	r3, [pc, #36]	@ (80028d4 <MX_USART2_UART_Init+0x4c>)
 80028ae:	220c      	movs	r2, #12
 80028b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028b2:	4b08      	ldr	r3, [pc, #32]	@ (80028d4 <MX_USART2_UART_Init+0x4c>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80028b8:	4b06      	ldr	r3, [pc, #24]	@ (80028d4 <MX_USART2_UART_Init+0x4c>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80028be:	4805      	ldr	r0, [pc, #20]	@ (80028d4 <MX_USART2_UART_Init+0x4c>)
 80028c0:	f004 fed6 	bl	8007670 <HAL_UART_Init>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d001      	beq.n	80028ce <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80028ca:	f000 f9b0 	bl	8002c2e <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80028ce:	bf00      	nop
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	20000538 	.word	0x20000538
 80028d8:	40004400 	.word	0x40004400

080028dc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80028e0:	4b11      	ldr	r3, [pc, #68]	@ (8002928 <MX_USART3_UART_Init+0x4c>)
 80028e2:	4a12      	ldr	r2, [pc, #72]	@ (800292c <MX_USART3_UART_Init+0x50>)
 80028e4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80028e6:	4b10      	ldr	r3, [pc, #64]	@ (8002928 <MX_USART3_UART_Init+0x4c>)
 80028e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80028ec:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80028ee:	4b0e      	ldr	r3, [pc, #56]	@ (8002928 <MX_USART3_UART_Init+0x4c>)
 80028f0:	2200      	movs	r2, #0
 80028f2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80028f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002928 <MX_USART3_UART_Init+0x4c>)
 80028f6:	2200      	movs	r2, #0
 80028f8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80028fa:	4b0b      	ldr	r3, [pc, #44]	@ (8002928 <MX_USART3_UART_Init+0x4c>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002900:	4b09      	ldr	r3, [pc, #36]	@ (8002928 <MX_USART3_UART_Init+0x4c>)
 8002902:	220c      	movs	r2, #12
 8002904:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002906:	4b08      	ldr	r3, [pc, #32]	@ (8002928 <MX_USART3_UART_Init+0x4c>)
 8002908:	2200      	movs	r2, #0
 800290a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800290c:	4b06      	ldr	r3, [pc, #24]	@ (8002928 <MX_USART3_UART_Init+0x4c>)
 800290e:	2200      	movs	r2, #0
 8002910:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002912:	4805      	ldr	r0, [pc, #20]	@ (8002928 <MX_USART3_UART_Init+0x4c>)
 8002914:	f004 feac 	bl	8007670 <HAL_UART_Init>
 8002918:	4603      	mov	r3, r0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d001      	beq.n	8002922 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800291e:	f000 f986 	bl	8002c2e <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002922:	bf00      	nop
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	20000580 	.word	0x20000580
 800292c:	40004800 	.word	0x40004800

08002930 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b082      	sub	sp, #8
 8002934:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002936:	2300      	movs	r3, #0
 8002938:	607b      	str	r3, [r7, #4]
 800293a:	4b10      	ldr	r3, [pc, #64]	@ (800297c <MX_DMA_Init+0x4c>)
 800293c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800293e:	4a0f      	ldr	r2, [pc, #60]	@ (800297c <MX_DMA_Init+0x4c>)
 8002940:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002944:	6313      	str	r3, [r2, #48]	@ 0x30
 8002946:	4b0d      	ldr	r3, [pc, #52]	@ (800297c <MX_DMA_Init+0x4c>)
 8002948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800294a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800294e:	607b      	str	r3, [r7, #4]
 8002950:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 8002952:	2200      	movs	r2, #0
 8002954:	2102      	movs	r1, #2
 8002956:	200c      	movs	r0, #12
 8002958:	f001 f829 	bl	80039ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800295c:	200c      	movs	r0, #12
 800295e:	f001 f842 	bl	80039e6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 2, 0);
 8002962:	2200      	movs	r2, #0
 8002964:	2102      	movs	r1, #2
 8002966:	2010      	movs	r0, #16
 8002968:	f001 f821 	bl	80039ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800296c:	2010      	movs	r0, #16
 800296e:	f001 f83a 	bl	80039e6 <HAL_NVIC_EnableIRQ>

}
 8002972:	bf00      	nop
 8002974:	3708      	adds	r7, #8
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	40023800 	.word	0x40023800

08002980 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b08c      	sub	sp, #48	@ 0x30
 8002984:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002986:	f107 031c 	add.w	r3, r7, #28
 800298a:	2200      	movs	r2, #0
 800298c:	601a      	str	r2, [r3, #0]
 800298e:	605a      	str	r2, [r3, #4]
 8002990:	609a      	str	r2, [r3, #8]
 8002992:	60da      	str	r2, [r3, #12]
 8002994:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002996:	2300      	movs	r3, #0
 8002998:	61bb      	str	r3, [r7, #24]
 800299a:	4b99      	ldr	r3, [pc, #612]	@ (8002c00 <MX_GPIO_Init+0x280>)
 800299c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800299e:	4a98      	ldr	r2, [pc, #608]	@ (8002c00 <MX_GPIO_Init+0x280>)
 80029a0:	f043 0310 	orr.w	r3, r3, #16
 80029a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80029a6:	4b96      	ldr	r3, [pc, #600]	@ (8002c00 <MX_GPIO_Init+0x280>)
 80029a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029aa:	f003 0310 	and.w	r3, r3, #16
 80029ae:	61bb      	str	r3, [r7, #24]
 80029b0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80029b2:	2300      	movs	r3, #0
 80029b4:	617b      	str	r3, [r7, #20]
 80029b6:	4b92      	ldr	r3, [pc, #584]	@ (8002c00 <MX_GPIO_Init+0x280>)
 80029b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ba:	4a91      	ldr	r2, [pc, #580]	@ (8002c00 <MX_GPIO_Init+0x280>)
 80029bc:	f043 0304 	orr.w	r3, r3, #4
 80029c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80029c2:	4b8f      	ldr	r3, [pc, #572]	@ (8002c00 <MX_GPIO_Init+0x280>)
 80029c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c6:	f003 0304 	and.w	r3, r3, #4
 80029ca:	617b      	str	r3, [r7, #20]
 80029cc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80029ce:	2300      	movs	r3, #0
 80029d0:	613b      	str	r3, [r7, #16]
 80029d2:	4b8b      	ldr	r3, [pc, #556]	@ (8002c00 <MX_GPIO_Init+0x280>)
 80029d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d6:	4a8a      	ldr	r2, [pc, #552]	@ (8002c00 <MX_GPIO_Init+0x280>)
 80029d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80029dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80029de:	4b88      	ldr	r3, [pc, #544]	@ (8002c00 <MX_GPIO_Init+0x280>)
 80029e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029e6:	613b      	str	r3, [r7, #16]
 80029e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80029ea:	2300      	movs	r3, #0
 80029ec:	60fb      	str	r3, [r7, #12]
 80029ee:	4b84      	ldr	r3, [pc, #528]	@ (8002c00 <MX_GPIO_Init+0x280>)
 80029f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029f2:	4a83      	ldr	r2, [pc, #524]	@ (8002c00 <MX_GPIO_Init+0x280>)
 80029f4:	f043 0301 	orr.w	r3, r3, #1
 80029f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80029fa:	4b81      	ldr	r3, [pc, #516]	@ (8002c00 <MX_GPIO_Init+0x280>)
 80029fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029fe:	f003 0301 	and.w	r3, r3, #1
 8002a02:	60fb      	str	r3, [r7, #12]
 8002a04:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a06:	2300      	movs	r3, #0
 8002a08:	60bb      	str	r3, [r7, #8]
 8002a0a:	4b7d      	ldr	r3, [pc, #500]	@ (8002c00 <MX_GPIO_Init+0x280>)
 8002a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a0e:	4a7c      	ldr	r2, [pc, #496]	@ (8002c00 <MX_GPIO_Init+0x280>)
 8002a10:	f043 0302 	orr.w	r3, r3, #2
 8002a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a16:	4b7a      	ldr	r3, [pc, #488]	@ (8002c00 <MX_GPIO_Init+0x280>)
 8002a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a1a:	f003 0302 	and.w	r3, r3, #2
 8002a1e:	60bb      	str	r3, [r7, #8]
 8002a20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a22:	2300      	movs	r3, #0
 8002a24:	607b      	str	r3, [r7, #4]
 8002a26:	4b76      	ldr	r3, [pc, #472]	@ (8002c00 <MX_GPIO_Init+0x280>)
 8002a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a2a:	4a75      	ldr	r2, [pc, #468]	@ (8002c00 <MX_GPIO_Init+0x280>)
 8002a2c:	f043 0308 	orr.w	r3, r3, #8
 8002a30:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a32:	4b73      	ldr	r3, [pc, #460]	@ (8002c00 <MX_GPIO_Init+0x280>)
 8002a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a36:	f003 0308 	and.w	r3, r3, #8
 8002a3a:	607b      	str	r3, [r7, #4]
 8002a3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, O13_Duphong4_Pin|O14_Duphong5_Pin|O15_Duphong6_Pin|O16_Duphong7_Pin
 8002a3e:	2201      	movs	r2, #1
 8002a40:	217f      	movs	r1, #127	@ 0x7f
 8002a42:	4870      	ldr	r0, [pc, #448]	@ (8002c04 <MX_GPIO_Init+0x284>)
 8002a44:	f001 fda0 	bl	8004588 <HAL_GPIO_WritePin>
                          |O17_Duphong8_Pin|O11_Duphong2_Pin|O12_Duphong3_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(O18_Duphong9_GPIO_Port, O18_Duphong9_Pin, GPIO_PIN_SET);
 8002a48:	2201      	movs	r2, #1
 8002a4a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002a4e:	486e      	ldr	r0, [pc, #440]	@ (8002c08 <MX_GPIO_Init+0x288>)
 8002a50:	f001 fd9a 	bl	8004588 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DIR_TIM3_Pin|DIR_TIM8_Pin, GPIO_PIN_RESET);
 8002a54:	2200      	movs	r2, #0
 8002a56:	f44f 7120 	mov.w	r1, #640	@ 0x280
 8002a5a:	486b      	ldr	r0, [pc, #428]	@ (8002c08 <MX_GPIO_Init+0x288>)
 8002a5c:	f001 fd94 	bl	8004588 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DIR_TIM1_Pin|DIR_NO_Pin, GPIO_PIN_RESET);
 8002a60:	2200      	movs	r2, #0
 8002a62:	f44f 4102 	mov.w	r1, #33280	@ 0x8200
 8002a66:	4869      	ldr	r0, [pc, #420]	@ (8002c0c <MX_GPIO_Init+0x28c>)
 8002a68:	f001 fd8e 	bl	8004588 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, O1_xilanh1_Pin|O2_xilanh2_Pin|O3_vacum_hut1_Pin|O4_vacum_hut2_Pin
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	21f8      	movs	r1, #248	@ 0xf8
 8002a70:	4867      	ldr	r0, [pc, #412]	@ (8002c10 <MX_GPIO_Init+0x290>)
 8002a72:	f001 fd89 	bl	8004588 <HAL_GPIO_WritePin>
                          |O5_vacum1_nha_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, O6_vacum2_nha_Pin|O7_Den_Xanh_Pin|O8_Den_Do_Pin|O9_Coi_Pin
 8002a76:	2201      	movs	r2, #1
 8002a78:	f44f 714e 	mov.w	r1, #824	@ 0x338
 8002a7c:	4865      	ldr	r0, [pc, #404]	@ (8002c14 <MX_GPIO_Init+0x294>)
 8002a7e:	f001 fd83 	bl	8004588 <HAL_GPIO_WritePin>
                          |O10_Duphong1_Pin, GPIO_PIN_SET);

  /*Configure GPIO pins : O13_Duphong4_Pin O14_Duphong5_Pin O15_Duphong6_Pin O16_Duphong7_Pin
                           O17_Duphong8_Pin O11_Duphong2_Pin O12_Duphong3_Pin */
  GPIO_InitStruct.Pin = O13_Duphong4_Pin|O14_Duphong5_Pin|O15_Duphong6_Pin|O16_Duphong7_Pin
 8002a82:	237f      	movs	r3, #127	@ 0x7f
 8002a84:	61fb      	str	r3, [r7, #28]
                          |O17_Duphong8_Pin|O11_Duphong2_Pin|O12_Duphong3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a86:	2301      	movs	r3, #1
 8002a88:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002a92:	f107 031c 	add.w	r3, r7, #28
 8002a96:	4619      	mov	r1, r3
 8002a98:	485a      	ldr	r0, [pc, #360]	@ (8002c04 <MX_GPIO_Init+0x284>)
 8002a9a:	f001 fbc1 	bl	8004220 <HAL_GPIO_Init>

  /*Configure GPIO pin : O18_Duphong9_Pin */
  GPIO_InitStruct.Pin = O18_Duphong9_Pin;
 8002a9e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002aa2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aac:	2300      	movs	r3, #0
 8002aae:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(O18_Duphong9_GPIO_Port, &GPIO_InitStruct);
 8002ab0:	f107 031c 	add.w	r3, r7, #28
 8002ab4:	4619      	mov	r1, r3
 8002ab6:	4854      	ldr	r0, [pc, #336]	@ (8002c08 <MX_GPIO_Init+0x288>)
 8002ab8:	f001 fbb2 	bl	8004220 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002abc:	230f      	movs	r3, #15
 8002abe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002ac0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002ac4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002aca:	f107 031c 	add.w	r3, r7, #28
 8002ace:	4619      	mov	r1, r3
 8002ad0:	484d      	ldr	r0, [pc, #308]	@ (8002c08 <MX_GPIO_Init+0x288>)
 8002ad2:	f001 fba5 	bl	8004220 <HAL_GPIO_Init>

  /*Configure GPIO pins : I5_STOP_Pin I6_START_Pin */
  GPIO_InitStruct.Pin = I5_STOP_Pin|I6_START_Pin;
 8002ad6:	2330      	movs	r3, #48	@ 0x30
 8002ad8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ada:	2300      	movs	r3, #0
 8002adc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ae2:	f107 031c 	add.w	r3, r7, #28
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	4847      	ldr	r0, [pc, #284]	@ (8002c08 <MX_GPIO_Init+0x288>)
 8002aea:	f001 fb99 	bl	8004220 <HAL_GPIO_Init>

  /*Configure GPIO pins : I7_RESTART_Pin I8_VACUM1_Pin PB12 */
  GPIO_InitStruct.Pin = I7_RESTART_Pin|I8_VACUM1_Pin|GPIO_PIN_12;
 8002aee:	f241 0303 	movw	r3, #4099	@ 0x1003
 8002af2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002af4:	2300      	movs	r3, #0
 8002af6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af8:	2300      	movs	r3, #0
 8002afa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002afc:	f107 031c 	add.w	r3, r7, #28
 8002b00:	4619      	mov	r1, r3
 8002b02:	4844      	ldr	r0, [pc, #272]	@ (8002c14 <MX_GPIO_Init+0x294>)
 8002b04:	f001 fb8c 	bl	8004220 <HAL_GPIO_Init>

  /*Configure GPIO pins : I9_VACUM2_Pin I_10Left_DOOR_Pin I_11_RIGHT_DOOR_Pin I12_AP_SUAT_Pin
                           I13_DU_PHONG_Pin I14_DU_PHONG2_Pin I15_DU_PHONG3_Pin I16_DU_PHONG4_Pin
                           I17_DU_PHONG5_Pin */
  GPIO_InitStruct.Pin = I9_VACUM2_Pin|I_10Left_DOOR_Pin|I_11_RIGHT_DOOR_Pin|I12_AP_SUAT_Pin
 8002b08:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8002b0c:	61fb      	str	r3, [r7, #28]
                          |I13_DU_PHONG_Pin|I14_DU_PHONG2_Pin|I15_DU_PHONG3_Pin|I16_DU_PHONG4_Pin
                          |I17_DU_PHONG5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b12:	2300      	movs	r3, #0
 8002b14:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b16:	f107 031c 	add.w	r3, r7, #28
 8002b1a:	4619      	mov	r1, r3
 8002b1c:	4839      	ldr	r0, [pc, #228]	@ (8002c04 <MX_GPIO_Init+0x284>)
 8002b1e:	f001 fb7f 	bl	8004220 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR_TIM3_Pin DIR_TIM8_Pin */
  GPIO_InitStruct.Pin = DIR_TIM3_Pin|DIR_TIM8_Pin;
 8002b22:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8002b26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b30:	2303      	movs	r3, #3
 8002b32:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b34:	f107 031c 	add.w	r3, r7, #28
 8002b38:	4619      	mov	r1, r3
 8002b3a:	4833      	ldr	r0, [pc, #204]	@ (8002c08 <MX_GPIO_Init+0x288>)
 8002b3c:	f001 fb70 	bl	8004220 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR_TIM1_Pin */
  GPIO_InitStruct.Pin = DIR_TIM1_Pin;
 8002b40:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002b44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b46:	2301      	movs	r3, #1
 8002b48:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b4e:	2303      	movs	r3, #3
 8002b50:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(DIR_TIM1_GPIO_Port, &GPIO_InitStruct);
 8002b52:	f107 031c 	add.w	r3, r7, #28
 8002b56:	4619      	mov	r1, r3
 8002b58:	482c      	ldr	r0, [pc, #176]	@ (8002c0c <MX_GPIO_Init+0x28c>)
 8002b5a:	f001 fb61 	bl	8004220 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR_NO_Pin */
  GPIO_InitStruct.Pin = DIR_NO_Pin;
 8002b5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002b62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b64:	2301      	movs	r3, #1
 8002b66:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(DIR_NO_GPIO_Port, &GPIO_InitStruct);
 8002b70:	f107 031c 	add.w	r3, r7, #28
 8002b74:	4619      	mov	r1, r3
 8002b76:	4825      	ldr	r0, [pc, #148]	@ (8002c0c <MX_GPIO_Init+0x28c>)
 8002b78:	f001 fb52 	bl	8004220 <HAL_GPIO_Init>

  /*Configure GPIO pins : O1_xilanh1_Pin O2_xilanh2_Pin O3_vacum_hut1_Pin O4_vacum_hut2_Pin
                           O5_vacum1_nha_Pin */
  GPIO_InitStruct.Pin = O1_xilanh1_Pin|O2_xilanh2_Pin|O3_vacum_hut1_Pin|O4_vacum_hut2_Pin
 8002b7c:	23f8      	movs	r3, #248	@ 0xf8
 8002b7e:	61fb      	str	r3, [r7, #28]
                          |O5_vacum1_nha_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b80:	2301      	movs	r3, #1
 8002b82:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b84:	2301      	movs	r3, #1
 8002b86:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b8c:	f107 031c 	add.w	r3, r7, #28
 8002b90:	4619      	mov	r1, r3
 8002b92:	481f      	ldr	r0, [pc, #124]	@ (8002c10 <MX_GPIO_Init+0x290>)
 8002b94:	f001 fb44 	bl	8004220 <HAL_GPIO_Init>

  /*Configure GPIO pins : O6_vacum2_nha_Pin O7_Den_Xanh_Pin O8_Den_Do_Pin O9_Coi_Pin
                           O10_Duphong1_Pin */
  GPIO_InitStruct.Pin = O6_vacum2_nha_Pin|O7_Den_Xanh_Pin|O8_Den_Do_Pin|O9_Coi_Pin
 8002b98:	f44f 734e 	mov.w	r3, #824	@ 0x338
 8002b9c:	61fb      	str	r3, [r7, #28]
                          |O10_Duphong1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002baa:	f107 031c 	add.w	r3, r7, #28
 8002bae:	4619      	mov	r1, r3
 8002bb0:	4818      	ldr	r0, [pc, #96]	@ (8002c14 <MX_GPIO_Init+0x294>)
 8002bb2:	f001 fb35 	bl	8004220 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	2100      	movs	r1, #0
 8002bba:	2006      	movs	r0, #6
 8002bbc:	f000 fef7 	bl	80039ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002bc0:	2006      	movs	r0, #6
 8002bc2:	f000 ff10 	bl	80039e6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	2100      	movs	r1, #0
 8002bca:	2007      	movs	r0, #7
 8002bcc:	f000 feef 	bl	80039ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002bd0:	2007      	movs	r0, #7
 8002bd2:	f000 ff08 	bl	80039e6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	2100      	movs	r1, #0
 8002bda:	2008      	movs	r0, #8
 8002bdc:	f000 fee7 	bl	80039ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002be0:	2008      	movs	r0, #8
 8002be2:	f000 ff00 	bl	80039e6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8002be6:	2200      	movs	r2, #0
 8002be8:	2100      	movs	r1, #0
 8002bea:	2009      	movs	r0, #9
 8002bec:	f000 fedf 	bl	80039ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002bf0:	2009      	movs	r0, #9
 8002bf2:	f000 fef8 	bl	80039e6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002bf6:	bf00      	nop
 8002bf8:	3730      	adds	r7, #48	@ 0x30
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	40023800 	.word	0x40023800
 8002c04:	40021000 	.word	0x40021000
 8002c08:	40020800 	.word	0x40020800
 8002c0c:	40020000 	.word	0x40020000
 8002c10:	40020c00 	.word	0x40020c00
 8002c14:	40020400 	.word	0x40020400

08002c18 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	4603      	mov	r3, r0
 8002c20:	80fb      	strh	r3, [r7, #6]

}
 8002c22:	bf00      	nop
 8002c24:	370c      	adds	r7, #12
 8002c26:	46bd      	mov	sp, r7
 8002c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2c:	4770      	bx	lr

08002c2e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c2e:	b480      	push	{r7}
 8002c30:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c32:	b672      	cpsid	i
}
 8002c34:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c36:	bf00      	nop
 8002c38:	e7fd      	b.n	8002c36 <Error_Handler+0x8>

08002c3a <Init_hmi>:
	{  Handle_Emergency  },
	{  Main_Reset        },
	{  Main_Stop         }
};
void Init_hmi(void)
{
 8002c3a:	b480      	push	{r7}
 8002c3c:	af00      	add	r7, sp, #0
}
 8002c3e:	bf00      	nop
 8002c40:	46bd      	mov	sp, r7
 8002c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c46:	4770      	bx	lr

08002c48 <Get_home_done>:
uint8_t Get_home_done(void)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	af00      	add	r7, sp, #0
	return home_done;
 8002c4c:	4b03      	ldr	r3, [pc, #12]	@ (8002c5c <Get_home_done+0x14>)
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	b2db      	uxtb	r3, r3
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	46bd      	mov	sp, r7
 8002c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5a:	4770      	bx	lr
 8002c5c:	2000068c 	.word	0x2000068c

08002c60 <Get_Go_home>:
uint8_t Get_Go_home(void)
{
 8002c60:	b480      	push	{r7}
 8002c62:	af00      	add	r7, sp, #0
	return home;
 8002c64:	4b03      	ldr	r3, [pc, #12]	@ (8002c74 <Get_Go_home+0x14>)
 8002c66:	781b      	ldrb	r3, [r3, #0]
 8002c68:	b2db      	uxtb	r3, r3
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr
 8002c74:	2000068b 	.word	0x2000068b

08002c78 <Task_Move_Oxis>:
    return 0xffff; // không có bit nào = 1
}
// dữ liệu đã lưu ở Coils_Database[1]; 0-5: trái 0x, phải Ox, lên 0x, xuống 0y, lên 0z, xuống 0z

void Task_Move_Oxis()
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b082      	sub	sp, #8
 8002c7c:	af00      	add	r7, sp, #0
	uint8_t current_state=0x00U;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	70fb      	strb	r3, [r7, #3]
	for(int i=0x00U; i< NUM_BUTTON_HOLD;i++)
 8002c82:	2300      	movs	r3, #0
 8002c84:	607b      	str	r3, [r7, #4]
 8002c86:	e08d      	b.n	8002da4 <Task_Move_Oxis+0x12c>
	{
		current_state= ( (Control_motor->all) &(1<<i))==0x00U ? 0x00U : 0x1U;
 8002c88:	4b4b      	ldr	r3, [pc, #300]	@ (8002db8 <Task_Move_Oxis+0x140>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	781b      	ldrb	r3, [r3, #0]
 8002c8e:	461a      	mov	r2, r3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	fa42 f303 	asr.w	r3, r2, r3
 8002c96:	f003 0301 	and.w	r3, r3, #1
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	bf14      	ite	ne
 8002c9e:	2301      	movne	r3, #1
 8002ca0:	2300      	moveq	r3, #0
 8002ca2:	b2db      	uxtb	r3, r3
 8002ca4:	70fb      	strb	r3, [r7, #3]
		if (current_state == 0x1U)
 8002ca6:	78fb      	ldrb	r3, [r7, #3]
 8002ca8:	2b01      	cmp	r3, #1
 8002caa:	d139      	bne.n	8002d20 <Task_Move_Oxis+0xa8>
		{
			// --- TRƯỜNG HỢP ĐANG NHẤN ---
			hmi_btns[i].press_timer++; // Mỗi lần gọi là 1ms, cứ thế cộng dồn lên
 8002cac:	4943      	ldr	r1, [pc, #268]	@ (8002dbc <Task_Move_Oxis+0x144>)
 8002cae:	687a      	ldr	r2, [r7, #4]
 8002cb0:	4613      	mov	r3, r2
 8002cb2:	005b      	lsls	r3, r3, #1
 8002cb4:	4413      	add	r3, r2
 8002cb6:	009b      	lsls	r3, r3, #2
 8002cb8:	440b      	add	r3, r1
 8002cba:	3304      	adds	r3, #4
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	1c59      	adds	r1, r3, #1
 8002cc0:	483e      	ldr	r0, [pc, #248]	@ (8002dbc <Task_Move_Oxis+0x144>)
 8002cc2:	687a      	ldr	r2, [r7, #4]
 8002cc4:	4613      	mov	r3, r2
 8002cc6:	005b      	lsls	r3, r3, #1
 8002cc8:	4413      	add	r3, r2
 8002cca:	009b      	lsls	r3, r3, #2
 8002ccc:	4403      	add	r3, r0
 8002cce:	3304      	adds	r3, #4
 8002cd0:	6019      	str	r1, [r3, #0]

			// Nếu giữ đủ 500ms và chưa Jog thì kích hoạt Jog
			if (hmi_btns[i].press_timer >= 150u && hmi_btns[i].is_jogging == 0)
 8002cd2:	493a      	ldr	r1, [pc, #232]	@ (8002dbc <Task_Move_Oxis+0x144>)
 8002cd4:	687a      	ldr	r2, [r7, #4]
 8002cd6:	4613      	mov	r3, r2
 8002cd8:	005b      	lsls	r3, r3, #1
 8002cda:	4413      	add	r3, r2
 8002cdc:	009b      	lsls	r3, r3, #2
 8002cde:	440b      	add	r3, r1
 8002ce0:	3304      	adds	r3, #4
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	2b95      	cmp	r3, #149	@ 0x95
 8002ce6:	d951      	bls.n	8002d8c <Task_Move_Oxis+0x114>
 8002ce8:	4934      	ldr	r1, [pc, #208]	@ (8002dbc <Task_Move_Oxis+0x144>)
 8002cea:	687a      	ldr	r2, [r7, #4]
 8002cec:	4613      	mov	r3, r2
 8002cee:	005b      	lsls	r3, r3, #1
 8002cf0:	4413      	add	r3, r2
 8002cf2:	009b      	lsls	r3, r3, #2
 8002cf4:	440b      	add	r3, r1
 8002cf6:	3308      	adds	r3, #8
 8002cf8:	781b      	ldrb	r3, [r3, #0]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d146      	bne.n	8002d8c <Task_Move_Oxis+0x114>
			{
				//MC_Jog(axis, direction, 10000, 5000);
				hmi_btns[i].is_jogging = 1;
 8002cfe:	492f      	ldr	r1, [pc, #188]	@ (8002dbc <Task_Move_Oxis+0x144>)
 8002d00:	687a      	ldr	r2, [r7, #4]
 8002d02:	4613      	mov	r3, r2
 8002d04:	005b      	lsls	r3, r3, #1
 8002d06:	4413      	add	r3, r2
 8002d08:	009b      	lsls	r3, r3, #2
 8002d0a:	440b      	add	r3, r1
 8002d0c:	3308      	adds	r3, #8
 8002d0e:	2201      	movs	r2, #1
 8002d10:	701a      	strb	r2, [r3, #0]
				Handle_buttonTable[i].handler(STATUS_JOGGING_OXIS);
 8002d12:	4a2b      	ldr	r2, [pc, #172]	@ (8002dc0 <Task_Move_Oxis+0x148>)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d1a:	2001      	movs	r0, #1
 8002d1c:	4798      	blx	r3
 8002d1e:	e035      	b.n	8002d8c <Task_Move_Oxis+0x114>
			}
		}
		else
		{
			// --- TRƯỜNG HỢP NHẢ TAY (current_state == 0) ---
			if (hmi_btns[i].last_state == 1)
 8002d20:	4926      	ldr	r1, [pc, #152]	@ (8002dbc <Task_Move_Oxis+0x144>)
 8002d22:	687a      	ldr	r2, [r7, #4]
 8002d24:	4613      	mov	r3, r2
 8002d26:	005b      	lsls	r3, r3, #1
 8002d28:	4413      	add	r3, r2
 8002d2a:	009b      	lsls	r3, r3, #2
 8002d2c:	440b      	add	r3, r1
 8002d2e:	781b      	ldrb	r3, [r3, #0]
 8002d30:	2b01      	cmp	r3, #1
 8002d32:	d12b      	bne.n	8002d8c <Task_Move_Oxis+0x114>
			{ // Chỉ xử lý khi vừa mới nhả tay (Sườn xuống)

				if (hmi_btns[i].press_timer < 150u) {
 8002d34:	4921      	ldr	r1, [pc, #132]	@ (8002dbc <Task_Move_Oxis+0x144>)
 8002d36:	687a      	ldr	r2, [r7, #4]
 8002d38:	4613      	mov	r3, r2
 8002d3a:	005b      	lsls	r3, r3, #1
 8002d3c:	4413      	add	r3, r2
 8002d3e:	009b      	lsls	r3, r3, #2
 8002d40:	440b      	add	r3, r1
 8002d42:	3304      	adds	r3, #4
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	2b95      	cmp	r3, #149	@ 0x95
 8002d48:	d806      	bhi.n	8002d58 <Task_Move_Oxis+0xe0>
					// Nhấn nhả nhanh: Nhích 100 xung
					//MC_MoveRelative(axis, direction * 100, 5000, 2000);
					Handle_buttonTable[i].handler(STATUS_STEP_OXIS);
 8002d4a:	4a1d      	ldr	r2, [pc, #116]	@ (8002dc0 <Task_Move_Oxis+0x148>)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d52:	2002      	movs	r0, #2
 8002d54:	4798      	blx	r3
 8002d56:	e005      	b.n	8002d64 <Task_Move_Oxis+0xec>
				}
				else {
					// Nhả sau khi đã Jog: Dừng trục
					//MC_Stop(axis, 5000);
					Handle_buttonTable[i].handler(STATUS_STOP_OXIS);
 8002d58:	4a19      	ldr	r2, [pc, #100]	@ (8002dc0 <Task_Move_Oxis+0x148>)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d60:	2003      	movs	r0, #3
 8002d62:	4798      	blx	r3
				}
				// Reset các biến để chuẩn bị cho lần nhấn sau
				hmi_btns[i].press_timer = 0;
 8002d64:	4915      	ldr	r1, [pc, #84]	@ (8002dbc <Task_Move_Oxis+0x144>)
 8002d66:	687a      	ldr	r2, [r7, #4]
 8002d68:	4613      	mov	r3, r2
 8002d6a:	005b      	lsls	r3, r3, #1
 8002d6c:	4413      	add	r3, r2
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	440b      	add	r3, r1
 8002d72:	3304      	adds	r3, #4
 8002d74:	2200      	movs	r2, #0
 8002d76:	601a      	str	r2, [r3, #0]
				hmi_btns[i].is_jogging = 0;
 8002d78:	4910      	ldr	r1, [pc, #64]	@ (8002dbc <Task_Move_Oxis+0x144>)
 8002d7a:	687a      	ldr	r2, [r7, #4]
 8002d7c:	4613      	mov	r3, r2
 8002d7e:	005b      	lsls	r3, r3, #1
 8002d80:	4413      	add	r3, r2
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	440b      	add	r3, r1
 8002d86:	3308      	adds	r3, #8
 8002d88:	2200      	movs	r2, #0
 8002d8a:	701a      	strb	r2, [r3, #0]
			}
		}
		// Lưu trạng thái để bắt sườn xuống ở chu kỳ 1ms sau
		hmi_btns[i].last_state = current_state;
 8002d8c:	490b      	ldr	r1, [pc, #44]	@ (8002dbc <Task_Move_Oxis+0x144>)
 8002d8e:	687a      	ldr	r2, [r7, #4]
 8002d90:	4613      	mov	r3, r2
 8002d92:	005b      	lsls	r3, r3, #1
 8002d94:	4413      	add	r3, r2
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	440b      	add	r3, r1
 8002d9a:	78fa      	ldrb	r2, [r7, #3]
 8002d9c:	701a      	strb	r2, [r3, #0]
	for(int i=0x00U; i< NUM_BUTTON_HOLD;i++)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	3301      	adds	r3, #1
 8002da2:	607b      	str	r3, [r7, #4]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2b05      	cmp	r3, #5
 8002da8:	f67f af6e 	bls.w	8002c88 <Task_Move_Oxis+0x10>
	}
}
 8002dac:	bf00      	nop
 8002dae:	bf00      	nop
 8002db0:	3708      	adds	r7, #8
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	20000174 	.word	0x20000174
 8002dbc:	20000690 	.word	0x20000690
 8002dc0:	20000048 	.word	0x20000048

08002dc4 <Set_Emergency_Stop>:
void Set_Emergency_Stop()
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	af00      	add	r7, sp, #0
	Emergency=0x01U;
 8002dc8:	4b03      	ldr	r3, [pc, #12]	@ (8002dd8 <Set_Emergency_Stop+0x14>)
 8002dca:	2201      	movs	r2, #1
 8002dcc:	701a      	strb	r2, [r3, #0]
}
 8002dce:	bf00      	nop
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd6:	4770      	bx	lr
 8002dd8:	2000068a 	.word	0x2000068a

08002ddc <Task_Run_HMI>:
void Task_Run_HMI(void)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b082      	sub	sp, #8
 8002de0:	af00      	add	r7, sp, #0
	static uint8_t timer_Emergency_off=0x00U;
	Copy_target_fromPC();
 8002de2:	f7fd fba9 	bl	8000538 <Copy_target_fromPC>
	if(Emergency == 0x01U )
 8002de6:	4b28      	ldr	r3, [pc, #160]	@ (8002e88 <Task_Run_HMI+0xac>)
 8002de8:	781b      	ldrb	r3, [r3, #0]
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d11b      	bne.n	8002e26 <Task_Run_HMI+0x4a>
	{
		Emergency_Stop();
 8002dee:	f7fd fe33 	bl	8000a58 <Emergency_Stop>
		if(Get_State_Sensor(0x003U)==0x00U)
 8002df2:	2003      	movs	r0, #3
 8002df4:	f7fe ffac 	bl	8001d50 <Get_State_Sensor>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d140      	bne.n	8002e80 <Task_Run_HMI+0xa4>
		{
			if(++timer_Emergency_off>=10U)// sau 10ms nhả nút Emergency thì về home
 8002dfe:	4b23      	ldr	r3, [pc, #140]	@ (8002e8c <Task_Run_HMI+0xb0>)
 8002e00:	781b      	ldrb	r3, [r3, #0]
 8002e02:	3301      	adds	r3, #1
 8002e04:	b2da      	uxtb	r2, r3
 8002e06:	4b21      	ldr	r3, [pc, #132]	@ (8002e8c <Task_Run_HMI+0xb0>)
 8002e08:	701a      	strb	r2, [r3, #0]
 8002e0a:	4b20      	ldr	r3, [pc, #128]	@ (8002e8c <Task_Run_HMI+0xb0>)
 8002e0c:	781b      	ldrb	r3, [r3, #0]
 8002e0e:	2b09      	cmp	r3, #9
 8002e10:	d936      	bls.n	8002e80 <Task_Run_HMI+0xa4>
			{
				timer_Emergency_off=0x00U;
 8002e12:	4b1e      	ldr	r3, [pc, #120]	@ (8002e8c <Task_Run_HMI+0xb0>)
 8002e14:	2200      	movs	r2, #0
 8002e16:	701a      	strb	r2, [r3, #0]
				Emergency=0x00U;
 8002e18:	4b1b      	ldr	r3, [pc, #108]	@ (8002e88 <Task_Run_HMI+0xac>)
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	701a      	strb	r2, [r3, #0]
				home=0x01U;
 8002e1e:	4b1c      	ldr	r3, [pc, #112]	@ (8002e90 <Task_Run_HMI+0xb4>)
 8002e20:	2201      	movs	r2, #1
 8002e22:	701a      	strb	r2, [r3, #0]
			}

		}
		return;
 8002e24:	e02c      	b.n	8002e80 <Task_Run_HMI+0xa4>
	}
	uint8_t current_main = Main_controler->all;
 8002e26:	4b1b      	ldr	r3, [pc, #108]	@ (8002e94 <Task_Run_HMI+0xb8>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	781b      	ldrb	r3, [r3, #0]
 8002e2c:	71fb      	strb	r3, [r7, #7]
	fisrtbit = __builtin_ffs(current_main)-1;
 8002e2e:	79fb      	ldrb	r3, [r7, #7]
 8002e30:	fa93 f2a3 	rbit	r2, r3
 8002e34:	fab2 f282 	clz	r2, r2
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d101      	bne.n	8002e40 <Task_Run_HMI+0x64>
 8002e3c:	f04f 32ff 	mov.w	r2, #4294967295
 8002e40:	1c53      	adds	r3, r2, #1
 8002e42:	b2db      	uxtb	r3, r3
 8002e44:	3b01      	subs	r3, #1
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	b25a      	sxtb	r2, r3
 8002e4a:	4b13      	ldr	r3, [pc, #76]	@ (8002e98 <Task_Run_HMI+0xbc>)
 8002e4c:	701a      	strb	r2, [r3, #0]
	if(fisrtbit >= 0)
 8002e4e:	4b12      	ldr	r3, [pc, #72]	@ (8002e98 <Task_Run_HMI+0xbc>)
 8002e50:	f993 3000 	ldrsb.w	r3, [r3]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	db10      	blt.n	8002e7a <Task_Run_HMI+0x9e>
	{
		if(Main_Table[fisrtbit].handler != NULL)
 8002e58:	4b0f      	ldr	r3, [pc, #60]	@ (8002e98 <Task_Run_HMI+0xbc>)
 8002e5a:	f993 3000 	ldrsb.w	r3, [r3]
 8002e5e:	461a      	mov	r2, r3
 8002e60:	4b0e      	ldr	r3, [pc, #56]	@ (8002e9c <Task_Run_HMI+0xc0>)
 8002e62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d007      	beq.n	8002e7a <Task_Run_HMI+0x9e>
		{
			Main_Table[fisrtbit].handler();
 8002e6a:	4b0b      	ldr	r3, [pc, #44]	@ (8002e98 <Task_Run_HMI+0xbc>)
 8002e6c:	f993 3000 	ldrsb.w	r3, [r3]
 8002e70:	461a      	mov	r2, r3
 8002e72:	4b0a      	ldr	r3, [pc, #40]	@ (8002e9c <Task_Run_HMI+0xc0>)
 8002e74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e78:	4798      	blx	r3
		}

	}
	Task_Move_Oxis();
 8002e7a:	f7ff fefd 	bl	8002c78 <Task_Move_Oxis>
 8002e7e:	e000      	b.n	8002e82 <Task_Run_HMI+0xa6>
		return;
 8002e80:	bf00      	nop
}
 8002e82:	3708      	adds	r7, #8
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}
 8002e88:	2000068a 	.word	0x2000068a
 8002e8c:	200006d8 	.word	0x200006d8
 8002e90:	2000068b 	.word	0x2000068b
 8002e94:	20000170 	.word	0x20000170
 8002e98:	20000689 	.word	0x20000689
 8002e9c:	20000060 	.word	0x20000060

08002ea0 <Task_Run_Home>:
		default:
		break;
	}
}
void Task_Run_Home(void)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	af00      	add	r7, sp, #0
	Gpio_input();
 8002ea4:	f7fe fe82 	bl	8001bac <Gpio_input>
	if(home!=0x00u)
 8002ea8:	4b0e      	ldr	r3, [pc, #56]	@ (8002ee4 <Task_Run_Home+0x44>)
 8002eaa:	781b      	ldrb	r3, [r3, #0]
 8002eac:	b2db      	uxtb	r3, r3
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d015      	beq.n	8002ede <Task_Run_Home+0x3e>
	{
		start_run=0x00U;
 8002eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8002ee8 <Task_Run_Home+0x48>)
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	701a      	strb	r2, [r3, #0]
		state=0X00u;// trạng thái để đưa z xuống con hàng cần reset khi về home
 8002eb8:	4b0c      	ldr	r3, [pc, #48]	@ (8002eec <Task_Run_Home+0x4c>)
 8002eba:	2200      	movs	r2, #0
 8002ebc:	701a      	strb	r2, [r3, #0]
		if(Move_Home_3Step(&home))
 8002ebe:	4809      	ldr	r0, [pc, #36]	@ (8002ee4 <Task_Run_Home+0x44>)
 8002ec0:	f7fd feec 	bl	8000c9c <Move_Home_3Step>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d009      	beq.n	8002ede <Task_Run_Home+0x3e>
		{
			Reset_position();
 8002eca:	f7fd fb7f 	bl	80005cc <Reset_position>
			home=0x00U;
 8002ece:	4b05      	ldr	r3, [pc, #20]	@ (8002ee4 <Task_Run_Home+0x44>)
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	701a      	strb	r2, [r3, #0]
			home_done=0x01U;
 8002ed4:	4b06      	ldr	r3, [pc, #24]	@ (8002ef0 <Task_Run_Home+0x50>)
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	701a      	strb	r2, [r3, #0]
			Reset_Oxis();
 8002eda:	f009 ff2f 	bl	800cd3c <Reset_Oxis>
		}
	}
}
 8002ede:	bf00      	nop
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	2000068b 	.word	0x2000068b
 8002ee8:	2000068d 	.word	0x2000068d
 8002eec:	2000068e 	.word	0x2000068e
 8002ef0:	2000068c 	.word	0x2000068c

08002ef4 <Main_Reset>:

void Main_Reset(void)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	af00      	add	r7, sp, #0

}
 8002ef8:	bf00      	nop
 8002efa:	46bd      	mov	sp, r7
 8002efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f00:	4770      	bx	lr

08002f02 <Main_Stop>:

void Main_Stop(void)
{
 8002f02:	b480      	push	{r7}
 8002f04:	af00      	add	r7, sp, #0

}
 8002f06:	bf00      	nop
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr

08002f10 <Handle_Left>:

// Nut sang trai Ox -> xa gốc tọa độ
void Handle_Left(uint8_t data)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b082      	sub	sp, #8
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	4603      	mov	r3, r0
 8002f18:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_X_ROBOT,data,0x00);
 8002f1a:	79fb      	ldrb	r3, [r7, #7]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	4619      	mov	r1, r3
 8002f20:	2000      	movs	r0, #0
 8002f22:	f7fe f9c5 	bl	80012b0 <MC_MoveHandle>
}
 8002f26:	bf00      	nop
 8002f28:	3708      	adds	r7, #8
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}

08002f2e <Handle_Right>:
void Handle_Right(uint8_t data)
{
 8002f2e:	b580      	push	{r7, lr}
 8002f30:	b082      	sub	sp, #8
 8002f32:	af00      	add	r7, sp, #0
 8002f34:	4603      	mov	r3, r0
 8002f36:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_X_ROBOT,data,0x01u);
 8002f38:	79fb      	ldrb	r3, [r7, #7]
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	4619      	mov	r1, r3
 8002f3e:	2000      	movs	r0, #0
 8002f40:	f7fe f9b6 	bl	80012b0 <MC_MoveHandle>
}
 8002f44:	bf00      	nop
 8002f46:	3708      	adds	r7, #8
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}

08002f4c <Handle_In>:
void Handle_In(uint8_t data)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	4603      	mov	r3, r0
 8002f54:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_Y_ROBOT,data, 0x00u);
 8002f56:	79fb      	ldrb	r3, [r7, #7]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	4619      	mov	r1, r3
 8002f5c:	2001      	movs	r0, #1
 8002f5e:	f7fe f9a7 	bl	80012b0 <MC_MoveHandle>
}
 8002f62:	bf00      	nop
 8002f64:	3708      	adds	r7, #8
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}

08002f6a <Handle_Out>:
void Handle_Out(uint8_t data)
{
 8002f6a:	b580      	push	{r7, lr}
 8002f6c:	b082      	sub	sp, #8
 8002f6e:	af00      	add	r7, sp, #0
 8002f70:	4603      	mov	r3, r0
 8002f72:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_Y_ROBOT,data, 0x01u);
 8002f74:	79fb      	ldrb	r3, [r7, #7]
 8002f76:	2201      	movs	r2, #1
 8002f78:	4619      	mov	r1, r3
 8002f7a:	2001      	movs	r0, #1
 8002f7c:	f7fe f998 	bl	80012b0 <MC_MoveHandle>
}
 8002f80:	bf00      	nop
 8002f82:	3708      	adds	r7, #8
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}

08002f88 <Handle_Up>:
void Handle_Up(uint8_t data)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	4603      	mov	r3, r0
 8002f90:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_Z_ROBOT,data, 0x00u);
 8002f92:	79fb      	ldrb	r3, [r7, #7]
 8002f94:	2200      	movs	r2, #0
 8002f96:	4619      	mov	r1, r3
 8002f98:	2002      	movs	r0, #2
 8002f9a:	f7fe f989 	bl	80012b0 <MC_MoveHandle>
}
 8002f9e:	bf00      	nop
 8002fa0:	3708      	adds	r7, #8
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}

08002fa6 <Handle_Down>:
void Handle_Down(uint8_t data)
{
 8002fa6:	b580      	push	{r7, lr}
 8002fa8:	b082      	sub	sp, #8
 8002faa:	af00      	add	r7, sp, #0
 8002fac:	4603      	mov	r3, r0
 8002fae:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_Z_ROBOT,data, 0x01);
 8002fb0:	79fb      	ldrb	r3, [r7, #7]
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	4619      	mov	r1, r3
 8002fb6:	2002      	movs	r0, #2
 8002fb8:	f7fe f97a 	bl	80012b0 <MC_MoveHandle>
}
 8002fbc:	bf00      	nop
 8002fbe:	3708      	adds	r7, #8
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}

08002fc4 <Handle_Set>:

void Handle_Set(void)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	af00      	add	r7, sp, #0
	if(Get_home_done()==0x00U || Get_Go_home()==0x01U) return ;
 8002fc8:	f7ff fe3e 	bl	8002c48 <Get_home_done>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d01c      	beq.n	800300c <Handle_Set+0x48>
 8002fd2:	f7ff fe45 	bl	8002c60 <Get_Go_home>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	d017      	beq.n	800300c <Handle_Set+0x48>
	// lấy dữ liệu từ 4x Holding_Registers_Database để làm target
	MC_MoveLinear(Rotbot_axis_target[0].target_position,Rotbot_axis_target[1].target_position,Rotbot_axis_target[2].target_position);
 8002fdc:	4b0c      	ldr	r3, [pc, #48]	@ (8003010 <Handle_Set+0x4c>)
 8002fde:	edd3 7a00 	vldr	s15, [r3]
 8002fe2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8002fe6:	4b0a      	ldr	r3, [pc, #40]	@ (8003010 <Handle_Set+0x4c>)
 8002fe8:	edd3 7a03 	vldr	s15, [r3, #12]
 8002fec:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8002ff0:	4b07      	ldr	r3, [pc, #28]	@ (8003010 <Handle_Set+0x4c>)
 8002ff2:	edd3 7a06 	vldr	s15, [r3, #24]
 8002ff6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ffa:	ee17 2a90 	vmov	r2, s15
 8002ffe:	ee16 1a90 	vmov	r1, s13
 8003002:	ee17 0a10 	vmov	r0, s14
 8003006:	f7fe f889 	bl	800111c <MC_MoveLinear>
 800300a:	e000      	b.n	800300e <Handle_Set+0x4a>
	if(Get_home_done()==0x00U || Get_Go_home()==0x01U) return ;
 800300c:	bf00      	nop

}
 800300e:	bd80      	pop	{r7, pc}
 8003010:	20000278 	.word	0x20000278

08003014 <Handle_Home>:
void Handle_Home(void)
{
 8003014:	b480      	push	{r7}
 8003016:	af00      	add	r7, sp, #0
	if(home==0x00U)
 8003018:	4b06      	ldr	r3, [pc, #24]	@ (8003034 <Handle_Home+0x20>)
 800301a:	781b      	ldrb	r3, [r3, #0]
 800301c:	b2db      	uxtb	r3, r3
 800301e:	2b00      	cmp	r3, #0
 8003020:	d102      	bne.n	8003028 <Handle_Home+0x14>
	{
		home=0x01U;
 8003022:	4b04      	ldr	r3, [pc, #16]	@ (8003034 <Handle_Home+0x20>)
 8003024:	2201      	movs	r2, #1
 8003026:	701a      	strb	r2, [r3, #0]
	}
}
 8003028:	bf00      	nop
 800302a:	46bd      	mov	sp, r7
 800302c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003030:	4770      	bx	lr
 8003032:	bf00      	nop
 8003034:	2000068b 	.word	0x2000068b

08003038 <Handle_Emergency>:
void Handle_Emergency(void)
{
 8003038:	b480      	push	{r7}
 800303a:	af00      	add	r7, sp, #0
	Emergency=0x01U;
 800303c:	4b03      	ldr	r3, [pc, #12]	@ (800304c <Handle_Emergency+0x14>)
 800303e:	2201      	movs	r2, #1
 8003040:	701a      	strb	r2, [r3, #0]
}
 8003042:	bf00      	nop
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr
 800304c:	2000068a 	.word	0x2000068a

08003050 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b082      	sub	sp, #8
 8003054:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003056:	2300      	movs	r3, #0
 8003058:	607b      	str	r3, [r7, #4]
 800305a:	4b21      	ldr	r3, [pc, #132]	@ (80030e0 <HAL_MspInit+0x90>)
 800305c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800305e:	4a20      	ldr	r2, [pc, #128]	@ (80030e0 <HAL_MspInit+0x90>)
 8003060:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003064:	6453      	str	r3, [r2, #68]	@ 0x44
 8003066:	4b1e      	ldr	r3, [pc, #120]	@ (80030e0 <HAL_MspInit+0x90>)
 8003068:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800306a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800306e:	607b      	str	r3, [r7, #4]
 8003070:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003072:	2300      	movs	r3, #0
 8003074:	603b      	str	r3, [r7, #0]
 8003076:	4b1a      	ldr	r3, [pc, #104]	@ (80030e0 <HAL_MspInit+0x90>)
 8003078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800307a:	4a19      	ldr	r2, [pc, #100]	@ (80030e0 <HAL_MspInit+0x90>)
 800307c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003080:	6413      	str	r3, [r2, #64]	@ 0x40
 8003082:	4b17      	ldr	r3, [pc, #92]	@ (80030e0 <HAL_MspInit+0x90>)
 8003084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003086:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800308a:	603b      	str	r3, [r7, #0]
 800308c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
 800308e:	2200      	movs	r2, #0
 8003090:	2101      	movs	r1, #1
 8003092:	f06f 000b 	mvn.w	r0, #11
 8003096:	f000 fc8a 	bl	80039ae <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 1, 0);
 800309a:	2200      	movs	r2, #0
 800309c:	2101      	movs	r1, #1
 800309e:	f06f 000a 	mvn.w	r0, #10
 80030a2:	f000 fc84 	bl	80039ae <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
 80030a6:	2200      	movs	r2, #0
 80030a8:	2101      	movs	r1, #1
 80030aa:	f06f 0009 	mvn.w	r0, #9
 80030ae:	f000 fc7e 	bl	80039ae <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 1, 0);
 80030b2:	2200      	movs	r2, #0
 80030b4:	2101      	movs	r1, #1
 80030b6:	f06f 0004 	mvn.w	r0, #4
 80030ba:	f000 fc78 	bl	80039ae <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 1, 0);
 80030be:	2200      	movs	r2, #0
 80030c0:	2101      	movs	r1, #1
 80030c2:	f06f 0003 	mvn.w	r0, #3
 80030c6:	f000 fc72 	bl	80039ae <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 1, 0);
 80030ca:	2200      	movs	r2, #0
 80030cc:	2101      	movs	r1, #1
 80030ce:	f06f 0001 	mvn.w	r0, #1
 80030d2:	f000 fc6c 	bl	80039ae <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80030d6:	bf00      	nop
 80030d8:	3708      	adds	r7, #8
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	40023800 	.word	0x40023800

080030e4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b08a      	sub	sp, #40	@ 0x28
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a4a      	ldr	r2, [pc, #296]	@ (800321c <HAL_TIM_Base_MspInit+0x138>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d10e      	bne.n	8003114 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80030f6:	2300      	movs	r3, #0
 80030f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80030fa:	4b49      	ldr	r3, [pc, #292]	@ (8003220 <HAL_TIM_Base_MspInit+0x13c>)
 80030fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030fe:	4a48      	ldr	r2, [pc, #288]	@ (8003220 <HAL_TIM_Base_MspInit+0x13c>)
 8003100:	f043 0301 	orr.w	r3, r3, #1
 8003104:	6453      	str	r3, [r2, #68]	@ 0x44
 8003106:	4b46      	ldr	r3, [pc, #280]	@ (8003220 <HAL_TIM_Base_MspInit+0x13c>)
 8003108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800310a:	f003 0301 	and.w	r3, r3, #1
 800310e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003112:	e07e      	b.n	8003212 <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM2)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800311c:	d10e      	bne.n	800313c <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800311e:	2300      	movs	r3, #0
 8003120:	623b      	str	r3, [r7, #32]
 8003122:	4b3f      	ldr	r3, [pc, #252]	@ (8003220 <HAL_TIM_Base_MspInit+0x13c>)
 8003124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003126:	4a3e      	ldr	r2, [pc, #248]	@ (8003220 <HAL_TIM_Base_MspInit+0x13c>)
 8003128:	f043 0301 	orr.w	r3, r3, #1
 800312c:	6413      	str	r3, [r2, #64]	@ 0x40
 800312e:	4b3c      	ldr	r3, [pc, #240]	@ (8003220 <HAL_TIM_Base_MspInit+0x13c>)
 8003130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003132:	f003 0301 	and.w	r3, r3, #1
 8003136:	623b      	str	r3, [r7, #32]
 8003138:	6a3b      	ldr	r3, [r7, #32]
}
 800313a:	e06a      	b.n	8003212 <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM3)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a38      	ldr	r2, [pc, #224]	@ (8003224 <HAL_TIM_Base_MspInit+0x140>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d10e      	bne.n	8003164 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003146:	2300      	movs	r3, #0
 8003148:	61fb      	str	r3, [r7, #28]
 800314a:	4b35      	ldr	r3, [pc, #212]	@ (8003220 <HAL_TIM_Base_MspInit+0x13c>)
 800314c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800314e:	4a34      	ldr	r2, [pc, #208]	@ (8003220 <HAL_TIM_Base_MspInit+0x13c>)
 8003150:	f043 0302 	orr.w	r3, r3, #2
 8003154:	6413      	str	r3, [r2, #64]	@ 0x40
 8003156:	4b32      	ldr	r3, [pc, #200]	@ (8003220 <HAL_TIM_Base_MspInit+0x13c>)
 8003158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800315a:	f003 0302 	and.w	r3, r3, #2
 800315e:	61fb      	str	r3, [r7, #28]
 8003160:	69fb      	ldr	r3, [r7, #28]
}
 8003162:	e056      	b.n	8003212 <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM4)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a2f      	ldr	r2, [pc, #188]	@ (8003228 <HAL_TIM_Base_MspInit+0x144>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d10e      	bne.n	800318c <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800316e:	2300      	movs	r3, #0
 8003170:	61bb      	str	r3, [r7, #24]
 8003172:	4b2b      	ldr	r3, [pc, #172]	@ (8003220 <HAL_TIM_Base_MspInit+0x13c>)
 8003174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003176:	4a2a      	ldr	r2, [pc, #168]	@ (8003220 <HAL_TIM_Base_MspInit+0x13c>)
 8003178:	f043 0304 	orr.w	r3, r3, #4
 800317c:	6413      	str	r3, [r2, #64]	@ 0x40
 800317e:	4b28      	ldr	r3, [pc, #160]	@ (8003220 <HAL_TIM_Base_MspInit+0x13c>)
 8003180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003182:	f003 0304 	and.w	r3, r3, #4
 8003186:	61bb      	str	r3, [r7, #24]
 8003188:	69bb      	ldr	r3, [r7, #24]
}
 800318a:	e042      	b.n	8003212 <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM5)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a26      	ldr	r2, [pc, #152]	@ (800322c <HAL_TIM_Base_MspInit+0x148>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d10e      	bne.n	80031b4 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003196:	2300      	movs	r3, #0
 8003198:	617b      	str	r3, [r7, #20]
 800319a:	4b21      	ldr	r3, [pc, #132]	@ (8003220 <HAL_TIM_Base_MspInit+0x13c>)
 800319c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800319e:	4a20      	ldr	r2, [pc, #128]	@ (8003220 <HAL_TIM_Base_MspInit+0x13c>)
 80031a0:	f043 0308 	orr.w	r3, r3, #8
 80031a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80031a6:	4b1e      	ldr	r3, [pc, #120]	@ (8003220 <HAL_TIM_Base_MspInit+0x13c>)
 80031a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031aa:	f003 0308 	and.w	r3, r3, #8
 80031ae:	617b      	str	r3, [r7, #20]
 80031b0:	697b      	ldr	r3, [r7, #20]
}
 80031b2:	e02e      	b.n	8003212 <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM7)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a1d      	ldr	r2, [pc, #116]	@ (8003230 <HAL_TIM_Base_MspInit+0x14c>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d116      	bne.n	80031ec <HAL_TIM_Base_MspInit+0x108>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80031be:	2300      	movs	r3, #0
 80031c0:	613b      	str	r3, [r7, #16]
 80031c2:	4b17      	ldr	r3, [pc, #92]	@ (8003220 <HAL_TIM_Base_MspInit+0x13c>)
 80031c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c6:	4a16      	ldr	r2, [pc, #88]	@ (8003220 <HAL_TIM_Base_MspInit+0x13c>)
 80031c8:	f043 0320 	orr.w	r3, r3, #32
 80031cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80031ce:	4b14      	ldr	r3, [pc, #80]	@ (8003220 <HAL_TIM_Base_MspInit+0x13c>)
 80031d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031d2:	f003 0320 	and.w	r3, r3, #32
 80031d6:	613b      	str	r3, [r7, #16]
 80031d8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 80031da:	2200      	movs	r2, #0
 80031dc:	2101      	movs	r1, #1
 80031de:	2037      	movs	r0, #55	@ 0x37
 80031e0:	f000 fbe5 	bl	80039ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80031e4:	2037      	movs	r0, #55	@ 0x37
 80031e6:	f000 fbfe 	bl	80039e6 <HAL_NVIC_EnableIRQ>
}
 80031ea:	e012      	b.n	8003212 <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM8)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a10      	ldr	r2, [pc, #64]	@ (8003234 <HAL_TIM_Base_MspInit+0x150>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d10d      	bne.n	8003212 <HAL_TIM_Base_MspInit+0x12e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80031f6:	2300      	movs	r3, #0
 80031f8:	60fb      	str	r3, [r7, #12]
 80031fa:	4b09      	ldr	r3, [pc, #36]	@ (8003220 <HAL_TIM_Base_MspInit+0x13c>)
 80031fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031fe:	4a08      	ldr	r2, [pc, #32]	@ (8003220 <HAL_TIM_Base_MspInit+0x13c>)
 8003200:	f043 0302 	orr.w	r3, r3, #2
 8003204:	6453      	str	r3, [r2, #68]	@ 0x44
 8003206:	4b06      	ldr	r3, [pc, #24]	@ (8003220 <HAL_TIM_Base_MspInit+0x13c>)
 8003208:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800320a:	f003 0302 	and.w	r3, r3, #2
 800320e:	60fb      	str	r3, [r7, #12]
 8003210:	68fb      	ldr	r3, [r7, #12]
}
 8003212:	bf00      	nop
 8003214:	3728      	adds	r7, #40	@ 0x28
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	40010000 	.word	0x40010000
 8003220:	40023800 	.word	0x40023800
 8003224:	40000400 	.word	0x40000400
 8003228:	40000800 	.word	0x40000800
 800322c:	40000c00 	.word	0x40000c00
 8003230:	40001400 	.word	0x40001400
 8003234:	40010400 	.word	0x40010400

08003238 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b08a      	sub	sp, #40	@ 0x28
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003240:	f107 0314 	add.w	r3, r7, #20
 8003244:	2200      	movs	r2, #0
 8003246:	601a      	str	r2, [r3, #0]
 8003248:	605a      	str	r2, [r3, #4]
 800324a:	609a      	str	r2, [r3, #8]
 800324c:	60da      	str	r2, [r3, #12]
 800324e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a37      	ldr	r2, [pc, #220]	@ (8003334 <HAL_TIM_MspPostInit+0xfc>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d11f      	bne.n	800329a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800325a:	2300      	movs	r3, #0
 800325c:	613b      	str	r3, [r7, #16]
 800325e:	4b36      	ldr	r3, [pc, #216]	@ (8003338 <HAL_TIM_MspPostInit+0x100>)
 8003260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003262:	4a35      	ldr	r2, [pc, #212]	@ (8003338 <HAL_TIM_MspPostInit+0x100>)
 8003264:	f043 0301 	orr.w	r3, r3, #1
 8003268:	6313      	str	r3, [r2, #48]	@ 0x30
 800326a:	4b33      	ldr	r3, [pc, #204]	@ (8003338 <HAL_TIM_MspPostInit+0x100>)
 800326c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800326e:	f003 0301 	and.w	r3, r3, #1
 8003272:	613b      	str	r3, [r7, #16]
 8003274:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003276:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800327a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800327c:	2302      	movs	r3, #2
 800327e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003280:	2300      	movs	r3, #0
 8003282:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003284:	2300      	movs	r3, #0
 8003286:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003288:	2301      	movs	r3, #1
 800328a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800328c:	f107 0314 	add.w	r3, r7, #20
 8003290:	4619      	mov	r1, r3
 8003292:	482a      	ldr	r0, [pc, #168]	@ (800333c <HAL_TIM_MspPostInit+0x104>)
 8003294:	f000 ffc4 	bl	8004220 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8003298:	e047      	b.n	800332a <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM3)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a28      	ldr	r2, [pc, #160]	@ (8003340 <HAL_TIM_MspPostInit+0x108>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d11e      	bne.n	80032e2 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80032a4:	2300      	movs	r3, #0
 80032a6:	60fb      	str	r3, [r7, #12]
 80032a8:	4b23      	ldr	r3, [pc, #140]	@ (8003338 <HAL_TIM_MspPostInit+0x100>)
 80032aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ac:	4a22      	ldr	r2, [pc, #136]	@ (8003338 <HAL_TIM_MspPostInit+0x100>)
 80032ae:	f043 0304 	orr.w	r3, r3, #4
 80032b2:	6313      	str	r3, [r2, #48]	@ 0x30
 80032b4:	4b20      	ldr	r3, [pc, #128]	@ (8003338 <HAL_TIM_MspPostInit+0x100>)
 80032b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032b8:	f003 0304 	and.w	r3, r3, #4
 80032bc:	60fb      	str	r3, [r7, #12]
 80032be:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80032c0:	2340      	movs	r3, #64	@ 0x40
 80032c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032c4:	2302      	movs	r3, #2
 80032c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032c8:	2300      	movs	r3, #0
 80032ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032cc:	2300      	movs	r3, #0
 80032ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80032d0:	2302      	movs	r3, #2
 80032d2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80032d4:	f107 0314 	add.w	r3, r7, #20
 80032d8:	4619      	mov	r1, r3
 80032da:	481a      	ldr	r0, [pc, #104]	@ (8003344 <HAL_TIM_MspPostInit+0x10c>)
 80032dc:	f000 ffa0 	bl	8004220 <HAL_GPIO_Init>
}
 80032e0:	e023      	b.n	800332a <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM8)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a18      	ldr	r2, [pc, #96]	@ (8003348 <HAL_TIM_MspPostInit+0x110>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d11e      	bne.n	800332a <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80032ec:	2300      	movs	r3, #0
 80032ee:	60bb      	str	r3, [r7, #8]
 80032f0:	4b11      	ldr	r3, [pc, #68]	@ (8003338 <HAL_TIM_MspPostInit+0x100>)
 80032f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032f4:	4a10      	ldr	r2, [pc, #64]	@ (8003338 <HAL_TIM_MspPostInit+0x100>)
 80032f6:	f043 0304 	orr.w	r3, r3, #4
 80032fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80032fc:	4b0e      	ldr	r3, [pc, #56]	@ (8003338 <HAL_TIM_MspPostInit+0x100>)
 80032fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003300:	f003 0304 	and.w	r3, r3, #4
 8003304:	60bb      	str	r3, [r7, #8]
 8003306:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003308:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800330c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800330e:	2302      	movs	r3, #2
 8003310:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003312:	2300      	movs	r3, #0
 8003314:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003316:	2300      	movs	r3, #0
 8003318:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800331a:	2303      	movs	r3, #3
 800331c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800331e:	f107 0314 	add.w	r3, r7, #20
 8003322:	4619      	mov	r1, r3
 8003324:	4807      	ldr	r0, [pc, #28]	@ (8003344 <HAL_TIM_MspPostInit+0x10c>)
 8003326:	f000 ff7b 	bl	8004220 <HAL_GPIO_Init>
}
 800332a:	bf00      	nop
 800332c:	3728      	adds	r7, #40	@ 0x28
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}
 8003332:	bf00      	nop
 8003334:	40010000 	.word	0x40010000
 8003338:	40023800 	.word	0x40023800
 800333c:	40020000 	.word	0x40020000
 8003340:	40000400 	.word	0x40000400
 8003344:	40020800 	.word	0x40020800
 8003348:	40010400 	.word	0x40010400

0800334c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b08c      	sub	sp, #48	@ 0x30
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003354:	f107 031c 	add.w	r3, r7, #28
 8003358:	2200      	movs	r2, #0
 800335a:	601a      	str	r2, [r3, #0]
 800335c:	605a      	str	r2, [r3, #4]
 800335e:	609a      	str	r2, [r3, #8]
 8003360:	60da      	str	r2, [r3, #12]
 8003362:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a68      	ldr	r2, [pc, #416]	@ (800350c <HAL_UART_MspInit+0x1c0>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d162      	bne.n	8003434 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800336e:	2300      	movs	r3, #0
 8003370:	61bb      	str	r3, [r7, #24]
 8003372:	4b67      	ldr	r3, [pc, #412]	@ (8003510 <HAL_UART_MspInit+0x1c4>)
 8003374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003376:	4a66      	ldr	r2, [pc, #408]	@ (8003510 <HAL_UART_MspInit+0x1c4>)
 8003378:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800337c:	6413      	str	r3, [r2, #64]	@ 0x40
 800337e:	4b64      	ldr	r3, [pc, #400]	@ (8003510 <HAL_UART_MspInit+0x1c4>)
 8003380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003382:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003386:	61bb      	str	r3, [r7, #24]
 8003388:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800338a:	2300      	movs	r3, #0
 800338c:	617b      	str	r3, [r7, #20]
 800338e:	4b60      	ldr	r3, [pc, #384]	@ (8003510 <HAL_UART_MspInit+0x1c4>)
 8003390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003392:	4a5f      	ldr	r2, [pc, #380]	@ (8003510 <HAL_UART_MspInit+0x1c4>)
 8003394:	f043 0301 	orr.w	r3, r3, #1
 8003398:	6313      	str	r3, [r2, #48]	@ 0x30
 800339a:	4b5d      	ldr	r3, [pc, #372]	@ (8003510 <HAL_UART_MspInit+0x1c4>)
 800339c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800339e:	f003 0301 	and.w	r3, r3, #1
 80033a2:	617b      	str	r3, [r7, #20]
 80033a4:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80033a6:	230c      	movs	r3, #12
 80033a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033aa:	2302      	movs	r3, #2
 80033ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033ae:	2300      	movs	r3, #0
 80033b0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033b2:	2303      	movs	r3, #3
 80033b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80033b6:	2307      	movs	r3, #7
 80033b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033ba:	f107 031c 	add.w	r3, r7, #28
 80033be:	4619      	mov	r1, r3
 80033c0:	4854      	ldr	r0, [pc, #336]	@ (8003514 <HAL_UART_MspInit+0x1c8>)
 80033c2:	f000 ff2d 	bl	8004220 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80033c6:	4b54      	ldr	r3, [pc, #336]	@ (8003518 <HAL_UART_MspInit+0x1cc>)
 80033c8:	4a54      	ldr	r2, [pc, #336]	@ (800351c <HAL_UART_MspInit+0x1d0>)
 80033ca:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80033cc:	4b52      	ldr	r3, [pc, #328]	@ (8003518 <HAL_UART_MspInit+0x1cc>)
 80033ce:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80033d2:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80033d4:	4b50      	ldr	r3, [pc, #320]	@ (8003518 <HAL_UART_MspInit+0x1cc>)
 80033d6:	2200      	movs	r2, #0
 80033d8:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80033da:	4b4f      	ldr	r3, [pc, #316]	@ (8003518 <HAL_UART_MspInit+0x1cc>)
 80033dc:	2200      	movs	r2, #0
 80033de:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80033e0:	4b4d      	ldr	r3, [pc, #308]	@ (8003518 <HAL_UART_MspInit+0x1cc>)
 80033e2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80033e6:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80033e8:	4b4b      	ldr	r3, [pc, #300]	@ (8003518 <HAL_UART_MspInit+0x1cc>)
 80033ea:	2200      	movs	r2, #0
 80033ec:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80033ee:	4b4a      	ldr	r3, [pc, #296]	@ (8003518 <HAL_UART_MspInit+0x1cc>)
 80033f0:	2200      	movs	r2, #0
 80033f2:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80033f4:	4b48      	ldr	r3, [pc, #288]	@ (8003518 <HAL_UART_MspInit+0x1cc>)
 80033f6:	2200      	movs	r2, #0
 80033f8:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80033fa:	4b47      	ldr	r3, [pc, #284]	@ (8003518 <HAL_UART_MspInit+0x1cc>)
 80033fc:	2200      	movs	r2, #0
 80033fe:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003400:	4b45      	ldr	r3, [pc, #276]	@ (8003518 <HAL_UART_MspInit+0x1cc>)
 8003402:	2200      	movs	r2, #0
 8003404:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003406:	4844      	ldr	r0, [pc, #272]	@ (8003518 <HAL_UART_MspInit+0x1cc>)
 8003408:	f000 fb08 	bl	8003a1c <HAL_DMA_Init>
 800340c:	4603      	mov	r3, r0
 800340e:	2b00      	cmp	r3, #0
 8003410:	d001      	beq.n	8003416 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8003412:	f7ff fc0c 	bl	8002c2e <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	4a3f      	ldr	r2, [pc, #252]	@ (8003518 <HAL_UART_MspInit+0x1cc>)
 800341a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800341c:	4a3e      	ldr	r2, [pc, #248]	@ (8003518 <HAL_UART_MspInit+0x1cc>)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8003422:	2200      	movs	r2, #0
 8003424:	2102      	movs	r1, #2
 8003426:	2026      	movs	r0, #38	@ 0x26
 8003428:	f000 fac1 	bl	80039ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800342c:	2026      	movs	r0, #38	@ 0x26
 800342e:	f000 fada 	bl	80039e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003432:	e067      	b.n	8003504 <HAL_UART_MspInit+0x1b8>
  else if(huart->Instance==USART3)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a39      	ldr	r2, [pc, #228]	@ (8003520 <HAL_UART_MspInit+0x1d4>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d162      	bne.n	8003504 <HAL_UART_MspInit+0x1b8>
    __HAL_RCC_USART3_CLK_ENABLE();
 800343e:	2300      	movs	r3, #0
 8003440:	613b      	str	r3, [r7, #16]
 8003442:	4b33      	ldr	r3, [pc, #204]	@ (8003510 <HAL_UART_MspInit+0x1c4>)
 8003444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003446:	4a32      	ldr	r2, [pc, #200]	@ (8003510 <HAL_UART_MspInit+0x1c4>)
 8003448:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800344c:	6413      	str	r3, [r2, #64]	@ 0x40
 800344e:	4b30      	ldr	r3, [pc, #192]	@ (8003510 <HAL_UART_MspInit+0x1c4>)
 8003450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003452:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003456:	613b      	str	r3, [r7, #16]
 8003458:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800345a:	2300      	movs	r3, #0
 800345c:	60fb      	str	r3, [r7, #12]
 800345e:	4b2c      	ldr	r3, [pc, #176]	@ (8003510 <HAL_UART_MspInit+0x1c4>)
 8003460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003462:	4a2b      	ldr	r2, [pc, #172]	@ (8003510 <HAL_UART_MspInit+0x1c4>)
 8003464:	f043 0302 	orr.w	r3, r3, #2
 8003468:	6313      	str	r3, [r2, #48]	@ 0x30
 800346a:	4b29      	ldr	r3, [pc, #164]	@ (8003510 <HAL_UART_MspInit+0x1c4>)
 800346c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800346e:	f003 0302 	and.w	r3, r3, #2
 8003472:	60fb      	str	r3, [r7, #12]
 8003474:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003476:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800347a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800347c:	2302      	movs	r3, #2
 800347e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003480:	2300      	movs	r3, #0
 8003482:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003484:	2303      	movs	r3, #3
 8003486:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003488:	2307      	movs	r3, #7
 800348a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800348c:	f107 031c 	add.w	r3, r7, #28
 8003490:	4619      	mov	r1, r3
 8003492:	4824      	ldr	r0, [pc, #144]	@ (8003524 <HAL_UART_MspInit+0x1d8>)
 8003494:	f000 fec4 	bl	8004220 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8003498:	4b23      	ldr	r3, [pc, #140]	@ (8003528 <HAL_UART_MspInit+0x1dc>)
 800349a:	4a24      	ldr	r2, [pc, #144]	@ (800352c <HAL_UART_MspInit+0x1e0>)
 800349c:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 800349e:	4b22      	ldr	r3, [pc, #136]	@ (8003528 <HAL_UART_MspInit+0x1dc>)
 80034a0:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80034a4:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80034a6:	4b20      	ldr	r3, [pc, #128]	@ (8003528 <HAL_UART_MspInit+0x1dc>)
 80034a8:	2200      	movs	r2, #0
 80034aa:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80034ac:	4b1e      	ldr	r3, [pc, #120]	@ (8003528 <HAL_UART_MspInit+0x1dc>)
 80034ae:	2200      	movs	r2, #0
 80034b0:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80034b2:	4b1d      	ldr	r3, [pc, #116]	@ (8003528 <HAL_UART_MspInit+0x1dc>)
 80034b4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80034b8:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80034ba:	4b1b      	ldr	r3, [pc, #108]	@ (8003528 <HAL_UART_MspInit+0x1dc>)
 80034bc:	2200      	movs	r2, #0
 80034be:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80034c0:	4b19      	ldr	r3, [pc, #100]	@ (8003528 <HAL_UART_MspInit+0x1dc>)
 80034c2:	2200      	movs	r2, #0
 80034c4:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80034c6:	4b18      	ldr	r3, [pc, #96]	@ (8003528 <HAL_UART_MspInit+0x1dc>)
 80034c8:	2200      	movs	r2, #0
 80034ca:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80034cc:	4b16      	ldr	r3, [pc, #88]	@ (8003528 <HAL_UART_MspInit+0x1dc>)
 80034ce:	2200      	movs	r2, #0
 80034d0:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80034d2:	4b15      	ldr	r3, [pc, #84]	@ (8003528 <HAL_UART_MspInit+0x1dc>)
 80034d4:	2200      	movs	r2, #0
 80034d6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80034d8:	4813      	ldr	r0, [pc, #76]	@ (8003528 <HAL_UART_MspInit+0x1dc>)
 80034da:	f000 fa9f 	bl	8003a1c <HAL_DMA_Init>
 80034de:	4603      	mov	r3, r0
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d001      	beq.n	80034e8 <HAL_UART_MspInit+0x19c>
      Error_Handler();
 80034e4:	f7ff fba3 	bl	8002c2e <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	4a0f      	ldr	r2, [pc, #60]	@ (8003528 <HAL_UART_MspInit+0x1dc>)
 80034ec:	63da      	str	r2, [r3, #60]	@ 0x3c
 80034ee:	4a0e      	ldr	r2, [pc, #56]	@ (8003528 <HAL_UART_MspInit+0x1dc>)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 2, 0);
 80034f4:	2200      	movs	r2, #0
 80034f6:	2102      	movs	r1, #2
 80034f8:	2027      	movs	r0, #39	@ 0x27
 80034fa:	f000 fa58 	bl	80039ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80034fe:	2027      	movs	r0, #39	@ 0x27
 8003500:	f000 fa71 	bl	80039e6 <HAL_NVIC_EnableIRQ>
}
 8003504:	bf00      	nop
 8003506:	3730      	adds	r7, #48	@ 0x30
 8003508:	46bd      	mov	sp, r7
 800350a:	bd80      	pop	{r7, pc}
 800350c:	40004400 	.word	0x40004400
 8003510:	40023800 	.word	0x40023800
 8003514:	40020000 	.word	0x40020000
 8003518:	200005c8 	.word	0x200005c8
 800351c:	40026088 	.word	0x40026088
 8003520:	40004800 	.word	0x40004800
 8003524:	40020400 	.word	0x40020400
 8003528:	20000628 	.word	0x20000628
 800352c:	40026028 	.word	0x40026028

08003530 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003530:	b480      	push	{r7}
 8003532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003534:	bf00      	nop
 8003536:	e7fd      	b.n	8003534 <NMI_Handler+0x4>

08003538 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003538:	b480      	push	{r7}
 800353a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800353c:	bf00      	nop
 800353e:	e7fd      	b.n	800353c <HardFault_Handler+0x4>

08003540 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003540:	b480      	push	{r7}
 8003542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003544:	bf00      	nop
 8003546:	e7fd      	b.n	8003544 <MemManage_Handler+0x4>

08003548 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003548:	b480      	push	{r7}
 800354a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800354c:	bf00      	nop
 800354e:	e7fd      	b.n	800354c <BusFault_Handler+0x4>

08003550 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003550:	b480      	push	{r7}
 8003552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003554:	bf00      	nop
 8003556:	e7fd      	b.n	8003554 <UsageFault_Handler+0x4>

08003558 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003558:	b480      	push	{r7}
 800355a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800355c:	bf00      	nop
 800355e:	46bd      	mov	sp, r7
 8003560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003564:	4770      	bx	lr

08003566 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003566:	b480      	push	{r7}
 8003568:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800356a:	bf00      	nop
 800356c:	46bd      	mov	sp, r7
 800356e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003572:	4770      	bx	lr

08003574 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003574:	b480      	push	{r7}
 8003576:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003578:	bf00      	nop
 800357a:	46bd      	mov	sp, r7
 800357c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003580:	4770      	bx	lr

08003582 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003582:	b580      	push	{r7, lr}
 8003584:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003586:	f000 f8f3 	bl	8003770 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800358a:	bf00      	nop
 800358c:	bd80      	pop	{r7, pc}

0800358e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800358e:	b580      	push	{r7, lr}
 8003590:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
	Interrup_gpio_OX();
 8003592:	f7fd fa7d 	bl	8000a90 <Interrup_gpio_OX>
  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8003596:	2001      	movs	r0, #1
 8003598:	f001 f810 	bl	80045bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800359c:	bf00      	nop
 800359e:	bd80      	pop	{r7, pc}

080035a0 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */
	Interrup_gpio_OY();
 80035a4:	f7fd fabc 	bl	8000b20 <Interrup_gpio_OY>
  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80035a8:	2002      	movs	r0, #2
 80035aa:	f001 f807 	bl	80045bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80035ae:	bf00      	nop
 80035b0:	bd80      	pop	{r7, pc}

080035b2 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80035b2:	b580      	push	{r7, lr}
 80035b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */
	Interrup_gpio_OZ();
 80035b6:	f7fd fafd 	bl	8000bb4 <Interrup_gpio_OZ>
  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80035ba:	2004      	movs	r0, #4
 80035bc:	f000 fffe 	bl	80045bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80035c0:	bf00      	nop
 80035c2:	bd80      	pop	{r7, pc}

080035c4 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */
	Set_Emergency_Stop();
 80035c8:	f7ff fbfc 	bl	8002dc4 <Set_Emergency_Stop>
  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80035cc:	2008      	movs	r0, #8
 80035ce:	f000 fff5 	bl	80045bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80035d2:	bf00      	nop
 80035d4:	bd80      	pop	{r7, pc}
	...

080035d8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80035dc:	4802      	ldr	r0, [pc, #8]	@ (80035e8 <DMA1_Stream1_IRQHandler+0x10>)
 80035de:	f000 fbb5 	bl	8003d4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80035e2:	bf00      	nop
 80035e4:	bd80      	pop	{r7, pc}
 80035e6:	bf00      	nop
 80035e8:	20000628 	.word	0x20000628

080035ec <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80035f0:	4802      	ldr	r0, [pc, #8]	@ (80035fc <DMA1_Stream5_IRQHandler+0x10>)
 80035f2:	f000 fbab 	bl	8003d4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80035f6:	bf00      	nop
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	bf00      	nop
 80035fc:	200005c8 	.word	0x200005c8

08003600 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003604:	4802      	ldr	r0, [pc, #8]	@ (8003610 <USART2_IRQHandler+0x10>)
 8003606:	f004 f967 	bl	80078d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800360a:	bf00      	nop
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop
 8003610:	20000538 	.word	0x20000538

08003614 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003618:	4802      	ldr	r0, [pc, #8]	@ (8003624 <USART3_IRQHandler+0x10>)
 800361a:	f004 f95d 	bl	80078d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800361e:	bf00      	nop
 8003620:	bd80      	pop	{r7, pc}
 8003622:	bf00      	nop
 8003624:	20000580 	.word	0x20000580

08003628 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */
  TIM7_Interrupt();
 800362c:	f7fe f946 	bl	80018bc <TIM7_Interrupt>
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003630:	4802      	ldr	r0, [pc, #8]	@ (800363c <TIM7_IRQHandler+0x14>)
 8003632:	f003 f8a7 	bl	8006784 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003636:	bf00      	nop
 8003638:	bd80      	pop	{r7, pc}
 800363a:	bf00      	nop
 800363c:	200004a8 	.word	0x200004a8

08003640 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003644:	4802      	ldr	r0, [pc, #8]	@ (8003650 <OTG_FS_IRQHandler+0x10>)
 8003646:	f001 f915 	bl	8004874 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800364a:	bf00      	nop
 800364c:	bd80      	pop	{r7, pc}
 800364e:	bf00      	nop
 8003650:	20001bc0 	.word	0x20001bc0

08003654 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003654:	b480      	push	{r7}
 8003656:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003658:	4b06      	ldr	r3, [pc, #24]	@ (8003674 <SystemInit+0x20>)
 800365a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800365e:	4a05      	ldr	r2, [pc, #20]	@ (8003674 <SystemInit+0x20>)
 8003660:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003664:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003668:	bf00      	nop
 800366a:	46bd      	mov	sp, r7
 800366c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003670:	4770      	bx	lr
 8003672:	bf00      	nop
 8003674:	e000ed00 	.word	0xe000ed00

08003678 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003678:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80036b0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800367c:	f7ff ffea 	bl	8003654 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003680:	480c      	ldr	r0, [pc, #48]	@ (80036b4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003682:	490d      	ldr	r1, [pc, #52]	@ (80036b8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003684:	4a0d      	ldr	r2, [pc, #52]	@ (80036bc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003686:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003688:	e002      	b.n	8003690 <LoopCopyDataInit>

0800368a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800368a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800368c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800368e:	3304      	adds	r3, #4

08003690 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003690:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003692:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003694:	d3f9      	bcc.n	800368a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003696:	4a0a      	ldr	r2, [pc, #40]	@ (80036c0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003698:	4c0a      	ldr	r4, [pc, #40]	@ (80036c4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800369a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800369c:	e001      	b.n	80036a2 <LoopFillZerobss>

0800369e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800369e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80036a0:	3204      	adds	r2, #4

080036a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80036a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80036a4:	d3fb      	bcc.n	800369e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80036a6:	f00a f821 	bl	800d6ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80036aa:	f7fe fca7 	bl	8001ffc <main>
  bx  lr    
 80036ae:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80036b0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80036b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80036b8:	20000178 	.word	0x20000178
  ldr r2, =_sidata
 80036bc:	0800dc20 	.word	0x0800dc20
  ldr r2, =_sbss
 80036c0:	20000178 	.word	0x20000178
  ldr r4, =_ebss
 80036c4:	200025f4 	.word	0x200025f4

080036c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80036c8:	e7fe      	b.n	80036c8 <ADC_IRQHandler>
	...

080036cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80036d0:	4b0e      	ldr	r3, [pc, #56]	@ (800370c <HAL_Init+0x40>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a0d      	ldr	r2, [pc, #52]	@ (800370c <HAL_Init+0x40>)
 80036d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80036da:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80036dc:	4b0b      	ldr	r3, [pc, #44]	@ (800370c <HAL_Init+0x40>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a0a      	ldr	r2, [pc, #40]	@ (800370c <HAL_Init+0x40>)
 80036e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80036e6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80036e8:	4b08      	ldr	r3, [pc, #32]	@ (800370c <HAL_Init+0x40>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a07      	ldr	r2, [pc, #28]	@ (800370c <HAL_Init+0x40>)
 80036ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80036f4:	2003      	movs	r0, #3
 80036f6:	f000 f94f 	bl	8003998 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80036fa:	200f      	movs	r0, #15
 80036fc:	f000 f808 	bl	8003710 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003700:	f7ff fca6 	bl	8003050 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003704:	2300      	movs	r3, #0
}
 8003706:	4618      	mov	r0, r3
 8003708:	bd80      	pop	{r7, pc}
 800370a:	bf00      	nop
 800370c:	40023c00 	.word	0x40023c00

08003710 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b082      	sub	sp, #8
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003718:	4b12      	ldr	r3, [pc, #72]	@ (8003764 <HAL_InitTick+0x54>)
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	4b12      	ldr	r3, [pc, #72]	@ (8003768 <HAL_InitTick+0x58>)
 800371e:	781b      	ldrb	r3, [r3, #0]
 8003720:	4619      	mov	r1, r3
 8003722:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003726:	fbb3 f3f1 	udiv	r3, r3, r1
 800372a:	fbb2 f3f3 	udiv	r3, r2, r3
 800372e:	4618      	mov	r0, r3
 8003730:	f000 f967 	bl	8003a02 <HAL_SYSTICK_Config>
 8003734:	4603      	mov	r3, r0
 8003736:	2b00      	cmp	r3, #0
 8003738:	d001      	beq.n	800373e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	e00e      	b.n	800375c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2b0f      	cmp	r3, #15
 8003742:	d80a      	bhi.n	800375a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003744:	2200      	movs	r2, #0
 8003746:	6879      	ldr	r1, [r7, #4]
 8003748:	f04f 30ff 	mov.w	r0, #4294967295
 800374c:	f000 f92f 	bl	80039ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003750:	4a06      	ldr	r2, [pc, #24]	@ (800376c <HAL_InitTick+0x5c>)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003756:	2300      	movs	r3, #0
 8003758:	e000      	b.n	800375c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800375a:	2301      	movs	r3, #1
}
 800375c:	4618      	mov	r0, r3
 800375e:	3708      	adds	r7, #8
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}
 8003764:	20000074 	.word	0x20000074
 8003768:	2000007c 	.word	0x2000007c
 800376c:	20000078 	.word	0x20000078

08003770 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003770:	b480      	push	{r7}
 8003772:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003774:	4b06      	ldr	r3, [pc, #24]	@ (8003790 <HAL_IncTick+0x20>)
 8003776:	781b      	ldrb	r3, [r3, #0]
 8003778:	461a      	mov	r2, r3
 800377a:	4b06      	ldr	r3, [pc, #24]	@ (8003794 <HAL_IncTick+0x24>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4413      	add	r3, r2
 8003780:	4a04      	ldr	r2, [pc, #16]	@ (8003794 <HAL_IncTick+0x24>)
 8003782:	6013      	str	r3, [r2, #0]
}
 8003784:	bf00      	nop
 8003786:	46bd      	mov	sp, r7
 8003788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378c:	4770      	bx	lr
 800378e:	bf00      	nop
 8003790:	2000007c 	.word	0x2000007c
 8003794:	200006dc 	.word	0x200006dc

08003798 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003798:	b480      	push	{r7}
 800379a:	af00      	add	r7, sp, #0
  return uwTick;
 800379c:	4b03      	ldr	r3, [pc, #12]	@ (80037ac <HAL_GetTick+0x14>)
 800379e:	681b      	ldr	r3, [r3, #0]
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr
 80037aa:	bf00      	nop
 80037ac:	200006dc 	.word	0x200006dc

080037b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b084      	sub	sp, #16
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80037b8:	f7ff ffee 	bl	8003798 <HAL_GetTick>
 80037bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037c8:	d005      	beq.n	80037d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80037ca:	4b0a      	ldr	r3, [pc, #40]	@ (80037f4 <HAL_Delay+0x44>)
 80037cc:	781b      	ldrb	r3, [r3, #0]
 80037ce:	461a      	mov	r2, r3
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	4413      	add	r3, r2
 80037d4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80037d6:	bf00      	nop
 80037d8:	f7ff ffde 	bl	8003798 <HAL_GetTick>
 80037dc:	4602      	mov	r2, r0
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	1ad3      	subs	r3, r2, r3
 80037e2:	68fa      	ldr	r2, [r7, #12]
 80037e4:	429a      	cmp	r2, r3
 80037e6:	d8f7      	bhi.n	80037d8 <HAL_Delay+0x28>
  {
  }
}
 80037e8:	bf00      	nop
 80037ea:	bf00      	nop
 80037ec:	3710      	adds	r7, #16
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}
 80037f2:	bf00      	nop
 80037f4:	2000007c 	.word	0x2000007c

080037f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b085      	sub	sp, #20
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	f003 0307 	and.w	r3, r3, #7
 8003806:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003808:	4b0c      	ldr	r3, [pc, #48]	@ (800383c <__NVIC_SetPriorityGrouping+0x44>)
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800380e:	68ba      	ldr	r2, [r7, #8]
 8003810:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003814:	4013      	ands	r3, r2
 8003816:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003820:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003824:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003828:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800382a:	4a04      	ldr	r2, [pc, #16]	@ (800383c <__NVIC_SetPriorityGrouping+0x44>)
 800382c:	68bb      	ldr	r3, [r7, #8]
 800382e:	60d3      	str	r3, [r2, #12]
}
 8003830:	bf00      	nop
 8003832:	3714      	adds	r7, #20
 8003834:	46bd      	mov	sp, r7
 8003836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383a:	4770      	bx	lr
 800383c:	e000ed00 	.word	0xe000ed00

08003840 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003840:	b480      	push	{r7}
 8003842:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003844:	4b04      	ldr	r3, [pc, #16]	@ (8003858 <__NVIC_GetPriorityGrouping+0x18>)
 8003846:	68db      	ldr	r3, [r3, #12]
 8003848:	0a1b      	lsrs	r3, r3, #8
 800384a:	f003 0307 	and.w	r3, r3, #7
}
 800384e:	4618      	mov	r0, r3
 8003850:	46bd      	mov	sp, r7
 8003852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003856:	4770      	bx	lr
 8003858:	e000ed00 	.word	0xe000ed00

0800385c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800385c:	b480      	push	{r7}
 800385e:	b083      	sub	sp, #12
 8003860:	af00      	add	r7, sp, #0
 8003862:	4603      	mov	r3, r0
 8003864:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003866:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800386a:	2b00      	cmp	r3, #0
 800386c:	db0b      	blt.n	8003886 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800386e:	79fb      	ldrb	r3, [r7, #7]
 8003870:	f003 021f 	and.w	r2, r3, #31
 8003874:	4907      	ldr	r1, [pc, #28]	@ (8003894 <__NVIC_EnableIRQ+0x38>)
 8003876:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800387a:	095b      	lsrs	r3, r3, #5
 800387c:	2001      	movs	r0, #1
 800387e:	fa00 f202 	lsl.w	r2, r0, r2
 8003882:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003886:	bf00      	nop
 8003888:	370c      	adds	r7, #12
 800388a:	46bd      	mov	sp, r7
 800388c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003890:	4770      	bx	lr
 8003892:	bf00      	nop
 8003894:	e000e100 	.word	0xe000e100

08003898 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003898:	b480      	push	{r7}
 800389a:	b083      	sub	sp, #12
 800389c:	af00      	add	r7, sp, #0
 800389e:	4603      	mov	r3, r0
 80038a0:	6039      	str	r1, [r7, #0]
 80038a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	db0a      	blt.n	80038c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	b2da      	uxtb	r2, r3
 80038b0:	490c      	ldr	r1, [pc, #48]	@ (80038e4 <__NVIC_SetPriority+0x4c>)
 80038b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038b6:	0112      	lsls	r2, r2, #4
 80038b8:	b2d2      	uxtb	r2, r2
 80038ba:	440b      	add	r3, r1
 80038bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038c0:	e00a      	b.n	80038d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	b2da      	uxtb	r2, r3
 80038c6:	4908      	ldr	r1, [pc, #32]	@ (80038e8 <__NVIC_SetPriority+0x50>)
 80038c8:	79fb      	ldrb	r3, [r7, #7]
 80038ca:	f003 030f 	and.w	r3, r3, #15
 80038ce:	3b04      	subs	r3, #4
 80038d0:	0112      	lsls	r2, r2, #4
 80038d2:	b2d2      	uxtb	r2, r2
 80038d4:	440b      	add	r3, r1
 80038d6:	761a      	strb	r2, [r3, #24]
}
 80038d8:	bf00      	nop
 80038da:	370c      	adds	r7, #12
 80038dc:	46bd      	mov	sp, r7
 80038de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e2:	4770      	bx	lr
 80038e4:	e000e100 	.word	0xe000e100
 80038e8:	e000ed00 	.word	0xe000ed00

080038ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b089      	sub	sp, #36	@ 0x24
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	60f8      	str	r0, [r7, #12]
 80038f4:	60b9      	str	r1, [r7, #8]
 80038f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	f003 0307 	and.w	r3, r3, #7
 80038fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003900:	69fb      	ldr	r3, [r7, #28]
 8003902:	f1c3 0307 	rsb	r3, r3, #7
 8003906:	2b04      	cmp	r3, #4
 8003908:	bf28      	it	cs
 800390a:	2304      	movcs	r3, #4
 800390c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800390e:	69fb      	ldr	r3, [r7, #28]
 8003910:	3304      	adds	r3, #4
 8003912:	2b06      	cmp	r3, #6
 8003914:	d902      	bls.n	800391c <NVIC_EncodePriority+0x30>
 8003916:	69fb      	ldr	r3, [r7, #28]
 8003918:	3b03      	subs	r3, #3
 800391a:	e000      	b.n	800391e <NVIC_EncodePriority+0x32>
 800391c:	2300      	movs	r3, #0
 800391e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003920:	f04f 32ff 	mov.w	r2, #4294967295
 8003924:	69bb      	ldr	r3, [r7, #24]
 8003926:	fa02 f303 	lsl.w	r3, r2, r3
 800392a:	43da      	mvns	r2, r3
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	401a      	ands	r2, r3
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003934:	f04f 31ff 	mov.w	r1, #4294967295
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	fa01 f303 	lsl.w	r3, r1, r3
 800393e:	43d9      	mvns	r1, r3
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003944:	4313      	orrs	r3, r2
         );
}
 8003946:	4618      	mov	r0, r3
 8003948:	3724      	adds	r7, #36	@ 0x24
 800394a:	46bd      	mov	sp, r7
 800394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003950:	4770      	bx	lr
	...

08003954 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b082      	sub	sp, #8
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	3b01      	subs	r3, #1
 8003960:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003964:	d301      	bcc.n	800396a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003966:	2301      	movs	r3, #1
 8003968:	e00f      	b.n	800398a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800396a:	4a0a      	ldr	r2, [pc, #40]	@ (8003994 <SysTick_Config+0x40>)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	3b01      	subs	r3, #1
 8003970:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003972:	210f      	movs	r1, #15
 8003974:	f04f 30ff 	mov.w	r0, #4294967295
 8003978:	f7ff ff8e 	bl	8003898 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800397c:	4b05      	ldr	r3, [pc, #20]	@ (8003994 <SysTick_Config+0x40>)
 800397e:	2200      	movs	r2, #0
 8003980:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003982:	4b04      	ldr	r3, [pc, #16]	@ (8003994 <SysTick_Config+0x40>)
 8003984:	2207      	movs	r2, #7
 8003986:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003988:	2300      	movs	r3, #0
}
 800398a:	4618      	mov	r0, r3
 800398c:	3708      	adds	r7, #8
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
 8003992:	bf00      	nop
 8003994:	e000e010 	.word	0xe000e010

08003998 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b082      	sub	sp, #8
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039a0:	6878      	ldr	r0, [r7, #4]
 80039a2:	f7ff ff29 	bl	80037f8 <__NVIC_SetPriorityGrouping>
}
 80039a6:	bf00      	nop
 80039a8:	3708      	adds	r7, #8
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}

080039ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80039ae:	b580      	push	{r7, lr}
 80039b0:	b086      	sub	sp, #24
 80039b2:	af00      	add	r7, sp, #0
 80039b4:	4603      	mov	r3, r0
 80039b6:	60b9      	str	r1, [r7, #8]
 80039b8:	607a      	str	r2, [r7, #4]
 80039ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80039bc:	2300      	movs	r3, #0
 80039be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80039c0:	f7ff ff3e 	bl	8003840 <__NVIC_GetPriorityGrouping>
 80039c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039c6:	687a      	ldr	r2, [r7, #4]
 80039c8:	68b9      	ldr	r1, [r7, #8]
 80039ca:	6978      	ldr	r0, [r7, #20]
 80039cc:	f7ff ff8e 	bl	80038ec <NVIC_EncodePriority>
 80039d0:	4602      	mov	r2, r0
 80039d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039d6:	4611      	mov	r1, r2
 80039d8:	4618      	mov	r0, r3
 80039da:	f7ff ff5d 	bl	8003898 <__NVIC_SetPriority>
}
 80039de:	bf00      	nop
 80039e0:	3718      	adds	r7, #24
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}

080039e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039e6:	b580      	push	{r7, lr}
 80039e8:	b082      	sub	sp, #8
 80039ea:	af00      	add	r7, sp, #0
 80039ec:	4603      	mov	r3, r0
 80039ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039f4:	4618      	mov	r0, r3
 80039f6:	f7ff ff31 	bl	800385c <__NVIC_EnableIRQ>
}
 80039fa:	bf00      	nop
 80039fc:	3708      	adds	r7, #8
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}

08003a02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a02:	b580      	push	{r7, lr}
 8003a04:	b082      	sub	sp, #8
 8003a06:	af00      	add	r7, sp, #0
 8003a08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a0a:	6878      	ldr	r0, [r7, #4]
 8003a0c:	f7ff ffa2 	bl	8003954 <SysTick_Config>
 8003a10:	4603      	mov	r3, r0
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3708      	adds	r7, #8
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}
	...

08003a1c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b086      	sub	sp, #24
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003a24:	2300      	movs	r3, #0
 8003a26:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003a28:	f7ff feb6 	bl	8003798 <HAL_GetTick>
 8003a2c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d101      	bne.n	8003a38 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003a34:	2301      	movs	r3, #1
 8003a36:	e099      	b.n	8003b6c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2202      	movs	r2, #2
 8003a3c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2200      	movs	r2, #0
 8003a44:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	681a      	ldr	r2, [r3, #0]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f022 0201 	bic.w	r2, r2, #1
 8003a56:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a58:	e00f      	b.n	8003a7a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a5a:	f7ff fe9d 	bl	8003798 <HAL_GetTick>
 8003a5e:	4602      	mov	r2, r0
 8003a60:	693b      	ldr	r3, [r7, #16]
 8003a62:	1ad3      	subs	r3, r2, r3
 8003a64:	2b05      	cmp	r3, #5
 8003a66:	d908      	bls.n	8003a7a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2220      	movs	r2, #32
 8003a6c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2203      	movs	r2, #3
 8003a72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003a76:	2303      	movs	r3, #3
 8003a78:	e078      	b.n	8003b6c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f003 0301 	and.w	r3, r3, #1
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d1e8      	bne.n	8003a5a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003a90:	697a      	ldr	r2, [r7, #20]
 8003a92:	4b38      	ldr	r3, [pc, #224]	@ (8003b74 <HAL_DMA_Init+0x158>)
 8003a94:	4013      	ands	r3, r2
 8003a96:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	685a      	ldr	r2, [r3, #4]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003aa6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	691b      	ldr	r3, [r3, #16]
 8003aac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ab2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	699b      	ldr	r3, [r3, #24]
 8003ab8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003abe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6a1b      	ldr	r3, [r3, #32]
 8003ac4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ac6:	697a      	ldr	r2, [r7, #20]
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ad0:	2b04      	cmp	r3, #4
 8003ad2:	d107      	bne.n	8003ae4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003adc:	4313      	orrs	r3, r2
 8003ade:	697a      	ldr	r2, [r7, #20]
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	697a      	ldr	r2, [r7, #20]
 8003aea:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	695b      	ldr	r3, [r3, #20]
 8003af2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	f023 0307 	bic.w	r3, r3, #7
 8003afa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b00:	697a      	ldr	r2, [r7, #20]
 8003b02:	4313      	orrs	r3, r2
 8003b04:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b0a:	2b04      	cmp	r3, #4
 8003b0c:	d117      	bne.n	8003b3e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b12:	697a      	ldr	r2, [r7, #20]
 8003b14:	4313      	orrs	r3, r2
 8003b16:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d00e      	beq.n	8003b3e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003b20:	6878      	ldr	r0, [r7, #4]
 8003b22:	f000 fb01 	bl	8004128 <DMA_CheckFifoParam>
 8003b26:	4603      	mov	r3, r0
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d008      	beq.n	8003b3e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2240      	movs	r2, #64	@ 0x40
 8003b30:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2201      	movs	r2, #1
 8003b36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	e016      	b.n	8003b6c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	697a      	ldr	r2, [r7, #20]
 8003b44:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	f000 fab8 	bl	80040bc <DMA_CalcBaseAndBitshift>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b54:	223f      	movs	r2, #63	@ 0x3f
 8003b56:	409a      	lsls	r2, r3
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2201      	movs	r2, #1
 8003b66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003b6a:	2300      	movs	r3, #0
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	3718      	adds	r7, #24
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}
 8003b74:	f010803f 	.word	0xf010803f

08003b78 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b086      	sub	sp, #24
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	60f8      	str	r0, [r7, #12]
 8003b80:	60b9      	str	r1, [r7, #8]
 8003b82:	607a      	str	r2, [r7, #4]
 8003b84:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b86:	2300      	movs	r3, #0
 8003b88:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b8e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003b96:	2b01      	cmp	r3, #1
 8003b98:	d101      	bne.n	8003b9e <HAL_DMA_Start_IT+0x26>
 8003b9a:	2302      	movs	r3, #2
 8003b9c:	e040      	b.n	8003c20 <HAL_DMA_Start_IT+0xa8>
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003bac:	b2db      	uxtb	r3, r3
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	d12f      	bne.n	8003c12 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	2202      	movs	r2, #2
 8003bb6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	687a      	ldr	r2, [r7, #4]
 8003bc4:	68b9      	ldr	r1, [r7, #8]
 8003bc6:	68f8      	ldr	r0, [r7, #12]
 8003bc8:	f000 fa4a 	bl	8004060 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bd0:	223f      	movs	r2, #63	@ 0x3f
 8003bd2:	409a      	lsls	r2, r3
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	681a      	ldr	r2, [r3, #0]
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f042 0216 	orr.w	r2, r2, #22
 8003be6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d007      	beq.n	8003c00 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	681a      	ldr	r2, [r3, #0]
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f042 0208 	orr.w	r2, r2, #8
 8003bfe:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f042 0201 	orr.w	r2, r2, #1
 8003c0e:	601a      	str	r2, [r3, #0]
 8003c10:	e005      	b.n	8003c1e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2200      	movs	r2, #0
 8003c16:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003c1a:	2302      	movs	r3, #2
 8003c1c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003c1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	3718      	adds	r7, #24
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bd80      	pop	{r7, pc}

08003c28 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b084      	sub	sp, #16
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c34:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003c36:	f7ff fdaf 	bl	8003798 <HAL_GetTick>
 8003c3a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	2b02      	cmp	r3, #2
 8003c46:	d008      	beq.n	8003c5a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2280      	movs	r2, #128	@ 0x80
 8003c4c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2200      	movs	r2, #0
 8003c52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e052      	b.n	8003d00 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f022 0216 	bic.w	r2, r2, #22
 8003c68:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	695a      	ldr	r2, [r3, #20]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003c78:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d103      	bne.n	8003c8a <HAL_DMA_Abort+0x62>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d007      	beq.n	8003c9a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	681a      	ldr	r2, [r3, #0]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f022 0208 	bic.w	r2, r2, #8
 8003c98:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f022 0201 	bic.w	r2, r2, #1
 8003ca8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003caa:	e013      	b.n	8003cd4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003cac:	f7ff fd74 	bl	8003798 <HAL_GetTick>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	1ad3      	subs	r3, r2, r3
 8003cb6:	2b05      	cmp	r3, #5
 8003cb8:	d90c      	bls.n	8003cd4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2220      	movs	r2, #32
 8003cbe:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2203      	movs	r2, #3
 8003cc4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003cd0:	2303      	movs	r3, #3
 8003cd2:	e015      	b.n	8003d00 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f003 0301 	and.w	r3, r3, #1
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d1e4      	bne.n	8003cac <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ce6:	223f      	movs	r2, #63	@ 0x3f
 8003ce8:	409a      	lsls	r2, r3
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2201      	movs	r2, #1
 8003cf2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003cfe:	2300      	movs	r3, #0
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	3710      	adds	r7, #16
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}

08003d08 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b083      	sub	sp, #12
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d16:	b2db      	uxtb	r3, r3
 8003d18:	2b02      	cmp	r3, #2
 8003d1a:	d004      	beq.n	8003d26 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2280      	movs	r2, #128	@ 0x80
 8003d20:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	e00c      	b.n	8003d40 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2205      	movs	r2, #5
 8003d2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f022 0201 	bic.w	r2, r2, #1
 8003d3c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003d3e:	2300      	movs	r3, #0
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	370c      	adds	r7, #12
 8003d44:	46bd      	mov	sp, r7
 8003d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4a:	4770      	bx	lr

08003d4c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b086      	sub	sp, #24
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003d54:	2300      	movs	r3, #0
 8003d56:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003d58:	4b8e      	ldr	r3, [pc, #568]	@ (8003f94 <HAL_DMA_IRQHandler+0x248>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a8e      	ldr	r2, [pc, #568]	@ (8003f98 <HAL_DMA_IRQHandler+0x24c>)
 8003d5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d62:	0a9b      	lsrs	r3, r3, #10
 8003d64:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d6a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003d6c:	693b      	ldr	r3, [r7, #16]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d76:	2208      	movs	r2, #8
 8003d78:	409a      	lsls	r2, r3
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d01a      	beq.n	8003db8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 0304 	and.w	r3, r3, #4
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d013      	beq.n	8003db8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f022 0204 	bic.w	r2, r2, #4
 8003d9e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003da4:	2208      	movs	r2, #8
 8003da6:	409a      	lsls	r2, r3
 8003da8:	693b      	ldr	r3, [r7, #16]
 8003daa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003db0:	f043 0201 	orr.w	r2, r3, #1
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dbc:	2201      	movs	r2, #1
 8003dbe:	409a      	lsls	r2, r3
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	4013      	ands	r3, r2
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d012      	beq.n	8003dee <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	695b      	ldr	r3, [r3, #20]
 8003dce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d00b      	beq.n	8003dee <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dda:	2201      	movs	r2, #1
 8003ddc:	409a      	lsls	r2, r3
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003de6:	f043 0202 	orr.w	r2, r3, #2
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003df2:	2204      	movs	r2, #4
 8003df4:	409a      	lsls	r2, r3
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	4013      	ands	r3, r2
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d012      	beq.n	8003e24 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f003 0302 	and.w	r3, r3, #2
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d00b      	beq.n	8003e24 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e10:	2204      	movs	r2, #4
 8003e12:	409a      	lsls	r2, r3
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e1c:	f043 0204 	orr.w	r2, r3, #4
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e28:	2210      	movs	r2, #16
 8003e2a:	409a      	lsls	r2, r3
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	4013      	ands	r3, r2
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d043      	beq.n	8003ebc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f003 0308 	and.w	r3, r3, #8
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d03c      	beq.n	8003ebc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e46:	2210      	movs	r2, #16
 8003e48:	409a      	lsls	r2, r3
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d018      	beq.n	8003e8e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d108      	bne.n	8003e7c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d024      	beq.n	8003ebc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e76:	6878      	ldr	r0, [r7, #4]
 8003e78:	4798      	blx	r3
 8003e7a:	e01f      	b.n	8003ebc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d01b      	beq.n	8003ebc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	4798      	blx	r3
 8003e8c:	e016      	b.n	8003ebc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d107      	bne.n	8003eac <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f022 0208 	bic.w	r2, r2, #8
 8003eaa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d003      	beq.n	8003ebc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eb8:	6878      	ldr	r0, [r7, #4]
 8003eba:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ec0:	2220      	movs	r2, #32
 8003ec2:	409a      	lsls	r2, r3
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	f000 808f 	beq.w	8003fec <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f003 0310 	and.w	r3, r3, #16
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	f000 8087 	beq.w	8003fec <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ee2:	2220      	movs	r2, #32
 8003ee4:	409a      	lsls	r2, r3
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ef0:	b2db      	uxtb	r3, r3
 8003ef2:	2b05      	cmp	r3, #5
 8003ef4:	d136      	bne.n	8003f64 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	681a      	ldr	r2, [r3, #0]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f022 0216 	bic.w	r2, r2, #22
 8003f04:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	695a      	ldr	r2, [r3, #20]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003f14:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d103      	bne.n	8003f26 <HAL_DMA_IRQHandler+0x1da>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d007      	beq.n	8003f36 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	681a      	ldr	r2, [r3, #0]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f022 0208 	bic.w	r2, r2, #8
 8003f34:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f3a:	223f      	movs	r2, #63	@ 0x3f
 8003f3c:	409a      	lsls	r2, r3
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2201      	movs	r2, #1
 8003f46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d07e      	beq.n	8004058 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	4798      	blx	r3
        }
        return;
 8003f62:	e079      	b.n	8004058 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d01d      	beq.n	8003fae <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d10d      	bne.n	8003f9c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d031      	beq.n	8003fec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f8c:	6878      	ldr	r0, [r7, #4]
 8003f8e:	4798      	blx	r3
 8003f90:	e02c      	b.n	8003fec <HAL_DMA_IRQHandler+0x2a0>
 8003f92:	bf00      	nop
 8003f94:	20000074 	.word	0x20000074
 8003f98:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d023      	beq.n	8003fec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fa8:	6878      	ldr	r0, [r7, #4]
 8003faa:	4798      	blx	r3
 8003fac:	e01e      	b.n	8003fec <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d10f      	bne.n	8003fdc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	681a      	ldr	r2, [r3, #0]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f022 0210 	bic.w	r2, r2, #16
 8003fca:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2201      	movs	r2, #1
 8003fd0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d003      	beq.n	8003fec <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fe8:	6878      	ldr	r0, [r7, #4]
 8003fea:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d032      	beq.n	800405a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ff8:	f003 0301 	and.w	r3, r3, #1
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d022      	beq.n	8004046 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2205      	movs	r2, #5
 8004004:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	681a      	ldr	r2, [r3, #0]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f022 0201 	bic.w	r2, r2, #1
 8004016:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	3301      	adds	r3, #1
 800401c:	60bb      	str	r3, [r7, #8]
 800401e:	697a      	ldr	r2, [r7, #20]
 8004020:	429a      	cmp	r2, r3
 8004022:	d307      	bcc.n	8004034 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 0301 	and.w	r3, r3, #1
 800402e:	2b00      	cmp	r3, #0
 8004030:	d1f2      	bne.n	8004018 <HAL_DMA_IRQHandler+0x2cc>
 8004032:	e000      	b.n	8004036 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004034:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2201      	movs	r2, #1
 800403a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2200      	movs	r2, #0
 8004042:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800404a:	2b00      	cmp	r3, #0
 800404c:	d005      	beq.n	800405a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004052:	6878      	ldr	r0, [r7, #4]
 8004054:	4798      	blx	r3
 8004056:	e000      	b.n	800405a <HAL_DMA_IRQHandler+0x30e>
        return;
 8004058:	bf00      	nop
    }
  }
}
 800405a:	3718      	adds	r7, #24
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}

08004060 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004060:	b480      	push	{r7}
 8004062:	b085      	sub	sp, #20
 8004064:	af00      	add	r7, sp, #0
 8004066:	60f8      	str	r0, [r7, #12]
 8004068:	60b9      	str	r1, [r7, #8]
 800406a:	607a      	str	r2, [r7, #4]
 800406c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800407c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	683a      	ldr	r2, [r7, #0]
 8004084:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	2b40      	cmp	r3, #64	@ 0x40
 800408c:	d108      	bne.n	80040a0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	687a      	ldr	r2, [r7, #4]
 8004094:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	68ba      	ldr	r2, [r7, #8]
 800409c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800409e:	e007      	b.n	80040b0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	68ba      	ldr	r2, [r7, #8]
 80040a6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	687a      	ldr	r2, [r7, #4]
 80040ae:	60da      	str	r2, [r3, #12]
}
 80040b0:	bf00      	nop
 80040b2:	3714      	adds	r7, #20
 80040b4:	46bd      	mov	sp, r7
 80040b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ba:	4770      	bx	lr

080040bc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80040bc:	b480      	push	{r7}
 80040be:	b085      	sub	sp, #20
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	b2db      	uxtb	r3, r3
 80040ca:	3b10      	subs	r3, #16
 80040cc:	4a14      	ldr	r2, [pc, #80]	@ (8004120 <DMA_CalcBaseAndBitshift+0x64>)
 80040ce:	fba2 2303 	umull	r2, r3, r2, r3
 80040d2:	091b      	lsrs	r3, r3, #4
 80040d4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80040d6:	4a13      	ldr	r2, [pc, #76]	@ (8004124 <DMA_CalcBaseAndBitshift+0x68>)
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	4413      	add	r3, r2
 80040dc:	781b      	ldrb	r3, [r3, #0]
 80040de:	461a      	mov	r2, r3
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2b03      	cmp	r3, #3
 80040e8:	d909      	bls.n	80040fe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80040f2:	f023 0303 	bic.w	r3, r3, #3
 80040f6:	1d1a      	adds	r2, r3, #4
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	659a      	str	r2, [r3, #88]	@ 0x58
 80040fc:	e007      	b.n	800410e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004106:	f023 0303 	bic.w	r3, r3, #3
 800410a:	687a      	ldr	r2, [r7, #4]
 800410c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004112:	4618      	mov	r0, r3
 8004114:	3714      	adds	r7, #20
 8004116:	46bd      	mov	sp, r7
 8004118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411c:	4770      	bx	lr
 800411e:	bf00      	nop
 8004120:	aaaaaaab 	.word	0xaaaaaaab
 8004124:	0800da08 	.word	0x0800da08

08004128 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004128:	b480      	push	{r7}
 800412a:	b085      	sub	sp, #20
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004130:	2300      	movs	r3, #0
 8004132:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004138:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	699b      	ldr	r3, [r3, #24]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d11f      	bne.n	8004182 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	2b03      	cmp	r3, #3
 8004146:	d856      	bhi.n	80041f6 <DMA_CheckFifoParam+0xce>
 8004148:	a201      	add	r2, pc, #4	@ (adr r2, 8004150 <DMA_CheckFifoParam+0x28>)
 800414a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800414e:	bf00      	nop
 8004150:	08004161 	.word	0x08004161
 8004154:	08004173 	.word	0x08004173
 8004158:	08004161 	.word	0x08004161
 800415c:	080041f7 	.word	0x080041f7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004164:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004168:	2b00      	cmp	r3, #0
 800416a:	d046      	beq.n	80041fa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800416c:	2301      	movs	r3, #1
 800416e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004170:	e043      	b.n	80041fa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004176:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800417a:	d140      	bne.n	80041fe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800417c:	2301      	movs	r3, #1
 800417e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004180:	e03d      	b.n	80041fe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	699b      	ldr	r3, [r3, #24]
 8004186:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800418a:	d121      	bne.n	80041d0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	2b03      	cmp	r3, #3
 8004190:	d837      	bhi.n	8004202 <DMA_CheckFifoParam+0xda>
 8004192:	a201      	add	r2, pc, #4	@ (adr r2, 8004198 <DMA_CheckFifoParam+0x70>)
 8004194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004198:	080041a9 	.word	0x080041a9
 800419c:	080041af 	.word	0x080041af
 80041a0:	080041a9 	.word	0x080041a9
 80041a4:	080041c1 	.word	0x080041c1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	73fb      	strb	r3, [r7, #15]
      break;
 80041ac:	e030      	b.n	8004210 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041b2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d025      	beq.n	8004206 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041be:	e022      	b.n	8004206 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041c4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80041c8:	d11f      	bne.n	800420a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80041ce:	e01c      	b.n	800420a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	2b02      	cmp	r3, #2
 80041d4:	d903      	bls.n	80041de <DMA_CheckFifoParam+0xb6>
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	2b03      	cmp	r3, #3
 80041da:	d003      	beq.n	80041e4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80041dc:	e018      	b.n	8004210 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	73fb      	strb	r3, [r7, #15]
      break;
 80041e2:	e015      	b.n	8004210 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041e8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d00e      	beq.n	800420e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80041f0:	2301      	movs	r3, #1
 80041f2:	73fb      	strb	r3, [r7, #15]
      break;
 80041f4:	e00b      	b.n	800420e <DMA_CheckFifoParam+0xe6>
      break;
 80041f6:	bf00      	nop
 80041f8:	e00a      	b.n	8004210 <DMA_CheckFifoParam+0xe8>
      break;
 80041fa:	bf00      	nop
 80041fc:	e008      	b.n	8004210 <DMA_CheckFifoParam+0xe8>
      break;
 80041fe:	bf00      	nop
 8004200:	e006      	b.n	8004210 <DMA_CheckFifoParam+0xe8>
      break;
 8004202:	bf00      	nop
 8004204:	e004      	b.n	8004210 <DMA_CheckFifoParam+0xe8>
      break;
 8004206:	bf00      	nop
 8004208:	e002      	b.n	8004210 <DMA_CheckFifoParam+0xe8>
      break;   
 800420a:	bf00      	nop
 800420c:	e000      	b.n	8004210 <DMA_CheckFifoParam+0xe8>
      break;
 800420e:	bf00      	nop
    }
  } 
  
  return status; 
 8004210:	7bfb      	ldrb	r3, [r7, #15]
}
 8004212:	4618      	mov	r0, r3
 8004214:	3714      	adds	r7, #20
 8004216:	46bd      	mov	sp, r7
 8004218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421c:	4770      	bx	lr
 800421e:	bf00      	nop

08004220 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004220:	b480      	push	{r7}
 8004222:	b089      	sub	sp, #36	@ 0x24
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800422a:	2300      	movs	r3, #0
 800422c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800422e:	2300      	movs	r3, #0
 8004230:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004232:	2300      	movs	r3, #0
 8004234:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004236:	2300      	movs	r3, #0
 8004238:	61fb      	str	r3, [r7, #28]
 800423a:	e16b      	b.n	8004514 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800423c:	2201      	movs	r2, #1
 800423e:	69fb      	ldr	r3, [r7, #28]
 8004240:	fa02 f303 	lsl.w	r3, r2, r3
 8004244:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	697a      	ldr	r2, [r7, #20]
 800424c:	4013      	ands	r3, r2
 800424e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004250:	693a      	ldr	r2, [r7, #16]
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	429a      	cmp	r2, r3
 8004256:	f040 815a 	bne.w	800450e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	f003 0303 	and.w	r3, r3, #3
 8004262:	2b01      	cmp	r3, #1
 8004264:	d005      	beq.n	8004272 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800426e:	2b02      	cmp	r3, #2
 8004270:	d130      	bne.n	80042d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004278:	69fb      	ldr	r3, [r7, #28]
 800427a:	005b      	lsls	r3, r3, #1
 800427c:	2203      	movs	r2, #3
 800427e:	fa02 f303 	lsl.w	r3, r2, r3
 8004282:	43db      	mvns	r3, r3
 8004284:	69ba      	ldr	r2, [r7, #24]
 8004286:	4013      	ands	r3, r2
 8004288:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	68da      	ldr	r2, [r3, #12]
 800428e:	69fb      	ldr	r3, [r7, #28]
 8004290:	005b      	lsls	r3, r3, #1
 8004292:	fa02 f303 	lsl.w	r3, r2, r3
 8004296:	69ba      	ldr	r2, [r7, #24]
 8004298:	4313      	orrs	r3, r2
 800429a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	69ba      	ldr	r2, [r7, #24]
 80042a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80042a8:	2201      	movs	r2, #1
 80042aa:	69fb      	ldr	r3, [r7, #28]
 80042ac:	fa02 f303 	lsl.w	r3, r2, r3
 80042b0:	43db      	mvns	r3, r3
 80042b2:	69ba      	ldr	r2, [r7, #24]
 80042b4:	4013      	ands	r3, r2
 80042b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	091b      	lsrs	r3, r3, #4
 80042be:	f003 0201 	and.w	r2, r3, #1
 80042c2:	69fb      	ldr	r3, [r7, #28]
 80042c4:	fa02 f303 	lsl.w	r3, r2, r3
 80042c8:	69ba      	ldr	r2, [r7, #24]
 80042ca:	4313      	orrs	r3, r2
 80042cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	69ba      	ldr	r2, [r7, #24]
 80042d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	f003 0303 	and.w	r3, r3, #3
 80042dc:	2b03      	cmp	r3, #3
 80042de:	d017      	beq.n	8004310 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	68db      	ldr	r3, [r3, #12]
 80042e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80042e6:	69fb      	ldr	r3, [r7, #28]
 80042e8:	005b      	lsls	r3, r3, #1
 80042ea:	2203      	movs	r2, #3
 80042ec:	fa02 f303 	lsl.w	r3, r2, r3
 80042f0:	43db      	mvns	r3, r3
 80042f2:	69ba      	ldr	r2, [r7, #24]
 80042f4:	4013      	ands	r3, r2
 80042f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	689a      	ldr	r2, [r3, #8]
 80042fc:	69fb      	ldr	r3, [r7, #28]
 80042fe:	005b      	lsls	r3, r3, #1
 8004300:	fa02 f303 	lsl.w	r3, r2, r3
 8004304:	69ba      	ldr	r2, [r7, #24]
 8004306:	4313      	orrs	r3, r2
 8004308:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	69ba      	ldr	r2, [r7, #24]
 800430e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	f003 0303 	and.w	r3, r3, #3
 8004318:	2b02      	cmp	r3, #2
 800431a:	d123      	bne.n	8004364 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800431c:	69fb      	ldr	r3, [r7, #28]
 800431e:	08da      	lsrs	r2, r3, #3
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	3208      	adds	r2, #8
 8004324:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004328:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800432a:	69fb      	ldr	r3, [r7, #28]
 800432c:	f003 0307 	and.w	r3, r3, #7
 8004330:	009b      	lsls	r3, r3, #2
 8004332:	220f      	movs	r2, #15
 8004334:	fa02 f303 	lsl.w	r3, r2, r3
 8004338:	43db      	mvns	r3, r3
 800433a:	69ba      	ldr	r2, [r7, #24]
 800433c:	4013      	ands	r3, r2
 800433e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	691a      	ldr	r2, [r3, #16]
 8004344:	69fb      	ldr	r3, [r7, #28]
 8004346:	f003 0307 	and.w	r3, r3, #7
 800434a:	009b      	lsls	r3, r3, #2
 800434c:	fa02 f303 	lsl.w	r3, r2, r3
 8004350:	69ba      	ldr	r2, [r7, #24]
 8004352:	4313      	orrs	r3, r2
 8004354:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004356:	69fb      	ldr	r3, [r7, #28]
 8004358:	08da      	lsrs	r2, r3, #3
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	3208      	adds	r2, #8
 800435e:	69b9      	ldr	r1, [r7, #24]
 8004360:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800436a:	69fb      	ldr	r3, [r7, #28]
 800436c:	005b      	lsls	r3, r3, #1
 800436e:	2203      	movs	r2, #3
 8004370:	fa02 f303 	lsl.w	r3, r2, r3
 8004374:	43db      	mvns	r3, r3
 8004376:	69ba      	ldr	r2, [r7, #24]
 8004378:	4013      	ands	r3, r2
 800437a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	f003 0203 	and.w	r2, r3, #3
 8004384:	69fb      	ldr	r3, [r7, #28]
 8004386:	005b      	lsls	r3, r3, #1
 8004388:	fa02 f303 	lsl.w	r3, r2, r3
 800438c:	69ba      	ldr	r2, [r7, #24]
 800438e:	4313      	orrs	r3, r2
 8004390:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	69ba      	ldr	r2, [r7, #24]
 8004396:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	f000 80b4 	beq.w	800450e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043a6:	2300      	movs	r3, #0
 80043a8:	60fb      	str	r3, [r7, #12]
 80043aa:	4b60      	ldr	r3, [pc, #384]	@ (800452c <HAL_GPIO_Init+0x30c>)
 80043ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043ae:	4a5f      	ldr	r2, [pc, #380]	@ (800452c <HAL_GPIO_Init+0x30c>)
 80043b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80043b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80043b6:	4b5d      	ldr	r3, [pc, #372]	@ (800452c <HAL_GPIO_Init+0x30c>)
 80043b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043be:	60fb      	str	r3, [r7, #12]
 80043c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80043c2:	4a5b      	ldr	r2, [pc, #364]	@ (8004530 <HAL_GPIO_Init+0x310>)
 80043c4:	69fb      	ldr	r3, [r7, #28]
 80043c6:	089b      	lsrs	r3, r3, #2
 80043c8:	3302      	adds	r3, #2
 80043ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80043d0:	69fb      	ldr	r3, [r7, #28]
 80043d2:	f003 0303 	and.w	r3, r3, #3
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	220f      	movs	r2, #15
 80043da:	fa02 f303 	lsl.w	r3, r2, r3
 80043de:	43db      	mvns	r3, r3
 80043e0:	69ba      	ldr	r2, [r7, #24]
 80043e2:	4013      	ands	r3, r2
 80043e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	4a52      	ldr	r2, [pc, #328]	@ (8004534 <HAL_GPIO_Init+0x314>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d02b      	beq.n	8004446 <HAL_GPIO_Init+0x226>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	4a51      	ldr	r2, [pc, #324]	@ (8004538 <HAL_GPIO_Init+0x318>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d025      	beq.n	8004442 <HAL_GPIO_Init+0x222>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	4a50      	ldr	r2, [pc, #320]	@ (800453c <HAL_GPIO_Init+0x31c>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d01f      	beq.n	800443e <HAL_GPIO_Init+0x21e>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	4a4f      	ldr	r2, [pc, #316]	@ (8004540 <HAL_GPIO_Init+0x320>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d019      	beq.n	800443a <HAL_GPIO_Init+0x21a>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	4a4e      	ldr	r2, [pc, #312]	@ (8004544 <HAL_GPIO_Init+0x324>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d013      	beq.n	8004436 <HAL_GPIO_Init+0x216>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	4a4d      	ldr	r2, [pc, #308]	@ (8004548 <HAL_GPIO_Init+0x328>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d00d      	beq.n	8004432 <HAL_GPIO_Init+0x212>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	4a4c      	ldr	r2, [pc, #304]	@ (800454c <HAL_GPIO_Init+0x32c>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d007      	beq.n	800442e <HAL_GPIO_Init+0x20e>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	4a4b      	ldr	r2, [pc, #300]	@ (8004550 <HAL_GPIO_Init+0x330>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d101      	bne.n	800442a <HAL_GPIO_Init+0x20a>
 8004426:	2307      	movs	r3, #7
 8004428:	e00e      	b.n	8004448 <HAL_GPIO_Init+0x228>
 800442a:	2308      	movs	r3, #8
 800442c:	e00c      	b.n	8004448 <HAL_GPIO_Init+0x228>
 800442e:	2306      	movs	r3, #6
 8004430:	e00a      	b.n	8004448 <HAL_GPIO_Init+0x228>
 8004432:	2305      	movs	r3, #5
 8004434:	e008      	b.n	8004448 <HAL_GPIO_Init+0x228>
 8004436:	2304      	movs	r3, #4
 8004438:	e006      	b.n	8004448 <HAL_GPIO_Init+0x228>
 800443a:	2303      	movs	r3, #3
 800443c:	e004      	b.n	8004448 <HAL_GPIO_Init+0x228>
 800443e:	2302      	movs	r3, #2
 8004440:	e002      	b.n	8004448 <HAL_GPIO_Init+0x228>
 8004442:	2301      	movs	r3, #1
 8004444:	e000      	b.n	8004448 <HAL_GPIO_Init+0x228>
 8004446:	2300      	movs	r3, #0
 8004448:	69fa      	ldr	r2, [r7, #28]
 800444a:	f002 0203 	and.w	r2, r2, #3
 800444e:	0092      	lsls	r2, r2, #2
 8004450:	4093      	lsls	r3, r2
 8004452:	69ba      	ldr	r2, [r7, #24]
 8004454:	4313      	orrs	r3, r2
 8004456:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004458:	4935      	ldr	r1, [pc, #212]	@ (8004530 <HAL_GPIO_Init+0x310>)
 800445a:	69fb      	ldr	r3, [r7, #28]
 800445c:	089b      	lsrs	r3, r3, #2
 800445e:	3302      	adds	r3, #2
 8004460:	69ba      	ldr	r2, [r7, #24]
 8004462:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004466:	4b3b      	ldr	r3, [pc, #236]	@ (8004554 <HAL_GPIO_Init+0x334>)
 8004468:	689b      	ldr	r3, [r3, #8]
 800446a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800446c:	693b      	ldr	r3, [r7, #16]
 800446e:	43db      	mvns	r3, r3
 8004470:	69ba      	ldr	r2, [r7, #24]
 8004472:	4013      	ands	r3, r2
 8004474:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800447e:	2b00      	cmp	r3, #0
 8004480:	d003      	beq.n	800448a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004482:	69ba      	ldr	r2, [r7, #24]
 8004484:	693b      	ldr	r3, [r7, #16]
 8004486:	4313      	orrs	r3, r2
 8004488:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800448a:	4a32      	ldr	r2, [pc, #200]	@ (8004554 <HAL_GPIO_Init+0x334>)
 800448c:	69bb      	ldr	r3, [r7, #24]
 800448e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004490:	4b30      	ldr	r3, [pc, #192]	@ (8004554 <HAL_GPIO_Init+0x334>)
 8004492:	68db      	ldr	r3, [r3, #12]
 8004494:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	43db      	mvns	r3, r3
 800449a:	69ba      	ldr	r2, [r7, #24]
 800449c:	4013      	ands	r3, r2
 800449e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d003      	beq.n	80044b4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80044ac:	69ba      	ldr	r2, [r7, #24]
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	4313      	orrs	r3, r2
 80044b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80044b4:	4a27      	ldr	r2, [pc, #156]	@ (8004554 <HAL_GPIO_Init+0x334>)
 80044b6:	69bb      	ldr	r3, [r7, #24]
 80044b8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80044ba:	4b26      	ldr	r3, [pc, #152]	@ (8004554 <HAL_GPIO_Init+0x334>)
 80044bc:	685b      	ldr	r3, [r3, #4]
 80044be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044c0:	693b      	ldr	r3, [r7, #16]
 80044c2:	43db      	mvns	r3, r3
 80044c4:	69ba      	ldr	r2, [r7, #24]
 80044c6:	4013      	ands	r3, r2
 80044c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d003      	beq.n	80044de <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80044d6:	69ba      	ldr	r2, [r7, #24]
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	4313      	orrs	r3, r2
 80044dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80044de:	4a1d      	ldr	r2, [pc, #116]	@ (8004554 <HAL_GPIO_Init+0x334>)
 80044e0:	69bb      	ldr	r3, [r7, #24]
 80044e2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80044e4:	4b1b      	ldr	r3, [pc, #108]	@ (8004554 <HAL_GPIO_Init+0x334>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	43db      	mvns	r3, r3
 80044ee:	69ba      	ldr	r2, [r7, #24]
 80044f0:	4013      	ands	r3, r2
 80044f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d003      	beq.n	8004508 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004500:	69ba      	ldr	r2, [r7, #24]
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	4313      	orrs	r3, r2
 8004506:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004508:	4a12      	ldr	r2, [pc, #72]	@ (8004554 <HAL_GPIO_Init+0x334>)
 800450a:	69bb      	ldr	r3, [r7, #24]
 800450c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800450e:	69fb      	ldr	r3, [r7, #28]
 8004510:	3301      	adds	r3, #1
 8004512:	61fb      	str	r3, [r7, #28]
 8004514:	69fb      	ldr	r3, [r7, #28]
 8004516:	2b0f      	cmp	r3, #15
 8004518:	f67f ae90 	bls.w	800423c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800451c:	bf00      	nop
 800451e:	bf00      	nop
 8004520:	3724      	adds	r7, #36	@ 0x24
 8004522:	46bd      	mov	sp, r7
 8004524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004528:	4770      	bx	lr
 800452a:	bf00      	nop
 800452c:	40023800 	.word	0x40023800
 8004530:	40013800 	.word	0x40013800
 8004534:	40020000 	.word	0x40020000
 8004538:	40020400 	.word	0x40020400
 800453c:	40020800 	.word	0x40020800
 8004540:	40020c00 	.word	0x40020c00
 8004544:	40021000 	.word	0x40021000
 8004548:	40021400 	.word	0x40021400
 800454c:	40021800 	.word	0x40021800
 8004550:	40021c00 	.word	0x40021c00
 8004554:	40013c00 	.word	0x40013c00

08004558 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004558:	b480      	push	{r7}
 800455a:	b085      	sub	sp, #20
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
 8004560:	460b      	mov	r3, r1
 8004562:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	691a      	ldr	r2, [r3, #16]
 8004568:	887b      	ldrh	r3, [r7, #2]
 800456a:	4013      	ands	r3, r2
 800456c:	2b00      	cmp	r3, #0
 800456e:	d002      	beq.n	8004576 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004570:	2301      	movs	r3, #1
 8004572:	73fb      	strb	r3, [r7, #15]
 8004574:	e001      	b.n	800457a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004576:	2300      	movs	r3, #0
 8004578:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800457a:	7bfb      	ldrb	r3, [r7, #15]
}
 800457c:	4618      	mov	r0, r3
 800457e:	3714      	adds	r7, #20
 8004580:	46bd      	mov	sp, r7
 8004582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004586:	4770      	bx	lr

08004588 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004588:	b480      	push	{r7}
 800458a:	b083      	sub	sp, #12
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
 8004590:	460b      	mov	r3, r1
 8004592:	807b      	strh	r3, [r7, #2]
 8004594:	4613      	mov	r3, r2
 8004596:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004598:	787b      	ldrb	r3, [r7, #1]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d003      	beq.n	80045a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800459e:	887a      	ldrh	r2, [r7, #2]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80045a4:	e003      	b.n	80045ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80045a6:	887b      	ldrh	r3, [r7, #2]
 80045a8:	041a      	lsls	r2, r3, #16
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	619a      	str	r2, [r3, #24]
}
 80045ae:	bf00      	nop
 80045b0:	370c      	adds	r7, #12
 80045b2:	46bd      	mov	sp, r7
 80045b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b8:	4770      	bx	lr
	...

080045bc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b082      	sub	sp, #8
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	4603      	mov	r3, r0
 80045c4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80045c6:	4b08      	ldr	r3, [pc, #32]	@ (80045e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80045c8:	695a      	ldr	r2, [r3, #20]
 80045ca:	88fb      	ldrh	r3, [r7, #6]
 80045cc:	4013      	ands	r3, r2
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d006      	beq.n	80045e0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80045d2:	4a05      	ldr	r2, [pc, #20]	@ (80045e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80045d4:	88fb      	ldrh	r3, [r7, #6]
 80045d6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80045d8:	88fb      	ldrh	r3, [r7, #6]
 80045da:	4618      	mov	r0, r3
 80045dc:	f7fe fb1c 	bl	8002c18 <HAL_GPIO_EXTI_Callback>
  }
}
 80045e0:	bf00      	nop
 80045e2:	3708      	adds	r7, #8
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}
 80045e8:	40013c00 	.word	0x40013c00

080045ec <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b086      	sub	sp, #24
 80045f0:	af02      	add	r7, sp, #8
 80045f2:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d101      	bne.n	80045fe <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	e101      	b.n	8004802 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800460a:	b2db      	uxtb	r3, r3
 800460c:	2b00      	cmp	r3, #0
 800460e:	d106      	bne.n	800461e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2200      	movs	r2, #0
 8004614:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	f007 ff3f 	bl	800c49c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2203      	movs	r2, #3
 8004622:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800462c:	d102      	bne.n	8004634 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2200      	movs	r2, #0
 8004632:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4618      	mov	r0, r3
 800463a:	f004 fb6a 	bl	8008d12 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6818      	ldr	r0, [r3, #0]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	7c1a      	ldrb	r2, [r3, #16]
 8004646:	f88d 2000 	strb.w	r2, [sp]
 800464a:	3304      	adds	r3, #4
 800464c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800464e:	f004 fa49 	bl	8008ae4 <USB_CoreInit>
 8004652:	4603      	mov	r3, r0
 8004654:	2b00      	cmp	r3, #0
 8004656:	d005      	beq.n	8004664 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2202      	movs	r2, #2
 800465c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004660:	2301      	movs	r3, #1
 8004662:	e0ce      	b.n	8004802 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	2100      	movs	r1, #0
 800466a:	4618      	mov	r0, r3
 800466c:	f004 fb62 	bl	8008d34 <USB_SetCurrentMode>
 8004670:	4603      	mov	r3, r0
 8004672:	2b00      	cmp	r3, #0
 8004674:	d005      	beq.n	8004682 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2202      	movs	r2, #2
 800467a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800467e:	2301      	movs	r3, #1
 8004680:	e0bf      	b.n	8004802 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004682:	2300      	movs	r3, #0
 8004684:	73fb      	strb	r3, [r7, #15]
 8004686:	e04a      	b.n	800471e <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004688:	7bfa      	ldrb	r2, [r7, #15]
 800468a:	6879      	ldr	r1, [r7, #4]
 800468c:	4613      	mov	r3, r2
 800468e:	00db      	lsls	r3, r3, #3
 8004690:	4413      	add	r3, r2
 8004692:	009b      	lsls	r3, r3, #2
 8004694:	440b      	add	r3, r1
 8004696:	3315      	adds	r3, #21
 8004698:	2201      	movs	r2, #1
 800469a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800469c:	7bfa      	ldrb	r2, [r7, #15]
 800469e:	6879      	ldr	r1, [r7, #4]
 80046a0:	4613      	mov	r3, r2
 80046a2:	00db      	lsls	r3, r3, #3
 80046a4:	4413      	add	r3, r2
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	440b      	add	r3, r1
 80046aa:	3314      	adds	r3, #20
 80046ac:	7bfa      	ldrb	r2, [r7, #15]
 80046ae:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80046b0:	7bfa      	ldrb	r2, [r7, #15]
 80046b2:	7bfb      	ldrb	r3, [r7, #15]
 80046b4:	b298      	uxth	r0, r3
 80046b6:	6879      	ldr	r1, [r7, #4]
 80046b8:	4613      	mov	r3, r2
 80046ba:	00db      	lsls	r3, r3, #3
 80046bc:	4413      	add	r3, r2
 80046be:	009b      	lsls	r3, r3, #2
 80046c0:	440b      	add	r3, r1
 80046c2:	332e      	adds	r3, #46	@ 0x2e
 80046c4:	4602      	mov	r2, r0
 80046c6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80046c8:	7bfa      	ldrb	r2, [r7, #15]
 80046ca:	6879      	ldr	r1, [r7, #4]
 80046cc:	4613      	mov	r3, r2
 80046ce:	00db      	lsls	r3, r3, #3
 80046d0:	4413      	add	r3, r2
 80046d2:	009b      	lsls	r3, r3, #2
 80046d4:	440b      	add	r3, r1
 80046d6:	3318      	adds	r3, #24
 80046d8:	2200      	movs	r2, #0
 80046da:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80046dc:	7bfa      	ldrb	r2, [r7, #15]
 80046de:	6879      	ldr	r1, [r7, #4]
 80046e0:	4613      	mov	r3, r2
 80046e2:	00db      	lsls	r3, r3, #3
 80046e4:	4413      	add	r3, r2
 80046e6:	009b      	lsls	r3, r3, #2
 80046e8:	440b      	add	r3, r1
 80046ea:	331c      	adds	r3, #28
 80046ec:	2200      	movs	r2, #0
 80046ee:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80046f0:	7bfa      	ldrb	r2, [r7, #15]
 80046f2:	6879      	ldr	r1, [r7, #4]
 80046f4:	4613      	mov	r3, r2
 80046f6:	00db      	lsls	r3, r3, #3
 80046f8:	4413      	add	r3, r2
 80046fa:	009b      	lsls	r3, r3, #2
 80046fc:	440b      	add	r3, r1
 80046fe:	3320      	adds	r3, #32
 8004700:	2200      	movs	r2, #0
 8004702:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004704:	7bfa      	ldrb	r2, [r7, #15]
 8004706:	6879      	ldr	r1, [r7, #4]
 8004708:	4613      	mov	r3, r2
 800470a:	00db      	lsls	r3, r3, #3
 800470c:	4413      	add	r3, r2
 800470e:	009b      	lsls	r3, r3, #2
 8004710:	440b      	add	r3, r1
 8004712:	3324      	adds	r3, #36	@ 0x24
 8004714:	2200      	movs	r2, #0
 8004716:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004718:	7bfb      	ldrb	r3, [r7, #15]
 800471a:	3301      	adds	r3, #1
 800471c:	73fb      	strb	r3, [r7, #15]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	791b      	ldrb	r3, [r3, #4]
 8004722:	7bfa      	ldrb	r2, [r7, #15]
 8004724:	429a      	cmp	r2, r3
 8004726:	d3af      	bcc.n	8004688 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004728:	2300      	movs	r3, #0
 800472a:	73fb      	strb	r3, [r7, #15]
 800472c:	e044      	b.n	80047b8 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800472e:	7bfa      	ldrb	r2, [r7, #15]
 8004730:	6879      	ldr	r1, [r7, #4]
 8004732:	4613      	mov	r3, r2
 8004734:	00db      	lsls	r3, r3, #3
 8004736:	4413      	add	r3, r2
 8004738:	009b      	lsls	r3, r3, #2
 800473a:	440b      	add	r3, r1
 800473c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004740:	2200      	movs	r2, #0
 8004742:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004744:	7bfa      	ldrb	r2, [r7, #15]
 8004746:	6879      	ldr	r1, [r7, #4]
 8004748:	4613      	mov	r3, r2
 800474a:	00db      	lsls	r3, r3, #3
 800474c:	4413      	add	r3, r2
 800474e:	009b      	lsls	r3, r3, #2
 8004750:	440b      	add	r3, r1
 8004752:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004756:	7bfa      	ldrb	r2, [r7, #15]
 8004758:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800475a:	7bfa      	ldrb	r2, [r7, #15]
 800475c:	6879      	ldr	r1, [r7, #4]
 800475e:	4613      	mov	r3, r2
 8004760:	00db      	lsls	r3, r3, #3
 8004762:	4413      	add	r3, r2
 8004764:	009b      	lsls	r3, r3, #2
 8004766:	440b      	add	r3, r1
 8004768:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800476c:	2200      	movs	r2, #0
 800476e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004770:	7bfa      	ldrb	r2, [r7, #15]
 8004772:	6879      	ldr	r1, [r7, #4]
 8004774:	4613      	mov	r3, r2
 8004776:	00db      	lsls	r3, r3, #3
 8004778:	4413      	add	r3, r2
 800477a:	009b      	lsls	r3, r3, #2
 800477c:	440b      	add	r3, r1
 800477e:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004782:	2200      	movs	r2, #0
 8004784:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004786:	7bfa      	ldrb	r2, [r7, #15]
 8004788:	6879      	ldr	r1, [r7, #4]
 800478a:	4613      	mov	r3, r2
 800478c:	00db      	lsls	r3, r3, #3
 800478e:	4413      	add	r3, r2
 8004790:	009b      	lsls	r3, r3, #2
 8004792:	440b      	add	r3, r1
 8004794:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004798:	2200      	movs	r2, #0
 800479a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800479c:	7bfa      	ldrb	r2, [r7, #15]
 800479e:	6879      	ldr	r1, [r7, #4]
 80047a0:	4613      	mov	r3, r2
 80047a2:	00db      	lsls	r3, r3, #3
 80047a4:	4413      	add	r3, r2
 80047a6:	009b      	lsls	r3, r3, #2
 80047a8:	440b      	add	r3, r1
 80047aa:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80047ae:	2200      	movs	r2, #0
 80047b0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80047b2:	7bfb      	ldrb	r3, [r7, #15]
 80047b4:	3301      	adds	r3, #1
 80047b6:	73fb      	strb	r3, [r7, #15]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	791b      	ldrb	r3, [r3, #4]
 80047bc:	7bfa      	ldrb	r2, [r7, #15]
 80047be:	429a      	cmp	r2, r3
 80047c0:	d3b5      	bcc.n	800472e <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6818      	ldr	r0, [r3, #0]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	7c1a      	ldrb	r2, [r3, #16]
 80047ca:	f88d 2000 	strb.w	r2, [sp]
 80047ce:	3304      	adds	r3, #4
 80047d0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80047d2:	f004 fafb 	bl	8008dcc <USB_DevInit>
 80047d6:	4603      	mov	r3, r0
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d005      	beq.n	80047e8 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2202      	movs	r2, #2
 80047e0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	e00c      	b.n	8004802 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2200      	movs	r2, #0
 80047ec:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2201      	movs	r2, #1
 80047f2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4618      	mov	r0, r3
 80047fc:	f005 fb45 	bl	8009e8a <USB_DevDisconnect>

  return HAL_OK;
 8004800:	2300      	movs	r3, #0
}
 8004802:	4618      	mov	r0, r3
 8004804:	3710      	adds	r7, #16
 8004806:	46bd      	mov	sp, r7
 8004808:	bd80      	pop	{r7, pc}

0800480a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800480a:	b580      	push	{r7, lr}
 800480c:	b084      	sub	sp, #16
 800480e:	af00      	add	r7, sp, #0
 8004810:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800481e:	2b01      	cmp	r3, #1
 8004820:	d101      	bne.n	8004826 <HAL_PCD_Start+0x1c>
 8004822:	2302      	movs	r3, #2
 8004824:	e022      	b.n	800486c <HAL_PCD_Start+0x62>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2201      	movs	r2, #1
 800482a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	68db      	ldr	r3, [r3, #12]
 8004832:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004836:	2b00      	cmp	r3, #0
 8004838:	d009      	beq.n	800484e <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800483e:	2b01      	cmp	r3, #1
 8004840:	d105      	bne.n	800484e <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004846:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4618      	mov	r0, r3
 8004854:	f004 fa4c 	bl	8008cf0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4618      	mov	r0, r3
 800485e:	f005 faf3 	bl	8009e48 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2200      	movs	r2, #0
 8004866:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800486a:	2300      	movs	r3, #0
}
 800486c:	4618      	mov	r0, r3
 800486e:	3710      	adds	r7, #16
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}

08004874 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004874:	b590      	push	{r4, r7, lr}
 8004876:	b08d      	sub	sp, #52	@ 0x34
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004882:	6a3b      	ldr	r3, [r7, #32]
 8004884:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4618      	mov	r0, r3
 800488c:	f005 fbb1 	bl	8009ff2 <USB_GetMode>
 8004890:	4603      	mov	r3, r0
 8004892:	2b00      	cmp	r3, #0
 8004894:	f040 848c 	bne.w	80051b0 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4618      	mov	r0, r3
 800489e:	f005 fb15 	bl	8009ecc <USB_ReadInterrupts>
 80048a2:	4603      	mov	r3, r0
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	f000 8482 	beq.w	80051ae <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80048aa:	69fb      	ldr	r3, [r7, #28]
 80048ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	0a1b      	lsrs	r3, r3, #8
 80048b4:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4618      	mov	r0, r3
 80048c4:	f005 fb02 	bl	8009ecc <USB_ReadInterrupts>
 80048c8:	4603      	mov	r3, r0
 80048ca:	f003 0302 	and.w	r3, r3, #2
 80048ce:	2b02      	cmp	r3, #2
 80048d0:	d107      	bne.n	80048e2 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	695a      	ldr	r2, [r3, #20]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f002 0202 	and.w	r2, r2, #2
 80048e0:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4618      	mov	r0, r3
 80048e8:	f005 faf0 	bl	8009ecc <USB_ReadInterrupts>
 80048ec:	4603      	mov	r3, r0
 80048ee:	f003 0310 	and.w	r3, r3, #16
 80048f2:	2b10      	cmp	r3, #16
 80048f4:	d161      	bne.n	80049ba <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	699a      	ldr	r2, [r3, #24]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f022 0210 	bic.w	r2, r2, #16
 8004904:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004906:	6a3b      	ldr	r3, [r7, #32]
 8004908:	6a1b      	ldr	r3, [r3, #32]
 800490a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800490c:	69bb      	ldr	r3, [r7, #24]
 800490e:	f003 020f 	and.w	r2, r3, #15
 8004912:	4613      	mov	r3, r2
 8004914:	00db      	lsls	r3, r3, #3
 8004916:	4413      	add	r3, r2
 8004918:	009b      	lsls	r3, r3, #2
 800491a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800491e:	687a      	ldr	r2, [r7, #4]
 8004920:	4413      	add	r3, r2
 8004922:	3304      	adds	r3, #4
 8004924:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004926:	69bb      	ldr	r3, [r7, #24]
 8004928:	0c5b      	lsrs	r3, r3, #17
 800492a:	f003 030f 	and.w	r3, r3, #15
 800492e:	2b02      	cmp	r3, #2
 8004930:	d124      	bne.n	800497c <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004932:	69ba      	ldr	r2, [r7, #24]
 8004934:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004938:	4013      	ands	r3, r2
 800493a:	2b00      	cmp	r3, #0
 800493c:	d035      	beq.n	80049aa <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004942:	69bb      	ldr	r3, [r7, #24]
 8004944:	091b      	lsrs	r3, r3, #4
 8004946:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004948:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800494c:	b29b      	uxth	r3, r3
 800494e:	461a      	mov	r2, r3
 8004950:	6a38      	ldr	r0, [r7, #32]
 8004952:	f005 f927 	bl	8009ba4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004956:	697b      	ldr	r3, [r7, #20]
 8004958:	68da      	ldr	r2, [r3, #12]
 800495a:	69bb      	ldr	r3, [r7, #24]
 800495c:	091b      	lsrs	r3, r3, #4
 800495e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004962:	441a      	add	r2, r3
 8004964:	697b      	ldr	r3, [r7, #20]
 8004966:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004968:	697b      	ldr	r3, [r7, #20]
 800496a:	695a      	ldr	r2, [r3, #20]
 800496c:	69bb      	ldr	r3, [r7, #24]
 800496e:	091b      	lsrs	r3, r3, #4
 8004970:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004974:	441a      	add	r2, r3
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	615a      	str	r2, [r3, #20]
 800497a:	e016      	b.n	80049aa <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800497c:	69bb      	ldr	r3, [r7, #24]
 800497e:	0c5b      	lsrs	r3, r3, #17
 8004980:	f003 030f 	and.w	r3, r3, #15
 8004984:	2b06      	cmp	r3, #6
 8004986:	d110      	bne.n	80049aa <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800498e:	2208      	movs	r2, #8
 8004990:	4619      	mov	r1, r3
 8004992:	6a38      	ldr	r0, [r7, #32]
 8004994:	f005 f906 	bl	8009ba4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004998:	697b      	ldr	r3, [r7, #20]
 800499a:	695a      	ldr	r2, [r3, #20]
 800499c:	69bb      	ldr	r3, [r7, #24]
 800499e:	091b      	lsrs	r3, r3, #4
 80049a0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80049a4:	441a      	add	r2, r3
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	699a      	ldr	r2, [r3, #24]
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f042 0210 	orr.w	r2, r2, #16
 80049b8:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4618      	mov	r0, r3
 80049c0:	f005 fa84 	bl	8009ecc <USB_ReadInterrupts>
 80049c4:	4603      	mov	r3, r0
 80049c6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80049ca:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80049ce:	f040 80a7 	bne.w	8004b20 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80049d2:	2300      	movs	r3, #0
 80049d4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4618      	mov	r0, r3
 80049dc:	f005 fa89 	bl	8009ef2 <USB_ReadDevAllOutEpInterrupt>
 80049e0:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80049e2:	e099      	b.n	8004b18 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80049e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049e6:	f003 0301 	and.w	r3, r3, #1
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	f000 808e 	beq.w	8004b0c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049f6:	b2d2      	uxtb	r2, r2
 80049f8:	4611      	mov	r1, r2
 80049fa:	4618      	mov	r0, r3
 80049fc:	f005 faad 	bl	8009f5a <USB_ReadDevOutEPInterrupt>
 8004a00:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004a02:	693b      	ldr	r3, [r7, #16]
 8004a04:	f003 0301 	and.w	r3, r3, #1
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d00c      	beq.n	8004a26 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a0e:	015a      	lsls	r2, r3, #5
 8004a10:	69fb      	ldr	r3, [r7, #28]
 8004a12:	4413      	add	r3, r2
 8004a14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a18:	461a      	mov	r2, r3
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004a1e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004a20:	6878      	ldr	r0, [r7, #4]
 8004a22:	f000 fea3 	bl	800576c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	f003 0308 	and.w	r3, r3, #8
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d00c      	beq.n	8004a4a <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a32:	015a      	lsls	r2, r3, #5
 8004a34:	69fb      	ldr	r3, [r7, #28]
 8004a36:	4413      	add	r3, r2
 8004a38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a3c:	461a      	mov	r2, r3
 8004a3e:	2308      	movs	r3, #8
 8004a40:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004a42:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004a44:	6878      	ldr	r0, [r7, #4]
 8004a46:	f000 ff79 	bl	800593c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	f003 0310 	and.w	r3, r3, #16
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d008      	beq.n	8004a66 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a56:	015a      	lsls	r2, r3, #5
 8004a58:	69fb      	ldr	r3, [r7, #28]
 8004a5a:	4413      	add	r3, r2
 8004a5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a60:	461a      	mov	r2, r3
 8004a62:	2310      	movs	r3, #16
 8004a64:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	f003 0302 	and.w	r3, r3, #2
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d030      	beq.n	8004ad2 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004a70:	6a3b      	ldr	r3, [r7, #32]
 8004a72:	695b      	ldr	r3, [r3, #20]
 8004a74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a78:	2b80      	cmp	r3, #128	@ 0x80
 8004a7a:	d109      	bne.n	8004a90 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004a7c:	69fb      	ldr	r3, [r7, #28]
 8004a7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	69fa      	ldr	r2, [r7, #28]
 8004a86:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004a8a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004a8e:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004a90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a92:	4613      	mov	r3, r2
 8004a94:	00db      	lsls	r3, r3, #3
 8004a96:	4413      	add	r3, r2
 8004a98:	009b      	lsls	r3, r3, #2
 8004a9a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004a9e:	687a      	ldr	r2, [r7, #4]
 8004aa0:	4413      	add	r3, r2
 8004aa2:	3304      	adds	r3, #4
 8004aa4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004aa6:	697b      	ldr	r3, [r7, #20]
 8004aa8:	78db      	ldrb	r3, [r3, #3]
 8004aaa:	2b01      	cmp	r3, #1
 8004aac:	d108      	bne.n	8004ac0 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004ab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab6:	b2db      	uxtb	r3, r3
 8004ab8:	4619      	mov	r1, r3
 8004aba:	6878      	ldr	r0, [r7, #4]
 8004abc:	f007 fdf4 	bl	800c6a8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ac2:	015a      	lsls	r2, r3, #5
 8004ac4:	69fb      	ldr	r3, [r7, #28]
 8004ac6:	4413      	add	r3, r2
 8004ac8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004acc:	461a      	mov	r2, r3
 8004ace:	2302      	movs	r3, #2
 8004ad0:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	f003 0320 	and.w	r3, r3, #32
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d008      	beq.n	8004aee <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ade:	015a      	lsls	r2, r3, #5
 8004ae0:	69fb      	ldr	r3, [r7, #28]
 8004ae2:	4413      	add	r3, r2
 8004ae4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ae8:	461a      	mov	r2, r3
 8004aea:	2320      	movs	r3, #32
 8004aec:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d009      	beq.n	8004b0c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004afa:	015a      	lsls	r2, r3, #5
 8004afc:	69fb      	ldr	r3, [r7, #28]
 8004afe:	4413      	add	r3, r2
 8004b00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b04:	461a      	mov	r2, r3
 8004b06:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004b0a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b0e:	3301      	adds	r3, #1
 8004b10:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004b12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b14:	085b      	lsrs	r3, r3, #1
 8004b16:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004b18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	f47f af62 	bne.w	80049e4 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4618      	mov	r0, r3
 8004b26:	f005 f9d1 	bl	8009ecc <USB_ReadInterrupts>
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004b30:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004b34:	f040 80db 	bne.w	8004cee <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	f005 f9f2 	bl	8009f26 <USB_ReadDevAllInEpInterrupt>
 8004b42:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8004b44:	2300      	movs	r3, #0
 8004b46:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8004b48:	e0cd      	b.n	8004ce6 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004b4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b4c:	f003 0301 	and.w	r3, r3, #1
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	f000 80c2 	beq.w	8004cda <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b5c:	b2d2      	uxtb	r2, r2
 8004b5e:	4611      	mov	r1, r2
 8004b60:	4618      	mov	r0, r3
 8004b62:	f005 fa18 	bl	8009f96 <USB_ReadDevInEPInterrupt>
 8004b66:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	f003 0301 	and.w	r3, r3, #1
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d057      	beq.n	8004c22 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b74:	f003 030f 	and.w	r3, r3, #15
 8004b78:	2201      	movs	r2, #1
 8004b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b7e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004b80:	69fb      	ldr	r3, [r7, #28]
 8004b82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b86:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	43db      	mvns	r3, r3
 8004b8c:	69f9      	ldr	r1, [r7, #28]
 8004b8e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004b92:	4013      	ands	r3, r2
 8004b94:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b98:	015a      	lsls	r2, r3, #5
 8004b9a:	69fb      	ldr	r3, [r7, #28]
 8004b9c:	4413      	add	r3, r2
 8004b9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ba2:	461a      	mov	r2, r3
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	799b      	ldrb	r3, [r3, #6]
 8004bac:	2b01      	cmp	r3, #1
 8004bae:	d132      	bne.n	8004c16 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004bb0:	6879      	ldr	r1, [r7, #4]
 8004bb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bb4:	4613      	mov	r3, r2
 8004bb6:	00db      	lsls	r3, r3, #3
 8004bb8:	4413      	add	r3, r2
 8004bba:	009b      	lsls	r3, r3, #2
 8004bbc:	440b      	add	r3, r1
 8004bbe:	3320      	adds	r3, #32
 8004bc0:	6819      	ldr	r1, [r3, #0]
 8004bc2:	6878      	ldr	r0, [r7, #4]
 8004bc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bc6:	4613      	mov	r3, r2
 8004bc8:	00db      	lsls	r3, r3, #3
 8004bca:	4413      	add	r3, r2
 8004bcc:	009b      	lsls	r3, r3, #2
 8004bce:	4403      	add	r3, r0
 8004bd0:	331c      	adds	r3, #28
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4419      	add	r1, r3
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bda:	4613      	mov	r3, r2
 8004bdc:	00db      	lsls	r3, r3, #3
 8004bde:	4413      	add	r3, r2
 8004be0:	009b      	lsls	r3, r3, #2
 8004be2:	4403      	add	r3, r0
 8004be4:	3320      	adds	r3, #32
 8004be6:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d113      	bne.n	8004c16 <HAL_PCD_IRQHandler+0x3a2>
 8004bee:	6879      	ldr	r1, [r7, #4]
 8004bf0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bf2:	4613      	mov	r3, r2
 8004bf4:	00db      	lsls	r3, r3, #3
 8004bf6:	4413      	add	r3, r2
 8004bf8:	009b      	lsls	r3, r3, #2
 8004bfa:	440b      	add	r3, r1
 8004bfc:	3324      	adds	r3, #36	@ 0x24
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d108      	bne.n	8004c16 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6818      	ldr	r0, [r3, #0]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004c0e:	461a      	mov	r2, r3
 8004c10:	2101      	movs	r1, #1
 8004c12:	f005 fa1f 	bl	800a054 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c18:	b2db      	uxtb	r3, r3
 8004c1a:	4619      	mov	r1, r3
 8004c1c:	6878      	ldr	r0, [r7, #4]
 8004c1e:	f007 fcbe 	bl	800c59e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	f003 0308 	and.w	r3, r3, #8
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d008      	beq.n	8004c3e <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c2e:	015a      	lsls	r2, r3, #5
 8004c30:	69fb      	ldr	r3, [r7, #28]
 8004c32:	4413      	add	r3, r2
 8004c34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c38:	461a      	mov	r2, r3
 8004c3a:	2308      	movs	r3, #8
 8004c3c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	f003 0310 	and.w	r3, r3, #16
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d008      	beq.n	8004c5a <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c4a:	015a      	lsls	r2, r3, #5
 8004c4c:	69fb      	ldr	r3, [r7, #28]
 8004c4e:	4413      	add	r3, r2
 8004c50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c54:	461a      	mov	r2, r3
 8004c56:	2310      	movs	r3, #16
 8004c58:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004c5a:	693b      	ldr	r3, [r7, #16]
 8004c5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d008      	beq.n	8004c76 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c66:	015a      	lsls	r2, r3, #5
 8004c68:	69fb      	ldr	r3, [r7, #28]
 8004c6a:	4413      	add	r3, r2
 8004c6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c70:	461a      	mov	r2, r3
 8004c72:	2340      	movs	r3, #64	@ 0x40
 8004c74:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	f003 0302 	and.w	r3, r3, #2
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d023      	beq.n	8004cc8 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004c80:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004c82:	6a38      	ldr	r0, [r7, #32]
 8004c84:	f004 fa06 	bl	8009094 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004c88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c8a:	4613      	mov	r3, r2
 8004c8c:	00db      	lsls	r3, r3, #3
 8004c8e:	4413      	add	r3, r2
 8004c90:	009b      	lsls	r3, r3, #2
 8004c92:	3310      	adds	r3, #16
 8004c94:	687a      	ldr	r2, [r7, #4]
 8004c96:	4413      	add	r3, r2
 8004c98:	3304      	adds	r3, #4
 8004c9a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	78db      	ldrb	r3, [r3, #3]
 8004ca0:	2b01      	cmp	r3, #1
 8004ca2:	d108      	bne.n	8004cb6 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cac:	b2db      	uxtb	r3, r3
 8004cae:	4619      	mov	r1, r3
 8004cb0:	6878      	ldr	r0, [r7, #4]
 8004cb2:	f007 fd0b 	bl	800c6cc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cb8:	015a      	lsls	r2, r3, #5
 8004cba:	69fb      	ldr	r3, [r7, #28]
 8004cbc:	4413      	add	r3, r2
 8004cbe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004cc2:	461a      	mov	r2, r3
 8004cc4:	2302      	movs	r3, #2
 8004cc6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d003      	beq.n	8004cda <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004cd2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004cd4:	6878      	ldr	r0, [r7, #4]
 8004cd6:	f000 fcbd 	bl	8005654 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cdc:	3301      	adds	r3, #1
 8004cde:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ce2:	085b      	lsrs	r3, r3, #1
 8004ce4:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004ce6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	f47f af2e 	bne.w	8004b4a <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f005 f8ea 	bl	8009ecc <USB_ReadInterrupts>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004cfe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004d02:	d122      	bne.n	8004d4a <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004d04:	69fb      	ldr	r3, [r7, #28]
 8004d06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	69fa      	ldr	r2, [r7, #28]
 8004d0e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d12:	f023 0301 	bic.w	r3, r3, #1
 8004d16:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004d1e:	2b01      	cmp	r3, #1
 8004d20:	d108      	bne.n	8004d34 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2200      	movs	r2, #0
 8004d26:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004d2a:	2100      	movs	r1, #0
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	f000 fea3 	bl	8005a78 <HAL_PCDEx_LPM_Callback>
 8004d32:	e002      	b.n	8004d3a <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004d34:	6878      	ldr	r0, [r7, #4]
 8004d36:	f007 fca9 	bl	800c68c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	695a      	ldr	r2, [r3, #20]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004d48:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4618      	mov	r0, r3
 8004d50:	f005 f8bc 	bl	8009ecc <USB_ReadInterrupts>
 8004d54:	4603      	mov	r3, r0
 8004d56:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d5a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d5e:	d112      	bne.n	8004d86 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004d60:	69fb      	ldr	r3, [r7, #28]
 8004d62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	f003 0301 	and.w	r3, r3, #1
 8004d6c:	2b01      	cmp	r3, #1
 8004d6e:	d102      	bne.n	8004d76 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004d70:	6878      	ldr	r0, [r7, #4]
 8004d72:	f007 fc65 	bl	800c640 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	695a      	ldr	r2, [r3, #20]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004d84:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	f005 f89e 	bl	8009ecc <USB_ReadInterrupts>
 8004d90:	4603      	mov	r3, r0
 8004d92:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004d96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d9a:	f040 80b7 	bne.w	8004f0c <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004d9e:	69fb      	ldr	r3, [r7, #28]
 8004da0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	69fa      	ldr	r2, [r7, #28]
 8004da8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004dac:	f023 0301 	bic.w	r3, r3, #1
 8004db0:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	2110      	movs	r1, #16
 8004db8:	4618      	mov	r0, r3
 8004dba:	f004 f96b 	bl	8009094 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004dc2:	e046      	b.n	8004e52 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004dc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dc6:	015a      	lsls	r2, r3, #5
 8004dc8:	69fb      	ldr	r3, [r7, #28]
 8004dca:	4413      	add	r3, r2
 8004dcc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004dd0:	461a      	mov	r2, r3
 8004dd2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004dd6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004dd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dda:	015a      	lsls	r2, r3, #5
 8004ddc:	69fb      	ldr	r3, [r7, #28]
 8004dde:	4413      	add	r3, r2
 8004de0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004de8:	0151      	lsls	r1, r2, #5
 8004dea:	69fa      	ldr	r2, [r7, #28]
 8004dec:	440a      	add	r2, r1
 8004dee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004df2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004df6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004df8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dfa:	015a      	lsls	r2, r3, #5
 8004dfc:	69fb      	ldr	r3, [r7, #28]
 8004dfe:	4413      	add	r3, r2
 8004e00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e04:	461a      	mov	r2, r3
 8004e06:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004e0a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004e0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e0e:	015a      	lsls	r2, r3, #5
 8004e10:	69fb      	ldr	r3, [r7, #28]
 8004e12:	4413      	add	r3, r2
 8004e14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e1c:	0151      	lsls	r1, r2, #5
 8004e1e:	69fa      	ldr	r2, [r7, #28]
 8004e20:	440a      	add	r2, r1
 8004e22:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004e26:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004e2a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004e2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e2e:	015a      	lsls	r2, r3, #5
 8004e30:	69fb      	ldr	r3, [r7, #28]
 8004e32:	4413      	add	r3, r2
 8004e34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e3c:	0151      	lsls	r1, r2, #5
 8004e3e:	69fa      	ldr	r2, [r7, #28]
 8004e40:	440a      	add	r2, r1
 8004e42:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004e46:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004e4a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004e4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e4e:	3301      	adds	r3, #1
 8004e50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	791b      	ldrb	r3, [r3, #4]
 8004e56:	461a      	mov	r2, r3
 8004e58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d3b2      	bcc.n	8004dc4 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004e5e:	69fb      	ldr	r3, [r7, #28]
 8004e60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e64:	69db      	ldr	r3, [r3, #28]
 8004e66:	69fa      	ldr	r2, [r7, #28]
 8004e68:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004e6c:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004e70:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	7bdb      	ldrb	r3, [r3, #15]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d016      	beq.n	8004ea8 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004e7a:	69fb      	ldr	r3, [r7, #28]
 8004e7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e80:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e84:	69fa      	ldr	r2, [r7, #28]
 8004e86:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004e8a:	f043 030b 	orr.w	r3, r3, #11
 8004e8e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004e92:	69fb      	ldr	r3, [r7, #28]
 8004e94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e9a:	69fa      	ldr	r2, [r7, #28]
 8004e9c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004ea0:	f043 030b 	orr.w	r3, r3, #11
 8004ea4:	6453      	str	r3, [r2, #68]	@ 0x44
 8004ea6:	e015      	b.n	8004ed4 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004ea8:	69fb      	ldr	r3, [r7, #28]
 8004eaa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004eae:	695b      	ldr	r3, [r3, #20]
 8004eb0:	69fa      	ldr	r2, [r7, #28]
 8004eb2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004eb6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004eba:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8004ebe:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004ec0:	69fb      	ldr	r3, [r7, #28]
 8004ec2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ec6:	691b      	ldr	r3, [r3, #16]
 8004ec8:	69fa      	ldr	r2, [r7, #28]
 8004eca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004ece:	f043 030b 	orr.w	r3, r3, #11
 8004ed2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004ed4:	69fb      	ldr	r3, [r7, #28]
 8004ed6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	69fa      	ldr	r2, [r7, #28]
 8004ede:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004ee2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004ee6:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6818      	ldr	r0, [r3, #0]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004ef6:	461a      	mov	r2, r3
 8004ef8:	f005 f8ac 	bl	800a054 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	695a      	ldr	r2, [r3, #20]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004f0a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4618      	mov	r0, r3
 8004f12:	f004 ffdb 	bl	8009ecc <USB_ReadInterrupts>
 8004f16:	4603      	mov	r3, r0
 8004f18:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004f1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f20:	d123      	bne.n	8004f6a <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4618      	mov	r0, r3
 8004f28:	f005 f871 	bl	800a00e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4618      	mov	r0, r3
 8004f32:	f004 f928 	bl	8009186 <USB_GetDevSpeed>
 8004f36:	4603      	mov	r3, r0
 8004f38:	461a      	mov	r2, r3
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681c      	ldr	r4, [r3, #0]
 8004f42:	f001 fa09 	bl	8006358 <HAL_RCC_GetHCLKFreq>
 8004f46:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004f4c:	461a      	mov	r2, r3
 8004f4e:	4620      	mov	r0, r4
 8004f50:	f003 fe2c 	bl	8008bac <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004f54:	6878      	ldr	r0, [r7, #4]
 8004f56:	f007 fb4a 	bl	800c5ee <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	695a      	ldr	r2, [r3, #20]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004f68:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f004 ffac 	bl	8009ecc <USB_ReadInterrupts>
 8004f74:	4603      	mov	r3, r0
 8004f76:	f003 0308 	and.w	r3, r3, #8
 8004f7a:	2b08      	cmp	r3, #8
 8004f7c:	d10a      	bne.n	8004f94 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f007 fb27 	bl	800c5d2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	695a      	ldr	r2, [r3, #20]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f002 0208 	and.w	r2, r2, #8
 8004f92:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4618      	mov	r0, r3
 8004f9a:	f004 ff97 	bl	8009ecc <USB_ReadInterrupts>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fa4:	2b80      	cmp	r3, #128	@ 0x80
 8004fa6:	d123      	bne.n	8004ff0 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004fa8:	6a3b      	ldr	r3, [r7, #32]
 8004faa:	699b      	ldr	r3, [r3, #24]
 8004fac:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004fb0:	6a3b      	ldr	r3, [r7, #32]
 8004fb2:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fb8:	e014      	b.n	8004fe4 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004fba:	6879      	ldr	r1, [r7, #4]
 8004fbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fbe:	4613      	mov	r3, r2
 8004fc0:	00db      	lsls	r3, r3, #3
 8004fc2:	4413      	add	r3, r2
 8004fc4:	009b      	lsls	r3, r3, #2
 8004fc6:	440b      	add	r3, r1
 8004fc8:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004fcc:	781b      	ldrb	r3, [r3, #0]
 8004fce:	2b01      	cmp	r3, #1
 8004fd0:	d105      	bne.n	8004fde <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd4:	b2db      	uxtb	r3, r3
 8004fd6:	4619      	mov	r1, r3
 8004fd8:	6878      	ldr	r0, [r7, #4]
 8004fda:	f000 fb0a 	bl	80055f2 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe0:	3301      	adds	r3, #1
 8004fe2:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	791b      	ldrb	r3, [r3, #4]
 8004fe8:	461a      	mov	r2, r3
 8004fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d3e4      	bcc.n	8004fba <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	f004 ff69 	bl	8009ecc <USB_ReadInterrupts>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005000:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005004:	d13c      	bne.n	8005080 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005006:	2301      	movs	r3, #1
 8005008:	627b      	str	r3, [r7, #36]	@ 0x24
 800500a:	e02b      	b.n	8005064 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800500c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800500e:	015a      	lsls	r2, r3, #5
 8005010:	69fb      	ldr	r3, [r7, #28]
 8005012:	4413      	add	r3, r2
 8005014:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800501c:	6879      	ldr	r1, [r7, #4]
 800501e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005020:	4613      	mov	r3, r2
 8005022:	00db      	lsls	r3, r3, #3
 8005024:	4413      	add	r3, r2
 8005026:	009b      	lsls	r3, r3, #2
 8005028:	440b      	add	r3, r1
 800502a:	3318      	adds	r3, #24
 800502c:	781b      	ldrb	r3, [r3, #0]
 800502e:	2b01      	cmp	r3, #1
 8005030:	d115      	bne.n	800505e <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005032:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005034:	2b00      	cmp	r3, #0
 8005036:	da12      	bge.n	800505e <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005038:	6879      	ldr	r1, [r7, #4]
 800503a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800503c:	4613      	mov	r3, r2
 800503e:	00db      	lsls	r3, r3, #3
 8005040:	4413      	add	r3, r2
 8005042:	009b      	lsls	r3, r3, #2
 8005044:	440b      	add	r3, r1
 8005046:	3317      	adds	r3, #23
 8005048:	2201      	movs	r2, #1
 800504a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800504c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800504e:	b2db      	uxtb	r3, r3
 8005050:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005054:	b2db      	uxtb	r3, r3
 8005056:	4619      	mov	r1, r3
 8005058:	6878      	ldr	r0, [r7, #4]
 800505a:	f000 faca 	bl	80055f2 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800505e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005060:	3301      	adds	r3, #1
 8005062:	627b      	str	r3, [r7, #36]	@ 0x24
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	791b      	ldrb	r3, [r3, #4]
 8005068:	461a      	mov	r2, r3
 800506a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800506c:	4293      	cmp	r3, r2
 800506e:	d3cd      	bcc.n	800500c <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	695a      	ldr	r2, [r3, #20]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800507e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	4618      	mov	r0, r3
 8005086:	f004 ff21 	bl	8009ecc <USB_ReadInterrupts>
 800508a:	4603      	mov	r3, r0
 800508c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005090:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005094:	d156      	bne.n	8005144 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005096:	2301      	movs	r3, #1
 8005098:	627b      	str	r3, [r7, #36]	@ 0x24
 800509a:	e045      	b.n	8005128 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800509c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800509e:	015a      	lsls	r2, r3, #5
 80050a0:	69fb      	ldr	r3, [r7, #28]
 80050a2:	4413      	add	r3, r2
 80050a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80050ac:	6879      	ldr	r1, [r7, #4]
 80050ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050b0:	4613      	mov	r3, r2
 80050b2:	00db      	lsls	r3, r3, #3
 80050b4:	4413      	add	r3, r2
 80050b6:	009b      	lsls	r3, r3, #2
 80050b8:	440b      	add	r3, r1
 80050ba:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80050be:	781b      	ldrb	r3, [r3, #0]
 80050c0:	2b01      	cmp	r3, #1
 80050c2:	d12e      	bne.n	8005122 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80050c4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	da2b      	bge.n	8005122 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80050ca:	69bb      	ldr	r3, [r7, #24]
 80050cc:	0c1a      	lsrs	r2, r3, #16
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80050d4:	4053      	eors	r3, r2
 80050d6:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d121      	bne.n	8005122 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80050de:	6879      	ldr	r1, [r7, #4]
 80050e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050e2:	4613      	mov	r3, r2
 80050e4:	00db      	lsls	r3, r3, #3
 80050e6:	4413      	add	r3, r2
 80050e8:	009b      	lsls	r3, r3, #2
 80050ea:	440b      	add	r3, r1
 80050ec:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80050f0:	2201      	movs	r2, #1
 80050f2:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80050f4:	6a3b      	ldr	r3, [r7, #32]
 80050f6:	699b      	ldr	r3, [r3, #24]
 80050f8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80050fc:	6a3b      	ldr	r3, [r7, #32]
 80050fe:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005100:	6a3b      	ldr	r3, [r7, #32]
 8005102:	695b      	ldr	r3, [r3, #20]
 8005104:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005108:	2b00      	cmp	r3, #0
 800510a:	d10a      	bne.n	8005122 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800510c:	69fb      	ldr	r3, [r7, #28]
 800510e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	69fa      	ldr	r2, [r7, #28]
 8005116:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800511a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800511e:	6053      	str	r3, [r2, #4]
            break;
 8005120:	e008      	b.n	8005134 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005124:	3301      	adds	r3, #1
 8005126:	627b      	str	r3, [r7, #36]	@ 0x24
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	791b      	ldrb	r3, [r3, #4]
 800512c:	461a      	mov	r2, r3
 800512e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005130:	4293      	cmp	r3, r2
 8005132:	d3b3      	bcc.n	800509c <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	695a      	ldr	r2, [r3, #20]
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8005142:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4618      	mov	r0, r3
 800514a:	f004 febf 	bl	8009ecc <USB_ReadInterrupts>
 800514e:	4603      	mov	r3, r0
 8005150:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005154:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005158:	d10a      	bne.n	8005170 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f007 fac8 	bl	800c6f0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	695a      	ldr	r2, [r3, #20]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800516e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4618      	mov	r0, r3
 8005176:	f004 fea9 	bl	8009ecc <USB_ReadInterrupts>
 800517a:	4603      	mov	r3, r0
 800517c:	f003 0304 	and.w	r3, r3, #4
 8005180:	2b04      	cmp	r3, #4
 8005182:	d115      	bne.n	80051b0 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800518c:	69bb      	ldr	r3, [r7, #24]
 800518e:	f003 0304 	and.w	r3, r3, #4
 8005192:	2b00      	cmp	r3, #0
 8005194:	d002      	beq.n	800519c <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005196:	6878      	ldr	r0, [r7, #4]
 8005198:	f007 fab8 	bl	800c70c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	6859      	ldr	r1, [r3, #4]
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	69ba      	ldr	r2, [r7, #24]
 80051a8:	430a      	orrs	r2, r1
 80051aa:	605a      	str	r2, [r3, #4]
 80051ac:	e000      	b.n	80051b0 <HAL_PCD_IRQHandler+0x93c>
      return;
 80051ae:	bf00      	nop
    }
  }
}
 80051b0:	3734      	adds	r7, #52	@ 0x34
 80051b2:	46bd      	mov	sp, r7
 80051b4:	bd90      	pop	{r4, r7, pc}

080051b6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80051b6:	b580      	push	{r7, lr}
 80051b8:	b082      	sub	sp, #8
 80051ba:	af00      	add	r7, sp, #0
 80051bc:	6078      	str	r0, [r7, #4]
 80051be:	460b      	mov	r3, r1
 80051c0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80051c8:	2b01      	cmp	r3, #1
 80051ca:	d101      	bne.n	80051d0 <HAL_PCD_SetAddress+0x1a>
 80051cc:	2302      	movs	r3, #2
 80051ce:	e012      	b.n	80051f6 <HAL_PCD_SetAddress+0x40>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2201      	movs	r2, #1
 80051d4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	78fa      	ldrb	r2, [r7, #3]
 80051dc:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	78fa      	ldrb	r2, [r7, #3]
 80051e4:	4611      	mov	r1, r2
 80051e6:	4618      	mov	r0, r3
 80051e8:	f004 fe08 	bl	8009dfc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2200      	movs	r2, #0
 80051f0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80051f4:	2300      	movs	r3, #0
}
 80051f6:	4618      	mov	r0, r3
 80051f8:	3708      	adds	r7, #8
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd80      	pop	{r7, pc}

080051fe <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80051fe:	b580      	push	{r7, lr}
 8005200:	b084      	sub	sp, #16
 8005202:	af00      	add	r7, sp, #0
 8005204:	6078      	str	r0, [r7, #4]
 8005206:	4608      	mov	r0, r1
 8005208:	4611      	mov	r1, r2
 800520a:	461a      	mov	r2, r3
 800520c:	4603      	mov	r3, r0
 800520e:	70fb      	strb	r3, [r7, #3]
 8005210:	460b      	mov	r3, r1
 8005212:	803b      	strh	r3, [r7, #0]
 8005214:	4613      	mov	r3, r2
 8005216:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8005218:	2300      	movs	r3, #0
 800521a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800521c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005220:	2b00      	cmp	r3, #0
 8005222:	da0f      	bge.n	8005244 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005224:	78fb      	ldrb	r3, [r7, #3]
 8005226:	f003 020f 	and.w	r2, r3, #15
 800522a:	4613      	mov	r3, r2
 800522c:	00db      	lsls	r3, r3, #3
 800522e:	4413      	add	r3, r2
 8005230:	009b      	lsls	r3, r3, #2
 8005232:	3310      	adds	r3, #16
 8005234:	687a      	ldr	r2, [r7, #4]
 8005236:	4413      	add	r3, r2
 8005238:	3304      	adds	r3, #4
 800523a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2201      	movs	r2, #1
 8005240:	705a      	strb	r2, [r3, #1]
 8005242:	e00f      	b.n	8005264 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005244:	78fb      	ldrb	r3, [r7, #3]
 8005246:	f003 020f 	and.w	r2, r3, #15
 800524a:	4613      	mov	r3, r2
 800524c:	00db      	lsls	r3, r3, #3
 800524e:	4413      	add	r3, r2
 8005250:	009b      	lsls	r3, r3, #2
 8005252:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005256:	687a      	ldr	r2, [r7, #4]
 8005258:	4413      	add	r3, r2
 800525a:	3304      	adds	r3, #4
 800525c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	2200      	movs	r2, #0
 8005262:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005264:	78fb      	ldrb	r3, [r7, #3]
 8005266:	f003 030f 	and.w	r3, r3, #15
 800526a:	b2da      	uxtb	r2, r3
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005270:	883b      	ldrh	r3, [r7, #0]
 8005272:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	78ba      	ldrb	r2, [r7, #2]
 800527e:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	785b      	ldrb	r3, [r3, #1]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d004      	beq.n	8005292 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	781b      	ldrb	r3, [r3, #0]
 800528c:	461a      	mov	r2, r3
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005292:	78bb      	ldrb	r3, [r7, #2]
 8005294:	2b02      	cmp	r3, #2
 8005296:	d102      	bne.n	800529e <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	2200      	movs	r2, #0
 800529c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	d101      	bne.n	80052ac <HAL_PCD_EP_Open+0xae>
 80052a8:	2302      	movs	r3, #2
 80052aa:	e00e      	b.n	80052ca <HAL_PCD_EP_Open+0xcc>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2201      	movs	r2, #1
 80052b0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	68f9      	ldr	r1, [r7, #12]
 80052ba:	4618      	mov	r0, r3
 80052bc:	f003 ff88 	bl	80091d0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2200      	movs	r2, #0
 80052c4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80052c8:	7afb      	ldrb	r3, [r7, #11]
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	3710      	adds	r7, #16
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bd80      	pop	{r7, pc}

080052d2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80052d2:	b580      	push	{r7, lr}
 80052d4:	b084      	sub	sp, #16
 80052d6:	af00      	add	r7, sp, #0
 80052d8:	6078      	str	r0, [r7, #4]
 80052da:	460b      	mov	r3, r1
 80052dc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80052de:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	da0f      	bge.n	8005306 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80052e6:	78fb      	ldrb	r3, [r7, #3]
 80052e8:	f003 020f 	and.w	r2, r3, #15
 80052ec:	4613      	mov	r3, r2
 80052ee:	00db      	lsls	r3, r3, #3
 80052f0:	4413      	add	r3, r2
 80052f2:	009b      	lsls	r3, r3, #2
 80052f4:	3310      	adds	r3, #16
 80052f6:	687a      	ldr	r2, [r7, #4]
 80052f8:	4413      	add	r3, r2
 80052fa:	3304      	adds	r3, #4
 80052fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	2201      	movs	r2, #1
 8005302:	705a      	strb	r2, [r3, #1]
 8005304:	e00f      	b.n	8005326 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005306:	78fb      	ldrb	r3, [r7, #3]
 8005308:	f003 020f 	and.w	r2, r3, #15
 800530c:	4613      	mov	r3, r2
 800530e:	00db      	lsls	r3, r3, #3
 8005310:	4413      	add	r3, r2
 8005312:	009b      	lsls	r3, r3, #2
 8005314:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005318:	687a      	ldr	r2, [r7, #4]
 800531a:	4413      	add	r3, r2
 800531c:	3304      	adds	r3, #4
 800531e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2200      	movs	r2, #0
 8005324:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8005326:	78fb      	ldrb	r3, [r7, #3]
 8005328:	f003 030f 	and.w	r3, r3, #15
 800532c:	b2da      	uxtb	r2, r3
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005338:	2b01      	cmp	r3, #1
 800533a:	d101      	bne.n	8005340 <HAL_PCD_EP_Close+0x6e>
 800533c:	2302      	movs	r3, #2
 800533e:	e00e      	b.n	800535e <HAL_PCD_EP_Close+0x8c>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2201      	movs	r2, #1
 8005344:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	68f9      	ldr	r1, [r7, #12]
 800534e:	4618      	mov	r0, r3
 8005350:	f003 ffc6 	bl	80092e0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2200      	movs	r2, #0
 8005358:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800535c:	2300      	movs	r3, #0
}
 800535e:	4618      	mov	r0, r3
 8005360:	3710      	adds	r7, #16
 8005362:	46bd      	mov	sp, r7
 8005364:	bd80      	pop	{r7, pc}

08005366 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005366:	b580      	push	{r7, lr}
 8005368:	b086      	sub	sp, #24
 800536a:	af00      	add	r7, sp, #0
 800536c:	60f8      	str	r0, [r7, #12]
 800536e:	607a      	str	r2, [r7, #4]
 8005370:	603b      	str	r3, [r7, #0]
 8005372:	460b      	mov	r3, r1
 8005374:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005376:	7afb      	ldrb	r3, [r7, #11]
 8005378:	f003 020f 	and.w	r2, r3, #15
 800537c:	4613      	mov	r3, r2
 800537e:	00db      	lsls	r3, r3, #3
 8005380:	4413      	add	r3, r2
 8005382:	009b      	lsls	r3, r3, #2
 8005384:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005388:	68fa      	ldr	r2, [r7, #12]
 800538a:	4413      	add	r3, r2
 800538c:	3304      	adds	r3, #4
 800538e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	687a      	ldr	r2, [r7, #4]
 8005394:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	683a      	ldr	r2, [r7, #0]
 800539a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800539c:	697b      	ldr	r3, [r7, #20]
 800539e:	2200      	movs	r2, #0
 80053a0:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80053a2:	697b      	ldr	r3, [r7, #20]
 80053a4:	2200      	movs	r2, #0
 80053a6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80053a8:	7afb      	ldrb	r3, [r7, #11]
 80053aa:	f003 030f 	and.w	r3, r3, #15
 80053ae:	b2da      	uxtb	r2, r3
 80053b0:	697b      	ldr	r3, [r7, #20]
 80053b2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	799b      	ldrb	r3, [r3, #6]
 80053b8:	2b01      	cmp	r3, #1
 80053ba:	d102      	bne.n	80053c2 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80053bc:	687a      	ldr	r2, [r7, #4]
 80053be:	697b      	ldr	r3, [r7, #20]
 80053c0:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	6818      	ldr	r0, [r3, #0]
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	799b      	ldrb	r3, [r3, #6]
 80053ca:	461a      	mov	r2, r3
 80053cc:	6979      	ldr	r1, [r7, #20]
 80053ce:	f004 f863 	bl	8009498 <USB_EPStartXfer>

  return HAL_OK;
 80053d2:	2300      	movs	r3, #0
}
 80053d4:	4618      	mov	r0, r3
 80053d6:	3718      	adds	r7, #24
 80053d8:	46bd      	mov	sp, r7
 80053da:	bd80      	pop	{r7, pc}

080053dc <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80053dc:	b480      	push	{r7}
 80053de:	b083      	sub	sp, #12
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
 80053e4:	460b      	mov	r3, r1
 80053e6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80053e8:	78fb      	ldrb	r3, [r7, #3]
 80053ea:	f003 020f 	and.w	r2, r3, #15
 80053ee:	6879      	ldr	r1, [r7, #4]
 80053f0:	4613      	mov	r3, r2
 80053f2:	00db      	lsls	r3, r3, #3
 80053f4:	4413      	add	r3, r2
 80053f6:	009b      	lsls	r3, r3, #2
 80053f8:	440b      	add	r3, r1
 80053fa:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80053fe:	681b      	ldr	r3, [r3, #0]
}
 8005400:	4618      	mov	r0, r3
 8005402:	370c      	adds	r7, #12
 8005404:	46bd      	mov	sp, r7
 8005406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540a:	4770      	bx	lr

0800540c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b086      	sub	sp, #24
 8005410:	af00      	add	r7, sp, #0
 8005412:	60f8      	str	r0, [r7, #12]
 8005414:	607a      	str	r2, [r7, #4]
 8005416:	603b      	str	r3, [r7, #0]
 8005418:	460b      	mov	r3, r1
 800541a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800541c:	7afb      	ldrb	r3, [r7, #11]
 800541e:	f003 020f 	and.w	r2, r3, #15
 8005422:	4613      	mov	r3, r2
 8005424:	00db      	lsls	r3, r3, #3
 8005426:	4413      	add	r3, r2
 8005428:	009b      	lsls	r3, r3, #2
 800542a:	3310      	adds	r3, #16
 800542c:	68fa      	ldr	r2, [r7, #12]
 800542e:	4413      	add	r3, r2
 8005430:	3304      	adds	r3, #4
 8005432:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005434:	697b      	ldr	r3, [r7, #20]
 8005436:	687a      	ldr	r2, [r7, #4]
 8005438:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800543a:	697b      	ldr	r3, [r7, #20]
 800543c:	683a      	ldr	r2, [r7, #0]
 800543e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005440:	697b      	ldr	r3, [r7, #20]
 8005442:	2200      	movs	r2, #0
 8005444:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	2201      	movs	r2, #1
 800544a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800544c:	7afb      	ldrb	r3, [r7, #11]
 800544e:	f003 030f 	and.w	r3, r3, #15
 8005452:	b2da      	uxtb	r2, r3
 8005454:	697b      	ldr	r3, [r7, #20]
 8005456:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	799b      	ldrb	r3, [r3, #6]
 800545c:	2b01      	cmp	r3, #1
 800545e:	d102      	bne.n	8005466 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005460:	687a      	ldr	r2, [r7, #4]
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	6818      	ldr	r0, [r3, #0]
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	799b      	ldrb	r3, [r3, #6]
 800546e:	461a      	mov	r2, r3
 8005470:	6979      	ldr	r1, [r7, #20]
 8005472:	f004 f811 	bl	8009498 <USB_EPStartXfer>

  return HAL_OK;
 8005476:	2300      	movs	r3, #0
}
 8005478:	4618      	mov	r0, r3
 800547a:	3718      	adds	r7, #24
 800547c:	46bd      	mov	sp, r7
 800547e:	bd80      	pop	{r7, pc}

08005480 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b084      	sub	sp, #16
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
 8005488:	460b      	mov	r3, r1
 800548a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800548c:	78fb      	ldrb	r3, [r7, #3]
 800548e:	f003 030f 	and.w	r3, r3, #15
 8005492:	687a      	ldr	r2, [r7, #4]
 8005494:	7912      	ldrb	r2, [r2, #4]
 8005496:	4293      	cmp	r3, r2
 8005498:	d901      	bls.n	800549e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800549a:	2301      	movs	r3, #1
 800549c:	e04f      	b.n	800553e <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800549e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	da0f      	bge.n	80054c6 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80054a6:	78fb      	ldrb	r3, [r7, #3]
 80054a8:	f003 020f 	and.w	r2, r3, #15
 80054ac:	4613      	mov	r3, r2
 80054ae:	00db      	lsls	r3, r3, #3
 80054b0:	4413      	add	r3, r2
 80054b2:	009b      	lsls	r3, r3, #2
 80054b4:	3310      	adds	r3, #16
 80054b6:	687a      	ldr	r2, [r7, #4]
 80054b8:	4413      	add	r3, r2
 80054ba:	3304      	adds	r3, #4
 80054bc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2201      	movs	r2, #1
 80054c2:	705a      	strb	r2, [r3, #1]
 80054c4:	e00d      	b.n	80054e2 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80054c6:	78fa      	ldrb	r2, [r7, #3]
 80054c8:	4613      	mov	r3, r2
 80054ca:	00db      	lsls	r3, r3, #3
 80054cc:	4413      	add	r3, r2
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80054d4:	687a      	ldr	r2, [r7, #4]
 80054d6:	4413      	add	r3, r2
 80054d8:	3304      	adds	r3, #4
 80054da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	2200      	movs	r2, #0
 80054e0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	2201      	movs	r2, #1
 80054e6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80054e8:	78fb      	ldrb	r3, [r7, #3]
 80054ea:	f003 030f 	and.w	r3, r3, #15
 80054ee:	b2da      	uxtb	r2, r3
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80054fa:	2b01      	cmp	r3, #1
 80054fc:	d101      	bne.n	8005502 <HAL_PCD_EP_SetStall+0x82>
 80054fe:	2302      	movs	r3, #2
 8005500:	e01d      	b.n	800553e <HAL_PCD_EP_SetStall+0xbe>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2201      	movs	r2, #1
 8005506:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	68f9      	ldr	r1, [r7, #12]
 8005510:	4618      	mov	r0, r3
 8005512:	f004 fb9f 	bl	8009c54 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005516:	78fb      	ldrb	r3, [r7, #3]
 8005518:	f003 030f 	and.w	r3, r3, #15
 800551c:	2b00      	cmp	r3, #0
 800551e:	d109      	bne.n	8005534 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6818      	ldr	r0, [r3, #0]
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	7999      	ldrb	r1, [r3, #6]
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800552e:	461a      	mov	r2, r3
 8005530:	f004 fd90 	bl	800a054 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2200      	movs	r2, #0
 8005538:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800553c:	2300      	movs	r3, #0
}
 800553e:	4618      	mov	r0, r3
 8005540:	3710      	adds	r7, #16
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}

08005546 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005546:	b580      	push	{r7, lr}
 8005548:	b084      	sub	sp, #16
 800554a:	af00      	add	r7, sp, #0
 800554c:	6078      	str	r0, [r7, #4]
 800554e:	460b      	mov	r3, r1
 8005550:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005552:	78fb      	ldrb	r3, [r7, #3]
 8005554:	f003 030f 	and.w	r3, r3, #15
 8005558:	687a      	ldr	r2, [r7, #4]
 800555a:	7912      	ldrb	r2, [r2, #4]
 800555c:	4293      	cmp	r3, r2
 800555e:	d901      	bls.n	8005564 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005560:	2301      	movs	r3, #1
 8005562:	e042      	b.n	80055ea <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005564:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005568:	2b00      	cmp	r3, #0
 800556a:	da0f      	bge.n	800558c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800556c:	78fb      	ldrb	r3, [r7, #3]
 800556e:	f003 020f 	and.w	r2, r3, #15
 8005572:	4613      	mov	r3, r2
 8005574:	00db      	lsls	r3, r3, #3
 8005576:	4413      	add	r3, r2
 8005578:	009b      	lsls	r3, r3, #2
 800557a:	3310      	adds	r3, #16
 800557c:	687a      	ldr	r2, [r7, #4]
 800557e:	4413      	add	r3, r2
 8005580:	3304      	adds	r3, #4
 8005582:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	2201      	movs	r2, #1
 8005588:	705a      	strb	r2, [r3, #1]
 800558a:	e00f      	b.n	80055ac <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800558c:	78fb      	ldrb	r3, [r7, #3]
 800558e:	f003 020f 	and.w	r2, r3, #15
 8005592:	4613      	mov	r3, r2
 8005594:	00db      	lsls	r3, r3, #3
 8005596:	4413      	add	r3, r2
 8005598:	009b      	lsls	r3, r3, #2
 800559a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800559e:	687a      	ldr	r2, [r7, #4]
 80055a0:	4413      	add	r3, r2
 80055a2:	3304      	adds	r3, #4
 80055a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	2200      	movs	r2, #0
 80055aa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2200      	movs	r2, #0
 80055b0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80055b2:	78fb      	ldrb	r3, [r7, #3]
 80055b4:	f003 030f 	and.w	r3, r3, #15
 80055b8:	b2da      	uxtb	r2, r3
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80055c4:	2b01      	cmp	r3, #1
 80055c6:	d101      	bne.n	80055cc <HAL_PCD_EP_ClrStall+0x86>
 80055c8:	2302      	movs	r3, #2
 80055ca:	e00e      	b.n	80055ea <HAL_PCD_EP_ClrStall+0xa4>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2201      	movs	r2, #1
 80055d0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	68f9      	ldr	r1, [r7, #12]
 80055da:	4618      	mov	r0, r3
 80055dc:	f004 fba8 	bl	8009d30 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2200      	movs	r2, #0
 80055e4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80055e8:	2300      	movs	r3, #0
}
 80055ea:	4618      	mov	r0, r3
 80055ec:	3710      	adds	r7, #16
 80055ee:	46bd      	mov	sp, r7
 80055f0:	bd80      	pop	{r7, pc}

080055f2 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80055f2:	b580      	push	{r7, lr}
 80055f4:	b084      	sub	sp, #16
 80055f6:	af00      	add	r7, sp, #0
 80055f8:	6078      	str	r0, [r7, #4]
 80055fa:	460b      	mov	r3, r1
 80055fc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80055fe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005602:	2b00      	cmp	r3, #0
 8005604:	da0c      	bge.n	8005620 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005606:	78fb      	ldrb	r3, [r7, #3]
 8005608:	f003 020f 	and.w	r2, r3, #15
 800560c:	4613      	mov	r3, r2
 800560e:	00db      	lsls	r3, r3, #3
 8005610:	4413      	add	r3, r2
 8005612:	009b      	lsls	r3, r3, #2
 8005614:	3310      	adds	r3, #16
 8005616:	687a      	ldr	r2, [r7, #4]
 8005618:	4413      	add	r3, r2
 800561a:	3304      	adds	r3, #4
 800561c:	60fb      	str	r3, [r7, #12]
 800561e:	e00c      	b.n	800563a <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005620:	78fb      	ldrb	r3, [r7, #3]
 8005622:	f003 020f 	and.w	r2, r3, #15
 8005626:	4613      	mov	r3, r2
 8005628:	00db      	lsls	r3, r3, #3
 800562a:	4413      	add	r3, r2
 800562c:	009b      	lsls	r3, r3, #2
 800562e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005632:	687a      	ldr	r2, [r7, #4]
 8005634:	4413      	add	r3, r2
 8005636:	3304      	adds	r3, #4
 8005638:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	68f9      	ldr	r1, [r7, #12]
 8005640:	4618      	mov	r0, r3
 8005642:	f004 f9c7 	bl	80099d4 <USB_EPStopXfer>
 8005646:	4603      	mov	r3, r0
 8005648:	72fb      	strb	r3, [r7, #11]

  return ret;
 800564a:	7afb      	ldrb	r3, [r7, #11]
}
 800564c:	4618      	mov	r0, r3
 800564e:	3710      	adds	r7, #16
 8005650:	46bd      	mov	sp, r7
 8005652:	bd80      	pop	{r7, pc}

08005654 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b08a      	sub	sp, #40	@ 0x28
 8005658:	af02      	add	r7, sp, #8
 800565a:	6078      	str	r0, [r7, #4]
 800565c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005668:	683a      	ldr	r2, [r7, #0]
 800566a:	4613      	mov	r3, r2
 800566c:	00db      	lsls	r3, r3, #3
 800566e:	4413      	add	r3, r2
 8005670:	009b      	lsls	r3, r3, #2
 8005672:	3310      	adds	r3, #16
 8005674:	687a      	ldr	r2, [r7, #4]
 8005676:	4413      	add	r3, r2
 8005678:	3304      	adds	r3, #4
 800567a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	695a      	ldr	r2, [r3, #20]
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	691b      	ldr	r3, [r3, #16]
 8005684:	429a      	cmp	r2, r3
 8005686:	d901      	bls.n	800568c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005688:	2301      	movs	r3, #1
 800568a:	e06b      	b.n	8005764 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	691a      	ldr	r2, [r3, #16]
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	695b      	ldr	r3, [r3, #20]
 8005694:	1ad3      	subs	r3, r2, r3
 8005696:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	69fa      	ldr	r2, [r7, #28]
 800569e:	429a      	cmp	r2, r3
 80056a0:	d902      	bls.n	80056a8 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	689b      	ldr	r3, [r3, #8]
 80056a6:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80056a8:	69fb      	ldr	r3, [r7, #28]
 80056aa:	3303      	adds	r3, #3
 80056ac:	089b      	lsrs	r3, r3, #2
 80056ae:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80056b0:	e02a      	b.n	8005708 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	691a      	ldr	r2, [r3, #16]
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	695b      	ldr	r3, [r3, #20]
 80056ba:	1ad3      	subs	r3, r2, r3
 80056bc:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	689b      	ldr	r3, [r3, #8]
 80056c2:	69fa      	ldr	r2, [r7, #28]
 80056c4:	429a      	cmp	r2, r3
 80056c6:	d902      	bls.n	80056ce <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80056ce:	69fb      	ldr	r3, [r7, #28]
 80056d0:	3303      	adds	r3, #3
 80056d2:	089b      	lsrs	r3, r3, #2
 80056d4:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	68d9      	ldr	r1, [r3, #12]
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	b2da      	uxtb	r2, r3
 80056de:	69fb      	ldr	r3, [r7, #28]
 80056e0:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80056e6:	9300      	str	r3, [sp, #0]
 80056e8:	4603      	mov	r3, r0
 80056ea:	6978      	ldr	r0, [r7, #20]
 80056ec:	f004 fa1c 	bl	8009b28 <USB_WritePacket>

    ep->xfer_buff  += len;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	68da      	ldr	r2, [r3, #12]
 80056f4:	69fb      	ldr	r3, [r7, #28]
 80056f6:	441a      	add	r2, r3
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	695a      	ldr	r2, [r3, #20]
 8005700:	69fb      	ldr	r3, [r7, #28]
 8005702:	441a      	add	r2, r3
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	015a      	lsls	r2, r3, #5
 800570c:	693b      	ldr	r3, [r7, #16]
 800570e:	4413      	add	r3, r2
 8005710:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005714:	699b      	ldr	r3, [r3, #24]
 8005716:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005718:	69ba      	ldr	r2, [r7, #24]
 800571a:	429a      	cmp	r2, r3
 800571c:	d809      	bhi.n	8005732 <PCD_WriteEmptyTxFifo+0xde>
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	695a      	ldr	r2, [r3, #20]
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005726:	429a      	cmp	r2, r3
 8005728:	d203      	bcs.n	8005732 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	691b      	ldr	r3, [r3, #16]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d1bf      	bne.n	80056b2 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	691a      	ldr	r2, [r3, #16]
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	695b      	ldr	r3, [r3, #20]
 800573a:	429a      	cmp	r2, r3
 800573c:	d811      	bhi.n	8005762 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	f003 030f 	and.w	r3, r3, #15
 8005744:	2201      	movs	r2, #1
 8005746:	fa02 f303 	lsl.w	r3, r2, r3
 800574a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800574c:	693b      	ldr	r3, [r7, #16]
 800574e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005752:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005754:	68bb      	ldr	r3, [r7, #8]
 8005756:	43db      	mvns	r3, r3
 8005758:	6939      	ldr	r1, [r7, #16]
 800575a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800575e:	4013      	ands	r3, r2
 8005760:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8005762:	2300      	movs	r3, #0
}
 8005764:	4618      	mov	r0, r3
 8005766:	3720      	adds	r7, #32
 8005768:	46bd      	mov	sp, r7
 800576a:	bd80      	pop	{r7, pc}

0800576c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b088      	sub	sp, #32
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
 8005774:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800577c:	69fb      	ldr	r3, [r7, #28]
 800577e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005780:	69fb      	ldr	r3, [r7, #28]
 8005782:	333c      	adds	r3, #60	@ 0x3c
 8005784:	3304      	adds	r3, #4
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	015a      	lsls	r2, r3, #5
 800578e:	69bb      	ldr	r3, [r7, #24]
 8005790:	4413      	add	r3, r2
 8005792:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005796:	689b      	ldr	r3, [r3, #8]
 8005798:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	799b      	ldrb	r3, [r3, #6]
 800579e:	2b01      	cmp	r3, #1
 80057a0:	d17b      	bne.n	800589a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80057a2:	693b      	ldr	r3, [r7, #16]
 80057a4:	f003 0308 	and.w	r3, r3, #8
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d015      	beq.n	80057d8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80057ac:	697b      	ldr	r3, [r7, #20]
 80057ae:	4a61      	ldr	r2, [pc, #388]	@ (8005934 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	f240 80b9 	bls.w	8005928 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80057b6:	693b      	ldr	r3, [r7, #16]
 80057b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80057bc:	2b00      	cmp	r3, #0
 80057be:	f000 80b3 	beq.w	8005928 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	015a      	lsls	r2, r3, #5
 80057c6:	69bb      	ldr	r3, [r7, #24]
 80057c8:	4413      	add	r3, r2
 80057ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057ce:	461a      	mov	r2, r3
 80057d0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80057d4:	6093      	str	r3, [r2, #8]
 80057d6:	e0a7      	b.n	8005928 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80057d8:	693b      	ldr	r3, [r7, #16]
 80057da:	f003 0320 	and.w	r3, r3, #32
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d009      	beq.n	80057f6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	015a      	lsls	r2, r3, #5
 80057e6:	69bb      	ldr	r3, [r7, #24]
 80057e8:	4413      	add	r3, r2
 80057ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057ee:	461a      	mov	r2, r3
 80057f0:	2320      	movs	r3, #32
 80057f2:	6093      	str	r3, [r2, #8]
 80057f4:	e098      	b.n	8005928 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80057f6:	693b      	ldr	r3, [r7, #16]
 80057f8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	f040 8093 	bne.w	8005928 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005802:	697b      	ldr	r3, [r7, #20]
 8005804:	4a4b      	ldr	r2, [pc, #300]	@ (8005934 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d90f      	bls.n	800582a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800580a:	693b      	ldr	r3, [r7, #16]
 800580c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005810:	2b00      	cmp	r3, #0
 8005812:	d00a      	beq.n	800582a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	015a      	lsls	r2, r3, #5
 8005818:	69bb      	ldr	r3, [r7, #24]
 800581a:	4413      	add	r3, r2
 800581c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005820:	461a      	mov	r2, r3
 8005822:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005826:	6093      	str	r3, [r2, #8]
 8005828:	e07e      	b.n	8005928 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800582a:	683a      	ldr	r2, [r7, #0]
 800582c:	4613      	mov	r3, r2
 800582e:	00db      	lsls	r3, r3, #3
 8005830:	4413      	add	r3, r2
 8005832:	009b      	lsls	r3, r3, #2
 8005834:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005838:	687a      	ldr	r2, [r7, #4]
 800583a:	4413      	add	r3, r2
 800583c:	3304      	adds	r3, #4
 800583e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	6a1a      	ldr	r2, [r3, #32]
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	0159      	lsls	r1, r3, #5
 8005848:	69bb      	ldr	r3, [r7, #24]
 800584a:	440b      	add	r3, r1
 800584c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005850:	691b      	ldr	r3, [r3, #16]
 8005852:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005856:	1ad2      	subs	r2, r2, r3
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d114      	bne.n	800588c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	691b      	ldr	r3, [r3, #16]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d109      	bne.n	800587e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6818      	ldr	r0, [r3, #0]
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005874:	461a      	mov	r2, r3
 8005876:	2101      	movs	r1, #1
 8005878:	f004 fbec 	bl	800a054 <USB_EP0_OutStart>
 800587c:	e006      	b.n	800588c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	68da      	ldr	r2, [r3, #12]
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	695b      	ldr	r3, [r3, #20]
 8005886:	441a      	add	r2, r3
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	b2db      	uxtb	r3, r3
 8005890:	4619      	mov	r1, r3
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	f006 fe68 	bl	800c568 <HAL_PCD_DataOutStageCallback>
 8005898:	e046      	b.n	8005928 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	4a26      	ldr	r2, [pc, #152]	@ (8005938 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d124      	bne.n	80058ec <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80058a2:	693b      	ldr	r3, [r7, #16]
 80058a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d00a      	beq.n	80058c2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	015a      	lsls	r2, r3, #5
 80058b0:	69bb      	ldr	r3, [r7, #24]
 80058b2:	4413      	add	r3, r2
 80058b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058b8:	461a      	mov	r2, r3
 80058ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80058be:	6093      	str	r3, [r2, #8]
 80058c0:	e032      	b.n	8005928 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	f003 0320 	and.w	r3, r3, #32
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d008      	beq.n	80058de <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	015a      	lsls	r2, r3, #5
 80058d0:	69bb      	ldr	r3, [r7, #24]
 80058d2:	4413      	add	r3, r2
 80058d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058d8:	461a      	mov	r2, r3
 80058da:	2320      	movs	r3, #32
 80058dc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	b2db      	uxtb	r3, r3
 80058e2:	4619      	mov	r1, r3
 80058e4:	6878      	ldr	r0, [r7, #4]
 80058e6:	f006 fe3f 	bl	800c568 <HAL_PCD_DataOutStageCallback>
 80058ea:	e01d      	b.n	8005928 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d114      	bne.n	800591c <PCD_EP_OutXfrComplete_int+0x1b0>
 80058f2:	6879      	ldr	r1, [r7, #4]
 80058f4:	683a      	ldr	r2, [r7, #0]
 80058f6:	4613      	mov	r3, r2
 80058f8:	00db      	lsls	r3, r3, #3
 80058fa:	4413      	add	r3, r2
 80058fc:	009b      	lsls	r3, r3, #2
 80058fe:	440b      	add	r3, r1
 8005900:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d108      	bne.n	800591c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6818      	ldr	r0, [r3, #0]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005914:	461a      	mov	r2, r3
 8005916:	2100      	movs	r1, #0
 8005918:	f004 fb9c 	bl	800a054 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	b2db      	uxtb	r3, r3
 8005920:	4619      	mov	r1, r3
 8005922:	6878      	ldr	r0, [r7, #4]
 8005924:	f006 fe20 	bl	800c568 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005928:	2300      	movs	r3, #0
}
 800592a:	4618      	mov	r0, r3
 800592c:	3720      	adds	r7, #32
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}
 8005932:	bf00      	nop
 8005934:	4f54300a 	.word	0x4f54300a
 8005938:	4f54310a 	.word	0x4f54310a

0800593c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b086      	sub	sp, #24
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
 8005944:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800594c:	697b      	ldr	r3, [r7, #20]
 800594e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	333c      	adds	r3, #60	@ 0x3c
 8005954:	3304      	adds	r3, #4
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	015a      	lsls	r2, r3, #5
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	4413      	add	r3, r2
 8005962:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	4a15      	ldr	r2, [pc, #84]	@ (80059c4 <PCD_EP_OutSetupPacket_int+0x88>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d90e      	bls.n	8005990 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005978:	2b00      	cmp	r3, #0
 800597a:	d009      	beq.n	8005990 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	015a      	lsls	r2, r3, #5
 8005980:	693b      	ldr	r3, [r7, #16]
 8005982:	4413      	add	r3, r2
 8005984:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005988:	461a      	mov	r2, r3
 800598a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800598e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005990:	6878      	ldr	r0, [r7, #4]
 8005992:	f006 fdd7 	bl	800c544 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	4a0a      	ldr	r2, [pc, #40]	@ (80059c4 <PCD_EP_OutSetupPacket_int+0x88>)
 800599a:	4293      	cmp	r3, r2
 800599c:	d90c      	bls.n	80059b8 <PCD_EP_OutSetupPacket_int+0x7c>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	799b      	ldrb	r3, [r3, #6]
 80059a2:	2b01      	cmp	r3, #1
 80059a4:	d108      	bne.n	80059b8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6818      	ldr	r0, [r3, #0]
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80059b0:	461a      	mov	r2, r3
 80059b2:	2101      	movs	r1, #1
 80059b4:	f004 fb4e 	bl	800a054 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80059b8:	2300      	movs	r3, #0
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	3718      	adds	r7, #24
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}
 80059c2:	bf00      	nop
 80059c4:	4f54300a 	.word	0x4f54300a

080059c8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b085      	sub	sp, #20
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
 80059d0:	460b      	mov	r3, r1
 80059d2:	70fb      	strb	r3, [r7, #3]
 80059d4:	4613      	mov	r3, r2
 80059d6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059de:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80059e0:	78fb      	ldrb	r3, [r7, #3]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d107      	bne.n	80059f6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80059e6:	883b      	ldrh	r3, [r7, #0]
 80059e8:	0419      	lsls	r1, r3, #16
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	68ba      	ldr	r2, [r7, #8]
 80059f0:	430a      	orrs	r2, r1
 80059f2:	629a      	str	r2, [r3, #40]	@ 0x28
 80059f4:	e028      	b.n	8005a48 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059fc:	0c1b      	lsrs	r3, r3, #16
 80059fe:	68ba      	ldr	r2, [r7, #8]
 8005a00:	4413      	add	r3, r2
 8005a02:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005a04:	2300      	movs	r3, #0
 8005a06:	73fb      	strb	r3, [r7, #15]
 8005a08:	e00d      	b.n	8005a26 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681a      	ldr	r2, [r3, #0]
 8005a0e:	7bfb      	ldrb	r3, [r7, #15]
 8005a10:	3340      	adds	r3, #64	@ 0x40
 8005a12:	009b      	lsls	r3, r3, #2
 8005a14:	4413      	add	r3, r2
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	0c1b      	lsrs	r3, r3, #16
 8005a1a:	68ba      	ldr	r2, [r7, #8]
 8005a1c:	4413      	add	r3, r2
 8005a1e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005a20:	7bfb      	ldrb	r3, [r7, #15]
 8005a22:	3301      	adds	r3, #1
 8005a24:	73fb      	strb	r3, [r7, #15]
 8005a26:	7bfa      	ldrb	r2, [r7, #15]
 8005a28:	78fb      	ldrb	r3, [r7, #3]
 8005a2a:	3b01      	subs	r3, #1
 8005a2c:	429a      	cmp	r2, r3
 8005a2e:	d3ec      	bcc.n	8005a0a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005a30:	883b      	ldrh	r3, [r7, #0]
 8005a32:	0418      	lsls	r0, r3, #16
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6819      	ldr	r1, [r3, #0]
 8005a38:	78fb      	ldrb	r3, [r7, #3]
 8005a3a:	3b01      	subs	r3, #1
 8005a3c:	68ba      	ldr	r2, [r7, #8]
 8005a3e:	4302      	orrs	r2, r0
 8005a40:	3340      	adds	r3, #64	@ 0x40
 8005a42:	009b      	lsls	r3, r3, #2
 8005a44:	440b      	add	r3, r1
 8005a46:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005a48:	2300      	movs	r3, #0
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3714      	adds	r7, #20
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a54:	4770      	bx	lr

08005a56 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005a56:	b480      	push	{r7}
 8005a58:	b083      	sub	sp, #12
 8005a5a:	af00      	add	r7, sp, #0
 8005a5c:	6078      	str	r0, [r7, #4]
 8005a5e:	460b      	mov	r3, r1
 8005a60:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	887a      	ldrh	r2, [r7, #2]
 8005a68:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005a6a:	2300      	movs	r3, #0
}
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	370c      	adds	r7, #12
 8005a70:	46bd      	mov	sp, r7
 8005a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a76:	4770      	bx	lr

08005a78 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b083      	sub	sp, #12
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
 8005a80:	460b      	mov	r3, r1
 8005a82:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005a84:	bf00      	nop
 8005a86:	370c      	adds	r7, #12
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8e:	4770      	bx	lr

08005a90 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b086      	sub	sp, #24
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d101      	bne.n	8005aa2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	e267      	b.n	8005f72 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f003 0301 	and.w	r3, r3, #1
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d075      	beq.n	8005b9a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005aae:	4b88      	ldr	r3, [pc, #544]	@ (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005ab0:	689b      	ldr	r3, [r3, #8]
 8005ab2:	f003 030c 	and.w	r3, r3, #12
 8005ab6:	2b04      	cmp	r3, #4
 8005ab8:	d00c      	beq.n	8005ad4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005aba:	4b85      	ldr	r3, [pc, #532]	@ (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005ac2:	2b08      	cmp	r3, #8
 8005ac4:	d112      	bne.n	8005aec <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005ac6:	4b82      	ldr	r3, [pc, #520]	@ (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ace:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005ad2:	d10b      	bne.n	8005aec <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ad4:	4b7e      	ldr	r3, [pc, #504]	@ (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d05b      	beq.n	8005b98 <HAL_RCC_OscConfig+0x108>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	685b      	ldr	r3, [r3, #4]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d157      	bne.n	8005b98 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005ae8:	2301      	movs	r3, #1
 8005aea:	e242      	b.n	8005f72 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	685b      	ldr	r3, [r3, #4]
 8005af0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005af4:	d106      	bne.n	8005b04 <HAL_RCC_OscConfig+0x74>
 8005af6:	4b76      	ldr	r3, [pc, #472]	@ (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4a75      	ldr	r2, [pc, #468]	@ (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005afc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b00:	6013      	str	r3, [r2, #0]
 8005b02:	e01d      	b.n	8005b40 <HAL_RCC_OscConfig+0xb0>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005b0c:	d10c      	bne.n	8005b28 <HAL_RCC_OscConfig+0x98>
 8005b0e:	4b70      	ldr	r3, [pc, #448]	@ (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	4a6f      	ldr	r2, [pc, #444]	@ (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005b14:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005b18:	6013      	str	r3, [r2, #0]
 8005b1a:	4b6d      	ldr	r3, [pc, #436]	@ (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	4a6c      	ldr	r2, [pc, #432]	@ (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005b20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b24:	6013      	str	r3, [r2, #0]
 8005b26:	e00b      	b.n	8005b40 <HAL_RCC_OscConfig+0xb0>
 8005b28:	4b69      	ldr	r3, [pc, #420]	@ (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4a68      	ldr	r2, [pc, #416]	@ (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005b2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b32:	6013      	str	r3, [r2, #0]
 8005b34:	4b66      	ldr	r3, [pc, #408]	@ (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a65      	ldr	r2, [pc, #404]	@ (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005b3a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005b3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	685b      	ldr	r3, [r3, #4]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d013      	beq.n	8005b70 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b48:	f7fd fe26 	bl	8003798 <HAL_GetTick>
 8005b4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b4e:	e008      	b.n	8005b62 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b50:	f7fd fe22 	bl	8003798 <HAL_GetTick>
 8005b54:	4602      	mov	r2, r0
 8005b56:	693b      	ldr	r3, [r7, #16]
 8005b58:	1ad3      	subs	r3, r2, r3
 8005b5a:	2b64      	cmp	r3, #100	@ 0x64
 8005b5c:	d901      	bls.n	8005b62 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005b5e:	2303      	movs	r3, #3
 8005b60:	e207      	b.n	8005f72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b62:	4b5b      	ldr	r3, [pc, #364]	@ (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d0f0      	beq.n	8005b50 <HAL_RCC_OscConfig+0xc0>
 8005b6e:	e014      	b.n	8005b9a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b70:	f7fd fe12 	bl	8003798 <HAL_GetTick>
 8005b74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b76:	e008      	b.n	8005b8a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b78:	f7fd fe0e 	bl	8003798 <HAL_GetTick>
 8005b7c:	4602      	mov	r2, r0
 8005b7e:	693b      	ldr	r3, [r7, #16]
 8005b80:	1ad3      	subs	r3, r2, r3
 8005b82:	2b64      	cmp	r3, #100	@ 0x64
 8005b84:	d901      	bls.n	8005b8a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005b86:	2303      	movs	r3, #3
 8005b88:	e1f3      	b.n	8005f72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b8a:	4b51      	ldr	r3, [pc, #324]	@ (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d1f0      	bne.n	8005b78 <HAL_RCC_OscConfig+0xe8>
 8005b96:	e000      	b.n	8005b9a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f003 0302 	and.w	r3, r3, #2
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d063      	beq.n	8005c6e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005ba6:	4b4a      	ldr	r3, [pc, #296]	@ (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	f003 030c 	and.w	r3, r3, #12
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d00b      	beq.n	8005bca <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005bb2:	4b47      	ldr	r3, [pc, #284]	@ (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005bb4:	689b      	ldr	r3, [r3, #8]
 8005bb6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005bba:	2b08      	cmp	r3, #8
 8005bbc:	d11c      	bne.n	8005bf8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005bbe:	4b44      	ldr	r3, [pc, #272]	@ (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005bc0:	685b      	ldr	r3, [r3, #4]
 8005bc2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d116      	bne.n	8005bf8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005bca:	4b41      	ldr	r3, [pc, #260]	@ (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f003 0302 	and.w	r3, r3, #2
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d005      	beq.n	8005be2 <HAL_RCC_OscConfig+0x152>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	68db      	ldr	r3, [r3, #12]
 8005bda:	2b01      	cmp	r3, #1
 8005bdc:	d001      	beq.n	8005be2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005bde:	2301      	movs	r3, #1
 8005be0:	e1c7      	b.n	8005f72 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005be2:	4b3b      	ldr	r3, [pc, #236]	@ (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	691b      	ldr	r3, [r3, #16]
 8005bee:	00db      	lsls	r3, r3, #3
 8005bf0:	4937      	ldr	r1, [pc, #220]	@ (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005bf6:	e03a      	b.n	8005c6e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	68db      	ldr	r3, [r3, #12]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d020      	beq.n	8005c42 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005c00:	4b34      	ldr	r3, [pc, #208]	@ (8005cd4 <HAL_RCC_OscConfig+0x244>)
 8005c02:	2201      	movs	r2, #1
 8005c04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c06:	f7fd fdc7 	bl	8003798 <HAL_GetTick>
 8005c0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c0c:	e008      	b.n	8005c20 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c0e:	f7fd fdc3 	bl	8003798 <HAL_GetTick>
 8005c12:	4602      	mov	r2, r0
 8005c14:	693b      	ldr	r3, [r7, #16]
 8005c16:	1ad3      	subs	r3, r2, r3
 8005c18:	2b02      	cmp	r3, #2
 8005c1a:	d901      	bls.n	8005c20 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005c1c:	2303      	movs	r3, #3
 8005c1e:	e1a8      	b.n	8005f72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c20:	4b2b      	ldr	r3, [pc, #172]	@ (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f003 0302 	and.w	r3, r3, #2
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d0f0      	beq.n	8005c0e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c2c:	4b28      	ldr	r3, [pc, #160]	@ (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	691b      	ldr	r3, [r3, #16]
 8005c38:	00db      	lsls	r3, r3, #3
 8005c3a:	4925      	ldr	r1, [pc, #148]	@ (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005c3c:	4313      	orrs	r3, r2
 8005c3e:	600b      	str	r3, [r1, #0]
 8005c40:	e015      	b.n	8005c6e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c42:	4b24      	ldr	r3, [pc, #144]	@ (8005cd4 <HAL_RCC_OscConfig+0x244>)
 8005c44:	2200      	movs	r2, #0
 8005c46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c48:	f7fd fda6 	bl	8003798 <HAL_GetTick>
 8005c4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c4e:	e008      	b.n	8005c62 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c50:	f7fd fda2 	bl	8003798 <HAL_GetTick>
 8005c54:	4602      	mov	r2, r0
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	1ad3      	subs	r3, r2, r3
 8005c5a:	2b02      	cmp	r3, #2
 8005c5c:	d901      	bls.n	8005c62 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005c5e:	2303      	movs	r3, #3
 8005c60:	e187      	b.n	8005f72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c62:	4b1b      	ldr	r3, [pc, #108]	@ (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f003 0302 	and.w	r3, r3, #2
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d1f0      	bne.n	8005c50 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f003 0308 	and.w	r3, r3, #8
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d036      	beq.n	8005ce8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	695b      	ldr	r3, [r3, #20]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d016      	beq.n	8005cb0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c82:	4b15      	ldr	r3, [pc, #84]	@ (8005cd8 <HAL_RCC_OscConfig+0x248>)
 8005c84:	2201      	movs	r2, #1
 8005c86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c88:	f7fd fd86 	bl	8003798 <HAL_GetTick>
 8005c8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c8e:	e008      	b.n	8005ca2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c90:	f7fd fd82 	bl	8003798 <HAL_GetTick>
 8005c94:	4602      	mov	r2, r0
 8005c96:	693b      	ldr	r3, [r7, #16]
 8005c98:	1ad3      	subs	r3, r2, r3
 8005c9a:	2b02      	cmp	r3, #2
 8005c9c:	d901      	bls.n	8005ca2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005c9e:	2303      	movs	r3, #3
 8005ca0:	e167      	b.n	8005f72 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ca2:	4b0b      	ldr	r3, [pc, #44]	@ (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005ca4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ca6:	f003 0302 	and.w	r3, r3, #2
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d0f0      	beq.n	8005c90 <HAL_RCC_OscConfig+0x200>
 8005cae:	e01b      	b.n	8005ce8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005cb0:	4b09      	ldr	r3, [pc, #36]	@ (8005cd8 <HAL_RCC_OscConfig+0x248>)
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005cb6:	f7fd fd6f 	bl	8003798 <HAL_GetTick>
 8005cba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005cbc:	e00e      	b.n	8005cdc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005cbe:	f7fd fd6b 	bl	8003798 <HAL_GetTick>
 8005cc2:	4602      	mov	r2, r0
 8005cc4:	693b      	ldr	r3, [r7, #16]
 8005cc6:	1ad3      	subs	r3, r2, r3
 8005cc8:	2b02      	cmp	r3, #2
 8005cca:	d907      	bls.n	8005cdc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005ccc:	2303      	movs	r3, #3
 8005cce:	e150      	b.n	8005f72 <HAL_RCC_OscConfig+0x4e2>
 8005cd0:	40023800 	.word	0x40023800
 8005cd4:	42470000 	.word	0x42470000
 8005cd8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005cdc:	4b88      	ldr	r3, [pc, #544]	@ (8005f00 <HAL_RCC_OscConfig+0x470>)
 8005cde:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ce0:	f003 0302 	and.w	r3, r3, #2
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d1ea      	bne.n	8005cbe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f003 0304 	and.w	r3, r3, #4
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	f000 8097 	beq.w	8005e24 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005cfa:	4b81      	ldr	r3, [pc, #516]	@ (8005f00 <HAL_RCC_OscConfig+0x470>)
 8005cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d10f      	bne.n	8005d26 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d06:	2300      	movs	r3, #0
 8005d08:	60bb      	str	r3, [r7, #8]
 8005d0a:	4b7d      	ldr	r3, [pc, #500]	@ (8005f00 <HAL_RCC_OscConfig+0x470>)
 8005d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d0e:	4a7c      	ldr	r2, [pc, #496]	@ (8005f00 <HAL_RCC_OscConfig+0x470>)
 8005d10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d14:	6413      	str	r3, [r2, #64]	@ 0x40
 8005d16:	4b7a      	ldr	r3, [pc, #488]	@ (8005f00 <HAL_RCC_OscConfig+0x470>)
 8005d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d1e:	60bb      	str	r3, [r7, #8]
 8005d20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d22:	2301      	movs	r3, #1
 8005d24:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d26:	4b77      	ldr	r3, [pc, #476]	@ (8005f04 <HAL_RCC_OscConfig+0x474>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d118      	bne.n	8005d64 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005d32:	4b74      	ldr	r3, [pc, #464]	@ (8005f04 <HAL_RCC_OscConfig+0x474>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	4a73      	ldr	r2, [pc, #460]	@ (8005f04 <HAL_RCC_OscConfig+0x474>)
 8005d38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d3e:	f7fd fd2b 	bl	8003798 <HAL_GetTick>
 8005d42:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d44:	e008      	b.n	8005d58 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d46:	f7fd fd27 	bl	8003798 <HAL_GetTick>
 8005d4a:	4602      	mov	r2, r0
 8005d4c:	693b      	ldr	r3, [r7, #16]
 8005d4e:	1ad3      	subs	r3, r2, r3
 8005d50:	2b02      	cmp	r3, #2
 8005d52:	d901      	bls.n	8005d58 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005d54:	2303      	movs	r3, #3
 8005d56:	e10c      	b.n	8005f72 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d58:	4b6a      	ldr	r3, [pc, #424]	@ (8005f04 <HAL_RCC_OscConfig+0x474>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d0f0      	beq.n	8005d46 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	2b01      	cmp	r3, #1
 8005d6a:	d106      	bne.n	8005d7a <HAL_RCC_OscConfig+0x2ea>
 8005d6c:	4b64      	ldr	r3, [pc, #400]	@ (8005f00 <HAL_RCC_OscConfig+0x470>)
 8005d6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d70:	4a63      	ldr	r2, [pc, #396]	@ (8005f00 <HAL_RCC_OscConfig+0x470>)
 8005d72:	f043 0301 	orr.w	r3, r3, #1
 8005d76:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d78:	e01c      	b.n	8005db4 <HAL_RCC_OscConfig+0x324>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	689b      	ldr	r3, [r3, #8]
 8005d7e:	2b05      	cmp	r3, #5
 8005d80:	d10c      	bne.n	8005d9c <HAL_RCC_OscConfig+0x30c>
 8005d82:	4b5f      	ldr	r3, [pc, #380]	@ (8005f00 <HAL_RCC_OscConfig+0x470>)
 8005d84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d86:	4a5e      	ldr	r2, [pc, #376]	@ (8005f00 <HAL_RCC_OscConfig+0x470>)
 8005d88:	f043 0304 	orr.w	r3, r3, #4
 8005d8c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d8e:	4b5c      	ldr	r3, [pc, #368]	@ (8005f00 <HAL_RCC_OscConfig+0x470>)
 8005d90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d92:	4a5b      	ldr	r2, [pc, #364]	@ (8005f00 <HAL_RCC_OscConfig+0x470>)
 8005d94:	f043 0301 	orr.w	r3, r3, #1
 8005d98:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d9a:	e00b      	b.n	8005db4 <HAL_RCC_OscConfig+0x324>
 8005d9c:	4b58      	ldr	r3, [pc, #352]	@ (8005f00 <HAL_RCC_OscConfig+0x470>)
 8005d9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005da0:	4a57      	ldr	r2, [pc, #348]	@ (8005f00 <HAL_RCC_OscConfig+0x470>)
 8005da2:	f023 0301 	bic.w	r3, r3, #1
 8005da6:	6713      	str	r3, [r2, #112]	@ 0x70
 8005da8:	4b55      	ldr	r3, [pc, #340]	@ (8005f00 <HAL_RCC_OscConfig+0x470>)
 8005daa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dac:	4a54      	ldr	r2, [pc, #336]	@ (8005f00 <HAL_RCC_OscConfig+0x470>)
 8005dae:	f023 0304 	bic.w	r3, r3, #4
 8005db2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	689b      	ldr	r3, [r3, #8]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d015      	beq.n	8005de8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005dbc:	f7fd fcec 	bl	8003798 <HAL_GetTick>
 8005dc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dc2:	e00a      	b.n	8005dda <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dc4:	f7fd fce8 	bl	8003798 <HAL_GetTick>
 8005dc8:	4602      	mov	r2, r0
 8005dca:	693b      	ldr	r3, [r7, #16]
 8005dcc:	1ad3      	subs	r3, r2, r3
 8005dce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d901      	bls.n	8005dda <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005dd6:	2303      	movs	r3, #3
 8005dd8:	e0cb      	b.n	8005f72 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dda:	4b49      	ldr	r3, [pc, #292]	@ (8005f00 <HAL_RCC_OscConfig+0x470>)
 8005ddc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dde:	f003 0302 	and.w	r3, r3, #2
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d0ee      	beq.n	8005dc4 <HAL_RCC_OscConfig+0x334>
 8005de6:	e014      	b.n	8005e12 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005de8:	f7fd fcd6 	bl	8003798 <HAL_GetTick>
 8005dec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005dee:	e00a      	b.n	8005e06 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005df0:	f7fd fcd2 	bl	8003798 <HAL_GetTick>
 8005df4:	4602      	mov	r2, r0
 8005df6:	693b      	ldr	r3, [r7, #16]
 8005df8:	1ad3      	subs	r3, r2, r3
 8005dfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d901      	bls.n	8005e06 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005e02:	2303      	movs	r3, #3
 8005e04:	e0b5      	b.n	8005f72 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e06:	4b3e      	ldr	r3, [pc, #248]	@ (8005f00 <HAL_RCC_OscConfig+0x470>)
 8005e08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e0a:	f003 0302 	and.w	r3, r3, #2
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d1ee      	bne.n	8005df0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005e12:	7dfb      	ldrb	r3, [r7, #23]
 8005e14:	2b01      	cmp	r3, #1
 8005e16:	d105      	bne.n	8005e24 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e18:	4b39      	ldr	r3, [pc, #228]	@ (8005f00 <HAL_RCC_OscConfig+0x470>)
 8005e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e1c:	4a38      	ldr	r2, [pc, #224]	@ (8005f00 <HAL_RCC_OscConfig+0x470>)
 8005e1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e22:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	699b      	ldr	r3, [r3, #24]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	f000 80a1 	beq.w	8005f70 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005e2e:	4b34      	ldr	r3, [pc, #208]	@ (8005f00 <HAL_RCC_OscConfig+0x470>)
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	f003 030c 	and.w	r3, r3, #12
 8005e36:	2b08      	cmp	r3, #8
 8005e38:	d05c      	beq.n	8005ef4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	699b      	ldr	r3, [r3, #24]
 8005e3e:	2b02      	cmp	r3, #2
 8005e40:	d141      	bne.n	8005ec6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e42:	4b31      	ldr	r3, [pc, #196]	@ (8005f08 <HAL_RCC_OscConfig+0x478>)
 8005e44:	2200      	movs	r2, #0
 8005e46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e48:	f7fd fca6 	bl	8003798 <HAL_GetTick>
 8005e4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e4e:	e008      	b.n	8005e62 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e50:	f7fd fca2 	bl	8003798 <HAL_GetTick>
 8005e54:	4602      	mov	r2, r0
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	1ad3      	subs	r3, r2, r3
 8005e5a:	2b02      	cmp	r3, #2
 8005e5c:	d901      	bls.n	8005e62 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005e5e:	2303      	movs	r3, #3
 8005e60:	e087      	b.n	8005f72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e62:	4b27      	ldr	r3, [pc, #156]	@ (8005f00 <HAL_RCC_OscConfig+0x470>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d1f0      	bne.n	8005e50 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	69da      	ldr	r2, [r3, #28]
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6a1b      	ldr	r3, [r3, #32]
 8005e76:	431a      	orrs	r2, r3
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e7c:	019b      	lsls	r3, r3, #6
 8005e7e:	431a      	orrs	r2, r3
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e84:	085b      	lsrs	r3, r3, #1
 8005e86:	3b01      	subs	r3, #1
 8005e88:	041b      	lsls	r3, r3, #16
 8005e8a:	431a      	orrs	r2, r3
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e90:	061b      	lsls	r3, r3, #24
 8005e92:	491b      	ldr	r1, [pc, #108]	@ (8005f00 <HAL_RCC_OscConfig+0x470>)
 8005e94:	4313      	orrs	r3, r2
 8005e96:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005e98:	4b1b      	ldr	r3, [pc, #108]	@ (8005f08 <HAL_RCC_OscConfig+0x478>)
 8005e9a:	2201      	movs	r2, #1
 8005e9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e9e:	f7fd fc7b 	bl	8003798 <HAL_GetTick>
 8005ea2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ea4:	e008      	b.n	8005eb8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ea6:	f7fd fc77 	bl	8003798 <HAL_GetTick>
 8005eaa:	4602      	mov	r2, r0
 8005eac:	693b      	ldr	r3, [r7, #16]
 8005eae:	1ad3      	subs	r3, r2, r3
 8005eb0:	2b02      	cmp	r3, #2
 8005eb2:	d901      	bls.n	8005eb8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005eb4:	2303      	movs	r3, #3
 8005eb6:	e05c      	b.n	8005f72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005eb8:	4b11      	ldr	r3, [pc, #68]	@ (8005f00 <HAL_RCC_OscConfig+0x470>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d0f0      	beq.n	8005ea6 <HAL_RCC_OscConfig+0x416>
 8005ec4:	e054      	b.n	8005f70 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ec6:	4b10      	ldr	r3, [pc, #64]	@ (8005f08 <HAL_RCC_OscConfig+0x478>)
 8005ec8:	2200      	movs	r2, #0
 8005eca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ecc:	f7fd fc64 	bl	8003798 <HAL_GetTick>
 8005ed0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ed2:	e008      	b.n	8005ee6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ed4:	f7fd fc60 	bl	8003798 <HAL_GetTick>
 8005ed8:	4602      	mov	r2, r0
 8005eda:	693b      	ldr	r3, [r7, #16]
 8005edc:	1ad3      	subs	r3, r2, r3
 8005ede:	2b02      	cmp	r3, #2
 8005ee0:	d901      	bls.n	8005ee6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005ee2:	2303      	movs	r3, #3
 8005ee4:	e045      	b.n	8005f72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ee6:	4b06      	ldr	r3, [pc, #24]	@ (8005f00 <HAL_RCC_OscConfig+0x470>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d1f0      	bne.n	8005ed4 <HAL_RCC_OscConfig+0x444>
 8005ef2:	e03d      	b.n	8005f70 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	699b      	ldr	r3, [r3, #24]
 8005ef8:	2b01      	cmp	r3, #1
 8005efa:	d107      	bne.n	8005f0c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005efc:	2301      	movs	r3, #1
 8005efe:	e038      	b.n	8005f72 <HAL_RCC_OscConfig+0x4e2>
 8005f00:	40023800 	.word	0x40023800
 8005f04:	40007000 	.word	0x40007000
 8005f08:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005f0c:	4b1b      	ldr	r3, [pc, #108]	@ (8005f7c <HAL_RCC_OscConfig+0x4ec>)
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	699b      	ldr	r3, [r3, #24]
 8005f16:	2b01      	cmp	r3, #1
 8005f18:	d028      	beq.n	8005f6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f24:	429a      	cmp	r2, r3
 8005f26:	d121      	bne.n	8005f6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f32:	429a      	cmp	r2, r3
 8005f34:	d11a      	bne.n	8005f6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f36:	68fa      	ldr	r2, [r7, #12]
 8005f38:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005f3c:	4013      	ands	r3, r2
 8005f3e:	687a      	ldr	r2, [r7, #4]
 8005f40:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005f42:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d111      	bne.n	8005f6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f52:	085b      	lsrs	r3, r3, #1
 8005f54:	3b01      	subs	r3, #1
 8005f56:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f58:	429a      	cmp	r2, r3
 8005f5a:	d107      	bne.n	8005f6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f66:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f68:	429a      	cmp	r2, r3
 8005f6a:	d001      	beq.n	8005f70 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	e000      	b.n	8005f72 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005f70:	2300      	movs	r3, #0
}
 8005f72:	4618      	mov	r0, r3
 8005f74:	3718      	adds	r7, #24
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bd80      	pop	{r7, pc}
 8005f7a:	bf00      	nop
 8005f7c:	40023800 	.word	0x40023800

08005f80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b084      	sub	sp, #16
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
 8005f88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d101      	bne.n	8005f94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f90:	2301      	movs	r3, #1
 8005f92:	e0cc      	b.n	800612e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005f94:	4b68      	ldr	r3, [pc, #416]	@ (8006138 <HAL_RCC_ClockConfig+0x1b8>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f003 0307 	and.w	r3, r3, #7
 8005f9c:	683a      	ldr	r2, [r7, #0]
 8005f9e:	429a      	cmp	r2, r3
 8005fa0:	d90c      	bls.n	8005fbc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fa2:	4b65      	ldr	r3, [pc, #404]	@ (8006138 <HAL_RCC_ClockConfig+0x1b8>)
 8005fa4:	683a      	ldr	r2, [r7, #0]
 8005fa6:	b2d2      	uxtb	r2, r2
 8005fa8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005faa:	4b63      	ldr	r3, [pc, #396]	@ (8006138 <HAL_RCC_ClockConfig+0x1b8>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f003 0307 	and.w	r3, r3, #7
 8005fb2:	683a      	ldr	r2, [r7, #0]
 8005fb4:	429a      	cmp	r2, r3
 8005fb6:	d001      	beq.n	8005fbc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005fb8:	2301      	movs	r3, #1
 8005fba:	e0b8      	b.n	800612e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f003 0302 	and.w	r3, r3, #2
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d020      	beq.n	800600a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f003 0304 	and.w	r3, r3, #4
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d005      	beq.n	8005fe0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005fd4:	4b59      	ldr	r3, [pc, #356]	@ (800613c <HAL_RCC_ClockConfig+0x1bc>)
 8005fd6:	689b      	ldr	r3, [r3, #8]
 8005fd8:	4a58      	ldr	r2, [pc, #352]	@ (800613c <HAL_RCC_ClockConfig+0x1bc>)
 8005fda:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005fde:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f003 0308 	and.w	r3, r3, #8
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d005      	beq.n	8005ff8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005fec:	4b53      	ldr	r3, [pc, #332]	@ (800613c <HAL_RCC_ClockConfig+0x1bc>)
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	4a52      	ldr	r2, [pc, #328]	@ (800613c <HAL_RCC_ClockConfig+0x1bc>)
 8005ff2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005ff6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ff8:	4b50      	ldr	r3, [pc, #320]	@ (800613c <HAL_RCC_ClockConfig+0x1bc>)
 8005ffa:	689b      	ldr	r3, [r3, #8]
 8005ffc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	494d      	ldr	r1, [pc, #308]	@ (800613c <HAL_RCC_ClockConfig+0x1bc>)
 8006006:	4313      	orrs	r3, r2
 8006008:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f003 0301 	and.w	r3, r3, #1
 8006012:	2b00      	cmp	r3, #0
 8006014:	d044      	beq.n	80060a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	685b      	ldr	r3, [r3, #4]
 800601a:	2b01      	cmp	r3, #1
 800601c:	d107      	bne.n	800602e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800601e:	4b47      	ldr	r3, [pc, #284]	@ (800613c <HAL_RCC_ClockConfig+0x1bc>)
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006026:	2b00      	cmp	r3, #0
 8006028:	d119      	bne.n	800605e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800602a:	2301      	movs	r3, #1
 800602c:	e07f      	b.n	800612e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	685b      	ldr	r3, [r3, #4]
 8006032:	2b02      	cmp	r3, #2
 8006034:	d003      	beq.n	800603e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800603a:	2b03      	cmp	r3, #3
 800603c:	d107      	bne.n	800604e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800603e:	4b3f      	ldr	r3, [pc, #252]	@ (800613c <HAL_RCC_ClockConfig+0x1bc>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006046:	2b00      	cmp	r3, #0
 8006048:	d109      	bne.n	800605e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800604a:	2301      	movs	r3, #1
 800604c:	e06f      	b.n	800612e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800604e:	4b3b      	ldr	r3, [pc, #236]	@ (800613c <HAL_RCC_ClockConfig+0x1bc>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f003 0302 	and.w	r3, r3, #2
 8006056:	2b00      	cmp	r3, #0
 8006058:	d101      	bne.n	800605e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800605a:	2301      	movs	r3, #1
 800605c:	e067      	b.n	800612e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800605e:	4b37      	ldr	r3, [pc, #220]	@ (800613c <HAL_RCC_ClockConfig+0x1bc>)
 8006060:	689b      	ldr	r3, [r3, #8]
 8006062:	f023 0203 	bic.w	r2, r3, #3
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	4934      	ldr	r1, [pc, #208]	@ (800613c <HAL_RCC_ClockConfig+0x1bc>)
 800606c:	4313      	orrs	r3, r2
 800606e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006070:	f7fd fb92 	bl	8003798 <HAL_GetTick>
 8006074:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006076:	e00a      	b.n	800608e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006078:	f7fd fb8e 	bl	8003798 <HAL_GetTick>
 800607c:	4602      	mov	r2, r0
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	1ad3      	subs	r3, r2, r3
 8006082:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006086:	4293      	cmp	r3, r2
 8006088:	d901      	bls.n	800608e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800608a:	2303      	movs	r3, #3
 800608c:	e04f      	b.n	800612e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800608e:	4b2b      	ldr	r3, [pc, #172]	@ (800613c <HAL_RCC_ClockConfig+0x1bc>)
 8006090:	689b      	ldr	r3, [r3, #8]
 8006092:	f003 020c 	and.w	r2, r3, #12
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	009b      	lsls	r3, r3, #2
 800609c:	429a      	cmp	r2, r3
 800609e:	d1eb      	bne.n	8006078 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80060a0:	4b25      	ldr	r3, [pc, #148]	@ (8006138 <HAL_RCC_ClockConfig+0x1b8>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f003 0307 	and.w	r3, r3, #7
 80060a8:	683a      	ldr	r2, [r7, #0]
 80060aa:	429a      	cmp	r2, r3
 80060ac:	d20c      	bcs.n	80060c8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060ae:	4b22      	ldr	r3, [pc, #136]	@ (8006138 <HAL_RCC_ClockConfig+0x1b8>)
 80060b0:	683a      	ldr	r2, [r7, #0]
 80060b2:	b2d2      	uxtb	r2, r2
 80060b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80060b6:	4b20      	ldr	r3, [pc, #128]	@ (8006138 <HAL_RCC_ClockConfig+0x1b8>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f003 0307 	and.w	r3, r3, #7
 80060be:	683a      	ldr	r2, [r7, #0]
 80060c0:	429a      	cmp	r2, r3
 80060c2:	d001      	beq.n	80060c8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80060c4:	2301      	movs	r3, #1
 80060c6:	e032      	b.n	800612e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f003 0304 	and.w	r3, r3, #4
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d008      	beq.n	80060e6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80060d4:	4b19      	ldr	r3, [pc, #100]	@ (800613c <HAL_RCC_ClockConfig+0x1bc>)
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	68db      	ldr	r3, [r3, #12]
 80060e0:	4916      	ldr	r1, [pc, #88]	@ (800613c <HAL_RCC_ClockConfig+0x1bc>)
 80060e2:	4313      	orrs	r3, r2
 80060e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f003 0308 	and.w	r3, r3, #8
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d009      	beq.n	8006106 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80060f2:	4b12      	ldr	r3, [pc, #72]	@ (800613c <HAL_RCC_ClockConfig+0x1bc>)
 80060f4:	689b      	ldr	r3, [r3, #8]
 80060f6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	691b      	ldr	r3, [r3, #16]
 80060fe:	00db      	lsls	r3, r3, #3
 8006100:	490e      	ldr	r1, [pc, #56]	@ (800613c <HAL_RCC_ClockConfig+0x1bc>)
 8006102:	4313      	orrs	r3, r2
 8006104:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006106:	f000 f821 	bl	800614c <HAL_RCC_GetSysClockFreq>
 800610a:	4602      	mov	r2, r0
 800610c:	4b0b      	ldr	r3, [pc, #44]	@ (800613c <HAL_RCC_ClockConfig+0x1bc>)
 800610e:	689b      	ldr	r3, [r3, #8]
 8006110:	091b      	lsrs	r3, r3, #4
 8006112:	f003 030f 	and.w	r3, r3, #15
 8006116:	490a      	ldr	r1, [pc, #40]	@ (8006140 <HAL_RCC_ClockConfig+0x1c0>)
 8006118:	5ccb      	ldrb	r3, [r1, r3]
 800611a:	fa22 f303 	lsr.w	r3, r2, r3
 800611e:	4a09      	ldr	r2, [pc, #36]	@ (8006144 <HAL_RCC_ClockConfig+0x1c4>)
 8006120:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006122:	4b09      	ldr	r3, [pc, #36]	@ (8006148 <HAL_RCC_ClockConfig+0x1c8>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4618      	mov	r0, r3
 8006128:	f7fd faf2 	bl	8003710 <HAL_InitTick>

  return HAL_OK;
 800612c:	2300      	movs	r3, #0
}
 800612e:	4618      	mov	r0, r3
 8006130:	3710      	adds	r7, #16
 8006132:	46bd      	mov	sp, r7
 8006134:	bd80      	pop	{r7, pc}
 8006136:	bf00      	nop
 8006138:	40023c00 	.word	0x40023c00
 800613c:	40023800 	.word	0x40023800
 8006140:	0800d9f0 	.word	0x0800d9f0
 8006144:	20000074 	.word	0x20000074
 8006148:	20000078 	.word	0x20000078

0800614c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800614c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006150:	b094      	sub	sp, #80	@ 0x50
 8006152:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006154:	2300      	movs	r3, #0
 8006156:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006158:	2300      	movs	r3, #0
 800615a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800615c:	2300      	movs	r3, #0
 800615e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006160:	2300      	movs	r3, #0
 8006162:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006164:	4b79      	ldr	r3, [pc, #484]	@ (800634c <HAL_RCC_GetSysClockFreq+0x200>)
 8006166:	689b      	ldr	r3, [r3, #8]
 8006168:	f003 030c 	and.w	r3, r3, #12
 800616c:	2b08      	cmp	r3, #8
 800616e:	d00d      	beq.n	800618c <HAL_RCC_GetSysClockFreq+0x40>
 8006170:	2b08      	cmp	r3, #8
 8006172:	f200 80e1 	bhi.w	8006338 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006176:	2b00      	cmp	r3, #0
 8006178:	d002      	beq.n	8006180 <HAL_RCC_GetSysClockFreq+0x34>
 800617a:	2b04      	cmp	r3, #4
 800617c:	d003      	beq.n	8006186 <HAL_RCC_GetSysClockFreq+0x3a>
 800617e:	e0db      	b.n	8006338 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006180:	4b73      	ldr	r3, [pc, #460]	@ (8006350 <HAL_RCC_GetSysClockFreq+0x204>)
 8006182:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006184:	e0db      	b.n	800633e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006186:	4b73      	ldr	r3, [pc, #460]	@ (8006354 <HAL_RCC_GetSysClockFreq+0x208>)
 8006188:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800618a:	e0d8      	b.n	800633e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800618c:	4b6f      	ldr	r3, [pc, #444]	@ (800634c <HAL_RCC_GetSysClockFreq+0x200>)
 800618e:	685b      	ldr	r3, [r3, #4]
 8006190:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006194:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006196:	4b6d      	ldr	r3, [pc, #436]	@ (800634c <HAL_RCC_GetSysClockFreq+0x200>)
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d063      	beq.n	800626a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80061a2:	4b6a      	ldr	r3, [pc, #424]	@ (800634c <HAL_RCC_GetSysClockFreq+0x200>)
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	099b      	lsrs	r3, r3, #6
 80061a8:	2200      	movs	r2, #0
 80061aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80061ac:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80061ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80061b6:	2300      	movs	r3, #0
 80061b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80061ba:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80061be:	4622      	mov	r2, r4
 80061c0:	462b      	mov	r3, r5
 80061c2:	f04f 0000 	mov.w	r0, #0
 80061c6:	f04f 0100 	mov.w	r1, #0
 80061ca:	0159      	lsls	r1, r3, #5
 80061cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80061d0:	0150      	lsls	r0, r2, #5
 80061d2:	4602      	mov	r2, r0
 80061d4:	460b      	mov	r3, r1
 80061d6:	4621      	mov	r1, r4
 80061d8:	1a51      	subs	r1, r2, r1
 80061da:	6139      	str	r1, [r7, #16]
 80061dc:	4629      	mov	r1, r5
 80061de:	eb63 0301 	sbc.w	r3, r3, r1
 80061e2:	617b      	str	r3, [r7, #20]
 80061e4:	f04f 0200 	mov.w	r2, #0
 80061e8:	f04f 0300 	mov.w	r3, #0
 80061ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80061f0:	4659      	mov	r1, fp
 80061f2:	018b      	lsls	r3, r1, #6
 80061f4:	4651      	mov	r1, sl
 80061f6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80061fa:	4651      	mov	r1, sl
 80061fc:	018a      	lsls	r2, r1, #6
 80061fe:	4651      	mov	r1, sl
 8006200:	ebb2 0801 	subs.w	r8, r2, r1
 8006204:	4659      	mov	r1, fp
 8006206:	eb63 0901 	sbc.w	r9, r3, r1
 800620a:	f04f 0200 	mov.w	r2, #0
 800620e:	f04f 0300 	mov.w	r3, #0
 8006212:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006216:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800621a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800621e:	4690      	mov	r8, r2
 8006220:	4699      	mov	r9, r3
 8006222:	4623      	mov	r3, r4
 8006224:	eb18 0303 	adds.w	r3, r8, r3
 8006228:	60bb      	str	r3, [r7, #8]
 800622a:	462b      	mov	r3, r5
 800622c:	eb49 0303 	adc.w	r3, r9, r3
 8006230:	60fb      	str	r3, [r7, #12]
 8006232:	f04f 0200 	mov.w	r2, #0
 8006236:	f04f 0300 	mov.w	r3, #0
 800623a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800623e:	4629      	mov	r1, r5
 8006240:	024b      	lsls	r3, r1, #9
 8006242:	4621      	mov	r1, r4
 8006244:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006248:	4621      	mov	r1, r4
 800624a:	024a      	lsls	r2, r1, #9
 800624c:	4610      	mov	r0, r2
 800624e:	4619      	mov	r1, r3
 8006250:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006252:	2200      	movs	r2, #0
 8006254:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006256:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006258:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800625c:	f7f9 ffb4 	bl	80001c8 <__aeabi_uldivmod>
 8006260:	4602      	mov	r2, r0
 8006262:	460b      	mov	r3, r1
 8006264:	4613      	mov	r3, r2
 8006266:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006268:	e058      	b.n	800631c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800626a:	4b38      	ldr	r3, [pc, #224]	@ (800634c <HAL_RCC_GetSysClockFreq+0x200>)
 800626c:	685b      	ldr	r3, [r3, #4]
 800626e:	099b      	lsrs	r3, r3, #6
 8006270:	2200      	movs	r2, #0
 8006272:	4618      	mov	r0, r3
 8006274:	4611      	mov	r1, r2
 8006276:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800627a:	623b      	str	r3, [r7, #32]
 800627c:	2300      	movs	r3, #0
 800627e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006280:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006284:	4642      	mov	r2, r8
 8006286:	464b      	mov	r3, r9
 8006288:	f04f 0000 	mov.w	r0, #0
 800628c:	f04f 0100 	mov.w	r1, #0
 8006290:	0159      	lsls	r1, r3, #5
 8006292:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006296:	0150      	lsls	r0, r2, #5
 8006298:	4602      	mov	r2, r0
 800629a:	460b      	mov	r3, r1
 800629c:	4641      	mov	r1, r8
 800629e:	ebb2 0a01 	subs.w	sl, r2, r1
 80062a2:	4649      	mov	r1, r9
 80062a4:	eb63 0b01 	sbc.w	fp, r3, r1
 80062a8:	f04f 0200 	mov.w	r2, #0
 80062ac:	f04f 0300 	mov.w	r3, #0
 80062b0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80062b4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80062b8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80062bc:	ebb2 040a 	subs.w	r4, r2, sl
 80062c0:	eb63 050b 	sbc.w	r5, r3, fp
 80062c4:	f04f 0200 	mov.w	r2, #0
 80062c8:	f04f 0300 	mov.w	r3, #0
 80062cc:	00eb      	lsls	r3, r5, #3
 80062ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80062d2:	00e2      	lsls	r2, r4, #3
 80062d4:	4614      	mov	r4, r2
 80062d6:	461d      	mov	r5, r3
 80062d8:	4643      	mov	r3, r8
 80062da:	18e3      	adds	r3, r4, r3
 80062dc:	603b      	str	r3, [r7, #0]
 80062de:	464b      	mov	r3, r9
 80062e0:	eb45 0303 	adc.w	r3, r5, r3
 80062e4:	607b      	str	r3, [r7, #4]
 80062e6:	f04f 0200 	mov.w	r2, #0
 80062ea:	f04f 0300 	mov.w	r3, #0
 80062ee:	e9d7 4500 	ldrd	r4, r5, [r7]
 80062f2:	4629      	mov	r1, r5
 80062f4:	028b      	lsls	r3, r1, #10
 80062f6:	4621      	mov	r1, r4
 80062f8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80062fc:	4621      	mov	r1, r4
 80062fe:	028a      	lsls	r2, r1, #10
 8006300:	4610      	mov	r0, r2
 8006302:	4619      	mov	r1, r3
 8006304:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006306:	2200      	movs	r2, #0
 8006308:	61bb      	str	r3, [r7, #24]
 800630a:	61fa      	str	r2, [r7, #28]
 800630c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006310:	f7f9 ff5a 	bl	80001c8 <__aeabi_uldivmod>
 8006314:	4602      	mov	r2, r0
 8006316:	460b      	mov	r3, r1
 8006318:	4613      	mov	r3, r2
 800631a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800631c:	4b0b      	ldr	r3, [pc, #44]	@ (800634c <HAL_RCC_GetSysClockFreq+0x200>)
 800631e:	685b      	ldr	r3, [r3, #4]
 8006320:	0c1b      	lsrs	r3, r3, #16
 8006322:	f003 0303 	and.w	r3, r3, #3
 8006326:	3301      	adds	r3, #1
 8006328:	005b      	lsls	r3, r3, #1
 800632a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800632c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800632e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006330:	fbb2 f3f3 	udiv	r3, r2, r3
 8006334:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006336:	e002      	b.n	800633e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006338:	4b05      	ldr	r3, [pc, #20]	@ (8006350 <HAL_RCC_GetSysClockFreq+0x204>)
 800633a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800633c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800633e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006340:	4618      	mov	r0, r3
 8006342:	3750      	adds	r7, #80	@ 0x50
 8006344:	46bd      	mov	sp, r7
 8006346:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800634a:	bf00      	nop
 800634c:	40023800 	.word	0x40023800
 8006350:	00f42400 	.word	0x00f42400
 8006354:	007a1200 	.word	0x007a1200

08006358 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006358:	b480      	push	{r7}
 800635a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800635c:	4b03      	ldr	r3, [pc, #12]	@ (800636c <HAL_RCC_GetHCLKFreq+0x14>)
 800635e:	681b      	ldr	r3, [r3, #0]
}
 8006360:	4618      	mov	r0, r3
 8006362:	46bd      	mov	sp, r7
 8006364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006368:	4770      	bx	lr
 800636a:	bf00      	nop
 800636c:	20000074 	.word	0x20000074

08006370 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006374:	f7ff fff0 	bl	8006358 <HAL_RCC_GetHCLKFreq>
 8006378:	4602      	mov	r2, r0
 800637a:	4b05      	ldr	r3, [pc, #20]	@ (8006390 <HAL_RCC_GetPCLK1Freq+0x20>)
 800637c:	689b      	ldr	r3, [r3, #8]
 800637e:	0a9b      	lsrs	r3, r3, #10
 8006380:	f003 0307 	and.w	r3, r3, #7
 8006384:	4903      	ldr	r1, [pc, #12]	@ (8006394 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006386:	5ccb      	ldrb	r3, [r1, r3]
 8006388:	fa22 f303 	lsr.w	r3, r2, r3
}
 800638c:	4618      	mov	r0, r3
 800638e:	bd80      	pop	{r7, pc}
 8006390:	40023800 	.word	0x40023800
 8006394:	0800da00 	.word	0x0800da00

08006398 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800639c:	f7ff ffdc 	bl	8006358 <HAL_RCC_GetHCLKFreq>
 80063a0:	4602      	mov	r2, r0
 80063a2:	4b05      	ldr	r3, [pc, #20]	@ (80063b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80063a4:	689b      	ldr	r3, [r3, #8]
 80063a6:	0b5b      	lsrs	r3, r3, #13
 80063a8:	f003 0307 	and.w	r3, r3, #7
 80063ac:	4903      	ldr	r1, [pc, #12]	@ (80063bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80063ae:	5ccb      	ldrb	r3, [r1, r3]
 80063b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80063b4:	4618      	mov	r0, r3
 80063b6:	bd80      	pop	{r7, pc}
 80063b8:	40023800 	.word	0x40023800
 80063bc:	0800da00 	.word	0x0800da00

080063c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b082      	sub	sp, #8
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d101      	bne.n	80063d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80063ce:	2301      	movs	r3, #1
 80063d0:	e041      	b.n	8006456 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063d8:	b2db      	uxtb	r3, r3
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d106      	bne.n	80063ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2200      	movs	r2, #0
 80063e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80063e6:	6878      	ldr	r0, [r7, #4]
 80063e8:	f7fc fe7c 	bl	80030e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2202      	movs	r2, #2
 80063f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681a      	ldr	r2, [r3, #0]
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	3304      	adds	r3, #4
 80063fc:	4619      	mov	r1, r3
 80063fe:	4610      	mov	r0, r2
 8006400:	f000 fcae 	bl	8006d60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2201      	movs	r2, #1
 8006408:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2201      	movs	r2, #1
 8006410:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2201      	movs	r2, #1
 8006418:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2201      	movs	r2, #1
 8006420:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2201      	movs	r2, #1
 8006428:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2201      	movs	r2, #1
 8006430:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2201      	movs	r2, #1
 8006438:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2201      	movs	r2, #1
 8006440:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2201      	movs	r2, #1
 8006448:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2201      	movs	r2, #1
 8006450:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006454:	2300      	movs	r3, #0
}
 8006456:	4618      	mov	r0, r3
 8006458:	3708      	adds	r7, #8
 800645a:	46bd      	mov	sp, r7
 800645c:	bd80      	pop	{r7, pc}
	...

08006460 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006460:	b480      	push	{r7}
 8006462:	b085      	sub	sp, #20
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800646e:	b2db      	uxtb	r3, r3
 8006470:	2b01      	cmp	r3, #1
 8006472:	d001      	beq.n	8006478 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006474:	2301      	movs	r3, #1
 8006476:	e04e      	b.n	8006516 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2202      	movs	r2, #2
 800647c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	68da      	ldr	r2, [r3, #12]
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f042 0201 	orr.w	r2, r2, #1
 800648e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a23      	ldr	r2, [pc, #140]	@ (8006524 <HAL_TIM_Base_Start_IT+0xc4>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d022      	beq.n	80064e0 <HAL_TIM_Base_Start_IT+0x80>
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064a2:	d01d      	beq.n	80064e0 <HAL_TIM_Base_Start_IT+0x80>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4a1f      	ldr	r2, [pc, #124]	@ (8006528 <HAL_TIM_Base_Start_IT+0xc8>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d018      	beq.n	80064e0 <HAL_TIM_Base_Start_IT+0x80>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	4a1e      	ldr	r2, [pc, #120]	@ (800652c <HAL_TIM_Base_Start_IT+0xcc>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d013      	beq.n	80064e0 <HAL_TIM_Base_Start_IT+0x80>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4a1c      	ldr	r2, [pc, #112]	@ (8006530 <HAL_TIM_Base_Start_IT+0xd0>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d00e      	beq.n	80064e0 <HAL_TIM_Base_Start_IT+0x80>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	4a1b      	ldr	r2, [pc, #108]	@ (8006534 <HAL_TIM_Base_Start_IT+0xd4>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d009      	beq.n	80064e0 <HAL_TIM_Base_Start_IT+0x80>
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	4a19      	ldr	r2, [pc, #100]	@ (8006538 <HAL_TIM_Base_Start_IT+0xd8>)
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d004      	beq.n	80064e0 <HAL_TIM_Base_Start_IT+0x80>
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4a18      	ldr	r2, [pc, #96]	@ (800653c <HAL_TIM_Base_Start_IT+0xdc>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d111      	bne.n	8006504 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	689b      	ldr	r3, [r3, #8]
 80064e6:	f003 0307 	and.w	r3, r3, #7
 80064ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	2b06      	cmp	r3, #6
 80064f0:	d010      	beq.n	8006514 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	681a      	ldr	r2, [r3, #0]
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f042 0201 	orr.w	r2, r2, #1
 8006500:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006502:	e007      	b.n	8006514 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	681a      	ldr	r2, [r3, #0]
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f042 0201 	orr.w	r2, r2, #1
 8006512:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006514:	2300      	movs	r3, #0
}
 8006516:	4618      	mov	r0, r3
 8006518:	3714      	adds	r7, #20
 800651a:	46bd      	mov	sp, r7
 800651c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006520:	4770      	bx	lr
 8006522:	bf00      	nop
 8006524:	40010000 	.word	0x40010000
 8006528:	40000400 	.word	0x40000400
 800652c:	40000800 	.word	0x40000800
 8006530:	40000c00 	.word	0x40000c00
 8006534:	40010400 	.word	0x40010400
 8006538:	40014000 	.word	0x40014000
 800653c:	40001800 	.word	0x40001800

08006540 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b082      	sub	sp, #8
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d101      	bne.n	8006552 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800654e:	2301      	movs	r3, #1
 8006550:	e041      	b.n	80065d6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006558:	b2db      	uxtb	r3, r3
 800655a:	2b00      	cmp	r3, #0
 800655c:	d106      	bne.n	800656c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2200      	movs	r2, #0
 8006562:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006566:	6878      	ldr	r0, [r7, #4]
 8006568:	f000 f839 	bl	80065de <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2202      	movs	r2, #2
 8006570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681a      	ldr	r2, [r3, #0]
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	3304      	adds	r3, #4
 800657c:	4619      	mov	r1, r3
 800657e:	4610      	mov	r0, r2
 8006580:	f000 fbee 	bl	8006d60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2201      	movs	r2, #1
 8006588:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2201      	movs	r2, #1
 8006590:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2201      	movs	r2, #1
 8006598:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2201      	movs	r2, #1
 80065a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2201      	movs	r2, #1
 80065a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2201      	movs	r2, #1
 80065b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2201      	movs	r2, #1
 80065b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2201      	movs	r2, #1
 80065c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2201      	movs	r2, #1
 80065c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2201      	movs	r2, #1
 80065d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80065d4:	2300      	movs	r3, #0
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	3708      	adds	r7, #8
 80065da:	46bd      	mov	sp, r7
 80065dc:	bd80      	pop	{r7, pc}

080065de <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80065de:	b480      	push	{r7}
 80065e0:	b083      	sub	sp, #12
 80065e2:	af00      	add	r7, sp, #0
 80065e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80065e6:	bf00      	nop
 80065e8:	370c      	adds	r7, #12
 80065ea:	46bd      	mov	sp, r7
 80065ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f0:	4770      	bx	lr
	...

080065f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b084      	sub	sp, #16
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
 80065fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d109      	bne.n	8006618 <HAL_TIM_PWM_Start+0x24>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800660a:	b2db      	uxtb	r3, r3
 800660c:	2b01      	cmp	r3, #1
 800660e:	bf14      	ite	ne
 8006610:	2301      	movne	r3, #1
 8006612:	2300      	moveq	r3, #0
 8006614:	b2db      	uxtb	r3, r3
 8006616:	e022      	b.n	800665e <HAL_TIM_PWM_Start+0x6a>
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	2b04      	cmp	r3, #4
 800661c:	d109      	bne.n	8006632 <HAL_TIM_PWM_Start+0x3e>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006624:	b2db      	uxtb	r3, r3
 8006626:	2b01      	cmp	r3, #1
 8006628:	bf14      	ite	ne
 800662a:	2301      	movne	r3, #1
 800662c:	2300      	moveq	r3, #0
 800662e:	b2db      	uxtb	r3, r3
 8006630:	e015      	b.n	800665e <HAL_TIM_PWM_Start+0x6a>
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	2b08      	cmp	r3, #8
 8006636:	d109      	bne.n	800664c <HAL_TIM_PWM_Start+0x58>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800663e:	b2db      	uxtb	r3, r3
 8006640:	2b01      	cmp	r3, #1
 8006642:	bf14      	ite	ne
 8006644:	2301      	movne	r3, #1
 8006646:	2300      	moveq	r3, #0
 8006648:	b2db      	uxtb	r3, r3
 800664a:	e008      	b.n	800665e <HAL_TIM_PWM_Start+0x6a>
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006652:	b2db      	uxtb	r3, r3
 8006654:	2b01      	cmp	r3, #1
 8006656:	bf14      	ite	ne
 8006658:	2301      	movne	r3, #1
 800665a:	2300      	moveq	r3, #0
 800665c:	b2db      	uxtb	r3, r3
 800665e:	2b00      	cmp	r3, #0
 8006660:	d001      	beq.n	8006666 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006662:	2301      	movs	r3, #1
 8006664:	e07c      	b.n	8006760 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d104      	bne.n	8006676 <HAL_TIM_PWM_Start+0x82>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2202      	movs	r2, #2
 8006670:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006674:	e013      	b.n	800669e <HAL_TIM_PWM_Start+0xaa>
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	2b04      	cmp	r3, #4
 800667a:	d104      	bne.n	8006686 <HAL_TIM_PWM_Start+0x92>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2202      	movs	r2, #2
 8006680:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006684:	e00b      	b.n	800669e <HAL_TIM_PWM_Start+0xaa>
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	2b08      	cmp	r3, #8
 800668a:	d104      	bne.n	8006696 <HAL_TIM_PWM_Start+0xa2>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2202      	movs	r2, #2
 8006690:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006694:	e003      	b.n	800669e <HAL_TIM_PWM_Start+0xaa>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2202      	movs	r2, #2
 800669a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	2201      	movs	r2, #1
 80066a4:	6839      	ldr	r1, [r7, #0]
 80066a6:	4618      	mov	r0, r3
 80066a8:	f000 fedb 	bl	8007462 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	4a2d      	ldr	r2, [pc, #180]	@ (8006768 <HAL_TIM_PWM_Start+0x174>)
 80066b2:	4293      	cmp	r3, r2
 80066b4:	d004      	beq.n	80066c0 <HAL_TIM_PWM_Start+0xcc>
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4a2c      	ldr	r2, [pc, #176]	@ (800676c <HAL_TIM_PWM_Start+0x178>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d101      	bne.n	80066c4 <HAL_TIM_PWM_Start+0xd0>
 80066c0:	2301      	movs	r3, #1
 80066c2:	e000      	b.n	80066c6 <HAL_TIM_PWM_Start+0xd2>
 80066c4:	2300      	movs	r3, #0
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d007      	beq.n	80066da <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80066d8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	4a22      	ldr	r2, [pc, #136]	@ (8006768 <HAL_TIM_PWM_Start+0x174>)
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d022      	beq.n	800672a <HAL_TIM_PWM_Start+0x136>
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066ec:	d01d      	beq.n	800672a <HAL_TIM_PWM_Start+0x136>
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	4a1f      	ldr	r2, [pc, #124]	@ (8006770 <HAL_TIM_PWM_Start+0x17c>)
 80066f4:	4293      	cmp	r3, r2
 80066f6:	d018      	beq.n	800672a <HAL_TIM_PWM_Start+0x136>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	4a1d      	ldr	r2, [pc, #116]	@ (8006774 <HAL_TIM_PWM_Start+0x180>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d013      	beq.n	800672a <HAL_TIM_PWM_Start+0x136>
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	4a1c      	ldr	r2, [pc, #112]	@ (8006778 <HAL_TIM_PWM_Start+0x184>)
 8006708:	4293      	cmp	r3, r2
 800670a:	d00e      	beq.n	800672a <HAL_TIM_PWM_Start+0x136>
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	4a16      	ldr	r2, [pc, #88]	@ (800676c <HAL_TIM_PWM_Start+0x178>)
 8006712:	4293      	cmp	r3, r2
 8006714:	d009      	beq.n	800672a <HAL_TIM_PWM_Start+0x136>
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	4a18      	ldr	r2, [pc, #96]	@ (800677c <HAL_TIM_PWM_Start+0x188>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d004      	beq.n	800672a <HAL_TIM_PWM_Start+0x136>
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	4a16      	ldr	r2, [pc, #88]	@ (8006780 <HAL_TIM_PWM_Start+0x18c>)
 8006726:	4293      	cmp	r3, r2
 8006728:	d111      	bne.n	800674e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	689b      	ldr	r3, [r3, #8]
 8006730:	f003 0307 	and.w	r3, r3, #7
 8006734:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	2b06      	cmp	r3, #6
 800673a:	d010      	beq.n	800675e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	681a      	ldr	r2, [r3, #0]
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f042 0201 	orr.w	r2, r2, #1
 800674a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800674c:	e007      	b.n	800675e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	681a      	ldr	r2, [r3, #0]
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f042 0201 	orr.w	r2, r2, #1
 800675c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800675e:	2300      	movs	r3, #0
}
 8006760:	4618      	mov	r0, r3
 8006762:	3710      	adds	r7, #16
 8006764:	46bd      	mov	sp, r7
 8006766:	bd80      	pop	{r7, pc}
 8006768:	40010000 	.word	0x40010000
 800676c:	40010400 	.word	0x40010400
 8006770:	40000400 	.word	0x40000400
 8006774:	40000800 	.word	0x40000800
 8006778:	40000c00 	.word	0x40000c00
 800677c:	40014000 	.word	0x40014000
 8006780:	40001800 	.word	0x40001800

08006784 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b084      	sub	sp, #16
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	68db      	ldr	r3, [r3, #12]
 8006792:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	691b      	ldr	r3, [r3, #16]
 800679a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800679c:	68bb      	ldr	r3, [r7, #8]
 800679e:	f003 0302 	and.w	r3, r3, #2
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d020      	beq.n	80067e8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	f003 0302 	and.w	r3, r3, #2
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d01b      	beq.n	80067e8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f06f 0202 	mvn.w	r2, #2
 80067b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2201      	movs	r2, #1
 80067be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	699b      	ldr	r3, [r3, #24]
 80067c6:	f003 0303 	and.w	r3, r3, #3
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d003      	beq.n	80067d6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f000 faa7 	bl	8006d22 <HAL_TIM_IC_CaptureCallback>
 80067d4:	e005      	b.n	80067e2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80067d6:	6878      	ldr	r0, [r7, #4]
 80067d8:	f000 fa99 	bl	8006d0e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067dc:	6878      	ldr	r0, [r7, #4]
 80067de:	f000 faaa 	bl	8006d36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2200      	movs	r2, #0
 80067e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	f003 0304 	and.w	r3, r3, #4
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d020      	beq.n	8006834 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	f003 0304 	and.w	r3, r3, #4
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d01b      	beq.n	8006834 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f06f 0204 	mvn.w	r2, #4
 8006804:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2202      	movs	r2, #2
 800680a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	699b      	ldr	r3, [r3, #24]
 8006812:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006816:	2b00      	cmp	r3, #0
 8006818:	d003      	beq.n	8006822 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800681a:	6878      	ldr	r0, [r7, #4]
 800681c:	f000 fa81 	bl	8006d22 <HAL_TIM_IC_CaptureCallback>
 8006820:	e005      	b.n	800682e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006822:	6878      	ldr	r0, [r7, #4]
 8006824:	f000 fa73 	bl	8006d0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006828:	6878      	ldr	r0, [r7, #4]
 800682a:	f000 fa84 	bl	8006d36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	2200      	movs	r2, #0
 8006832:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	f003 0308 	and.w	r3, r3, #8
 800683a:	2b00      	cmp	r3, #0
 800683c:	d020      	beq.n	8006880 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	f003 0308 	and.w	r3, r3, #8
 8006844:	2b00      	cmp	r3, #0
 8006846:	d01b      	beq.n	8006880 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f06f 0208 	mvn.w	r2, #8
 8006850:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2204      	movs	r2, #4
 8006856:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	69db      	ldr	r3, [r3, #28]
 800685e:	f003 0303 	and.w	r3, r3, #3
 8006862:	2b00      	cmp	r3, #0
 8006864:	d003      	beq.n	800686e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006866:	6878      	ldr	r0, [r7, #4]
 8006868:	f000 fa5b 	bl	8006d22 <HAL_TIM_IC_CaptureCallback>
 800686c:	e005      	b.n	800687a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800686e:	6878      	ldr	r0, [r7, #4]
 8006870:	f000 fa4d 	bl	8006d0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006874:	6878      	ldr	r0, [r7, #4]
 8006876:	f000 fa5e 	bl	8006d36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	2200      	movs	r2, #0
 800687e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006880:	68bb      	ldr	r3, [r7, #8]
 8006882:	f003 0310 	and.w	r3, r3, #16
 8006886:	2b00      	cmp	r3, #0
 8006888:	d020      	beq.n	80068cc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	f003 0310 	and.w	r3, r3, #16
 8006890:	2b00      	cmp	r3, #0
 8006892:	d01b      	beq.n	80068cc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f06f 0210 	mvn.w	r2, #16
 800689c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2208      	movs	r2, #8
 80068a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	69db      	ldr	r3, [r3, #28]
 80068aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d003      	beq.n	80068ba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068b2:	6878      	ldr	r0, [r7, #4]
 80068b4:	f000 fa35 	bl	8006d22 <HAL_TIM_IC_CaptureCallback>
 80068b8:	e005      	b.n	80068c6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068ba:	6878      	ldr	r0, [r7, #4]
 80068bc:	f000 fa27 	bl	8006d0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068c0:	6878      	ldr	r0, [r7, #4]
 80068c2:	f000 fa38 	bl	8006d36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2200      	movs	r2, #0
 80068ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	f003 0301 	and.w	r3, r3, #1
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d00c      	beq.n	80068f0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	f003 0301 	and.w	r3, r3, #1
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d007      	beq.n	80068f0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f06f 0201 	mvn.w	r2, #1
 80068e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	f000 fa05 	bl	8006cfa <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d00c      	beq.n	8006914 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006900:	2b00      	cmp	r3, #0
 8006902:	d007      	beq.n	8006914 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800690c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800690e:	6878      	ldr	r0, [r7, #4]
 8006910:	f000 fea4 	bl	800765c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800691a:	2b00      	cmp	r3, #0
 800691c:	d00c      	beq.n	8006938 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006924:	2b00      	cmp	r3, #0
 8006926:	d007      	beq.n	8006938 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006930:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	f000 fa09 	bl	8006d4a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	f003 0320 	and.w	r3, r3, #32
 800693e:	2b00      	cmp	r3, #0
 8006940:	d00c      	beq.n	800695c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	f003 0320 	and.w	r3, r3, #32
 8006948:	2b00      	cmp	r3, #0
 800694a:	d007      	beq.n	800695c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f06f 0220 	mvn.w	r2, #32
 8006954:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006956:	6878      	ldr	r0, [r7, #4]
 8006958:	f000 fe76 	bl	8007648 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800695c:	bf00      	nop
 800695e:	3710      	adds	r7, #16
 8006960:	46bd      	mov	sp, r7
 8006962:	bd80      	pop	{r7, pc}

08006964 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006964:	b580      	push	{r7, lr}
 8006966:	b086      	sub	sp, #24
 8006968:	af00      	add	r7, sp, #0
 800696a:	60f8      	str	r0, [r7, #12]
 800696c:	60b9      	str	r1, [r7, #8]
 800696e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006970:	2300      	movs	r3, #0
 8006972:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800697a:	2b01      	cmp	r3, #1
 800697c:	d101      	bne.n	8006982 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800697e:	2302      	movs	r3, #2
 8006980:	e0ae      	b.n	8006ae0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	2201      	movs	r2, #1
 8006986:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2b0c      	cmp	r3, #12
 800698e:	f200 809f 	bhi.w	8006ad0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006992:	a201      	add	r2, pc, #4	@ (adr r2, 8006998 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006998:	080069cd 	.word	0x080069cd
 800699c:	08006ad1 	.word	0x08006ad1
 80069a0:	08006ad1 	.word	0x08006ad1
 80069a4:	08006ad1 	.word	0x08006ad1
 80069a8:	08006a0d 	.word	0x08006a0d
 80069ac:	08006ad1 	.word	0x08006ad1
 80069b0:	08006ad1 	.word	0x08006ad1
 80069b4:	08006ad1 	.word	0x08006ad1
 80069b8:	08006a4f 	.word	0x08006a4f
 80069bc:	08006ad1 	.word	0x08006ad1
 80069c0:	08006ad1 	.word	0x08006ad1
 80069c4:	08006ad1 	.word	0x08006ad1
 80069c8:	08006a8f 	.word	0x08006a8f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	68b9      	ldr	r1, [r7, #8]
 80069d2:	4618      	mov	r0, r3
 80069d4:	f000 fa6a 	bl	8006eac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	699a      	ldr	r2, [r3, #24]
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f042 0208 	orr.w	r2, r2, #8
 80069e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	699a      	ldr	r2, [r3, #24]
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f022 0204 	bic.w	r2, r2, #4
 80069f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	6999      	ldr	r1, [r3, #24]
 80069fe:	68bb      	ldr	r3, [r7, #8]
 8006a00:	691a      	ldr	r2, [r3, #16]
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	430a      	orrs	r2, r1
 8006a08:	619a      	str	r2, [r3, #24]
      break;
 8006a0a:	e064      	b.n	8006ad6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	68b9      	ldr	r1, [r7, #8]
 8006a12:	4618      	mov	r0, r3
 8006a14:	f000 faba 	bl	8006f8c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	699a      	ldr	r2, [r3, #24]
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006a26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	699a      	ldr	r2, [r3, #24]
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	6999      	ldr	r1, [r3, #24]
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	691b      	ldr	r3, [r3, #16]
 8006a42:	021a      	lsls	r2, r3, #8
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	430a      	orrs	r2, r1
 8006a4a:	619a      	str	r2, [r3, #24]
      break;
 8006a4c:	e043      	b.n	8006ad6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	68b9      	ldr	r1, [r7, #8]
 8006a54:	4618      	mov	r0, r3
 8006a56:	f000 fb0f 	bl	8007078 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	69da      	ldr	r2, [r3, #28]
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f042 0208 	orr.w	r2, r2, #8
 8006a68:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	69da      	ldr	r2, [r3, #28]
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f022 0204 	bic.w	r2, r2, #4
 8006a78:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	69d9      	ldr	r1, [r3, #28]
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	691a      	ldr	r2, [r3, #16]
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	430a      	orrs	r2, r1
 8006a8a:	61da      	str	r2, [r3, #28]
      break;
 8006a8c:	e023      	b.n	8006ad6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	68b9      	ldr	r1, [r7, #8]
 8006a94:	4618      	mov	r0, r3
 8006a96:	f000 fb63 	bl	8007160 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	69da      	ldr	r2, [r3, #28]
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006aa8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	69da      	ldr	r2, [r3, #28]
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006ab8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	69d9      	ldr	r1, [r3, #28]
 8006ac0:	68bb      	ldr	r3, [r7, #8]
 8006ac2:	691b      	ldr	r3, [r3, #16]
 8006ac4:	021a      	lsls	r2, r3, #8
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	430a      	orrs	r2, r1
 8006acc:	61da      	str	r2, [r3, #28]
      break;
 8006ace:	e002      	b.n	8006ad6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	75fb      	strb	r3, [r7, #23]
      break;
 8006ad4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	2200      	movs	r2, #0
 8006ada:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006ade:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	3718      	adds	r7, #24
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	bd80      	pop	{r7, pc}

08006ae8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b084      	sub	sp, #16
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
 8006af0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006af2:	2300      	movs	r3, #0
 8006af4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006afc:	2b01      	cmp	r3, #1
 8006afe:	d101      	bne.n	8006b04 <HAL_TIM_ConfigClockSource+0x1c>
 8006b00:	2302      	movs	r3, #2
 8006b02:	e0b4      	b.n	8006c6e <HAL_TIM_ConfigClockSource+0x186>
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2201      	movs	r2, #1
 8006b08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2202      	movs	r2, #2
 8006b10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	689b      	ldr	r3, [r3, #8]
 8006b1a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006b22:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b24:	68bb      	ldr	r3, [r7, #8]
 8006b26:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006b2a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	68ba      	ldr	r2, [r7, #8]
 8006b32:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b3c:	d03e      	beq.n	8006bbc <HAL_TIM_ConfigClockSource+0xd4>
 8006b3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b42:	f200 8087 	bhi.w	8006c54 <HAL_TIM_ConfigClockSource+0x16c>
 8006b46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b4a:	f000 8086 	beq.w	8006c5a <HAL_TIM_ConfigClockSource+0x172>
 8006b4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b52:	d87f      	bhi.n	8006c54 <HAL_TIM_ConfigClockSource+0x16c>
 8006b54:	2b70      	cmp	r3, #112	@ 0x70
 8006b56:	d01a      	beq.n	8006b8e <HAL_TIM_ConfigClockSource+0xa6>
 8006b58:	2b70      	cmp	r3, #112	@ 0x70
 8006b5a:	d87b      	bhi.n	8006c54 <HAL_TIM_ConfigClockSource+0x16c>
 8006b5c:	2b60      	cmp	r3, #96	@ 0x60
 8006b5e:	d050      	beq.n	8006c02 <HAL_TIM_ConfigClockSource+0x11a>
 8006b60:	2b60      	cmp	r3, #96	@ 0x60
 8006b62:	d877      	bhi.n	8006c54 <HAL_TIM_ConfigClockSource+0x16c>
 8006b64:	2b50      	cmp	r3, #80	@ 0x50
 8006b66:	d03c      	beq.n	8006be2 <HAL_TIM_ConfigClockSource+0xfa>
 8006b68:	2b50      	cmp	r3, #80	@ 0x50
 8006b6a:	d873      	bhi.n	8006c54 <HAL_TIM_ConfigClockSource+0x16c>
 8006b6c:	2b40      	cmp	r3, #64	@ 0x40
 8006b6e:	d058      	beq.n	8006c22 <HAL_TIM_ConfigClockSource+0x13a>
 8006b70:	2b40      	cmp	r3, #64	@ 0x40
 8006b72:	d86f      	bhi.n	8006c54 <HAL_TIM_ConfigClockSource+0x16c>
 8006b74:	2b30      	cmp	r3, #48	@ 0x30
 8006b76:	d064      	beq.n	8006c42 <HAL_TIM_ConfigClockSource+0x15a>
 8006b78:	2b30      	cmp	r3, #48	@ 0x30
 8006b7a:	d86b      	bhi.n	8006c54 <HAL_TIM_ConfigClockSource+0x16c>
 8006b7c:	2b20      	cmp	r3, #32
 8006b7e:	d060      	beq.n	8006c42 <HAL_TIM_ConfigClockSource+0x15a>
 8006b80:	2b20      	cmp	r3, #32
 8006b82:	d867      	bhi.n	8006c54 <HAL_TIM_ConfigClockSource+0x16c>
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d05c      	beq.n	8006c42 <HAL_TIM_ConfigClockSource+0x15a>
 8006b88:	2b10      	cmp	r3, #16
 8006b8a:	d05a      	beq.n	8006c42 <HAL_TIM_ConfigClockSource+0x15a>
 8006b8c:	e062      	b.n	8006c54 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006b9e:	f000 fc40 	bl	8007422 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	689b      	ldr	r3, [r3, #8]
 8006ba8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006bb0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	68ba      	ldr	r2, [r7, #8]
 8006bb8:	609a      	str	r2, [r3, #8]
      break;
 8006bba:	e04f      	b.n	8006c5c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006bcc:	f000 fc29 	bl	8007422 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	689a      	ldr	r2, [r3, #8]
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006bde:	609a      	str	r2, [r3, #8]
      break;
 8006be0:	e03c      	b.n	8006c5c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006bee:	461a      	mov	r2, r3
 8006bf0:	f000 fb9d 	bl	800732e <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	2150      	movs	r1, #80	@ 0x50
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	f000 fbf6 	bl	80073ec <TIM_ITRx_SetConfig>
      break;
 8006c00:	e02c      	b.n	8006c5c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006c0e:	461a      	mov	r2, r3
 8006c10:	f000 fbbc 	bl	800738c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	2160      	movs	r1, #96	@ 0x60
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	f000 fbe6 	bl	80073ec <TIM_ITRx_SetConfig>
      break;
 8006c20:	e01c      	b.n	8006c5c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c2e:	461a      	mov	r2, r3
 8006c30:	f000 fb7d 	bl	800732e <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	2140      	movs	r1, #64	@ 0x40
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	f000 fbd6 	bl	80073ec <TIM_ITRx_SetConfig>
      break;
 8006c40:	e00c      	b.n	8006c5c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681a      	ldr	r2, [r3, #0]
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	4619      	mov	r1, r3
 8006c4c:	4610      	mov	r0, r2
 8006c4e:	f000 fbcd 	bl	80073ec <TIM_ITRx_SetConfig>
      break;
 8006c52:	e003      	b.n	8006c5c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006c54:	2301      	movs	r3, #1
 8006c56:	73fb      	strb	r3, [r7, #15]
      break;
 8006c58:	e000      	b.n	8006c5c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006c5a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2201      	movs	r2, #1
 8006c60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2200      	movs	r2, #0
 8006c68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006c6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c6e:	4618      	mov	r0, r3
 8006c70:	3710      	adds	r7, #16
 8006c72:	46bd      	mov	sp, r7
 8006c74:	bd80      	pop	{r7, pc}

08006c76 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006c76:	b580      	push	{r7, lr}
 8006c78:	b082      	sub	sp, #8
 8006c7a:	af00      	add	r7, sp, #0
 8006c7c:	6078      	str	r0, [r7, #4]
 8006c7e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c86:	2b01      	cmp	r3, #1
 8006c88:	d101      	bne.n	8006c8e <HAL_TIM_SlaveConfigSynchro+0x18>
 8006c8a:	2302      	movs	r3, #2
 8006c8c:	e031      	b.n	8006cf2 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2201      	movs	r2, #1
 8006c92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	2202      	movs	r2, #2
 8006c9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8006c9e:	6839      	ldr	r1, [r7, #0]
 8006ca0:	6878      	ldr	r0, [r7, #4]
 8006ca2:	f000 fab3 	bl	800720c <TIM_SlaveTimer_SetConfig>
 8006ca6:	4603      	mov	r3, r0
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d009      	beq.n	8006cc0 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2201      	movs	r2, #1
 8006cb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	e018      	b.n	8006cf2 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	68da      	ldr	r2, [r3, #12]
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006cce:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	68da      	ldr	r2, [r3, #12]
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006cde:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2201      	movs	r2, #1
 8006ce4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2200      	movs	r2, #0
 8006cec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006cf0:	2300      	movs	r3, #0
}
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	3708      	adds	r7, #8
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	bd80      	pop	{r7, pc}

08006cfa <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006cfa:	b480      	push	{r7}
 8006cfc:	b083      	sub	sp, #12
 8006cfe:	af00      	add	r7, sp, #0
 8006d00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006d02:	bf00      	nop
 8006d04:	370c      	adds	r7, #12
 8006d06:	46bd      	mov	sp, r7
 8006d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0c:	4770      	bx	lr

08006d0e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006d0e:	b480      	push	{r7}
 8006d10:	b083      	sub	sp, #12
 8006d12:	af00      	add	r7, sp, #0
 8006d14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006d16:	bf00      	nop
 8006d18:	370c      	adds	r7, #12
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d20:	4770      	bx	lr

08006d22 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006d22:	b480      	push	{r7}
 8006d24:	b083      	sub	sp, #12
 8006d26:	af00      	add	r7, sp, #0
 8006d28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006d2a:	bf00      	nop
 8006d2c:	370c      	adds	r7, #12
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d34:	4770      	bx	lr

08006d36 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006d36:	b480      	push	{r7}
 8006d38:	b083      	sub	sp, #12
 8006d3a:	af00      	add	r7, sp, #0
 8006d3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006d3e:	bf00      	nop
 8006d40:	370c      	adds	r7, #12
 8006d42:	46bd      	mov	sp, r7
 8006d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d48:	4770      	bx	lr

08006d4a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006d4a:	b480      	push	{r7}
 8006d4c:	b083      	sub	sp, #12
 8006d4e:	af00      	add	r7, sp, #0
 8006d50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006d52:	bf00      	nop
 8006d54:	370c      	adds	r7, #12
 8006d56:	46bd      	mov	sp, r7
 8006d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5c:	4770      	bx	lr
	...

08006d60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006d60:	b480      	push	{r7}
 8006d62:	b085      	sub	sp, #20
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
 8006d68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	4a43      	ldr	r2, [pc, #268]	@ (8006e80 <TIM_Base_SetConfig+0x120>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d013      	beq.n	8006da0 <TIM_Base_SetConfig+0x40>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d7e:	d00f      	beq.n	8006da0 <TIM_Base_SetConfig+0x40>
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	4a40      	ldr	r2, [pc, #256]	@ (8006e84 <TIM_Base_SetConfig+0x124>)
 8006d84:	4293      	cmp	r3, r2
 8006d86:	d00b      	beq.n	8006da0 <TIM_Base_SetConfig+0x40>
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	4a3f      	ldr	r2, [pc, #252]	@ (8006e88 <TIM_Base_SetConfig+0x128>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d007      	beq.n	8006da0 <TIM_Base_SetConfig+0x40>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	4a3e      	ldr	r2, [pc, #248]	@ (8006e8c <TIM_Base_SetConfig+0x12c>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d003      	beq.n	8006da0 <TIM_Base_SetConfig+0x40>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	4a3d      	ldr	r2, [pc, #244]	@ (8006e90 <TIM_Base_SetConfig+0x130>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d108      	bne.n	8006db2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006da6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	685b      	ldr	r3, [r3, #4]
 8006dac:	68fa      	ldr	r2, [r7, #12]
 8006dae:	4313      	orrs	r3, r2
 8006db0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	4a32      	ldr	r2, [pc, #200]	@ (8006e80 <TIM_Base_SetConfig+0x120>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d02b      	beq.n	8006e12 <TIM_Base_SetConfig+0xb2>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006dc0:	d027      	beq.n	8006e12 <TIM_Base_SetConfig+0xb2>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	4a2f      	ldr	r2, [pc, #188]	@ (8006e84 <TIM_Base_SetConfig+0x124>)
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	d023      	beq.n	8006e12 <TIM_Base_SetConfig+0xb2>
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	4a2e      	ldr	r2, [pc, #184]	@ (8006e88 <TIM_Base_SetConfig+0x128>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d01f      	beq.n	8006e12 <TIM_Base_SetConfig+0xb2>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	4a2d      	ldr	r2, [pc, #180]	@ (8006e8c <TIM_Base_SetConfig+0x12c>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d01b      	beq.n	8006e12 <TIM_Base_SetConfig+0xb2>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	4a2c      	ldr	r2, [pc, #176]	@ (8006e90 <TIM_Base_SetConfig+0x130>)
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d017      	beq.n	8006e12 <TIM_Base_SetConfig+0xb2>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	4a2b      	ldr	r2, [pc, #172]	@ (8006e94 <TIM_Base_SetConfig+0x134>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d013      	beq.n	8006e12 <TIM_Base_SetConfig+0xb2>
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	4a2a      	ldr	r2, [pc, #168]	@ (8006e98 <TIM_Base_SetConfig+0x138>)
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d00f      	beq.n	8006e12 <TIM_Base_SetConfig+0xb2>
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	4a29      	ldr	r2, [pc, #164]	@ (8006e9c <TIM_Base_SetConfig+0x13c>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d00b      	beq.n	8006e12 <TIM_Base_SetConfig+0xb2>
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	4a28      	ldr	r2, [pc, #160]	@ (8006ea0 <TIM_Base_SetConfig+0x140>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d007      	beq.n	8006e12 <TIM_Base_SetConfig+0xb2>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	4a27      	ldr	r2, [pc, #156]	@ (8006ea4 <TIM_Base_SetConfig+0x144>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d003      	beq.n	8006e12 <TIM_Base_SetConfig+0xb2>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	4a26      	ldr	r2, [pc, #152]	@ (8006ea8 <TIM_Base_SetConfig+0x148>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d108      	bne.n	8006e24 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	68db      	ldr	r3, [r3, #12]
 8006e1e:	68fa      	ldr	r2, [r7, #12]
 8006e20:	4313      	orrs	r3, r2
 8006e22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	695b      	ldr	r3, [r3, #20]
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	689a      	ldr	r2, [r3, #8]
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006e3a:	683b      	ldr	r3, [r7, #0]
 8006e3c:	681a      	ldr	r2, [r3, #0]
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	4a0e      	ldr	r2, [pc, #56]	@ (8006e80 <TIM_Base_SetConfig+0x120>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d003      	beq.n	8006e52 <TIM_Base_SetConfig+0xf2>
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	4a10      	ldr	r2, [pc, #64]	@ (8006e90 <TIM_Base_SetConfig+0x130>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d103      	bne.n	8006e5a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	691a      	ldr	r2, [r3, #16]
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f043 0204 	orr.w	r2, r3, #4
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2201      	movs	r2, #1
 8006e6a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	68fa      	ldr	r2, [r7, #12]
 8006e70:	601a      	str	r2, [r3, #0]
}
 8006e72:	bf00      	nop
 8006e74:	3714      	adds	r7, #20
 8006e76:	46bd      	mov	sp, r7
 8006e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7c:	4770      	bx	lr
 8006e7e:	bf00      	nop
 8006e80:	40010000 	.word	0x40010000
 8006e84:	40000400 	.word	0x40000400
 8006e88:	40000800 	.word	0x40000800
 8006e8c:	40000c00 	.word	0x40000c00
 8006e90:	40010400 	.word	0x40010400
 8006e94:	40014000 	.word	0x40014000
 8006e98:	40014400 	.word	0x40014400
 8006e9c:	40014800 	.word	0x40014800
 8006ea0:	40001800 	.word	0x40001800
 8006ea4:	40001c00 	.word	0x40001c00
 8006ea8:	40002000 	.word	0x40002000

08006eac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006eac:	b480      	push	{r7}
 8006eae:	b087      	sub	sp, #28
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
 8006eb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	6a1b      	ldr	r3, [r3, #32]
 8006eba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	6a1b      	ldr	r3, [r3, #32]
 8006ec0:	f023 0201 	bic.w	r2, r3, #1
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	685b      	ldr	r3, [r3, #4]
 8006ecc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	699b      	ldr	r3, [r3, #24]
 8006ed2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006eda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	f023 0303 	bic.w	r3, r3, #3
 8006ee2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	68fa      	ldr	r2, [r7, #12]
 8006eea:	4313      	orrs	r3, r2
 8006eec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006eee:	697b      	ldr	r3, [r7, #20]
 8006ef0:	f023 0302 	bic.w	r3, r3, #2
 8006ef4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	689b      	ldr	r3, [r3, #8]
 8006efa:	697a      	ldr	r2, [r7, #20]
 8006efc:	4313      	orrs	r3, r2
 8006efe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	4a20      	ldr	r2, [pc, #128]	@ (8006f84 <TIM_OC1_SetConfig+0xd8>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d003      	beq.n	8006f10 <TIM_OC1_SetConfig+0x64>
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	4a1f      	ldr	r2, [pc, #124]	@ (8006f88 <TIM_OC1_SetConfig+0xdc>)
 8006f0c:	4293      	cmp	r3, r2
 8006f0e:	d10c      	bne.n	8006f2a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006f10:	697b      	ldr	r3, [r7, #20]
 8006f12:	f023 0308 	bic.w	r3, r3, #8
 8006f16:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	68db      	ldr	r3, [r3, #12]
 8006f1c:	697a      	ldr	r2, [r7, #20]
 8006f1e:	4313      	orrs	r3, r2
 8006f20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006f22:	697b      	ldr	r3, [r7, #20]
 8006f24:	f023 0304 	bic.w	r3, r3, #4
 8006f28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	4a15      	ldr	r2, [pc, #84]	@ (8006f84 <TIM_OC1_SetConfig+0xd8>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d003      	beq.n	8006f3a <TIM_OC1_SetConfig+0x8e>
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	4a14      	ldr	r2, [pc, #80]	@ (8006f88 <TIM_OC1_SetConfig+0xdc>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d111      	bne.n	8006f5e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006f3a:	693b      	ldr	r3, [r7, #16]
 8006f3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006f42:	693b      	ldr	r3, [r7, #16]
 8006f44:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006f48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	695b      	ldr	r3, [r3, #20]
 8006f4e:	693a      	ldr	r2, [r7, #16]
 8006f50:	4313      	orrs	r3, r2
 8006f52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	699b      	ldr	r3, [r3, #24]
 8006f58:	693a      	ldr	r2, [r7, #16]
 8006f5a:	4313      	orrs	r3, r2
 8006f5c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	693a      	ldr	r2, [r7, #16]
 8006f62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	68fa      	ldr	r2, [r7, #12]
 8006f68:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	685a      	ldr	r2, [r3, #4]
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	697a      	ldr	r2, [r7, #20]
 8006f76:	621a      	str	r2, [r3, #32]
}
 8006f78:	bf00      	nop
 8006f7a:	371c      	adds	r7, #28
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f82:	4770      	bx	lr
 8006f84:	40010000 	.word	0x40010000
 8006f88:	40010400 	.word	0x40010400

08006f8c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f8c:	b480      	push	{r7}
 8006f8e:	b087      	sub	sp, #28
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
 8006f94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6a1b      	ldr	r3, [r3, #32]
 8006f9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	6a1b      	ldr	r3, [r3, #32]
 8006fa0:	f023 0210 	bic.w	r2, r3, #16
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	685b      	ldr	r3, [r3, #4]
 8006fac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	699b      	ldr	r3, [r3, #24]
 8006fb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006fba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006fc2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	021b      	lsls	r3, r3, #8
 8006fca:	68fa      	ldr	r2, [r7, #12]
 8006fcc:	4313      	orrs	r3, r2
 8006fce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006fd0:	697b      	ldr	r3, [r7, #20]
 8006fd2:	f023 0320 	bic.w	r3, r3, #32
 8006fd6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	689b      	ldr	r3, [r3, #8]
 8006fdc:	011b      	lsls	r3, r3, #4
 8006fde:	697a      	ldr	r2, [r7, #20]
 8006fe0:	4313      	orrs	r3, r2
 8006fe2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	4a22      	ldr	r2, [pc, #136]	@ (8007070 <TIM_OC2_SetConfig+0xe4>)
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d003      	beq.n	8006ff4 <TIM_OC2_SetConfig+0x68>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	4a21      	ldr	r2, [pc, #132]	@ (8007074 <TIM_OC2_SetConfig+0xe8>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d10d      	bne.n	8007010 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006ff4:	697b      	ldr	r3, [r7, #20]
 8006ff6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006ffa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	68db      	ldr	r3, [r3, #12]
 8007000:	011b      	lsls	r3, r3, #4
 8007002:	697a      	ldr	r2, [r7, #20]
 8007004:	4313      	orrs	r3, r2
 8007006:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007008:	697b      	ldr	r3, [r7, #20]
 800700a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800700e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	4a17      	ldr	r2, [pc, #92]	@ (8007070 <TIM_OC2_SetConfig+0xe4>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d003      	beq.n	8007020 <TIM_OC2_SetConfig+0x94>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	4a16      	ldr	r2, [pc, #88]	@ (8007074 <TIM_OC2_SetConfig+0xe8>)
 800701c:	4293      	cmp	r3, r2
 800701e:	d113      	bne.n	8007048 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007020:	693b      	ldr	r3, [r7, #16]
 8007022:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007026:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007028:	693b      	ldr	r3, [r7, #16]
 800702a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800702e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	695b      	ldr	r3, [r3, #20]
 8007034:	009b      	lsls	r3, r3, #2
 8007036:	693a      	ldr	r2, [r7, #16]
 8007038:	4313      	orrs	r3, r2
 800703a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	699b      	ldr	r3, [r3, #24]
 8007040:	009b      	lsls	r3, r3, #2
 8007042:	693a      	ldr	r2, [r7, #16]
 8007044:	4313      	orrs	r3, r2
 8007046:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	693a      	ldr	r2, [r7, #16]
 800704c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	68fa      	ldr	r2, [r7, #12]
 8007052:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	685a      	ldr	r2, [r3, #4]
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	697a      	ldr	r2, [r7, #20]
 8007060:	621a      	str	r2, [r3, #32]
}
 8007062:	bf00      	nop
 8007064:	371c      	adds	r7, #28
 8007066:	46bd      	mov	sp, r7
 8007068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706c:	4770      	bx	lr
 800706e:	bf00      	nop
 8007070:	40010000 	.word	0x40010000
 8007074:	40010400 	.word	0x40010400

08007078 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007078:	b480      	push	{r7}
 800707a:	b087      	sub	sp, #28
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
 8007080:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6a1b      	ldr	r3, [r3, #32]
 8007086:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6a1b      	ldr	r3, [r3, #32]
 800708c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	685b      	ldr	r3, [r3, #4]
 8007098:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	69db      	ldr	r3, [r3, #28]
 800709e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	f023 0303 	bic.w	r3, r3, #3
 80070ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	68fa      	ldr	r2, [r7, #12]
 80070b6:	4313      	orrs	r3, r2
 80070b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80070ba:	697b      	ldr	r3, [r7, #20]
 80070bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80070c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	689b      	ldr	r3, [r3, #8]
 80070c6:	021b      	lsls	r3, r3, #8
 80070c8:	697a      	ldr	r2, [r7, #20]
 80070ca:	4313      	orrs	r3, r2
 80070cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	4a21      	ldr	r2, [pc, #132]	@ (8007158 <TIM_OC3_SetConfig+0xe0>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d003      	beq.n	80070de <TIM_OC3_SetConfig+0x66>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	4a20      	ldr	r2, [pc, #128]	@ (800715c <TIM_OC3_SetConfig+0xe4>)
 80070da:	4293      	cmp	r3, r2
 80070dc:	d10d      	bne.n	80070fa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80070de:	697b      	ldr	r3, [r7, #20]
 80070e0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80070e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	68db      	ldr	r3, [r3, #12]
 80070ea:	021b      	lsls	r3, r3, #8
 80070ec:	697a      	ldr	r2, [r7, #20]
 80070ee:	4313      	orrs	r3, r2
 80070f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80070f2:	697b      	ldr	r3, [r7, #20]
 80070f4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80070f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	4a16      	ldr	r2, [pc, #88]	@ (8007158 <TIM_OC3_SetConfig+0xe0>)
 80070fe:	4293      	cmp	r3, r2
 8007100:	d003      	beq.n	800710a <TIM_OC3_SetConfig+0x92>
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	4a15      	ldr	r2, [pc, #84]	@ (800715c <TIM_OC3_SetConfig+0xe4>)
 8007106:	4293      	cmp	r3, r2
 8007108:	d113      	bne.n	8007132 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800710a:	693b      	ldr	r3, [r7, #16]
 800710c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007110:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007112:	693b      	ldr	r3, [r7, #16]
 8007114:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007118:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800711a:	683b      	ldr	r3, [r7, #0]
 800711c:	695b      	ldr	r3, [r3, #20]
 800711e:	011b      	lsls	r3, r3, #4
 8007120:	693a      	ldr	r2, [r7, #16]
 8007122:	4313      	orrs	r3, r2
 8007124:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	699b      	ldr	r3, [r3, #24]
 800712a:	011b      	lsls	r3, r3, #4
 800712c:	693a      	ldr	r2, [r7, #16]
 800712e:	4313      	orrs	r3, r2
 8007130:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	693a      	ldr	r2, [r7, #16]
 8007136:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	68fa      	ldr	r2, [r7, #12]
 800713c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	685a      	ldr	r2, [r3, #4]
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	697a      	ldr	r2, [r7, #20]
 800714a:	621a      	str	r2, [r3, #32]
}
 800714c:	bf00      	nop
 800714e:	371c      	adds	r7, #28
 8007150:	46bd      	mov	sp, r7
 8007152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007156:	4770      	bx	lr
 8007158:	40010000 	.word	0x40010000
 800715c:	40010400 	.word	0x40010400

08007160 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007160:	b480      	push	{r7}
 8007162:	b087      	sub	sp, #28
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
 8007168:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6a1b      	ldr	r3, [r3, #32]
 800716e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6a1b      	ldr	r3, [r3, #32]
 8007174:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	685b      	ldr	r3, [r3, #4]
 8007180:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	69db      	ldr	r3, [r3, #28]
 8007186:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800718e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007196:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	021b      	lsls	r3, r3, #8
 800719e:	68fa      	ldr	r2, [r7, #12]
 80071a0:	4313      	orrs	r3, r2
 80071a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80071a4:	693b      	ldr	r3, [r7, #16]
 80071a6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80071aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	689b      	ldr	r3, [r3, #8]
 80071b0:	031b      	lsls	r3, r3, #12
 80071b2:	693a      	ldr	r2, [r7, #16]
 80071b4:	4313      	orrs	r3, r2
 80071b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	4a12      	ldr	r2, [pc, #72]	@ (8007204 <TIM_OC4_SetConfig+0xa4>)
 80071bc:	4293      	cmp	r3, r2
 80071be:	d003      	beq.n	80071c8 <TIM_OC4_SetConfig+0x68>
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	4a11      	ldr	r2, [pc, #68]	@ (8007208 <TIM_OC4_SetConfig+0xa8>)
 80071c4:	4293      	cmp	r3, r2
 80071c6:	d109      	bne.n	80071dc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80071c8:	697b      	ldr	r3, [r7, #20]
 80071ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80071ce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	695b      	ldr	r3, [r3, #20]
 80071d4:	019b      	lsls	r3, r3, #6
 80071d6:	697a      	ldr	r2, [r7, #20]
 80071d8:	4313      	orrs	r3, r2
 80071da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	697a      	ldr	r2, [r7, #20]
 80071e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	68fa      	ldr	r2, [r7, #12]
 80071e6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	685a      	ldr	r2, [r3, #4]
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	693a      	ldr	r2, [r7, #16]
 80071f4:	621a      	str	r2, [r3, #32]
}
 80071f6:	bf00      	nop
 80071f8:	371c      	adds	r7, #28
 80071fa:	46bd      	mov	sp, r7
 80071fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007200:	4770      	bx	lr
 8007202:	bf00      	nop
 8007204:	40010000 	.word	0x40010000
 8007208:	40010400 	.word	0x40010400

0800720c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b086      	sub	sp, #24
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
 8007214:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007216:	2300      	movs	r3, #0
 8007218:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	689b      	ldr	r3, [r3, #8]
 8007220:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007222:	693b      	ldr	r3, [r7, #16]
 8007224:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007228:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	685b      	ldr	r3, [r3, #4]
 800722e:	693a      	ldr	r2, [r7, #16]
 8007230:	4313      	orrs	r3, r2
 8007232:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8007234:	693b      	ldr	r3, [r7, #16]
 8007236:	f023 0307 	bic.w	r3, r3, #7
 800723a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	693a      	ldr	r2, [r7, #16]
 8007242:	4313      	orrs	r3, r2
 8007244:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	693a      	ldr	r2, [r7, #16]
 800724c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	685b      	ldr	r3, [r3, #4]
 8007252:	2b70      	cmp	r3, #112	@ 0x70
 8007254:	d01a      	beq.n	800728c <TIM_SlaveTimer_SetConfig+0x80>
 8007256:	2b70      	cmp	r3, #112	@ 0x70
 8007258:	d860      	bhi.n	800731c <TIM_SlaveTimer_SetConfig+0x110>
 800725a:	2b60      	cmp	r3, #96	@ 0x60
 800725c:	d054      	beq.n	8007308 <TIM_SlaveTimer_SetConfig+0xfc>
 800725e:	2b60      	cmp	r3, #96	@ 0x60
 8007260:	d85c      	bhi.n	800731c <TIM_SlaveTimer_SetConfig+0x110>
 8007262:	2b50      	cmp	r3, #80	@ 0x50
 8007264:	d046      	beq.n	80072f4 <TIM_SlaveTimer_SetConfig+0xe8>
 8007266:	2b50      	cmp	r3, #80	@ 0x50
 8007268:	d858      	bhi.n	800731c <TIM_SlaveTimer_SetConfig+0x110>
 800726a:	2b40      	cmp	r3, #64	@ 0x40
 800726c:	d019      	beq.n	80072a2 <TIM_SlaveTimer_SetConfig+0x96>
 800726e:	2b40      	cmp	r3, #64	@ 0x40
 8007270:	d854      	bhi.n	800731c <TIM_SlaveTimer_SetConfig+0x110>
 8007272:	2b30      	cmp	r3, #48	@ 0x30
 8007274:	d055      	beq.n	8007322 <TIM_SlaveTimer_SetConfig+0x116>
 8007276:	2b30      	cmp	r3, #48	@ 0x30
 8007278:	d850      	bhi.n	800731c <TIM_SlaveTimer_SetConfig+0x110>
 800727a:	2b20      	cmp	r3, #32
 800727c:	d051      	beq.n	8007322 <TIM_SlaveTimer_SetConfig+0x116>
 800727e:	2b20      	cmp	r3, #32
 8007280:	d84c      	bhi.n	800731c <TIM_SlaveTimer_SetConfig+0x110>
 8007282:	2b00      	cmp	r3, #0
 8007284:	d04d      	beq.n	8007322 <TIM_SlaveTimer_SetConfig+0x116>
 8007286:	2b10      	cmp	r3, #16
 8007288:	d04b      	beq.n	8007322 <TIM_SlaveTimer_SetConfig+0x116>
 800728a:	e047      	b.n	800731c <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 800729c:	f000 f8c1 	bl	8007422 <TIM_ETR_SetConfig>
      break;
 80072a0:	e040      	b.n	8007324 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	2b05      	cmp	r3, #5
 80072a8:	d101      	bne.n	80072ae <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 80072aa:	2301      	movs	r3, #1
 80072ac:	e03b      	b.n	8007326 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	6a1b      	ldr	r3, [r3, #32]
 80072b4:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	6a1a      	ldr	r2, [r3, #32]
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f022 0201 	bic.w	r2, r2, #1
 80072c4:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	699b      	ldr	r3, [r3, #24]
 80072cc:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80072ce:	68bb      	ldr	r3, [r7, #8]
 80072d0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80072d4:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	691b      	ldr	r3, [r3, #16]
 80072da:	011b      	lsls	r3, r3, #4
 80072dc:	68ba      	ldr	r2, [r7, #8]
 80072de:	4313      	orrs	r3, r2
 80072e0:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	68ba      	ldr	r2, [r7, #8]
 80072e8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	68fa      	ldr	r2, [r7, #12]
 80072f0:	621a      	str	r2, [r3, #32]
      break;
 80072f2:	e017      	b.n	8007324 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007300:	461a      	mov	r2, r3
 8007302:	f000 f814 	bl	800732e <TIM_TI1_ConfigInputStage>
      break;
 8007306:	e00d      	b.n	8007324 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007314:	461a      	mov	r2, r3
 8007316:	f000 f839 	bl	800738c <TIM_TI2_ConfigInputStage>
      break;
 800731a:	e003      	b.n	8007324 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 800731c:	2301      	movs	r3, #1
 800731e:	75fb      	strb	r3, [r7, #23]
      break;
 8007320:	e000      	b.n	8007324 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8007322:	bf00      	nop
  }

  return status;
 8007324:	7dfb      	ldrb	r3, [r7, #23]
}
 8007326:	4618      	mov	r0, r3
 8007328:	3718      	adds	r7, #24
 800732a:	46bd      	mov	sp, r7
 800732c:	bd80      	pop	{r7, pc}

0800732e <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800732e:	b480      	push	{r7}
 8007330:	b087      	sub	sp, #28
 8007332:	af00      	add	r7, sp, #0
 8007334:	60f8      	str	r0, [r7, #12]
 8007336:	60b9      	str	r1, [r7, #8]
 8007338:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	6a1b      	ldr	r3, [r3, #32]
 800733e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	6a1b      	ldr	r3, [r3, #32]
 8007344:	f023 0201 	bic.w	r2, r3, #1
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	699b      	ldr	r3, [r3, #24]
 8007350:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007352:	693b      	ldr	r3, [r7, #16]
 8007354:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007358:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	011b      	lsls	r3, r3, #4
 800735e:	693a      	ldr	r2, [r7, #16]
 8007360:	4313      	orrs	r3, r2
 8007362:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007364:	697b      	ldr	r3, [r7, #20]
 8007366:	f023 030a 	bic.w	r3, r3, #10
 800736a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800736c:	697a      	ldr	r2, [r7, #20]
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	4313      	orrs	r3, r2
 8007372:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	693a      	ldr	r2, [r7, #16]
 8007378:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	697a      	ldr	r2, [r7, #20]
 800737e:	621a      	str	r2, [r3, #32]
}
 8007380:	bf00      	nop
 8007382:	371c      	adds	r7, #28
 8007384:	46bd      	mov	sp, r7
 8007386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738a:	4770      	bx	lr

0800738c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800738c:	b480      	push	{r7}
 800738e:	b087      	sub	sp, #28
 8007390:	af00      	add	r7, sp, #0
 8007392:	60f8      	str	r0, [r7, #12]
 8007394:	60b9      	str	r1, [r7, #8]
 8007396:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	6a1b      	ldr	r3, [r3, #32]
 800739c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	6a1b      	ldr	r3, [r3, #32]
 80073a2:	f023 0210 	bic.w	r2, r3, #16
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	699b      	ldr	r3, [r3, #24]
 80073ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80073b0:	693b      	ldr	r3, [r7, #16]
 80073b2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80073b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	031b      	lsls	r3, r3, #12
 80073bc:	693a      	ldr	r2, [r7, #16]
 80073be:	4313      	orrs	r3, r2
 80073c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80073c2:	697b      	ldr	r3, [r7, #20]
 80073c4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80073c8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80073ca:	68bb      	ldr	r3, [r7, #8]
 80073cc:	011b      	lsls	r3, r3, #4
 80073ce:	697a      	ldr	r2, [r7, #20]
 80073d0:	4313      	orrs	r3, r2
 80073d2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	693a      	ldr	r2, [r7, #16]
 80073d8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	697a      	ldr	r2, [r7, #20]
 80073de:	621a      	str	r2, [r3, #32]
}
 80073e0:	bf00      	nop
 80073e2:	371c      	adds	r7, #28
 80073e4:	46bd      	mov	sp, r7
 80073e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ea:	4770      	bx	lr

080073ec <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80073ec:	b480      	push	{r7}
 80073ee:	b085      	sub	sp, #20
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
 80073f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	689b      	ldr	r3, [r3, #8]
 80073fa:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007402:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007404:	683a      	ldr	r2, [r7, #0]
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	4313      	orrs	r3, r2
 800740a:	f043 0307 	orr.w	r3, r3, #7
 800740e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	68fa      	ldr	r2, [r7, #12]
 8007414:	609a      	str	r2, [r3, #8]
}
 8007416:	bf00      	nop
 8007418:	3714      	adds	r7, #20
 800741a:	46bd      	mov	sp, r7
 800741c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007420:	4770      	bx	lr

08007422 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007422:	b480      	push	{r7}
 8007424:	b087      	sub	sp, #28
 8007426:	af00      	add	r7, sp, #0
 8007428:	60f8      	str	r0, [r7, #12]
 800742a:	60b9      	str	r1, [r7, #8]
 800742c:	607a      	str	r2, [r7, #4]
 800742e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	689b      	ldr	r3, [r3, #8]
 8007434:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007436:	697b      	ldr	r3, [r7, #20]
 8007438:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800743c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800743e:	683b      	ldr	r3, [r7, #0]
 8007440:	021a      	lsls	r2, r3, #8
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	431a      	orrs	r2, r3
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	4313      	orrs	r3, r2
 800744a:	697a      	ldr	r2, [r7, #20]
 800744c:	4313      	orrs	r3, r2
 800744e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	697a      	ldr	r2, [r7, #20]
 8007454:	609a      	str	r2, [r3, #8]
}
 8007456:	bf00      	nop
 8007458:	371c      	adds	r7, #28
 800745a:	46bd      	mov	sp, r7
 800745c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007460:	4770      	bx	lr

08007462 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007462:	b480      	push	{r7}
 8007464:	b087      	sub	sp, #28
 8007466:	af00      	add	r7, sp, #0
 8007468:	60f8      	str	r0, [r7, #12]
 800746a:	60b9      	str	r1, [r7, #8]
 800746c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800746e:	68bb      	ldr	r3, [r7, #8]
 8007470:	f003 031f 	and.w	r3, r3, #31
 8007474:	2201      	movs	r2, #1
 8007476:	fa02 f303 	lsl.w	r3, r2, r3
 800747a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	6a1a      	ldr	r2, [r3, #32]
 8007480:	697b      	ldr	r3, [r7, #20]
 8007482:	43db      	mvns	r3, r3
 8007484:	401a      	ands	r2, r3
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	6a1a      	ldr	r2, [r3, #32]
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	f003 031f 	and.w	r3, r3, #31
 8007494:	6879      	ldr	r1, [r7, #4]
 8007496:	fa01 f303 	lsl.w	r3, r1, r3
 800749a:	431a      	orrs	r2, r3
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	621a      	str	r2, [r3, #32]
}
 80074a0:	bf00      	nop
 80074a2:	371c      	adds	r7, #28
 80074a4:	46bd      	mov	sp, r7
 80074a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074aa:	4770      	bx	lr

080074ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80074ac:	b480      	push	{r7}
 80074ae:	b085      	sub	sp, #20
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
 80074b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80074bc:	2b01      	cmp	r3, #1
 80074be:	d101      	bne.n	80074c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80074c0:	2302      	movs	r3, #2
 80074c2:	e05a      	b.n	800757a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2201      	movs	r2, #1
 80074c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2202      	movs	r2, #2
 80074d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	685b      	ldr	r3, [r3, #4]
 80074da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	689b      	ldr	r3, [r3, #8]
 80074e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	68fa      	ldr	r2, [r7, #12]
 80074f2:	4313      	orrs	r3, r2
 80074f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	68fa      	ldr	r2, [r7, #12]
 80074fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4a21      	ldr	r2, [pc, #132]	@ (8007588 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d022      	beq.n	800754e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007510:	d01d      	beq.n	800754e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	4a1d      	ldr	r2, [pc, #116]	@ (800758c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007518:	4293      	cmp	r3, r2
 800751a:	d018      	beq.n	800754e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	4a1b      	ldr	r2, [pc, #108]	@ (8007590 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d013      	beq.n	800754e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	4a1a      	ldr	r2, [pc, #104]	@ (8007594 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800752c:	4293      	cmp	r3, r2
 800752e:	d00e      	beq.n	800754e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	4a18      	ldr	r2, [pc, #96]	@ (8007598 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007536:	4293      	cmp	r3, r2
 8007538:	d009      	beq.n	800754e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	4a17      	ldr	r2, [pc, #92]	@ (800759c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007540:	4293      	cmp	r3, r2
 8007542:	d004      	beq.n	800754e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	4a15      	ldr	r2, [pc, #84]	@ (80075a0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800754a:	4293      	cmp	r3, r2
 800754c:	d10c      	bne.n	8007568 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800754e:	68bb      	ldr	r3, [r7, #8]
 8007550:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007554:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	685b      	ldr	r3, [r3, #4]
 800755a:	68ba      	ldr	r2, [r7, #8]
 800755c:	4313      	orrs	r3, r2
 800755e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	68ba      	ldr	r2, [r7, #8]
 8007566:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2201      	movs	r2, #1
 800756c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2200      	movs	r2, #0
 8007574:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007578:	2300      	movs	r3, #0
}
 800757a:	4618      	mov	r0, r3
 800757c:	3714      	adds	r7, #20
 800757e:	46bd      	mov	sp, r7
 8007580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007584:	4770      	bx	lr
 8007586:	bf00      	nop
 8007588:	40010000 	.word	0x40010000
 800758c:	40000400 	.word	0x40000400
 8007590:	40000800 	.word	0x40000800
 8007594:	40000c00 	.word	0x40000c00
 8007598:	40010400 	.word	0x40010400
 800759c:	40014000 	.word	0x40014000
 80075a0:	40001800 	.word	0x40001800

080075a4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80075a4:	b480      	push	{r7}
 80075a6:	b085      	sub	sp, #20
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
 80075ac:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80075ae:	2300      	movs	r3, #0
 80075b0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80075b8:	2b01      	cmp	r3, #1
 80075ba:	d101      	bne.n	80075c0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80075bc:	2302      	movs	r3, #2
 80075be:	e03d      	b.n	800763c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2201      	movs	r2, #1
 80075c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	68db      	ldr	r3, [r3, #12]
 80075d2:	4313      	orrs	r3, r2
 80075d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	689b      	ldr	r3, [r3, #8]
 80075e0:	4313      	orrs	r3, r2
 80075e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	685b      	ldr	r3, [r3, #4]
 80075ee:	4313      	orrs	r3, r2
 80075f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	4313      	orrs	r3, r2
 80075fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007606:	683b      	ldr	r3, [r7, #0]
 8007608:	691b      	ldr	r3, [r3, #16]
 800760a:	4313      	orrs	r3, r2
 800760c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	695b      	ldr	r3, [r3, #20]
 8007618:	4313      	orrs	r3, r2
 800761a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	69db      	ldr	r3, [r3, #28]
 8007626:	4313      	orrs	r3, r2
 8007628:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	68fa      	ldr	r2, [r7, #12]
 8007630:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	2200      	movs	r2, #0
 8007636:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800763a:	2300      	movs	r3, #0
}
 800763c:	4618      	mov	r0, r3
 800763e:	3714      	adds	r7, #20
 8007640:	46bd      	mov	sp, r7
 8007642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007646:	4770      	bx	lr

08007648 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007648:	b480      	push	{r7}
 800764a:	b083      	sub	sp, #12
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007650:	bf00      	nop
 8007652:	370c      	adds	r7, #12
 8007654:	46bd      	mov	sp, r7
 8007656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765a:	4770      	bx	lr

0800765c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800765c:	b480      	push	{r7}
 800765e:	b083      	sub	sp, #12
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007664:	bf00      	nop
 8007666:	370c      	adds	r7, #12
 8007668:	46bd      	mov	sp, r7
 800766a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766e:	4770      	bx	lr

08007670 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007670:	b580      	push	{r7, lr}
 8007672:	b082      	sub	sp, #8
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d101      	bne.n	8007682 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800767e:	2301      	movs	r3, #1
 8007680:	e042      	b.n	8007708 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007688:	b2db      	uxtb	r3, r3
 800768a:	2b00      	cmp	r3, #0
 800768c:	d106      	bne.n	800769c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2200      	movs	r2, #0
 8007692:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007696:	6878      	ldr	r0, [r7, #4]
 8007698:	f7fb fe58 	bl	800334c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2224      	movs	r2, #36	@ 0x24
 80076a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	68da      	ldr	r2, [r3, #12]
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80076b2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80076b4:	6878      	ldr	r0, [r7, #4]
 80076b6:	f000 ffa1 	bl	80085fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	691a      	ldr	r2, [r3, #16]
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80076c8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	695a      	ldr	r2, [r3, #20]
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80076d8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	68da      	ldr	r2, [r3, #12]
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80076e8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2200      	movs	r2, #0
 80076ee:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2220      	movs	r2, #32
 80076f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2220      	movs	r2, #32
 80076fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2200      	movs	r2, #0
 8007704:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007706:	2300      	movs	r3, #0
}
 8007708:	4618      	mov	r0, r3
 800770a:	3708      	adds	r7, #8
 800770c:	46bd      	mov	sp, r7
 800770e:	bd80      	pop	{r7, pc}

08007710 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007710:	b580      	push	{r7, lr}
 8007712:	b08a      	sub	sp, #40	@ 0x28
 8007714:	af02      	add	r7, sp, #8
 8007716:	60f8      	str	r0, [r7, #12]
 8007718:	60b9      	str	r1, [r7, #8]
 800771a:	603b      	str	r3, [r7, #0]
 800771c:	4613      	mov	r3, r2
 800771e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007720:	2300      	movs	r3, #0
 8007722:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800772a:	b2db      	uxtb	r3, r3
 800772c:	2b20      	cmp	r3, #32
 800772e:	d175      	bne.n	800781c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d002      	beq.n	800773c <HAL_UART_Transmit+0x2c>
 8007736:	88fb      	ldrh	r3, [r7, #6]
 8007738:	2b00      	cmp	r3, #0
 800773a:	d101      	bne.n	8007740 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800773c:	2301      	movs	r3, #1
 800773e:	e06e      	b.n	800781e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	2200      	movs	r2, #0
 8007744:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	2221      	movs	r2, #33	@ 0x21
 800774a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800774e:	f7fc f823 	bl	8003798 <HAL_GetTick>
 8007752:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	88fa      	ldrh	r2, [r7, #6]
 8007758:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	88fa      	ldrh	r2, [r7, #6]
 800775e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	689b      	ldr	r3, [r3, #8]
 8007764:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007768:	d108      	bne.n	800777c <HAL_UART_Transmit+0x6c>
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	691b      	ldr	r3, [r3, #16]
 800776e:	2b00      	cmp	r3, #0
 8007770:	d104      	bne.n	800777c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007772:	2300      	movs	r3, #0
 8007774:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007776:	68bb      	ldr	r3, [r7, #8]
 8007778:	61bb      	str	r3, [r7, #24]
 800777a:	e003      	b.n	8007784 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800777c:	68bb      	ldr	r3, [r7, #8]
 800777e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007780:	2300      	movs	r3, #0
 8007782:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007784:	e02e      	b.n	80077e4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	9300      	str	r3, [sp, #0]
 800778a:	697b      	ldr	r3, [r7, #20]
 800778c:	2200      	movs	r2, #0
 800778e:	2180      	movs	r1, #128	@ 0x80
 8007790:	68f8      	ldr	r0, [r7, #12]
 8007792:	f000 fc71 	bl	8008078 <UART_WaitOnFlagUntilTimeout>
 8007796:	4603      	mov	r3, r0
 8007798:	2b00      	cmp	r3, #0
 800779a:	d005      	beq.n	80077a8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	2220      	movs	r2, #32
 80077a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80077a4:	2303      	movs	r3, #3
 80077a6:	e03a      	b.n	800781e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80077a8:	69fb      	ldr	r3, [r7, #28]
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d10b      	bne.n	80077c6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80077ae:	69bb      	ldr	r3, [r7, #24]
 80077b0:	881b      	ldrh	r3, [r3, #0]
 80077b2:	461a      	mov	r2, r3
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80077bc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80077be:	69bb      	ldr	r3, [r7, #24]
 80077c0:	3302      	adds	r3, #2
 80077c2:	61bb      	str	r3, [r7, #24]
 80077c4:	e007      	b.n	80077d6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80077c6:	69fb      	ldr	r3, [r7, #28]
 80077c8:	781a      	ldrb	r2, [r3, #0]
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80077d0:	69fb      	ldr	r3, [r7, #28]
 80077d2:	3301      	adds	r3, #1
 80077d4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80077da:	b29b      	uxth	r3, r3
 80077dc:	3b01      	subs	r3, #1
 80077de:	b29a      	uxth	r2, r3
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80077e8:	b29b      	uxth	r3, r3
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d1cb      	bne.n	8007786 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80077ee:	683b      	ldr	r3, [r7, #0]
 80077f0:	9300      	str	r3, [sp, #0]
 80077f2:	697b      	ldr	r3, [r7, #20]
 80077f4:	2200      	movs	r2, #0
 80077f6:	2140      	movs	r1, #64	@ 0x40
 80077f8:	68f8      	ldr	r0, [r7, #12]
 80077fa:	f000 fc3d 	bl	8008078 <UART_WaitOnFlagUntilTimeout>
 80077fe:	4603      	mov	r3, r0
 8007800:	2b00      	cmp	r3, #0
 8007802:	d005      	beq.n	8007810 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	2220      	movs	r2, #32
 8007808:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800780c:	2303      	movs	r3, #3
 800780e:	e006      	b.n	800781e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	2220      	movs	r2, #32
 8007814:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007818:	2300      	movs	r3, #0
 800781a:	e000      	b.n	800781e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800781c:	2302      	movs	r3, #2
  }
}
 800781e:	4618      	mov	r0, r3
 8007820:	3720      	adds	r7, #32
 8007822:	46bd      	mov	sp, r7
 8007824:	bd80      	pop	{r7, pc}

08007826 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007826:	b580      	push	{r7, lr}
 8007828:	b08c      	sub	sp, #48	@ 0x30
 800782a:	af00      	add	r7, sp, #0
 800782c:	60f8      	str	r0, [r7, #12]
 800782e:	60b9      	str	r1, [r7, #8]
 8007830:	4613      	mov	r3, r2
 8007832:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800783a:	b2db      	uxtb	r3, r3
 800783c:	2b20      	cmp	r3, #32
 800783e:	d146      	bne.n	80078ce <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007840:	68bb      	ldr	r3, [r7, #8]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d002      	beq.n	800784c <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8007846:	88fb      	ldrh	r3, [r7, #6]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d101      	bne.n	8007850 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800784c:	2301      	movs	r3, #1
 800784e:	e03f      	b.n	80078d0 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	2201      	movs	r2, #1
 8007854:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	2200      	movs	r2, #0
 800785a:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800785c:	88fb      	ldrh	r3, [r7, #6]
 800785e:	461a      	mov	r2, r3
 8007860:	68b9      	ldr	r1, [r7, #8]
 8007862:	68f8      	ldr	r0, [r7, #12]
 8007864:	f000 fc62 	bl	800812c <UART_Start_Receive_DMA>
 8007868:	4603      	mov	r3, r0
 800786a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007872:	2b01      	cmp	r3, #1
 8007874:	d125      	bne.n	80078c2 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007876:	2300      	movs	r3, #0
 8007878:	613b      	str	r3, [r7, #16]
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	613b      	str	r3, [r7, #16]
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	685b      	ldr	r3, [r3, #4]
 8007888:	613b      	str	r3, [r7, #16]
 800788a:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	330c      	adds	r3, #12
 8007892:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007894:	69bb      	ldr	r3, [r7, #24]
 8007896:	e853 3f00 	ldrex	r3, [r3]
 800789a:	617b      	str	r3, [r7, #20]
   return(result);
 800789c:	697b      	ldr	r3, [r7, #20]
 800789e:	f043 0310 	orr.w	r3, r3, #16
 80078a2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	330c      	adds	r3, #12
 80078aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80078ac:	627a      	str	r2, [r7, #36]	@ 0x24
 80078ae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078b0:	6a39      	ldr	r1, [r7, #32]
 80078b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078b4:	e841 2300 	strex	r3, r2, [r1]
 80078b8:	61fb      	str	r3, [r7, #28]
   return(result);
 80078ba:	69fb      	ldr	r3, [r7, #28]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d1e5      	bne.n	800788c <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 80078c0:	e002      	b.n	80078c8 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 80078c2:	2301      	movs	r3, #1
 80078c4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 80078c8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80078cc:	e000      	b.n	80078d0 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 80078ce:	2302      	movs	r3, #2
  }
}
 80078d0:	4618      	mov	r0, r3
 80078d2:	3730      	adds	r7, #48	@ 0x30
 80078d4:	46bd      	mov	sp, r7
 80078d6:	bd80      	pop	{r7, pc}

080078d8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b0ba      	sub	sp, #232	@ 0xe8
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	68db      	ldr	r3, [r3, #12]
 80078f0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	695b      	ldr	r3, [r3, #20]
 80078fa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80078fe:	2300      	movs	r3, #0
 8007900:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007904:	2300      	movs	r3, #0
 8007906:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800790a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800790e:	f003 030f 	and.w	r3, r3, #15
 8007912:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007916:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800791a:	2b00      	cmp	r3, #0
 800791c:	d10f      	bne.n	800793e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800791e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007922:	f003 0320 	and.w	r3, r3, #32
 8007926:	2b00      	cmp	r3, #0
 8007928:	d009      	beq.n	800793e <HAL_UART_IRQHandler+0x66>
 800792a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800792e:	f003 0320 	and.w	r3, r3, #32
 8007932:	2b00      	cmp	r3, #0
 8007934:	d003      	beq.n	800793e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007936:	6878      	ldr	r0, [r7, #4]
 8007938:	f000 fda2 	bl	8008480 <UART_Receive_IT>
      return;
 800793c:	e273      	b.n	8007e26 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800793e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007942:	2b00      	cmp	r3, #0
 8007944:	f000 80de 	beq.w	8007b04 <HAL_UART_IRQHandler+0x22c>
 8007948:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800794c:	f003 0301 	and.w	r3, r3, #1
 8007950:	2b00      	cmp	r3, #0
 8007952:	d106      	bne.n	8007962 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007954:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007958:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800795c:	2b00      	cmp	r3, #0
 800795e:	f000 80d1 	beq.w	8007b04 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007962:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007966:	f003 0301 	and.w	r3, r3, #1
 800796a:	2b00      	cmp	r3, #0
 800796c:	d00b      	beq.n	8007986 <HAL_UART_IRQHandler+0xae>
 800796e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007972:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007976:	2b00      	cmp	r3, #0
 8007978:	d005      	beq.n	8007986 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800797e:	f043 0201 	orr.w	r2, r3, #1
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007986:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800798a:	f003 0304 	and.w	r3, r3, #4
 800798e:	2b00      	cmp	r3, #0
 8007990:	d00b      	beq.n	80079aa <HAL_UART_IRQHandler+0xd2>
 8007992:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007996:	f003 0301 	and.w	r3, r3, #1
 800799a:	2b00      	cmp	r3, #0
 800799c:	d005      	beq.n	80079aa <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079a2:	f043 0202 	orr.w	r2, r3, #2
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80079aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079ae:	f003 0302 	and.w	r3, r3, #2
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d00b      	beq.n	80079ce <HAL_UART_IRQHandler+0xf6>
 80079b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80079ba:	f003 0301 	and.w	r3, r3, #1
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d005      	beq.n	80079ce <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079c6:	f043 0204 	orr.w	r2, r3, #4
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80079ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079d2:	f003 0308 	and.w	r3, r3, #8
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d011      	beq.n	80079fe <HAL_UART_IRQHandler+0x126>
 80079da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079de:	f003 0320 	and.w	r3, r3, #32
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d105      	bne.n	80079f2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80079e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80079ea:	f003 0301 	and.w	r3, r3, #1
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d005      	beq.n	80079fe <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079f6:	f043 0208 	orr.w	r2, r3, #8
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	f000 820a 	beq.w	8007e1c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007a08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a0c:	f003 0320 	and.w	r3, r3, #32
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d008      	beq.n	8007a26 <HAL_UART_IRQHandler+0x14e>
 8007a14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a18:	f003 0320 	and.w	r3, r3, #32
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d002      	beq.n	8007a26 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007a20:	6878      	ldr	r0, [r7, #4]
 8007a22:	f000 fd2d 	bl	8008480 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	695b      	ldr	r3, [r3, #20]
 8007a2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a30:	2b40      	cmp	r3, #64	@ 0x40
 8007a32:	bf0c      	ite	eq
 8007a34:	2301      	moveq	r3, #1
 8007a36:	2300      	movne	r3, #0
 8007a38:	b2db      	uxtb	r3, r3
 8007a3a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a42:	f003 0308 	and.w	r3, r3, #8
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d103      	bne.n	8007a52 <HAL_UART_IRQHandler+0x17a>
 8007a4a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d04f      	beq.n	8007af2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007a52:	6878      	ldr	r0, [r7, #4]
 8007a54:	f000 fc38 	bl	80082c8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	695b      	ldr	r3, [r3, #20]
 8007a5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a62:	2b40      	cmp	r3, #64	@ 0x40
 8007a64:	d141      	bne.n	8007aea <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	3314      	adds	r3, #20
 8007a6c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a70:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007a74:	e853 3f00 	ldrex	r3, [r3]
 8007a78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007a7c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007a80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a84:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	3314      	adds	r3, #20
 8007a8e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007a92:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007a96:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a9a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007a9e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007aa2:	e841 2300 	strex	r3, r2, [r1]
 8007aa6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007aaa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d1d9      	bne.n	8007a66 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d013      	beq.n	8007ae2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007abe:	4a8a      	ldr	r2, [pc, #552]	@ (8007ce8 <HAL_UART_IRQHandler+0x410>)
 8007ac0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	f7fc f91e 	bl	8003d08 <HAL_DMA_Abort_IT>
 8007acc:	4603      	mov	r3, r0
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d016      	beq.n	8007b00 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ad6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ad8:	687a      	ldr	r2, [r7, #4]
 8007ada:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007adc:	4610      	mov	r0, r2
 8007ade:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ae0:	e00e      	b.n	8007b00 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007ae2:	6878      	ldr	r0, [r7, #4]
 8007ae4:	f000 f9c0 	bl	8007e68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ae8:	e00a      	b.n	8007b00 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007aea:	6878      	ldr	r0, [r7, #4]
 8007aec:	f000 f9bc 	bl	8007e68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007af0:	e006      	b.n	8007b00 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007af2:	6878      	ldr	r0, [r7, #4]
 8007af4:	f000 f9b8 	bl	8007e68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2200      	movs	r2, #0
 8007afc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8007afe:	e18d      	b.n	8007e1c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b00:	bf00      	nop
    return;
 8007b02:	e18b      	b.n	8007e1c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b08:	2b01      	cmp	r3, #1
 8007b0a:	f040 8167 	bne.w	8007ddc <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007b0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b12:	f003 0310 	and.w	r3, r3, #16
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	f000 8160 	beq.w	8007ddc <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8007b1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b20:	f003 0310 	and.w	r3, r3, #16
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	f000 8159 	beq.w	8007ddc <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	60bb      	str	r3, [r7, #8]
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	60bb      	str	r3, [r7, #8]
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	685b      	ldr	r3, [r3, #4]
 8007b3c:	60bb      	str	r3, [r7, #8]
 8007b3e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	695b      	ldr	r3, [r3, #20]
 8007b46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b4a:	2b40      	cmp	r3, #64	@ 0x40
 8007b4c:	f040 80ce 	bne.w	8007cec <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	685b      	ldr	r3, [r3, #4]
 8007b58:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007b5c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	f000 80a9 	beq.w	8007cb8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007b6a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007b6e:	429a      	cmp	r2, r3
 8007b70:	f080 80a2 	bcs.w	8007cb8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007b7a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b80:	69db      	ldr	r3, [r3, #28]
 8007b82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b86:	f000 8088 	beq.w	8007c9a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	330c      	adds	r3, #12
 8007b90:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b94:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007b98:	e853 3f00 	ldrex	r3, [r3]
 8007b9c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007ba0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007ba4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ba8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	330c      	adds	r3, #12
 8007bb2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007bb6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007bba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bbe:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007bc2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007bc6:	e841 2300 	strex	r3, r2, [r1]
 8007bca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007bce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d1d9      	bne.n	8007b8a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	3314      	adds	r3, #20
 8007bdc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bde:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007be0:	e853 3f00 	ldrex	r3, [r3]
 8007be4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007be6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007be8:	f023 0301 	bic.w	r3, r3, #1
 8007bec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	3314      	adds	r3, #20
 8007bf6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007bfa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007bfe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c00:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007c02:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007c06:	e841 2300 	strex	r3, r2, [r1]
 8007c0a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007c0c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d1e1      	bne.n	8007bd6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	3314      	adds	r3, #20
 8007c18:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c1a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007c1c:	e853 3f00 	ldrex	r3, [r3]
 8007c20:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007c22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007c24:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c28:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	3314      	adds	r3, #20
 8007c32:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007c36:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007c38:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c3a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007c3c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007c3e:	e841 2300 	strex	r3, r2, [r1]
 8007c42:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007c44:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d1e3      	bne.n	8007c12 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2220      	movs	r2, #32
 8007c4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	2200      	movs	r2, #0
 8007c56:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	330c      	adds	r3, #12
 8007c5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c62:	e853 3f00 	ldrex	r3, [r3]
 8007c66:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007c68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c6a:	f023 0310 	bic.w	r3, r3, #16
 8007c6e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	330c      	adds	r3, #12
 8007c78:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007c7c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007c7e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c80:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007c82:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007c84:	e841 2300 	strex	r3, r2, [r1]
 8007c88:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007c8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d1e3      	bne.n	8007c58 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c94:	4618      	mov	r0, r3
 8007c96:	f7fb ffc7 	bl	8003c28 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2202      	movs	r2, #2
 8007c9e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007ca8:	b29b      	uxth	r3, r3
 8007caa:	1ad3      	subs	r3, r2, r3
 8007cac:	b29b      	uxth	r3, r3
 8007cae:	4619      	mov	r1, r3
 8007cb0:	6878      	ldr	r0, [r7, #4]
 8007cb2:	f004 ff49 	bl	800cb48 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007cb6:	e0b3      	b.n	8007e20 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007cbc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007cc0:	429a      	cmp	r2, r3
 8007cc2:	f040 80ad 	bne.w	8007e20 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cca:	69db      	ldr	r3, [r3, #28]
 8007ccc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007cd0:	f040 80a6 	bne.w	8007e20 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2202      	movs	r2, #2
 8007cd8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007cde:	4619      	mov	r1, r3
 8007ce0:	6878      	ldr	r0, [r7, #4]
 8007ce2:	f004 ff31 	bl	800cb48 <HAL_UARTEx_RxEventCallback>
      return;
 8007ce6:	e09b      	b.n	8007e20 <HAL_UART_IRQHandler+0x548>
 8007ce8:	0800838f 	.word	0x0800838f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007cf4:	b29b      	uxth	r3, r3
 8007cf6:	1ad3      	subs	r3, r2, r3
 8007cf8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007d00:	b29b      	uxth	r3, r3
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	f000 808e 	beq.w	8007e24 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8007d08:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	f000 8089 	beq.w	8007e24 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	330c      	adds	r3, #12
 8007d18:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d1c:	e853 3f00 	ldrex	r3, [r3]
 8007d20:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007d22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d24:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007d28:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	330c      	adds	r3, #12
 8007d32:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007d36:	647a      	str	r2, [r7, #68]	@ 0x44
 8007d38:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d3a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007d3c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007d3e:	e841 2300 	strex	r3, r2, [r1]
 8007d42:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007d44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d1e3      	bne.n	8007d12 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	3314      	adds	r3, #20
 8007d50:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d54:	e853 3f00 	ldrex	r3, [r3]
 8007d58:	623b      	str	r3, [r7, #32]
   return(result);
 8007d5a:	6a3b      	ldr	r3, [r7, #32]
 8007d5c:	f023 0301 	bic.w	r3, r3, #1
 8007d60:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	3314      	adds	r3, #20
 8007d6a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007d6e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007d70:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d72:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007d74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d76:	e841 2300 	strex	r3, r2, [r1]
 8007d7a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007d7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d1e3      	bne.n	8007d4a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2220      	movs	r2, #32
 8007d86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	330c      	adds	r3, #12
 8007d96:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d98:	693b      	ldr	r3, [r7, #16]
 8007d9a:	e853 3f00 	ldrex	r3, [r3]
 8007d9e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	f023 0310 	bic.w	r3, r3, #16
 8007da6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	330c      	adds	r3, #12
 8007db0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007db4:	61fa      	str	r2, [r7, #28]
 8007db6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007db8:	69b9      	ldr	r1, [r7, #24]
 8007dba:	69fa      	ldr	r2, [r7, #28]
 8007dbc:	e841 2300 	strex	r3, r2, [r1]
 8007dc0:	617b      	str	r3, [r7, #20]
   return(result);
 8007dc2:	697b      	ldr	r3, [r7, #20]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d1e3      	bne.n	8007d90 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2202      	movs	r2, #2
 8007dcc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007dce:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007dd2:	4619      	mov	r1, r3
 8007dd4:	6878      	ldr	r0, [r7, #4]
 8007dd6:	f004 feb7 	bl	800cb48 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007dda:	e023      	b.n	8007e24 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007ddc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007de0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d009      	beq.n	8007dfc <HAL_UART_IRQHandler+0x524>
 8007de8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007dec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d003      	beq.n	8007dfc <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8007df4:	6878      	ldr	r0, [r7, #4]
 8007df6:	f000 fadb 	bl	80083b0 <UART_Transmit_IT>
    return;
 8007dfa:	e014      	b.n	8007e26 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007dfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d00e      	beq.n	8007e26 <HAL_UART_IRQHandler+0x54e>
 8007e08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007e0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d008      	beq.n	8007e26 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8007e14:	6878      	ldr	r0, [r7, #4]
 8007e16:	f000 fb1b 	bl	8008450 <UART_EndTransmit_IT>
    return;
 8007e1a:	e004      	b.n	8007e26 <HAL_UART_IRQHandler+0x54e>
    return;
 8007e1c:	bf00      	nop
 8007e1e:	e002      	b.n	8007e26 <HAL_UART_IRQHandler+0x54e>
      return;
 8007e20:	bf00      	nop
 8007e22:	e000      	b.n	8007e26 <HAL_UART_IRQHandler+0x54e>
      return;
 8007e24:	bf00      	nop
  }
}
 8007e26:	37e8      	adds	r7, #232	@ 0xe8
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	bd80      	pop	{r7, pc}

08007e2c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007e2c:	b480      	push	{r7}
 8007e2e:	b083      	sub	sp, #12
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007e34:	bf00      	nop
 8007e36:	370c      	adds	r7, #12
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3e:	4770      	bx	lr

08007e40 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007e40:	b480      	push	{r7}
 8007e42:	b083      	sub	sp, #12
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007e48:	bf00      	nop
 8007e4a:	370c      	adds	r7, #12
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e52:	4770      	bx	lr

08007e54 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007e54:	b480      	push	{r7}
 8007e56:	b083      	sub	sp, #12
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007e5c:	bf00      	nop
 8007e5e:	370c      	adds	r7, #12
 8007e60:	46bd      	mov	sp, r7
 8007e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e66:	4770      	bx	lr

08007e68 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007e68:	b480      	push	{r7}
 8007e6a:	b083      	sub	sp, #12
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007e70:	bf00      	nop
 8007e72:	370c      	adds	r7, #12
 8007e74:	46bd      	mov	sp, r7
 8007e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7a:	4770      	bx	lr

08007e7c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b09c      	sub	sp, #112	@ 0x70
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e88:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d172      	bne.n	8007f7e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007e98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007e9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	330c      	adds	r3, #12
 8007ea4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ea6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ea8:	e853 3f00 	ldrex	r3, [r3]
 8007eac:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007eae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007eb0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007eb4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007eb6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	330c      	adds	r3, #12
 8007ebc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007ebe:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007ec0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ec2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007ec4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007ec6:	e841 2300 	strex	r3, r2, [r1]
 8007eca:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007ecc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d1e5      	bne.n	8007e9e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ed2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	3314      	adds	r3, #20
 8007ed8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007edc:	e853 3f00 	ldrex	r3, [r3]
 8007ee0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007ee2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ee4:	f023 0301 	bic.w	r3, r3, #1
 8007ee8:	667b      	str	r3, [r7, #100]	@ 0x64
 8007eea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	3314      	adds	r3, #20
 8007ef0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007ef2:	647a      	str	r2, [r7, #68]	@ 0x44
 8007ef4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ef6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007ef8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007efa:	e841 2300 	strex	r3, r2, [r1]
 8007efe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007f00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d1e5      	bne.n	8007ed2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007f06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	3314      	adds	r3, #20
 8007f0c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f10:	e853 3f00 	ldrex	r3, [r3]
 8007f14:	623b      	str	r3, [r7, #32]
   return(result);
 8007f16:	6a3b      	ldr	r3, [r7, #32]
 8007f18:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f1c:	663b      	str	r3, [r7, #96]	@ 0x60
 8007f1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	3314      	adds	r3, #20
 8007f24:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007f26:	633a      	str	r2, [r7, #48]	@ 0x30
 8007f28:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f2a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007f2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f2e:	e841 2300 	strex	r3, r2, [r1]
 8007f32:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007f34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d1e5      	bne.n	8007f06 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007f3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f3c:	2220      	movs	r2, #32
 8007f3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f46:	2b01      	cmp	r3, #1
 8007f48:	d119      	bne.n	8007f7e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	330c      	adds	r3, #12
 8007f50:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f52:	693b      	ldr	r3, [r7, #16]
 8007f54:	e853 3f00 	ldrex	r3, [r3]
 8007f58:	60fb      	str	r3, [r7, #12]
   return(result);
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	f023 0310 	bic.w	r3, r3, #16
 8007f60:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007f62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	330c      	adds	r3, #12
 8007f68:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007f6a:	61fa      	str	r2, [r7, #28]
 8007f6c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f6e:	69b9      	ldr	r1, [r7, #24]
 8007f70:	69fa      	ldr	r2, [r7, #28]
 8007f72:	e841 2300 	strex	r3, r2, [r1]
 8007f76:	617b      	str	r3, [r7, #20]
   return(result);
 8007f78:	697b      	ldr	r3, [r7, #20]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d1e5      	bne.n	8007f4a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007f7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f80:	2200      	movs	r2, #0
 8007f82:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f88:	2b01      	cmp	r3, #1
 8007f8a:	d106      	bne.n	8007f9a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007f8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f8e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007f90:	4619      	mov	r1, r3
 8007f92:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007f94:	f004 fdd8 	bl	800cb48 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007f98:	e002      	b.n	8007fa0 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007f9a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007f9c:	f7ff ff50 	bl	8007e40 <HAL_UART_RxCpltCallback>
}
 8007fa0:	bf00      	nop
 8007fa2:	3770      	adds	r7, #112	@ 0x70
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	bd80      	pop	{r7, pc}

08007fa8 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	b084      	sub	sp, #16
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fb4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	2201      	movs	r2, #1
 8007fba:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fc0:	2b01      	cmp	r3, #1
 8007fc2:	d108      	bne.n	8007fd6 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007fc8:	085b      	lsrs	r3, r3, #1
 8007fca:	b29b      	uxth	r3, r3
 8007fcc:	4619      	mov	r1, r3
 8007fce:	68f8      	ldr	r0, [r7, #12]
 8007fd0:	f004 fdba 	bl	800cb48 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007fd4:	e002      	b.n	8007fdc <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8007fd6:	68f8      	ldr	r0, [r7, #12]
 8007fd8:	f7ff ff3c 	bl	8007e54 <HAL_UART_RxHalfCpltCallback>
}
 8007fdc:	bf00      	nop
 8007fde:	3710      	adds	r7, #16
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	bd80      	pop	{r7, pc}

08007fe4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007fe4:	b580      	push	{r7, lr}
 8007fe6:	b084      	sub	sp, #16
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007fec:	2300      	movs	r3, #0
 8007fee:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ff4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	695b      	ldr	r3, [r3, #20]
 8007ffc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008000:	2b80      	cmp	r3, #128	@ 0x80
 8008002:	bf0c      	ite	eq
 8008004:	2301      	moveq	r3, #1
 8008006:	2300      	movne	r3, #0
 8008008:	b2db      	uxtb	r3, r3
 800800a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800800c:	68bb      	ldr	r3, [r7, #8]
 800800e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008012:	b2db      	uxtb	r3, r3
 8008014:	2b21      	cmp	r3, #33	@ 0x21
 8008016:	d108      	bne.n	800802a <UART_DMAError+0x46>
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d005      	beq.n	800802a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	2200      	movs	r2, #0
 8008022:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8008024:	68b8      	ldr	r0, [r7, #8]
 8008026:	f000 f927 	bl	8008278 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800802a:	68bb      	ldr	r3, [r7, #8]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	695b      	ldr	r3, [r3, #20]
 8008030:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008034:	2b40      	cmp	r3, #64	@ 0x40
 8008036:	bf0c      	ite	eq
 8008038:	2301      	moveq	r3, #1
 800803a:	2300      	movne	r3, #0
 800803c:	b2db      	uxtb	r3, r3
 800803e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008040:	68bb      	ldr	r3, [r7, #8]
 8008042:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008046:	b2db      	uxtb	r3, r3
 8008048:	2b22      	cmp	r3, #34	@ 0x22
 800804a:	d108      	bne.n	800805e <UART_DMAError+0x7a>
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d005      	beq.n	800805e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	2200      	movs	r2, #0
 8008056:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8008058:	68b8      	ldr	r0, [r7, #8]
 800805a:	f000 f935 	bl	80082c8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800805e:	68bb      	ldr	r3, [r7, #8]
 8008060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008062:	f043 0210 	orr.w	r2, r3, #16
 8008066:	68bb      	ldr	r3, [r7, #8]
 8008068:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800806a:	68b8      	ldr	r0, [r7, #8]
 800806c:	f7ff fefc 	bl	8007e68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008070:	bf00      	nop
 8008072:	3710      	adds	r7, #16
 8008074:	46bd      	mov	sp, r7
 8008076:	bd80      	pop	{r7, pc}

08008078 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008078:	b580      	push	{r7, lr}
 800807a:	b086      	sub	sp, #24
 800807c:	af00      	add	r7, sp, #0
 800807e:	60f8      	str	r0, [r7, #12]
 8008080:	60b9      	str	r1, [r7, #8]
 8008082:	603b      	str	r3, [r7, #0]
 8008084:	4613      	mov	r3, r2
 8008086:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008088:	e03b      	b.n	8008102 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800808a:	6a3b      	ldr	r3, [r7, #32]
 800808c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008090:	d037      	beq.n	8008102 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008092:	f7fb fb81 	bl	8003798 <HAL_GetTick>
 8008096:	4602      	mov	r2, r0
 8008098:	683b      	ldr	r3, [r7, #0]
 800809a:	1ad3      	subs	r3, r2, r3
 800809c:	6a3a      	ldr	r2, [r7, #32]
 800809e:	429a      	cmp	r2, r3
 80080a0:	d302      	bcc.n	80080a8 <UART_WaitOnFlagUntilTimeout+0x30>
 80080a2:	6a3b      	ldr	r3, [r7, #32]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d101      	bne.n	80080ac <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80080a8:	2303      	movs	r3, #3
 80080aa:	e03a      	b.n	8008122 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	68db      	ldr	r3, [r3, #12]
 80080b2:	f003 0304 	and.w	r3, r3, #4
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d023      	beq.n	8008102 <UART_WaitOnFlagUntilTimeout+0x8a>
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	2b80      	cmp	r3, #128	@ 0x80
 80080be:	d020      	beq.n	8008102 <UART_WaitOnFlagUntilTimeout+0x8a>
 80080c0:	68bb      	ldr	r3, [r7, #8]
 80080c2:	2b40      	cmp	r3, #64	@ 0x40
 80080c4:	d01d      	beq.n	8008102 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	f003 0308 	and.w	r3, r3, #8
 80080d0:	2b08      	cmp	r3, #8
 80080d2:	d116      	bne.n	8008102 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80080d4:	2300      	movs	r3, #0
 80080d6:	617b      	str	r3, [r7, #20]
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	617b      	str	r3, [r7, #20]
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	685b      	ldr	r3, [r3, #4]
 80080e6:	617b      	str	r3, [r7, #20]
 80080e8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80080ea:	68f8      	ldr	r0, [r7, #12]
 80080ec:	f000 f8ec 	bl	80082c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	2208      	movs	r2, #8
 80080f4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	2200      	movs	r2, #0
 80080fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80080fe:	2301      	movs	r3, #1
 8008100:	e00f      	b.n	8008122 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	681a      	ldr	r2, [r3, #0]
 8008108:	68bb      	ldr	r3, [r7, #8]
 800810a:	4013      	ands	r3, r2
 800810c:	68ba      	ldr	r2, [r7, #8]
 800810e:	429a      	cmp	r2, r3
 8008110:	bf0c      	ite	eq
 8008112:	2301      	moveq	r3, #1
 8008114:	2300      	movne	r3, #0
 8008116:	b2db      	uxtb	r3, r3
 8008118:	461a      	mov	r2, r3
 800811a:	79fb      	ldrb	r3, [r7, #7]
 800811c:	429a      	cmp	r2, r3
 800811e:	d0b4      	beq.n	800808a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008120:	2300      	movs	r3, #0
}
 8008122:	4618      	mov	r0, r3
 8008124:	3718      	adds	r7, #24
 8008126:	46bd      	mov	sp, r7
 8008128:	bd80      	pop	{r7, pc}
	...

0800812c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800812c:	b580      	push	{r7, lr}
 800812e:	b098      	sub	sp, #96	@ 0x60
 8008130:	af00      	add	r7, sp, #0
 8008132:	60f8      	str	r0, [r7, #12]
 8008134:	60b9      	str	r1, [r7, #8]
 8008136:	4613      	mov	r3, r2
 8008138:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800813a:	68ba      	ldr	r2, [r7, #8]
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	88fa      	ldrh	r2, [r7, #6]
 8008144:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	2200      	movs	r2, #0
 800814a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	2222      	movs	r2, #34	@ 0x22
 8008150:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008158:	4a44      	ldr	r2, [pc, #272]	@ (800826c <UART_Start_Receive_DMA+0x140>)
 800815a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008160:	4a43      	ldr	r2, [pc, #268]	@ (8008270 <UART_Start_Receive_DMA+0x144>)
 8008162:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008168:	4a42      	ldr	r2, [pc, #264]	@ (8008274 <UART_Start_Receive_DMA+0x148>)
 800816a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008170:	2200      	movs	r2, #0
 8008172:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008174:	f107 0308 	add.w	r3, r7, #8
 8008178:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	3304      	adds	r3, #4
 8008184:	4619      	mov	r1, r3
 8008186:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008188:	681a      	ldr	r2, [r3, #0]
 800818a:	88fb      	ldrh	r3, [r7, #6]
 800818c:	f7fb fcf4 	bl	8003b78 <HAL_DMA_Start_IT>
 8008190:	4603      	mov	r3, r0
 8008192:	2b00      	cmp	r3, #0
 8008194:	d008      	beq.n	80081a8 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	2210      	movs	r2, #16
 800819a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	2220      	movs	r2, #32
 80081a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 80081a4:	2301      	movs	r3, #1
 80081a6:	e05d      	b.n	8008264 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80081a8:	2300      	movs	r3, #0
 80081aa:	613b      	str	r3, [r7, #16]
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	613b      	str	r3, [r7, #16]
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	685b      	ldr	r3, [r3, #4]
 80081ba:	613b      	str	r3, [r7, #16]
 80081bc:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	691b      	ldr	r3, [r3, #16]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d019      	beq.n	80081fa <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	330c      	adds	r3, #12
 80081cc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081d0:	e853 3f00 	ldrex	r3, [r3]
 80081d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80081d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80081dc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	330c      	adds	r3, #12
 80081e4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80081e6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80081e8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ea:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80081ec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80081ee:	e841 2300 	strex	r3, r2, [r1]
 80081f2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80081f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d1e5      	bne.n	80081c6 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	3314      	adds	r3, #20
 8008200:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008202:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008204:	e853 3f00 	ldrex	r3, [r3]
 8008208:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800820a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800820c:	f043 0301 	orr.w	r3, r3, #1
 8008210:	657b      	str	r3, [r7, #84]	@ 0x54
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	3314      	adds	r3, #20
 8008218:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800821a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800821c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800821e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008220:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008222:	e841 2300 	strex	r3, r2, [r1]
 8008226:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800822a:	2b00      	cmp	r3, #0
 800822c:	d1e5      	bne.n	80081fa <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	3314      	adds	r3, #20
 8008234:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008236:	69bb      	ldr	r3, [r7, #24]
 8008238:	e853 3f00 	ldrex	r3, [r3]
 800823c:	617b      	str	r3, [r7, #20]
   return(result);
 800823e:	697b      	ldr	r3, [r7, #20]
 8008240:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008244:	653b      	str	r3, [r7, #80]	@ 0x50
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	3314      	adds	r3, #20
 800824c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800824e:	627a      	str	r2, [r7, #36]	@ 0x24
 8008250:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008252:	6a39      	ldr	r1, [r7, #32]
 8008254:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008256:	e841 2300 	strex	r3, r2, [r1]
 800825a:	61fb      	str	r3, [r7, #28]
   return(result);
 800825c:	69fb      	ldr	r3, [r7, #28]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d1e5      	bne.n	800822e <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8008262:	2300      	movs	r3, #0
}
 8008264:	4618      	mov	r0, r3
 8008266:	3760      	adds	r7, #96	@ 0x60
 8008268:	46bd      	mov	sp, r7
 800826a:	bd80      	pop	{r7, pc}
 800826c:	08007e7d 	.word	0x08007e7d
 8008270:	08007fa9 	.word	0x08007fa9
 8008274:	08007fe5 	.word	0x08007fe5

08008278 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008278:	b480      	push	{r7}
 800827a:	b089      	sub	sp, #36	@ 0x24
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	330c      	adds	r3, #12
 8008286:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	e853 3f00 	ldrex	r3, [r3]
 800828e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008290:	68bb      	ldr	r3, [r7, #8]
 8008292:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008296:	61fb      	str	r3, [r7, #28]
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	330c      	adds	r3, #12
 800829e:	69fa      	ldr	r2, [r7, #28]
 80082a0:	61ba      	str	r2, [r7, #24]
 80082a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082a4:	6979      	ldr	r1, [r7, #20]
 80082a6:	69ba      	ldr	r2, [r7, #24]
 80082a8:	e841 2300 	strex	r3, r2, [r1]
 80082ac:	613b      	str	r3, [r7, #16]
   return(result);
 80082ae:	693b      	ldr	r3, [r7, #16]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d1e5      	bne.n	8008280 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2220      	movs	r2, #32
 80082b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80082bc:	bf00      	nop
 80082be:	3724      	adds	r7, #36	@ 0x24
 80082c0:	46bd      	mov	sp, r7
 80082c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c6:	4770      	bx	lr

080082c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80082c8:	b480      	push	{r7}
 80082ca:	b095      	sub	sp, #84	@ 0x54
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	330c      	adds	r3, #12
 80082d6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082da:	e853 3f00 	ldrex	r3, [r3]
 80082de:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80082e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80082e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	330c      	adds	r3, #12
 80082ee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80082f0:	643a      	str	r2, [r7, #64]	@ 0x40
 80082f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082f4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80082f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80082f8:	e841 2300 	strex	r3, r2, [r1]
 80082fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80082fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008300:	2b00      	cmp	r3, #0
 8008302:	d1e5      	bne.n	80082d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	3314      	adds	r3, #20
 800830a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800830c:	6a3b      	ldr	r3, [r7, #32]
 800830e:	e853 3f00 	ldrex	r3, [r3]
 8008312:	61fb      	str	r3, [r7, #28]
   return(result);
 8008314:	69fb      	ldr	r3, [r7, #28]
 8008316:	f023 0301 	bic.w	r3, r3, #1
 800831a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	3314      	adds	r3, #20
 8008322:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008324:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008326:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008328:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800832a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800832c:	e841 2300 	strex	r3, r2, [r1]
 8008330:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008334:	2b00      	cmp	r3, #0
 8008336:	d1e5      	bne.n	8008304 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800833c:	2b01      	cmp	r3, #1
 800833e:	d119      	bne.n	8008374 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	330c      	adds	r3, #12
 8008346:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	e853 3f00 	ldrex	r3, [r3]
 800834e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008350:	68bb      	ldr	r3, [r7, #8]
 8008352:	f023 0310 	bic.w	r3, r3, #16
 8008356:	647b      	str	r3, [r7, #68]	@ 0x44
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	330c      	adds	r3, #12
 800835e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008360:	61ba      	str	r2, [r7, #24]
 8008362:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008364:	6979      	ldr	r1, [r7, #20]
 8008366:	69ba      	ldr	r2, [r7, #24]
 8008368:	e841 2300 	strex	r3, r2, [r1]
 800836c:	613b      	str	r3, [r7, #16]
   return(result);
 800836e:	693b      	ldr	r3, [r7, #16]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d1e5      	bne.n	8008340 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2220      	movs	r2, #32
 8008378:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2200      	movs	r2, #0
 8008380:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008382:	bf00      	nop
 8008384:	3754      	adds	r7, #84	@ 0x54
 8008386:	46bd      	mov	sp, r7
 8008388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838c:	4770      	bx	lr

0800838e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800838e:	b580      	push	{r7, lr}
 8008390:	b084      	sub	sp, #16
 8008392:	af00      	add	r7, sp, #0
 8008394:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800839a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	2200      	movs	r2, #0
 80083a0:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80083a2:	68f8      	ldr	r0, [r7, #12]
 80083a4:	f7ff fd60 	bl	8007e68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80083a8:	bf00      	nop
 80083aa:	3710      	adds	r7, #16
 80083ac:	46bd      	mov	sp, r7
 80083ae:	bd80      	pop	{r7, pc}

080083b0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80083b0:	b480      	push	{r7}
 80083b2:	b085      	sub	sp, #20
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80083be:	b2db      	uxtb	r3, r3
 80083c0:	2b21      	cmp	r3, #33	@ 0x21
 80083c2:	d13e      	bne.n	8008442 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	689b      	ldr	r3, [r3, #8]
 80083c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80083cc:	d114      	bne.n	80083f8 <UART_Transmit_IT+0x48>
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	691b      	ldr	r3, [r3, #16]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d110      	bne.n	80083f8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6a1b      	ldr	r3, [r3, #32]
 80083da:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	881b      	ldrh	r3, [r3, #0]
 80083e0:	461a      	mov	r2, r3
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80083ea:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	6a1b      	ldr	r3, [r3, #32]
 80083f0:	1c9a      	adds	r2, r3, #2
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	621a      	str	r2, [r3, #32]
 80083f6:	e008      	b.n	800840a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	6a1b      	ldr	r3, [r3, #32]
 80083fc:	1c59      	adds	r1, r3, #1
 80083fe:	687a      	ldr	r2, [r7, #4]
 8008400:	6211      	str	r1, [r2, #32]
 8008402:	781a      	ldrb	r2, [r3, #0]
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800840e:	b29b      	uxth	r3, r3
 8008410:	3b01      	subs	r3, #1
 8008412:	b29b      	uxth	r3, r3
 8008414:	687a      	ldr	r2, [r7, #4]
 8008416:	4619      	mov	r1, r3
 8008418:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800841a:	2b00      	cmp	r3, #0
 800841c:	d10f      	bne.n	800843e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	68da      	ldr	r2, [r3, #12]
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800842c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	68da      	ldr	r2, [r3, #12]
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800843c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800843e:	2300      	movs	r3, #0
 8008440:	e000      	b.n	8008444 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008442:	2302      	movs	r3, #2
  }
}
 8008444:	4618      	mov	r0, r3
 8008446:	3714      	adds	r7, #20
 8008448:	46bd      	mov	sp, r7
 800844a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844e:	4770      	bx	lr

08008450 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b082      	sub	sp, #8
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	68da      	ldr	r2, [r3, #12]
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008466:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2220      	movs	r2, #32
 800846c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008470:	6878      	ldr	r0, [r7, #4]
 8008472:	f7ff fcdb 	bl	8007e2c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008476:	2300      	movs	r3, #0
}
 8008478:	4618      	mov	r0, r3
 800847a:	3708      	adds	r7, #8
 800847c:	46bd      	mov	sp, r7
 800847e:	bd80      	pop	{r7, pc}

08008480 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008480:	b580      	push	{r7, lr}
 8008482:	b08c      	sub	sp, #48	@ 0x30
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8008488:	2300      	movs	r3, #0
 800848a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800848c:	2300      	movs	r3, #0
 800848e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008496:	b2db      	uxtb	r3, r3
 8008498:	2b22      	cmp	r3, #34	@ 0x22
 800849a:	f040 80aa 	bne.w	80085f2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	689b      	ldr	r3, [r3, #8]
 80084a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80084a6:	d115      	bne.n	80084d4 <UART_Receive_IT+0x54>
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	691b      	ldr	r3, [r3, #16]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d111      	bne.n	80084d4 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084b4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	685b      	ldr	r3, [r3, #4]
 80084bc:	b29b      	uxth	r3, r3
 80084be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80084c2:	b29a      	uxth	r2, r3
 80084c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084c6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084cc:	1c9a      	adds	r2, r3, #2
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	629a      	str	r2, [r3, #40]	@ 0x28
 80084d2:	e024      	b.n	800851e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	689b      	ldr	r3, [r3, #8]
 80084de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80084e2:	d007      	beq.n	80084f4 <UART_Receive_IT+0x74>
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	689b      	ldr	r3, [r3, #8]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d10a      	bne.n	8008502 <UART_Receive_IT+0x82>
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	691b      	ldr	r3, [r3, #16]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d106      	bne.n	8008502 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	685b      	ldr	r3, [r3, #4]
 80084fa:	b2da      	uxtb	r2, r3
 80084fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084fe:	701a      	strb	r2, [r3, #0]
 8008500:	e008      	b.n	8008514 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	685b      	ldr	r3, [r3, #4]
 8008508:	b2db      	uxtb	r3, r3
 800850a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800850e:	b2da      	uxtb	r2, r3
 8008510:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008512:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008518:	1c5a      	adds	r2, r3, #1
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008522:	b29b      	uxth	r3, r3
 8008524:	3b01      	subs	r3, #1
 8008526:	b29b      	uxth	r3, r3
 8008528:	687a      	ldr	r2, [r7, #4]
 800852a:	4619      	mov	r1, r3
 800852c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800852e:	2b00      	cmp	r3, #0
 8008530:	d15d      	bne.n	80085ee <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	68da      	ldr	r2, [r3, #12]
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	f022 0220 	bic.w	r2, r2, #32
 8008540:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	68da      	ldr	r2, [r3, #12]
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008550:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	695a      	ldr	r2, [r3, #20]
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	f022 0201 	bic.w	r2, r2, #1
 8008560:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	2220      	movs	r2, #32
 8008566:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	2200      	movs	r2, #0
 800856e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008574:	2b01      	cmp	r3, #1
 8008576:	d135      	bne.n	80085e4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	2200      	movs	r2, #0
 800857c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	330c      	adds	r3, #12
 8008584:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008586:	697b      	ldr	r3, [r7, #20]
 8008588:	e853 3f00 	ldrex	r3, [r3]
 800858c:	613b      	str	r3, [r7, #16]
   return(result);
 800858e:	693b      	ldr	r3, [r7, #16]
 8008590:	f023 0310 	bic.w	r3, r3, #16
 8008594:	627b      	str	r3, [r7, #36]	@ 0x24
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	330c      	adds	r3, #12
 800859c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800859e:	623a      	str	r2, [r7, #32]
 80085a0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085a2:	69f9      	ldr	r1, [r7, #28]
 80085a4:	6a3a      	ldr	r2, [r7, #32]
 80085a6:	e841 2300 	strex	r3, r2, [r1]
 80085aa:	61bb      	str	r3, [r7, #24]
   return(result);
 80085ac:	69bb      	ldr	r3, [r7, #24]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d1e5      	bne.n	800857e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	f003 0310 	and.w	r3, r3, #16
 80085bc:	2b10      	cmp	r3, #16
 80085be:	d10a      	bne.n	80085d6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80085c0:	2300      	movs	r3, #0
 80085c2:	60fb      	str	r3, [r7, #12]
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	60fb      	str	r3, [r7, #12]
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	685b      	ldr	r3, [r3, #4]
 80085d2:	60fb      	str	r3, [r7, #12]
 80085d4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80085da:	4619      	mov	r1, r3
 80085dc:	6878      	ldr	r0, [r7, #4]
 80085de:	f004 fab3 	bl	800cb48 <HAL_UARTEx_RxEventCallback>
 80085e2:	e002      	b.n	80085ea <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80085e4:	6878      	ldr	r0, [r7, #4]
 80085e6:	f7ff fc2b 	bl	8007e40 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80085ea:	2300      	movs	r3, #0
 80085ec:	e002      	b.n	80085f4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80085ee:	2300      	movs	r3, #0
 80085f0:	e000      	b.n	80085f4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80085f2:	2302      	movs	r3, #2
  }
}
 80085f4:	4618      	mov	r0, r3
 80085f6:	3730      	adds	r7, #48	@ 0x30
 80085f8:	46bd      	mov	sp, r7
 80085fa:	bd80      	pop	{r7, pc}

080085fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80085fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008600:	b0c0      	sub	sp, #256	@ 0x100
 8008602:	af00      	add	r7, sp, #0
 8008604:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	691b      	ldr	r3, [r3, #16]
 8008610:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008618:	68d9      	ldr	r1, [r3, #12]
 800861a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800861e:	681a      	ldr	r2, [r3, #0]
 8008620:	ea40 0301 	orr.w	r3, r0, r1
 8008624:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008626:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800862a:	689a      	ldr	r2, [r3, #8]
 800862c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008630:	691b      	ldr	r3, [r3, #16]
 8008632:	431a      	orrs	r2, r3
 8008634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008638:	695b      	ldr	r3, [r3, #20]
 800863a:	431a      	orrs	r2, r3
 800863c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008640:	69db      	ldr	r3, [r3, #28]
 8008642:	4313      	orrs	r3, r2
 8008644:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008648:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	68db      	ldr	r3, [r3, #12]
 8008650:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008654:	f021 010c 	bic.w	r1, r1, #12
 8008658:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800865c:	681a      	ldr	r2, [r3, #0]
 800865e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008662:	430b      	orrs	r3, r1
 8008664:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008666:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	695b      	ldr	r3, [r3, #20]
 800866e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008672:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008676:	6999      	ldr	r1, [r3, #24]
 8008678:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800867c:	681a      	ldr	r2, [r3, #0]
 800867e:	ea40 0301 	orr.w	r3, r0, r1
 8008682:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008684:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008688:	681a      	ldr	r2, [r3, #0]
 800868a:	4b8f      	ldr	r3, [pc, #572]	@ (80088c8 <UART_SetConfig+0x2cc>)
 800868c:	429a      	cmp	r2, r3
 800868e:	d005      	beq.n	800869c <UART_SetConfig+0xa0>
 8008690:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008694:	681a      	ldr	r2, [r3, #0]
 8008696:	4b8d      	ldr	r3, [pc, #564]	@ (80088cc <UART_SetConfig+0x2d0>)
 8008698:	429a      	cmp	r2, r3
 800869a:	d104      	bne.n	80086a6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800869c:	f7fd fe7c 	bl	8006398 <HAL_RCC_GetPCLK2Freq>
 80086a0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80086a4:	e003      	b.n	80086ae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80086a6:	f7fd fe63 	bl	8006370 <HAL_RCC_GetPCLK1Freq>
 80086aa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80086ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086b2:	69db      	ldr	r3, [r3, #28]
 80086b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80086b8:	f040 810c 	bne.w	80088d4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80086bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80086c0:	2200      	movs	r2, #0
 80086c2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80086c6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80086ca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80086ce:	4622      	mov	r2, r4
 80086d0:	462b      	mov	r3, r5
 80086d2:	1891      	adds	r1, r2, r2
 80086d4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80086d6:	415b      	adcs	r3, r3
 80086d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80086da:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80086de:	4621      	mov	r1, r4
 80086e0:	eb12 0801 	adds.w	r8, r2, r1
 80086e4:	4629      	mov	r1, r5
 80086e6:	eb43 0901 	adc.w	r9, r3, r1
 80086ea:	f04f 0200 	mov.w	r2, #0
 80086ee:	f04f 0300 	mov.w	r3, #0
 80086f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80086f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80086fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80086fe:	4690      	mov	r8, r2
 8008700:	4699      	mov	r9, r3
 8008702:	4623      	mov	r3, r4
 8008704:	eb18 0303 	adds.w	r3, r8, r3
 8008708:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800870c:	462b      	mov	r3, r5
 800870e:	eb49 0303 	adc.w	r3, r9, r3
 8008712:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008716:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800871a:	685b      	ldr	r3, [r3, #4]
 800871c:	2200      	movs	r2, #0
 800871e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008722:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008726:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800872a:	460b      	mov	r3, r1
 800872c:	18db      	adds	r3, r3, r3
 800872e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008730:	4613      	mov	r3, r2
 8008732:	eb42 0303 	adc.w	r3, r2, r3
 8008736:	657b      	str	r3, [r7, #84]	@ 0x54
 8008738:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800873c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008740:	f7f7 fd42 	bl	80001c8 <__aeabi_uldivmod>
 8008744:	4602      	mov	r2, r0
 8008746:	460b      	mov	r3, r1
 8008748:	4b61      	ldr	r3, [pc, #388]	@ (80088d0 <UART_SetConfig+0x2d4>)
 800874a:	fba3 2302 	umull	r2, r3, r3, r2
 800874e:	095b      	lsrs	r3, r3, #5
 8008750:	011c      	lsls	r4, r3, #4
 8008752:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008756:	2200      	movs	r2, #0
 8008758:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800875c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008760:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008764:	4642      	mov	r2, r8
 8008766:	464b      	mov	r3, r9
 8008768:	1891      	adds	r1, r2, r2
 800876a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800876c:	415b      	adcs	r3, r3
 800876e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008770:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008774:	4641      	mov	r1, r8
 8008776:	eb12 0a01 	adds.w	sl, r2, r1
 800877a:	4649      	mov	r1, r9
 800877c:	eb43 0b01 	adc.w	fp, r3, r1
 8008780:	f04f 0200 	mov.w	r2, #0
 8008784:	f04f 0300 	mov.w	r3, #0
 8008788:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800878c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008790:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008794:	4692      	mov	sl, r2
 8008796:	469b      	mov	fp, r3
 8008798:	4643      	mov	r3, r8
 800879a:	eb1a 0303 	adds.w	r3, sl, r3
 800879e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80087a2:	464b      	mov	r3, r9
 80087a4:	eb4b 0303 	adc.w	r3, fp, r3
 80087a8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80087ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80087b0:	685b      	ldr	r3, [r3, #4]
 80087b2:	2200      	movs	r2, #0
 80087b4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80087b8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80087bc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80087c0:	460b      	mov	r3, r1
 80087c2:	18db      	adds	r3, r3, r3
 80087c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80087c6:	4613      	mov	r3, r2
 80087c8:	eb42 0303 	adc.w	r3, r2, r3
 80087cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80087ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80087d2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80087d6:	f7f7 fcf7 	bl	80001c8 <__aeabi_uldivmod>
 80087da:	4602      	mov	r2, r0
 80087dc:	460b      	mov	r3, r1
 80087de:	4611      	mov	r1, r2
 80087e0:	4b3b      	ldr	r3, [pc, #236]	@ (80088d0 <UART_SetConfig+0x2d4>)
 80087e2:	fba3 2301 	umull	r2, r3, r3, r1
 80087e6:	095b      	lsrs	r3, r3, #5
 80087e8:	2264      	movs	r2, #100	@ 0x64
 80087ea:	fb02 f303 	mul.w	r3, r2, r3
 80087ee:	1acb      	subs	r3, r1, r3
 80087f0:	00db      	lsls	r3, r3, #3
 80087f2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80087f6:	4b36      	ldr	r3, [pc, #216]	@ (80088d0 <UART_SetConfig+0x2d4>)
 80087f8:	fba3 2302 	umull	r2, r3, r3, r2
 80087fc:	095b      	lsrs	r3, r3, #5
 80087fe:	005b      	lsls	r3, r3, #1
 8008800:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008804:	441c      	add	r4, r3
 8008806:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800880a:	2200      	movs	r2, #0
 800880c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008810:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008814:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008818:	4642      	mov	r2, r8
 800881a:	464b      	mov	r3, r9
 800881c:	1891      	adds	r1, r2, r2
 800881e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008820:	415b      	adcs	r3, r3
 8008822:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008824:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008828:	4641      	mov	r1, r8
 800882a:	1851      	adds	r1, r2, r1
 800882c:	6339      	str	r1, [r7, #48]	@ 0x30
 800882e:	4649      	mov	r1, r9
 8008830:	414b      	adcs	r3, r1
 8008832:	637b      	str	r3, [r7, #52]	@ 0x34
 8008834:	f04f 0200 	mov.w	r2, #0
 8008838:	f04f 0300 	mov.w	r3, #0
 800883c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008840:	4659      	mov	r1, fp
 8008842:	00cb      	lsls	r3, r1, #3
 8008844:	4651      	mov	r1, sl
 8008846:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800884a:	4651      	mov	r1, sl
 800884c:	00ca      	lsls	r2, r1, #3
 800884e:	4610      	mov	r0, r2
 8008850:	4619      	mov	r1, r3
 8008852:	4603      	mov	r3, r0
 8008854:	4642      	mov	r2, r8
 8008856:	189b      	adds	r3, r3, r2
 8008858:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800885c:	464b      	mov	r3, r9
 800885e:	460a      	mov	r2, r1
 8008860:	eb42 0303 	adc.w	r3, r2, r3
 8008864:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800886c:	685b      	ldr	r3, [r3, #4]
 800886e:	2200      	movs	r2, #0
 8008870:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008874:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008878:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800887c:	460b      	mov	r3, r1
 800887e:	18db      	adds	r3, r3, r3
 8008880:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008882:	4613      	mov	r3, r2
 8008884:	eb42 0303 	adc.w	r3, r2, r3
 8008888:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800888a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800888e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008892:	f7f7 fc99 	bl	80001c8 <__aeabi_uldivmod>
 8008896:	4602      	mov	r2, r0
 8008898:	460b      	mov	r3, r1
 800889a:	4b0d      	ldr	r3, [pc, #52]	@ (80088d0 <UART_SetConfig+0x2d4>)
 800889c:	fba3 1302 	umull	r1, r3, r3, r2
 80088a0:	095b      	lsrs	r3, r3, #5
 80088a2:	2164      	movs	r1, #100	@ 0x64
 80088a4:	fb01 f303 	mul.w	r3, r1, r3
 80088a8:	1ad3      	subs	r3, r2, r3
 80088aa:	00db      	lsls	r3, r3, #3
 80088ac:	3332      	adds	r3, #50	@ 0x32
 80088ae:	4a08      	ldr	r2, [pc, #32]	@ (80088d0 <UART_SetConfig+0x2d4>)
 80088b0:	fba2 2303 	umull	r2, r3, r2, r3
 80088b4:	095b      	lsrs	r3, r3, #5
 80088b6:	f003 0207 	and.w	r2, r3, #7
 80088ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	4422      	add	r2, r4
 80088c2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80088c4:	e106      	b.n	8008ad4 <UART_SetConfig+0x4d8>
 80088c6:	bf00      	nop
 80088c8:	40011000 	.word	0x40011000
 80088cc:	40011400 	.word	0x40011400
 80088d0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80088d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80088d8:	2200      	movs	r2, #0
 80088da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80088de:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80088e2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80088e6:	4642      	mov	r2, r8
 80088e8:	464b      	mov	r3, r9
 80088ea:	1891      	adds	r1, r2, r2
 80088ec:	6239      	str	r1, [r7, #32]
 80088ee:	415b      	adcs	r3, r3
 80088f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80088f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80088f6:	4641      	mov	r1, r8
 80088f8:	1854      	adds	r4, r2, r1
 80088fa:	4649      	mov	r1, r9
 80088fc:	eb43 0501 	adc.w	r5, r3, r1
 8008900:	f04f 0200 	mov.w	r2, #0
 8008904:	f04f 0300 	mov.w	r3, #0
 8008908:	00eb      	lsls	r3, r5, #3
 800890a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800890e:	00e2      	lsls	r2, r4, #3
 8008910:	4614      	mov	r4, r2
 8008912:	461d      	mov	r5, r3
 8008914:	4643      	mov	r3, r8
 8008916:	18e3      	adds	r3, r4, r3
 8008918:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800891c:	464b      	mov	r3, r9
 800891e:	eb45 0303 	adc.w	r3, r5, r3
 8008922:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008926:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800892a:	685b      	ldr	r3, [r3, #4]
 800892c:	2200      	movs	r2, #0
 800892e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008932:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008936:	f04f 0200 	mov.w	r2, #0
 800893a:	f04f 0300 	mov.w	r3, #0
 800893e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008942:	4629      	mov	r1, r5
 8008944:	008b      	lsls	r3, r1, #2
 8008946:	4621      	mov	r1, r4
 8008948:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800894c:	4621      	mov	r1, r4
 800894e:	008a      	lsls	r2, r1, #2
 8008950:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008954:	f7f7 fc38 	bl	80001c8 <__aeabi_uldivmod>
 8008958:	4602      	mov	r2, r0
 800895a:	460b      	mov	r3, r1
 800895c:	4b60      	ldr	r3, [pc, #384]	@ (8008ae0 <UART_SetConfig+0x4e4>)
 800895e:	fba3 2302 	umull	r2, r3, r3, r2
 8008962:	095b      	lsrs	r3, r3, #5
 8008964:	011c      	lsls	r4, r3, #4
 8008966:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800896a:	2200      	movs	r2, #0
 800896c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008970:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008974:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008978:	4642      	mov	r2, r8
 800897a:	464b      	mov	r3, r9
 800897c:	1891      	adds	r1, r2, r2
 800897e:	61b9      	str	r1, [r7, #24]
 8008980:	415b      	adcs	r3, r3
 8008982:	61fb      	str	r3, [r7, #28]
 8008984:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008988:	4641      	mov	r1, r8
 800898a:	1851      	adds	r1, r2, r1
 800898c:	6139      	str	r1, [r7, #16]
 800898e:	4649      	mov	r1, r9
 8008990:	414b      	adcs	r3, r1
 8008992:	617b      	str	r3, [r7, #20]
 8008994:	f04f 0200 	mov.w	r2, #0
 8008998:	f04f 0300 	mov.w	r3, #0
 800899c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80089a0:	4659      	mov	r1, fp
 80089a2:	00cb      	lsls	r3, r1, #3
 80089a4:	4651      	mov	r1, sl
 80089a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80089aa:	4651      	mov	r1, sl
 80089ac:	00ca      	lsls	r2, r1, #3
 80089ae:	4610      	mov	r0, r2
 80089b0:	4619      	mov	r1, r3
 80089b2:	4603      	mov	r3, r0
 80089b4:	4642      	mov	r2, r8
 80089b6:	189b      	adds	r3, r3, r2
 80089b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80089bc:	464b      	mov	r3, r9
 80089be:	460a      	mov	r2, r1
 80089c0:	eb42 0303 	adc.w	r3, r2, r3
 80089c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80089c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089cc:	685b      	ldr	r3, [r3, #4]
 80089ce:	2200      	movs	r2, #0
 80089d0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80089d2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80089d4:	f04f 0200 	mov.w	r2, #0
 80089d8:	f04f 0300 	mov.w	r3, #0
 80089dc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80089e0:	4649      	mov	r1, r9
 80089e2:	008b      	lsls	r3, r1, #2
 80089e4:	4641      	mov	r1, r8
 80089e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80089ea:	4641      	mov	r1, r8
 80089ec:	008a      	lsls	r2, r1, #2
 80089ee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80089f2:	f7f7 fbe9 	bl	80001c8 <__aeabi_uldivmod>
 80089f6:	4602      	mov	r2, r0
 80089f8:	460b      	mov	r3, r1
 80089fa:	4611      	mov	r1, r2
 80089fc:	4b38      	ldr	r3, [pc, #224]	@ (8008ae0 <UART_SetConfig+0x4e4>)
 80089fe:	fba3 2301 	umull	r2, r3, r3, r1
 8008a02:	095b      	lsrs	r3, r3, #5
 8008a04:	2264      	movs	r2, #100	@ 0x64
 8008a06:	fb02 f303 	mul.w	r3, r2, r3
 8008a0a:	1acb      	subs	r3, r1, r3
 8008a0c:	011b      	lsls	r3, r3, #4
 8008a0e:	3332      	adds	r3, #50	@ 0x32
 8008a10:	4a33      	ldr	r2, [pc, #204]	@ (8008ae0 <UART_SetConfig+0x4e4>)
 8008a12:	fba2 2303 	umull	r2, r3, r2, r3
 8008a16:	095b      	lsrs	r3, r3, #5
 8008a18:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008a1c:	441c      	add	r4, r3
 8008a1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008a22:	2200      	movs	r2, #0
 8008a24:	673b      	str	r3, [r7, #112]	@ 0x70
 8008a26:	677a      	str	r2, [r7, #116]	@ 0x74
 8008a28:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008a2c:	4642      	mov	r2, r8
 8008a2e:	464b      	mov	r3, r9
 8008a30:	1891      	adds	r1, r2, r2
 8008a32:	60b9      	str	r1, [r7, #8]
 8008a34:	415b      	adcs	r3, r3
 8008a36:	60fb      	str	r3, [r7, #12]
 8008a38:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008a3c:	4641      	mov	r1, r8
 8008a3e:	1851      	adds	r1, r2, r1
 8008a40:	6039      	str	r1, [r7, #0]
 8008a42:	4649      	mov	r1, r9
 8008a44:	414b      	adcs	r3, r1
 8008a46:	607b      	str	r3, [r7, #4]
 8008a48:	f04f 0200 	mov.w	r2, #0
 8008a4c:	f04f 0300 	mov.w	r3, #0
 8008a50:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008a54:	4659      	mov	r1, fp
 8008a56:	00cb      	lsls	r3, r1, #3
 8008a58:	4651      	mov	r1, sl
 8008a5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008a5e:	4651      	mov	r1, sl
 8008a60:	00ca      	lsls	r2, r1, #3
 8008a62:	4610      	mov	r0, r2
 8008a64:	4619      	mov	r1, r3
 8008a66:	4603      	mov	r3, r0
 8008a68:	4642      	mov	r2, r8
 8008a6a:	189b      	adds	r3, r3, r2
 8008a6c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008a6e:	464b      	mov	r3, r9
 8008a70:	460a      	mov	r2, r1
 8008a72:	eb42 0303 	adc.w	r3, r2, r3
 8008a76:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008a78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a7c:	685b      	ldr	r3, [r3, #4]
 8008a7e:	2200      	movs	r2, #0
 8008a80:	663b      	str	r3, [r7, #96]	@ 0x60
 8008a82:	667a      	str	r2, [r7, #100]	@ 0x64
 8008a84:	f04f 0200 	mov.w	r2, #0
 8008a88:	f04f 0300 	mov.w	r3, #0
 8008a8c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008a90:	4649      	mov	r1, r9
 8008a92:	008b      	lsls	r3, r1, #2
 8008a94:	4641      	mov	r1, r8
 8008a96:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008a9a:	4641      	mov	r1, r8
 8008a9c:	008a      	lsls	r2, r1, #2
 8008a9e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008aa2:	f7f7 fb91 	bl	80001c8 <__aeabi_uldivmod>
 8008aa6:	4602      	mov	r2, r0
 8008aa8:	460b      	mov	r3, r1
 8008aaa:	4b0d      	ldr	r3, [pc, #52]	@ (8008ae0 <UART_SetConfig+0x4e4>)
 8008aac:	fba3 1302 	umull	r1, r3, r3, r2
 8008ab0:	095b      	lsrs	r3, r3, #5
 8008ab2:	2164      	movs	r1, #100	@ 0x64
 8008ab4:	fb01 f303 	mul.w	r3, r1, r3
 8008ab8:	1ad3      	subs	r3, r2, r3
 8008aba:	011b      	lsls	r3, r3, #4
 8008abc:	3332      	adds	r3, #50	@ 0x32
 8008abe:	4a08      	ldr	r2, [pc, #32]	@ (8008ae0 <UART_SetConfig+0x4e4>)
 8008ac0:	fba2 2303 	umull	r2, r3, r2, r3
 8008ac4:	095b      	lsrs	r3, r3, #5
 8008ac6:	f003 020f 	and.w	r2, r3, #15
 8008aca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	4422      	add	r2, r4
 8008ad2:	609a      	str	r2, [r3, #8]
}
 8008ad4:	bf00      	nop
 8008ad6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008ada:	46bd      	mov	sp, r7
 8008adc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008ae0:	51eb851f 	.word	0x51eb851f

08008ae4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008ae4:	b084      	sub	sp, #16
 8008ae6:	b580      	push	{r7, lr}
 8008ae8:	b084      	sub	sp, #16
 8008aea:	af00      	add	r7, sp, #0
 8008aec:	6078      	str	r0, [r7, #4]
 8008aee:	f107 001c 	add.w	r0, r7, #28
 8008af2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008af6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8008afa:	2b01      	cmp	r3, #1
 8008afc:	d123      	bne.n	8008b46 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b02:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	68db      	ldr	r3, [r3, #12]
 8008b0e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8008b12:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008b16:	687a      	ldr	r2, [r7, #4]
 8008b18:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	68db      	ldr	r3, [r3, #12]
 8008b1e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008b26:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008b2a:	2b01      	cmp	r3, #1
 8008b2c:	d105      	bne.n	8008b3a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	68db      	ldr	r3, [r3, #12]
 8008b32:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008b3a:	6878      	ldr	r0, [r7, #4]
 8008b3c:	f001 fae8 	bl	800a110 <USB_CoreReset>
 8008b40:	4603      	mov	r3, r0
 8008b42:	73fb      	strb	r3, [r7, #15]
 8008b44:	e01b      	b.n	8008b7e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	68db      	ldr	r3, [r3, #12]
 8008b4a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008b52:	6878      	ldr	r0, [r7, #4]
 8008b54:	f001 fadc 	bl	800a110 <USB_CoreReset>
 8008b58:	4603      	mov	r3, r0
 8008b5a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008b5c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d106      	bne.n	8008b72 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b68:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	639a      	str	r2, [r3, #56]	@ 0x38
 8008b70:	e005      	b.n	8008b7e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b76:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008b7e:	7fbb      	ldrb	r3, [r7, #30]
 8008b80:	2b01      	cmp	r3, #1
 8008b82:	d10b      	bne.n	8008b9c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	689b      	ldr	r3, [r3, #8]
 8008b88:	f043 0206 	orr.w	r2, r3, #6
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	689b      	ldr	r3, [r3, #8]
 8008b94:	f043 0220 	orr.w	r2, r3, #32
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008b9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	3710      	adds	r7, #16
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008ba8:	b004      	add	sp, #16
 8008baa:	4770      	bx	lr

08008bac <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008bac:	b480      	push	{r7}
 8008bae:	b087      	sub	sp, #28
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	60f8      	str	r0, [r7, #12]
 8008bb4:	60b9      	str	r1, [r7, #8]
 8008bb6:	4613      	mov	r3, r2
 8008bb8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8008bba:	79fb      	ldrb	r3, [r7, #7]
 8008bbc:	2b02      	cmp	r3, #2
 8008bbe:	d165      	bne.n	8008c8c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008bc0:	68bb      	ldr	r3, [r7, #8]
 8008bc2:	4a41      	ldr	r2, [pc, #260]	@ (8008cc8 <USB_SetTurnaroundTime+0x11c>)
 8008bc4:	4293      	cmp	r3, r2
 8008bc6:	d906      	bls.n	8008bd6 <USB_SetTurnaroundTime+0x2a>
 8008bc8:	68bb      	ldr	r3, [r7, #8]
 8008bca:	4a40      	ldr	r2, [pc, #256]	@ (8008ccc <USB_SetTurnaroundTime+0x120>)
 8008bcc:	4293      	cmp	r3, r2
 8008bce:	d202      	bcs.n	8008bd6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8008bd0:	230f      	movs	r3, #15
 8008bd2:	617b      	str	r3, [r7, #20]
 8008bd4:	e062      	b.n	8008c9c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8008bd6:	68bb      	ldr	r3, [r7, #8]
 8008bd8:	4a3c      	ldr	r2, [pc, #240]	@ (8008ccc <USB_SetTurnaroundTime+0x120>)
 8008bda:	4293      	cmp	r3, r2
 8008bdc:	d306      	bcc.n	8008bec <USB_SetTurnaroundTime+0x40>
 8008bde:	68bb      	ldr	r3, [r7, #8]
 8008be0:	4a3b      	ldr	r2, [pc, #236]	@ (8008cd0 <USB_SetTurnaroundTime+0x124>)
 8008be2:	4293      	cmp	r3, r2
 8008be4:	d202      	bcs.n	8008bec <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8008be6:	230e      	movs	r3, #14
 8008be8:	617b      	str	r3, [r7, #20]
 8008bea:	e057      	b.n	8008c9c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008bec:	68bb      	ldr	r3, [r7, #8]
 8008bee:	4a38      	ldr	r2, [pc, #224]	@ (8008cd0 <USB_SetTurnaroundTime+0x124>)
 8008bf0:	4293      	cmp	r3, r2
 8008bf2:	d306      	bcc.n	8008c02 <USB_SetTurnaroundTime+0x56>
 8008bf4:	68bb      	ldr	r3, [r7, #8]
 8008bf6:	4a37      	ldr	r2, [pc, #220]	@ (8008cd4 <USB_SetTurnaroundTime+0x128>)
 8008bf8:	4293      	cmp	r3, r2
 8008bfa:	d202      	bcs.n	8008c02 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008bfc:	230d      	movs	r3, #13
 8008bfe:	617b      	str	r3, [r7, #20]
 8008c00:	e04c      	b.n	8008c9c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8008c02:	68bb      	ldr	r3, [r7, #8]
 8008c04:	4a33      	ldr	r2, [pc, #204]	@ (8008cd4 <USB_SetTurnaroundTime+0x128>)
 8008c06:	4293      	cmp	r3, r2
 8008c08:	d306      	bcc.n	8008c18 <USB_SetTurnaroundTime+0x6c>
 8008c0a:	68bb      	ldr	r3, [r7, #8]
 8008c0c:	4a32      	ldr	r2, [pc, #200]	@ (8008cd8 <USB_SetTurnaroundTime+0x12c>)
 8008c0e:	4293      	cmp	r3, r2
 8008c10:	d802      	bhi.n	8008c18 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008c12:	230c      	movs	r3, #12
 8008c14:	617b      	str	r3, [r7, #20]
 8008c16:	e041      	b.n	8008c9c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008c18:	68bb      	ldr	r3, [r7, #8]
 8008c1a:	4a2f      	ldr	r2, [pc, #188]	@ (8008cd8 <USB_SetTurnaroundTime+0x12c>)
 8008c1c:	4293      	cmp	r3, r2
 8008c1e:	d906      	bls.n	8008c2e <USB_SetTurnaroundTime+0x82>
 8008c20:	68bb      	ldr	r3, [r7, #8]
 8008c22:	4a2e      	ldr	r2, [pc, #184]	@ (8008cdc <USB_SetTurnaroundTime+0x130>)
 8008c24:	4293      	cmp	r3, r2
 8008c26:	d802      	bhi.n	8008c2e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008c28:	230b      	movs	r3, #11
 8008c2a:	617b      	str	r3, [r7, #20]
 8008c2c:	e036      	b.n	8008c9c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008c2e:	68bb      	ldr	r3, [r7, #8]
 8008c30:	4a2a      	ldr	r2, [pc, #168]	@ (8008cdc <USB_SetTurnaroundTime+0x130>)
 8008c32:	4293      	cmp	r3, r2
 8008c34:	d906      	bls.n	8008c44 <USB_SetTurnaroundTime+0x98>
 8008c36:	68bb      	ldr	r3, [r7, #8]
 8008c38:	4a29      	ldr	r2, [pc, #164]	@ (8008ce0 <USB_SetTurnaroundTime+0x134>)
 8008c3a:	4293      	cmp	r3, r2
 8008c3c:	d802      	bhi.n	8008c44 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008c3e:	230a      	movs	r3, #10
 8008c40:	617b      	str	r3, [r7, #20]
 8008c42:	e02b      	b.n	8008c9c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008c44:	68bb      	ldr	r3, [r7, #8]
 8008c46:	4a26      	ldr	r2, [pc, #152]	@ (8008ce0 <USB_SetTurnaroundTime+0x134>)
 8008c48:	4293      	cmp	r3, r2
 8008c4a:	d906      	bls.n	8008c5a <USB_SetTurnaroundTime+0xae>
 8008c4c:	68bb      	ldr	r3, [r7, #8]
 8008c4e:	4a25      	ldr	r2, [pc, #148]	@ (8008ce4 <USB_SetTurnaroundTime+0x138>)
 8008c50:	4293      	cmp	r3, r2
 8008c52:	d202      	bcs.n	8008c5a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008c54:	2309      	movs	r3, #9
 8008c56:	617b      	str	r3, [r7, #20]
 8008c58:	e020      	b.n	8008c9c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008c5a:	68bb      	ldr	r3, [r7, #8]
 8008c5c:	4a21      	ldr	r2, [pc, #132]	@ (8008ce4 <USB_SetTurnaroundTime+0x138>)
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	d306      	bcc.n	8008c70 <USB_SetTurnaroundTime+0xc4>
 8008c62:	68bb      	ldr	r3, [r7, #8]
 8008c64:	4a20      	ldr	r2, [pc, #128]	@ (8008ce8 <USB_SetTurnaroundTime+0x13c>)
 8008c66:	4293      	cmp	r3, r2
 8008c68:	d802      	bhi.n	8008c70 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008c6a:	2308      	movs	r3, #8
 8008c6c:	617b      	str	r3, [r7, #20]
 8008c6e:	e015      	b.n	8008c9c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008c70:	68bb      	ldr	r3, [r7, #8]
 8008c72:	4a1d      	ldr	r2, [pc, #116]	@ (8008ce8 <USB_SetTurnaroundTime+0x13c>)
 8008c74:	4293      	cmp	r3, r2
 8008c76:	d906      	bls.n	8008c86 <USB_SetTurnaroundTime+0xda>
 8008c78:	68bb      	ldr	r3, [r7, #8]
 8008c7a:	4a1c      	ldr	r2, [pc, #112]	@ (8008cec <USB_SetTurnaroundTime+0x140>)
 8008c7c:	4293      	cmp	r3, r2
 8008c7e:	d202      	bcs.n	8008c86 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008c80:	2307      	movs	r3, #7
 8008c82:	617b      	str	r3, [r7, #20]
 8008c84:	e00a      	b.n	8008c9c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008c86:	2306      	movs	r3, #6
 8008c88:	617b      	str	r3, [r7, #20]
 8008c8a:	e007      	b.n	8008c9c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008c8c:	79fb      	ldrb	r3, [r7, #7]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d102      	bne.n	8008c98 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008c92:	2309      	movs	r3, #9
 8008c94:	617b      	str	r3, [r7, #20]
 8008c96:	e001      	b.n	8008c9c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008c98:	2309      	movs	r3, #9
 8008c9a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	68db      	ldr	r3, [r3, #12]
 8008ca0:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	68da      	ldr	r2, [r3, #12]
 8008cac:	697b      	ldr	r3, [r7, #20]
 8008cae:	029b      	lsls	r3, r3, #10
 8008cb0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8008cb4:	431a      	orrs	r2, r3
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008cba:	2300      	movs	r3, #0
}
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	371c      	adds	r7, #28
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc6:	4770      	bx	lr
 8008cc8:	00d8acbf 	.word	0x00d8acbf
 8008ccc:	00e4e1c0 	.word	0x00e4e1c0
 8008cd0:	00f42400 	.word	0x00f42400
 8008cd4:	01067380 	.word	0x01067380
 8008cd8:	011a499f 	.word	0x011a499f
 8008cdc:	01312cff 	.word	0x01312cff
 8008ce0:	014ca43f 	.word	0x014ca43f
 8008ce4:	016e3600 	.word	0x016e3600
 8008ce8:	01a6ab1f 	.word	0x01a6ab1f
 8008cec:	01e84800 	.word	0x01e84800

08008cf0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008cf0:	b480      	push	{r7}
 8008cf2:	b083      	sub	sp, #12
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	689b      	ldr	r3, [r3, #8]
 8008cfc:	f043 0201 	orr.w	r2, r3, #1
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008d04:	2300      	movs	r3, #0
}
 8008d06:	4618      	mov	r0, r3
 8008d08:	370c      	adds	r7, #12
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d10:	4770      	bx	lr

08008d12 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008d12:	b480      	push	{r7}
 8008d14:	b083      	sub	sp, #12
 8008d16:	af00      	add	r7, sp, #0
 8008d18:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	689b      	ldr	r3, [r3, #8]
 8008d1e:	f023 0201 	bic.w	r2, r3, #1
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008d26:	2300      	movs	r3, #0
}
 8008d28:	4618      	mov	r0, r3
 8008d2a:	370c      	adds	r7, #12
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d32:	4770      	bx	lr

08008d34 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b084      	sub	sp, #16
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
 8008d3c:	460b      	mov	r3, r1
 8008d3e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008d40:	2300      	movs	r3, #0
 8008d42:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	68db      	ldr	r3, [r3, #12]
 8008d48:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008d50:	78fb      	ldrb	r3, [r7, #3]
 8008d52:	2b01      	cmp	r3, #1
 8008d54:	d115      	bne.n	8008d82 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	68db      	ldr	r3, [r3, #12]
 8008d5a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008d62:	200a      	movs	r0, #10
 8008d64:	f7fa fd24 	bl	80037b0 <HAL_Delay>
      ms += 10U;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	330a      	adds	r3, #10
 8008d6c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008d6e:	6878      	ldr	r0, [r7, #4]
 8008d70:	f001 f93f 	bl	8009ff2 <USB_GetMode>
 8008d74:	4603      	mov	r3, r0
 8008d76:	2b01      	cmp	r3, #1
 8008d78:	d01e      	beq.n	8008db8 <USB_SetCurrentMode+0x84>
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	2bc7      	cmp	r3, #199	@ 0xc7
 8008d7e:	d9f0      	bls.n	8008d62 <USB_SetCurrentMode+0x2e>
 8008d80:	e01a      	b.n	8008db8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008d82:	78fb      	ldrb	r3, [r7, #3]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d115      	bne.n	8008db4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	68db      	ldr	r3, [r3, #12]
 8008d8c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008d94:	200a      	movs	r0, #10
 8008d96:	f7fa fd0b 	bl	80037b0 <HAL_Delay>
      ms += 10U;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	330a      	adds	r3, #10
 8008d9e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008da0:	6878      	ldr	r0, [r7, #4]
 8008da2:	f001 f926 	bl	8009ff2 <USB_GetMode>
 8008da6:	4603      	mov	r3, r0
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d005      	beq.n	8008db8 <USB_SetCurrentMode+0x84>
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	2bc7      	cmp	r3, #199	@ 0xc7
 8008db0:	d9f0      	bls.n	8008d94 <USB_SetCurrentMode+0x60>
 8008db2:	e001      	b.n	8008db8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008db4:	2301      	movs	r3, #1
 8008db6:	e005      	b.n	8008dc4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	2bc8      	cmp	r3, #200	@ 0xc8
 8008dbc:	d101      	bne.n	8008dc2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008dbe:	2301      	movs	r3, #1
 8008dc0:	e000      	b.n	8008dc4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008dc2:	2300      	movs	r3, #0
}
 8008dc4:	4618      	mov	r0, r3
 8008dc6:	3710      	adds	r7, #16
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	bd80      	pop	{r7, pc}

08008dcc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008dcc:	b084      	sub	sp, #16
 8008dce:	b580      	push	{r7, lr}
 8008dd0:	b086      	sub	sp, #24
 8008dd2:	af00      	add	r7, sp, #0
 8008dd4:	6078      	str	r0, [r7, #4]
 8008dd6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008dda:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008dde:	2300      	movs	r3, #0
 8008de0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008de6:	2300      	movs	r3, #0
 8008de8:	613b      	str	r3, [r7, #16]
 8008dea:	e009      	b.n	8008e00 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008dec:	687a      	ldr	r2, [r7, #4]
 8008dee:	693b      	ldr	r3, [r7, #16]
 8008df0:	3340      	adds	r3, #64	@ 0x40
 8008df2:	009b      	lsls	r3, r3, #2
 8008df4:	4413      	add	r3, r2
 8008df6:	2200      	movs	r2, #0
 8008df8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008dfa:	693b      	ldr	r3, [r7, #16]
 8008dfc:	3301      	adds	r3, #1
 8008dfe:	613b      	str	r3, [r7, #16]
 8008e00:	693b      	ldr	r3, [r7, #16]
 8008e02:	2b0e      	cmp	r3, #14
 8008e04:	d9f2      	bls.n	8008dec <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008e06:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d11c      	bne.n	8008e48 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e14:	685b      	ldr	r3, [r3, #4]
 8008e16:	68fa      	ldr	r2, [r7, #12]
 8008e18:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008e1c:	f043 0302 	orr.w	r3, r3, #2
 8008e20:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e26:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e32:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e3e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	639a      	str	r2, [r3, #56]	@ 0x38
 8008e46:	e00b      	b.n	8008e60 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e4c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e58:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008e66:	461a      	mov	r2, r3
 8008e68:	2300      	movs	r3, #0
 8008e6a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008e6c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8008e70:	2b01      	cmp	r3, #1
 8008e72:	d10d      	bne.n	8008e90 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008e74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d104      	bne.n	8008e86 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008e7c:	2100      	movs	r1, #0
 8008e7e:	6878      	ldr	r0, [r7, #4]
 8008e80:	f000 f968 	bl	8009154 <USB_SetDevSpeed>
 8008e84:	e008      	b.n	8008e98 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008e86:	2101      	movs	r1, #1
 8008e88:	6878      	ldr	r0, [r7, #4]
 8008e8a:	f000 f963 	bl	8009154 <USB_SetDevSpeed>
 8008e8e:	e003      	b.n	8008e98 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008e90:	2103      	movs	r1, #3
 8008e92:	6878      	ldr	r0, [r7, #4]
 8008e94:	f000 f95e 	bl	8009154 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008e98:	2110      	movs	r1, #16
 8008e9a:	6878      	ldr	r0, [r7, #4]
 8008e9c:	f000 f8fa 	bl	8009094 <USB_FlushTxFifo>
 8008ea0:	4603      	mov	r3, r0
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d001      	beq.n	8008eaa <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8008ea6:	2301      	movs	r3, #1
 8008ea8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008eaa:	6878      	ldr	r0, [r7, #4]
 8008eac:	f000 f924 	bl	80090f8 <USB_FlushRxFifo>
 8008eb0:	4603      	mov	r3, r0
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d001      	beq.n	8008eba <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8008eb6:	2301      	movs	r3, #1
 8008eb8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ec0:	461a      	mov	r2, r3
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ecc:	461a      	mov	r2, r3
 8008ece:	2300      	movs	r3, #0
 8008ed0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ed8:	461a      	mov	r2, r3
 8008eda:	2300      	movs	r3, #0
 8008edc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008ede:	2300      	movs	r3, #0
 8008ee0:	613b      	str	r3, [r7, #16]
 8008ee2:	e043      	b.n	8008f6c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008ee4:	693b      	ldr	r3, [r7, #16]
 8008ee6:	015a      	lsls	r2, r3, #5
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	4413      	add	r3, r2
 8008eec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008ef6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008efa:	d118      	bne.n	8008f2e <USB_DevInit+0x162>
    {
      if (i == 0U)
 8008efc:	693b      	ldr	r3, [r7, #16]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d10a      	bne.n	8008f18 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008f02:	693b      	ldr	r3, [r7, #16]
 8008f04:	015a      	lsls	r2, r3, #5
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	4413      	add	r3, r2
 8008f0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f0e:	461a      	mov	r2, r3
 8008f10:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008f14:	6013      	str	r3, [r2, #0]
 8008f16:	e013      	b.n	8008f40 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008f18:	693b      	ldr	r3, [r7, #16]
 8008f1a:	015a      	lsls	r2, r3, #5
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	4413      	add	r3, r2
 8008f20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f24:	461a      	mov	r2, r3
 8008f26:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008f2a:	6013      	str	r3, [r2, #0]
 8008f2c:	e008      	b.n	8008f40 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008f2e:	693b      	ldr	r3, [r7, #16]
 8008f30:	015a      	lsls	r2, r3, #5
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	4413      	add	r3, r2
 8008f36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f3a:	461a      	mov	r2, r3
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008f40:	693b      	ldr	r3, [r7, #16]
 8008f42:	015a      	lsls	r2, r3, #5
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	4413      	add	r3, r2
 8008f48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f4c:	461a      	mov	r2, r3
 8008f4e:	2300      	movs	r3, #0
 8008f50:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008f52:	693b      	ldr	r3, [r7, #16]
 8008f54:	015a      	lsls	r2, r3, #5
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	4413      	add	r3, r2
 8008f5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f5e:	461a      	mov	r2, r3
 8008f60:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008f64:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008f66:	693b      	ldr	r3, [r7, #16]
 8008f68:	3301      	adds	r3, #1
 8008f6a:	613b      	str	r3, [r7, #16]
 8008f6c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008f70:	461a      	mov	r2, r3
 8008f72:	693b      	ldr	r3, [r7, #16]
 8008f74:	4293      	cmp	r3, r2
 8008f76:	d3b5      	bcc.n	8008ee4 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008f78:	2300      	movs	r3, #0
 8008f7a:	613b      	str	r3, [r7, #16]
 8008f7c:	e043      	b.n	8009006 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008f7e:	693b      	ldr	r3, [r7, #16]
 8008f80:	015a      	lsls	r2, r3, #5
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	4413      	add	r3, r2
 8008f86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008f90:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008f94:	d118      	bne.n	8008fc8 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8008f96:	693b      	ldr	r3, [r7, #16]
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d10a      	bne.n	8008fb2 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008f9c:	693b      	ldr	r3, [r7, #16]
 8008f9e:	015a      	lsls	r2, r3, #5
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	4413      	add	r3, r2
 8008fa4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008fa8:	461a      	mov	r2, r3
 8008faa:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008fae:	6013      	str	r3, [r2, #0]
 8008fb0:	e013      	b.n	8008fda <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008fb2:	693b      	ldr	r3, [r7, #16]
 8008fb4:	015a      	lsls	r2, r3, #5
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	4413      	add	r3, r2
 8008fba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008fbe:	461a      	mov	r2, r3
 8008fc0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008fc4:	6013      	str	r3, [r2, #0]
 8008fc6:	e008      	b.n	8008fda <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008fc8:	693b      	ldr	r3, [r7, #16]
 8008fca:	015a      	lsls	r2, r3, #5
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	4413      	add	r3, r2
 8008fd0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008fd4:	461a      	mov	r2, r3
 8008fd6:	2300      	movs	r3, #0
 8008fd8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008fda:	693b      	ldr	r3, [r7, #16]
 8008fdc:	015a      	lsls	r2, r3, #5
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	4413      	add	r3, r2
 8008fe2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008fe6:	461a      	mov	r2, r3
 8008fe8:	2300      	movs	r3, #0
 8008fea:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008fec:	693b      	ldr	r3, [r7, #16]
 8008fee:	015a      	lsls	r2, r3, #5
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	4413      	add	r3, r2
 8008ff4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ff8:	461a      	mov	r2, r3
 8008ffa:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008ffe:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009000:	693b      	ldr	r3, [r7, #16]
 8009002:	3301      	adds	r3, #1
 8009004:	613b      	str	r3, [r7, #16]
 8009006:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800900a:	461a      	mov	r2, r3
 800900c:	693b      	ldr	r3, [r7, #16]
 800900e:	4293      	cmp	r3, r2
 8009010:	d3b5      	bcc.n	8008f7e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009018:	691b      	ldr	r3, [r3, #16]
 800901a:	68fa      	ldr	r2, [r7, #12]
 800901c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009020:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009024:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	2200      	movs	r2, #0
 800902a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8009032:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009034:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009038:	2b00      	cmp	r3, #0
 800903a:	d105      	bne.n	8009048 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	699b      	ldr	r3, [r3, #24]
 8009040:	f043 0210 	orr.w	r2, r3, #16
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	699a      	ldr	r2, [r3, #24]
 800904c:	4b10      	ldr	r3, [pc, #64]	@ (8009090 <USB_DevInit+0x2c4>)
 800904e:	4313      	orrs	r3, r2
 8009050:	687a      	ldr	r2, [r7, #4]
 8009052:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009054:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8009058:	2b00      	cmp	r3, #0
 800905a:	d005      	beq.n	8009068 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	699b      	ldr	r3, [r3, #24]
 8009060:	f043 0208 	orr.w	r2, r3, #8
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009068:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800906c:	2b01      	cmp	r3, #1
 800906e:	d107      	bne.n	8009080 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	699b      	ldr	r3, [r3, #24]
 8009074:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009078:	f043 0304 	orr.w	r3, r3, #4
 800907c:	687a      	ldr	r2, [r7, #4]
 800907e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009080:	7dfb      	ldrb	r3, [r7, #23]
}
 8009082:	4618      	mov	r0, r3
 8009084:	3718      	adds	r7, #24
 8009086:	46bd      	mov	sp, r7
 8009088:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800908c:	b004      	add	sp, #16
 800908e:	4770      	bx	lr
 8009090:	803c3800 	.word	0x803c3800

08009094 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009094:	b480      	push	{r7}
 8009096:	b085      	sub	sp, #20
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]
 800909c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800909e:	2300      	movs	r3, #0
 80090a0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	3301      	adds	r3, #1
 80090a6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80090ae:	d901      	bls.n	80090b4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80090b0:	2303      	movs	r3, #3
 80090b2:	e01b      	b.n	80090ec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	691b      	ldr	r3, [r3, #16]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	daf2      	bge.n	80090a2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80090bc:	2300      	movs	r3, #0
 80090be:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	019b      	lsls	r3, r3, #6
 80090c4:	f043 0220 	orr.w	r2, r3, #32
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	3301      	adds	r3, #1
 80090d0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80090d8:	d901      	bls.n	80090de <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80090da:	2303      	movs	r3, #3
 80090dc:	e006      	b.n	80090ec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	691b      	ldr	r3, [r3, #16]
 80090e2:	f003 0320 	and.w	r3, r3, #32
 80090e6:	2b20      	cmp	r3, #32
 80090e8:	d0f0      	beq.n	80090cc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80090ea:	2300      	movs	r3, #0
}
 80090ec:	4618      	mov	r0, r3
 80090ee:	3714      	adds	r7, #20
 80090f0:	46bd      	mov	sp, r7
 80090f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f6:	4770      	bx	lr

080090f8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80090f8:	b480      	push	{r7}
 80090fa:	b085      	sub	sp, #20
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009100:	2300      	movs	r3, #0
 8009102:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	3301      	adds	r3, #1
 8009108:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009110:	d901      	bls.n	8009116 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009112:	2303      	movs	r3, #3
 8009114:	e018      	b.n	8009148 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	691b      	ldr	r3, [r3, #16]
 800911a:	2b00      	cmp	r3, #0
 800911c:	daf2      	bge.n	8009104 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800911e:	2300      	movs	r3, #0
 8009120:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2210      	movs	r2, #16
 8009126:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	3301      	adds	r3, #1
 800912c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009134:	d901      	bls.n	800913a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009136:	2303      	movs	r3, #3
 8009138:	e006      	b.n	8009148 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	691b      	ldr	r3, [r3, #16]
 800913e:	f003 0310 	and.w	r3, r3, #16
 8009142:	2b10      	cmp	r3, #16
 8009144:	d0f0      	beq.n	8009128 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009146:	2300      	movs	r3, #0
}
 8009148:	4618      	mov	r0, r3
 800914a:	3714      	adds	r7, #20
 800914c:	46bd      	mov	sp, r7
 800914e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009152:	4770      	bx	lr

08009154 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009154:	b480      	push	{r7}
 8009156:	b085      	sub	sp, #20
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]
 800915c:	460b      	mov	r3, r1
 800915e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800916a:	681a      	ldr	r2, [r3, #0]
 800916c:	78fb      	ldrb	r3, [r7, #3]
 800916e:	68f9      	ldr	r1, [r7, #12]
 8009170:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009174:	4313      	orrs	r3, r2
 8009176:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009178:	2300      	movs	r3, #0
}
 800917a:	4618      	mov	r0, r3
 800917c:	3714      	adds	r7, #20
 800917e:	46bd      	mov	sp, r7
 8009180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009184:	4770      	bx	lr

08009186 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8009186:	b480      	push	{r7}
 8009188:	b087      	sub	sp, #28
 800918a:	af00      	add	r7, sp, #0
 800918c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009192:	693b      	ldr	r3, [r7, #16]
 8009194:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009198:	689b      	ldr	r3, [r3, #8]
 800919a:	f003 0306 	and.w	r3, r3, #6
 800919e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d102      	bne.n	80091ac <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80091a6:	2300      	movs	r3, #0
 80091a8:	75fb      	strb	r3, [r7, #23]
 80091aa:	e00a      	b.n	80091c2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	2b02      	cmp	r3, #2
 80091b0:	d002      	beq.n	80091b8 <USB_GetDevSpeed+0x32>
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	2b06      	cmp	r3, #6
 80091b6:	d102      	bne.n	80091be <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80091b8:	2302      	movs	r3, #2
 80091ba:	75fb      	strb	r3, [r7, #23]
 80091bc:	e001      	b.n	80091c2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80091be:	230f      	movs	r3, #15
 80091c0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80091c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80091c4:	4618      	mov	r0, r3
 80091c6:	371c      	adds	r7, #28
 80091c8:	46bd      	mov	sp, r7
 80091ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ce:	4770      	bx	lr

080091d0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80091d0:	b480      	push	{r7}
 80091d2:	b085      	sub	sp, #20
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	6078      	str	r0, [r7, #4]
 80091d8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80091de:	683b      	ldr	r3, [r7, #0]
 80091e0:	781b      	ldrb	r3, [r3, #0]
 80091e2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80091e4:	683b      	ldr	r3, [r7, #0]
 80091e6:	785b      	ldrb	r3, [r3, #1]
 80091e8:	2b01      	cmp	r3, #1
 80091ea:	d13a      	bne.n	8009262 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80091f2:	69da      	ldr	r2, [r3, #28]
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	781b      	ldrb	r3, [r3, #0]
 80091f8:	f003 030f 	and.w	r3, r3, #15
 80091fc:	2101      	movs	r1, #1
 80091fe:	fa01 f303 	lsl.w	r3, r1, r3
 8009202:	b29b      	uxth	r3, r3
 8009204:	68f9      	ldr	r1, [r7, #12]
 8009206:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800920a:	4313      	orrs	r3, r2
 800920c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800920e:	68bb      	ldr	r3, [r7, #8]
 8009210:	015a      	lsls	r2, r3, #5
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	4413      	add	r3, r2
 8009216:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009220:	2b00      	cmp	r3, #0
 8009222:	d155      	bne.n	80092d0 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009224:	68bb      	ldr	r3, [r7, #8]
 8009226:	015a      	lsls	r2, r3, #5
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	4413      	add	r3, r2
 800922c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009230:	681a      	ldr	r2, [r3, #0]
 8009232:	683b      	ldr	r3, [r7, #0]
 8009234:	689b      	ldr	r3, [r3, #8]
 8009236:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800923a:	683b      	ldr	r3, [r7, #0]
 800923c:	791b      	ldrb	r3, [r3, #4]
 800923e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009240:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009242:	68bb      	ldr	r3, [r7, #8]
 8009244:	059b      	lsls	r3, r3, #22
 8009246:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009248:	4313      	orrs	r3, r2
 800924a:	68ba      	ldr	r2, [r7, #8]
 800924c:	0151      	lsls	r1, r2, #5
 800924e:	68fa      	ldr	r2, [r7, #12]
 8009250:	440a      	add	r2, r1
 8009252:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009256:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800925a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800925e:	6013      	str	r3, [r2, #0]
 8009260:	e036      	b.n	80092d0 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009268:	69da      	ldr	r2, [r3, #28]
 800926a:	683b      	ldr	r3, [r7, #0]
 800926c:	781b      	ldrb	r3, [r3, #0]
 800926e:	f003 030f 	and.w	r3, r3, #15
 8009272:	2101      	movs	r1, #1
 8009274:	fa01 f303 	lsl.w	r3, r1, r3
 8009278:	041b      	lsls	r3, r3, #16
 800927a:	68f9      	ldr	r1, [r7, #12]
 800927c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009280:	4313      	orrs	r3, r2
 8009282:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8009284:	68bb      	ldr	r3, [r7, #8]
 8009286:	015a      	lsls	r2, r3, #5
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	4413      	add	r3, r2
 800928c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009296:	2b00      	cmp	r3, #0
 8009298:	d11a      	bne.n	80092d0 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800929a:	68bb      	ldr	r3, [r7, #8]
 800929c:	015a      	lsls	r2, r3, #5
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	4413      	add	r3, r2
 80092a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092a6:	681a      	ldr	r2, [r3, #0]
 80092a8:	683b      	ldr	r3, [r7, #0]
 80092aa:	689b      	ldr	r3, [r3, #8]
 80092ac:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80092b0:	683b      	ldr	r3, [r7, #0]
 80092b2:	791b      	ldrb	r3, [r3, #4]
 80092b4:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80092b6:	430b      	orrs	r3, r1
 80092b8:	4313      	orrs	r3, r2
 80092ba:	68ba      	ldr	r2, [r7, #8]
 80092bc:	0151      	lsls	r1, r2, #5
 80092be:	68fa      	ldr	r2, [r7, #12]
 80092c0:	440a      	add	r2, r1
 80092c2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80092c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80092ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80092ce:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80092d0:	2300      	movs	r3, #0
}
 80092d2:	4618      	mov	r0, r3
 80092d4:	3714      	adds	r7, #20
 80092d6:	46bd      	mov	sp, r7
 80092d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092dc:	4770      	bx	lr
	...

080092e0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80092e0:	b480      	push	{r7}
 80092e2:	b085      	sub	sp, #20
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
 80092e8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80092ee:	683b      	ldr	r3, [r7, #0]
 80092f0:	781b      	ldrb	r3, [r3, #0]
 80092f2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80092f4:	683b      	ldr	r3, [r7, #0]
 80092f6:	785b      	ldrb	r3, [r3, #1]
 80092f8:	2b01      	cmp	r3, #1
 80092fa:	d161      	bne.n	80093c0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80092fc:	68bb      	ldr	r3, [r7, #8]
 80092fe:	015a      	lsls	r2, r3, #5
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	4413      	add	r3, r2
 8009304:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800930e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009312:	d11f      	bne.n	8009354 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009314:	68bb      	ldr	r3, [r7, #8]
 8009316:	015a      	lsls	r2, r3, #5
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	4413      	add	r3, r2
 800931c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	68ba      	ldr	r2, [r7, #8]
 8009324:	0151      	lsls	r1, r2, #5
 8009326:	68fa      	ldr	r2, [r7, #12]
 8009328:	440a      	add	r2, r1
 800932a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800932e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009332:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8009334:	68bb      	ldr	r3, [r7, #8]
 8009336:	015a      	lsls	r2, r3, #5
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	4413      	add	r3, r2
 800933c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	68ba      	ldr	r2, [r7, #8]
 8009344:	0151      	lsls	r1, r2, #5
 8009346:	68fa      	ldr	r2, [r7, #12]
 8009348:	440a      	add	r2, r1
 800934a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800934e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009352:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800935a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800935c:	683b      	ldr	r3, [r7, #0]
 800935e:	781b      	ldrb	r3, [r3, #0]
 8009360:	f003 030f 	and.w	r3, r3, #15
 8009364:	2101      	movs	r1, #1
 8009366:	fa01 f303 	lsl.w	r3, r1, r3
 800936a:	b29b      	uxth	r3, r3
 800936c:	43db      	mvns	r3, r3
 800936e:	68f9      	ldr	r1, [r7, #12]
 8009370:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009374:	4013      	ands	r3, r2
 8009376:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800937e:	69da      	ldr	r2, [r3, #28]
 8009380:	683b      	ldr	r3, [r7, #0]
 8009382:	781b      	ldrb	r3, [r3, #0]
 8009384:	f003 030f 	and.w	r3, r3, #15
 8009388:	2101      	movs	r1, #1
 800938a:	fa01 f303 	lsl.w	r3, r1, r3
 800938e:	b29b      	uxth	r3, r3
 8009390:	43db      	mvns	r3, r3
 8009392:	68f9      	ldr	r1, [r7, #12]
 8009394:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009398:	4013      	ands	r3, r2
 800939a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800939c:	68bb      	ldr	r3, [r7, #8]
 800939e:	015a      	lsls	r2, r3, #5
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	4413      	add	r3, r2
 80093a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093a8:	681a      	ldr	r2, [r3, #0]
 80093aa:	68bb      	ldr	r3, [r7, #8]
 80093ac:	0159      	lsls	r1, r3, #5
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	440b      	add	r3, r1
 80093b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093b6:	4619      	mov	r1, r3
 80093b8:	4b35      	ldr	r3, [pc, #212]	@ (8009490 <USB_DeactivateEndpoint+0x1b0>)
 80093ba:	4013      	ands	r3, r2
 80093bc:	600b      	str	r3, [r1, #0]
 80093be:	e060      	b.n	8009482 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80093c0:	68bb      	ldr	r3, [r7, #8]
 80093c2:	015a      	lsls	r2, r3, #5
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	4413      	add	r3, r2
 80093c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80093d2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80093d6:	d11f      	bne.n	8009418 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80093d8:	68bb      	ldr	r3, [r7, #8]
 80093da:	015a      	lsls	r2, r3, #5
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	4413      	add	r3, r2
 80093e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	68ba      	ldr	r2, [r7, #8]
 80093e8:	0151      	lsls	r1, r2, #5
 80093ea:	68fa      	ldr	r2, [r7, #12]
 80093ec:	440a      	add	r2, r1
 80093ee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80093f2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80093f6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80093f8:	68bb      	ldr	r3, [r7, #8]
 80093fa:	015a      	lsls	r2, r3, #5
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	4413      	add	r3, r2
 8009400:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	68ba      	ldr	r2, [r7, #8]
 8009408:	0151      	lsls	r1, r2, #5
 800940a:	68fa      	ldr	r2, [r7, #12]
 800940c:	440a      	add	r2, r1
 800940e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009412:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009416:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800941e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009420:	683b      	ldr	r3, [r7, #0]
 8009422:	781b      	ldrb	r3, [r3, #0]
 8009424:	f003 030f 	and.w	r3, r3, #15
 8009428:	2101      	movs	r1, #1
 800942a:	fa01 f303 	lsl.w	r3, r1, r3
 800942e:	041b      	lsls	r3, r3, #16
 8009430:	43db      	mvns	r3, r3
 8009432:	68f9      	ldr	r1, [r7, #12]
 8009434:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009438:	4013      	ands	r3, r2
 800943a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009442:	69da      	ldr	r2, [r3, #28]
 8009444:	683b      	ldr	r3, [r7, #0]
 8009446:	781b      	ldrb	r3, [r3, #0]
 8009448:	f003 030f 	and.w	r3, r3, #15
 800944c:	2101      	movs	r1, #1
 800944e:	fa01 f303 	lsl.w	r3, r1, r3
 8009452:	041b      	lsls	r3, r3, #16
 8009454:	43db      	mvns	r3, r3
 8009456:	68f9      	ldr	r1, [r7, #12]
 8009458:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800945c:	4013      	ands	r3, r2
 800945e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009460:	68bb      	ldr	r3, [r7, #8]
 8009462:	015a      	lsls	r2, r3, #5
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	4413      	add	r3, r2
 8009468:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800946c:	681a      	ldr	r2, [r3, #0]
 800946e:	68bb      	ldr	r3, [r7, #8]
 8009470:	0159      	lsls	r1, r3, #5
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	440b      	add	r3, r1
 8009476:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800947a:	4619      	mov	r1, r3
 800947c:	4b05      	ldr	r3, [pc, #20]	@ (8009494 <USB_DeactivateEndpoint+0x1b4>)
 800947e:	4013      	ands	r3, r2
 8009480:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8009482:	2300      	movs	r3, #0
}
 8009484:	4618      	mov	r0, r3
 8009486:	3714      	adds	r7, #20
 8009488:	46bd      	mov	sp, r7
 800948a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800948e:	4770      	bx	lr
 8009490:	ec337800 	.word	0xec337800
 8009494:	eff37800 	.word	0xeff37800

08009498 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009498:	b580      	push	{r7, lr}
 800949a:	b08a      	sub	sp, #40	@ 0x28
 800949c:	af02      	add	r7, sp, #8
 800949e:	60f8      	str	r0, [r7, #12]
 80094a0:	60b9      	str	r1, [r7, #8]
 80094a2:	4613      	mov	r3, r2
 80094a4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80094aa:	68bb      	ldr	r3, [r7, #8]
 80094ac:	781b      	ldrb	r3, [r3, #0]
 80094ae:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80094b0:	68bb      	ldr	r3, [r7, #8]
 80094b2:	785b      	ldrb	r3, [r3, #1]
 80094b4:	2b01      	cmp	r3, #1
 80094b6:	f040 817f 	bne.w	80097b8 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80094ba:	68bb      	ldr	r3, [r7, #8]
 80094bc:	691b      	ldr	r3, [r3, #16]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d132      	bne.n	8009528 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80094c2:	69bb      	ldr	r3, [r7, #24]
 80094c4:	015a      	lsls	r2, r3, #5
 80094c6:	69fb      	ldr	r3, [r7, #28]
 80094c8:	4413      	add	r3, r2
 80094ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094ce:	691b      	ldr	r3, [r3, #16]
 80094d0:	69ba      	ldr	r2, [r7, #24]
 80094d2:	0151      	lsls	r1, r2, #5
 80094d4:	69fa      	ldr	r2, [r7, #28]
 80094d6:	440a      	add	r2, r1
 80094d8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80094dc:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80094e0:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80094e4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80094e6:	69bb      	ldr	r3, [r7, #24]
 80094e8:	015a      	lsls	r2, r3, #5
 80094ea:	69fb      	ldr	r3, [r7, #28]
 80094ec:	4413      	add	r3, r2
 80094ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094f2:	691b      	ldr	r3, [r3, #16]
 80094f4:	69ba      	ldr	r2, [r7, #24]
 80094f6:	0151      	lsls	r1, r2, #5
 80094f8:	69fa      	ldr	r2, [r7, #28]
 80094fa:	440a      	add	r2, r1
 80094fc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009500:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009504:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009506:	69bb      	ldr	r3, [r7, #24]
 8009508:	015a      	lsls	r2, r3, #5
 800950a:	69fb      	ldr	r3, [r7, #28]
 800950c:	4413      	add	r3, r2
 800950e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009512:	691b      	ldr	r3, [r3, #16]
 8009514:	69ba      	ldr	r2, [r7, #24]
 8009516:	0151      	lsls	r1, r2, #5
 8009518:	69fa      	ldr	r2, [r7, #28]
 800951a:	440a      	add	r2, r1
 800951c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009520:	0cdb      	lsrs	r3, r3, #19
 8009522:	04db      	lsls	r3, r3, #19
 8009524:	6113      	str	r3, [r2, #16]
 8009526:	e097      	b.n	8009658 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009528:	69bb      	ldr	r3, [r7, #24]
 800952a:	015a      	lsls	r2, r3, #5
 800952c:	69fb      	ldr	r3, [r7, #28]
 800952e:	4413      	add	r3, r2
 8009530:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009534:	691b      	ldr	r3, [r3, #16]
 8009536:	69ba      	ldr	r2, [r7, #24]
 8009538:	0151      	lsls	r1, r2, #5
 800953a:	69fa      	ldr	r2, [r7, #28]
 800953c:	440a      	add	r2, r1
 800953e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009542:	0cdb      	lsrs	r3, r3, #19
 8009544:	04db      	lsls	r3, r3, #19
 8009546:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009548:	69bb      	ldr	r3, [r7, #24]
 800954a:	015a      	lsls	r2, r3, #5
 800954c:	69fb      	ldr	r3, [r7, #28]
 800954e:	4413      	add	r3, r2
 8009550:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009554:	691b      	ldr	r3, [r3, #16]
 8009556:	69ba      	ldr	r2, [r7, #24]
 8009558:	0151      	lsls	r1, r2, #5
 800955a:	69fa      	ldr	r2, [r7, #28]
 800955c:	440a      	add	r2, r1
 800955e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009562:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009566:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800956a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800956c:	69bb      	ldr	r3, [r7, #24]
 800956e:	2b00      	cmp	r3, #0
 8009570:	d11a      	bne.n	80095a8 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8009572:	68bb      	ldr	r3, [r7, #8]
 8009574:	691a      	ldr	r2, [r3, #16]
 8009576:	68bb      	ldr	r3, [r7, #8]
 8009578:	689b      	ldr	r3, [r3, #8]
 800957a:	429a      	cmp	r2, r3
 800957c:	d903      	bls.n	8009586 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800957e:	68bb      	ldr	r3, [r7, #8]
 8009580:	689a      	ldr	r2, [r3, #8]
 8009582:	68bb      	ldr	r3, [r7, #8]
 8009584:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009586:	69bb      	ldr	r3, [r7, #24]
 8009588:	015a      	lsls	r2, r3, #5
 800958a:	69fb      	ldr	r3, [r7, #28]
 800958c:	4413      	add	r3, r2
 800958e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009592:	691b      	ldr	r3, [r3, #16]
 8009594:	69ba      	ldr	r2, [r7, #24]
 8009596:	0151      	lsls	r1, r2, #5
 8009598:	69fa      	ldr	r2, [r7, #28]
 800959a:	440a      	add	r2, r1
 800959c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80095a0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80095a4:	6113      	str	r3, [r2, #16]
 80095a6:	e044      	b.n	8009632 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	691a      	ldr	r2, [r3, #16]
 80095ac:	68bb      	ldr	r3, [r7, #8]
 80095ae:	689b      	ldr	r3, [r3, #8]
 80095b0:	4413      	add	r3, r2
 80095b2:	1e5a      	subs	r2, r3, #1
 80095b4:	68bb      	ldr	r3, [r7, #8]
 80095b6:	689b      	ldr	r3, [r3, #8]
 80095b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80095bc:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80095be:	69bb      	ldr	r3, [r7, #24]
 80095c0:	015a      	lsls	r2, r3, #5
 80095c2:	69fb      	ldr	r3, [r7, #28]
 80095c4:	4413      	add	r3, r2
 80095c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095ca:	691a      	ldr	r2, [r3, #16]
 80095cc:	8afb      	ldrh	r3, [r7, #22]
 80095ce:	04d9      	lsls	r1, r3, #19
 80095d0:	4ba4      	ldr	r3, [pc, #656]	@ (8009864 <USB_EPStartXfer+0x3cc>)
 80095d2:	400b      	ands	r3, r1
 80095d4:	69b9      	ldr	r1, [r7, #24]
 80095d6:	0148      	lsls	r0, r1, #5
 80095d8:	69f9      	ldr	r1, [r7, #28]
 80095da:	4401      	add	r1, r0
 80095dc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80095e0:	4313      	orrs	r3, r2
 80095e2:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80095e4:	68bb      	ldr	r3, [r7, #8]
 80095e6:	791b      	ldrb	r3, [r3, #4]
 80095e8:	2b01      	cmp	r3, #1
 80095ea:	d122      	bne.n	8009632 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80095ec:	69bb      	ldr	r3, [r7, #24]
 80095ee:	015a      	lsls	r2, r3, #5
 80095f0:	69fb      	ldr	r3, [r7, #28]
 80095f2:	4413      	add	r3, r2
 80095f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095f8:	691b      	ldr	r3, [r3, #16]
 80095fa:	69ba      	ldr	r2, [r7, #24]
 80095fc:	0151      	lsls	r1, r2, #5
 80095fe:	69fa      	ldr	r2, [r7, #28]
 8009600:	440a      	add	r2, r1
 8009602:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009606:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800960a:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800960c:	69bb      	ldr	r3, [r7, #24]
 800960e:	015a      	lsls	r2, r3, #5
 8009610:	69fb      	ldr	r3, [r7, #28]
 8009612:	4413      	add	r3, r2
 8009614:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009618:	691a      	ldr	r2, [r3, #16]
 800961a:	8afb      	ldrh	r3, [r7, #22]
 800961c:	075b      	lsls	r3, r3, #29
 800961e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8009622:	69b9      	ldr	r1, [r7, #24]
 8009624:	0148      	lsls	r0, r1, #5
 8009626:	69f9      	ldr	r1, [r7, #28]
 8009628:	4401      	add	r1, r0
 800962a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800962e:	4313      	orrs	r3, r2
 8009630:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009632:	69bb      	ldr	r3, [r7, #24]
 8009634:	015a      	lsls	r2, r3, #5
 8009636:	69fb      	ldr	r3, [r7, #28]
 8009638:	4413      	add	r3, r2
 800963a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800963e:	691a      	ldr	r2, [r3, #16]
 8009640:	68bb      	ldr	r3, [r7, #8]
 8009642:	691b      	ldr	r3, [r3, #16]
 8009644:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009648:	69b9      	ldr	r1, [r7, #24]
 800964a:	0148      	lsls	r0, r1, #5
 800964c:	69f9      	ldr	r1, [r7, #28]
 800964e:	4401      	add	r1, r0
 8009650:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009654:	4313      	orrs	r3, r2
 8009656:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009658:	79fb      	ldrb	r3, [r7, #7]
 800965a:	2b01      	cmp	r3, #1
 800965c:	d14b      	bne.n	80096f6 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800965e:	68bb      	ldr	r3, [r7, #8]
 8009660:	69db      	ldr	r3, [r3, #28]
 8009662:	2b00      	cmp	r3, #0
 8009664:	d009      	beq.n	800967a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009666:	69bb      	ldr	r3, [r7, #24]
 8009668:	015a      	lsls	r2, r3, #5
 800966a:	69fb      	ldr	r3, [r7, #28]
 800966c:	4413      	add	r3, r2
 800966e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009672:	461a      	mov	r2, r3
 8009674:	68bb      	ldr	r3, [r7, #8]
 8009676:	69db      	ldr	r3, [r3, #28]
 8009678:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800967a:	68bb      	ldr	r3, [r7, #8]
 800967c:	791b      	ldrb	r3, [r3, #4]
 800967e:	2b01      	cmp	r3, #1
 8009680:	d128      	bne.n	80096d4 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009682:	69fb      	ldr	r3, [r7, #28]
 8009684:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009688:	689b      	ldr	r3, [r3, #8]
 800968a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800968e:	2b00      	cmp	r3, #0
 8009690:	d110      	bne.n	80096b4 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009692:	69bb      	ldr	r3, [r7, #24]
 8009694:	015a      	lsls	r2, r3, #5
 8009696:	69fb      	ldr	r3, [r7, #28]
 8009698:	4413      	add	r3, r2
 800969a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	69ba      	ldr	r2, [r7, #24]
 80096a2:	0151      	lsls	r1, r2, #5
 80096a4:	69fa      	ldr	r2, [r7, #28]
 80096a6:	440a      	add	r2, r1
 80096a8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80096ac:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80096b0:	6013      	str	r3, [r2, #0]
 80096b2:	e00f      	b.n	80096d4 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80096b4:	69bb      	ldr	r3, [r7, #24]
 80096b6:	015a      	lsls	r2, r3, #5
 80096b8:	69fb      	ldr	r3, [r7, #28]
 80096ba:	4413      	add	r3, r2
 80096bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	69ba      	ldr	r2, [r7, #24]
 80096c4:	0151      	lsls	r1, r2, #5
 80096c6:	69fa      	ldr	r2, [r7, #28]
 80096c8:	440a      	add	r2, r1
 80096ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80096ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80096d2:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80096d4:	69bb      	ldr	r3, [r7, #24]
 80096d6:	015a      	lsls	r2, r3, #5
 80096d8:	69fb      	ldr	r3, [r7, #28]
 80096da:	4413      	add	r3, r2
 80096dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	69ba      	ldr	r2, [r7, #24]
 80096e4:	0151      	lsls	r1, r2, #5
 80096e6:	69fa      	ldr	r2, [r7, #28]
 80096e8:	440a      	add	r2, r1
 80096ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80096ee:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80096f2:	6013      	str	r3, [r2, #0]
 80096f4:	e166      	b.n	80099c4 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80096f6:	69bb      	ldr	r3, [r7, #24]
 80096f8:	015a      	lsls	r2, r3, #5
 80096fa:	69fb      	ldr	r3, [r7, #28]
 80096fc:	4413      	add	r3, r2
 80096fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	69ba      	ldr	r2, [r7, #24]
 8009706:	0151      	lsls	r1, r2, #5
 8009708:	69fa      	ldr	r2, [r7, #28]
 800970a:	440a      	add	r2, r1
 800970c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009710:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009714:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009716:	68bb      	ldr	r3, [r7, #8]
 8009718:	791b      	ldrb	r3, [r3, #4]
 800971a:	2b01      	cmp	r3, #1
 800971c:	d015      	beq.n	800974a <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800971e:	68bb      	ldr	r3, [r7, #8]
 8009720:	691b      	ldr	r3, [r3, #16]
 8009722:	2b00      	cmp	r3, #0
 8009724:	f000 814e 	beq.w	80099c4 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009728:	69fb      	ldr	r3, [r7, #28]
 800972a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800972e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009730:	68bb      	ldr	r3, [r7, #8]
 8009732:	781b      	ldrb	r3, [r3, #0]
 8009734:	f003 030f 	and.w	r3, r3, #15
 8009738:	2101      	movs	r1, #1
 800973a:	fa01 f303 	lsl.w	r3, r1, r3
 800973e:	69f9      	ldr	r1, [r7, #28]
 8009740:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009744:	4313      	orrs	r3, r2
 8009746:	634b      	str	r3, [r1, #52]	@ 0x34
 8009748:	e13c      	b.n	80099c4 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800974a:	69fb      	ldr	r3, [r7, #28]
 800974c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009750:	689b      	ldr	r3, [r3, #8]
 8009752:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009756:	2b00      	cmp	r3, #0
 8009758:	d110      	bne.n	800977c <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800975a:	69bb      	ldr	r3, [r7, #24]
 800975c:	015a      	lsls	r2, r3, #5
 800975e:	69fb      	ldr	r3, [r7, #28]
 8009760:	4413      	add	r3, r2
 8009762:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	69ba      	ldr	r2, [r7, #24]
 800976a:	0151      	lsls	r1, r2, #5
 800976c:	69fa      	ldr	r2, [r7, #28]
 800976e:	440a      	add	r2, r1
 8009770:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009774:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009778:	6013      	str	r3, [r2, #0]
 800977a:	e00f      	b.n	800979c <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800977c:	69bb      	ldr	r3, [r7, #24]
 800977e:	015a      	lsls	r2, r3, #5
 8009780:	69fb      	ldr	r3, [r7, #28]
 8009782:	4413      	add	r3, r2
 8009784:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	69ba      	ldr	r2, [r7, #24]
 800978c:	0151      	lsls	r1, r2, #5
 800978e:	69fa      	ldr	r2, [r7, #28]
 8009790:	440a      	add	r2, r1
 8009792:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009796:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800979a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800979c:	68bb      	ldr	r3, [r7, #8]
 800979e:	68d9      	ldr	r1, [r3, #12]
 80097a0:	68bb      	ldr	r3, [r7, #8]
 80097a2:	781a      	ldrb	r2, [r3, #0]
 80097a4:	68bb      	ldr	r3, [r7, #8]
 80097a6:	691b      	ldr	r3, [r3, #16]
 80097a8:	b298      	uxth	r0, r3
 80097aa:	79fb      	ldrb	r3, [r7, #7]
 80097ac:	9300      	str	r3, [sp, #0]
 80097ae:	4603      	mov	r3, r0
 80097b0:	68f8      	ldr	r0, [r7, #12]
 80097b2:	f000 f9b9 	bl	8009b28 <USB_WritePacket>
 80097b6:	e105      	b.n	80099c4 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80097b8:	69bb      	ldr	r3, [r7, #24]
 80097ba:	015a      	lsls	r2, r3, #5
 80097bc:	69fb      	ldr	r3, [r7, #28]
 80097be:	4413      	add	r3, r2
 80097c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80097c4:	691b      	ldr	r3, [r3, #16]
 80097c6:	69ba      	ldr	r2, [r7, #24]
 80097c8:	0151      	lsls	r1, r2, #5
 80097ca:	69fa      	ldr	r2, [r7, #28]
 80097cc:	440a      	add	r2, r1
 80097ce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80097d2:	0cdb      	lsrs	r3, r3, #19
 80097d4:	04db      	lsls	r3, r3, #19
 80097d6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80097d8:	69bb      	ldr	r3, [r7, #24]
 80097da:	015a      	lsls	r2, r3, #5
 80097dc:	69fb      	ldr	r3, [r7, #28]
 80097de:	4413      	add	r3, r2
 80097e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80097e4:	691b      	ldr	r3, [r3, #16]
 80097e6:	69ba      	ldr	r2, [r7, #24]
 80097e8:	0151      	lsls	r1, r2, #5
 80097ea:	69fa      	ldr	r2, [r7, #28]
 80097ec:	440a      	add	r2, r1
 80097ee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80097f2:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80097f6:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80097fa:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80097fc:	69bb      	ldr	r3, [r7, #24]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d132      	bne.n	8009868 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8009802:	68bb      	ldr	r3, [r7, #8]
 8009804:	691b      	ldr	r3, [r3, #16]
 8009806:	2b00      	cmp	r3, #0
 8009808:	d003      	beq.n	8009812 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800980a:	68bb      	ldr	r3, [r7, #8]
 800980c:	689a      	ldr	r2, [r3, #8]
 800980e:	68bb      	ldr	r3, [r7, #8]
 8009810:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8009812:	68bb      	ldr	r3, [r7, #8]
 8009814:	689a      	ldr	r2, [r3, #8]
 8009816:	68bb      	ldr	r3, [r7, #8]
 8009818:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800981a:	69bb      	ldr	r3, [r7, #24]
 800981c:	015a      	lsls	r2, r3, #5
 800981e:	69fb      	ldr	r3, [r7, #28]
 8009820:	4413      	add	r3, r2
 8009822:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009826:	691a      	ldr	r2, [r3, #16]
 8009828:	68bb      	ldr	r3, [r7, #8]
 800982a:	6a1b      	ldr	r3, [r3, #32]
 800982c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009830:	69b9      	ldr	r1, [r7, #24]
 8009832:	0148      	lsls	r0, r1, #5
 8009834:	69f9      	ldr	r1, [r7, #28]
 8009836:	4401      	add	r1, r0
 8009838:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800983c:	4313      	orrs	r3, r2
 800983e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009840:	69bb      	ldr	r3, [r7, #24]
 8009842:	015a      	lsls	r2, r3, #5
 8009844:	69fb      	ldr	r3, [r7, #28]
 8009846:	4413      	add	r3, r2
 8009848:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800984c:	691b      	ldr	r3, [r3, #16]
 800984e:	69ba      	ldr	r2, [r7, #24]
 8009850:	0151      	lsls	r1, r2, #5
 8009852:	69fa      	ldr	r2, [r7, #28]
 8009854:	440a      	add	r2, r1
 8009856:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800985a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800985e:	6113      	str	r3, [r2, #16]
 8009860:	e062      	b.n	8009928 <USB_EPStartXfer+0x490>
 8009862:	bf00      	nop
 8009864:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8009868:	68bb      	ldr	r3, [r7, #8]
 800986a:	691b      	ldr	r3, [r3, #16]
 800986c:	2b00      	cmp	r3, #0
 800986e:	d123      	bne.n	80098b8 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009870:	69bb      	ldr	r3, [r7, #24]
 8009872:	015a      	lsls	r2, r3, #5
 8009874:	69fb      	ldr	r3, [r7, #28]
 8009876:	4413      	add	r3, r2
 8009878:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800987c:	691a      	ldr	r2, [r3, #16]
 800987e:	68bb      	ldr	r3, [r7, #8]
 8009880:	689b      	ldr	r3, [r3, #8]
 8009882:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009886:	69b9      	ldr	r1, [r7, #24]
 8009888:	0148      	lsls	r0, r1, #5
 800988a:	69f9      	ldr	r1, [r7, #28]
 800988c:	4401      	add	r1, r0
 800988e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009892:	4313      	orrs	r3, r2
 8009894:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009896:	69bb      	ldr	r3, [r7, #24]
 8009898:	015a      	lsls	r2, r3, #5
 800989a:	69fb      	ldr	r3, [r7, #28]
 800989c:	4413      	add	r3, r2
 800989e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80098a2:	691b      	ldr	r3, [r3, #16]
 80098a4:	69ba      	ldr	r2, [r7, #24]
 80098a6:	0151      	lsls	r1, r2, #5
 80098a8:	69fa      	ldr	r2, [r7, #28]
 80098aa:	440a      	add	r2, r1
 80098ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80098b0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80098b4:	6113      	str	r3, [r2, #16]
 80098b6:	e037      	b.n	8009928 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80098b8:	68bb      	ldr	r3, [r7, #8]
 80098ba:	691a      	ldr	r2, [r3, #16]
 80098bc:	68bb      	ldr	r3, [r7, #8]
 80098be:	689b      	ldr	r3, [r3, #8]
 80098c0:	4413      	add	r3, r2
 80098c2:	1e5a      	subs	r2, r3, #1
 80098c4:	68bb      	ldr	r3, [r7, #8]
 80098c6:	689b      	ldr	r3, [r3, #8]
 80098c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80098cc:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80098ce:	68bb      	ldr	r3, [r7, #8]
 80098d0:	689b      	ldr	r3, [r3, #8]
 80098d2:	8afa      	ldrh	r2, [r7, #22]
 80098d4:	fb03 f202 	mul.w	r2, r3, r2
 80098d8:	68bb      	ldr	r3, [r7, #8]
 80098da:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80098dc:	69bb      	ldr	r3, [r7, #24]
 80098de:	015a      	lsls	r2, r3, #5
 80098e0:	69fb      	ldr	r3, [r7, #28]
 80098e2:	4413      	add	r3, r2
 80098e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80098e8:	691a      	ldr	r2, [r3, #16]
 80098ea:	8afb      	ldrh	r3, [r7, #22]
 80098ec:	04d9      	lsls	r1, r3, #19
 80098ee:	4b38      	ldr	r3, [pc, #224]	@ (80099d0 <USB_EPStartXfer+0x538>)
 80098f0:	400b      	ands	r3, r1
 80098f2:	69b9      	ldr	r1, [r7, #24]
 80098f4:	0148      	lsls	r0, r1, #5
 80098f6:	69f9      	ldr	r1, [r7, #28]
 80098f8:	4401      	add	r1, r0
 80098fa:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80098fe:	4313      	orrs	r3, r2
 8009900:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8009902:	69bb      	ldr	r3, [r7, #24]
 8009904:	015a      	lsls	r2, r3, #5
 8009906:	69fb      	ldr	r3, [r7, #28]
 8009908:	4413      	add	r3, r2
 800990a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800990e:	691a      	ldr	r2, [r3, #16]
 8009910:	68bb      	ldr	r3, [r7, #8]
 8009912:	6a1b      	ldr	r3, [r3, #32]
 8009914:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009918:	69b9      	ldr	r1, [r7, #24]
 800991a:	0148      	lsls	r0, r1, #5
 800991c:	69f9      	ldr	r1, [r7, #28]
 800991e:	4401      	add	r1, r0
 8009920:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009924:	4313      	orrs	r3, r2
 8009926:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8009928:	79fb      	ldrb	r3, [r7, #7]
 800992a:	2b01      	cmp	r3, #1
 800992c:	d10d      	bne.n	800994a <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800992e:	68bb      	ldr	r3, [r7, #8]
 8009930:	68db      	ldr	r3, [r3, #12]
 8009932:	2b00      	cmp	r3, #0
 8009934:	d009      	beq.n	800994a <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009936:	68bb      	ldr	r3, [r7, #8]
 8009938:	68d9      	ldr	r1, [r3, #12]
 800993a:	69bb      	ldr	r3, [r7, #24]
 800993c:	015a      	lsls	r2, r3, #5
 800993e:	69fb      	ldr	r3, [r7, #28]
 8009940:	4413      	add	r3, r2
 8009942:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009946:	460a      	mov	r2, r1
 8009948:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800994a:	68bb      	ldr	r3, [r7, #8]
 800994c:	791b      	ldrb	r3, [r3, #4]
 800994e:	2b01      	cmp	r3, #1
 8009950:	d128      	bne.n	80099a4 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009952:	69fb      	ldr	r3, [r7, #28]
 8009954:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009958:	689b      	ldr	r3, [r3, #8]
 800995a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800995e:	2b00      	cmp	r3, #0
 8009960:	d110      	bne.n	8009984 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8009962:	69bb      	ldr	r3, [r7, #24]
 8009964:	015a      	lsls	r2, r3, #5
 8009966:	69fb      	ldr	r3, [r7, #28]
 8009968:	4413      	add	r3, r2
 800996a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	69ba      	ldr	r2, [r7, #24]
 8009972:	0151      	lsls	r1, r2, #5
 8009974:	69fa      	ldr	r2, [r7, #28]
 8009976:	440a      	add	r2, r1
 8009978:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800997c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009980:	6013      	str	r3, [r2, #0]
 8009982:	e00f      	b.n	80099a4 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009984:	69bb      	ldr	r3, [r7, #24]
 8009986:	015a      	lsls	r2, r3, #5
 8009988:	69fb      	ldr	r3, [r7, #28]
 800998a:	4413      	add	r3, r2
 800998c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	69ba      	ldr	r2, [r7, #24]
 8009994:	0151      	lsls	r1, r2, #5
 8009996:	69fa      	ldr	r2, [r7, #28]
 8009998:	440a      	add	r2, r1
 800999a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800999e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80099a2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80099a4:	69bb      	ldr	r3, [r7, #24]
 80099a6:	015a      	lsls	r2, r3, #5
 80099a8:	69fb      	ldr	r3, [r7, #28]
 80099aa:	4413      	add	r3, r2
 80099ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	69ba      	ldr	r2, [r7, #24]
 80099b4:	0151      	lsls	r1, r2, #5
 80099b6:	69fa      	ldr	r2, [r7, #28]
 80099b8:	440a      	add	r2, r1
 80099ba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80099be:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80099c2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80099c4:	2300      	movs	r3, #0
}
 80099c6:	4618      	mov	r0, r3
 80099c8:	3720      	adds	r7, #32
 80099ca:	46bd      	mov	sp, r7
 80099cc:	bd80      	pop	{r7, pc}
 80099ce:	bf00      	nop
 80099d0:	1ff80000 	.word	0x1ff80000

080099d4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80099d4:	b480      	push	{r7}
 80099d6:	b087      	sub	sp, #28
 80099d8:	af00      	add	r7, sp, #0
 80099da:	6078      	str	r0, [r7, #4]
 80099dc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80099de:	2300      	movs	r3, #0
 80099e0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80099e2:	2300      	movs	r3, #0
 80099e4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80099ea:	683b      	ldr	r3, [r7, #0]
 80099ec:	785b      	ldrb	r3, [r3, #1]
 80099ee:	2b01      	cmp	r3, #1
 80099f0:	d14a      	bne.n	8009a88 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80099f2:	683b      	ldr	r3, [r7, #0]
 80099f4:	781b      	ldrb	r3, [r3, #0]
 80099f6:	015a      	lsls	r2, r3, #5
 80099f8:	693b      	ldr	r3, [r7, #16]
 80099fa:	4413      	add	r3, r2
 80099fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009a06:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009a0a:	f040 8086 	bne.w	8009b1a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8009a0e:	683b      	ldr	r3, [r7, #0]
 8009a10:	781b      	ldrb	r3, [r3, #0]
 8009a12:	015a      	lsls	r2, r3, #5
 8009a14:	693b      	ldr	r3, [r7, #16]
 8009a16:	4413      	add	r3, r2
 8009a18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	683a      	ldr	r2, [r7, #0]
 8009a20:	7812      	ldrb	r2, [r2, #0]
 8009a22:	0151      	lsls	r1, r2, #5
 8009a24:	693a      	ldr	r2, [r7, #16]
 8009a26:	440a      	add	r2, r1
 8009a28:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009a2c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009a30:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8009a32:	683b      	ldr	r3, [r7, #0]
 8009a34:	781b      	ldrb	r3, [r3, #0]
 8009a36:	015a      	lsls	r2, r3, #5
 8009a38:	693b      	ldr	r3, [r7, #16]
 8009a3a:	4413      	add	r3, r2
 8009a3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	683a      	ldr	r2, [r7, #0]
 8009a44:	7812      	ldrb	r2, [r2, #0]
 8009a46:	0151      	lsls	r1, r2, #5
 8009a48:	693a      	ldr	r2, [r7, #16]
 8009a4a:	440a      	add	r2, r1
 8009a4c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009a50:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009a54:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	3301      	adds	r3, #1
 8009a5a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009a62:	4293      	cmp	r3, r2
 8009a64:	d902      	bls.n	8009a6c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8009a66:	2301      	movs	r3, #1
 8009a68:	75fb      	strb	r3, [r7, #23]
          break;
 8009a6a:	e056      	b.n	8009b1a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009a6c:	683b      	ldr	r3, [r7, #0]
 8009a6e:	781b      	ldrb	r3, [r3, #0]
 8009a70:	015a      	lsls	r2, r3, #5
 8009a72:	693b      	ldr	r3, [r7, #16]
 8009a74:	4413      	add	r3, r2
 8009a76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009a80:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009a84:	d0e7      	beq.n	8009a56 <USB_EPStopXfer+0x82>
 8009a86:	e048      	b.n	8009b1a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009a88:	683b      	ldr	r3, [r7, #0]
 8009a8a:	781b      	ldrb	r3, [r3, #0]
 8009a8c:	015a      	lsls	r2, r3, #5
 8009a8e:	693b      	ldr	r3, [r7, #16]
 8009a90:	4413      	add	r3, r2
 8009a92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009a9c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009aa0:	d13b      	bne.n	8009b1a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8009aa2:	683b      	ldr	r3, [r7, #0]
 8009aa4:	781b      	ldrb	r3, [r3, #0]
 8009aa6:	015a      	lsls	r2, r3, #5
 8009aa8:	693b      	ldr	r3, [r7, #16]
 8009aaa:	4413      	add	r3, r2
 8009aac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	683a      	ldr	r2, [r7, #0]
 8009ab4:	7812      	ldrb	r2, [r2, #0]
 8009ab6:	0151      	lsls	r1, r2, #5
 8009ab8:	693a      	ldr	r2, [r7, #16]
 8009aba:	440a      	add	r2, r1
 8009abc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009ac0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009ac4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8009ac6:	683b      	ldr	r3, [r7, #0]
 8009ac8:	781b      	ldrb	r3, [r3, #0]
 8009aca:	015a      	lsls	r2, r3, #5
 8009acc:	693b      	ldr	r3, [r7, #16]
 8009ace:	4413      	add	r3, r2
 8009ad0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	683a      	ldr	r2, [r7, #0]
 8009ad8:	7812      	ldrb	r2, [r2, #0]
 8009ada:	0151      	lsls	r1, r2, #5
 8009adc:	693a      	ldr	r2, [r7, #16]
 8009ade:	440a      	add	r2, r1
 8009ae0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009ae4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009ae8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	3301      	adds	r3, #1
 8009aee:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009af6:	4293      	cmp	r3, r2
 8009af8:	d902      	bls.n	8009b00 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8009afa:	2301      	movs	r3, #1
 8009afc:	75fb      	strb	r3, [r7, #23]
          break;
 8009afe:	e00c      	b.n	8009b1a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8009b00:	683b      	ldr	r3, [r7, #0]
 8009b02:	781b      	ldrb	r3, [r3, #0]
 8009b04:	015a      	lsls	r2, r3, #5
 8009b06:	693b      	ldr	r3, [r7, #16]
 8009b08:	4413      	add	r3, r2
 8009b0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009b14:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009b18:	d0e7      	beq.n	8009aea <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8009b1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	371c      	adds	r7, #28
 8009b20:	46bd      	mov	sp, r7
 8009b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b26:	4770      	bx	lr

08009b28 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009b28:	b480      	push	{r7}
 8009b2a:	b089      	sub	sp, #36	@ 0x24
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	60f8      	str	r0, [r7, #12]
 8009b30:	60b9      	str	r1, [r7, #8]
 8009b32:	4611      	mov	r1, r2
 8009b34:	461a      	mov	r2, r3
 8009b36:	460b      	mov	r3, r1
 8009b38:	71fb      	strb	r3, [r7, #7]
 8009b3a:	4613      	mov	r3, r2
 8009b3c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009b42:	68bb      	ldr	r3, [r7, #8]
 8009b44:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8009b46:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d123      	bne.n	8009b96 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009b4e:	88bb      	ldrh	r3, [r7, #4]
 8009b50:	3303      	adds	r3, #3
 8009b52:	089b      	lsrs	r3, r3, #2
 8009b54:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009b56:	2300      	movs	r3, #0
 8009b58:	61bb      	str	r3, [r7, #24]
 8009b5a:	e018      	b.n	8009b8e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009b5c:	79fb      	ldrb	r3, [r7, #7]
 8009b5e:	031a      	lsls	r2, r3, #12
 8009b60:	697b      	ldr	r3, [r7, #20]
 8009b62:	4413      	add	r3, r2
 8009b64:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009b68:	461a      	mov	r2, r3
 8009b6a:	69fb      	ldr	r3, [r7, #28]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009b70:	69fb      	ldr	r3, [r7, #28]
 8009b72:	3301      	adds	r3, #1
 8009b74:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009b76:	69fb      	ldr	r3, [r7, #28]
 8009b78:	3301      	adds	r3, #1
 8009b7a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009b7c:	69fb      	ldr	r3, [r7, #28]
 8009b7e:	3301      	adds	r3, #1
 8009b80:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009b82:	69fb      	ldr	r3, [r7, #28]
 8009b84:	3301      	adds	r3, #1
 8009b86:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009b88:	69bb      	ldr	r3, [r7, #24]
 8009b8a:	3301      	adds	r3, #1
 8009b8c:	61bb      	str	r3, [r7, #24]
 8009b8e:	69ba      	ldr	r2, [r7, #24]
 8009b90:	693b      	ldr	r3, [r7, #16]
 8009b92:	429a      	cmp	r2, r3
 8009b94:	d3e2      	bcc.n	8009b5c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009b96:	2300      	movs	r3, #0
}
 8009b98:	4618      	mov	r0, r3
 8009b9a:	3724      	adds	r7, #36	@ 0x24
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba2:	4770      	bx	lr

08009ba4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009ba4:	b480      	push	{r7}
 8009ba6:	b08b      	sub	sp, #44	@ 0x2c
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	60f8      	str	r0, [r7, #12]
 8009bac:	60b9      	str	r1, [r7, #8]
 8009bae:	4613      	mov	r3, r2
 8009bb0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009bb6:	68bb      	ldr	r3, [r7, #8]
 8009bb8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009bba:	88fb      	ldrh	r3, [r7, #6]
 8009bbc:	089b      	lsrs	r3, r3, #2
 8009bbe:	b29b      	uxth	r3, r3
 8009bc0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8009bc2:	88fb      	ldrh	r3, [r7, #6]
 8009bc4:	f003 0303 	and.w	r3, r3, #3
 8009bc8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009bca:	2300      	movs	r3, #0
 8009bcc:	623b      	str	r3, [r7, #32]
 8009bce:	e014      	b.n	8009bfa <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009bd0:	69bb      	ldr	r3, [r7, #24]
 8009bd2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009bd6:	681a      	ldr	r2, [r3, #0]
 8009bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bda:	601a      	str	r2, [r3, #0]
    pDest++;
 8009bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bde:	3301      	adds	r3, #1
 8009be0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009be4:	3301      	adds	r3, #1
 8009be6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bea:	3301      	adds	r3, #1
 8009bec:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bf0:	3301      	adds	r3, #1
 8009bf2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8009bf4:	6a3b      	ldr	r3, [r7, #32]
 8009bf6:	3301      	adds	r3, #1
 8009bf8:	623b      	str	r3, [r7, #32]
 8009bfa:	6a3a      	ldr	r2, [r7, #32]
 8009bfc:	697b      	ldr	r3, [r7, #20]
 8009bfe:	429a      	cmp	r2, r3
 8009c00:	d3e6      	bcc.n	8009bd0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009c02:	8bfb      	ldrh	r3, [r7, #30]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d01e      	beq.n	8009c46 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009c08:	2300      	movs	r3, #0
 8009c0a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009c0c:	69bb      	ldr	r3, [r7, #24]
 8009c0e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009c12:	461a      	mov	r2, r3
 8009c14:	f107 0310 	add.w	r3, r7, #16
 8009c18:	6812      	ldr	r2, [r2, #0]
 8009c1a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009c1c:	693a      	ldr	r2, [r7, #16]
 8009c1e:	6a3b      	ldr	r3, [r7, #32]
 8009c20:	b2db      	uxtb	r3, r3
 8009c22:	00db      	lsls	r3, r3, #3
 8009c24:	fa22 f303 	lsr.w	r3, r2, r3
 8009c28:	b2da      	uxtb	r2, r3
 8009c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c2c:	701a      	strb	r2, [r3, #0]
      i++;
 8009c2e:	6a3b      	ldr	r3, [r7, #32]
 8009c30:	3301      	adds	r3, #1
 8009c32:	623b      	str	r3, [r7, #32]
      pDest++;
 8009c34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c36:	3301      	adds	r3, #1
 8009c38:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8009c3a:	8bfb      	ldrh	r3, [r7, #30]
 8009c3c:	3b01      	subs	r3, #1
 8009c3e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009c40:	8bfb      	ldrh	r3, [r7, #30]
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d1ea      	bne.n	8009c1c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009c48:	4618      	mov	r0, r3
 8009c4a:	372c      	adds	r7, #44	@ 0x2c
 8009c4c:	46bd      	mov	sp, r7
 8009c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c52:	4770      	bx	lr

08009c54 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009c54:	b480      	push	{r7}
 8009c56:	b085      	sub	sp, #20
 8009c58:	af00      	add	r7, sp, #0
 8009c5a:	6078      	str	r0, [r7, #4]
 8009c5c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009c62:	683b      	ldr	r3, [r7, #0]
 8009c64:	781b      	ldrb	r3, [r3, #0]
 8009c66:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009c68:	683b      	ldr	r3, [r7, #0]
 8009c6a:	785b      	ldrb	r3, [r3, #1]
 8009c6c:	2b01      	cmp	r3, #1
 8009c6e:	d12c      	bne.n	8009cca <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009c70:	68bb      	ldr	r3, [r7, #8]
 8009c72:	015a      	lsls	r2, r3, #5
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	4413      	add	r3, r2
 8009c78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	db12      	blt.n	8009ca8 <USB_EPSetStall+0x54>
 8009c82:	68bb      	ldr	r3, [r7, #8]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d00f      	beq.n	8009ca8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009c88:	68bb      	ldr	r3, [r7, #8]
 8009c8a:	015a      	lsls	r2, r3, #5
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	4413      	add	r3, r2
 8009c90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	68ba      	ldr	r2, [r7, #8]
 8009c98:	0151      	lsls	r1, r2, #5
 8009c9a:	68fa      	ldr	r2, [r7, #12]
 8009c9c:	440a      	add	r2, r1
 8009c9e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009ca2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009ca6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009ca8:	68bb      	ldr	r3, [r7, #8]
 8009caa:	015a      	lsls	r2, r3, #5
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	4413      	add	r3, r2
 8009cb0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	68ba      	ldr	r2, [r7, #8]
 8009cb8:	0151      	lsls	r1, r2, #5
 8009cba:	68fa      	ldr	r2, [r7, #12]
 8009cbc:	440a      	add	r2, r1
 8009cbe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009cc2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009cc6:	6013      	str	r3, [r2, #0]
 8009cc8:	e02b      	b.n	8009d22 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009cca:	68bb      	ldr	r3, [r7, #8]
 8009ccc:	015a      	lsls	r2, r3, #5
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	4413      	add	r3, r2
 8009cd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	db12      	blt.n	8009d02 <USB_EPSetStall+0xae>
 8009cdc:	68bb      	ldr	r3, [r7, #8]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d00f      	beq.n	8009d02 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009ce2:	68bb      	ldr	r3, [r7, #8]
 8009ce4:	015a      	lsls	r2, r3, #5
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	4413      	add	r3, r2
 8009cea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	68ba      	ldr	r2, [r7, #8]
 8009cf2:	0151      	lsls	r1, r2, #5
 8009cf4:	68fa      	ldr	r2, [r7, #12]
 8009cf6:	440a      	add	r2, r1
 8009cf8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009cfc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009d00:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009d02:	68bb      	ldr	r3, [r7, #8]
 8009d04:	015a      	lsls	r2, r3, #5
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	4413      	add	r3, r2
 8009d0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	68ba      	ldr	r2, [r7, #8]
 8009d12:	0151      	lsls	r1, r2, #5
 8009d14:	68fa      	ldr	r2, [r7, #12]
 8009d16:	440a      	add	r2, r1
 8009d18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009d1c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009d20:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009d22:	2300      	movs	r3, #0
}
 8009d24:	4618      	mov	r0, r3
 8009d26:	3714      	adds	r7, #20
 8009d28:	46bd      	mov	sp, r7
 8009d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d2e:	4770      	bx	lr

08009d30 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009d30:	b480      	push	{r7}
 8009d32:	b085      	sub	sp, #20
 8009d34:	af00      	add	r7, sp, #0
 8009d36:	6078      	str	r0, [r7, #4]
 8009d38:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009d3e:	683b      	ldr	r3, [r7, #0]
 8009d40:	781b      	ldrb	r3, [r3, #0]
 8009d42:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009d44:	683b      	ldr	r3, [r7, #0]
 8009d46:	785b      	ldrb	r3, [r3, #1]
 8009d48:	2b01      	cmp	r3, #1
 8009d4a:	d128      	bne.n	8009d9e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009d4c:	68bb      	ldr	r3, [r7, #8]
 8009d4e:	015a      	lsls	r2, r3, #5
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	4413      	add	r3, r2
 8009d54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	68ba      	ldr	r2, [r7, #8]
 8009d5c:	0151      	lsls	r1, r2, #5
 8009d5e:	68fa      	ldr	r2, [r7, #12]
 8009d60:	440a      	add	r2, r1
 8009d62:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009d66:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009d6a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009d6c:	683b      	ldr	r3, [r7, #0]
 8009d6e:	791b      	ldrb	r3, [r3, #4]
 8009d70:	2b03      	cmp	r3, #3
 8009d72:	d003      	beq.n	8009d7c <USB_EPClearStall+0x4c>
 8009d74:	683b      	ldr	r3, [r7, #0]
 8009d76:	791b      	ldrb	r3, [r3, #4]
 8009d78:	2b02      	cmp	r3, #2
 8009d7a:	d138      	bne.n	8009dee <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009d7c:	68bb      	ldr	r3, [r7, #8]
 8009d7e:	015a      	lsls	r2, r3, #5
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	4413      	add	r3, r2
 8009d84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	68ba      	ldr	r2, [r7, #8]
 8009d8c:	0151      	lsls	r1, r2, #5
 8009d8e:	68fa      	ldr	r2, [r7, #12]
 8009d90:	440a      	add	r2, r1
 8009d92:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009d96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009d9a:	6013      	str	r3, [r2, #0]
 8009d9c:	e027      	b.n	8009dee <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009d9e:	68bb      	ldr	r3, [r7, #8]
 8009da0:	015a      	lsls	r2, r3, #5
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	4413      	add	r3, r2
 8009da6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	68ba      	ldr	r2, [r7, #8]
 8009dae:	0151      	lsls	r1, r2, #5
 8009db0:	68fa      	ldr	r2, [r7, #12]
 8009db2:	440a      	add	r2, r1
 8009db4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009db8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009dbc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009dbe:	683b      	ldr	r3, [r7, #0]
 8009dc0:	791b      	ldrb	r3, [r3, #4]
 8009dc2:	2b03      	cmp	r3, #3
 8009dc4:	d003      	beq.n	8009dce <USB_EPClearStall+0x9e>
 8009dc6:	683b      	ldr	r3, [r7, #0]
 8009dc8:	791b      	ldrb	r3, [r3, #4]
 8009dca:	2b02      	cmp	r3, #2
 8009dcc:	d10f      	bne.n	8009dee <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009dce:	68bb      	ldr	r3, [r7, #8]
 8009dd0:	015a      	lsls	r2, r3, #5
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	4413      	add	r3, r2
 8009dd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	68ba      	ldr	r2, [r7, #8]
 8009dde:	0151      	lsls	r1, r2, #5
 8009de0:	68fa      	ldr	r2, [r7, #12]
 8009de2:	440a      	add	r2, r1
 8009de4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009de8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009dec:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009dee:	2300      	movs	r3, #0
}
 8009df0:	4618      	mov	r0, r3
 8009df2:	3714      	adds	r7, #20
 8009df4:	46bd      	mov	sp, r7
 8009df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dfa:	4770      	bx	lr

08009dfc <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009dfc:	b480      	push	{r7}
 8009dfe:	b085      	sub	sp, #20
 8009e00:	af00      	add	r7, sp, #0
 8009e02:	6078      	str	r0, [r7, #4]
 8009e04:	460b      	mov	r3, r1
 8009e06:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	68fa      	ldr	r2, [r7, #12]
 8009e16:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009e1a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8009e1e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e26:	681a      	ldr	r2, [r3, #0]
 8009e28:	78fb      	ldrb	r3, [r7, #3]
 8009e2a:	011b      	lsls	r3, r3, #4
 8009e2c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8009e30:	68f9      	ldr	r1, [r7, #12]
 8009e32:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009e36:	4313      	orrs	r3, r2
 8009e38:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009e3a:	2300      	movs	r3, #0
}
 8009e3c:	4618      	mov	r0, r3
 8009e3e:	3714      	adds	r7, #20
 8009e40:	46bd      	mov	sp, r7
 8009e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e46:	4770      	bx	lr

08009e48 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009e48:	b480      	push	{r7}
 8009e4a:	b085      	sub	sp, #20
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	68fa      	ldr	r2, [r7, #12]
 8009e5e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009e62:	f023 0303 	bic.w	r3, r3, #3
 8009e66:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e6e:	685b      	ldr	r3, [r3, #4]
 8009e70:	68fa      	ldr	r2, [r7, #12]
 8009e72:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009e76:	f023 0302 	bic.w	r3, r3, #2
 8009e7a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009e7c:	2300      	movs	r3, #0
}
 8009e7e:	4618      	mov	r0, r3
 8009e80:	3714      	adds	r7, #20
 8009e82:	46bd      	mov	sp, r7
 8009e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e88:	4770      	bx	lr

08009e8a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009e8a:	b480      	push	{r7}
 8009e8c:	b085      	sub	sp, #20
 8009e8e:	af00      	add	r7, sp, #0
 8009e90:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	68fa      	ldr	r2, [r7, #12]
 8009ea0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009ea4:	f023 0303 	bic.w	r3, r3, #3
 8009ea8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009eb0:	685b      	ldr	r3, [r3, #4]
 8009eb2:	68fa      	ldr	r2, [r7, #12]
 8009eb4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009eb8:	f043 0302 	orr.w	r3, r3, #2
 8009ebc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009ebe:	2300      	movs	r3, #0
}
 8009ec0:	4618      	mov	r0, r3
 8009ec2:	3714      	adds	r7, #20
 8009ec4:	46bd      	mov	sp, r7
 8009ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eca:	4770      	bx	lr

08009ecc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8009ecc:	b480      	push	{r7}
 8009ece:	b085      	sub	sp, #20
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	695b      	ldr	r3, [r3, #20]
 8009ed8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	699b      	ldr	r3, [r3, #24]
 8009ede:	68fa      	ldr	r2, [r7, #12]
 8009ee0:	4013      	ands	r3, r2
 8009ee2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009ee4:	68fb      	ldr	r3, [r7, #12]
}
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	3714      	adds	r7, #20
 8009eea:	46bd      	mov	sp, r7
 8009eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef0:	4770      	bx	lr

08009ef2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009ef2:	b480      	push	{r7}
 8009ef4:	b085      	sub	sp, #20
 8009ef6:	af00      	add	r7, sp, #0
 8009ef8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f04:	699b      	ldr	r3, [r3, #24]
 8009f06:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f0e:	69db      	ldr	r3, [r3, #28]
 8009f10:	68ba      	ldr	r2, [r7, #8]
 8009f12:	4013      	ands	r3, r2
 8009f14:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8009f16:	68bb      	ldr	r3, [r7, #8]
 8009f18:	0c1b      	lsrs	r3, r3, #16
}
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	3714      	adds	r7, #20
 8009f1e:	46bd      	mov	sp, r7
 8009f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f24:	4770      	bx	lr

08009f26 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009f26:	b480      	push	{r7}
 8009f28:	b085      	sub	sp, #20
 8009f2a:	af00      	add	r7, sp, #0
 8009f2c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f38:	699b      	ldr	r3, [r3, #24]
 8009f3a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f42:	69db      	ldr	r3, [r3, #28]
 8009f44:	68ba      	ldr	r2, [r7, #8]
 8009f46:	4013      	ands	r3, r2
 8009f48:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009f4a:	68bb      	ldr	r3, [r7, #8]
 8009f4c:	b29b      	uxth	r3, r3
}
 8009f4e:	4618      	mov	r0, r3
 8009f50:	3714      	adds	r7, #20
 8009f52:	46bd      	mov	sp, r7
 8009f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f58:	4770      	bx	lr

08009f5a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009f5a:	b480      	push	{r7}
 8009f5c:	b085      	sub	sp, #20
 8009f5e:	af00      	add	r7, sp, #0
 8009f60:	6078      	str	r0, [r7, #4]
 8009f62:	460b      	mov	r3, r1
 8009f64:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009f6a:	78fb      	ldrb	r3, [r7, #3]
 8009f6c:	015a      	lsls	r2, r3, #5
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	4413      	add	r3, r2
 8009f72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f76:	689b      	ldr	r3, [r3, #8]
 8009f78:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f80:	695b      	ldr	r3, [r3, #20]
 8009f82:	68ba      	ldr	r2, [r7, #8]
 8009f84:	4013      	ands	r3, r2
 8009f86:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009f88:	68bb      	ldr	r3, [r7, #8]
}
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	3714      	adds	r7, #20
 8009f8e:	46bd      	mov	sp, r7
 8009f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f94:	4770      	bx	lr

08009f96 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009f96:	b480      	push	{r7}
 8009f98:	b087      	sub	sp, #28
 8009f9a:	af00      	add	r7, sp, #0
 8009f9c:	6078      	str	r0, [r7, #4]
 8009f9e:	460b      	mov	r3, r1
 8009fa0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8009fa6:	697b      	ldr	r3, [r7, #20]
 8009fa8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009fac:	691b      	ldr	r3, [r3, #16]
 8009fae:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009fb0:	697b      	ldr	r3, [r7, #20]
 8009fb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009fb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009fb8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009fba:	78fb      	ldrb	r3, [r7, #3]
 8009fbc:	f003 030f 	and.w	r3, r3, #15
 8009fc0:	68fa      	ldr	r2, [r7, #12]
 8009fc2:	fa22 f303 	lsr.w	r3, r2, r3
 8009fc6:	01db      	lsls	r3, r3, #7
 8009fc8:	b2db      	uxtb	r3, r3
 8009fca:	693a      	ldr	r2, [r7, #16]
 8009fcc:	4313      	orrs	r3, r2
 8009fce:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009fd0:	78fb      	ldrb	r3, [r7, #3]
 8009fd2:	015a      	lsls	r2, r3, #5
 8009fd4:	697b      	ldr	r3, [r7, #20]
 8009fd6:	4413      	add	r3, r2
 8009fd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009fdc:	689b      	ldr	r3, [r3, #8]
 8009fde:	693a      	ldr	r2, [r7, #16]
 8009fe0:	4013      	ands	r3, r2
 8009fe2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009fe4:	68bb      	ldr	r3, [r7, #8]
}
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	371c      	adds	r7, #28
 8009fea:	46bd      	mov	sp, r7
 8009fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff0:	4770      	bx	lr

08009ff2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8009ff2:	b480      	push	{r7}
 8009ff4:	b083      	sub	sp, #12
 8009ff6:	af00      	add	r7, sp, #0
 8009ff8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	695b      	ldr	r3, [r3, #20]
 8009ffe:	f003 0301 	and.w	r3, r3, #1
}
 800a002:	4618      	mov	r0, r3
 800a004:	370c      	adds	r7, #12
 800a006:	46bd      	mov	sp, r7
 800a008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00c:	4770      	bx	lr

0800a00e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800a00e:	b480      	push	{r7}
 800a010:	b085      	sub	sp, #20
 800a012:	af00      	add	r7, sp, #0
 800a014:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	68fa      	ldr	r2, [r7, #12]
 800a024:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a028:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800a02c:	f023 0307 	bic.w	r3, r3, #7
 800a030:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a038:	685b      	ldr	r3, [r3, #4]
 800a03a:	68fa      	ldr	r2, [r7, #12]
 800a03c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a040:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a044:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a046:	2300      	movs	r3, #0
}
 800a048:	4618      	mov	r0, r3
 800a04a:	3714      	adds	r7, #20
 800a04c:	46bd      	mov	sp, r7
 800a04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a052:	4770      	bx	lr

0800a054 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800a054:	b480      	push	{r7}
 800a056:	b087      	sub	sp, #28
 800a058:	af00      	add	r7, sp, #0
 800a05a:	60f8      	str	r0, [r7, #12]
 800a05c:	460b      	mov	r3, r1
 800a05e:	607a      	str	r2, [r7, #4]
 800a060:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	333c      	adds	r3, #60	@ 0x3c
 800a06a:	3304      	adds	r3, #4
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a070:	693b      	ldr	r3, [r7, #16]
 800a072:	4a26      	ldr	r2, [pc, #152]	@ (800a10c <USB_EP0_OutStart+0xb8>)
 800a074:	4293      	cmp	r3, r2
 800a076:	d90a      	bls.n	800a08e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a078:	697b      	ldr	r3, [r7, #20]
 800a07a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a084:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a088:	d101      	bne.n	800a08e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800a08a:	2300      	movs	r3, #0
 800a08c:	e037      	b.n	800a0fe <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a08e:	697b      	ldr	r3, [r7, #20]
 800a090:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a094:	461a      	mov	r2, r3
 800a096:	2300      	movs	r3, #0
 800a098:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a09a:	697b      	ldr	r3, [r7, #20]
 800a09c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a0a0:	691b      	ldr	r3, [r3, #16]
 800a0a2:	697a      	ldr	r2, [r7, #20]
 800a0a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a0a8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a0ac:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a0ae:	697b      	ldr	r3, [r7, #20]
 800a0b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a0b4:	691b      	ldr	r3, [r3, #16]
 800a0b6:	697a      	ldr	r2, [r7, #20]
 800a0b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a0bc:	f043 0318 	orr.w	r3, r3, #24
 800a0c0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800a0c2:	697b      	ldr	r3, [r7, #20]
 800a0c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a0c8:	691b      	ldr	r3, [r3, #16]
 800a0ca:	697a      	ldr	r2, [r7, #20]
 800a0cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a0d0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800a0d4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800a0d6:	7afb      	ldrb	r3, [r7, #11]
 800a0d8:	2b01      	cmp	r3, #1
 800a0da:	d10f      	bne.n	800a0fc <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800a0dc:	697b      	ldr	r3, [r7, #20]
 800a0de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a0e2:	461a      	mov	r2, r3
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800a0e8:	697b      	ldr	r3, [r7, #20]
 800a0ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	697a      	ldr	r2, [r7, #20]
 800a0f2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a0f6:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800a0fa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a0fc:	2300      	movs	r3, #0
}
 800a0fe:	4618      	mov	r0, r3
 800a100:	371c      	adds	r7, #28
 800a102:	46bd      	mov	sp, r7
 800a104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a108:	4770      	bx	lr
 800a10a:	bf00      	nop
 800a10c:	4f54300a 	.word	0x4f54300a

0800a110 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a110:	b480      	push	{r7}
 800a112:	b085      	sub	sp, #20
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a118:	2300      	movs	r3, #0
 800a11a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	3301      	adds	r3, #1
 800a120:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a128:	d901      	bls.n	800a12e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a12a:	2303      	movs	r3, #3
 800a12c:	e022      	b.n	800a174 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	691b      	ldr	r3, [r3, #16]
 800a132:	2b00      	cmp	r3, #0
 800a134:	daf2      	bge.n	800a11c <USB_CoreReset+0xc>

  count = 10U;
 800a136:	230a      	movs	r3, #10
 800a138:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800a13a:	e002      	b.n	800a142 <USB_CoreReset+0x32>
  {
    count--;
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	3b01      	subs	r3, #1
 800a140:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	2b00      	cmp	r3, #0
 800a146:	d1f9      	bne.n	800a13c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	691b      	ldr	r3, [r3, #16]
 800a14c:	f043 0201 	orr.w	r2, r3, #1
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	3301      	adds	r3, #1
 800a158:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a160:	d901      	bls.n	800a166 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800a162:	2303      	movs	r3, #3
 800a164:	e006      	b.n	800a174 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	691b      	ldr	r3, [r3, #16]
 800a16a:	f003 0301 	and.w	r3, r3, #1
 800a16e:	2b01      	cmp	r3, #1
 800a170:	d0f0      	beq.n	800a154 <USB_CoreReset+0x44>

  return HAL_OK;
 800a172:	2300      	movs	r3, #0
}
 800a174:	4618      	mov	r0, r3
 800a176:	3714      	adds	r7, #20
 800a178:	46bd      	mov	sp, r7
 800a17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a17e:	4770      	bx	lr

0800a180 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a180:	b580      	push	{r7, lr}
 800a182:	b084      	sub	sp, #16
 800a184:	af00      	add	r7, sp, #0
 800a186:	6078      	str	r0, [r7, #4]
 800a188:	460b      	mov	r3, r1
 800a18a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a18c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800a190:	f002 fc54 	bl	800ca3c <USBD_static_malloc>
 800a194:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d109      	bne.n	800a1b0 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	32b0      	adds	r2, #176	@ 0xb0
 800a1a6:	2100      	movs	r1, #0
 800a1a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800a1ac:	2302      	movs	r3, #2
 800a1ae:	e0d4      	b.n	800a35a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800a1b0:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800a1b4:	2100      	movs	r1, #0
 800a1b6:	68f8      	ldr	r0, [r7, #12]
 800a1b8:	f003 fa90 	bl	800d6dc <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	32b0      	adds	r2, #176	@ 0xb0
 800a1c6:	68f9      	ldr	r1, [r7, #12]
 800a1c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	32b0      	adds	r2, #176	@ 0xb0
 800a1d6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	7c1b      	ldrb	r3, [r3, #16]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d138      	bne.n	800a25a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a1e8:	4b5e      	ldr	r3, [pc, #376]	@ (800a364 <USBD_CDC_Init+0x1e4>)
 800a1ea:	7819      	ldrb	r1, [r3, #0]
 800a1ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a1f0:	2202      	movs	r2, #2
 800a1f2:	6878      	ldr	r0, [r7, #4]
 800a1f4:	f002 faff 	bl	800c7f6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a1f8:	4b5a      	ldr	r3, [pc, #360]	@ (800a364 <USBD_CDC_Init+0x1e4>)
 800a1fa:	781b      	ldrb	r3, [r3, #0]
 800a1fc:	f003 020f 	and.w	r2, r3, #15
 800a200:	6879      	ldr	r1, [r7, #4]
 800a202:	4613      	mov	r3, r2
 800a204:	009b      	lsls	r3, r3, #2
 800a206:	4413      	add	r3, r2
 800a208:	009b      	lsls	r3, r3, #2
 800a20a:	440b      	add	r3, r1
 800a20c:	3323      	adds	r3, #35	@ 0x23
 800a20e:	2201      	movs	r2, #1
 800a210:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a212:	4b55      	ldr	r3, [pc, #340]	@ (800a368 <USBD_CDC_Init+0x1e8>)
 800a214:	7819      	ldrb	r1, [r3, #0]
 800a216:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a21a:	2202      	movs	r2, #2
 800a21c:	6878      	ldr	r0, [r7, #4]
 800a21e:	f002 faea 	bl	800c7f6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a222:	4b51      	ldr	r3, [pc, #324]	@ (800a368 <USBD_CDC_Init+0x1e8>)
 800a224:	781b      	ldrb	r3, [r3, #0]
 800a226:	f003 020f 	and.w	r2, r3, #15
 800a22a:	6879      	ldr	r1, [r7, #4]
 800a22c:	4613      	mov	r3, r2
 800a22e:	009b      	lsls	r3, r3, #2
 800a230:	4413      	add	r3, r2
 800a232:	009b      	lsls	r3, r3, #2
 800a234:	440b      	add	r3, r1
 800a236:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800a23a:	2201      	movs	r2, #1
 800a23c:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800a23e:	4b4b      	ldr	r3, [pc, #300]	@ (800a36c <USBD_CDC_Init+0x1ec>)
 800a240:	781b      	ldrb	r3, [r3, #0]
 800a242:	f003 020f 	and.w	r2, r3, #15
 800a246:	6879      	ldr	r1, [r7, #4]
 800a248:	4613      	mov	r3, r2
 800a24a:	009b      	lsls	r3, r3, #2
 800a24c:	4413      	add	r3, r2
 800a24e:	009b      	lsls	r3, r3, #2
 800a250:	440b      	add	r3, r1
 800a252:	331c      	adds	r3, #28
 800a254:	2210      	movs	r2, #16
 800a256:	601a      	str	r2, [r3, #0]
 800a258:	e035      	b.n	800a2c6 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a25a:	4b42      	ldr	r3, [pc, #264]	@ (800a364 <USBD_CDC_Init+0x1e4>)
 800a25c:	7819      	ldrb	r1, [r3, #0]
 800a25e:	2340      	movs	r3, #64	@ 0x40
 800a260:	2202      	movs	r2, #2
 800a262:	6878      	ldr	r0, [r7, #4]
 800a264:	f002 fac7 	bl	800c7f6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a268:	4b3e      	ldr	r3, [pc, #248]	@ (800a364 <USBD_CDC_Init+0x1e4>)
 800a26a:	781b      	ldrb	r3, [r3, #0]
 800a26c:	f003 020f 	and.w	r2, r3, #15
 800a270:	6879      	ldr	r1, [r7, #4]
 800a272:	4613      	mov	r3, r2
 800a274:	009b      	lsls	r3, r3, #2
 800a276:	4413      	add	r3, r2
 800a278:	009b      	lsls	r3, r3, #2
 800a27a:	440b      	add	r3, r1
 800a27c:	3323      	adds	r3, #35	@ 0x23
 800a27e:	2201      	movs	r2, #1
 800a280:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a282:	4b39      	ldr	r3, [pc, #228]	@ (800a368 <USBD_CDC_Init+0x1e8>)
 800a284:	7819      	ldrb	r1, [r3, #0]
 800a286:	2340      	movs	r3, #64	@ 0x40
 800a288:	2202      	movs	r2, #2
 800a28a:	6878      	ldr	r0, [r7, #4]
 800a28c:	f002 fab3 	bl	800c7f6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a290:	4b35      	ldr	r3, [pc, #212]	@ (800a368 <USBD_CDC_Init+0x1e8>)
 800a292:	781b      	ldrb	r3, [r3, #0]
 800a294:	f003 020f 	and.w	r2, r3, #15
 800a298:	6879      	ldr	r1, [r7, #4]
 800a29a:	4613      	mov	r3, r2
 800a29c:	009b      	lsls	r3, r3, #2
 800a29e:	4413      	add	r3, r2
 800a2a0:	009b      	lsls	r3, r3, #2
 800a2a2:	440b      	add	r3, r1
 800a2a4:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800a2a8:	2201      	movs	r2, #1
 800a2aa:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800a2ac:	4b2f      	ldr	r3, [pc, #188]	@ (800a36c <USBD_CDC_Init+0x1ec>)
 800a2ae:	781b      	ldrb	r3, [r3, #0]
 800a2b0:	f003 020f 	and.w	r2, r3, #15
 800a2b4:	6879      	ldr	r1, [r7, #4]
 800a2b6:	4613      	mov	r3, r2
 800a2b8:	009b      	lsls	r3, r3, #2
 800a2ba:	4413      	add	r3, r2
 800a2bc:	009b      	lsls	r3, r3, #2
 800a2be:	440b      	add	r3, r1
 800a2c0:	331c      	adds	r3, #28
 800a2c2:	2210      	movs	r2, #16
 800a2c4:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a2c6:	4b29      	ldr	r3, [pc, #164]	@ (800a36c <USBD_CDC_Init+0x1ec>)
 800a2c8:	7819      	ldrb	r1, [r3, #0]
 800a2ca:	2308      	movs	r3, #8
 800a2cc:	2203      	movs	r2, #3
 800a2ce:	6878      	ldr	r0, [r7, #4]
 800a2d0:	f002 fa91 	bl	800c7f6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800a2d4:	4b25      	ldr	r3, [pc, #148]	@ (800a36c <USBD_CDC_Init+0x1ec>)
 800a2d6:	781b      	ldrb	r3, [r3, #0]
 800a2d8:	f003 020f 	and.w	r2, r3, #15
 800a2dc:	6879      	ldr	r1, [r7, #4]
 800a2de:	4613      	mov	r3, r2
 800a2e0:	009b      	lsls	r3, r3, #2
 800a2e2:	4413      	add	r3, r2
 800a2e4:	009b      	lsls	r3, r3, #2
 800a2e6:	440b      	add	r3, r1
 800a2e8:	3323      	adds	r3, #35	@ 0x23
 800a2ea:	2201      	movs	r2, #1
 800a2ec:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	2200      	movs	r2, #0
 800a2f2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a2fc:	687a      	ldr	r2, [r7, #4]
 800a2fe:	33b0      	adds	r3, #176	@ 0xb0
 800a300:	009b      	lsls	r3, r3, #2
 800a302:	4413      	add	r3, r2
 800a304:	685b      	ldr	r3, [r3, #4]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	2200      	movs	r2, #0
 800a30e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	2200      	movs	r2, #0
 800a316:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800a320:	2b00      	cmp	r3, #0
 800a322:	d101      	bne.n	800a328 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800a324:	2302      	movs	r3, #2
 800a326:	e018      	b.n	800a35a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	7c1b      	ldrb	r3, [r3, #16]
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d10a      	bne.n	800a346 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a330:	4b0d      	ldr	r3, [pc, #52]	@ (800a368 <USBD_CDC_Init+0x1e8>)
 800a332:	7819      	ldrb	r1, [r3, #0]
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a33a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a33e:	6878      	ldr	r0, [r7, #4]
 800a340:	f002 fb48 	bl	800c9d4 <USBD_LL_PrepareReceive>
 800a344:	e008      	b.n	800a358 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a346:	4b08      	ldr	r3, [pc, #32]	@ (800a368 <USBD_CDC_Init+0x1e8>)
 800a348:	7819      	ldrb	r1, [r3, #0]
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a350:	2340      	movs	r3, #64	@ 0x40
 800a352:	6878      	ldr	r0, [r7, #4]
 800a354:	f002 fb3e 	bl	800c9d4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a358:	2300      	movs	r3, #0
}
 800a35a:	4618      	mov	r0, r3
 800a35c:	3710      	adds	r7, #16
 800a35e:	46bd      	mov	sp, r7
 800a360:	bd80      	pop	{r7, pc}
 800a362:	bf00      	nop
 800a364:	20000107 	.word	0x20000107
 800a368:	20000108 	.word	0x20000108
 800a36c:	20000109 	.word	0x20000109

0800a370 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a370:	b580      	push	{r7, lr}
 800a372:	b082      	sub	sp, #8
 800a374:	af00      	add	r7, sp, #0
 800a376:	6078      	str	r0, [r7, #4]
 800a378:	460b      	mov	r3, r1
 800a37a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800a37c:	4b3a      	ldr	r3, [pc, #232]	@ (800a468 <USBD_CDC_DeInit+0xf8>)
 800a37e:	781b      	ldrb	r3, [r3, #0]
 800a380:	4619      	mov	r1, r3
 800a382:	6878      	ldr	r0, [r7, #4]
 800a384:	f002 fa5d 	bl	800c842 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800a388:	4b37      	ldr	r3, [pc, #220]	@ (800a468 <USBD_CDC_DeInit+0xf8>)
 800a38a:	781b      	ldrb	r3, [r3, #0]
 800a38c:	f003 020f 	and.w	r2, r3, #15
 800a390:	6879      	ldr	r1, [r7, #4]
 800a392:	4613      	mov	r3, r2
 800a394:	009b      	lsls	r3, r3, #2
 800a396:	4413      	add	r3, r2
 800a398:	009b      	lsls	r3, r3, #2
 800a39a:	440b      	add	r3, r1
 800a39c:	3323      	adds	r3, #35	@ 0x23
 800a39e:	2200      	movs	r2, #0
 800a3a0:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800a3a2:	4b32      	ldr	r3, [pc, #200]	@ (800a46c <USBD_CDC_DeInit+0xfc>)
 800a3a4:	781b      	ldrb	r3, [r3, #0]
 800a3a6:	4619      	mov	r1, r3
 800a3a8:	6878      	ldr	r0, [r7, #4]
 800a3aa:	f002 fa4a 	bl	800c842 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800a3ae:	4b2f      	ldr	r3, [pc, #188]	@ (800a46c <USBD_CDC_DeInit+0xfc>)
 800a3b0:	781b      	ldrb	r3, [r3, #0]
 800a3b2:	f003 020f 	and.w	r2, r3, #15
 800a3b6:	6879      	ldr	r1, [r7, #4]
 800a3b8:	4613      	mov	r3, r2
 800a3ba:	009b      	lsls	r3, r3, #2
 800a3bc:	4413      	add	r3, r2
 800a3be:	009b      	lsls	r3, r3, #2
 800a3c0:	440b      	add	r3, r1
 800a3c2:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800a3c6:	2200      	movs	r2, #0
 800a3c8:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800a3ca:	4b29      	ldr	r3, [pc, #164]	@ (800a470 <USBD_CDC_DeInit+0x100>)
 800a3cc:	781b      	ldrb	r3, [r3, #0]
 800a3ce:	4619      	mov	r1, r3
 800a3d0:	6878      	ldr	r0, [r7, #4]
 800a3d2:	f002 fa36 	bl	800c842 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800a3d6:	4b26      	ldr	r3, [pc, #152]	@ (800a470 <USBD_CDC_DeInit+0x100>)
 800a3d8:	781b      	ldrb	r3, [r3, #0]
 800a3da:	f003 020f 	and.w	r2, r3, #15
 800a3de:	6879      	ldr	r1, [r7, #4]
 800a3e0:	4613      	mov	r3, r2
 800a3e2:	009b      	lsls	r3, r3, #2
 800a3e4:	4413      	add	r3, r2
 800a3e6:	009b      	lsls	r3, r3, #2
 800a3e8:	440b      	add	r3, r1
 800a3ea:	3323      	adds	r3, #35	@ 0x23
 800a3ec:	2200      	movs	r2, #0
 800a3ee:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800a3f0:	4b1f      	ldr	r3, [pc, #124]	@ (800a470 <USBD_CDC_DeInit+0x100>)
 800a3f2:	781b      	ldrb	r3, [r3, #0]
 800a3f4:	f003 020f 	and.w	r2, r3, #15
 800a3f8:	6879      	ldr	r1, [r7, #4]
 800a3fa:	4613      	mov	r3, r2
 800a3fc:	009b      	lsls	r3, r3, #2
 800a3fe:	4413      	add	r3, r2
 800a400:	009b      	lsls	r3, r3, #2
 800a402:	440b      	add	r3, r1
 800a404:	331c      	adds	r3, #28
 800a406:	2200      	movs	r2, #0
 800a408:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	32b0      	adds	r2, #176	@ 0xb0
 800a414:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d01f      	beq.n	800a45c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a422:	687a      	ldr	r2, [r7, #4]
 800a424:	33b0      	adds	r3, #176	@ 0xb0
 800a426:	009b      	lsls	r3, r3, #2
 800a428:	4413      	add	r3, r2
 800a42a:	685b      	ldr	r3, [r3, #4]
 800a42c:	685b      	ldr	r3, [r3, #4]
 800a42e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	32b0      	adds	r2, #176	@ 0xb0
 800a43a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a43e:	4618      	mov	r0, r3
 800a440:	f002 fb0a 	bl	800ca58 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	32b0      	adds	r2, #176	@ 0xb0
 800a44e:	2100      	movs	r1, #0
 800a450:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	2200      	movs	r2, #0
 800a458:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800a45c:	2300      	movs	r3, #0
}
 800a45e:	4618      	mov	r0, r3
 800a460:	3708      	adds	r7, #8
 800a462:	46bd      	mov	sp, r7
 800a464:	bd80      	pop	{r7, pc}
 800a466:	bf00      	nop
 800a468:	20000107 	.word	0x20000107
 800a46c:	20000108 	.word	0x20000108
 800a470:	20000109 	.word	0x20000109

0800a474 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800a474:	b580      	push	{r7, lr}
 800a476:	b086      	sub	sp, #24
 800a478:	af00      	add	r7, sp, #0
 800a47a:	6078      	str	r0, [r7, #4]
 800a47c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	32b0      	adds	r2, #176	@ 0xb0
 800a488:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a48c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800a48e:	2300      	movs	r3, #0
 800a490:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800a492:	2300      	movs	r3, #0
 800a494:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800a496:	2300      	movs	r3, #0
 800a498:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800a49a:	693b      	ldr	r3, [r7, #16]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d101      	bne.n	800a4a4 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800a4a0:	2303      	movs	r3, #3
 800a4a2:	e0bf      	b.n	800a624 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a4a4:	683b      	ldr	r3, [r7, #0]
 800a4a6:	781b      	ldrb	r3, [r3, #0]
 800a4a8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d050      	beq.n	800a552 <USBD_CDC_Setup+0xde>
 800a4b0:	2b20      	cmp	r3, #32
 800a4b2:	f040 80af 	bne.w	800a614 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800a4b6:	683b      	ldr	r3, [r7, #0]
 800a4b8:	88db      	ldrh	r3, [r3, #6]
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d03a      	beq.n	800a534 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800a4be:	683b      	ldr	r3, [r7, #0]
 800a4c0:	781b      	ldrb	r3, [r3, #0]
 800a4c2:	b25b      	sxtb	r3, r3
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	da1b      	bge.n	800a500 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a4ce:	687a      	ldr	r2, [r7, #4]
 800a4d0:	33b0      	adds	r3, #176	@ 0xb0
 800a4d2:	009b      	lsls	r3, r3, #2
 800a4d4:	4413      	add	r3, r2
 800a4d6:	685b      	ldr	r3, [r3, #4]
 800a4d8:	689b      	ldr	r3, [r3, #8]
 800a4da:	683a      	ldr	r2, [r7, #0]
 800a4dc:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800a4de:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a4e0:	683a      	ldr	r2, [r7, #0]
 800a4e2:	88d2      	ldrh	r2, [r2, #6]
 800a4e4:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800a4e6:	683b      	ldr	r3, [r7, #0]
 800a4e8:	88db      	ldrh	r3, [r3, #6]
 800a4ea:	2b07      	cmp	r3, #7
 800a4ec:	bf28      	it	cs
 800a4ee:	2307      	movcs	r3, #7
 800a4f0:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800a4f2:	693b      	ldr	r3, [r7, #16]
 800a4f4:	89fa      	ldrh	r2, [r7, #14]
 800a4f6:	4619      	mov	r1, r3
 800a4f8:	6878      	ldr	r0, [r7, #4]
 800a4fa:	f001 fd67 	bl	800bfcc <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800a4fe:	e090      	b.n	800a622 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800a500:	683b      	ldr	r3, [r7, #0]
 800a502:	785a      	ldrb	r2, [r3, #1]
 800a504:	693b      	ldr	r3, [r7, #16]
 800a506:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800a50a:	683b      	ldr	r3, [r7, #0]
 800a50c:	88db      	ldrh	r3, [r3, #6]
 800a50e:	2b3f      	cmp	r3, #63	@ 0x3f
 800a510:	d803      	bhi.n	800a51a <USBD_CDC_Setup+0xa6>
 800a512:	683b      	ldr	r3, [r7, #0]
 800a514:	88db      	ldrh	r3, [r3, #6]
 800a516:	b2da      	uxtb	r2, r3
 800a518:	e000      	b.n	800a51c <USBD_CDC_Setup+0xa8>
 800a51a:	2240      	movs	r2, #64	@ 0x40
 800a51c:	693b      	ldr	r3, [r7, #16]
 800a51e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800a522:	6939      	ldr	r1, [r7, #16]
 800a524:	693b      	ldr	r3, [r7, #16]
 800a526:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800a52a:	461a      	mov	r2, r3
 800a52c:	6878      	ldr	r0, [r7, #4]
 800a52e:	f001 fd7c 	bl	800c02a <USBD_CtlPrepareRx>
      break;
 800a532:	e076      	b.n	800a622 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a53a:	687a      	ldr	r2, [r7, #4]
 800a53c:	33b0      	adds	r3, #176	@ 0xb0
 800a53e:	009b      	lsls	r3, r3, #2
 800a540:	4413      	add	r3, r2
 800a542:	685b      	ldr	r3, [r3, #4]
 800a544:	689b      	ldr	r3, [r3, #8]
 800a546:	683a      	ldr	r2, [r7, #0]
 800a548:	7850      	ldrb	r0, [r2, #1]
 800a54a:	2200      	movs	r2, #0
 800a54c:	6839      	ldr	r1, [r7, #0]
 800a54e:	4798      	blx	r3
      break;
 800a550:	e067      	b.n	800a622 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a552:	683b      	ldr	r3, [r7, #0]
 800a554:	785b      	ldrb	r3, [r3, #1]
 800a556:	2b0b      	cmp	r3, #11
 800a558:	d851      	bhi.n	800a5fe <USBD_CDC_Setup+0x18a>
 800a55a:	a201      	add	r2, pc, #4	@ (adr r2, 800a560 <USBD_CDC_Setup+0xec>)
 800a55c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a560:	0800a591 	.word	0x0800a591
 800a564:	0800a60d 	.word	0x0800a60d
 800a568:	0800a5ff 	.word	0x0800a5ff
 800a56c:	0800a5ff 	.word	0x0800a5ff
 800a570:	0800a5ff 	.word	0x0800a5ff
 800a574:	0800a5ff 	.word	0x0800a5ff
 800a578:	0800a5ff 	.word	0x0800a5ff
 800a57c:	0800a5ff 	.word	0x0800a5ff
 800a580:	0800a5ff 	.word	0x0800a5ff
 800a584:	0800a5ff 	.word	0x0800a5ff
 800a588:	0800a5bb 	.word	0x0800a5bb
 800a58c:	0800a5e5 	.word	0x0800a5e5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a596:	b2db      	uxtb	r3, r3
 800a598:	2b03      	cmp	r3, #3
 800a59a:	d107      	bne.n	800a5ac <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a59c:	f107 030a 	add.w	r3, r7, #10
 800a5a0:	2202      	movs	r2, #2
 800a5a2:	4619      	mov	r1, r3
 800a5a4:	6878      	ldr	r0, [r7, #4]
 800a5a6:	f001 fd11 	bl	800bfcc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a5aa:	e032      	b.n	800a612 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a5ac:	6839      	ldr	r1, [r7, #0]
 800a5ae:	6878      	ldr	r0, [r7, #4]
 800a5b0:	f001 fc8f 	bl	800bed2 <USBD_CtlError>
            ret = USBD_FAIL;
 800a5b4:	2303      	movs	r3, #3
 800a5b6:	75fb      	strb	r3, [r7, #23]
          break;
 800a5b8:	e02b      	b.n	800a612 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a5c0:	b2db      	uxtb	r3, r3
 800a5c2:	2b03      	cmp	r3, #3
 800a5c4:	d107      	bne.n	800a5d6 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a5c6:	f107 030d 	add.w	r3, r7, #13
 800a5ca:	2201      	movs	r2, #1
 800a5cc:	4619      	mov	r1, r3
 800a5ce:	6878      	ldr	r0, [r7, #4]
 800a5d0:	f001 fcfc 	bl	800bfcc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a5d4:	e01d      	b.n	800a612 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a5d6:	6839      	ldr	r1, [r7, #0]
 800a5d8:	6878      	ldr	r0, [r7, #4]
 800a5da:	f001 fc7a 	bl	800bed2 <USBD_CtlError>
            ret = USBD_FAIL;
 800a5de:	2303      	movs	r3, #3
 800a5e0:	75fb      	strb	r3, [r7, #23]
          break;
 800a5e2:	e016      	b.n	800a612 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a5ea:	b2db      	uxtb	r3, r3
 800a5ec:	2b03      	cmp	r3, #3
 800a5ee:	d00f      	beq.n	800a610 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800a5f0:	6839      	ldr	r1, [r7, #0]
 800a5f2:	6878      	ldr	r0, [r7, #4]
 800a5f4:	f001 fc6d 	bl	800bed2 <USBD_CtlError>
            ret = USBD_FAIL;
 800a5f8:	2303      	movs	r3, #3
 800a5fa:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a5fc:	e008      	b.n	800a610 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800a5fe:	6839      	ldr	r1, [r7, #0]
 800a600:	6878      	ldr	r0, [r7, #4]
 800a602:	f001 fc66 	bl	800bed2 <USBD_CtlError>
          ret = USBD_FAIL;
 800a606:	2303      	movs	r3, #3
 800a608:	75fb      	strb	r3, [r7, #23]
          break;
 800a60a:	e002      	b.n	800a612 <USBD_CDC_Setup+0x19e>
          break;
 800a60c:	bf00      	nop
 800a60e:	e008      	b.n	800a622 <USBD_CDC_Setup+0x1ae>
          break;
 800a610:	bf00      	nop
      }
      break;
 800a612:	e006      	b.n	800a622 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800a614:	6839      	ldr	r1, [r7, #0]
 800a616:	6878      	ldr	r0, [r7, #4]
 800a618:	f001 fc5b 	bl	800bed2 <USBD_CtlError>
      ret = USBD_FAIL;
 800a61c:	2303      	movs	r3, #3
 800a61e:	75fb      	strb	r3, [r7, #23]
      break;
 800a620:	bf00      	nop
  }

  return (uint8_t)ret;
 800a622:	7dfb      	ldrb	r3, [r7, #23]
}
 800a624:	4618      	mov	r0, r3
 800a626:	3718      	adds	r7, #24
 800a628:	46bd      	mov	sp, r7
 800a62a:	bd80      	pop	{r7, pc}

0800a62c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a62c:	b580      	push	{r7, lr}
 800a62e:	b084      	sub	sp, #16
 800a630:	af00      	add	r7, sp, #0
 800a632:	6078      	str	r0, [r7, #4]
 800a634:	460b      	mov	r3, r1
 800a636:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a63e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	32b0      	adds	r2, #176	@ 0xb0
 800a64a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d101      	bne.n	800a656 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800a652:	2303      	movs	r3, #3
 800a654:	e065      	b.n	800a722 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	32b0      	adds	r2, #176	@ 0xb0
 800a660:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a664:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a666:	78fb      	ldrb	r3, [r7, #3]
 800a668:	f003 020f 	and.w	r2, r3, #15
 800a66c:	6879      	ldr	r1, [r7, #4]
 800a66e:	4613      	mov	r3, r2
 800a670:	009b      	lsls	r3, r3, #2
 800a672:	4413      	add	r3, r2
 800a674:	009b      	lsls	r3, r3, #2
 800a676:	440b      	add	r3, r1
 800a678:	3314      	adds	r3, #20
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d02f      	beq.n	800a6e0 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800a680:	78fb      	ldrb	r3, [r7, #3]
 800a682:	f003 020f 	and.w	r2, r3, #15
 800a686:	6879      	ldr	r1, [r7, #4]
 800a688:	4613      	mov	r3, r2
 800a68a:	009b      	lsls	r3, r3, #2
 800a68c:	4413      	add	r3, r2
 800a68e:	009b      	lsls	r3, r3, #2
 800a690:	440b      	add	r3, r1
 800a692:	3314      	adds	r3, #20
 800a694:	681a      	ldr	r2, [r3, #0]
 800a696:	78fb      	ldrb	r3, [r7, #3]
 800a698:	f003 010f 	and.w	r1, r3, #15
 800a69c:	68f8      	ldr	r0, [r7, #12]
 800a69e:	460b      	mov	r3, r1
 800a6a0:	00db      	lsls	r3, r3, #3
 800a6a2:	440b      	add	r3, r1
 800a6a4:	009b      	lsls	r3, r3, #2
 800a6a6:	4403      	add	r3, r0
 800a6a8:	331c      	adds	r3, #28
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	fbb2 f1f3 	udiv	r1, r2, r3
 800a6b0:	fb01 f303 	mul.w	r3, r1, r3
 800a6b4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d112      	bne.n	800a6e0 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800a6ba:	78fb      	ldrb	r3, [r7, #3]
 800a6bc:	f003 020f 	and.w	r2, r3, #15
 800a6c0:	6879      	ldr	r1, [r7, #4]
 800a6c2:	4613      	mov	r3, r2
 800a6c4:	009b      	lsls	r3, r3, #2
 800a6c6:	4413      	add	r3, r2
 800a6c8:	009b      	lsls	r3, r3, #2
 800a6ca:	440b      	add	r3, r1
 800a6cc:	3314      	adds	r3, #20
 800a6ce:	2200      	movs	r2, #0
 800a6d0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a6d2:	78f9      	ldrb	r1, [r7, #3]
 800a6d4:	2300      	movs	r3, #0
 800a6d6:	2200      	movs	r2, #0
 800a6d8:	6878      	ldr	r0, [r7, #4]
 800a6da:	f002 f95a 	bl	800c992 <USBD_LL_Transmit>
 800a6de:	e01f      	b.n	800a720 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800a6e0:	68bb      	ldr	r3, [r7, #8]
 800a6e2:	2200      	movs	r2, #0
 800a6e4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a6ee:	687a      	ldr	r2, [r7, #4]
 800a6f0:	33b0      	adds	r3, #176	@ 0xb0
 800a6f2:	009b      	lsls	r3, r3, #2
 800a6f4:	4413      	add	r3, r2
 800a6f6:	685b      	ldr	r3, [r3, #4]
 800a6f8:	691b      	ldr	r3, [r3, #16]
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d010      	beq.n	800a720 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a704:	687a      	ldr	r2, [r7, #4]
 800a706:	33b0      	adds	r3, #176	@ 0xb0
 800a708:	009b      	lsls	r3, r3, #2
 800a70a:	4413      	add	r3, r2
 800a70c:	685b      	ldr	r3, [r3, #4]
 800a70e:	691b      	ldr	r3, [r3, #16]
 800a710:	68ba      	ldr	r2, [r7, #8]
 800a712:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800a716:	68ba      	ldr	r2, [r7, #8]
 800a718:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800a71c:	78fa      	ldrb	r2, [r7, #3]
 800a71e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800a720:	2300      	movs	r3, #0
}
 800a722:	4618      	mov	r0, r3
 800a724:	3710      	adds	r7, #16
 800a726:	46bd      	mov	sp, r7
 800a728:	bd80      	pop	{r7, pc}

0800a72a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a72a:	b580      	push	{r7, lr}
 800a72c:	b084      	sub	sp, #16
 800a72e:	af00      	add	r7, sp, #0
 800a730:	6078      	str	r0, [r7, #4]
 800a732:	460b      	mov	r3, r1
 800a734:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	32b0      	adds	r2, #176	@ 0xb0
 800a740:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a744:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	32b0      	adds	r2, #176	@ 0xb0
 800a750:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a754:	2b00      	cmp	r3, #0
 800a756:	d101      	bne.n	800a75c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800a758:	2303      	movs	r3, #3
 800a75a:	e01a      	b.n	800a792 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a75c:	78fb      	ldrb	r3, [r7, #3]
 800a75e:	4619      	mov	r1, r3
 800a760:	6878      	ldr	r0, [r7, #4]
 800a762:	f002 f958 	bl	800ca16 <USBD_LL_GetRxDataSize>
 800a766:	4602      	mov	r2, r0
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a774:	687a      	ldr	r2, [r7, #4]
 800a776:	33b0      	adds	r3, #176	@ 0xb0
 800a778:	009b      	lsls	r3, r3, #2
 800a77a:	4413      	add	r3, r2
 800a77c:	685b      	ldr	r3, [r3, #4]
 800a77e:	68db      	ldr	r3, [r3, #12]
 800a780:	68fa      	ldr	r2, [r7, #12]
 800a782:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800a786:	68fa      	ldr	r2, [r7, #12]
 800a788:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800a78c:	4611      	mov	r1, r2
 800a78e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800a790:	2300      	movs	r3, #0
}
 800a792:	4618      	mov	r0, r3
 800a794:	3710      	adds	r7, #16
 800a796:	46bd      	mov	sp, r7
 800a798:	bd80      	pop	{r7, pc}

0800a79a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a79a:	b580      	push	{r7, lr}
 800a79c:	b084      	sub	sp, #16
 800a79e:	af00      	add	r7, sp, #0
 800a7a0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	32b0      	adds	r2, #176	@ 0xb0
 800a7ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7b0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d101      	bne.n	800a7bc <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a7b8:	2303      	movs	r3, #3
 800a7ba:	e024      	b.n	800a806 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a7c2:	687a      	ldr	r2, [r7, #4]
 800a7c4:	33b0      	adds	r3, #176	@ 0xb0
 800a7c6:	009b      	lsls	r3, r3, #2
 800a7c8:	4413      	add	r3, r2
 800a7ca:	685b      	ldr	r3, [r3, #4]
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d019      	beq.n	800a804 <USBD_CDC_EP0_RxReady+0x6a>
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800a7d6:	2bff      	cmp	r3, #255	@ 0xff
 800a7d8:	d014      	beq.n	800a804 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a7e0:	687a      	ldr	r2, [r7, #4]
 800a7e2:	33b0      	adds	r3, #176	@ 0xb0
 800a7e4:	009b      	lsls	r3, r3, #2
 800a7e6:	4413      	add	r3, r2
 800a7e8:	685b      	ldr	r3, [r3, #4]
 800a7ea:	689b      	ldr	r3, [r3, #8]
 800a7ec:	68fa      	ldr	r2, [r7, #12]
 800a7ee:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800a7f2:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800a7f4:	68fa      	ldr	r2, [r7, #12]
 800a7f6:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a7fa:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	22ff      	movs	r2, #255	@ 0xff
 800a800:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800a804:	2300      	movs	r3, #0
}
 800a806:	4618      	mov	r0, r3
 800a808:	3710      	adds	r7, #16
 800a80a:	46bd      	mov	sp, r7
 800a80c:	bd80      	pop	{r7, pc}
	...

0800a810 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a810:	b580      	push	{r7, lr}
 800a812:	b086      	sub	sp, #24
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a818:	2182      	movs	r1, #130	@ 0x82
 800a81a:	4818      	ldr	r0, [pc, #96]	@ (800a87c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a81c:	f000 fd22 	bl	800b264 <USBD_GetEpDesc>
 800a820:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a822:	2101      	movs	r1, #1
 800a824:	4815      	ldr	r0, [pc, #84]	@ (800a87c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a826:	f000 fd1d 	bl	800b264 <USBD_GetEpDesc>
 800a82a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a82c:	2181      	movs	r1, #129	@ 0x81
 800a82e:	4813      	ldr	r0, [pc, #76]	@ (800a87c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a830:	f000 fd18 	bl	800b264 <USBD_GetEpDesc>
 800a834:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a836:	697b      	ldr	r3, [r7, #20]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d002      	beq.n	800a842 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a83c:	697b      	ldr	r3, [r7, #20]
 800a83e:	2210      	movs	r2, #16
 800a840:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a842:	693b      	ldr	r3, [r7, #16]
 800a844:	2b00      	cmp	r3, #0
 800a846:	d006      	beq.n	800a856 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a848:	693b      	ldr	r3, [r7, #16]
 800a84a:	2200      	movs	r2, #0
 800a84c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a850:	711a      	strb	r2, [r3, #4]
 800a852:	2200      	movs	r2, #0
 800a854:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d006      	beq.n	800a86a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	2200      	movs	r2, #0
 800a860:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a864:	711a      	strb	r2, [r3, #4]
 800a866:	2200      	movs	r2, #0
 800a868:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	2243      	movs	r2, #67	@ 0x43
 800a86e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a870:	4b02      	ldr	r3, [pc, #8]	@ (800a87c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800a872:	4618      	mov	r0, r3
 800a874:	3718      	adds	r7, #24
 800a876:	46bd      	mov	sp, r7
 800a878:	bd80      	pop	{r7, pc}
 800a87a:	bf00      	nop
 800a87c:	200000c4 	.word	0x200000c4

0800a880 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a880:	b580      	push	{r7, lr}
 800a882:	b086      	sub	sp, #24
 800a884:	af00      	add	r7, sp, #0
 800a886:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a888:	2182      	movs	r1, #130	@ 0x82
 800a88a:	4818      	ldr	r0, [pc, #96]	@ (800a8ec <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a88c:	f000 fcea 	bl	800b264 <USBD_GetEpDesc>
 800a890:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a892:	2101      	movs	r1, #1
 800a894:	4815      	ldr	r0, [pc, #84]	@ (800a8ec <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a896:	f000 fce5 	bl	800b264 <USBD_GetEpDesc>
 800a89a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a89c:	2181      	movs	r1, #129	@ 0x81
 800a89e:	4813      	ldr	r0, [pc, #76]	@ (800a8ec <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a8a0:	f000 fce0 	bl	800b264 <USBD_GetEpDesc>
 800a8a4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a8a6:	697b      	ldr	r3, [r7, #20]
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d002      	beq.n	800a8b2 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800a8ac:	697b      	ldr	r3, [r7, #20]
 800a8ae:	2210      	movs	r2, #16
 800a8b0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a8b2:	693b      	ldr	r3, [r7, #16]
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d006      	beq.n	800a8c6 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a8b8:	693b      	ldr	r3, [r7, #16]
 800a8ba:	2200      	movs	r2, #0
 800a8bc:	711a      	strb	r2, [r3, #4]
 800a8be:	2200      	movs	r2, #0
 800a8c0:	f042 0202 	orr.w	r2, r2, #2
 800a8c4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d006      	beq.n	800a8da <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	2200      	movs	r2, #0
 800a8d0:	711a      	strb	r2, [r3, #4]
 800a8d2:	2200      	movs	r2, #0
 800a8d4:	f042 0202 	orr.w	r2, r2, #2
 800a8d8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	2243      	movs	r2, #67	@ 0x43
 800a8de:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a8e0:	4b02      	ldr	r3, [pc, #8]	@ (800a8ec <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800a8e2:	4618      	mov	r0, r3
 800a8e4:	3718      	adds	r7, #24
 800a8e6:	46bd      	mov	sp, r7
 800a8e8:	bd80      	pop	{r7, pc}
 800a8ea:	bf00      	nop
 800a8ec:	200000c4 	.word	0x200000c4

0800a8f0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a8f0:	b580      	push	{r7, lr}
 800a8f2:	b086      	sub	sp, #24
 800a8f4:	af00      	add	r7, sp, #0
 800a8f6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a8f8:	2182      	movs	r1, #130	@ 0x82
 800a8fa:	4818      	ldr	r0, [pc, #96]	@ (800a95c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a8fc:	f000 fcb2 	bl	800b264 <USBD_GetEpDesc>
 800a900:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a902:	2101      	movs	r1, #1
 800a904:	4815      	ldr	r0, [pc, #84]	@ (800a95c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a906:	f000 fcad 	bl	800b264 <USBD_GetEpDesc>
 800a90a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a90c:	2181      	movs	r1, #129	@ 0x81
 800a90e:	4813      	ldr	r0, [pc, #76]	@ (800a95c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a910:	f000 fca8 	bl	800b264 <USBD_GetEpDesc>
 800a914:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a916:	697b      	ldr	r3, [r7, #20]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d002      	beq.n	800a922 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a91c:	697b      	ldr	r3, [r7, #20]
 800a91e:	2210      	movs	r2, #16
 800a920:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a922:	693b      	ldr	r3, [r7, #16]
 800a924:	2b00      	cmp	r3, #0
 800a926:	d006      	beq.n	800a936 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a928:	693b      	ldr	r3, [r7, #16]
 800a92a:	2200      	movs	r2, #0
 800a92c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a930:	711a      	strb	r2, [r3, #4]
 800a932:	2200      	movs	r2, #0
 800a934:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d006      	beq.n	800a94a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	2200      	movs	r2, #0
 800a940:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a944:	711a      	strb	r2, [r3, #4]
 800a946:	2200      	movs	r2, #0
 800a948:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	2243      	movs	r2, #67	@ 0x43
 800a94e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a950:	4b02      	ldr	r3, [pc, #8]	@ (800a95c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800a952:	4618      	mov	r0, r3
 800a954:	3718      	adds	r7, #24
 800a956:	46bd      	mov	sp, r7
 800a958:	bd80      	pop	{r7, pc}
 800a95a:	bf00      	nop
 800a95c:	200000c4 	.word	0x200000c4

0800a960 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a960:	b480      	push	{r7}
 800a962:	b083      	sub	sp, #12
 800a964:	af00      	add	r7, sp, #0
 800a966:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	220a      	movs	r2, #10
 800a96c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a96e:	4b03      	ldr	r3, [pc, #12]	@ (800a97c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a970:	4618      	mov	r0, r3
 800a972:	370c      	adds	r7, #12
 800a974:	46bd      	mov	sp, r7
 800a976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a97a:	4770      	bx	lr
 800a97c:	20000080 	.word	0x20000080

0800a980 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800a980:	b480      	push	{r7}
 800a982:	b083      	sub	sp, #12
 800a984:	af00      	add	r7, sp, #0
 800a986:	6078      	str	r0, [r7, #4]
 800a988:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a98a:	683b      	ldr	r3, [r7, #0]
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d101      	bne.n	800a994 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a990:	2303      	movs	r3, #3
 800a992:	e009      	b.n	800a9a8 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a99a:	687a      	ldr	r2, [r7, #4]
 800a99c:	33b0      	adds	r3, #176	@ 0xb0
 800a99e:	009b      	lsls	r3, r3, #2
 800a9a0:	4413      	add	r3, r2
 800a9a2:	683a      	ldr	r2, [r7, #0]
 800a9a4:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800a9a6:	2300      	movs	r3, #0
}
 800a9a8:	4618      	mov	r0, r3
 800a9aa:	370c      	adds	r7, #12
 800a9ac:	46bd      	mov	sp, r7
 800a9ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9b2:	4770      	bx	lr

0800a9b4 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a9b4:	b480      	push	{r7}
 800a9b6:	b087      	sub	sp, #28
 800a9b8:	af00      	add	r7, sp, #0
 800a9ba:	60f8      	str	r0, [r7, #12]
 800a9bc:	60b9      	str	r1, [r7, #8]
 800a9be:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	32b0      	adds	r2, #176	@ 0xb0
 800a9ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9ce:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a9d0:	697b      	ldr	r3, [r7, #20]
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d101      	bne.n	800a9da <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a9d6:	2303      	movs	r3, #3
 800a9d8:	e008      	b.n	800a9ec <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800a9da:	697b      	ldr	r3, [r7, #20]
 800a9dc:	68ba      	ldr	r2, [r7, #8]
 800a9de:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800a9e2:	697b      	ldr	r3, [r7, #20]
 800a9e4:	687a      	ldr	r2, [r7, #4]
 800a9e6:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800a9ea:	2300      	movs	r3, #0
}
 800a9ec:	4618      	mov	r0, r3
 800a9ee:	371c      	adds	r7, #28
 800a9f0:	46bd      	mov	sp, r7
 800a9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9f6:	4770      	bx	lr

0800a9f8 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800a9f8:	b480      	push	{r7}
 800a9fa:	b085      	sub	sp, #20
 800a9fc:	af00      	add	r7, sp, #0
 800a9fe:	6078      	str	r0, [r7, #4]
 800aa00:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	32b0      	adds	r2, #176	@ 0xb0
 800aa0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa10:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d101      	bne.n	800aa1c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800aa18:	2303      	movs	r3, #3
 800aa1a:	e004      	b.n	800aa26 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	683a      	ldr	r2, [r7, #0]
 800aa20:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800aa24:	2300      	movs	r3, #0
}
 800aa26:	4618      	mov	r0, r3
 800aa28:	3714      	adds	r7, #20
 800aa2a:	46bd      	mov	sp, r7
 800aa2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa30:	4770      	bx	lr
	...

0800aa34 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800aa34:	b580      	push	{r7, lr}
 800aa36:	b084      	sub	sp, #16
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	32b0      	adds	r2, #176	@ 0xb0
 800aa46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa4a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	32b0      	adds	r2, #176	@ 0xb0
 800aa56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d101      	bne.n	800aa62 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800aa5e:	2303      	movs	r3, #3
 800aa60:	e018      	b.n	800aa94 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	7c1b      	ldrb	r3, [r3, #16]
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d10a      	bne.n	800aa80 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800aa6a:	4b0c      	ldr	r3, [pc, #48]	@ (800aa9c <USBD_CDC_ReceivePacket+0x68>)
 800aa6c:	7819      	ldrb	r1, [r3, #0]
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800aa74:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800aa78:	6878      	ldr	r0, [r7, #4]
 800aa7a:	f001 ffab 	bl	800c9d4 <USBD_LL_PrepareReceive>
 800aa7e:	e008      	b.n	800aa92 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800aa80:	4b06      	ldr	r3, [pc, #24]	@ (800aa9c <USBD_CDC_ReceivePacket+0x68>)
 800aa82:	7819      	ldrb	r1, [r3, #0]
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800aa8a:	2340      	movs	r3, #64	@ 0x40
 800aa8c:	6878      	ldr	r0, [r7, #4]
 800aa8e:	f001 ffa1 	bl	800c9d4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800aa92:	2300      	movs	r3, #0
}
 800aa94:	4618      	mov	r0, r3
 800aa96:	3710      	adds	r7, #16
 800aa98:	46bd      	mov	sp, r7
 800aa9a:	bd80      	pop	{r7, pc}
 800aa9c:	20000108 	.word	0x20000108

0800aaa0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800aaa0:	b580      	push	{r7, lr}
 800aaa2:	b086      	sub	sp, #24
 800aaa4:	af00      	add	r7, sp, #0
 800aaa6:	60f8      	str	r0, [r7, #12]
 800aaa8:	60b9      	str	r1, [r7, #8]
 800aaaa:	4613      	mov	r3, r2
 800aaac:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d101      	bne.n	800aab8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800aab4:	2303      	movs	r3, #3
 800aab6:	e01f      	b.n	800aaf8 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	2200      	movs	r2, #0
 800aabc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	2200      	movs	r2, #0
 800aac4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	2200      	movs	r2, #0
 800aacc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800aad0:	68bb      	ldr	r3, [r7, #8]
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d003      	beq.n	800aade <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	68ba      	ldr	r2, [r7, #8]
 800aada:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	2201      	movs	r2, #1
 800aae2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	79fa      	ldrb	r2, [r7, #7]
 800aaea:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800aaec:	68f8      	ldr	r0, [r7, #12]
 800aaee:	f001 fe1b 	bl	800c728 <USBD_LL_Init>
 800aaf2:	4603      	mov	r3, r0
 800aaf4:	75fb      	strb	r3, [r7, #23]

  return ret;
 800aaf6:	7dfb      	ldrb	r3, [r7, #23]
}
 800aaf8:	4618      	mov	r0, r3
 800aafa:	3718      	adds	r7, #24
 800aafc:	46bd      	mov	sp, r7
 800aafe:	bd80      	pop	{r7, pc}

0800ab00 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800ab00:	b580      	push	{r7, lr}
 800ab02:	b084      	sub	sp, #16
 800ab04:	af00      	add	r7, sp, #0
 800ab06:	6078      	str	r0, [r7, #4]
 800ab08:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800ab0e:	683b      	ldr	r3, [r7, #0]
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d101      	bne.n	800ab18 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ab14:	2303      	movs	r3, #3
 800ab16:	e025      	b.n	800ab64 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	683a      	ldr	r2, [r7, #0]
 800ab1c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	32ae      	adds	r2, #174	@ 0xae
 800ab2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d00f      	beq.n	800ab54 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	32ae      	adds	r2, #174	@ 0xae
 800ab3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab44:	f107 020e 	add.w	r2, r7, #14
 800ab48:	4610      	mov	r0, r2
 800ab4a:	4798      	blx	r3
 800ab4c:	4602      	mov	r2, r0
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ab5a:	1c5a      	adds	r2, r3, #1
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800ab62:	2300      	movs	r3, #0
}
 800ab64:	4618      	mov	r0, r3
 800ab66:	3710      	adds	r7, #16
 800ab68:	46bd      	mov	sp, r7
 800ab6a:	bd80      	pop	{r7, pc}

0800ab6c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800ab6c:	b580      	push	{r7, lr}
 800ab6e:	b082      	sub	sp, #8
 800ab70:	af00      	add	r7, sp, #0
 800ab72:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800ab74:	6878      	ldr	r0, [r7, #4]
 800ab76:	f001 fe23 	bl	800c7c0 <USBD_LL_Start>
 800ab7a:	4603      	mov	r3, r0
}
 800ab7c:	4618      	mov	r0, r3
 800ab7e:	3708      	adds	r7, #8
 800ab80:	46bd      	mov	sp, r7
 800ab82:	bd80      	pop	{r7, pc}

0800ab84 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800ab84:	b480      	push	{r7}
 800ab86:	b083      	sub	sp, #12
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ab8c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800ab8e:	4618      	mov	r0, r3
 800ab90:	370c      	adds	r7, #12
 800ab92:	46bd      	mov	sp, r7
 800ab94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab98:	4770      	bx	lr

0800ab9a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ab9a:	b580      	push	{r7, lr}
 800ab9c:	b084      	sub	sp, #16
 800ab9e:	af00      	add	r7, sp, #0
 800aba0:	6078      	str	r0, [r7, #4]
 800aba2:	460b      	mov	r3, r1
 800aba4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800aba6:	2300      	movs	r3, #0
 800aba8:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d009      	beq.n	800abc8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	78fa      	ldrb	r2, [r7, #3]
 800abbe:	4611      	mov	r1, r2
 800abc0:	6878      	ldr	r0, [r7, #4]
 800abc2:	4798      	blx	r3
 800abc4:	4603      	mov	r3, r0
 800abc6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800abc8:	7bfb      	ldrb	r3, [r7, #15]
}
 800abca:	4618      	mov	r0, r3
 800abcc:	3710      	adds	r7, #16
 800abce:	46bd      	mov	sp, r7
 800abd0:	bd80      	pop	{r7, pc}

0800abd2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800abd2:	b580      	push	{r7, lr}
 800abd4:	b084      	sub	sp, #16
 800abd6:	af00      	add	r7, sp, #0
 800abd8:	6078      	str	r0, [r7, #4]
 800abda:	460b      	mov	r3, r1
 800abdc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800abde:	2300      	movs	r3, #0
 800abe0:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800abe8:	685b      	ldr	r3, [r3, #4]
 800abea:	78fa      	ldrb	r2, [r7, #3]
 800abec:	4611      	mov	r1, r2
 800abee:	6878      	ldr	r0, [r7, #4]
 800abf0:	4798      	blx	r3
 800abf2:	4603      	mov	r3, r0
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d001      	beq.n	800abfc <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800abf8:	2303      	movs	r3, #3
 800abfa:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800abfc:	7bfb      	ldrb	r3, [r7, #15]
}
 800abfe:	4618      	mov	r0, r3
 800ac00:	3710      	adds	r7, #16
 800ac02:	46bd      	mov	sp, r7
 800ac04:	bd80      	pop	{r7, pc}

0800ac06 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ac06:	b580      	push	{r7, lr}
 800ac08:	b084      	sub	sp, #16
 800ac0a:	af00      	add	r7, sp, #0
 800ac0c:	6078      	str	r0, [r7, #4]
 800ac0e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ac16:	6839      	ldr	r1, [r7, #0]
 800ac18:	4618      	mov	r0, r3
 800ac1a:	f001 f920 	bl	800be5e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	2201      	movs	r2, #1
 800ac22:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800ac2c:	461a      	mov	r2, r3
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ac3a:	f003 031f 	and.w	r3, r3, #31
 800ac3e:	2b02      	cmp	r3, #2
 800ac40:	d01a      	beq.n	800ac78 <USBD_LL_SetupStage+0x72>
 800ac42:	2b02      	cmp	r3, #2
 800ac44:	d822      	bhi.n	800ac8c <USBD_LL_SetupStage+0x86>
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d002      	beq.n	800ac50 <USBD_LL_SetupStage+0x4a>
 800ac4a:	2b01      	cmp	r3, #1
 800ac4c:	d00a      	beq.n	800ac64 <USBD_LL_SetupStage+0x5e>
 800ac4e:	e01d      	b.n	800ac8c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ac56:	4619      	mov	r1, r3
 800ac58:	6878      	ldr	r0, [r7, #4]
 800ac5a:	f000 fb75 	bl	800b348 <USBD_StdDevReq>
 800ac5e:	4603      	mov	r3, r0
 800ac60:	73fb      	strb	r3, [r7, #15]
      break;
 800ac62:	e020      	b.n	800aca6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ac6a:	4619      	mov	r1, r3
 800ac6c:	6878      	ldr	r0, [r7, #4]
 800ac6e:	f000 fbdd 	bl	800b42c <USBD_StdItfReq>
 800ac72:	4603      	mov	r3, r0
 800ac74:	73fb      	strb	r3, [r7, #15]
      break;
 800ac76:	e016      	b.n	800aca6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ac7e:	4619      	mov	r1, r3
 800ac80:	6878      	ldr	r0, [r7, #4]
 800ac82:	f000 fc3f 	bl	800b504 <USBD_StdEPReq>
 800ac86:	4603      	mov	r3, r0
 800ac88:	73fb      	strb	r3, [r7, #15]
      break;
 800ac8a:	e00c      	b.n	800aca6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ac92:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ac96:	b2db      	uxtb	r3, r3
 800ac98:	4619      	mov	r1, r3
 800ac9a:	6878      	ldr	r0, [r7, #4]
 800ac9c:	f001 fdf0 	bl	800c880 <USBD_LL_StallEP>
 800aca0:	4603      	mov	r3, r0
 800aca2:	73fb      	strb	r3, [r7, #15]
      break;
 800aca4:	bf00      	nop
  }

  return ret;
 800aca6:	7bfb      	ldrb	r3, [r7, #15]
}
 800aca8:	4618      	mov	r0, r3
 800acaa:	3710      	adds	r7, #16
 800acac:	46bd      	mov	sp, r7
 800acae:	bd80      	pop	{r7, pc}

0800acb0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800acb0:	b580      	push	{r7, lr}
 800acb2:	b086      	sub	sp, #24
 800acb4:	af00      	add	r7, sp, #0
 800acb6:	60f8      	str	r0, [r7, #12]
 800acb8:	460b      	mov	r3, r1
 800acba:	607a      	str	r2, [r7, #4]
 800acbc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800acbe:	2300      	movs	r3, #0
 800acc0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800acc2:	7afb      	ldrb	r3, [r7, #11]
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d177      	bne.n	800adb8 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800acce:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800acd6:	2b03      	cmp	r3, #3
 800acd8:	f040 80a1 	bne.w	800ae1e <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800acdc:	693b      	ldr	r3, [r7, #16]
 800acde:	685b      	ldr	r3, [r3, #4]
 800ace0:	693a      	ldr	r2, [r7, #16]
 800ace2:	8992      	ldrh	r2, [r2, #12]
 800ace4:	4293      	cmp	r3, r2
 800ace6:	d91c      	bls.n	800ad22 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800ace8:	693b      	ldr	r3, [r7, #16]
 800acea:	685b      	ldr	r3, [r3, #4]
 800acec:	693a      	ldr	r2, [r7, #16]
 800acee:	8992      	ldrh	r2, [r2, #12]
 800acf0:	1a9a      	subs	r2, r3, r2
 800acf2:	693b      	ldr	r3, [r7, #16]
 800acf4:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800acf6:	693b      	ldr	r3, [r7, #16]
 800acf8:	691b      	ldr	r3, [r3, #16]
 800acfa:	693a      	ldr	r2, [r7, #16]
 800acfc:	8992      	ldrh	r2, [r2, #12]
 800acfe:	441a      	add	r2, r3
 800ad00:	693b      	ldr	r3, [r7, #16]
 800ad02:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800ad04:	693b      	ldr	r3, [r7, #16]
 800ad06:	6919      	ldr	r1, [r3, #16]
 800ad08:	693b      	ldr	r3, [r7, #16]
 800ad0a:	899b      	ldrh	r3, [r3, #12]
 800ad0c:	461a      	mov	r2, r3
 800ad0e:	693b      	ldr	r3, [r7, #16]
 800ad10:	685b      	ldr	r3, [r3, #4]
 800ad12:	4293      	cmp	r3, r2
 800ad14:	bf38      	it	cc
 800ad16:	4613      	movcc	r3, r2
 800ad18:	461a      	mov	r2, r3
 800ad1a:	68f8      	ldr	r0, [r7, #12]
 800ad1c:	f001 f9a6 	bl	800c06c <USBD_CtlContinueRx>
 800ad20:	e07d      	b.n	800ae1e <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ad28:	f003 031f 	and.w	r3, r3, #31
 800ad2c:	2b02      	cmp	r3, #2
 800ad2e:	d014      	beq.n	800ad5a <USBD_LL_DataOutStage+0xaa>
 800ad30:	2b02      	cmp	r3, #2
 800ad32:	d81d      	bhi.n	800ad70 <USBD_LL_DataOutStage+0xc0>
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d002      	beq.n	800ad3e <USBD_LL_DataOutStage+0x8e>
 800ad38:	2b01      	cmp	r3, #1
 800ad3a:	d003      	beq.n	800ad44 <USBD_LL_DataOutStage+0x94>
 800ad3c:	e018      	b.n	800ad70 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800ad3e:	2300      	movs	r3, #0
 800ad40:	75bb      	strb	r3, [r7, #22]
            break;
 800ad42:	e018      	b.n	800ad76 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800ad4a:	b2db      	uxtb	r3, r3
 800ad4c:	4619      	mov	r1, r3
 800ad4e:	68f8      	ldr	r0, [r7, #12]
 800ad50:	f000 fa6e 	bl	800b230 <USBD_CoreFindIF>
 800ad54:	4603      	mov	r3, r0
 800ad56:	75bb      	strb	r3, [r7, #22]
            break;
 800ad58:	e00d      	b.n	800ad76 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800ad60:	b2db      	uxtb	r3, r3
 800ad62:	4619      	mov	r1, r3
 800ad64:	68f8      	ldr	r0, [r7, #12]
 800ad66:	f000 fa70 	bl	800b24a <USBD_CoreFindEP>
 800ad6a:	4603      	mov	r3, r0
 800ad6c:	75bb      	strb	r3, [r7, #22]
            break;
 800ad6e:	e002      	b.n	800ad76 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800ad70:	2300      	movs	r3, #0
 800ad72:	75bb      	strb	r3, [r7, #22]
            break;
 800ad74:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800ad76:	7dbb      	ldrb	r3, [r7, #22]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d119      	bne.n	800adb0 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ad82:	b2db      	uxtb	r3, r3
 800ad84:	2b03      	cmp	r3, #3
 800ad86:	d113      	bne.n	800adb0 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800ad88:	7dba      	ldrb	r2, [r7, #22]
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	32ae      	adds	r2, #174	@ 0xae
 800ad8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad92:	691b      	ldr	r3, [r3, #16]
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d00b      	beq.n	800adb0 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800ad98:	7dba      	ldrb	r2, [r7, #22]
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800ada0:	7dba      	ldrb	r2, [r7, #22]
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	32ae      	adds	r2, #174	@ 0xae
 800ada6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800adaa:	691b      	ldr	r3, [r3, #16]
 800adac:	68f8      	ldr	r0, [r7, #12]
 800adae:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800adb0:	68f8      	ldr	r0, [r7, #12]
 800adb2:	f001 f96c 	bl	800c08e <USBD_CtlSendStatus>
 800adb6:	e032      	b.n	800ae1e <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800adb8:	7afb      	ldrb	r3, [r7, #11]
 800adba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800adbe:	b2db      	uxtb	r3, r3
 800adc0:	4619      	mov	r1, r3
 800adc2:	68f8      	ldr	r0, [r7, #12]
 800adc4:	f000 fa41 	bl	800b24a <USBD_CoreFindEP>
 800adc8:	4603      	mov	r3, r0
 800adca:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800adcc:	7dbb      	ldrb	r3, [r7, #22]
 800adce:	2bff      	cmp	r3, #255	@ 0xff
 800add0:	d025      	beq.n	800ae1e <USBD_LL_DataOutStage+0x16e>
 800add2:	7dbb      	ldrb	r3, [r7, #22]
 800add4:	2b00      	cmp	r3, #0
 800add6:	d122      	bne.n	800ae1e <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800adde:	b2db      	uxtb	r3, r3
 800ade0:	2b03      	cmp	r3, #3
 800ade2:	d117      	bne.n	800ae14 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800ade4:	7dba      	ldrb	r2, [r7, #22]
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	32ae      	adds	r2, #174	@ 0xae
 800adea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800adee:	699b      	ldr	r3, [r3, #24]
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d00f      	beq.n	800ae14 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800adf4:	7dba      	ldrb	r2, [r7, #22]
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800adfc:	7dba      	ldrb	r2, [r7, #22]
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	32ae      	adds	r2, #174	@ 0xae
 800ae02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae06:	699b      	ldr	r3, [r3, #24]
 800ae08:	7afa      	ldrb	r2, [r7, #11]
 800ae0a:	4611      	mov	r1, r2
 800ae0c:	68f8      	ldr	r0, [r7, #12]
 800ae0e:	4798      	blx	r3
 800ae10:	4603      	mov	r3, r0
 800ae12:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800ae14:	7dfb      	ldrb	r3, [r7, #23]
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d001      	beq.n	800ae1e <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800ae1a:	7dfb      	ldrb	r3, [r7, #23]
 800ae1c:	e000      	b.n	800ae20 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800ae1e:	2300      	movs	r3, #0
}
 800ae20:	4618      	mov	r0, r3
 800ae22:	3718      	adds	r7, #24
 800ae24:	46bd      	mov	sp, r7
 800ae26:	bd80      	pop	{r7, pc}

0800ae28 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ae28:	b580      	push	{r7, lr}
 800ae2a:	b086      	sub	sp, #24
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	60f8      	str	r0, [r7, #12]
 800ae30:	460b      	mov	r3, r1
 800ae32:	607a      	str	r2, [r7, #4]
 800ae34:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800ae36:	7afb      	ldrb	r3, [r7, #11]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d178      	bne.n	800af2e <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	3314      	adds	r3, #20
 800ae40:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ae48:	2b02      	cmp	r3, #2
 800ae4a:	d163      	bne.n	800af14 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800ae4c:	693b      	ldr	r3, [r7, #16]
 800ae4e:	685b      	ldr	r3, [r3, #4]
 800ae50:	693a      	ldr	r2, [r7, #16]
 800ae52:	8992      	ldrh	r2, [r2, #12]
 800ae54:	4293      	cmp	r3, r2
 800ae56:	d91c      	bls.n	800ae92 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800ae58:	693b      	ldr	r3, [r7, #16]
 800ae5a:	685b      	ldr	r3, [r3, #4]
 800ae5c:	693a      	ldr	r2, [r7, #16]
 800ae5e:	8992      	ldrh	r2, [r2, #12]
 800ae60:	1a9a      	subs	r2, r3, r2
 800ae62:	693b      	ldr	r3, [r7, #16]
 800ae64:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800ae66:	693b      	ldr	r3, [r7, #16]
 800ae68:	691b      	ldr	r3, [r3, #16]
 800ae6a:	693a      	ldr	r2, [r7, #16]
 800ae6c:	8992      	ldrh	r2, [r2, #12]
 800ae6e:	441a      	add	r2, r3
 800ae70:	693b      	ldr	r3, [r7, #16]
 800ae72:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800ae74:	693b      	ldr	r3, [r7, #16]
 800ae76:	6919      	ldr	r1, [r3, #16]
 800ae78:	693b      	ldr	r3, [r7, #16]
 800ae7a:	685b      	ldr	r3, [r3, #4]
 800ae7c:	461a      	mov	r2, r3
 800ae7e:	68f8      	ldr	r0, [r7, #12]
 800ae80:	f001 f8c2 	bl	800c008 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ae84:	2300      	movs	r3, #0
 800ae86:	2200      	movs	r2, #0
 800ae88:	2100      	movs	r1, #0
 800ae8a:	68f8      	ldr	r0, [r7, #12]
 800ae8c:	f001 fda2 	bl	800c9d4 <USBD_LL_PrepareReceive>
 800ae90:	e040      	b.n	800af14 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800ae92:	693b      	ldr	r3, [r7, #16]
 800ae94:	899b      	ldrh	r3, [r3, #12]
 800ae96:	461a      	mov	r2, r3
 800ae98:	693b      	ldr	r3, [r7, #16]
 800ae9a:	685b      	ldr	r3, [r3, #4]
 800ae9c:	429a      	cmp	r2, r3
 800ae9e:	d11c      	bne.n	800aeda <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800aea0:	693b      	ldr	r3, [r7, #16]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	693a      	ldr	r2, [r7, #16]
 800aea6:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800aea8:	4293      	cmp	r3, r2
 800aeaa:	d316      	bcc.n	800aeda <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800aeac:	693b      	ldr	r3, [r7, #16]
 800aeae:	681a      	ldr	r2, [r3, #0]
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800aeb6:	429a      	cmp	r2, r3
 800aeb8:	d20f      	bcs.n	800aeda <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800aeba:	2200      	movs	r2, #0
 800aebc:	2100      	movs	r1, #0
 800aebe:	68f8      	ldr	r0, [r7, #12]
 800aec0:	f001 f8a2 	bl	800c008 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	2200      	movs	r2, #0
 800aec8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800aecc:	2300      	movs	r3, #0
 800aece:	2200      	movs	r2, #0
 800aed0:	2100      	movs	r1, #0
 800aed2:	68f8      	ldr	r0, [r7, #12]
 800aed4:	f001 fd7e 	bl	800c9d4 <USBD_LL_PrepareReceive>
 800aed8:	e01c      	b.n	800af14 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aee0:	b2db      	uxtb	r3, r3
 800aee2:	2b03      	cmp	r3, #3
 800aee4:	d10f      	bne.n	800af06 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aeec:	68db      	ldr	r3, [r3, #12]
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d009      	beq.n	800af06 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	2200      	movs	r2, #0
 800aef6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800af00:	68db      	ldr	r3, [r3, #12]
 800af02:	68f8      	ldr	r0, [r7, #12]
 800af04:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800af06:	2180      	movs	r1, #128	@ 0x80
 800af08:	68f8      	ldr	r0, [r7, #12]
 800af0a:	f001 fcb9 	bl	800c880 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800af0e:	68f8      	ldr	r0, [r7, #12]
 800af10:	f001 f8d0 	bl	800c0b4 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d03a      	beq.n	800af94 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800af1e:	68f8      	ldr	r0, [r7, #12]
 800af20:	f7ff fe30 	bl	800ab84 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	2200      	movs	r2, #0
 800af28:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800af2c:	e032      	b.n	800af94 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800af2e:	7afb      	ldrb	r3, [r7, #11]
 800af30:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800af34:	b2db      	uxtb	r3, r3
 800af36:	4619      	mov	r1, r3
 800af38:	68f8      	ldr	r0, [r7, #12]
 800af3a:	f000 f986 	bl	800b24a <USBD_CoreFindEP>
 800af3e:	4603      	mov	r3, r0
 800af40:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800af42:	7dfb      	ldrb	r3, [r7, #23]
 800af44:	2bff      	cmp	r3, #255	@ 0xff
 800af46:	d025      	beq.n	800af94 <USBD_LL_DataInStage+0x16c>
 800af48:	7dfb      	ldrb	r3, [r7, #23]
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d122      	bne.n	800af94 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af54:	b2db      	uxtb	r3, r3
 800af56:	2b03      	cmp	r3, #3
 800af58:	d11c      	bne.n	800af94 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800af5a:	7dfa      	ldrb	r2, [r7, #23]
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	32ae      	adds	r2, #174	@ 0xae
 800af60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af64:	695b      	ldr	r3, [r3, #20]
 800af66:	2b00      	cmp	r3, #0
 800af68:	d014      	beq.n	800af94 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800af6a:	7dfa      	ldrb	r2, [r7, #23]
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800af72:	7dfa      	ldrb	r2, [r7, #23]
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	32ae      	adds	r2, #174	@ 0xae
 800af78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af7c:	695b      	ldr	r3, [r3, #20]
 800af7e:	7afa      	ldrb	r2, [r7, #11]
 800af80:	4611      	mov	r1, r2
 800af82:	68f8      	ldr	r0, [r7, #12]
 800af84:	4798      	blx	r3
 800af86:	4603      	mov	r3, r0
 800af88:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800af8a:	7dbb      	ldrb	r3, [r7, #22]
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d001      	beq.n	800af94 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800af90:	7dbb      	ldrb	r3, [r7, #22]
 800af92:	e000      	b.n	800af96 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800af94:	2300      	movs	r3, #0
}
 800af96:	4618      	mov	r0, r3
 800af98:	3718      	adds	r7, #24
 800af9a:	46bd      	mov	sp, r7
 800af9c:	bd80      	pop	{r7, pc}

0800af9e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800af9e:	b580      	push	{r7, lr}
 800afa0:	b084      	sub	sp, #16
 800afa2:	af00      	add	r7, sp, #0
 800afa4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800afa6:	2300      	movs	r3, #0
 800afa8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	2201      	movs	r2, #1
 800afae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	2200      	movs	r2, #0
 800afb6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	2200      	movs	r2, #0
 800afbe:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	2200      	movs	r2, #0
 800afc4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	2200      	movs	r2, #0
 800afcc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d014      	beq.n	800b004 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800afe0:	685b      	ldr	r3, [r3, #4]
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d00e      	beq.n	800b004 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800afec:	685b      	ldr	r3, [r3, #4]
 800afee:	687a      	ldr	r2, [r7, #4]
 800aff0:	6852      	ldr	r2, [r2, #4]
 800aff2:	b2d2      	uxtb	r2, r2
 800aff4:	4611      	mov	r1, r2
 800aff6:	6878      	ldr	r0, [r7, #4]
 800aff8:	4798      	blx	r3
 800affa:	4603      	mov	r3, r0
 800affc:	2b00      	cmp	r3, #0
 800affe:	d001      	beq.n	800b004 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800b000:	2303      	movs	r3, #3
 800b002:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b004:	2340      	movs	r3, #64	@ 0x40
 800b006:	2200      	movs	r2, #0
 800b008:	2100      	movs	r1, #0
 800b00a:	6878      	ldr	r0, [r7, #4]
 800b00c:	f001 fbf3 	bl	800c7f6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	2201      	movs	r2, #1
 800b014:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	2240      	movs	r2, #64	@ 0x40
 800b01c:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b020:	2340      	movs	r3, #64	@ 0x40
 800b022:	2200      	movs	r2, #0
 800b024:	2180      	movs	r1, #128	@ 0x80
 800b026:	6878      	ldr	r0, [r7, #4]
 800b028:	f001 fbe5 	bl	800c7f6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	2201      	movs	r2, #1
 800b030:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	2240      	movs	r2, #64	@ 0x40
 800b038:	841a      	strh	r2, [r3, #32]

  return ret;
 800b03a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b03c:	4618      	mov	r0, r3
 800b03e:	3710      	adds	r7, #16
 800b040:	46bd      	mov	sp, r7
 800b042:	bd80      	pop	{r7, pc}

0800b044 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b044:	b480      	push	{r7}
 800b046:	b083      	sub	sp, #12
 800b048:	af00      	add	r7, sp, #0
 800b04a:	6078      	str	r0, [r7, #4]
 800b04c:	460b      	mov	r3, r1
 800b04e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	78fa      	ldrb	r2, [r7, #3]
 800b054:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b056:	2300      	movs	r3, #0
}
 800b058:	4618      	mov	r0, r3
 800b05a:	370c      	adds	r7, #12
 800b05c:	46bd      	mov	sp, r7
 800b05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b062:	4770      	bx	lr

0800b064 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b064:	b480      	push	{r7}
 800b066:	b083      	sub	sp, #12
 800b068:	af00      	add	r7, sp, #0
 800b06a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b072:	b2db      	uxtb	r3, r3
 800b074:	2b04      	cmp	r3, #4
 800b076:	d006      	beq.n	800b086 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b07e:	b2da      	uxtb	r2, r3
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	2204      	movs	r2, #4
 800b08a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800b08e:	2300      	movs	r3, #0
}
 800b090:	4618      	mov	r0, r3
 800b092:	370c      	adds	r7, #12
 800b094:	46bd      	mov	sp, r7
 800b096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b09a:	4770      	bx	lr

0800b09c <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b09c:	b480      	push	{r7}
 800b09e:	b083      	sub	sp, #12
 800b0a0:	af00      	add	r7, sp, #0
 800b0a2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b0aa:	b2db      	uxtb	r3, r3
 800b0ac:	2b04      	cmp	r3, #4
 800b0ae:	d106      	bne.n	800b0be <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800b0b6:	b2da      	uxtb	r2, r3
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800b0be:	2300      	movs	r3, #0
}
 800b0c0:	4618      	mov	r0, r3
 800b0c2:	370c      	adds	r7, #12
 800b0c4:	46bd      	mov	sp, r7
 800b0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ca:	4770      	bx	lr

0800b0cc <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b0cc:	b580      	push	{r7, lr}
 800b0ce:	b082      	sub	sp, #8
 800b0d0:	af00      	add	r7, sp, #0
 800b0d2:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b0da:	b2db      	uxtb	r3, r3
 800b0dc:	2b03      	cmp	r3, #3
 800b0de:	d110      	bne.n	800b102 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d00b      	beq.n	800b102 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b0f0:	69db      	ldr	r3, [r3, #28]
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d005      	beq.n	800b102 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b0fc:	69db      	ldr	r3, [r3, #28]
 800b0fe:	6878      	ldr	r0, [r7, #4]
 800b100:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800b102:	2300      	movs	r3, #0
}
 800b104:	4618      	mov	r0, r3
 800b106:	3708      	adds	r7, #8
 800b108:	46bd      	mov	sp, r7
 800b10a:	bd80      	pop	{r7, pc}

0800b10c <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800b10c:	b580      	push	{r7, lr}
 800b10e:	b082      	sub	sp, #8
 800b110:	af00      	add	r7, sp, #0
 800b112:	6078      	str	r0, [r7, #4]
 800b114:	460b      	mov	r3, r1
 800b116:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	32ae      	adds	r2, #174	@ 0xae
 800b122:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b126:	2b00      	cmp	r3, #0
 800b128:	d101      	bne.n	800b12e <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800b12a:	2303      	movs	r3, #3
 800b12c:	e01c      	b.n	800b168 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b134:	b2db      	uxtb	r3, r3
 800b136:	2b03      	cmp	r3, #3
 800b138:	d115      	bne.n	800b166 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	32ae      	adds	r2, #174	@ 0xae
 800b144:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b148:	6a1b      	ldr	r3, [r3, #32]
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d00b      	beq.n	800b166 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	32ae      	adds	r2, #174	@ 0xae
 800b158:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b15c:	6a1b      	ldr	r3, [r3, #32]
 800b15e:	78fa      	ldrb	r2, [r7, #3]
 800b160:	4611      	mov	r1, r2
 800b162:	6878      	ldr	r0, [r7, #4]
 800b164:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b166:	2300      	movs	r3, #0
}
 800b168:	4618      	mov	r0, r3
 800b16a:	3708      	adds	r7, #8
 800b16c:	46bd      	mov	sp, r7
 800b16e:	bd80      	pop	{r7, pc}

0800b170 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800b170:	b580      	push	{r7, lr}
 800b172:	b082      	sub	sp, #8
 800b174:	af00      	add	r7, sp, #0
 800b176:	6078      	str	r0, [r7, #4]
 800b178:	460b      	mov	r3, r1
 800b17a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	32ae      	adds	r2, #174	@ 0xae
 800b186:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d101      	bne.n	800b192 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800b18e:	2303      	movs	r3, #3
 800b190:	e01c      	b.n	800b1cc <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b198:	b2db      	uxtb	r3, r3
 800b19a:	2b03      	cmp	r3, #3
 800b19c:	d115      	bne.n	800b1ca <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	32ae      	adds	r2, #174	@ 0xae
 800b1a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d00b      	beq.n	800b1ca <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	32ae      	adds	r2, #174	@ 0xae
 800b1bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1c2:	78fa      	ldrb	r2, [r7, #3]
 800b1c4:	4611      	mov	r1, r2
 800b1c6:	6878      	ldr	r0, [r7, #4]
 800b1c8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b1ca:	2300      	movs	r3, #0
}
 800b1cc:	4618      	mov	r0, r3
 800b1ce:	3708      	adds	r7, #8
 800b1d0:	46bd      	mov	sp, r7
 800b1d2:	bd80      	pop	{r7, pc}

0800b1d4 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800b1d4:	b480      	push	{r7}
 800b1d6:	b083      	sub	sp, #12
 800b1d8:	af00      	add	r7, sp, #0
 800b1da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b1dc:	2300      	movs	r3, #0
}
 800b1de:	4618      	mov	r0, r3
 800b1e0:	370c      	adds	r7, #12
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e8:	4770      	bx	lr

0800b1ea <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800b1ea:	b580      	push	{r7, lr}
 800b1ec:	b084      	sub	sp, #16
 800b1ee:	af00      	add	r7, sp, #0
 800b1f0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	2201      	movs	r2, #1
 800b1fa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b204:	2b00      	cmp	r3, #0
 800b206:	d00e      	beq.n	800b226 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b20e:	685b      	ldr	r3, [r3, #4]
 800b210:	687a      	ldr	r2, [r7, #4]
 800b212:	6852      	ldr	r2, [r2, #4]
 800b214:	b2d2      	uxtb	r2, r2
 800b216:	4611      	mov	r1, r2
 800b218:	6878      	ldr	r0, [r7, #4]
 800b21a:	4798      	blx	r3
 800b21c:	4603      	mov	r3, r0
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d001      	beq.n	800b226 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800b222:	2303      	movs	r3, #3
 800b224:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b226:	7bfb      	ldrb	r3, [r7, #15]
}
 800b228:	4618      	mov	r0, r3
 800b22a:	3710      	adds	r7, #16
 800b22c:	46bd      	mov	sp, r7
 800b22e:	bd80      	pop	{r7, pc}

0800b230 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b230:	b480      	push	{r7}
 800b232:	b083      	sub	sp, #12
 800b234:	af00      	add	r7, sp, #0
 800b236:	6078      	str	r0, [r7, #4]
 800b238:	460b      	mov	r3, r1
 800b23a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b23c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b23e:	4618      	mov	r0, r3
 800b240:	370c      	adds	r7, #12
 800b242:	46bd      	mov	sp, r7
 800b244:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b248:	4770      	bx	lr

0800b24a <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b24a:	b480      	push	{r7}
 800b24c:	b083      	sub	sp, #12
 800b24e:	af00      	add	r7, sp, #0
 800b250:	6078      	str	r0, [r7, #4]
 800b252:	460b      	mov	r3, r1
 800b254:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b256:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b258:	4618      	mov	r0, r3
 800b25a:	370c      	adds	r7, #12
 800b25c:	46bd      	mov	sp, r7
 800b25e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b262:	4770      	bx	lr

0800b264 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800b264:	b580      	push	{r7, lr}
 800b266:	b086      	sub	sp, #24
 800b268:	af00      	add	r7, sp, #0
 800b26a:	6078      	str	r0, [r7, #4]
 800b26c:	460b      	mov	r3, r1
 800b26e:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800b278:	2300      	movs	r3, #0
 800b27a:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	885b      	ldrh	r3, [r3, #2]
 800b280:	b29b      	uxth	r3, r3
 800b282:	68fa      	ldr	r2, [r7, #12]
 800b284:	7812      	ldrb	r2, [r2, #0]
 800b286:	4293      	cmp	r3, r2
 800b288:	d91f      	bls.n	800b2ca <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	781b      	ldrb	r3, [r3, #0]
 800b28e:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800b290:	e013      	b.n	800b2ba <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800b292:	f107 030a 	add.w	r3, r7, #10
 800b296:	4619      	mov	r1, r3
 800b298:	6978      	ldr	r0, [r7, #20]
 800b29a:	f000 f81b 	bl	800b2d4 <USBD_GetNextDesc>
 800b29e:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800b2a0:	697b      	ldr	r3, [r7, #20]
 800b2a2:	785b      	ldrb	r3, [r3, #1]
 800b2a4:	2b05      	cmp	r3, #5
 800b2a6:	d108      	bne.n	800b2ba <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800b2a8:	697b      	ldr	r3, [r7, #20]
 800b2aa:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800b2ac:	693b      	ldr	r3, [r7, #16]
 800b2ae:	789b      	ldrb	r3, [r3, #2]
 800b2b0:	78fa      	ldrb	r2, [r7, #3]
 800b2b2:	429a      	cmp	r2, r3
 800b2b4:	d008      	beq.n	800b2c8 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800b2b6:	2300      	movs	r3, #0
 800b2b8:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	885b      	ldrh	r3, [r3, #2]
 800b2be:	b29a      	uxth	r2, r3
 800b2c0:	897b      	ldrh	r3, [r7, #10]
 800b2c2:	429a      	cmp	r2, r3
 800b2c4:	d8e5      	bhi.n	800b292 <USBD_GetEpDesc+0x2e>
 800b2c6:	e000      	b.n	800b2ca <USBD_GetEpDesc+0x66>
          break;
 800b2c8:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800b2ca:	693b      	ldr	r3, [r7, #16]
}
 800b2cc:	4618      	mov	r0, r3
 800b2ce:	3718      	adds	r7, #24
 800b2d0:	46bd      	mov	sp, r7
 800b2d2:	bd80      	pop	{r7, pc}

0800b2d4 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800b2d4:	b480      	push	{r7}
 800b2d6:	b085      	sub	sp, #20
 800b2d8:	af00      	add	r7, sp, #0
 800b2da:	6078      	str	r0, [r7, #4]
 800b2dc:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800b2e2:	683b      	ldr	r3, [r7, #0]
 800b2e4:	881b      	ldrh	r3, [r3, #0]
 800b2e6:	68fa      	ldr	r2, [r7, #12]
 800b2e8:	7812      	ldrb	r2, [r2, #0]
 800b2ea:	4413      	add	r3, r2
 800b2ec:	b29a      	uxth	r2, r3
 800b2ee:	683b      	ldr	r3, [r7, #0]
 800b2f0:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	781b      	ldrb	r3, [r3, #0]
 800b2f6:	461a      	mov	r2, r3
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	4413      	add	r3, r2
 800b2fc:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b2fe:	68fb      	ldr	r3, [r7, #12]
}
 800b300:	4618      	mov	r0, r3
 800b302:	3714      	adds	r7, #20
 800b304:	46bd      	mov	sp, r7
 800b306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b30a:	4770      	bx	lr

0800b30c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800b30c:	b480      	push	{r7}
 800b30e:	b087      	sub	sp, #28
 800b310:	af00      	add	r7, sp, #0
 800b312:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800b318:	697b      	ldr	r3, [r7, #20]
 800b31a:	781b      	ldrb	r3, [r3, #0]
 800b31c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800b31e:	697b      	ldr	r3, [r7, #20]
 800b320:	3301      	adds	r3, #1
 800b322:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800b324:	697b      	ldr	r3, [r7, #20]
 800b326:	781b      	ldrb	r3, [r3, #0]
 800b328:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800b32a:	8a3b      	ldrh	r3, [r7, #16]
 800b32c:	021b      	lsls	r3, r3, #8
 800b32e:	b21a      	sxth	r2, r3
 800b330:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b334:	4313      	orrs	r3, r2
 800b336:	b21b      	sxth	r3, r3
 800b338:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800b33a:	89fb      	ldrh	r3, [r7, #14]
}
 800b33c:	4618      	mov	r0, r3
 800b33e:	371c      	adds	r7, #28
 800b340:	46bd      	mov	sp, r7
 800b342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b346:	4770      	bx	lr

0800b348 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b348:	b580      	push	{r7, lr}
 800b34a:	b084      	sub	sp, #16
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	6078      	str	r0, [r7, #4]
 800b350:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b352:	2300      	movs	r3, #0
 800b354:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b356:	683b      	ldr	r3, [r7, #0]
 800b358:	781b      	ldrb	r3, [r3, #0]
 800b35a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b35e:	2b40      	cmp	r3, #64	@ 0x40
 800b360:	d005      	beq.n	800b36e <USBD_StdDevReq+0x26>
 800b362:	2b40      	cmp	r3, #64	@ 0x40
 800b364:	d857      	bhi.n	800b416 <USBD_StdDevReq+0xce>
 800b366:	2b00      	cmp	r3, #0
 800b368:	d00f      	beq.n	800b38a <USBD_StdDevReq+0x42>
 800b36a:	2b20      	cmp	r3, #32
 800b36c:	d153      	bne.n	800b416 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	32ae      	adds	r2, #174	@ 0xae
 800b378:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b37c:	689b      	ldr	r3, [r3, #8]
 800b37e:	6839      	ldr	r1, [r7, #0]
 800b380:	6878      	ldr	r0, [r7, #4]
 800b382:	4798      	blx	r3
 800b384:	4603      	mov	r3, r0
 800b386:	73fb      	strb	r3, [r7, #15]
      break;
 800b388:	e04a      	b.n	800b420 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b38a:	683b      	ldr	r3, [r7, #0]
 800b38c:	785b      	ldrb	r3, [r3, #1]
 800b38e:	2b09      	cmp	r3, #9
 800b390:	d83b      	bhi.n	800b40a <USBD_StdDevReq+0xc2>
 800b392:	a201      	add	r2, pc, #4	@ (adr r2, 800b398 <USBD_StdDevReq+0x50>)
 800b394:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b398:	0800b3ed 	.word	0x0800b3ed
 800b39c:	0800b401 	.word	0x0800b401
 800b3a0:	0800b40b 	.word	0x0800b40b
 800b3a4:	0800b3f7 	.word	0x0800b3f7
 800b3a8:	0800b40b 	.word	0x0800b40b
 800b3ac:	0800b3cb 	.word	0x0800b3cb
 800b3b0:	0800b3c1 	.word	0x0800b3c1
 800b3b4:	0800b40b 	.word	0x0800b40b
 800b3b8:	0800b3e3 	.word	0x0800b3e3
 800b3bc:	0800b3d5 	.word	0x0800b3d5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b3c0:	6839      	ldr	r1, [r7, #0]
 800b3c2:	6878      	ldr	r0, [r7, #4]
 800b3c4:	f000 fa3e 	bl	800b844 <USBD_GetDescriptor>
          break;
 800b3c8:	e024      	b.n	800b414 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b3ca:	6839      	ldr	r1, [r7, #0]
 800b3cc:	6878      	ldr	r0, [r7, #4]
 800b3ce:	f000 fba3 	bl	800bb18 <USBD_SetAddress>
          break;
 800b3d2:	e01f      	b.n	800b414 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800b3d4:	6839      	ldr	r1, [r7, #0]
 800b3d6:	6878      	ldr	r0, [r7, #4]
 800b3d8:	f000 fbe2 	bl	800bba0 <USBD_SetConfig>
 800b3dc:	4603      	mov	r3, r0
 800b3de:	73fb      	strb	r3, [r7, #15]
          break;
 800b3e0:	e018      	b.n	800b414 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b3e2:	6839      	ldr	r1, [r7, #0]
 800b3e4:	6878      	ldr	r0, [r7, #4]
 800b3e6:	f000 fc85 	bl	800bcf4 <USBD_GetConfig>
          break;
 800b3ea:	e013      	b.n	800b414 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b3ec:	6839      	ldr	r1, [r7, #0]
 800b3ee:	6878      	ldr	r0, [r7, #4]
 800b3f0:	f000 fcb6 	bl	800bd60 <USBD_GetStatus>
          break;
 800b3f4:	e00e      	b.n	800b414 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b3f6:	6839      	ldr	r1, [r7, #0]
 800b3f8:	6878      	ldr	r0, [r7, #4]
 800b3fa:	f000 fce5 	bl	800bdc8 <USBD_SetFeature>
          break;
 800b3fe:	e009      	b.n	800b414 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b400:	6839      	ldr	r1, [r7, #0]
 800b402:	6878      	ldr	r0, [r7, #4]
 800b404:	f000 fd09 	bl	800be1a <USBD_ClrFeature>
          break;
 800b408:	e004      	b.n	800b414 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800b40a:	6839      	ldr	r1, [r7, #0]
 800b40c:	6878      	ldr	r0, [r7, #4]
 800b40e:	f000 fd60 	bl	800bed2 <USBD_CtlError>
          break;
 800b412:	bf00      	nop
      }
      break;
 800b414:	e004      	b.n	800b420 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800b416:	6839      	ldr	r1, [r7, #0]
 800b418:	6878      	ldr	r0, [r7, #4]
 800b41a:	f000 fd5a 	bl	800bed2 <USBD_CtlError>
      break;
 800b41e:	bf00      	nop
  }

  return ret;
 800b420:	7bfb      	ldrb	r3, [r7, #15]
}
 800b422:	4618      	mov	r0, r3
 800b424:	3710      	adds	r7, #16
 800b426:	46bd      	mov	sp, r7
 800b428:	bd80      	pop	{r7, pc}
 800b42a:	bf00      	nop

0800b42c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b42c:	b580      	push	{r7, lr}
 800b42e:	b084      	sub	sp, #16
 800b430:	af00      	add	r7, sp, #0
 800b432:	6078      	str	r0, [r7, #4]
 800b434:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b436:	2300      	movs	r3, #0
 800b438:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b43a:	683b      	ldr	r3, [r7, #0]
 800b43c:	781b      	ldrb	r3, [r3, #0]
 800b43e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b442:	2b40      	cmp	r3, #64	@ 0x40
 800b444:	d005      	beq.n	800b452 <USBD_StdItfReq+0x26>
 800b446:	2b40      	cmp	r3, #64	@ 0x40
 800b448:	d852      	bhi.n	800b4f0 <USBD_StdItfReq+0xc4>
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d001      	beq.n	800b452 <USBD_StdItfReq+0x26>
 800b44e:	2b20      	cmp	r3, #32
 800b450:	d14e      	bne.n	800b4f0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b458:	b2db      	uxtb	r3, r3
 800b45a:	3b01      	subs	r3, #1
 800b45c:	2b02      	cmp	r3, #2
 800b45e:	d840      	bhi.n	800b4e2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b460:	683b      	ldr	r3, [r7, #0]
 800b462:	889b      	ldrh	r3, [r3, #4]
 800b464:	b2db      	uxtb	r3, r3
 800b466:	2b01      	cmp	r3, #1
 800b468:	d836      	bhi.n	800b4d8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800b46a:	683b      	ldr	r3, [r7, #0]
 800b46c:	889b      	ldrh	r3, [r3, #4]
 800b46e:	b2db      	uxtb	r3, r3
 800b470:	4619      	mov	r1, r3
 800b472:	6878      	ldr	r0, [r7, #4]
 800b474:	f7ff fedc 	bl	800b230 <USBD_CoreFindIF>
 800b478:	4603      	mov	r3, r0
 800b47a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b47c:	7bbb      	ldrb	r3, [r7, #14]
 800b47e:	2bff      	cmp	r3, #255	@ 0xff
 800b480:	d01d      	beq.n	800b4be <USBD_StdItfReq+0x92>
 800b482:	7bbb      	ldrb	r3, [r7, #14]
 800b484:	2b00      	cmp	r3, #0
 800b486:	d11a      	bne.n	800b4be <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800b488:	7bba      	ldrb	r2, [r7, #14]
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	32ae      	adds	r2, #174	@ 0xae
 800b48e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b492:	689b      	ldr	r3, [r3, #8]
 800b494:	2b00      	cmp	r3, #0
 800b496:	d00f      	beq.n	800b4b8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800b498:	7bba      	ldrb	r2, [r7, #14]
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b4a0:	7bba      	ldrb	r2, [r7, #14]
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	32ae      	adds	r2, #174	@ 0xae
 800b4a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b4aa:	689b      	ldr	r3, [r3, #8]
 800b4ac:	6839      	ldr	r1, [r7, #0]
 800b4ae:	6878      	ldr	r0, [r7, #4]
 800b4b0:	4798      	blx	r3
 800b4b2:	4603      	mov	r3, r0
 800b4b4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b4b6:	e004      	b.n	800b4c2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800b4b8:	2303      	movs	r3, #3
 800b4ba:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b4bc:	e001      	b.n	800b4c2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800b4be:	2303      	movs	r3, #3
 800b4c0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b4c2:	683b      	ldr	r3, [r7, #0]
 800b4c4:	88db      	ldrh	r3, [r3, #6]
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d110      	bne.n	800b4ec <USBD_StdItfReq+0xc0>
 800b4ca:	7bfb      	ldrb	r3, [r7, #15]
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d10d      	bne.n	800b4ec <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800b4d0:	6878      	ldr	r0, [r7, #4]
 800b4d2:	f000 fddc 	bl	800c08e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b4d6:	e009      	b.n	800b4ec <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800b4d8:	6839      	ldr	r1, [r7, #0]
 800b4da:	6878      	ldr	r0, [r7, #4]
 800b4dc:	f000 fcf9 	bl	800bed2 <USBD_CtlError>
          break;
 800b4e0:	e004      	b.n	800b4ec <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800b4e2:	6839      	ldr	r1, [r7, #0]
 800b4e4:	6878      	ldr	r0, [r7, #4]
 800b4e6:	f000 fcf4 	bl	800bed2 <USBD_CtlError>
          break;
 800b4ea:	e000      	b.n	800b4ee <USBD_StdItfReq+0xc2>
          break;
 800b4ec:	bf00      	nop
      }
      break;
 800b4ee:	e004      	b.n	800b4fa <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800b4f0:	6839      	ldr	r1, [r7, #0]
 800b4f2:	6878      	ldr	r0, [r7, #4]
 800b4f4:	f000 fced 	bl	800bed2 <USBD_CtlError>
      break;
 800b4f8:	bf00      	nop
  }

  return ret;
 800b4fa:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4fc:	4618      	mov	r0, r3
 800b4fe:	3710      	adds	r7, #16
 800b500:	46bd      	mov	sp, r7
 800b502:	bd80      	pop	{r7, pc}

0800b504 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b504:	b580      	push	{r7, lr}
 800b506:	b084      	sub	sp, #16
 800b508:	af00      	add	r7, sp, #0
 800b50a:	6078      	str	r0, [r7, #4]
 800b50c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800b50e:	2300      	movs	r3, #0
 800b510:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800b512:	683b      	ldr	r3, [r7, #0]
 800b514:	889b      	ldrh	r3, [r3, #4]
 800b516:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b518:	683b      	ldr	r3, [r7, #0]
 800b51a:	781b      	ldrb	r3, [r3, #0]
 800b51c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b520:	2b40      	cmp	r3, #64	@ 0x40
 800b522:	d007      	beq.n	800b534 <USBD_StdEPReq+0x30>
 800b524:	2b40      	cmp	r3, #64	@ 0x40
 800b526:	f200 8181 	bhi.w	800b82c <USBD_StdEPReq+0x328>
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d02a      	beq.n	800b584 <USBD_StdEPReq+0x80>
 800b52e:	2b20      	cmp	r3, #32
 800b530:	f040 817c 	bne.w	800b82c <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800b534:	7bbb      	ldrb	r3, [r7, #14]
 800b536:	4619      	mov	r1, r3
 800b538:	6878      	ldr	r0, [r7, #4]
 800b53a:	f7ff fe86 	bl	800b24a <USBD_CoreFindEP>
 800b53e:	4603      	mov	r3, r0
 800b540:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b542:	7b7b      	ldrb	r3, [r7, #13]
 800b544:	2bff      	cmp	r3, #255	@ 0xff
 800b546:	f000 8176 	beq.w	800b836 <USBD_StdEPReq+0x332>
 800b54a:	7b7b      	ldrb	r3, [r7, #13]
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	f040 8172 	bne.w	800b836 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800b552:	7b7a      	ldrb	r2, [r7, #13]
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800b55a:	7b7a      	ldrb	r2, [r7, #13]
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	32ae      	adds	r2, #174	@ 0xae
 800b560:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b564:	689b      	ldr	r3, [r3, #8]
 800b566:	2b00      	cmp	r3, #0
 800b568:	f000 8165 	beq.w	800b836 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800b56c:	7b7a      	ldrb	r2, [r7, #13]
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	32ae      	adds	r2, #174	@ 0xae
 800b572:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b576:	689b      	ldr	r3, [r3, #8]
 800b578:	6839      	ldr	r1, [r7, #0]
 800b57a:	6878      	ldr	r0, [r7, #4]
 800b57c:	4798      	blx	r3
 800b57e:	4603      	mov	r3, r0
 800b580:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b582:	e158      	b.n	800b836 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b584:	683b      	ldr	r3, [r7, #0]
 800b586:	785b      	ldrb	r3, [r3, #1]
 800b588:	2b03      	cmp	r3, #3
 800b58a:	d008      	beq.n	800b59e <USBD_StdEPReq+0x9a>
 800b58c:	2b03      	cmp	r3, #3
 800b58e:	f300 8147 	bgt.w	800b820 <USBD_StdEPReq+0x31c>
 800b592:	2b00      	cmp	r3, #0
 800b594:	f000 809b 	beq.w	800b6ce <USBD_StdEPReq+0x1ca>
 800b598:	2b01      	cmp	r3, #1
 800b59a:	d03c      	beq.n	800b616 <USBD_StdEPReq+0x112>
 800b59c:	e140      	b.n	800b820 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b5a4:	b2db      	uxtb	r3, r3
 800b5a6:	2b02      	cmp	r3, #2
 800b5a8:	d002      	beq.n	800b5b0 <USBD_StdEPReq+0xac>
 800b5aa:	2b03      	cmp	r3, #3
 800b5ac:	d016      	beq.n	800b5dc <USBD_StdEPReq+0xd8>
 800b5ae:	e02c      	b.n	800b60a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b5b0:	7bbb      	ldrb	r3, [r7, #14]
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d00d      	beq.n	800b5d2 <USBD_StdEPReq+0xce>
 800b5b6:	7bbb      	ldrb	r3, [r7, #14]
 800b5b8:	2b80      	cmp	r3, #128	@ 0x80
 800b5ba:	d00a      	beq.n	800b5d2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b5bc:	7bbb      	ldrb	r3, [r7, #14]
 800b5be:	4619      	mov	r1, r3
 800b5c0:	6878      	ldr	r0, [r7, #4]
 800b5c2:	f001 f95d 	bl	800c880 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b5c6:	2180      	movs	r1, #128	@ 0x80
 800b5c8:	6878      	ldr	r0, [r7, #4]
 800b5ca:	f001 f959 	bl	800c880 <USBD_LL_StallEP>
 800b5ce:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b5d0:	e020      	b.n	800b614 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800b5d2:	6839      	ldr	r1, [r7, #0]
 800b5d4:	6878      	ldr	r0, [r7, #4]
 800b5d6:	f000 fc7c 	bl	800bed2 <USBD_CtlError>
              break;
 800b5da:	e01b      	b.n	800b614 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b5dc:	683b      	ldr	r3, [r7, #0]
 800b5de:	885b      	ldrh	r3, [r3, #2]
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d10e      	bne.n	800b602 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b5e4:	7bbb      	ldrb	r3, [r7, #14]
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d00b      	beq.n	800b602 <USBD_StdEPReq+0xfe>
 800b5ea:	7bbb      	ldrb	r3, [r7, #14]
 800b5ec:	2b80      	cmp	r3, #128	@ 0x80
 800b5ee:	d008      	beq.n	800b602 <USBD_StdEPReq+0xfe>
 800b5f0:	683b      	ldr	r3, [r7, #0]
 800b5f2:	88db      	ldrh	r3, [r3, #6]
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d104      	bne.n	800b602 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b5f8:	7bbb      	ldrb	r3, [r7, #14]
 800b5fa:	4619      	mov	r1, r3
 800b5fc:	6878      	ldr	r0, [r7, #4]
 800b5fe:	f001 f93f 	bl	800c880 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b602:	6878      	ldr	r0, [r7, #4]
 800b604:	f000 fd43 	bl	800c08e <USBD_CtlSendStatus>

              break;
 800b608:	e004      	b.n	800b614 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800b60a:	6839      	ldr	r1, [r7, #0]
 800b60c:	6878      	ldr	r0, [r7, #4]
 800b60e:	f000 fc60 	bl	800bed2 <USBD_CtlError>
              break;
 800b612:	bf00      	nop
          }
          break;
 800b614:	e109      	b.n	800b82a <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b61c:	b2db      	uxtb	r3, r3
 800b61e:	2b02      	cmp	r3, #2
 800b620:	d002      	beq.n	800b628 <USBD_StdEPReq+0x124>
 800b622:	2b03      	cmp	r3, #3
 800b624:	d016      	beq.n	800b654 <USBD_StdEPReq+0x150>
 800b626:	e04b      	b.n	800b6c0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b628:	7bbb      	ldrb	r3, [r7, #14]
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d00d      	beq.n	800b64a <USBD_StdEPReq+0x146>
 800b62e:	7bbb      	ldrb	r3, [r7, #14]
 800b630:	2b80      	cmp	r3, #128	@ 0x80
 800b632:	d00a      	beq.n	800b64a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b634:	7bbb      	ldrb	r3, [r7, #14]
 800b636:	4619      	mov	r1, r3
 800b638:	6878      	ldr	r0, [r7, #4]
 800b63a:	f001 f921 	bl	800c880 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b63e:	2180      	movs	r1, #128	@ 0x80
 800b640:	6878      	ldr	r0, [r7, #4]
 800b642:	f001 f91d 	bl	800c880 <USBD_LL_StallEP>
 800b646:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b648:	e040      	b.n	800b6cc <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800b64a:	6839      	ldr	r1, [r7, #0]
 800b64c:	6878      	ldr	r0, [r7, #4]
 800b64e:	f000 fc40 	bl	800bed2 <USBD_CtlError>
              break;
 800b652:	e03b      	b.n	800b6cc <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b654:	683b      	ldr	r3, [r7, #0]
 800b656:	885b      	ldrh	r3, [r3, #2]
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d136      	bne.n	800b6ca <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b65c:	7bbb      	ldrb	r3, [r7, #14]
 800b65e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b662:	2b00      	cmp	r3, #0
 800b664:	d004      	beq.n	800b670 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b666:	7bbb      	ldrb	r3, [r7, #14]
 800b668:	4619      	mov	r1, r3
 800b66a:	6878      	ldr	r0, [r7, #4]
 800b66c:	f001 f927 	bl	800c8be <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800b670:	6878      	ldr	r0, [r7, #4]
 800b672:	f000 fd0c 	bl	800c08e <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800b676:	7bbb      	ldrb	r3, [r7, #14]
 800b678:	4619      	mov	r1, r3
 800b67a:	6878      	ldr	r0, [r7, #4]
 800b67c:	f7ff fde5 	bl	800b24a <USBD_CoreFindEP>
 800b680:	4603      	mov	r3, r0
 800b682:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b684:	7b7b      	ldrb	r3, [r7, #13]
 800b686:	2bff      	cmp	r3, #255	@ 0xff
 800b688:	d01f      	beq.n	800b6ca <USBD_StdEPReq+0x1c6>
 800b68a:	7b7b      	ldrb	r3, [r7, #13]
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d11c      	bne.n	800b6ca <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800b690:	7b7a      	ldrb	r2, [r7, #13]
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800b698:	7b7a      	ldrb	r2, [r7, #13]
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	32ae      	adds	r2, #174	@ 0xae
 800b69e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6a2:	689b      	ldr	r3, [r3, #8]
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d010      	beq.n	800b6ca <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b6a8:	7b7a      	ldrb	r2, [r7, #13]
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	32ae      	adds	r2, #174	@ 0xae
 800b6ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6b2:	689b      	ldr	r3, [r3, #8]
 800b6b4:	6839      	ldr	r1, [r7, #0]
 800b6b6:	6878      	ldr	r0, [r7, #4]
 800b6b8:	4798      	blx	r3
 800b6ba:	4603      	mov	r3, r0
 800b6bc:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800b6be:	e004      	b.n	800b6ca <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800b6c0:	6839      	ldr	r1, [r7, #0]
 800b6c2:	6878      	ldr	r0, [r7, #4]
 800b6c4:	f000 fc05 	bl	800bed2 <USBD_CtlError>
              break;
 800b6c8:	e000      	b.n	800b6cc <USBD_StdEPReq+0x1c8>
              break;
 800b6ca:	bf00      	nop
          }
          break;
 800b6cc:	e0ad      	b.n	800b82a <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b6d4:	b2db      	uxtb	r3, r3
 800b6d6:	2b02      	cmp	r3, #2
 800b6d8:	d002      	beq.n	800b6e0 <USBD_StdEPReq+0x1dc>
 800b6da:	2b03      	cmp	r3, #3
 800b6dc:	d033      	beq.n	800b746 <USBD_StdEPReq+0x242>
 800b6de:	e099      	b.n	800b814 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b6e0:	7bbb      	ldrb	r3, [r7, #14]
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d007      	beq.n	800b6f6 <USBD_StdEPReq+0x1f2>
 800b6e6:	7bbb      	ldrb	r3, [r7, #14]
 800b6e8:	2b80      	cmp	r3, #128	@ 0x80
 800b6ea:	d004      	beq.n	800b6f6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800b6ec:	6839      	ldr	r1, [r7, #0]
 800b6ee:	6878      	ldr	r0, [r7, #4]
 800b6f0:	f000 fbef 	bl	800bed2 <USBD_CtlError>
                break;
 800b6f4:	e093      	b.n	800b81e <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b6f6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	da0b      	bge.n	800b716 <USBD_StdEPReq+0x212>
 800b6fe:	7bbb      	ldrb	r3, [r7, #14]
 800b700:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b704:	4613      	mov	r3, r2
 800b706:	009b      	lsls	r3, r3, #2
 800b708:	4413      	add	r3, r2
 800b70a:	009b      	lsls	r3, r3, #2
 800b70c:	3310      	adds	r3, #16
 800b70e:	687a      	ldr	r2, [r7, #4]
 800b710:	4413      	add	r3, r2
 800b712:	3304      	adds	r3, #4
 800b714:	e00b      	b.n	800b72e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b716:	7bbb      	ldrb	r3, [r7, #14]
 800b718:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b71c:	4613      	mov	r3, r2
 800b71e:	009b      	lsls	r3, r3, #2
 800b720:	4413      	add	r3, r2
 800b722:	009b      	lsls	r3, r3, #2
 800b724:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b728:	687a      	ldr	r2, [r7, #4]
 800b72a:	4413      	add	r3, r2
 800b72c:	3304      	adds	r3, #4
 800b72e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b730:	68bb      	ldr	r3, [r7, #8]
 800b732:	2200      	movs	r2, #0
 800b734:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b736:	68bb      	ldr	r3, [r7, #8]
 800b738:	330e      	adds	r3, #14
 800b73a:	2202      	movs	r2, #2
 800b73c:	4619      	mov	r1, r3
 800b73e:	6878      	ldr	r0, [r7, #4]
 800b740:	f000 fc44 	bl	800bfcc <USBD_CtlSendData>
              break;
 800b744:	e06b      	b.n	800b81e <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b746:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	da11      	bge.n	800b772 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b74e:	7bbb      	ldrb	r3, [r7, #14]
 800b750:	f003 020f 	and.w	r2, r3, #15
 800b754:	6879      	ldr	r1, [r7, #4]
 800b756:	4613      	mov	r3, r2
 800b758:	009b      	lsls	r3, r3, #2
 800b75a:	4413      	add	r3, r2
 800b75c:	009b      	lsls	r3, r3, #2
 800b75e:	440b      	add	r3, r1
 800b760:	3323      	adds	r3, #35	@ 0x23
 800b762:	781b      	ldrb	r3, [r3, #0]
 800b764:	2b00      	cmp	r3, #0
 800b766:	d117      	bne.n	800b798 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800b768:	6839      	ldr	r1, [r7, #0]
 800b76a:	6878      	ldr	r0, [r7, #4]
 800b76c:	f000 fbb1 	bl	800bed2 <USBD_CtlError>
                  break;
 800b770:	e055      	b.n	800b81e <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b772:	7bbb      	ldrb	r3, [r7, #14]
 800b774:	f003 020f 	and.w	r2, r3, #15
 800b778:	6879      	ldr	r1, [r7, #4]
 800b77a:	4613      	mov	r3, r2
 800b77c:	009b      	lsls	r3, r3, #2
 800b77e:	4413      	add	r3, r2
 800b780:	009b      	lsls	r3, r3, #2
 800b782:	440b      	add	r3, r1
 800b784:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800b788:	781b      	ldrb	r3, [r3, #0]
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d104      	bne.n	800b798 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800b78e:	6839      	ldr	r1, [r7, #0]
 800b790:	6878      	ldr	r0, [r7, #4]
 800b792:	f000 fb9e 	bl	800bed2 <USBD_CtlError>
                  break;
 800b796:	e042      	b.n	800b81e <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b798:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	da0b      	bge.n	800b7b8 <USBD_StdEPReq+0x2b4>
 800b7a0:	7bbb      	ldrb	r3, [r7, #14]
 800b7a2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b7a6:	4613      	mov	r3, r2
 800b7a8:	009b      	lsls	r3, r3, #2
 800b7aa:	4413      	add	r3, r2
 800b7ac:	009b      	lsls	r3, r3, #2
 800b7ae:	3310      	adds	r3, #16
 800b7b0:	687a      	ldr	r2, [r7, #4]
 800b7b2:	4413      	add	r3, r2
 800b7b4:	3304      	adds	r3, #4
 800b7b6:	e00b      	b.n	800b7d0 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b7b8:	7bbb      	ldrb	r3, [r7, #14]
 800b7ba:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b7be:	4613      	mov	r3, r2
 800b7c0:	009b      	lsls	r3, r3, #2
 800b7c2:	4413      	add	r3, r2
 800b7c4:	009b      	lsls	r3, r3, #2
 800b7c6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b7ca:	687a      	ldr	r2, [r7, #4]
 800b7cc:	4413      	add	r3, r2
 800b7ce:	3304      	adds	r3, #4
 800b7d0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b7d2:	7bbb      	ldrb	r3, [r7, #14]
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d002      	beq.n	800b7de <USBD_StdEPReq+0x2da>
 800b7d8:	7bbb      	ldrb	r3, [r7, #14]
 800b7da:	2b80      	cmp	r3, #128	@ 0x80
 800b7dc:	d103      	bne.n	800b7e6 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800b7de:	68bb      	ldr	r3, [r7, #8]
 800b7e0:	2200      	movs	r2, #0
 800b7e2:	739a      	strb	r2, [r3, #14]
 800b7e4:	e00e      	b.n	800b804 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b7e6:	7bbb      	ldrb	r3, [r7, #14]
 800b7e8:	4619      	mov	r1, r3
 800b7ea:	6878      	ldr	r0, [r7, #4]
 800b7ec:	f001 f886 	bl	800c8fc <USBD_LL_IsStallEP>
 800b7f0:	4603      	mov	r3, r0
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d003      	beq.n	800b7fe <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800b7f6:	68bb      	ldr	r3, [r7, #8]
 800b7f8:	2201      	movs	r2, #1
 800b7fa:	739a      	strb	r2, [r3, #14]
 800b7fc:	e002      	b.n	800b804 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800b7fe:	68bb      	ldr	r3, [r7, #8]
 800b800:	2200      	movs	r2, #0
 800b802:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b804:	68bb      	ldr	r3, [r7, #8]
 800b806:	330e      	adds	r3, #14
 800b808:	2202      	movs	r2, #2
 800b80a:	4619      	mov	r1, r3
 800b80c:	6878      	ldr	r0, [r7, #4]
 800b80e:	f000 fbdd 	bl	800bfcc <USBD_CtlSendData>
              break;
 800b812:	e004      	b.n	800b81e <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800b814:	6839      	ldr	r1, [r7, #0]
 800b816:	6878      	ldr	r0, [r7, #4]
 800b818:	f000 fb5b 	bl	800bed2 <USBD_CtlError>
              break;
 800b81c:	bf00      	nop
          }
          break;
 800b81e:	e004      	b.n	800b82a <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800b820:	6839      	ldr	r1, [r7, #0]
 800b822:	6878      	ldr	r0, [r7, #4]
 800b824:	f000 fb55 	bl	800bed2 <USBD_CtlError>
          break;
 800b828:	bf00      	nop
      }
      break;
 800b82a:	e005      	b.n	800b838 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800b82c:	6839      	ldr	r1, [r7, #0]
 800b82e:	6878      	ldr	r0, [r7, #4]
 800b830:	f000 fb4f 	bl	800bed2 <USBD_CtlError>
      break;
 800b834:	e000      	b.n	800b838 <USBD_StdEPReq+0x334>
      break;
 800b836:	bf00      	nop
  }

  return ret;
 800b838:	7bfb      	ldrb	r3, [r7, #15]
}
 800b83a:	4618      	mov	r0, r3
 800b83c:	3710      	adds	r7, #16
 800b83e:	46bd      	mov	sp, r7
 800b840:	bd80      	pop	{r7, pc}
	...

0800b844 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b844:	b580      	push	{r7, lr}
 800b846:	b084      	sub	sp, #16
 800b848:	af00      	add	r7, sp, #0
 800b84a:	6078      	str	r0, [r7, #4]
 800b84c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b84e:	2300      	movs	r3, #0
 800b850:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b852:	2300      	movs	r3, #0
 800b854:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b856:	2300      	movs	r3, #0
 800b858:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b85a:	683b      	ldr	r3, [r7, #0]
 800b85c:	885b      	ldrh	r3, [r3, #2]
 800b85e:	0a1b      	lsrs	r3, r3, #8
 800b860:	b29b      	uxth	r3, r3
 800b862:	3b01      	subs	r3, #1
 800b864:	2b06      	cmp	r3, #6
 800b866:	f200 8128 	bhi.w	800baba <USBD_GetDescriptor+0x276>
 800b86a:	a201      	add	r2, pc, #4	@ (adr r2, 800b870 <USBD_GetDescriptor+0x2c>)
 800b86c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b870:	0800b88d 	.word	0x0800b88d
 800b874:	0800b8a5 	.word	0x0800b8a5
 800b878:	0800b8e5 	.word	0x0800b8e5
 800b87c:	0800babb 	.word	0x0800babb
 800b880:	0800babb 	.word	0x0800babb
 800b884:	0800ba5b 	.word	0x0800ba5b
 800b888:	0800ba87 	.word	0x0800ba87
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	687a      	ldr	r2, [r7, #4]
 800b896:	7c12      	ldrb	r2, [r2, #16]
 800b898:	f107 0108 	add.w	r1, r7, #8
 800b89c:	4610      	mov	r0, r2
 800b89e:	4798      	blx	r3
 800b8a0:	60f8      	str	r0, [r7, #12]
      break;
 800b8a2:	e112      	b.n	800baca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	7c1b      	ldrb	r3, [r3, #16]
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d10d      	bne.n	800b8c8 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b8b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b8b4:	f107 0208 	add.w	r2, r7, #8
 800b8b8:	4610      	mov	r0, r2
 800b8ba:	4798      	blx	r3
 800b8bc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	3301      	adds	r3, #1
 800b8c2:	2202      	movs	r2, #2
 800b8c4:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b8c6:	e100      	b.n	800baca <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b8ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8d0:	f107 0208 	add.w	r2, r7, #8
 800b8d4:	4610      	mov	r0, r2
 800b8d6:	4798      	blx	r3
 800b8d8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	3301      	adds	r3, #1
 800b8de:	2202      	movs	r2, #2
 800b8e0:	701a      	strb	r2, [r3, #0]
      break;
 800b8e2:	e0f2      	b.n	800baca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b8e4:	683b      	ldr	r3, [r7, #0]
 800b8e6:	885b      	ldrh	r3, [r3, #2]
 800b8e8:	b2db      	uxtb	r3, r3
 800b8ea:	2b05      	cmp	r3, #5
 800b8ec:	f200 80ac 	bhi.w	800ba48 <USBD_GetDescriptor+0x204>
 800b8f0:	a201      	add	r2, pc, #4	@ (adr r2, 800b8f8 <USBD_GetDescriptor+0xb4>)
 800b8f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8f6:	bf00      	nop
 800b8f8:	0800b911 	.word	0x0800b911
 800b8fc:	0800b945 	.word	0x0800b945
 800b900:	0800b979 	.word	0x0800b979
 800b904:	0800b9ad 	.word	0x0800b9ad
 800b908:	0800b9e1 	.word	0x0800b9e1
 800b90c:	0800ba15 	.word	0x0800ba15
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b916:	685b      	ldr	r3, [r3, #4]
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d00b      	beq.n	800b934 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b922:	685b      	ldr	r3, [r3, #4]
 800b924:	687a      	ldr	r2, [r7, #4]
 800b926:	7c12      	ldrb	r2, [r2, #16]
 800b928:	f107 0108 	add.w	r1, r7, #8
 800b92c:	4610      	mov	r0, r2
 800b92e:	4798      	blx	r3
 800b930:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b932:	e091      	b.n	800ba58 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b934:	6839      	ldr	r1, [r7, #0]
 800b936:	6878      	ldr	r0, [r7, #4]
 800b938:	f000 facb 	bl	800bed2 <USBD_CtlError>
            err++;
 800b93c:	7afb      	ldrb	r3, [r7, #11]
 800b93e:	3301      	adds	r3, #1
 800b940:	72fb      	strb	r3, [r7, #11]
          break;
 800b942:	e089      	b.n	800ba58 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b94a:	689b      	ldr	r3, [r3, #8]
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d00b      	beq.n	800b968 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b956:	689b      	ldr	r3, [r3, #8]
 800b958:	687a      	ldr	r2, [r7, #4]
 800b95a:	7c12      	ldrb	r2, [r2, #16]
 800b95c:	f107 0108 	add.w	r1, r7, #8
 800b960:	4610      	mov	r0, r2
 800b962:	4798      	blx	r3
 800b964:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b966:	e077      	b.n	800ba58 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b968:	6839      	ldr	r1, [r7, #0]
 800b96a:	6878      	ldr	r0, [r7, #4]
 800b96c:	f000 fab1 	bl	800bed2 <USBD_CtlError>
            err++;
 800b970:	7afb      	ldrb	r3, [r7, #11]
 800b972:	3301      	adds	r3, #1
 800b974:	72fb      	strb	r3, [r7, #11]
          break;
 800b976:	e06f      	b.n	800ba58 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b97e:	68db      	ldr	r3, [r3, #12]
 800b980:	2b00      	cmp	r3, #0
 800b982:	d00b      	beq.n	800b99c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b98a:	68db      	ldr	r3, [r3, #12]
 800b98c:	687a      	ldr	r2, [r7, #4]
 800b98e:	7c12      	ldrb	r2, [r2, #16]
 800b990:	f107 0108 	add.w	r1, r7, #8
 800b994:	4610      	mov	r0, r2
 800b996:	4798      	blx	r3
 800b998:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b99a:	e05d      	b.n	800ba58 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b99c:	6839      	ldr	r1, [r7, #0]
 800b99e:	6878      	ldr	r0, [r7, #4]
 800b9a0:	f000 fa97 	bl	800bed2 <USBD_CtlError>
            err++;
 800b9a4:	7afb      	ldrb	r3, [r7, #11]
 800b9a6:	3301      	adds	r3, #1
 800b9a8:	72fb      	strb	r3, [r7, #11]
          break;
 800b9aa:	e055      	b.n	800ba58 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b9b2:	691b      	ldr	r3, [r3, #16]
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d00b      	beq.n	800b9d0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b9be:	691b      	ldr	r3, [r3, #16]
 800b9c0:	687a      	ldr	r2, [r7, #4]
 800b9c2:	7c12      	ldrb	r2, [r2, #16]
 800b9c4:	f107 0108 	add.w	r1, r7, #8
 800b9c8:	4610      	mov	r0, r2
 800b9ca:	4798      	blx	r3
 800b9cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b9ce:	e043      	b.n	800ba58 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b9d0:	6839      	ldr	r1, [r7, #0]
 800b9d2:	6878      	ldr	r0, [r7, #4]
 800b9d4:	f000 fa7d 	bl	800bed2 <USBD_CtlError>
            err++;
 800b9d8:	7afb      	ldrb	r3, [r7, #11]
 800b9da:	3301      	adds	r3, #1
 800b9dc:	72fb      	strb	r3, [r7, #11]
          break;
 800b9de:	e03b      	b.n	800ba58 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b9e6:	695b      	ldr	r3, [r3, #20]
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d00b      	beq.n	800ba04 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b9f2:	695b      	ldr	r3, [r3, #20]
 800b9f4:	687a      	ldr	r2, [r7, #4]
 800b9f6:	7c12      	ldrb	r2, [r2, #16]
 800b9f8:	f107 0108 	add.w	r1, r7, #8
 800b9fc:	4610      	mov	r0, r2
 800b9fe:	4798      	blx	r3
 800ba00:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ba02:	e029      	b.n	800ba58 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ba04:	6839      	ldr	r1, [r7, #0]
 800ba06:	6878      	ldr	r0, [r7, #4]
 800ba08:	f000 fa63 	bl	800bed2 <USBD_CtlError>
            err++;
 800ba0c:	7afb      	ldrb	r3, [r7, #11]
 800ba0e:	3301      	adds	r3, #1
 800ba10:	72fb      	strb	r3, [r7, #11]
          break;
 800ba12:	e021      	b.n	800ba58 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba1a:	699b      	ldr	r3, [r3, #24]
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d00b      	beq.n	800ba38 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba26:	699b      	ldr	r3, [r3, #24]
 800ba28:	687a      	ldr	r2, [r7, #4]
 800ba2a:	7c12      	ldrb	r2, [r2, #16]
 800ba2c:	f107 0108 	add.w	r1, r7, #8
 800ba30:	4610      	mov	r0, r2
 800ba32:	4798      	blx	r3
 800ba34:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ba36:	e00f      	b.n	800ba58 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ba38:	6839      	ldr	r1, [r7, #0]
 800ba3a:	6878      	ldr	r0, [r7, #4]
 800ba3c:	f000 fa49 	bl	800bed2 <USBD_CtlError>
            err++;
 800ba40:	7afb      	ldrb	r3, [r7, #11]
 800ba42:	3301      	adds	r3, #1
 800ba44:	72fb      	strb	r3, [r7, #11]
          break;
 800ba46:	e007      	b.n	800ba58 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800ba48:	6839      	ldr	r1, [r7, #0]
 800ba4a:	6878      	ldr	r0, [r7, #4]
 800ba4c:	f000 fa41 	bl	800bed2 <USBD_CtlError>
          err++;
 800ba50:	7afb      	ldrb	r3, [r7, #11]
 800ba52:	3301      	adds	r3, #1
 800ba54:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800ba56:	bf00      	nop
      }
      break;
 800ba58:	e037      	b.n	800baca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	7c1b      	ldrb	r3, [r3, #16]
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d109      	bne.n	800ba76 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ba68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ba6a:	f107 0208 	add.w	r2, r7, #8
 800ba6e:	4610      	mov	r0, r2
 800ba70:	4798      	blx	r3
 800ba72:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ba74:	e029      	b.n	800baca <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800ba76:	6839      	ldr	r1, [r7, #0]
 800ba78:	6878      	ldr	r0, [r7, #4]
 800ba7a:	f000 fa2a 	bl	800bed2 <USBD_CtlError>
        err++;
 800ba7e:	7afb      	ldrb	r3, [r7, #11]
 800ba80:	3301      	adds	r3, #1
 800ba82:	72fb      	strb	r3, [r7, #11]
      break;
 800ba84:	e021      	b.n	800baca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	7c1b      	ldrb	r3, [r3, #16]
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d10d      	bne.n	800baaa <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ba94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba96:	f107 0208 	add.w	r2, r7, #8
 800ba9a:	4610      	mov	r0, r2
 800ba9c:	4798      	blx	r3
 800ba9e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	3301      	adds	r3, #1
 800baa4:	2207      	movs	r2, #7
 800baa6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800baa8:	e00f      	b.n	800baca <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800baaa:	6839      	ldr	r1, [r7, #0]
 800baac:	6878      	ldr	r0, [r7, #4]
 800baae:	f000 fa10 	bl	800bed2 <USBD_CtlError>
        err++;
 800bab2:	7afb      	ldrb	r3, [r7, #11]
 800bab4:	3301      	adds	r3, #1
 800bab6:	72fb      	strb	r3, [r7, #11]
      break;
 800bab8:	e007      	b.n	800baca <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800baba:	6839      	ldr	r1, [r7, #0]
 800babc:	6878      	ldr	r0, [r7, #4]
 800babe:	f000 fa08 	bl	800bed2 <USBD_CtlError>
      err++;
 800bac2:	7afb      	ldrb	r3, [r7, #11]
 800bac4:	3301      	adds	r3, #1
 800bac6:	72fb      	strb	r3, [r7, #11]
      break;
 800bac8:	bf00      	nop
  }

  if (err != 0U)
 800baca:	7afb      	ldrb	r3, [r7, #11]
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d11e      	bne.n	800bb0e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800bad0:	683b      	ldr	r3, [r7, #0]
 800bad2:	88db      	ldrh	r3, [r3, #6]
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d016      	beq.n	800bb06 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800bad8:	893b      	ldrh	r3, [r7, #8]
 800bada:	2b00      	cmp	r3, #0
 800badc:	d00e      	beq.n	800bafc <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800bade:	683b      	ldr	r3, [r7, #0]
 800bae0:	88da      	ldrh	r2, [r3, #6]
 800bae2:	893b      	ldrh	r3, [r7, #8]
 800bae4:	4293      	cmp	r3, r2
 800bae6:	bf28      	it	cs
 800bae8:	4613      	movcs	r3, r2
 800baea:	b29b      	uxth	r3, r3
 800baec:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800baee:	893b      	ldrh	r3, [r7, #8]
 800baf0:	461a      	mov	r2, r3
 800baf2:	68f9      	ldr	r1, [r7, #12]
 800baf4:	6878      	ldr	r0, [r7, #4]
 800baf6:	f000 fa69 	bl	800bfcc <USBD_CtlSendData>
 800bafa:	e009      	b.n	800bb10 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800bafc:	6839      	ldr	r1, [r7, #0]
 800bafe:	6878      	ldr	r0, [r7, #4]
 800bb00:	f000 f9e7 	bl	800bed2 <USBD_CtlError>
 800bb04:	e004      	b.n	800bb10 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800bb06:	6878      	ldr	r0, [r7, #4]
 800bb08:	f000 fac1 	bl	800c08e <USBD_CtlSendStatus>
 800bb0c:	e000      	b.n	800bb10 <USBD_GetDescriptor+0x2cc>
    return;
 800bb0e:	bf00      	nop
  }
}
 800bb10:	3710      	adds	r7, #16
 800bb12:	46bd      	mov	sp, r7
 800bb14:	bd80      	pop	{r7, pc}
 800bb16:	bf00      	nop

0800bb18 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bb18:	b580      	push	{r7, lr}
 800bb1a:	b084      	sub	sp, #16
 800bb1c:	af00      	add	r7, sp, #0
 800bb1e:	6078      	str	r0, [r7, #4]
 800bb20:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800bb22:	683b      	ldr	r3, [r7, #0]
 800bb24:	889b      	ldrh	r3, [r3, #4]
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d131      	bne.n	800bb8e <USBD_SetAddress+0x76>
 800bb2a:	683b      	ldr	r3, [r7, #0]
 800bb2c:	88db      	ldrh	r3, [r3, #6]
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d12d      	bne.n	800bb8e <USBD_SetAddress+0x76>
 800bb32:	683b      	ldr	r3, [r7, #0]
 800bb34:	885b      	ldrh	r3, [r3, #2]
 800bb36:	2b7f      	cmp	r3, #127	@ 0x7f
 800bb38:	d829      	bhi.n	800bb8e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800bb3a:	683b      	ldr	r3, [r7, #0]
 800bb3c:	885b      	ldrh	r3, [r3, #2]
 800bb3e:	b2db      	uxtb	r3, r3
 800bb40:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bb44:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bb4c:	b2db      	uxtb	r3, r3
 800bb4e:	2b03      	cmp	r3, #3
 800bb50:	d104      	bne.n	800bb5c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800bb52:	6839      	ldr	r1, [r7, #0]
 800bb54:	6878      	ldr	r0, [r7, #4]
 800bb56:	f000 f9bc 	bl	800bed2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bb5a:	e01d      	b.n	800bb98 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	7bfa      	ldrb	r2, [r7, #15]
 800bb60:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800bb64:	7bfb      	ldrb	r3, [r7, #15]
 800bb66:	4619      	mov	r1, r3
 800bb68:	6878      	ldr	r0, [r7, #4]
 800bb6a:	f000 fef3 	bl	800c954 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800bb6e:	6878      	ldr	r0, [r7, #4]
 800bb70:	f000 fa8d 	bl	800c08e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800bb74:	7bfb      	ldrb	r3, [r7, #15]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d004      	beq.n	800bb84 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	2202      	movs	r2, #2
 800bb7e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bb82:	e009      	b.n	800bb98 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	2201      	movs	r2, #1
 800bb88:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bb8c:	e004      	b.n	800bb98 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800bb8e:	6839      	ldr	r1, [r7, #0]
 800bb90:	6878      	ldr	r0, [r7, #4]
 800bb92:	f000 f99e 	bl	800bed2 <USBD_CtlError>
  }
}
 800bb96:	bf00      	nop
 800bb98:	bf00      	nop
 800bb9a:	3710      	adds	r7, #16
 800bb9c:	46bd      	mov	sp, r7
 800bb9e:	bd80      	pop	{r7, pc}

0800bba0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bba0:	b580      	push	{r7, lr}
 800bba2:	b084      	sub	sp, #16
 800bba4:	af00      	add	r7, sp, #0
 800bba6:	6078      	str	r0, [r7, #4]
 800bba8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bbaa:	2300      	movs	r3, #0
 800bbac:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800bbae:	683b      	ldr	r3, [r7, #0]
 800bbb0:	885b      	ldrh	r3, [r3, #2]
 800bbb2:	b2da      	uxtb	r2, r3
 800bbb4:	4b4e      	ldr	r3, [pc, #312]	@ (800bcf0 <USBD_SetConfig+0x150>)
 800bbb6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800bbb8:	4b4d      	ldr	r3, [pc, #308]	@ (800bcf0 <USBD_SetConfig+0x150>)
 800bbba:	781b      	ldrb	r3, [r3, #0]
 800bbbc:	2b01      	cmp	r3, #1
 800bbbe:	d905      	bls.n	800bbcc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800bbc0:	6839      	ldr	r1, [r7, #0]
 800bbc2:	6878      	ldr	r0, [r7, #4]
 800bbc4:	f000 f985 	bl	800bed2 <USBD_CtlError>
    return USBD_FAIL;
 800bbc8:	2303      	movs	r3, #3
 800bbca:	e08c      	b.n	800bce6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bbd2:	b2db      	uxtb	r3, r3
 800bbd4:	2b02      	cmp	r3, #2
 800bbd6:	d002      	beq.n	800bbde <USBD_SetConfig+0x3e>
 800bbd8:	2b03      	cmp	r3, #3
 800bbda:	d029      	beq.n	800bc30 <USBD_SetConfig+0x90>
 800bbdc:	e075      	b.n	800bcca <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800bbde:	4b44      	ldr	r3, [pc, #272]	@ (800bcf0 <USBD_SetConfig+0x150>)
 800bbe0:	781b      	ldrb	r3, [r3, #0]
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d020      	beq.n	800bc28 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800bbe6:	4b42      	ldr	r3, [pc, #264]	@ (800bcf0 <USBD_SetConfig+0x150>)
 800bbe8:	781b      	ldrb	r3, [r3, #0]
 800bbea:	461a      	mov	r2, r3
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bbf0:	4b3f      	ldr	r3, [pc, #252]	@ (800bcf0 <USBD_SetConfig+0x150>)
 800bbf2:	781b      	ldrb	r3, [r3, #0]
 800bbf4:	4619      	mov	r1, r3
 800bbf6:	6878      	ldr	r0, [r7, #4]
 800bbf8:	f7fe ffcf 	bl	800ab9a <USBD_SetClassConfig>
 800bbfc:	4603      	mov	r3, r0
 800bbfe:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800bc00:	7bfb      	ldrb	r3, [r7, #15]
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d008      	beq.n	800bc18 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800bc06:	6839      	ldr	r1, [r7, #0]
 800bc08:	6878      	ldr	r0, [r7, #4]
 800bc0a:	f000 f962 	bl	800bed2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	2202      	movs	r2, #2
 800bc12:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800bc16:	e065      	b.n	800bce4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800bc18:	6878      	ldr	r0, [r7, #4]
 800bc1a:	f000 fa38 	bl	800c08e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	2203      	movs	r2, #3
 800bc22:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800bc26:	e05d      	b.n	800bce4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800bc28:	6878      	ldr	r0, [r7, #4]
 800bc2a:	f000 fa30 	bl	800c08e <USBD_CtlSendStatus>
      break;
 800bc2e:	e059      	b.n	800bce4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800bc30:	4b2f      	ldr	r3, [pc, #188]	@ (800bcf0 <USBD_SetConfig+0x150>)
 800bc32:	781b      	ldrb	r3, [r3, #0]
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d112      	bne.n	800bc5e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	2202      	movs	r2, #2
 800bc3c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800bc40:	4b2b      	ldr	r3, [pc, #172]	@ (800bcf0 <USBD_SetConfig+0x150>)
 800bc42:	781b      	ldrb	r3, [r3, #0]
 800bc44:	461a      	mov	r2, r3
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bc4a:	4b29      	ldr	r3, [pc, #164]	@ (800bcf0 <USBD_SetConfig+0x150>)
 800bc4c:	781b      	ldrb	r3, [r3, #0]
 800bc4e:	4619      	mov	r1, r3
 800bc50:	6878      	ldr	r0, [r7, #4]
 800bc52:	f7fe ffbe 	bl	800abd2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800bc56:	6878      	ldr	r0, [r7, #4]
 800bc58:	f000 fa19 	bl	800c08e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800bc5c:	e042      	b.n	800bce4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800bc5e:	4b24      	ldr	r3, [pc, #144]	@ (800bcf0 <USBD_SetConfig+0x150>)
 800bc60:	781b      	ldrb	r3, [r3, #0]
 800bc62:	461a      	mov	r2, r3
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	685b      	ldr	r3, [r3, #4]
 800bc68:	429a      	cmp	r2, r3
 800bc6a:	d02a      	beq.n	800bcc2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	685b      	ldr	r3, [r3, #4]
 800bc70:	b2db      	uxtb	r3, r3
 800bc72:	4619      	mov	r1, r3
 800bc74:	6878      	ldr	r0, [r7, #4]
 800bc76:	f7fe ffac 	bl	800abd2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800bc7a:	4b1d      	ldr	r3, [pc, #116]	@ (800bcf0 <USBD_SetConfig+0x150>)
 800bc7c:	781b      	ldrb	r3, [r3, #0]
 800bc7e:	461a      	mov	r2, r3
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bc84:	4b1a      	ldr	r3, [pc, #104]	@ (800bcf0 <USBD_SetConfig+0x150>)
 800bc86:	781b      	ldrb	r3, [r3, #0]
 800bc88:	4619      	mov	r1, r3
 800bc8a:	6878      	ldr	r0, [r7, #4]
 800bc8c:	f7fe ff85 	bl	800ab9a <USBD_SetClassConfig>
 800bc90:	4603      	mov	r3, r0
 800bc92:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800bc94:	7bfb      	ldrb	r3, [r7, #15]
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d00f      	beq.n	800bcba <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800bc9a:	6839      	ldr	r1, [r7, #0]
 800bc9c:	6878      	ldr	r0, [r7, #4]
 800bc9e:	f000 f918 	bl	800bed2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	685b      	ldr	r3, [r3, #4]
 800bca6:	b2db      	uxtb	r3, r3
 800bca8:	4619      	mov	r1, r3
 800bcaa:	6878      	ldr	r0, [r7, #4]
 800bcac:	f7fe ff91 	bl	800abd2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	2202      	movs	r2, #2
 800bcb4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800bcb8:	e014      	b.n	800bce4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800bcba:	6878      	ldr	r0, [r7, #4]
 800bcbc:	f000 f9e7 	bl	800c08e <USBD_CtlSendStatus>
      break;
 800bcc0:	e010      	b.n	800bce4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800bcc2:	6878      	ldr	r0, [r7, #4]
 800bcc4:	f000 f9e3 	bl	800c08e <USBD_CtlSendStatus>
      break;
 800bcc8:	e00c      	b.n	800bce4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800bcca:	6839      	ldr	r1, [r7, #0]
 800bccc:	6878      	ldr	r0, [r7, #4]
 800bcce:	f000 f900 	bl	800bed2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bcd2:	4b07      	ldr	r3, [pc, #28]	@ (800bcf0 <USBD_SetConfig+0x150>)
 800bcd4:	781b      	ldrb	r3, [r3, #0]
 800bcd6:	4619      	mov	r1, r3
 800bcd8:	6878      	ldr	r0, [r7, #4]
 800bcda:	f7fe ff7a 	bl	800abd2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800bcde:	2303      	movs	r3, #3
 800bce0:	73fb      	strb	r3, [r7, #15]
      break;
 800bce2:	bf00      	nop
  }

  return ret;
 800bce4:	7bfb      	ldrb	r3, [r7, #15]
}
 800bce6:	4618      	mov	r0, r3
 800bce8:	3710      	adds	r7, #16
 800bcea:	46bd      	mov	sp, r7
 800bcec:	bd80      	pop	{r7, pc}
 800bcee:	bf00      	nop
 800bcf0:	200006e0 	.word	0x200006e0

0800bcf4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bcf4:	b580      	push	{r7, lr}
 800bcf6:	b082      	sub	sp, #8
 800bcf8:	af00      	add	r7, sp, #0
 800bcfa:	6078      	str	r0, [r7, #4]
 800bcfc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800bcfe:	683b      	ldr	r3, [r7, #0]
 800bd00:	88db      	ldrh	r3, [r3, #6]
 800bd02:	2b01      	cmp	r3, #1
 800bd04:	d004      	beq.n	800bd10 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800bd06:	6839      	ldr	r1, [r7, #0]
 800bd08:	6878      	ldr	r0, [r7, #4]
 800bd0a:	f000 f8e2 	bl	800bed2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800bd0e:	e023      	b.n	800bd58 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bd16:	b2db      	uxtb	r3, r3
 800bd18:	2b02      	cmp	r3, #2
 800bd1a:	dc02      	bgt.n	800bd22 <USBD_GetConfig+0x2e>
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	dc03      	bgt.n	800bd28 <USBD_GetConfig+0x34>
 800bd20:	e015      	b.n	800bd4e <USBD_GetConfig+0x5a>
 800bd22:	2b03      	cmp	r3, #3
 800bd24:	d00b      	beq.n	800bd3e <USBD_GetConfig+0x4a>
 800bd26:	e012      	b.n	800bd4e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	2200      	movs	r2, #0
 800bd2c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	3308      	adds	r3, #8
 800bd32:	2201      	movs	r2, #1
 800bd34:	4619      	mov	r1, r3
 800bd36:	6878      	ldr	r0, [r7, #4]
 800bd38:	f000 f948 	bl	800bfcc <USBD_CtlSendData>
        break;
 800bd3c:	e00c      	b.n	800bd58 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	3304      	adds	r3, #4
 800bd42:	2201      	movs	r2, #1
 800bd44:	4619      	mov	r1, r3
 800bd46:	6878      	ldr	r0, [r7, #4]
 800bd48:	f000 f940 	bl	800bfcc <USBD_CtlSendData>
        break;
 800bd4c:	e004      	b.n	800bd58 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800bd4e:	6839      	ldr	r1, [r7, #0]
 800bd50:	6878      	ldr	r0, [r7, #4]
 800bd52:	f000 f8be 	bl	800bed2 <USBD_CtlError>
        break;
 800bd56:	bf00      	nop
}
 800bd58:	bf00      	nop
 800bd5a:	3708      	adds	r7, #8
 800bd5c:	46bd      	mov	sp, r7
 800bd5e:	bd80      	pop	{r7, pc}

0800bd60 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd60:	b580      	push	{r7, lr}
 800bd62:	b082      	sub	sp, #8
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	6078      	str	r0, [r7, #4]
 800bd68:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bd70:	b2db      	uxtb	r3, r3
 800bd72:	3b01      	subs	r3, #1
 800bd74:	2b02      	cmp	r3, #2
 800bd76:	d81e      	bhi.n	800bdb6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800bd78:	683b      	ldr	r3, [r7, #0]
 800bd7a:	88db      	ldrh	r3, [r3, #6]
 800bd7c:	2b02      	cmp	r3, #2
 800bd7e:	d004      	beq.n	800bd8a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800bd80:	6839      	ldr	r1, [r7, #0]
 800bd82:	6878      	ldr	r0, [r7, #4]
 800bd84:	f000 f8a5 	bl	800bed2 <USBD_CtlError>
        break;
 800bd88:	e01a      	b.n	800bdc0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	2201      	movs	r2, #1
 800bd8e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d005      	beq.n	800bda6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	68db      	ldr	r3, [r3, #12]
 800bd9e:	f043 0202 	orr.w	r2, r3, #2
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	330c      	adds	r3, #12
 800bdaa:	2202      	movs	r2, #2
 800bdac:	4619      	mov	r1, r3
 800bdae:	6878      	ldr	r0, [r7, #4]
 800bdb0:	f000 f90c 	bl	800bfcc <USBD_CtlSendData>
      break;
 800bdb4:	e004      	b.n	800bdc0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800bdb6:	6839      	ldr	r1, [r7, #0]
 800bdb8:	6878      	ldr	r0, [r7, #4]
 800bdba:	f000 f88a 	bl	800bed2 <USBD_CtlError>
      break;
 800bdbe:	bf00      	nop
  }
}
 800bdc0:	bf00      	nop
 800bdc2:	3708      	adds	r7, #8
 800bdc4:	46bd      	mov	sp, r7
 800bdc6:	bd80      	pop	{r7, pc}

0800bdc8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bdc8:	b580      	push	{r7, lr}
 800bdca:	b082      	sub	sp, #8
 800bdcc:	af00      	add	r7, sp, #0
 800bdce:	6078      	str	r0, [r7, #4]
 800bdd0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bdd2:	683b      	ldr	r3, [r7, #0]
 800bdd4:	885b      	ldrh	r3, [r3, #2]
 800bdd6:	2b01      	cmp	r3, #1
 800bdd8:	d107      	bne.n	800bdea <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	2201      	movs	r2, #1
 800bdde:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800bde2:	6878      	ldr	r0, [r7, #4]
 800bde4:	f000 f953 	bl	800c08e <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800bde8:	e013      	b.n	800be12 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800bdea:	683b      	ldr	r3, [r7, #0]
 800bdec:	885b      	ldrh	r3, [r3, #2]
 800bdee:	2b02      	cmp	r3, #2
 800bdf0:	d10b      	bne.n	800be0a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800bdf2:	683b      	ldr	r3, [r7, #0]
 800bdf4:	889b      	ldrh	r3, [r3, #4]
 800bdf6:	0a1b      	lsrs	r3, r3, #8
 800bdf8:	b29b      	uxth	r3, r3
 800bdfa:	b2da      	uxtb	r2, r3
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800be02:	6878      	ldr	r0, [r7, #4]
 800be04:	f000 f943 	bl	800c08e <USBD_CtlSendStatus>
}
 800be08:	e003      	b.n	800be12 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800be0a:	6839      	ldr	r1, [r7, #0]
 800be0c:	6878      	ldr	r0, [r7, #4]
 800be0e:	f000 f860 	bl	800bed2 <USBD_CtlError>
}
 800be12:	bf00      	nop
 800be14:	3708      	adds	r7, #8
 800be16:	46bd      	mov	sp, r7
 800be18:	bd80      	pop	{r7, pc}

0800be1a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800be1a:	b580      	push	{r7, lr}
 800be1c:	b082      	sub	sp, #8
 800be1e:	af00      	add	r7, sp, #0
 800be20:	6078      	str	r0, [r7, #4]
 800be22:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800be2a:	b2db      	uxtb	r3, r3
 800be2c:	3b01      	subs	r3, #1
 800be2e:	2b02      	cmp	r3, #2
 800be30:	d80b      	bhi.n	800be4a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800be32:	683b      	ldr	r3, [r7, #0]
 800be34:	885b      	ldrh	r3, [r3, #2]
 800be36:	2b01      	cmp	r3, #1
 800be38:	d10c      	bne.n	800be54 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	2200      	movs	r2, #0
 800be3e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800be42:	6878      	ldr	r0, [r7, #4]
 800be44:	f000 f923 	bl	800c08e <USBD_CtlSendStatus>
      }
      break;
 800be48:	e004      	b.n	800be54 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800be4a:	6839      	ldr	r1, [r7, #0]
 800be4c:	6878      	ldr	r0, [r7, #4]
 800be4e:	f000 f840 	bl	800bed2 <USBD_CtlError>
      break;
 800be52:	e000      	b.n	800be56 <USBD_ClrFeature+0x3c>
      break;
 800be54:	bf00      	nop
  }
}
 800be56:	bf00      	nop
 800be58:	3708      	adds	r7, #8
 800be5a:	46bd      	mov	sp, r7
 800be5c:	bd80      	pop	{r7, pc}

0800be5e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800be5e:	b580      	push	{r7, lr}
 800be60:	b084      	sub	sp, #16
 800be62:	af00      	add	r7, sp, #0
 800be64:	6078      	str	r0, [r7, #4]
 800be66:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800be68:	683b      	ldr	r3, [r7, #0]
 800be6a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	781a      	ldrb	r2, [r3, #0]
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	3301      	adds	r3, #1
 800be78:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	781a      	ldrb	r2, [r3, #0]
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	3301      	adds	r3, #1
 800be86:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800be88:	68f8      	ldr	r0, [r7, #12]
 800be8a:	f7ff fa3f 	bl	800b30c <SWAPBYTE>
 800be8e:	4603      	mov	r3, r0
 800be90:	461a      	mov	r2, r3
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	3301      	adds	r3, #1
 800be9a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	3301      	adds	r3, #1
 800bea0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800bea2:	68f8      	ldr	r0, [r7, #12]
 800bea4:	f7ff fa32 	bl	800b30c <SWAPBYTE>
 800bea8:	4603      	mov	r3, r0
 800beaa:	461a      	mov	r2, r3
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	3301      	adds	r3, #1
 800beb4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	3301      	adds	r3, #1
 800beba:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800bebc:	68f8      	ldr	r0, [r7, #12]
 800bebe:	f7ff fa25 	bl	800b30c <SWAPBYTE>
 800bec2:	4603      	mov	r3, r0
 800bec4:	461a      	mov	r2, r3
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	80da      	strh	r2, [r3, #6]
}
 800beca:	bf00      	nop
 800becc:	3710      	adds	r7, #16
 800bece:	46bd      	mov	sp, r7
 800bed0:	bd80      	pop	{r7, pc}

0800bed2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bed2:	b580      	push	{r7, lr}
 800bed4:	b082      	sub	sp, #8
 800bed6:	af00      	add	r7, sp, #0
 800bed8:	6078      	str	r0, [r7, #4]
 800beda:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bedc:	2180      	movs	r1, #128	@ 0x80
 800bede:	6878      	ldr	r0, [r7, #4]
 800bee0:	f000 fcce 	bl	800c880 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bee4:	2100      	movs	r1, #0
 800bee6:	6878      	ldr	r0, [r7, #4]
 800bee8:	f000 fcca 	bl	800c880 <USBD_LL_StallEP>
}
 800beec:	bf00      	nop
 800beee:	3708      	adds	r7, #8
 800bef0:	46bd      	mov	sp, r7
 800bef2:	bd80      	pop	{r7, pc}

0800bef4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800bef4:	b580      	push	{r7, lr}
 800bef6:	b086      	sub	sp, #24
 800bef8:	af00      	add	r7, sp, #0
 800befa:	60f8      	str	r0, [r7, #12]
 800befc:	60b9      	str	r1, [r7, #8]
 800befe:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800bf00:	2300      	movs	r3, #0
 800bf02:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d042      	beq.n	800bf90 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800bf0e:	6938      	ldr	r0, [r7, #16]
 800bf10:	f000 f842 	bl	800bf98 <USBD_GetLen>
 800bf14:	4603      	mov	r3, r0
 800bf16:	3301      	adds	r3, #1
 800bf18:	005b      	lsls	r3, r3, #1
 800bf1a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bf1e:	d808      	bhi.n	800bf32 <USBD_GetString+0x3e>
 800bf20:	6938      	ldr	r0, [r7, #16]
 800bf22:	f000 f839 	bl	800bf98 <USBD_GetLen>
 800bf26:	4603      	mov	r3, r0
 800bf28:	3301      	adds	r3, #1
 800bf2a:	b29b      	uxth	r3, r3
 800bf2c:	005b      	lsls	r3, r3, #1
 800bf2e:	b29a      	uxth	r2, r3
 800bf30:	e001      	b.n	800bf36 <USBD_GetString+0x42>
 800bf32:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800bf3a:	7dfb      	ldrb	r3, [r7, #23]
 800bf3c:	68ba      	ldr	r2, [r7, #8]
 800bf3e:	4413      	add	r3, r2
 800bf40:	687a      	ldr	r2, [r7, #4]
 800bf42:	7812      	ldrb	r2, [r2, #0]
 800bf44:	701a      	strb	r2, [r3, #0]
  idx++;
 800bf46:	7dfb      	ldrb	r3, [r7, #23]
 800bf48:	3301      	adds	r3, #1
 800bf4a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800bf4c:	7dfb      	ldrb	r3, [r7, #23]
 800bf4e:	68ba      	ldr	r2, [r7, #8]
 800bf50:	4413      	add	r3, r2
 800bf52:	2203      	movs	r2, #3
 800bf54:	701a      	strb	r2, [r3, #0]
  idx++;
 800bf56:	7dfb      	ldrb	r3, [r7, #23]
 800bf58:	3301      	adds	r3, #1
 800bf5a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800bf5c:	e013      	b.n	800bf86 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800bf5e:	7dfb      	ldrb	r3, [r7, #23]
 800bf60:	68ba      	ldr	r2, [r7, #8]
 800bf62:	4413      	add	r3, r2
 800bf64:	693a      	ldr	r2, [r7, #16]
 800bf66:	7812      	ldrb	r2, [r2, #0]
 800bf68:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800bf6a:	693b      	ldr	r3, [r7, #16]
 800bf6c:	3301      	adds	r3, #1
 800bf6e:	613b      	str	r3, [r7, #16]
    idx++;
 800bf70:	7dfb      	ldrb	r3, [r7, #23]
 800bf72:	3301      	adds	r3, #1
 800bf74:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800bf76:	7dfb      	ldrb	r3, [r7, #23]
 800bf78:	68ba      	ldr	r2, [r7, #8]
 800bf7a:	4413      	add	r3, r2
 800bf7c:	2200      	movs	r2, #0
 800bf7e:	701a      	strb	r2, [r3, #0]
    idx++;
 800bf80:	7dfb      	ldrb	r3, [r7, #23]
 800bf82:	3301      	adds	r3, #1
 800bf84:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800bf86:	693b      	ldr	r3, [r7, #16]
 800bf88:	781b      	ldrb	r3, [r3, #0]
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d1e7      	bne.n	800bf5e <USBD_GetString+0x6a>
 800bf8e:	e000      	b.n	800bf92 <USBD_GetString+0x9e>
    return;
 800bf90:	bf00      	nop
  }
}
 800bf92:	3718      	adds	r7, #24
 800bf94:	46bd      	mov	sp, r7
 800bf96:	bd80      	pop	{r7, pc}

0800bf98 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800bf98:	b480      	push	{r7}
 800bf9a:	b085      	sub	sp, #20
 800bf9c:	af00      	add	r7, sp, #0
 800bf9e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800bfa0:	2300      	movs	r3, #0
 800bfa2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800bfa8:	e005      	b.n	800bfb6 <USBD_GetLen+0x1e>
  {
    len++;
 800bfaa:	7bfb      	ldrb	r3, [r7, #15]
 800bfac:	3301      	adds	r3, #1
 800bfae:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800bfb0:	68bb      	ldr	r3, [r7, #8]
 800bfb2:	3301      	adds	r3, #1
 800bfb4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800bfb6:	68bb      	ldr	r3, [r7, #8]
 800bfb8:	781b      	ldrb	r3, [r3, #0]
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d1f5      	bne.n	800bfaa <USBD_GetLen+0x12>
  }

  return len;
 800bfbe:	7bfb      	ldrb	r3, [r7, #15]
}
 800bfc0:	4618      	mov	r0, r3
 800bfc2:	3714      	adds	r7, #20
 800bfc4:	46bd      	mov	sp, r7
 800bfc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfca:	4770      	bx	lr

0800bfcc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800bfcc:	b580      	push	{r7, lr}
 800bfce:	b084      	sub	sp, #16
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	60f8      	str	r0, [r7, #12]
 800bfd4:	60b9      	str	r1, [r7, #8]
 800bfd6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	2202      	movs	r2, #2
 800bfdc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	687a      	ldr	r2, [r7, #4]
 800bfe4:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	68ba      	ldr	r2, [r7, #8]
 800bfea:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	687a      	ldr	r2, [r7, #4]
 800bff0:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	68ba      	ldr	r2, [r7, #8]
 800bff6:	2100      	movs	r1, #0
 800bff8:	68f8      	ldr	r0, [r7, #12]
 800bffa:	f000 fcca 	bl	800c992 <USBD_LL_Transmit>

  return USBD_OK;
 800bffe:	2300      	movs	r3, #0
}
 800c000:	4618      	mov	r0, r3
 800c002:	3710      	adds	r7, #16
 800c004:	46bd      	mov	sp, r7
 800c006:	bd80      	pop	{r7, pc}

0800c008 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c008:	b580      	push	{r7, lr}
 800c00a:	b084      	sub	sp, #16
 800c00c:	af00      	add	r7, sp, #0
 800c00e:	60f8      	str	r0, [r7, #12]
 800c010:	60b9      	str	r1, [r7, #8]
 800c012:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	68ba      	ldr	r2, [r7, #8]
 800c018:	2100      	movs	r1, #0
 800c01a:	68f8      	ldr	r0, [r7, #12]
 800c01c:	f000 fcb9 	bl	800c992 <USBD_LL_Transmit>

  return USBD_OK;
 800c020:	2300      	movs	r3, #0
}
 800c022:	4618      	mov	r0, r3
 800c024:	3710      	adds	r7, #16
 800c026:	46bd      	mov	sp, r7
 800c028:	bd80      	pop	{r7, pc}

0800c02a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c02a:	b580      	push	{r7, lr}
 800c02c:	b084      	sub	sp, #16
 800c02e:	af00      	add	r7, sp, #0
 800c030:	60f8      	str	r0, [r7, #12]
 800c032:	60b9      	str	r1, [r7, #8]
 800c034:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	2203      	movs	r2, #3
 800c03a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	687a      	ldr	r2, [r7, #4]
 800c042:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	68ba      	ldr	r2, [r7, #8]
 800c04a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	687a      	ldr	r2, [r7, #4]
 800c052:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	68ba      	ldr	r2, [r7, #8]
 800c05a:	2100      	movs	r1, #0
 800c05c:	68f8      	ldr	r0, [r7, #12]
 800c05e:	f000 fcb9 	bl	800c9d4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c062:	2300      	movs	r3, #0
}
 800c064:	4618      	mov	r0, r3
 800c066:	3710      	adds	r7, #16
 800c068:	46bd      	mov	sp, r7
 800c06a:	bd80      	pop	{r7, pc}

0800c06c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c06c:	b580      	push	{r7, lr}
 800c06e:	b084      	sub	sp, #16
 800c070:	af00      	add	r7, sp, #0
 800c072:	60f8      	str	r0, [r7, #12]
 800c074:	60b9      	str	r1, [r7, #8]
 800c076:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	68ba      	ldr	r2, [r7, #8]
 800c07c:	2100      	movs	r1, #0
 800c07e:	68f8      	ldr	r0, [r7, #12]
 800c080:	f000 fca8 	bl	800c9d4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c084:	2300      	movs	r3, #0
}
 800c086:	4618      	mov	r0, r3
 800c088:	3710      	adds	r7, #16
 800c08a:	46bd      	mov	sp, r7
 800c08c:	bd80      	pop	{r7, pc}

0800c08e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c08e:	b580      	push	{r7, lr}
 800c090:	b082      	sub	sp, #8
 800c092:	af00      	add	r7, sp, #0
 800c094:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	2204      	movs	r2, #4
 800c09a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c09e:	2300      	movs	r3, #0
 800c0a0:	2200      	movs	r2, #0
 800c0a2:	2100      	movs	r1, #0
 800c0a4:	6878      	ldr	r0, [r7, #4]
 800c0a6:	f000 fc74 	bl	800c992 <USBD_LL_Transmit>

  return USBD_OK;
 800c0aa:	2300      	movs	r3, #0
}
 800c0ac:	4618      	mov	r0, r3
 800c0ae:	3708      	adds	r7, #8
 800c0b0:	46bd      	mov	sp, r7
 800c0b2:	bd80      	pop	{r7, pc}

0800c0b4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c0b4:	b580      	push	{r7, lr}
 800c0b6:	b082      	sub	sp, #8
 800c0b8:	af00      	add	r7, sp, #0
 800c0ba:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	2205      	movs	r2, #5
 800c0c0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c0c4:	2300      	movs	r3, #0
 800c0c6:	2200      	movs	r2, #0
 800c0c8:	2100      	movs	r1, #0
 800c0ca:	6878      	ldr	r0, [r7, #4]
 800c0cc:	f000 fc82 	bl	800c9d4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c0d0:	2300      	movs	r3, #0
}
 800c0d2:	4618      	mov	r0, r3
 800c0d4:	3708      	adds	r7, #8
 800c0d6:	46bd      	mov	sp, r7
 800c0d8:	bd80      	pop	{r7, pc}
	...

0800c0dc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c0dc:	b580      	push	{r7, lr}
 800c0de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c0e0:	2200      	movs	r2, #0
 800c0e2:	4912      	ldr	r1, [pc, #72]	@ (800c12c <MX_USB_DEVICE_Init+0x50>)
 800c0e4:	4812      	ldr	r0, [pc, #72]	@ (800c130 <MX_USB_DEVICE_Init+0x54>)
 800c0e6:	f7fe fcdb 	bl	800aaa0 <USBD_Init>
 800c0ea:	4603      	mov	r3, r0
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d001      	beq.n	800c0f4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c0f0:	f7f6 fd9d 	bl	8002c2e <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c0f4:	490f      	ldr	r1, [pc, #60]	@ (800c134 <MX_USB_DEVICE_Init+0x58>)
 800c0f6:	480e      	ldr	r0, [pc, #56]	@ (800c130 <MX_USB_DEVICE_Init+0x54>)
 800c0f8:	f7fe fd02 	bl	800ab00 <USBD_RegisterClass>
 800c0fc:	4603      	mov	r3, r0
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d001      	beq.n	800c106 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800c102:	f7f6 fd94 	bl	8002c2e <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c106:	490c      	ldr	r1, [pc, #48]	@ (800c138 <MX_USB_DEVICE_Init+0x5c>)
 800c108:	4809      	ldr	r0, [pc, #36]	@ (800c130 <MX_USB_DEVICE_Init+0x54>)
 800c10a:	f7fe fc39 	bl	800a980 <USBD_CDC_RegisterInterface>
 800c10e:	4603      	mov	r3, r0
 800c110:	2b00      	cmp	r3, #0
 800c112:	d001      	beq.n	800c118 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800c114:	f7f6 fd8b 	bl	8002c2e <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c118:	4805      	ldr	r0, [pc, #20]	@ (800c130 <MX_USB_DEVICE_Init+0x54>)
 800c11a:	f7fe fd27 	bl	800ab6c <USBD_Start>
 800c11e:	4603      	mov	r3, r0
 800c120:	2b00      	cmp	r3, #0
 800c122:	d001      	beq.n	800c128 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800c124:	f7f6 fd83 	bl	8002c2e <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c128:	bf00      	nop
 800c12a:	bd80      	pop	{r7, pc}
 800c12c:	20000120 	.word	0x20000120
 800c130:	200006e4 	.word	0x200006e4
 800c134:	2000008c 	.word	0x2000008c
 800c138:	2000010c 	.word	0x2000010c

0800c13c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c13c:	b580      	push	{r7, lr}
 800c13e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c140:	2200      	movs	r2, #0
 800c142:	4905      	ldr	r1, [pc, #20]	@ (800c158 <CDC_Init_FS+0x1c>)
 800c144:	4805      	ldr	r0, [pc, #20]	@ (800c15c <CDC_Init_FS+0x20>)
 800c146:	f7fe fc35 	bl	800a9b4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c14a:	4905      	ldr	r1, [pc, #20]	@ (800c160 <CDC_Init_FS+0x24>)
 800c14c:	4803      	ldr	r0, [pc, #12]	@ (800c15c <CDC_Init_FS+0x20>)
 800c14e:	f7fe fc53 	bl	800a9f8 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800c152:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c154:	4618      	mov	r0, r3
 800c156:	bd80      	pop	{r7, pc}
 800c158:	200011c0 	.word	0x200011c0
 800c15c:	200006e4 	.word	0x200006e4
 800c160:	200009c0 	.word	0x200009c0

0800c164 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800c164:	b480      	push	{r7}
 800c166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c168:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c16a:	4618      	mov	r0, r3
 800c16c:	46bd      	mov	sp, r7
 800c16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c172:	4770      	bx	lr

0800c174 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c174:	b480      	push	{r7}
 800c176:	b083      	sub	sp, #12
 800c178:	af00      	add	r7, sp, #0
 800c17a:	4603      	mov	r3, r0
 800c17c:	6039      	str	r1, [r7, #0]
 800c17e:	71fb      	strb	r3, [r7, #7]
 800c180:	4613      	mov	r3, r2
 800c182:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800c184:	79fb      	ldrb	r3, [r7, #7]
 800c186:	2b23      	cmp	r3, #35	@ 0x23
 800c188:	d84a      	bhi.n	800c220 <CDC_Control_FS+0xac>
 800c18a:	a201      	add	r2, pc, #4	@ (adr r2, 800c190 <CDC_Control_FS+0x1c>)
 800c18c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c190:	0800c221 	.word	0x0800c221
 800c194:	0800c221 	.word	0x0800c221
 800c198:	0800c221 	.word	0x0800c221
 800c19c:	0800c221 	.word	0x0800c221
 800c1a0:	0800c221 	.word	0x0800c221
 800c1a4:	0800c221 	.word	0x0800c221
 800c1a8:	0800c221 	.word	0x0800c221
 800c1ac:	0800c221 	.word	0x0800c221
 800c1b0:	0800c221 	.word	0x0800c221
 800c1b4:	0800c221 	.word	0x0800c221
 800c1b8:	0800c221 	.word	0x0800c221
 800c1bc:	0800c221 	.word	0x0800c221
 800c1c0:	0800c221 	.word	0x0800c221
 800c1c4:	0800c221 	.word	0x0800c221
 800c1c8:	0800c221 	.word	0x0800c221
 800c1cc:	0800c221 	.word	0x0800c221
 800c1d0:	0800c221 	.word	0x0800c221
 800c1d4:	0800c221 	.word	0x0800c221
 800c1d8:	0800c221 	.word	0x0800c221
 800c1dc:	0800c221 	.word	0x0800c221
 800c1e0:	0800c221 	.word	0x0800c221
 800c1e4:	0800c221 	.word	0x0800c221
 800c1e8:	0800c221 	.word	0x0800c221
 800c1ec:	0800c221 	.word	0x0800c221
 800c1f0:	0800c221 	.word	0x0800c221
 800c1f4:	0800c221 	.word	0x0800c221
 800c1f8:	0800c221 	.word	0x0800c221
 800c1fc:	0800c221 	.word	0x0800c221
 800c200:	0800c221 	.word	0x0800c221
 800c204:	0800c221 	.word	0x0800c221
 800c208:	0800c221 	.word	0x0800c221
 800c20c:	0800c221 	.word	0x0800c221
 800c210:	0800c221 	.word	0x0800c221
 800c214:	0800c221 	.word	0x0800c221
 800c218:	0800c221 	.word	0x0800c221
 800c21c:	0800c221 	.word	0x0800c221
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800c220:	bf00      	nop
  }

  return (USBD_OK);
 800c222:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c224:	4618      	mov	r0, r3
 800c226:	370c      	adds	r7, #12
 800c228:	46bd      	mov	sp, r7
 800c22a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c22e:	4770      	bx	lr

0800c230 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800c230:	b580      	push	{r7, lr}
 800c232:	b082      	sub	sp, #8
 800c234:	af00      	add	r7, sp, #0
 800c236:	6078      	str	r0, [r7, #4]
 800c238:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c23a:	6879      	ldr	r1, [r7, #4]
 800c23c:	4805      	ldr	r0, [pc, #20]	@ (800c254 <CDC_Receive_FS+0x24>)
 800c23e:	f7fe fbdb 	bl	800a9f8 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c242:	4804      	ldr	r0, [pc, #16]	@ (800c254 <CDC_Receive_FS+0x24>)
 800c244:	f7fe fbf6 	bl	800aa34 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800c248:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c24a:	4618      	mov	r0, r3
 800c24c:	3708      	adds	r7, #8
 800c24e:	46bd      	mov	sp, r7
 800c250:	bd80      	pop	{r7, pc}
 800c252:	bf00      	nop
 800c254:	200006e4 	.word	0x200006e4

0800c258 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800c258:	b480      	push	{r7}
 800c25a:	b087      	sub	sp, #28
 800c25c:	af00      	add	r7, sp, #0
 800c25e:	60f8      	str	r0, [r7, #12]
 800c260:	60b9      	str	r1, [r7, #8]
 800c262:	4613      	mov	r3, r2
 800c264:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800c266:	2300      	movs	r3, #0
 800c268:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800c26a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c26e:	4618      	mov	r0, r3
 800c270:	371c      	adds	r7, #28
 800c272:	46bd      	mov	sp, r7
 800c274:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c278:	4770      	bx	lr
	...

0800c27c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c27c:	b480      	push	{r7}
 800c27e:	b083      	sub	sp, #12
 800c280:	af00      	add	r7, sp, #0
 800c282:	4603      	mov	r3, r0
 800c284:	6039      	str	r1, [r7, #0]
 800c286:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c288:	683b      	ldr	r3, [r7, #0]
 800c28a:	2212      	movs	r2, #18
 800c28c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800c28e:	4b03      	ldr	r3, [pc, #12]	@ (800c29c <USBD_FS_DeviceDescriptor+0x20>)
}
 800c290:	4618      	mov	r0, r3
 800c292:	370c      	adds	r7, #12
 800c294:	46bd      	mov	sp, r7
 800c296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c29a:	4770      	bx	lr
 800c29c:	2000013c 	.word	0x2000013c

0800c2a0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c2a0:	b480      	push	{r7}
 800c2a2:	b083      	sub	sp, #12
 800c2a4:	af00      	add	r7, sp, #0
 800c2a6:	4603      	mov	r3, r0
 800c2a8:	6039      	str	r1, [r7, #0]
 800c2aa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c2ac:	683b      	ldr	r3, [r7, #0]
 800c2ae:	2204      	movs	r2, #4
 800c2b0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c2b2:	4b03      	ldr	r3, [pc, #12]	@ (800c2c0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800c2b4:	4618      	mov	r0, r3
 800c2b6:	370c      	adds	r7, #12
 800c2b8:	46bd      	mov	sp, r7
 800c2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2be:	4770      	bx	lr
 800c2c0:	20000150 	.word	0x20000150

0800c2c4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c2c4:	b580      	push	{r7, lr}
 800c2c6:	b082      	sub	sp, #8
 800c2c8:	af00      	add	r7, sp, #0
 800c2ca:	4603      	mov	r3, r0
 800c2cc:	6039      	str	r1, [r7, #0]
 800c2ce:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c2d0:	79fb      	ldrb	r3, [r7, #7]
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d105      	bne.n	800c2e2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c2d6:	683a      	ldr	r2, [r7, #0]
 800c2d8:	4907      	ldr	r1, [pc, #28]	@ (800c2f8 <USBD_FS_ProductStrDescriptor+0x34>)
 800c2da:	4808      	ldr	r0, [pc, #32]	@ (800c2fc <USBD_FS_ProductStrDescriptor+0x38>)
 800c2dc:	f7ff fe0a 	bl	800bef4 <USBD_GetString>
 800c2e0:	e004      	b.n	800c2ec <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c2e2:	683a      	ldr	r2, [r7, #0]
 800c2e4:	4904      	ldr	r1, [pc, #16]	@ (800c2f8 <USBD_FS_ProductStrDescriptor+0x34>)
 800c2e6:	4805      	ldr	r0, [pc, #20]	@ (800c2fc <USBD_FS_ProductStrDescriptor+0x38>)
 800c2e8:	f7ff fe04 	bl	800bef4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c2ec:	4b02      	ldr	r3, [pc, #8]	@ (800c2f8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800c2ee:	4618      	mov	r0, r3
 800c2f0:	3708      	adds	r7, #8
 800c2f2:	46bd      	mov	sp, r7
 800c2f4:	bd80      	pop	{r7, pc}
 800c2f6:	bf00      	nop
 800c2f8:	200019c0 	.word	0x200019c0
 800c2fc:	0800d74c 	.word	0x0800d74c

0800c300 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c300:	b580      	push	{r7, lr}
 800c302:	b082      	sub	sp, #8
 800c304:	af00      	add	r7, sp, #0
 800c306:	4603      	mov	r3, r0
 800c308:	6039      	str	r1, [r7, #0]
 800c30a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c30c:	683a      	ldr	r2, [r7, #0]
 800c30e:	4904      	ldr	r1, [pc, #16]	@ (800c320 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800c310:	4804      	ldr	r0, [pc, #16]	@ (800c324 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800c312:	f7ff fdef 	bl	800bef4 <USBD_GetString>
  return USBD_StrDesc;
 800c316:	4b02      	ldr	r3, [pc, #8]	@ (800c320 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800c318:	4618      	mov	r0, r3
 800c31a:	3708      	adds	r7, #8
 800c31c:	46bd      	mov	sp, r7
 800c31e:	bd80      	pop	{r7, pc}
 800c320:	200019c0 	.word	0x200019c0
 800c324:	0800d764 	.word	0x0800d764

0800c328 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c328:	b580      	push	{r7, lr}
 800c32a:	b082      	sub	sp, #8
 800c32c:	af00      	add	r7, sp, #0
 800c32e:	4603      	mov	r3, r0
 800c330:	6039      	str	r1, [r7, #0]
 800c332:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c334:	683b      	ldr	r3, [r7, #0]
 800c336:	221a      	movs	r2, #26
 800c338:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c33a:	f000 f843 	bl	800c3c4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800c33e:	4b02      	ldr	r3, [pc, #8]	@ (800c348 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800c340:	4618      	mov	r0, r3
 800c342:	3708      	adds	r7, #8
 800c344:	46bd      	mov	sp, r7
 800c346:	bd80      	pop	{r7, pc}
 800c348:	20000154 	.word	0x20000154

0800c34c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c34c:	b580      	push	{r7, lr}
 800c34e:	b082      	sub	sp, #8
 800c350:	af00      	add	r7, sp, #0
 800c352:	4603      	mov	r3, r0
 800c354:	6039      	str	r1, [r7, #0]
 800c356:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800c358:	79fb      	ldrb	r3, [r7, #7]
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d105      	bne.n	800c36a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c35e:	683a      	ldr	r2, [r7, #0]
 800c360:	4907      	ldr	r1, [pc, #28]	@ (800c380 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c362:	4808      	ldr	r0, [pc, #32]	@ (800c384 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c364:	f7ff fdc6 	bl	800bef4 <USBD_GetString>
 800c368:	e004      	b.n	800c374 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c36a:	683a      	ldr	r2, [r7, #0]
 800c36c:	4904      	ldr	r1, [pc, #16]	@ (800c380 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c36e:	4805      	ldr	r0, [pc, #20]	@ (800c384 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c370:	f7ff fdc0 	bl	800bef4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c374:	4b02      	ldr	r3, [pc, #8]	@ (800c380 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800c376:	4618      	mov	r0, r3
 800c378:	3708      	adds	r7, #8
 800c37a:	46bd      	mov	sp, r7
 800c37c:	bd80      	pop	{r7, pc}
 800c37e:	bf00      	nop
 800c380:	200019c0 	.word	0x200019c0
 800c384:	0800d778 	.word	0x0800d778

0800c388 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c388:	b580      	push	{r7, lr}
 800c38a:	b082      	sub	sp, #8
 800c38c:	af00      	add	r7, sp, #0
 800c38e:	4603      	mov	r3, r0
 800c390:	6039      	str	r1, [r7, #0]
 800c392:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c394:	79fb      	ldrb	r3, [r7, #7]
 800c396:	2b00      	cmp	r3, #0
 800c398:	d105      	bne.n	800c3a6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c39a:	683a      	ldr	r2, [r7, #0]
 800c39c:	4907      	ldr	r1, [pc, #28]	@ (800c3bc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c39e:	4808      	ldr	r0, [pc, #32]	@ (800c3c0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c3a0:	f7ff fda8 	bl	800bef4 <USBD_GetString>
 800c3a4:	e004      	b.n	800c3b0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c3a6:	683a      	ldr	r2, [r7, #0]
 800c3a8:	4904      	ldr	r1, [pc, #16]	@ (800c3bc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c3aa:	4805      	ldr	r0, [pc, #20]	@ (800c3c0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c3ac:	f7ff fda2 	bl	800bef4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c3b0:	4b02      	ldr	r3, [pc, #8]	@ (800c3bc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800c3b2:	4618      	mov	r0, r3
 800c3b4:	3708      	adds	r7, #8
 800c3b6:	46bd      	mov	sp, r7
 800c3b8:	bd80      	pop	{r7, pc}
 800c3ba:	bf00      	nop
 800c3bc:	200019c0 	.word	0x200019c0
 800c3c0:	0800d784 	.word	0x0800d784

0800c3c4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c3c4:	b580      	push	{r7, lr}
 800c3c6:	b084      	sub	sp, #16
 800c3c8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c3ca:	4b0f      	ldr	r3, [pc, #60]	@ (800c408 <Get_SerialNum+0x44>)
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c3d0:	4b0e      	ldr	r3, [pc, #56]	@ (800c40c <Get_SerialNum+0x48>)
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c3d6:	4b0e      	ldr	r3, [pc, #56]	@ (800c410 <Get_SerialNum+0x4c>)
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c3dc:	68fa      	ldr	r2, [r7, #12]
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	4413      	add	r3, r2
 800c3e2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d009      	beq.n	800c3fe <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c3ea:	2208      	movs	r2, #8
 800c3ec:	4909      	ldr	r1, [pc, #36]	@ (800c414 <Get_SerialNum+0x50>)
 800c3ee:	68f8      	ldr	r0, [r7, #12]
 800c3f0:	f000 f814 	bl	800c41c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c3f4:	2204      	movs	r2, #4
 800c3f6:	4908      	ldr	r1, [pc, #32]	@ (800c418 <Get_SerialNum+0x54>)
 800c3f8:	68b8      	ldr	r0, [r7, #8]
 800c3fa:	f000 f80f 	bl	800c41c <IntToUnicode>
  }
}
 800c3fe:	bf00      	nop
 800c400:	3710      	adds	r7, #16
 800c402:	46bd      	mov	sp, r7
 800c404:	bd80      	pop	{r7, pc}
 800c406:	bf00      	nop
 800c408:	1fff7a10 	.word	0x1fff7a10
 800c40c:	1fff7a14 	.word	0x1fff7a14
 800c410:	1fff7a18 	.word	0x1fff7a18
 800c414:	20000156 	.word	0x20000156
 800c418:	20000166 	.word	0x20000166

0800c41c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c41c:	b480      	push	{r7}
 800c41e:	b087      	sub	sp, #28
 800c420:	af00      	add	r7, sp, #0
 800c422:	60f8      	str	r0, [r7, #12]
 800c424:	60b9      	str	r1, [r7, #8]
 800c426:	4613      	mov	r3, r2
 800c428:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800c42a:	2300      	movs	r3, #0
 800c42c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800c42e:	2300      	movs	r3, #0
 800c430:	75fb      	strb	r3, [r7, #23]
 800c432:	e027      	b.n	800c484 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	0f1b      	lsrs	r3, r3, #28
 800c438:	2b09      	cmp	r3, #9
 800c43a:	d80b      	bhi.n	800c454 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	0f1b      	lsrs	r3, r3, #28
 800c440:	b2da      	uxtb	r2, r3
 800c442:	7dfb      	ldrb	r3, [r7, #23]
 800c444:	005b      	lsls	r3, r3, #1
 800c446:	4619      	mov	r1, r3
 800c448:	68bb      	ldr	r3, [r7, #8]
 800c44a:	440b      	add	r3, r1
 800c44c:	3230      	adds	r2, #48	@ 0x30
 800c44e:	b2d2      	uxtb	r2, r2
 800c450:	701a      	strb	r2, [r3, #0]
 800c452:	e00a      	b.n	800c46a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	0f1b      	lsrs	r3, r3, #28
 800c458:	b2da      	uxtb	r2, r3
 800c45a:	7dfb      	ldrb	r3, [r7, #23]
 800c45c:	005b      	lsls	r3, r3, #1
 800c45e:	4619      	mov	r1, r3
 800c460:	68bb      	ldr	r3, [r7, #8]
 800c462:	440b      	add	r3, r1
 800c464:	3237      	adds	r2, #55	@ 0x37
 800c466:	b2d2      	uxtb	r2, r2
 800c468:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	011b      	lsls	r3, r3, #4
 800c46e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c470:	7dfb      	ldrb	r3, [r7, #23]
 800c472:	005b      	lsls	r3, r3, #1
 800c474:	3301      	adds	r3, #1
 800c476:	68ba      	ldr	r2, [r7, #8]
 800c478:	4413      	add	r3, r2
 800c47a:	2200      	movs	r2, #0
 800c47c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c47e:	7dfb      	ldrb	r3, [r7, #23]
 800c480:	3301      	adds	r3, #1
 800c482:	75fb      	strb	r3, [r7, #23]
 800c484:	7dfa      	ldrb	r2, [r7, #23]
 800c486:	79fb      	ldrb	r3, [r7, #7]
 800c488:	429a      	cmp	r2, r3
 800c48a:	d3d3      	bcc.n	800c434 <IntToUnicode+0x18>
  }
}
 800c48c:	bf00      	nop
 800c48e:	bf00      	nop
 800c490:	371c      	adds	r7, #28
 800c492:	46bd      	mov	sp, r7
 800c494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c498:	4770      	bx	lr
	...

0800c49c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c49c:	b580      	push	{r7, lr}
 800c49e:	b08a      	sub	sp, #40	@ 0x28
 800c4a0:	af00      	add	r7, sp, #0
 800c4a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c4a4:	f107 0314 	add.w	r3, r7, #20
 800c4a8:	2200      	movs	r2, #0
 800c4aa:	601a      	str	r2, [r3, #0]
 800c4ac:	605a      	str	r2, [r3, #4]
 800c4ae:	609a      	str	r2, [r3, #8]
 800c4b0:	60da      	str	r2, [r3, #12]
 800c4b2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c4bc:	d13a      	bne.n	800c534 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c4be:	2300      	movs	r3, #0
 800c4c0:	613b      	str	r3, [r7, #16]
 800c4c2:	4b1e      	ldr	r3, [pc, #120]	@ (800c53c <HAL_PCD_MspInit+0xa0>)
 800c4c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c4c6:	4a1d      	ldr	r2, [pc, #116]	@ (800c53c <HAL_PCD_MspInit+0xa0>)
 800c4c8:	f043 0301 	orr.w	r3, r3, #1
 800c4cc:	6313      	str	r3, [r2, #48]	@ 0x30
 800c4ce:	4b1b      	ldr	r3, [pc, #108]	@ (800c53c <HAL_PCD_MspInit+0xa0>)
 800c4d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c4d2:	f003 0301 	and.w	r3, r3, #1
 800c4d6:	613b      	str	r3, [r7, #16]
 800c4d8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800c4da:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800c4de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c4e0:	2302      	movs	r3, #2
 800c4e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c4e4:	2300      	movs	r3, #0
 800c4e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c4e8:	2303      	movs	r3, #3
 800c4ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c4ec:	230a      	movs	r3, #10
 800c4ee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c4f0:	f107 0314 	add.w	r3, r7, #20
 800c4f4:	4619      	mov	r1, r3
 800c4f6:	4812      	ldr	r0, [pc, #72]	@ (800c540 <HAL_PCD_MspInit+0xa4>)
 800c4f8:	f7f7 fe92 	bl	8004220 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c4fc:	4b0f      	ldr	r3, [pc, #60]	@ (800c53c <HAL_PCD_MspInit+0xa0>)
 800c4fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c500:	4a0e      	ldr	r2, [pc, #56]	@ (800c53c <HAL_PCD_MspInit+0xa0>)
 800c502:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c506:	6353      	str	r3, [r2, #52]	@ 0x34
 800c508:	2300      	movs	r3, #0
 800c50a:	60fb      	str	r3, [r7, #12]
 800c50c:	4b0b      	ldr	r3, [pc, #44]	@ (800c53c <HAL_PCD_MspInit+0xa0>)
 800c50e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c510:	4a0a      	ldr	r2, [pc, #40]	@ (800c53c <HAL_PCD_MspInit+0xa0>)
 800c512:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800c516:	6453      	str	r3, [r2, #68]	@ 0x44
 800c518:	4b08      	ldr	r3, [pc, #32]	@ (800c53c <HAL_PCD_MspInit+0xa0>)
 800c51a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c51c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c520:	60fb      	str	r3, [r7, #12]
 800c522:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 2, 0);
 800c524:	2200      	movs	r2, #0
 800c526:	2102      	movs	r1, #2
 800c528:	2043      	movs	r0, #67	@ 0x43
 800c52a:	f7f7 fa40 	bl	80039ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c52e:	2043      	movs	r0, #67	@ 0x43
 800c530:	f7f7 fa59 	bl	80039e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c534:	bf00      	nop
 800c536:	3728      	adds	r7, #40	@ 0x28
 800c538:	46bd      	mov	sp, r7
 800c53a:	bd80      	pop	{r7, pc}
 800c53c:	40023800 	.word	0x40023800
 800c540:	40020000 	.word	0x40020000

0800c544 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c544:	b580      	push	{r7, lr}
 800c546:	b082      	sub	sp, #8
 800c548:	af00      	add	r7, sp, #0
 800c54a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c558:	4619      	mov	r1, r3
 800c55a:	4610      	mov	r0, r2
 800c55c:	f7fe fb53 	bl	800ac06 <USBD_LL_SetupStage>
}
 800c560:	bf00      	nop
 800c562:	3708      	adds	r7, #8
 800c564:	46bd      	mov	sp, r7
 800c566:	bd80      	pop	{r7, pc}

0800c568 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c568:	b580      	push	{r7, lr}
 800c56a:	b082      	sub	sp, #8
 800c56c:	af00      	add	r7, sp, #0
 800c56e:	6078      	str	r0, [r7, #4]
 800c570:	460b      	mov	r3, r1
 800c572:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800c57a:	78fa      	ldrb	r2, [r7, #3]
 800c57c:	6879      	ldr	r1, [r7, #4]
 800c57e:	4613      	mov	r3, r2
 800c580:	00db      	lsls	r3, r3, #3
 800c582:	4413      	add	r3, r2
 800c584:	009b      	lsls	r3, r3, #2
 800c586:	440b      	add	r3, r1
 800c588:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c58c:	681a      	ldr	r2, [r3, #0]
 800c58e:	78fb      	ldrb	r3, [r7, #3]
 800c590:	4619      	mov	r1, r3
 800c592:	f7fe fb8d 	bl	800acb0 <USBD_LL_DataOutStage>
}
 800c596:	bf00      	nop
 800c598:	3708      	adds	r7, #8
 800c59a:	46bd      	mov	sp, r7
 800c59c:	bd80      	pop	{r7, pc}

0800c59e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c59e:	b580      	push	{r7, lr}
 800c5a0:	b082      	sub	sp, #8
 800c5a2:	af00      	add	r7, sp, #0
 800c5a4:	6078      	str	r0, [r7, #4]
 800c5a6:	460b      	mov	r3, r1
 800c5a8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800c5b0:	78fa      	ldrb	r2, [r7, #3]
 800c5b2:	6879      	ldr	r1, [r7, #4]
 800c5b4:	4613      	mov	r3, r2
 800c5b6:	00db      	lsls	r3, r3, #3
 800c5b8:	4413      	add	r3, r2
 800c5ba:	009b      	lsls	r3, r3, #2
 800c5bc:	440b      	add	r3, r1
 800c5be:	3320      	adds	r3, #32
 800c5c0:	681a      	ldr	r2, [r3, #0]
 800c5c2:	78fb      	ldrb	r3, [r7, #3]
 800c5c4:	4619      	mov	r1, r3
 800c5c6:	f7fe fc2f 	bl	800ae28 <USBD_LL_DataInStage>
}
 800c5ca:	bf00      	nop
 800c5cc:	3708      	adds	r7, #8
 800c5ce:	46bd      	mov	sp, r7
 800c5d0:	bd80      	pop	{r7, pc}

0800c5d2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c5d2:	b580      	push	{r7, lr}
 800c5d4:	b082      	sub	sp, #8
 800c5d6:	af00      	add	r7, sp, #0
 800c5d8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c5e0:	4618      	mov	r0, r3
 800c5e2:	f7fe fd73 	bl	800b0cc <USBD_LL_SOF>
}
 800c5e6:	bf00      	nop
 800c5e8:	3708      	adds	r7, #8
 800c5ea:	46bd      	mov	sp, r7
 800c5ec:	bd80      	pop	{r7, pc}

0800c5ee <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c5ee:	b580      	push	{r7, lr}
 800c5f0:	b084      	sub	sp, #16
 800c5f2:	af00      	add	r7, sp, #0
 800c5f4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c5f6:	2301      	movs	r3, #1
 800c5f8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	79db      	ldrb	r3, [r3, #7]
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d102      	bne.n	800c608 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800c602:	2300      	movs	r3, #0
 800c604:	73fb      	strb	r3, [r7, #15]
 800c606:	e008      	b.n	800c61a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	79db      	ldrb	r3, [r3, #7]
 800c60c:	2b02      	cmp	r3, #2
 800c60e:	d102      	bne.n	800c616 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800c610:	2301      	movs	r3, #1
 800c612:	73fb      	strb	r3, [r7, #15]
 800c614:	e001      	b.n	800c61a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800c616:	f7f6 fb0a 	bl	8002c2e <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c620:	7bfa      	ldrb	r2, [r7, #15]
 800c622:	4611      	mov	r1, r2
 800c624:	4618      	mov	r0, r3
 800c626:	f7fe fd0d 	bl	800b044 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c630:	4618      	mov	r0, r3
 800c632:	f7fe fcb4 	bl	800af9e <USBD_LL_Reset>
}
 800c636:	bf00      	nop
 800c638:	3710      	adds	r7, #16
 800c63a:	46bd      	mov	sp, r7
 800c63c:	bd80      	pop	{r7, pc}
	...

0800c640 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c640:	b580      	push	{r7, lr}
 800c642:	b082      	sub	sp, #8
 800c644:	af00      	add	r7, sp, #0
 800c646:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c64e:	4618      	mov	r0, r3
 800c650:	f7fe fd08 	bl	800b064 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	687a      	ldr	r2, [r7, #4]
 800c660:	6812      	ldr	r2, [r2, #0]
 800c662:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c666:	f043 0301 	orr.w	r3, r3, #1
 800c66a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	7adb      	ldrb	r3, [r3, #11]
 800c670:	2b00      	cmp	r3, #0
 800c672:	d005      	beq.n	800c680 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c674:	4b04      	ldr	r3, [pc, #16]	@ (800c688 <HAL_PCD_SuspendCallback+0x48>)
 800c676:	691b      	ldr	r3, [r3, #16]
 800c678:	4a03      	ldr	r2, [pc, #12]	@ (800c688 <HAL_PCD_SuspendCallback+0x48>)
 800c67a:	f043 0306 	orr.w	r3, r3, #6
 800c67e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800c680:	bf00      	nop
 800c682:	3708      	adds	r7, #8
 800c684:	46bd      	mov	sp, r7
 800c686:	bd80      	pop	{r7, pc}
 800c688:	e000ed00 	.word	0xe000ed00

0800c68c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c68c:	b580      	push	{r7, lr}
 800c68e:	b082      	sub	sp, #8
 800c690:	af00      	add	r7, sp, #0
 800c692:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c69a:	4618      	mov	r0, r3
 800c69c:	f7fe fcfe 	bl	800b09c <USBD_LL_Resume>
}
 800c6a0:	bf00      	nop
 800c6a2:	3708      	adds	r7, #8
 800c6a4:	46bd      	mov	sp, r7
 800c6a6:	bd80      	pop	{r7, pc}

0800c6a8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c6a8:	b580      	push	{r7, lr}
 800c6aa:	b082      	sub	sp, #8
 800c6ac:	af00      	add	r7, sp, #0
 800c6ae:	6078      	str	r0, [r7, #4]
 800c6b0:	460b      	mov	r3, r1
 800c6b2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c6ba:	78fa      	ldrb	r2, [r7, #3]
 800c6bc:	4611      	mov	r1, r2
 800c6be:	4618      	mov	r0, r3
 800c6c0:	f7fe fd56 	bl	800b170 <USBD_LL_IsoOUTIncomplete>
}
 800c6c4:	bf00      	nop
 800c6c6:	3708      	adds	r7, #8
 800c6c8:	46bd      	mov	sp, r7
 800c6ca:	bd80      	pop	{r7, pc}

0800c6cc <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c6cc:	b580      	push	{r7, lr}
 800c6ce:	b082      	sub	sp, #8
 800c6d0:	af00      	add	r7, sp, #0
 800c6d2:	6078      	str	r0, [r7, #4]
 800c6d4:	460b      	mov	r3, r1
 800c6d6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c6de:	78fa      	ldrb	r2, [r7, #3]
 800c6e0:	4611      	mov	r1, r2
 800c6e2:	4618      	mov	r0, r3
 800c6e4:	f7fe fd12 	bl	800b10c <USBD_LL_IsoINIncomplete>
}
 800c6e8:	bf00      	nop
 800c6ea:	3708      	adds	r7, #8
 800c6ec:	46bd      	mov	sp, r7
 800c6ee:	bd80      	pop	{r7, pc}

0800c6f0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c6f0:	b580      	push	{r7, lr}
 800c6f2:	b082      	sub	sp, #8
 800c6f4:	af00      	add	r7, sp, #0
 800c6f6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c6fe:	4618      	mov	r0, r3
 800c700:	f7fe fd68 	bl	800b1d4 <USBD_LL_DevConnected>
}
 800c704:	bf00      	nop
 800c706:	3708      	adds	r7, #8
 800c708:	46bd      	mov	sp, r7
 800c70a:	bd80      	pop	{r7, pc}

0800c70c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c70c:	b580      	push	{r7, lr}
 800c70e:	b082      	sub	sp, #8
 800c710:	af00      	add	r7, sp, #0
 800c712:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c71a:	4618      	mov	r0, r3
 800c71c:	f7fe fd65 	bl	800b1ea <USBD_LL_DevDisconnected>
}
 800c720:	bf00      	nop
 800c722:	3708      	adds	r7, #8
 800c724:	46bd      	mov	sp, r7
 800c726:	bd80      	pop	{r7, pc}

0800c728 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c728:	b580      	push	{r7, lr}
 800c72a:	b082      	sub	sp, #8
 800c72c:	af00      	add	r7, sp, #0
 800c72e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	781b      	ldrb	r3, [r3, #0]
 800c734:	2b00      	cmp	r3, #0
 800c736:	d13c      	bne.n	800c7b2 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800c738:	4a20      	ldr	r2, [pc, #128]	@ (800c7bc <USBD_LL_Init+0x94>)
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	4a1e      	ldr	r2, [pc, #120]	@ (800c7bc <USBD_LL_Init+0x94>)
 800c744:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c748:	4b1c      	ldr	r3, [pc, #112]	@ (800c7bc <USBD_LL_Init+0x94>)
 800c74a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800c74e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800c750:	4b1a      	ldr	r3, [pc, #104]	@ (800c7bc <USBD_LL_Init+0x94>)
 800c752:	2204      	movs	r2, #4
 800c754:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800c756:	4b19      	ldr	r3, [pc, #100]	@ (800c7bc <USBD_LL_Init+0x94>)
 800c758:	2202      	movs	r2, #2
 800c75a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c75c:	4b17      	ldr	r3, [pc, #92]	@ (800c7bc <USBD_LL_Init+0x94>)
 800c75e:	2200      	movs	r2, #0
 800c760:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c762:	4b16      	ldr	r3, [pc, #88]	@ (800c7bc <USBD_LL_Init+0x94>)
 800c764:	2202      	movs	r2, #2
 800c766:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c768:	4b14      	ldr	r3, [pc, #80]	@ (800c7bc <USBD_LL_Init+0x94>)
 800c76a:	2200      	movs	r2, #0
 800c76c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800c76e:	4b13      	ldr	r3, [pc, #76]	@ (800c7bc <USBD_LL_Init+0x94>)
 800c770:	2200      	movs	r2, #0
 800c772:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800c774:	4b11      	ldr	r3, [pc, #68]	@ (800c7bc <USBD_LL_Init+0x94>)
 800c776:	2200      	movs	r2, #0
 800c778:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800c77a:	4b10      	ldr	r3, [pc, #64]	@ (800c7bc <USBD_LL_Init+0x94>)
 800c77c:	2200      	movs	r2, #0
 800c77e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800c780:	4b0e      	ldr	r3, [pc, #56]	@ (800c7bc <USBD_LL_Init+0x94>)
 800c782:	2200      	movs	r2, #0
 800c784:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800c786:	480d      	ldr	r0, [pc, #52]	@ (800c7bc <USBD_LL_Init+0x94>)
 800c788:	f7f7 ff30 	bl	80045ec <HAL_PCD_Init>
 800c78c:	4603      	mov	r3, r0
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d001      	beq.n	800c796 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800c792:	f7f6 fa4c 	bl	8002c2e <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800c796:	2180      	movs	r1, #128	@ 0x80
 800c798:	4808      	ldr	r0, [pc, #32]	@ (800c7bc <USBD_LL_Init+0x94>)
 800c79a:	f7f9 f95c 	bl	8005a56 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800c79e:	2240      	movs	r2, #64	@ 0x40
 800c7a0:	2100      	movs	r1, #0
 800c7a2:	4806      	ldr	r0, [pc, #24]	@ (800c7bc <USBD_LL_Init+0x94>)
 800c7a4:	f7f9 f910 	bl	80059c8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800c7a8:	2280      	movs	r2, #128	@ 0x80
 800c7aa:	2101      	movs	r1, #1
 800c7ac:	4803      	ldr	r0, [pc, #12]	@ (800c7bc <USBD_LL_Init+0x94>)
 800c7ae:	f7f9 f90b 	bl	80059c8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800c7b2:	2300      	movs	r3, #0
}
 800c7b4:	4618      	mov	r0, r3
 800c7b6:	3708      	adds	r7, #8
 800c7b8:	46bd      	mov	sp, r7
 800c7ba:	bd80      	pop	{r7, pc}
 800c7bc:	20001bc0 	.word	0x20001bc0

0800c7c0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c7c0:	b580      	push	{r7, lr}
 800c7c2:	b084      	sub	sp, #16
 800c7c4:	af00      	add	r7, sp, #0
 800c7c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c7c8:	2300      	movs	r3, #0
 800c7ca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c7cc:	2300      	movs	r3, #0
 800c7ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c7d6:	4618      	mov	r0, r3
 800c7d8:	f7f8 f817 	bl	800480a <HAL_PCD_Start>
 800c7dc:	4603      	mov	r3, r0
 800c7de:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c7e0:	7bfb      	ldrb	r3, [r7, #15]
 800c7e2:	4618      	mov	r0, r3
 800c7e4:	f000 f942 	bl	800ca6c <USBD_Get_USB_Status>
 800c7e8:	4603      	mov	r3, r0
 800c7ea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c7ec:	7bbb      	ldrb	r3, [r7, #14]
}
 800c7ee:	4618      	mov	r0, r3
 800c7f0:	3710      	adds	r7, #16
 800c7f2:	46bd      	mov	sp, r7
 800c7f4:	bd80      	pop	{r7, pc}

0800c7f6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c7f6:	b580      	push	{r7, lr}
 800c7f8:	b084      	sub	sp, #16
 800c7fa:	af00      	add	r7, sp, #0
 800c7fc:	6078      	str	r0, [r7, #4]
 800c7fe:	4608      	mov	r0, r1
 800c800:	4611      	mov	r1, r2
 800c802:	461a      	mov	r2, r3
 800c804:	4603      	mov	r3, r0
 800c806:	70fb      	strb	r3, [r7, #3]
 800c808:	460b      	mov	r3, r1
 800c80a:	70bb      	strb	r3, [r7, #2]
 800c80c:	4613      	mov	r3, r2
 800c80e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c810:	2300      	movs	r3, #0
 800c812:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c814:	2300      	movs	r3, #0
 800c816:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c81e:	78bb      	ldrb	r3, [r7, #2]
 800c820:	883a      	ldrh	r2, [r7, #0]
 800c822:	78f9      	ldrb	r1, [r7, #3]
 800c824:	f7f8 fceb 	bl	80051fe <HAL_PCD_EP_Open>
 800c828:	4603      	mov	r3, r0
 800c82a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c82c:	7bfb      	ldrb	r3, [r7, #15]
 800c82e:	4618      	mov	r0, r3
 800c830:	f000 f91c 	bl	800ca6c <USBD_Get_USB_Status>
 800c834:	4603      	mov	r3, r0
 800c836:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c838:	7bbb      	ldrb	r3, [r7, #14]
}
 800c83a:	4618      	mov	r0, r3
 800c83c:	3710      	adds	r7, #16
 800c83e:	46bd      	mov	sp, r7
 800c840:	bd80      	pop	{r7, pc}

0800c842 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c842:	b580      	push	{r7, lr}
 800c844:	b084      	sub	sp, #16
 800c846:	af00      	add	r7, sp, #0
 800c848:	6078      	str	r0, [r7, #4]
 800c84a:	460b      	mov	r3, r1
 800c84c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c84e:	2300      	movs	r3, #0
 800c850:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c852:	2300      	movs	r3, #0
 800c854:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c85c:	78fa      	ldrb	r2, [r7, #3]
 800c85e:	4611      	mov	r1, r2
 800c860:	4618      	mov	r0, r3
 800c862:	f7f8 fd36 	bl	80052d2 <HAL_PCD_EP_Close>
 800c866:	4603      	mov	r3, r0
 800c868:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c86a:	7bfb      	ldrb	r3, [r7, #15]
 800c86c:	4618      	mov	r0, r3
 800c86e:	f000 f8fd 	bl	800ca6c <USBD_Get_USB_Status>
 800c872:	4603      	mov	r3, r0
 800c874:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c876:	7bbb      	ldrb	r3, [r7, #14]
}
 800c878:	4618      	mov	r0, r3
 800c87a:	3710      	adds	r7, #16
 800c87c:	46bd      	mov	sp, r7
 800c87e:	bd80      	pop	{r7, pc}

0800c880 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c880:	b580      	push	{r7, lr}
 800c882:	b084      	sub	sp, #16
 800c884:	af00      	add	r7, sp, #0
 800c886:	6078      	str	r0, [r7, #4]
 800c888:	460b      	mov	r3, r1
 800c88a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c88c:	2300      	movs	r3, #0
 800c88e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c890:	2300      	movs	r3, #0
 800c892:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c89a:	78fa      	ldrb	r2, [r7, #3]
 800c89c:	4611      	mov	r1, r2
 800c89e:	4618      	mov	r0, r3
 800c8a0:	f7f8 fdee 	bl	8005480 <HAL_PCD_EP_SetStall>
 800c8a4:	4603      	mov	r3, r0
 800c8a6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c8a8:	7bfb      	ldrb	r3, [r7, #15]
 800c8aa:	4618      	mov	r0, r3
 800c8ac:	f000 f8de 	bl	800ca6c <USBD_Get_USB_Status>
 800c8b0:	4603      	mov	r3, r0
 800c8b2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c8b4:	7bbb      	ldrb	r3, [r7, #14]
}
 800c8b6:	4618      	mov	r0, r3
 800c8b8:	3710      	adds	r7, #16
 800c8ba:	46bd      	mov	sp, r7
 800c8bc:	bd80      	pop	{r7, pc}

0800c8be <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c8be:	b580      	push	{r7, lr}
 800c8c0:	b084      	sub	sp, #16
 800c8c2:	af00      	add	r7, sp, #0
 800c8c4:	6078      	str	r0, [r7, #4]
 800c8c6:	460b      	mov	r3, r1
 800c8c8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c8ca:	2300      	movs	r3, #0
 800c8cc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c8ce:	2300      	movs	r3, #0
 800c8d0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c8d8:	78fa      	ldrb	r2, [r7, #3]
 800c8da:	4611      	mov	r1, r2
 800c8dc:	4618      	mov	r0, r3
 800c8de:	f7f8 fe32 	bl	8005546 <HAL_PCD_EP_ClrStall>
 800c8e2:	4603      	mov	r3, r0
 800c8e4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c8e6:	7bfb      	ldrb	r3, [r7, #15]
 800c8e8:	4618      	mov	r0, r3
 800c8ea:	f000 f8bf 	bl	800ca6c <USBD_Get_USB_Status>
 800c8ee:	4603      	mov	r3, r0
 800c8f0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c8f2:	7bbb      	ldrb	r3, [r7, #14]
}
 800c8f4:	4618      	mov	r0, r3
 800c8f6:	3710      	adds	r7, #16
 800c8f8:	46bd      	mov	sp, r7
 800c8fa:	bd80      	pop	{r7, pc}

0800c8fc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c8fc:	b480      	push	{r7}
 800c8fe:	b085      	sub	sp, #20
 800c900:	af00      	add	r7, sp, #0
 800c902:	6078      	str	r0, [r7, #4]
 800c904:	460b      	mov	r3, r1
 800c906:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c90e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c910:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c914:	2b00      	cmp	r3, #0
 800c916:	da0b      	bge.n	800c930 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c918:	78fb      	ldrb	r3, [r7, #3]
 800c91a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c91e:	68f9      	ldr	r1, [r7, #12]
 800c920:	4613      	mov	r3, r2
 800c922:	00db      	lsls	r3, r3, #3
 800c924:	4413      	add	r3, r2
 800c926:	009b      	lsls	r3, r3, #2
 800c928:	440b      	add	r3, r1
 800c92a:	3316      	adds	r3, #22
 800c92c:	781b      	ldrb	r3, [r3, #0]
 800c92e:	e00b      	b.n	800c948 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c930:	78fb      	ldrb	r3, [r7, #3]
 800c932:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c936:	68f9      	ldr	r1, [r7, #12]
 800c938:	4613      	mov	r3, r2
 800c93a:	00db      	lsls	r3, r3, #3
 800c93c:	4413      	add	r3, r2
 800c93e:	009b      	lsls	r3, r3, #2
 800c940:	440b      	add	r3, r1
 800c942:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800c946:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c948:	4618      	mov	r0, r3
 800c94a:	3714      	adds	r7, #20
 800c94c:	46bd      	mov	sp, r7
 800c94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c952:	4770      	bx	lr

0800c954 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c954:	b580      	push	{r7, lr}
 800c956:	b084      	sub	sp, #16
 800c958:	af00      	add	r7, sp, #0
 800c95a:	6078      	str	r0, [r7, #4]
 800c95c:	460b      	mov	r3, r1
 800c95e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c960:	2300      	movs	r3, #0
 800c962:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c964:	2300      	movs	r3, #0
 800c966:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c96e:	78fa      	ldrb	r2, [r7, #3]
 800c970:	4611      	mov	r1, r2
 800c972:	4618      	mov	r0, r3
 800c974:	f7f8 fc1f 	bl	80051b6 <HAL_PCD_SetAddress>
 800c978:	4603      	mov	r3, r0
 800c97a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c97c:	7bfb      	ldrb	r3, [r7, #15]
 800c97e:	4618      	mov	r0, r3
 800c980:	f000 f874 	bl	800ca6c <USBD_Get_USB_Status>
 800c984:	4603      	mov	r3, r0
 800c986:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c988:	7bbb      	ldrb	r3, [r7, #14]
}
 800c98a:	4618      	mov	r0, r3
 800c98c:	3710      	adds	r7, #16
 800c98e:	46bd      	mov	sp, r7
 800c990:	bd80      	pop	{r7, pc}

0800c992 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c992:	b580      	push	{r7, lr}
 800c994:	b086      	sub	sp, #24
 800c996:	af00      	add	r7, sp, #0
 800c998:	60f8      	str	r0, [r7, #12]
 800c99a:	607a      	str	r2, [r7, #4]
 800c99c:	603b      	str	r3, [r7, #0]
 800c99e:	460b      	mov	r3, r1
 800c9a0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c9a2:	2300      	movs	r3, #0
 800c9a4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c9a6:	2300      	movs	r3, #0
 800c9a8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c9aa:	68fb      	ldr	r3, [r7, #12]
 800c9ac:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c9b0:	7af9      	ldrb	r1, [r7, #11]
 800c9b2:	683b      	ldr	r3, [r7, #0]
 800c9b4:	687a      	ldr	r2, [r7, #4]
 800c9b6:	f7f8 fd29 	bl	800540c <HAL_PCD_EP_Transmit>
 800c9ba:	4603      	mov	r3, r0
 800c9bc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c9be:	7dfb      	ldrb	r3, [r7, #23]
 800c9c0:	4618      	mov	r0, r3
 800c9c2:	f000 f853 	bl	800ca6c <USBD_Get_USB_Status>
 800c9c6:	4603      	mov	r3, r0
 800c9c8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c9ca:	7dbb      	ldrb	r3, [r7, #22]
}
 800c9cc:	4618      	mov	r0, r3
 800c9ce:	3718      	adds	r7, #24
 800c9d0:	46bd      	mov	sp, r7
 800c9d2:	bd80      	pop	{r7, pc}

0800c9d4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c9d4:	b580      	push	{r7, lr}
 800c9d6:	b086      	sub	sp, #24
 800c9d8:	af00      	add	r7, sp, #0
 800c9da:	60f8      	str	r0, [r7, #12]
 800c9dc:	607a      	str	r2, [r7, #4]
 800c9de:	603b      	str	r3, [r7, #0]
 800c9e0:	460b      	mov	r3, r1
 800c9e2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c9e4:	2300      	movs	r3, #0
 800c9e6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c9e8:	2300      	movs	r3, #0
 800c9ea:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c9f2:	7af9      	ldrb	r1, [r7, #11]
 800c9f4:	683b      	ldr	r3, [r7, #0]
 800c9f6:	687a      	ldr	r2, [r7, #4]
 800c9f8:	f7f8 fcb5 	bl	8005366 <HAL_PCD_EP_Receive>
 800c9fc:	4603      	mov	r3, r0
 800c9fe:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ca00:	7dfb      	ldrb	r3, [r7, #23]
 800ca02:	4618      	mov	r0, r3
 800ca04:	f000 f832 	bl	800ca6c <USBD_Get_USB_Status>
 800ca08:	4603      	mov	r3, r0
 800ca0a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ca0c:	7dbb      	ldrb	r3, [r7, #22]
}
 800ca0e:	4618      	mov	r0, r3
 800ca10:	3718      	adds	r7, #24
 800ca12:	46bd      	mov	sp, r7
 800ca14:	bd80      	pop	{r7, pc}

0800ca16 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ca16:	b580      	push	{r7, lr}
 800ca18:	b082      	sub	sp, #8
 800ca1a:	af00      	add	r7, sp, #0
 800ca1c:	6078      	str	r0, [r7, #4]
 800ca1e:	460b      	mov	r3, r1
 800ca20:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ca28:	78fa      	ldrb	r2, [r7, #3]
 800ca2a:	4611      	mov	r1, r2
 800ca2c:	4618      	mov	r0, r3
 800ca2e:	f7f8 fcd5 	bl	80053dc <HAL_PCD_EP_GetRxCount>
 800ca32:	4603      	mov	r3, r0
}
 800ca34:	4618      	mov	r0, r3
 800ca36:	3708      	adds	r7, #8
 800ca38:	46bd      	mov	sp, r7
 800ca3a:	bd80      	pop	{r7, pc}

0800ca3c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800ca3c:	b480      	push	{r7}
 800ca3e:	b083      	sub	sp, #12
 800ca40:	af00      	add	r7, sp, #0
 800ca42:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ca44:	4b03      	ldr	r3, [pc, #12]	@ (800ca54 <USBD_static_malloc+0x18>)
}
 800ca46:	4618      	mov	r0, r3
 800ca48:	370c      	adds	r7, #12
 800ca4a:	46bd      	mov	sp, r7
 800ca4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca50:	4770      	bx	lr
 800ca52:	bf00      	nop
 800ca54:	200020a4 	.word	0x200020a4

0800ca58 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800ca58:	b480      	push	{r7}
 800ca5a:	b083      	sub	sp, #12
 800ca5c:	af00      	add	r7, sp, #0
 800ca5e:	6078      	str	r0, [r7, #4]

}
 800ca60:	bf00      	nop
 800ca62:	370c      	adds	r7, #12
 800ca64:	46bd      	mov	sp, r7
 800ca66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca6a:	4770      	bx	lr

0800ca6c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ca6c:	b480      	push	{r7}
 800ca6e:	b085      	sub	sp, #20
 800ca70:	af00      	add	r7, sp, #0
 800ca72:	4603      	mov	r3, r0
 800ca74:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ca76:	2300      	movs	r3, #0
 800ca78:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ca7a:	79fb      	ldrb	r3, [r7, #7]
 800ca7c:	2b03      	cmp	r3, #3
 800ca7e:	d817      	bhi.n	800cab0 <USBD_Get_USB_Status+0x44>
 800ca80:	a201      	add	r2, pc, #4	@ (adr r2, 800ca88 <USBD_Get_USB_Status+0x1c>)
 800ca82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca86:	bf00      	nop
 800ca88:	0800ca99 	.word	0x0800ca99
 800ca8c:	0800ca9f 	.word	0x0800ca9f
 800ca90:	0800caa5 	.word	0x0800caa5
 800ca94:	0800caab 	.word	0x0800caab
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ca98:	2300      	movs	r3, #0
 800ca9a:	73fb      	strb	r3, [r7, #15]
    break;
 800ca9c:	e00b      	b.n	800cab6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ca9e:	2303      	movs	r3, #3
 800caa0:	73fb      	strb	r3, [r7, #15]
    break;
 800caa2:	e008      	b.n	800cab6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800caa4:	2301      	movs	r3, #1
 800caa6:	73fb      	strb	r3, [r7, #15]
    break;
 800caa8:	e005      	b.n	800cab6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800caaa:	2303      	movs	r3, #3
 800caac:	73fb      	strb	r3, [r7, #15]
    break;
 800caae:	e002      	b.n	800cab6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800cab0:	2303      	movs	r3, #3
 800cab2:	73fb      	strb	r3, [r7, #15]
    break;
 800cab4:	bf00      	nop
  }
  return usb_status;
 800cab6:	7bfb      	ldrb	r3, [r7, #15]
}
 800cab8:	4618      	mov	r0, r3
 800caba:	3714      	adds	r7, #20
 800cabc:	46bd      	mov	sp, r7
 800cabe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cac2:	4770      	bx	lr

0800cac4 <HMI_Init>:




void HMI_Init(void)
{
 800cac4:	b580      	push	{r7, lr}
 800cac6:	af00      	add	r7, sp, #0
	//HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RxData, RX_BUF_SIZE);
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RxData, RX_BUF_SIZE);
 800cac8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cacc:	4903      	ldr	r1, [pc, #12]	@ (800cadc <HMI_Init+0x18>)
 800cace:	4804      	ldr	r0, [pc, #16]	@ (800cae0 <HMI_Init+0x1c>)
 800cad0:	f7fa fea9 	bl	8007826 <HAL_UARTEx_ReceiveToIdle_DMA>
	Init_hmi();
 800cad4:	f7f6 f8b1 	bl	8002c3a <Init_hmi>
}
 800cad8:	bf00      	nop
 800cada:	bd80      	pop	{r7, pc}
 800cadc:	200022c4 	.word	0x200022c4
 800cae0:	20000538 	.word	0x20000538

0800cae4 <DecodeModbusRtu>:
uint8_t DecodeModbusRtu(const uint8_t *data, uint16_t length )
{
 800cae4:	b580      	push	{r7, lr}
 800cae6:	b084      	sub	sp, #16
 800cae8:	af00      	add	r7, sp, #0
 800caea:	6078      	str	r0, [r7, #4]
 800caec:	460b      	mov	r3, r1
 800caee:	807b      	strh	r3, [r7, #2]
	uint8_t crc_low_byte = data[length - 2]; // Byte thấp được gửi trước
 800caf0:	887b      	ldrh	r3, [r7, #2]
 800caf2:	3b02      	subs	r3, #2
 800caf4:	687a      	ldr	r2, [r7, #4]
 800caf6:	4413      	add	r3, r2
 800caf8:	781b      	ldrb	r3, [r3, #0]
 800cafa:	73fb      	strb	r3, [r7, #15]
	uint8_t crc_high_byte = data[length - 1]; // Byte cao được gửi sau
 800cafc:	887b      	ldrh	r3, [r7, #2]
 800cafe:	3b01      	subs	r3, #1
 800cb00:	687a      	ldr	r2, [r7, #4]
 800cb02:	4413      	add	r3, r2
 800cb04:	781b      	ldrb	r3, [r3, #0]
 800cb06:	73bb      	strb	r3, [r7, #14]
	// Tái tạo giá trị CRC-16 (16-bit)
	uint16_t received_crc = (uint16_t) (crc_high_byte << 8) | (uint16_t)crc_low_byte;
 800cb08:	7bbb      	ldrb	r3, [r7, #14]
 800cb0a:	b29b      	uxth	r3, r3
 800cb0c:	021b      	lsls	r3, r3, #8
 800cb0e:	b29a      	uxth	r2, r3
 800cb10:	7bfb      	ldrb	r3, [r7, #15]
 800cb12:	b29b      	uxth	r3, r3
 800cb14:	4313      	orrs	r3, r2
 800cb16:	81bb      	strh	r3, [r7, #12]
	if(received_crc==crc16((uint8_t *)data,length-2))
 800cb18:	887b      	ldrh	r3, [r7, #2]
 800cb1a:	3b02      	subs	r3, #2
 800cb1c:	b29b      	uxth	r3, r3
 800cb1e:	4619      	mov	r1, r3
 800cb20:	6878      	ldr	r0, [r7, #4]
 800cb22:	f000 fda5 	bl	800d670 <crc16>
 800cb26:	4603      	mov	r3, r0
 800cb28:	461a      	mov	r2, r3
 800cb2a:	89bb      	ldrh	r3, [r7, #12]
 800cb2c:	4293      	cmp	r3, r2
 800cb2e:	d105      	bne.n	800cb3c <DecodeModbusRtu+0x58>
	{
		if(data[0]==SLAVE_ID)
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	781b      	ldrb	r3, [r3, #0]
 800cb34:	2b01      	cmp	r3, #1
 800cb36:	d101      	bne.n	800cb3c <DecodeModbusRtu+0x58>
		{
			return 0x01;
 800cb38:	2301      	movs	r3, #1
 800cb3a:	e000      	b.n	800cb3e <DecodeModbusRtu+0x5a>
		}
	}
	return 0x00;
 800cb3c:	2300      	movs	r3, #0
}
 800cb3e:	4618      	mov	r0, r3
 800cb40:	3710      	adds	r7, #16
 800cb42:	46bd      	mov	sp, r7
 800cb44:	bd80      	pop	{r7, pc}
	...

0800cb48 <HAL_UARTEx_RxEventCallback>:
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800cb48:	b580      	push	{r7, lr}
 800cb4a:	b082      	sub	sp, #8
 800cb4c:	af00      	add	r7, sp, #0
 800cb4e:	6078      	str	r0, [r7, #4]
 800cb50:	460b      	mov	r3, r1
 800cb52:	807b      	strh	r3, [r7, #2]
	if(huart-> Instance == USART2){
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	4a2c      	ldr	r2, [pc, #176]	@ (800cc0c <HAL_UARTEx_RxEventCallback+0xc4>)
 800cb5a:	4293      	cmp	r3, r2
 800cb5c:	d152      	bne.n	800cc04 <HAL_UARTEx_RxEventCallback+0xbc>
		if (DecodeModbusRtu(RxData, Size))
 800cb5e:	887b      	ldrh	r3, [r7, #2]
 800cb60:	4619      	mov	r1, r3
 800cb62:	482b      	ldr	r0, [pc, #172]	@ (800cc10 <HAL_UARTEx_RxEventCallback+0xc8>)
 800cb64:	f7ff ffbe 	bl	800cae4 <DecodeModbusRtu>
 800cb68:	4603      	mov	r3, r0
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d044      	beq.n	800cbf8 <HAL_UARTEx_RxEventCallback+0xb0>
				{
					switch (RxData[1]){
 800cb6e:	4b28      	ldr	r3, [pc, #160]	@ (800cc10 <HAL_UARTEx_RxEventCallback+0xc8>)
 800cb70:	785b      	ldrb	r3, [r3, #1]
 800cb72:	3b01      	subs	r3, #1
 800cb74:	2b0f      	cmp	r3, #15
 800cb76:	d83b      	bhi.n	800cbf0 <HAL_UARTEx_RxEventCallback+0xa8>
 800cb78:	a201      	add	r2, pc, #4	@ (adr r2, 800cb80 <HAL_UARTEx_RxEventCallback+0x38>)
 800cb7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb7e:	bf00      	nop
 800cb80:	0800cbcd 	.word	0x0800cbcd
 800cb84:	0800cbd3 	.word	0x0800cbd3
 800cb88:	0800cbc1 	.word	0x0800cbc1
 800cb8c:	0800cbc7 	.word	0x0800cbc7
 800cb90:	0800cbe5 	.word	0x0800cbe5
 800cb94:	0800cbd9 	.word	0x0800cbd9
 800cb98:	0800cbf1 	.word	0x0800cbf1
 800cb9c:	0800cbf1 	.word	0x0800cbf1
 800cba0:	0800cbf1 	.word	0x0800cbf1
 800cba4:	0800cbf1 	.word	0x0800cbf1
 800cba8:	0800cbf1 	.word	0x0800cbf1
 800cbac:	0800cbf1 	.word	0x0800cbf1
 800cbb0:	0800cbf1 	.word	0x0800cbf1
 800cbb4:	0800cbf1 	.word	0x0800cbf1
 800cbb8:	0800cbeb 	.word	0x0800cbeb
 800cbbc:	0800cbdf 	.word	0x0800cbdf
					case 0x03:
						readHoldingRegs();
 800cbc0:	f000 f918 	bl	800cdf4 <readHoldingRegs>
						break;
 800cbc4:	e018      	b.n	800cbf8 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x04:
						readInputRegs();
 800cbc6:	f000 f987 	bl	800ced8 <readInputRegs>
						break;
 800cbca:	e015      	b.n	800cbf8 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x01:
						readCoils();
 800cbcc:	f000 f9f6 	bl	800cfbc <readCoils>
						break;
 800cbd0:	e012      	b.n	800cbf8 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x02:
						readInputs();
 800cbd2:	f000 faa3 	bl	800d11c <readInputs>
						break;
 800cbd6:	e00f      	b.n	800cbf8 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x06:
						writeSingleReg();
 800cbd8:	f000 fbcc 	bl	800d374 <writeSingleReg>
						break;
 800cbdc:	e00c      	b.n	800cbf8 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x10:
						writeHoldingRegs();
 800cbde:	f000 fb4d 	bl	800d27c <writeHoldingRegs>
						break;
 800cbe2:	e009      	b.n	800cbf8 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x05:
						writeSingleCoil();
 800cbe4:	f000 fc10 	bl	800d408 <writeSingleCoil>
						break;
 800cbe8:	e006      	b.n	800cbf8 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x0F:
						writeMultiCoils();
 800cbea:	f000 fc89 	bl	800d500 <writeMultiCoils>
						break;
 800cbee:	e003      	b.n	800cbf8 <HAL_UARTEx_RxEventCallback+0xb0>
					default:
						modbusException(ILLEGAL_FUNCTION);
 800cbf0:	2001      	movs	r0, #1
 800cbf2:	f000 f8df 	bl	800cdb4 <modbusException>
						break;
 800cbf6:	bf00      	nop
					}
				}
			//uart2_receive_IDLE_DMA();
			HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RxData, RX_BUF_SIZE);
 800cbf8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cbfc:	4904      	ldr	r1, [pc, #16]	@ (800cc10 <HAL_UARTEx_RxEventCallback+0xc8>)
 800cbfe:	4805      	ldr	r0, [pc, #20]	@ (800cc14 <HAL_UARTEx_RxEventCallback+0xcc>)
 800cc00:	f7fa fe11 	bl	8007826 <HAL_UARTEx_ReceiveToIdle_DMA>
	}
}
 800cc04:	bf00      	nop
 800cc06:	3708      	adds	r7, #8
 800cc08:	46bd      	mov	sp, r7
 800cc0a:	bd80      	pop	{r7, pc}
 800cc0c:	40004400 	.word	0x40004400
 800cc10:	200022c4 	.word	0x200022c4
 800cc14:	20000538 	.word	0x20000538

0800cc18 <Update_Input_Register>:
Tab_Control_t* Main_controler = (Tab_Control_t*)&Coils_Database[0];
Control_motor_t* Control_motor = (Control_motor_t*)&Coils_Database[1];
Tray2D * Point2D_Tray1 = (Tray2D *)&Holding_Registers_Database[12];

void Update_Input_Register(uint8_t index, uint16_t toa_do,uint16_t toc_do, uint16_t state )
{
 800cc18:	b590      	push	{r4, r7, lr}
 800cc1a:	b083      	sub	sp, #12
 800cc1c:	af00      	add	r7, sp, #0
 800cc1e:	4604      	mov	r4, r0
 800cc20:	4608      	mov	r0, r1
 800cc22:	4611      	mov	r1, r2
 800cc24:	461a      	mov	r2, r3
 800cc26:	4623      	mov	r3, r4
 800cc28:	71fb      	strb	r3, [r7, #7]
 800cc2a:	4603      	mov	r3, r0
 800cc2c:	80bb      	strh	r3, [r7, #4]
 800cc2e:	460b      	mov	r3, r1
 800cc30:	807b      	strh	r3, [r7, #2]
 800cc32:	4613      	mov	r3, r2
 800cc34:	803b      	strh	r3, [r7, #0]
	if(Get_home_done()==0x00U)
 800cc36:	f7f6 f807 	bl	8002c48 <Get_home_done>
 800cc3a:	4603      	mov	r3, r0
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d111      	bne.n	800cc64 <Update_Input_Register+0x4c>
	{
		Input_Registers_Database[index]=0x00U;
 800cc40:	79fb      	ldrb	r3, [r7, #7]
 800cc42:	4a12      	ldr	r2, [pc, #72]	@ (800cc8c <Update_Input_Register+0x74>)
 800cc44:	2100      	movs	r1, #0
 800cc46:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		Input_Registers_Database[index + 1]=0x00U;
 800cc4a:	79fb      	ldrb	r3, [r7, #7]
 800cc4c:	3301      	adds	r3, #1
 800cc4e:	4a0f      	ldr	r2, [pc, #60]	@ (800cc8c <Update_Input_Register+0x74>)
 800cc50:	2100      	movs	r1, #0
 800cc52:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		Input_Registers_Database[index + 2]=0x00U;
 800cc56:	79fb      	ldrb	r3, [r7, #7]
 800cc58:	3302      	adds	r3, #2
 800cc5a:	4a0c      	ldr	r2, [pc, #48]	@ (800cc8c <Update_Input_Register+0x74>)
 800cc5c:	2100      	movs	r1, #0
 800cc5e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		return ;
 800cc62:	e010      	b.n	800cc86 <Update_Input_Register+0x6e>
	}
	Input_Registers_Database[index]=toa_do;
 800cc64:	79fb      	ldrb	r3, [r7, #7]
 800cc66:	4909      	ldr	r1, [pc, #36]	@ (800cc8c <Update_Input_Register+0x74>)
 800cc68:	88ba      	ldrh	r2, [r7, #4]
 800cc6a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	Input_Registers_Database[index + 1]=toc_do;
 800cc6e:	79fb      	ldrb	r3, [r7, #7]
 800cc70:	3301      	adds	r3, #1
 800cc72:	4906      	ldr	r1, [pc, #24]	@ (800cc8c <Update_Input_Register+0x74>)
 800cc74:	887a      	ldrh	r2, [r7, #2]
 800cc76:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	Input_Registers_Database[index + 2]=state;
 800cc7a:	79fb      	ldrb	r3, [r7, #7]
 800cc7c:	3302      	adds	r3, #2
 800cc7e:	4903      	ldr	r1, [pc, #12]	@ (800cc8c <Update_Input_Register+0x74>)
 800cc80:	883a      	ldrh	r2, [r7, #0]
 800cc82:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 800cc86:	370c      	adds	r7, #12
 800cc88:	46bd      	mov	sp, r7
 800cc8a:	bd90      	pop	{r4, r7, pc}
 800cc8c:	20002590 	.word	0x20002590

0800cc90 <Set_Input_Register>:
void Set_Input_Register(uint8_t index, uint16_t data)
{
 800cc90:	b480      	push	{r7}
 800cc92:	b083      	sub	sp, #12
 800cc94:	af00      	add	r7, sp, #0
 800cc96:	4603      	mov	r3, r0
 800cc98:	460a      	mov	r2, r1
 800cc9a:	71fb      	strb	r3, [r7, #7]
 800cc9c:	4613      	mov	r3, r2
 800cc9e:	80bb      	strh	r3, [r7, #4]
	Input_Registers_Database[index]=data;
 800cca0:	79fb      	ldrb	r3, [r7, #7]
 800cca2:	4905      	ldr	r1, [pc, #20]	@ (800ccb8 <Set_Input_Register+0x28>)
 800cca4:	88ba      	ldrh	r2, [r7, #4]
 800cca6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 800ccaa:	bf00      	nop
 800ccac:	370c      	adds	r7, #12
 800ccae:	46bd      	mov	sp, r7
 800ccb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccb4:	4770      	bx	lr
 800ccb6:	bf00      	nop
 800ccb8:	20002590 	.word	0x20002590

0800ccbc <Get_Coild>:
uint8_t Get_Coild(uint8_t index)
{
 800ccbc:	b480      	push	{r7}
 800ccbe:	b083      	sub	sp, #12
 800ccc0:	af00      	add	r7, sp, #0
 800ccc2:	4603      	mov	r3, r0
 800ccc4:	71fb      	strb	r3, [r7, #7]
	if(index>50) return 0x00U;
 800ccc6:	79fb      	ldrb	r3, [r7, #7]
 800ccc8:	2b32      	cmp	r3, #50	@ 0x32
 800ccca:	d901      	bls.n	800ccd0 <Get_Coild+0x14>
 800cccc:	2300      	movs	r3, #0
 800ccce:	e002      	b.n	800ccd6 <Get_Coild+0x1a>
	return Coils_Database[index];
 800ccd0:	79fb      	ldrb	r3, [r7, #7]
 800ccd2:	4a04      	ldr	r2, [pc, #16]	@ (800cce4 <Get_Coild+0x28>)
 800ccd4:	5cd3      	ldrb	r3, [r2, r3]
}
 800ccd6:	4618      	mov	r0, r3
 800ccd8:	370c      	adds	r7, #12
 800ccda:	46bd      	mov	sp, r7
 800ccdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cce0:	4770      	bx	lr
 800cce2:	bf00      	nop
 800cce4:	20002528 	.word	0x20002528

0800cce8 <Set_Inputs_Database>:
void Set_Inputs_Database(uint8_t index,uint8_t data)
{
 800cce8:	b480      	push	{r7}
 800ccea:	b083      	sub	sp, #12
 800ccec:	af00      	add	r7, sp, #0
 800ccee:	4603      	mov	r3, r0
 800ccf0:	460a      	mov	r2, r1
 800ccf2:	71fb      	strb	r3, [r7, #7]
 800ccf4:	4613      	mov	r3, r2
 800ccf6:	71bb      	strb	r3, [r7, #6]
	Inputs_Database[index]=data;
 800ccf8:	79fb      	ldrb	r3, [r7, #7]
 800ccfa:	4904      	ldr	r1, [pc, #16]	@ (800cd0c <Set_Inputs_Database+0x24>)
 800ccfc:	79ba      	ldrb	r2, [r7, #6]
 800ccfe:	54ca      	strb	r2, [r1, r3]
}
 800cd00:	bf00      	nop
 800cd02:	370c      	adds	r7, #12
 800cd04:	46bd      	mov	sp, r7
 800cd06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd0a:	4770      	bx	lr
 800cd0c:	2000255c 	.word	0x2000255c

0800cd10 <Get_Holding_Registers>:
uint16_t Get_Holding_Registers(uint8_t index)
{
 800cd10:	b480      	push	{r7}
 800cd12:	b083      	sub	sp, #12
 800cd14:	af00      	add	r7, sp, #0
 800cd16:	4603      	mov	r3, r0
 800cd18:	71fb      	strb	r3, [r7, #7]
	if(index>50) return 0x00U;
 800cd1a:	79fb      	ldrb	r3, [r7, #7]
 800cd1c:	2b32      	cmp	r3, #50	@ 0x32
 800cd1e:	d901      	bls.n	800cd24 <Get_Holding_Registers+0x14>
 800cd20:	2300      	movs	r3, #0
 800cd22:	e003      	b.n	800cd2c <Get_Holding_Registers+0x1c>
	return Holding_Registers_Database[index];
 800cd24:	79fb      	ldrb	r3, [r7, #7]
 800cd26:	4a04      	ldr	r2, [pc, #16]	@ (800cd38 <Get_Holding_Registers+0x28>)
 800cd28:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
}
 800cd2c:	4618      	mov	r0, r3
 800cd2e:	370c      	adds	r7, #12
 800cd30:	46bd      	mov	sp, r7
 800cd32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd36:	4770      	bx	lr
 800cd38:	200024c4 	.word	0x200024c4

0800cd3c <Reset_Oxis>:
void Reset_Oxis(void)
{
 800cd3c:	b580      	push	{r7, lr}
 800cd3e:	af00      	add	r7, sp, #0
	Set_Input_Register(0x00U,0x00U);
 800cd40:	2100      	movs	r1, #0
 800cd42:	2000      	movs	r0, #0
 800cd44:	f7ff ffa4 	bl	800cc90 <Set_Input_Register>
	Set_Input_Register(3U,0x00U);
 800cd48:	2100      	movs	r1, #0
 800cd4a:	2003      	movs	r0, #3
 800cd4c:	f7ff ffa0 	bl	800cc90 <Set_Input_Register>
	Set_Input_Register(6U,0x00U);
 800cd50:	2100      	movs	r1, #0
 800cd52:	2006      	movs	r0, #6
 800cd54:	f7ff ff9c 	bl	800cc90 <Set_Input_Register>
}
 800cd58:	bf00      	nop
 800cd5a:	bd80      	pop	{r7, pc}

0800cd5c <sendData>:
void Reset_Tray(uint8_t index)
{
	Coils_Database[index] = 0x00U;
}
void sendData (uint8_t *data, int size)
{
 800cd5c:	b580      	push	{r7, lr}
 800cd5e:	b084      	sub	sp, #16
 800cd60:	af00      	add	r7, sp, #0
 800cd62:	6078      	str	r0, [r7, #4]
 800cd64:	6039      	str	r1, [r7, #0]
	// we will calculate the CRC in this function itself
	uint16_t crc = crc16(data, size);
 800cd66:	683b      	ldr	r3, [r7, #0]
 800cd68:	b29b      	uxth	r3, r3
 800cd6a:	4619      	mov	r1, r3
 800cd6c:	6878      	ldr	r0, [r7, #4]
 800cd6e:	f000 fc7f 	bl	800d670 <crc16>
 800cd72:	4603      	mov	r3, r0
 800cd74:	81fb      	strh	r3, [r7, #14]
	data[size] = crc&0xFF;   // CRC LOW
 800cd76:	683b      	ldr	r3, [r7, #0]
 800cd78:	687a      	ldr	r2, [r7, #4]
 800cd7a:	4413      	add	r3, r2
 800cd7c:	89fa      	ldrh	r2, [r7, #14]
 800cd7e:	b2d2      	uxtb	r2, r2
 800cd80:	701a      	strb	r2, [r3, #0]
	data[size+1] = (crc>>8)&0xFF;  // CRC HIGH
 800cd82:	89fb      	ldrh	r3, [r7, #14]
 800cd84:	0a1b      	lsrs	r3, r3, #8
 800cd86:	b299      	uxth	r1, r3
 800cd88:	683b      	ldr	r3, [r7, #0]
 800cd8a:	3301      	adds	r3, #1
 800cd8c:	687a      	ldr	r2, [r7, #4]
 800cd8e:	4413      	add	r3, r2
 800cd90:	b2ca      	uxtb	r2, r1
 800cd92:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit(&huart2, data, size+2, 1000);
 800cd94:	683b      	ldr	r3, [r7, #0]
 800cd96:	b29b      	uxth	r3, r3
 800cd98:	3302      	adds	r3, #2
 800cd9a:	b29a      	uxth	r2, r3
 800cd9c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800cda0:	6879      	ldr	r1, [r7, #4]
 800cda2:	4803      	ldr	r0, [pc, #12]	@ (800cdb0 <sendData+0x54>)
 800cda4:	f7fa fcb4 	bl	8007710 <HAL_UART_Transmit>
}
 800cda8:	bf00      	nop
 800cdaa:	3710      	adds	r7, #16
 800cdac:	46bd      	mov	sp, r7
 800cdae:	bd80      	pop	{r7, pc}
 800cdb0:	20000538 	.word	0x20000538

0800cdb4 <modbusException>:

void modbusException (uint8_t exceptioncode)
{
 800cdb4:	b580      	push	{r7, lr}
 800cdb6:	b082      	sub	sp, #8
 800cdb8:	af00      	add	r7, sp, #0
 800cdba:	4603      	mov	r3, r0
 800cdbc:	71fb      	strb	r3, [r7, #7]
	//| SLAVE_ID | FUNCTION_CODE | Exception code | CRC     |
	//| 1 BYTE   |  1 BYTE       |    1 BYTE      | 2 BYTES |

	TxData[0] = RxData[0];       // slave ID
 800cdbe:	4b0b      	ldr	r3, [pc, #44]	@ (800cdec <modbusException+0x38>)
 800cdc0:	781a      	ldrb	r2, [r3, #0]
 800cdc2:	4b0b      	ldr	r3, [pc, #44]	@ (800cdf0 <modbusException+0x3c>)
 800cdc4:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1]|0x80;  // adding 1 to the MSB of the function code
 800cdc6:	4b09      	ldr	r3, [pc, #36]	@ (800cdec <modbusException+0x38>)
 800cdc8:	785b      	ldrb	r3, [r3, #1]
 800cdca:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cdce:	b2da      	uxtb	r2, r3
 800cdd0:	4b07      	ldr	r3, [pc, #28]	@ (800cdf0 <modbusException+0x3c>)
 800cdd2:	705a      	strb	r2, [r3, #1]
	TxData[2] = exceptioncode;   // Load the Exception code
 800cdd4:	4a06      	ldr	r2, [pc, #24]	@ (800cdf0 <modbusException+0x3c>)
 800cdd6:	79fb      	ldrb	r3, [r7, #7]
 800cdd8:	7093      	strb	r3, [r2, #2]
	sendData(TxData, 3);         // send Data... CRC will be calculated in the function
 800cdda:	2103      	movs	r1, #3
 800cddc:	4804      	ldr	r0, [pc, #16]	@ (800cdf0 <modbusException+0x3c>)
 800cdde:	f7ff ffbd 	bl	800cd5c <sendData>
}
 800cde2:	bf00      	nop
 800cde4:	3708      	adds	r7, #8
 800cde6:	46bd      	mov	sp, r7
 800cde8:	bd80      	pop	{r7, pc}
 800cdea:	bf00      	nop
 800cdec:	200022c4 	.word	0x200022c4
 800cdf0:	200023c4 	.word	0x200023c4

0800cdf4 <readHoldingRegs>:


uint8_t readHoldingRegs (void)
{
 800cdf4:	b580      	push	{r7, lr}
 800cdf6:	b084      	sub	sp, #16
 800cdf8:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800cdfa:	4b34      	ldr	r3, [pc, #208]	@ (800cecc <readHoldingRegs+0xd8>)
 800cdfc:	789b      	ldrb	r3, [r3, #2]
 800cdfe:	021b      	lsls	r3, r3, #8
 800ce00:	b21a      	sxth	r2, r3
 800ce02:	4b32      	ldr	r3, [pc, #200]	@ (800cecc <readHoldingRegs+0xd8>)
 800ce04:	78db      	ldrb	r3, [r3, #3]
 800ce06:	b21b      	sxth	r3, r3
 800ce08:	4313      	orrs	r3, r2
 800ce0a:	b21b      	sxth	r3, r3
 800ce0c:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800ce0e:	4b2f      	ldr	r3, [pc, #188]	@ (800cecc <readHoldingRegs+0xd8>)
 800ce10:	791b      	ldrb	r3, [r3, #4]
 800ce12:	021b      	lsls	r3, r3, #8
 800ce14:	b21a      	sxth	r2, r3
 800ce16:	4b2d      	ldr	r3, [pc, #180]	@ (800cecc <readHoldingRegs+0xd8>)
 800ce18:	795b      	ldrb	r3, [r3, #5]
 800ce1a:	b21b      	sxth	r3, r3
 800ce1c:	4313      	orrs	r3, r2
 800ce1e:	b21b      	sxth	r3, r3
 800ce20:	807b      	strh	r3, [r7, #2]
	if ((numRegs<1)||(numRegs>125))  // maximum no. of Registers as per the PDF
 800ce22:	887b      	ldrh	r3, [r7, #2]
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	d002      	beq.n	800ce2e <readHoldingRegs+0x3a>
 800ce28:	887b      	ldrh	r3, [r7, #2]
 800ce2a:	2b7d      	cmp	r3, #125	@ 0x7d
 800ce2c:	d904      	bls.n	800ce38 <readHoldingRegs+0x44>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800ce2e:	2003      	movs	r0, #3
 800ce30:	f7ff ffc0 	bl	800cdb4 <modbusException>
		return 0;
 800ce34:	2300      	movs	r3, #0
 800ce36:	e044      	b.n	800cec2 <readHoldingRegs+0xce>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 800ce38:	89fa      	ldrh	r2, [r7, #14]
 800ce3a:	887b      	ldrh	r3, [r7, #2]
 800ce3c:	4413      	add	r3, r2
 800ce3e:	b29b      	uxth	r3, r3
 800ce40:	3b01      	subs	r3, #1
 800ce42:	803b      	strh	r3, [r7, #0]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 800ce44:	883b      	ldrh	r3, [r7, #0]
 800ce46:	2b31      	cmp	r3, #49	@ 0x31
 800ce48:	d904      	bls.n	800ce54 <readHoldingRegs+0x60>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800ce4a:	2002      	movs	r0, #2
 800ce4c:	f7ff ffb2 	bl	800cdb4 <modbusException>
		return 0;
 800ce50:	2300      	movs	r3, #0
 800ce52:	e036      	b.n	800cec2 <readHoldingRegs+0xce>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800ce54:	4b1e      	ldr	r3, [pc, #120]	@ (800ced0 <readHoldingRegs+0xdc>)
 800ce56:	2201      	movs	r2, #1
 800ce58:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800ce5a:	4b1c      	ldr	r3, [pc, #112]	@ (800cecc <readHoldingRegs+0xd8>)
 800ce5c:	785a      	ldrb	r2, [r3, #1]
 800ce5e:	4b1c      	ldr	r3, [pc, #112]	@ (800ced0 <readHoldingRegs+0xdc>)
 800ce60:	705a      	strb	r2, [r3, #1]
	TxData[2] = numRegs*2;  // Byte count
 800ce62:	887b      	ldrh	r3, [r7, #2]
 800ce64:	b2db      	uxtb	r3, r3
 800ce66:	005b      	lsls	r3, r3, #1
 800ce68:	b2da      	uxtb	r2, r3
 800ce6a:	4b19      	ldr	r3, [pc, #100]	@ (800ced0 <readHoldingRegs+0xdc>)
 800ce6c:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800ce6e:	2303      	movs	r3, #3
 800ce70:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800ce72:	2300      	movs	r3, #0
 800ce74:	607b      	str	r3, [r7, #4]
 800ce76:	e01b      	b.n	800ceb0 <readHoldingRegs+0xbc>
	{
		TxData[indx++] = (Holding_Registers_Database[startAddr]>>8)&0xFF;  // extract the higher byte
 800ce78:	89fb      	ldrh	r3, [r7, #14]
 800ce7a:	4a16      	ldr	r2, [pc, #88]	@ (800ced4 <readHoldingRegs+0xe0>)
 800ce7c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ce80:	0a1b      	lsrs	r3, r3, #8
 800ce82:	b299      	uxth	r1, r3
 800ce84:	68bb      	ldr	r3, [r7, #8]
 800ce86:	1c5a      	adds	r2, r3, #1
 800ce88:	60ba      	str	r2, [r7, #8]
 800ce8a:	b2c9      	uxtb	r1, r1
 800ce8c:	4a10      	ldr	r2, [pc, #64]	@ (800ced0 <readHoldingRegs+0xdc>)
 800ce8e:	54d1      	strb	r1, [r2, r3]
		TxData[indx++] = (Holding_Registers_Database[startAddr])&0xFF;   // extract the lower byte
 800ce90:	89fb      	ldrh	r3, [r7, #14]
 800ce92:	4a10      	ldr	r2, [pc, #64]	@ (800ced4 <readHoldingRegs+0xe0>)
 800ce94:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800ce98:	68bb      	ldr	r3, [r7, #8]
 800ce9a:	1c5a      	adds	r2, r3, #1
 800ce9c:	60ba      	str	r2, [r7, #8]
 800ce9e:	b2c9      	uxtb	r1, r1
 800cea0:	4a0b      	ldr	r2, [pc, #44]	@ (800ced0 <readHoldingRegs+0xdc>)
 800cea2:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 800cea4:	89fb      	ldrh	r3, [r7, #14]
 800cea6:	3301      	adds	r3, #1
 800cea8:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	3301      	adds	r3, #1
 800ceae:	607b      	str	r3, [r7, #4]
 800ceb0:	887b      	ldrh	r3, [r7, #2]
 800ceb2:	687a      	ldr	r2, [r7, #4]
 800ceb4:	429a      	cmp	r2, r3
 800ceb6:	dbdf      	blt.n	800ce78 <readHoldingRegs+0x84>
	}

	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800ceb8:	68b9      	ldr	r1, [r7, #8]
 800ceba:	4805      	ldr	r0, [pc, #20]	@ (800ced0 <readHoldingRegs+0xdc>)
 800cebc:	f7ff ff4e 	bl	800cd5c <sendData>
	return 1;   // success
 800cec0:	2301      	movs	r3, #1
}
 800cec2:	4618      	mov	r0, r3
 800cec4:	3710      	adds	r7, #16
 800cec6:	46bd      	mov	sp, r7
 800cec8:	bd80      	pop	{r7, pc}
 800ceca:	bf00      	nop
 800cecc:	200022c4 	.word	0x200022c4
 800ced0:	200023c4 	.word	0x200023c4
 800ced4:	200024c4 	.word	0x200024c4

0800ced8 <readInputRegs>:

uint8_t readInputRegs (void)
{
 800ced8:	b580      	push	{r7, lr}
 800ceda:	b084      	sub	sp, #16
 800cedc:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800cede:	4b34      	ldr	r3, [pc, #208]	@ (800cfb0 <readInputRegs+0xd8>)
 800cee0:	789b      	ldrb	r3, [r3, #2]
 800cee2:	021b      	lsls	r3, r3, #8
 800cee4:	b21a      	sxth	r2, r3
 800cee6:	4b32      	ldr	r3, [pc, #200]	@ (800cfb0 <readInputRegs+0xd8>)
 800cee8:	78db      	ldrb	r3, [r3, #3]
 800ceea:	b21b      	sxth	r3, r3
 800ceec:	4313      	orrs	r3, r2
 800ceee:	b21b      	sxth	r3, r3
 800cef0:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800cef2:	4b2f      	ldr	r3, [pc, #188]	@ (800cfb0 <readInputRegs+0xd8>)
 800cef4:	791b      	ldrb	r3, [r3, #4]
 800cef6:	021b      	lsls	r3, r3, #8
 800cef8:	b21a      	sxth	r2, r3
 800cefa:	4b2d      	ldr	r3, [pc, #180]	@ (800cfb0 <readInputRegs+0xd8>)
 800cefc:	795b      	ldrb	r3, [r3, #5]
 800cefe:	b21b      	sxth	r3, r3
 800cf00:	4313      	orrs	r3, r2
 800cf02:	b21b      	sxth	r3, r3
 800cf04:	807b      	strh	r3, [r7, #2]
	if ((numRegs<1)||(numRegs>125))  // maximum no. of Registers as per the PDF
 800cf06:	887b      	ldrh	r3, [r7, #2]
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	d002      	beq.n	800cf12 <readInputRegs+0x3a>
 800cf0c:	887b      	ldrh	r3, [r7, #2]
 800cf0e:	2b7d      	cmp	r3, #125	@ 0x7d
 800cf10:	d904      	bls.n	800cf1c <readInputRegs+0x44>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800cf12:	2003      	movs	r0, #3
 800cf14:	f7ff ff4e 	bl	800cdb4 <modbusException>
		return 0;
 800cf18:	2300      	movs	r3, #0
 800cf1a:	e044      	b.n	800cfa6 <readInputRegs+0xce>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 800cf1c:	89fa      	ldrh	r2, [r7, #14]
 800cf1e:	887b      	ldrh	r3, [r7, #2]
 800cf20:	4413      	add	r3, r2
 800cf22:	b29b      	uxth	r3, r3
 800cf24:	3b01      	subs	r3, #1
 800cf26:	803b      	strh	r3, [r7, #0]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 800cf28:	883b      	ldrh	r3, [r7, #0]
 800cf2a:	2b31      	cmp	r3, #49	@ 0x31
 800cf2c:	d904      	bls.n	800cf38 <readInputRegs+0x60>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800cf2e:	2002      	movs	r0, #2
 800cf30:	f7ff ff40 	bl	800cdb4 <modbusException>
		return 0;
 800cf34:	2300      	movs	r3, #0
 800cf36:	e036      	b.n	800cfa6 <readInputRegs+0xce>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800cf38:	4b1e      	ldr	r3, [pc, #120]	@ (800cfb4 <readInputRegs+0xdc>)
 800cf3a:	2201      	movs	r2, #1
 800cf3c:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800cf3e:	4b1c      	ldr	r3, [pc, #112]	@ (800cfb0 <readInputRegs+0xd8>)
 800cf40:	785a      	ldrb	r2, [r3, #1]
 800cf42:	4b1c      	ldr	r3, [pc, #112]	@ (800cfb4 <readInputRegs+0xdc>)
 800cf44:	705a      	strb	r2, [r3, #1]
	TxData[2] = numRegs*2;  // Byte count
 800cf46:	887b      	ldrh	r3, [r7, #2]
 800cf48:	b2db      	uxtb	r3, r3
 800cf4a:	005b      	lsls	r3, r3, #1
 800cf4c:	b2da      	uxtb	r2, r3
 800cf4e:	4b19      	ldr	r3, [pc, #100]	@ (800cfb4 <readInputRegs+0xdc>)
 800cf50:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800cf52:	2303      	movs	r3, #3
 800cf54:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800cf56:	2300      	movs	r3, #0
 800cf58:	607b      	str	r3, [r7, #4]
 800cf5a:	e01b      	b.n	800cf94 <readInputRegs+0xbc>
	{
		TxData[indx++] = (Input_Registers_Database[startAddr]>>8)&0xFF;  // extract the higher byte
 800cf5c:	89fb      	ldrh	r3, [r7, #14]
 800cf5e:	4a16      	ldr	r2, [pc, #88]	@ (800cfb8 <readInputRegs+0xe0>)
 800cf60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cf64:	0a1b      	lsrs	r3, r3, #8
 800cf66:	b299      	uxth	r1, r3
 800cf68:	68bb      	ldr	r3, [r7, #8]
 800cf6a:	1c5a      	adds	r2, r3, #1
 800cf6c:	60ba      	str	r2, [r7, #8]
 800cf6e:	b2c9      	uxtb	r1, r1
 800cf70:	4a10      	ldr	r2, [pc, #64]	@ (800cfb4 <readInputRegs+0xdc>)
 800cf72:	54d1      	strb	r1, [r2, r3]
		TxData[indx++] = (Input_Registers_Database[startAddr])&0xFF;   // extract the lower byte
 800cf74:	89fb      	ldrh	r3, [r7, #14]
 800cf76:	4a10      	ldr	r2, [pc, #64]	@ (800cfb8 <readInputRegs+0xe0>)
 800cf78:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800cf7c:	68bb      	ldr	r3, [r7, #8]
 800cf7e:	1c5a      	adds	r2, r3, #1
 800cf80:	60ba      	str	r2, [r7, #8]
 800cf82:	b2c9      	uxtb	r1, r1
 800cf84:	4a0b      	ldr	r2, [pc, #44]	@ (800cfb4 <readInputRegs+0xdc>)
 800cf86:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 800cf88:	89fb      	ldrh	r3, [r7, #14]
 800cf8a:	3301      	adds	r3, #1
 800cf8c:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	3301      	adds	r3, #1
 800cf92:	607b      	str	r3, [r7, #4]
 800cf94:	887b      	ldrh	r3, [r7, #2]
 800cf96:	687a      	ldr	r2, [r7, #4]
 800cf98:	429a      	cmp	r2, r3
 800cf9a:	dbdf      	blt.n	800cf5c <readInputRegs+0x84>
	}

	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800cf9c:	68b9      	ldr	r1, [r7, #8]
 800cf9e:	4805      	ldr	r0, [pc, #20]	@ (800cfb4 <readInputRegs+0xdc>)
 800cfa0:	f7ff fedc 	bl	800cd5c <sendData>
	return 1;   // success
 800cfa4:	2301      	movs	r3, #1
}
 800cfa6:	4618      	mov	r0, r3
 800cfa8:	3710      	adds	r7, #16
 800cfaa:	46bd      	mov	sp, r7
 800cfac:	bd80      	pop	{r7, pc}
 800cfae:	bf00      	nop
 800cfb0:	200022c4 	.word	0x200022c4
 800cfb4:	200023c4 	.word	0x200023c4
 800cfb8:	20002590 	.word	0x20002590

0800cfbc <readCoils>:

uint8_t readCoils (void)
{
 800cfbc:	b580      	push	{r7, lr}
 800cfbe:	b088      	sub	sp, #32
 800cfc0:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 800cfc2:	4b53      	ldr	r3, [pc, #332]	@ (800d110 <readCoils+0x154>)
 800cfc4:	789b      	ldrb	r3, [r3, #2]
 800cfc6:	021b      	lsls	r3, r3, #8
 800cfc8:	b21a      	sxth	r2, r3
 800cfca:	4b51      	ldr	r3, [pc, #324]	@ (800d110 <readCoils+0x154>)
 800cfcc:	78db      	ldrb	r3, [r3, #3]
 800cfce:	b21b      	sxth	r3, r3
 800cfd0:	4313      	orrs	r3, r2
 800cfd2:	b21b      	sxth	r3, r3
 800cfd4:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 800cfd6:	4b4e      	ldr	r3, [pc, #312]	@ (800d110 <readCoils+0x154>)
 800cfd8:	791b      	ldrb	r3, [r3, #4]
 800cfda:	021b      	lsls	r3, r3, #8
 800cfdc:	b21a      	sxth	r2, r3
 800cfde:	4b4c      	ldr	r3, [pc, #304]	@ (800d110 <readCoils+0x154>)
 800cfe0:	795b      	ldrb	r3, [r3, #5]
 800cfe2:	b21b      	sxth	r3, r3
 800cfe4:	4313      	orrs	r3, r2
 800cfe6:	b21b      	sxth	r3, r3
 800cfe8:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>2000))  // maximum no. of coils as per the PDF
 800cfea:	893b      	ldrh	r3, [r7, #8]
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d003      	beq.n	800cff8 <readCoils+0x3c>
 800cff0:	893b      	ldrh	r3, [r7, #8]
 800cff2:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800cff6:	d904      	bls.n	800d002 <readCoils+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800cff8:	2003      	movs	r0, #3
 800cffa:	f7ff fedb 	bl	800cdb4 <modbusException>
		return 0;
 800cffe:	2300      	movs	r3, #0
 800d000:	e081      	b.n	800d106 <readCoils+0x14a>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 800d002:	897a      	ldrh	r2, [r7, #10]
 800d004:	893b      	ldrh	r3, [r7, #8]
 800d006:	4413      	add	r3, r2
 800d008:	b29b      	uxth	r3, r3
 800d00a:	3b01      	subs	r3, #1
 800d00c:	80fb      	strh	r3, [r7, #6]
	if (endAddr>499)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 800d00e:	88fb      	ldrh	r3, [r7, #6]
 800d010:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800d014:	d304      	bcc.n	800d020 <readCoils+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800d016:	2002      	movs	r0, #2
 800d018:	f7ff fecc 	bl	800cdb4 <modbusException>
		return 0;
 800d01c:	2300      	movs	r3, #0
 800d01e:	e072      	b.n	800d106 <readCoils+0x14a>
	}


	//reset TxData buffer
	memset (TxData, '\0', 256);
 800d020:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d024:	2100      	movs	r1, #0
 800d026:	483b      	ldr	r0, [pc, #236]	@ (800d114 <readCoils+0x158>)
 800d028:	f000 fb58 	bl	800d6dc <memset>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800d02c:	4b39      	ldr	r3, [pc, #228]	@ (800d114 <readCoils+0x158>)
 800d02e:	2201      	movs	r2, #1
 800d030:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800d032:	4b37      	ldr	r3, [pc, #220]	@ (800d110 <readCoils+0x154>)
 800d034:	785a      	ldrb	r2, [r3, #1]
 800d036:	4b37      	ldr	r3, [pc, #220]	@ (800d114 <readCoils+0x158>)
 800d038:	705a      	strb	r2, [r3, #1]
	TxData[2] = (numCoils/8) + ((numCoils%8)>0 ? 1:0);  // Byte count
 800d03a:	893b      	ldrh	r3, [r7, #8]
 800d03c:	08db      	lsrs	r3, r3, #3
 800d03e:	b29b      	uxth	r3, r3
 800d040:	b2db      	uxtb	r3, r3
 800d042:	893a      	ldrh	r2, [r7, #8]
 800d044:	f002 0207 	and.w	r2, r2, #7
 800d048:	b292      	uxth	r2, r2
 800d04a:	2a00      	cmp	r2, #0
 800d04c:	bf14      	ite	ne
 800d04e:	2201      	movne	r2, #1
 800d050:	2200      	moveq	r2, #0
 800d052:	b2d2      	uxtb	r2, r2
 800d054:	4413      	add	r3, r2
 800d056:	b2da      	uxtb	r2, r3
 800d058:	4b2e      	ldr	r3, [pc, #184]	@ (800d114 <readCoils+0x158>)
 800d05a:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800d05c:	2303      	movs	r3, #3
 800d05e:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr/8;  // which byte we have to start extracting the data from
 800d060:	897b      	ldrh	r3, [r7, #10]
 800d062:	08db      	lsrs	r3, r3, #3
 800d064:	b29b      	uxth	r3, r3
 800d066:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800d068:	897b      	ldrh	r3, [r7, #10]
 800d06a:	f003 0307 	and.w	r3, r3, #7
 800d06e:	82fb      	strh	r3, [r7, #22]
	int indxPosition = 0;  // The shift position in the current indx of the TxData buffer
 800d070:	2300      	movs	r3, #0
 800d072:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData buffer
	for (int i=0; i<numCoils; i++)
 800d074:	2300      	movs	r3, #0
 800d076:	60fb      	str	r3, [r7, #12]
 800d078:	e033      	b.n	800d0e2 <readCoils+0x126>
	{
		TxData[indx] |= ((Coils_Database[startByte] >> bitPosition) &0x01) << indxPosition;
 800d07a:	4a26      	ldr	r2, [pc, #152]	@ (800d114 <readCoils+0x158>)
 800d07c:	69fb      	ldr	r3, [r7, #28]
 800d07e:	4413      	add	r3, r2
 800d080:	781b      	ldrb	r3, [r3, #0]
 800d082:	b25a      	sxtb	r2, r3
 800d084:	4924      	ldr	r1, [pc, #144]	@ (800d118 <readCoils+0x15c>)
 800d086:	69bb      	ldr	r3, [r7, #24]
 800d088:	440b      	add	r3, r1
 800d08a:	781b      	ldrb	r3, [r3, #0]
 800d08c:	4619      	mov	r1, r3
 800d08e:	8afb      	ldrh	r3, [r7, #22]
 800d090:	fa41 f303 	asr.w	r3, r1, r3
 800d094:	f003 0101 	and.w	r1, r3, #1
 800d098:	693b      	ldr	r3, [r7, #16]
 800d09a:	fa01 f303 	lsl.w	r3, r1, r3
 800d09e:	b25b      	sxtb	r3, r3
 800d0a0:	4313      	orrs	r3, r2
 800d0a2:	b25b      	sxtb	r3, r3
 800d0a4:	b2d9      	uxtb	r1, r3
 800d0a6:	4a1b      	ldr	r2, [pc, #108]	@ (800d114 <readCoils+0x158>)
 800d0a8:	69fb      	ldr	r3, [r7, #28]
 800d0aa:	4413      	add	r3, r2
 800d0ac:	460a      	mov	r2, r1
 800d0ae:	701a      	strb	r2, [r3, #0]
		indxPosition++; bitPosition++;
 800d0b0:	693b      	ldr	r3, [r7, #16]
 800d0b2:	3301      	adds	r3, #1
 800d0b4:	613b      	str	r3, [r7, #16]
 800d0b6:	8afb      	ldrh	r3, [r7, #22]
 800d0b8:	3301      	adds	r3, #1
 800d0ba:	82fb      	strh	r3, [r7, #22]
		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800d0bc:	693b      	ldr	r3, [r7, #16]
 800d0be:	2b07      	cmp	r3, #7
 800d0c0:	dd04      	ble.n	800d0cc <readCoils+0x110>
		{
			indxPosition = 0;
 800d0c2:	2300      	movs	r3, #0
 800d0c4:	613b      	str	r3, [r7, #16]
			indx++;
 800d0c6:	69fb      	ldr	r3, [r7, #28]
 800d0c8:	3301      	adds	r3, #1
 800d0ca:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800d0cc:	8afb      	ldrh	r3, [r7, #22]
 800d0ce:	2b07      	cmp	r3, #7
 800d0d0:	d904      	bls.n	800d0dc <readCoils+0x120>
		{
			bitPosition=0;
 800d0d2:	2300      	movs	r3, #0
 800d0d4:	82fb      	strh	r3, [r7, #22]
			startByte++;
 800d0d6:	69bb      	ldr	r3, [r7, #24]
 800d0d8:	3301      	adds	r3, #1
 800d0da:	61bb      	str	r3, [r7, #24]
	for (int i=0; i<numCoils; i++)
 800d0dc:	68fb      	ldr	r3, [r7, #12]
 800d0de:	3301      	adds	r3, #1
 800d0e0:	60fb      	str	r3, [r7, #12]
 800d0e2:	893b      	ldrh	r3, [r7, #8]
 800d0e4:	68fa      	ldr	r2, [r7, #12]
 800d0e6:	429a      	cmp	r2, r3
 800d0e8:	dbc7      	blt.n	800d07a <readCoils+0xbe>
		}
	}

	if (numCoils%8 != 0)indx++;  // increment the indx variable, only if the numcoils is not a multiple of 8
 800d0ea:	893b      	ldrh	r3, [r7, #8]
 800d0ec:	f003 0307 	and.w	r3, r3, #7
 800d0f0:	b29b      	uxth	r3, r3
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d002      	beq.n	800d0fc <readCoils+0x140>
 800d0f6:	69fb      	ldr	r3, [r7, #28]
 800d0f8:	3301      	adds	r3, #1
 800d0fa:	61fb      	str	r3, [r7, #28]
	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800d0fc:	69f9      	ldr	r1, [r7, #28]
 800d0fe:	4805      	ldr	r0, [pc, #20]	@ (800d114 <readCoils+0x158>)
 800d100:	f7ff fe2c 	bl	800cd5c <sendData>
	return 1;   // success
 800d104:	2301      	movs	r3, #1
}
 800d106:	4618      	mov	r0, r3
 800d108:	3720      	adds	r7, #32
 800d10a:	46bd      	mov	sp, r7
 800d10c:	bd80      	pop	{r7, pc}
 800d10e:	bf00      	nop
 800d110:	200022c4 	.word	0x200022c4
 800d114:	200023c4 	.word	0x200023c4
 800d118:	20002528 	.word	0x20002528

0800d11c <readInputs>:

uint8_t readInputs (void)
{
 800d11c:	b580      	push	{r7, lr}
 800d11e:	b088      	sub	sp, #32
 800d120:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800d122:	4b53      	ldr	r3, [pc, #332]	@ (800d270 <readInputs+0x154>)
 800d124:	789b      	ldrb	r3, [r3, #2]
 800d126:	021b      	lsls	r3, r3, #8
 800d128:	b21a      	sxth	r2, r3
 800d12a:	4b51      	ldr	r3, [pc, #324]	@ (800d270 <readInputs+0x154>)
 800d12c:	78db      	ldrb	r3, [r3, #3]
 800d12e:	b21b      	sxth	r3, r3
 800d130:	4313      	orrs	r3, r2
 800d132:	b21b      	sxth	r3, r3
 800d134:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 800d136:	4b4e      	ldr	r3, [pc, #312]	@ (800d270 <readInputs+0x154>)
 800d138:	791b      	ldrb	r3, [r3, #4]
 800d13a:	021b      	lsls	r3, r3, #8
 800d13c:	b21a      	sxth	r2, r3
 800d13e:	4b4c      	ldr	r3, [pc, #304]	@ (800d270 <readInputs+0x154>)
 800d140:	795b      	ldrb	r3, [r3, #5]
 800d142:	b21b      	sxth	r3, r3
 800d144:	4313      	orrs	r3, r2
 800d146:	b21b      	sxth	r3, r3
 800d148:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>2000))  // maximum no. of coils as per the PDF
 800d14a:	893b      	ldrh	r3, [r7, #8]
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	d003      	beq.n	800d158 <readInputs+0x3c>
 800d150:	893b      	ldrh	r3, [r7, #8]
 800d152:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800d156:	d904      	bls.n	800d162 <readInputs+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800d158:	2003      	movs	r0, #3
 800d15a:	f7ff fe2b 	bl	800cdb4 <modbusException>
		return 0;
 800d15e:	2300      	movs	r3, #0
 800d160:	e081      	b.n	800d266 <readInputs+0x14a>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 800d162:	897a      	ldrh	r2, [r7, #10]
 800d164:	893b      	ldrh	r3, [r7, #8]
 800d166:	4413      	add	r3, r2
 800d168:	b29b      	uxth	r3, r3
 800d16a:	3b01      	subs	r3, #1
 800d16c:	80fb      	strh	r3, [r7, #6]
	if (endAddr>599)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 800d16e:	88fb      	ldrh	r3, [r7, #6]
 800d170:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 800d174:	d304      	bcc.n	800d180 <readInputs+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800d176:	2002      	movs	r0, #2
 800d178:	f7ff fe1c 	bl	800cdb4 <modbusException>
		return 0;
 800d17c:	2300      	movs	r3, #0
 800d17e:	e072      	b.n	800d266 <readInputs+0x14a>
	}


	//reset TxData buffer
	memset (TxData, '\0', 256);
 800d180:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d184:	2100      	movs	r1, #0
 800d186:	483b      	ldr	r0, [pc, #236]	@ (800d274 <readInputs+0x158>)
 800d188:	f000 faa8 	bl	800d6dc <memset>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800d18c:	4b39      	ldr	r3, [pc, #228]	@ (800d274 <readInputs+0x158>)
 800d18e:	2201      	movs	r2, #1
 800d190:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800d192:	4b37      	ldr	r3, [pc, #220]	@ (800d270 <readInputs+0x154>)
 800d194:	785a      	ldrb	r2, [r3, #1]
 800d196:	4b37      	ldr	r3, [pc, #220]	@ (800d274 <readInputs+0x158>)
 800d198:	705a      	strb	r2, [r3, #1]
	TxData[2] = (numCoils/8) + ((numCoils%8)>0 ? 1:0);  // Byte count
 800d19a:	893b      	ldrh	r3, [r7, #8]
 800d19c:	08db      	lsrs	r3, r3, #3
 800d19e:	b29b      	uxth	r3, r3
 800d1a0:	b2db      	uxtb	r3, r3
 800d1a2:	893a      	ldrh	r2, [r7, #8]
 800d1a4:	f002 0207 	and.w	r2, r2, #7
 800d1a8:	b292      	uxth	r2, r2
 800d1aa:	2a00      	cmp	r2, #0
 800d1ac:	bf14      	ite	ne
 800d1ae:	2201      	movne	r2, #1
 800d1b0:	2200      	moveq	r2, #0
 800d1b2:	b2d2      	uxtb	r2, r2
 800d1b4:	4413      	add	r3, r2
 800d1b6:	b2da      	uxtb	r2, r3
 800d1b8:	4b2e      	ldr	r3, [pc, #184]	@ (800d274 <readInputs+0x158>)
 800d1ba:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800d1bc:	2303      	movs	r3, #3
 800d1be:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr/8;  // which byte we have to start extracting the data from
 800d1c0:	897b      	ldrh	r3, [r7, #10]
 800d1c2:	08db      	lsrs	r3, r3, #3
 800d1c4:	b29b      	uxth	r3, r3
 800d1c6:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800d1c8:	897b      	ldrh	r3, [r7, #10]
 800d1ca:	f003 0307 	and.w	r3, r3, #7
 800d1ce:	82fb      	strh	r3, [r7, #22]
	int indxPosition = 0;  // The shift position in the current indx of the TxData buffer
 800d1d0:	2300      	movs	r3, #0
 800d1d2:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData buffer
	for (int i=0; i<numCoils; i++)
 800d1d4:	2300      	movs	r3, #0
 800d1d6:	60fb      	str	r3, [r7, #12]
 800d1d8:	e033      	b.n	800d242 <readInputs+0x126>
	{
		TxData[indx] |= ((Inputs_Database[startByte] >> bitPosition) &0x01) << indxPosition;
 800d1da:	4a26      	ldr	r2, [pc, #152]	@ (800d274 <readInputs+0x158>)
 800d1dc:	69fb      	ldr	r3, [r7, #28]
 800d1de:	4413      	add	r3, r2
 800d1e0:	781b      	ldrb	r3, [r3, #0]
 800d1e2:	b25a      	sxtb	r2, r3
 800d1e4:	4924      	ldr	r1, [pc, #144]	@ (800d278 <readInputs+0x15c>)
 800d1e6:	69bb      	ldr	r3, [r7, #24]
 800d1e8:	440b      	add	r3, r1
 800d1ea:	781b      	ldrb	r3, [r3, #0]
 800d1ec:	4619      	mov	r1, r3
 800d1ee:	8afb      	ldrh	r3, [r7, #22]
 800d1f0:	fa41 f303 	asr.w	r3, r1, r3
 800d1f4:	f003 0101 	and.w	r1, r3, #1
 800d1f8:	693b      	ldr	r3, [r7, #16]
 800d1fa:	fa01 f303 	lsl.w	r3, r1, r3
 800d1fe:	b25b      	sxtb	r3, r3
 800d200:	4313      	orrs	r3, r2
 800d202:	b25b      	sxtb	r3, r3
 800d204:	b2d9      	uxtb	r1, r3
 800d206:	4a1b      	ldr	r2, [pc, #108]	@ (800d274 <readInputs+0x158>)
 800d208:	69fb      	ldr	r3, [r7, #28]
 800d20a:	4413      	add	r3, r2
 800d20c:	460a      	mov	r2, r1
 800d20e:	701a      	strb	r2, [r3, #0]
		indxPosition++; bitPosition++;
 800d210:	693b      	ldr	r3, [r7, #16]
 800d212:	3301      	adds	r3, #1
 800d214:	613b      	str	r3, [r7, #16]
 800d216:	8afb      	ldrh	r3, [r7, #22]
 800d218:	3301      	adds	r3, #1
 800d21a:	82fb      	strh	r3, [r7, #22]
		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800d21c:	693b      	ldr	r3, [r7, #16]
 800d21e:	2b07      	cmp	r3, #7
 800d220:	dd04      	ble.n	800d22c <readInputs+0x110>
		{
			indxPosition = 0;
 800d222:	2300      	movs	r3, #0
 800d224:	613b      	str	r3, [r7, #16]
			indx++;
 800d226:	69fb      	ldr	r3, [r7, #28]
 800d228:	3301      	adds	r3, #1
 800d22a:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800d22c:	8afb      	ldrh	r3, [r7, #22]
 800d22e:	2b07      	cmp	r3, #7
 800d230:	d904      	bls.n	800d23c <readInputs+0x120>
		{
			bitPosition=0;
 800d232:	2300      	movs	r3, #0
 800d234:	82fb      	strh	r3, [r7, #22]
			startByte++;
 800d236:	69bb      	ldr	r3, [r7, #24]
 800d238:	3301      	adds	r3, #1
 800d23a:	61bb      	str	r3, [r7, #24]
	for (int i=0; i<numCoils; i++)
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	3301      	adds	r3, #1
 800d240:	60fb      	str	r3, [r7, #12]
 800d242:	893b      	ldrh	r3, [r7, #8]
 800d244:	68fa      	ldr	r2, [r7, #12]
 800d246:	429a      	cmp	r2, r3
 800d248:	dbc7      	blt.n	800d1da <readInputs+0xbe>
		}
	}

	if (numCoils%8 != 0)indx++;  // increment the indx variable, only if the numcoils is not a multiple of 8
 800d24a:	893b      	ldrh	r3, [r7, #8]
 800d24c:	f003 0307 	and.w	r3, r3, #7
 800d250:	b29b      	uxth	r3, r3
 800d252:	2b00      	cmp	r3, #0
 800d254:	d002      	beq.n	800d25c <readInputs+0x140>
 800d256:	69fb      	ldr	r3, [r7, #28]
 800d258:	3301      	adds	r3, #1
 800d25a:	61fb      	str	r3, [r7, #28]
	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800d25c:	69f9      	ldr	r1, [r7, #28]
 800d25e:	4805      	ldr	r0, [pc, #20]	@ (800d274 <readInputs+0x158>)
 800d260:	f7ff fd7c 	bl	800cd5c <sendData>
	return 1;   // success
 800d264:	2301      	movs	r3, #1
}
 800d266:	4618      	mov	r0, r3
 800d268:	3720      	adds	r7, #32
 800d26a:	46bd      	mov	sp, r7
 800d26c:	bd80      	pop	{r7, pc}
 800d26e:	bf00      	nop
 800d270:	200022c4 	.word	0x200022c4
 800d274:	200023c4 	.word	0x200023c4
 800d278:	2000255c 	.word	0x2000255c

0800d27c <writeHoldingRegs>:

uint8_t writeHoldingRegs (void)
{
 800d27c:	b580      	push	{r7, lr}
 800d27e:	b084      	sub	sp, #16
 800d280:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800d282:	4b39      	ldr	r3, [pc, #228]	@ (800d368 <writeHoldingRegs+0xec>)
 800d284:	789b      	ldrb	r3, [r3, #2]
 800d286:	021b      	lsls	r3, r3, #8
 800d288:	b21a      	sxth	r2, r3
 800d28a:	4b37      	ldr	r3, [pc, #220]	@ (800d368 <writeHoldingRegs+0xec>)
 800d28c:	78db      	ldrb	r3, [r3, #3]
 800d28e:	b21b      	sxth	r3, r3
 800d290:	4313      	orrs	r3, r2
 800d292:	b21b      	sxth	r3, r3
 800d294:	81fb      	strh	r3, [r7, #14]
    uint8_t indx = 7;  // we need to keep track of index in RxData
 800d296:	2307      	movs	r3, #7
 800d298:	737b      	strb	r3, [r7, #13]
	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800d29a:	4b33      	ldr	r3, [pc, #204]	@ (800d368 <writeHoldingRegs+0xec>)
 800d29c:	791b      	ldrb	r3, [r3, #4]
 800d29e:	021b      	lsls	r3, r3, #8
 800d2a0:	b21a      	sxth	r2, r3
 800d2a2:	4b31      	ldr	r3, [pc, #196]	@ (800d368 <writeHoldingRegs+0xec>)
 800d2a4:	795b      	ldrb	r3, [r3, #5]
 800d2a6:	b21b      	sxth	r3, r3
 800d2a8:	4313      	orrs	r3, r2
 800d2aa:	b21b      	sxth	r3, r3
 800d2ac:	80fb      	strh	r3, [r7, #6]
	if ((numRegs<1)||(numRegs>123))  // maximum no. of Registers as per the PDF
 800d2ae:	88fb      	ldrh	r3, [r7, #6]
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d002      	beq.n	800d2ba <writeHoldingRegs+0x3e>
 800d2b4:	88fb      	ldrh	r3, [r7, #6]
 800d2b6:	2b7b      	cmp	r3, #123	@ 0x7b
 800d2b8:	d904      	bls.n	800d2c4 <writeHoldingRegs+0x48>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800d2ba:	2003      	movs	r0, #3
 800d2bc:	f7ff fd7a 	bl	800cdb4 <modbusException>
		return 0;
 800d2c0:	2300      	movs	r3, #0
 800d2c2:	e04c      	b.n	800d35e <writeHoldingRegs+0xe2>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 800d2c4:	89fa      	ldrh	r2, [r7, #14]
 800d2c6:	88fb      	ldrh	r3, [r7, #6]
 800d2c8:	4413      	add	r3, r2
 800d2ca:	b29b      	uxth	r3, r3
 800d2cc:	3b01      	subs	r3, #1
 800d2ce:	80bb      	strh	r3, [r7, #4]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 800d2d0:	88bb      	ldrh	r3, [r7, #4]
 800d2d2:	2b31      	cmp	r3, #49	@ 0x31
 800d2d4:	d904      	bls.n	800d2e0 <writeHoldingRegs+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800d2d6:	2002      	movs	r0, #2
 800d2d8:	f7ff fd6c 	bl	800cdb4 <modbusException>
		return 0;
 800d2dc:	2300      	movs	r3, #0
 800d2de:	e03e      	b.n	800d35e <writeHoldingRegs+0xe2>
	/* start saving 16 bit data
	 * Data starts from RxData[7] and we need to combine 2 bytes together
	 * 16 bit Data = firstByte<<8|secondByte
	 */

	for (int i=0; i<numRegs; i++)
 800d2e0:	2300      	movs	r3, #0
 800d2e2:	60bb      	str	r3, [r7, #8]
 800d2e4:	e01b      	b.n	800d31e <writeHoldingRegs+0xa2>
	{
		Holding_Registers_Database[startAddr++] = (RxData[indx++]<<8)|RxData[indx++];
 800d2e6:	7b7b      	ldrb	r3, [r7, #13]
 800d2e8:	1c5a      	adds	r2, r3, #1
 800d2ea:	737a      	strb	r2, [r7, #13]
 800d2ec:	461a      	mov	r2, r3
 800d2ee:	4b1e      	ldr	r3, [pc, #120]	@ (800d368 <writeHoldingRegs+0xec>)
 800d2f0:	5c9b      	ldrb	r3, [r3, r2]
 800d2f2:	021b      	lsls	r3, r3, #8
 800d2f4:	b21a      	sxth	r2, r3
 800d2f6:	7b7b      	ldrb	r3, [r7, #13]
 800d2f8:	1c59      	adds	r1, r3, #1
 800d2fa:	7379      	strb	r1, [r7, #13]
 800d2fc:	4619      	mov	r1, r3
 800d2fe:	4b1a      	ldr	r3, [pc, #104]	@ (800d368 <writeHoldingRegs+0xec>)
 800d300:	5c5b      	ldrb	r3, [r3, r1]
 800d302:	b21b      	sxth	r3, r3
 800d304:	4313      	orrs	r3, r2
 800d306:	b219      	sxth	r1, r3
 800d308:	89fb      	ldrh	r3, [r7, #14]
 800d30a:	1c5a      	adds	r2, r3, #1
 800d30c:	81fa      	strh	r2, [r7, #14]
 800d30e:	461a      	mov	r2, r3
 800d310:	b289      	uxth	r1, r1
 800d312:	4b16      	ldr	r3, [pc, #88]	@ (800d36c <writeHoldingRegs+0xf0>)
 800d314:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (int i=0; i<numRegs; i++)
 800d318:	68bb      	ldr	r3, [r7, #8]
 800d31a:	3301      	adds	r3, #1
 800d31c:	60bb      	str	r3, [r7, #8]
 800d31e:	88fb      	ldrh	r3, [r7, #6]
 800d320:	68ba      	ldr	r2, [r7, #8]
 800d322:	429a      	cmp	r2, r3
 800d324:	dbdf      	blt.n	800d2e6 <writeHoldingRegs+0x6a>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | num of Regs    | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES      | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800d326:	4b12      	ldr	r3, [pc, #72]	@ (800d370 <writeHoldingRegs+0xf4>)
 800d328:	2201      	movs	r2, #1
 800d32a:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800d32c:	4b0e      	ldr	r3, [pc, #56]	@ (800d368 <writeHoldingRegs+0xec>)
 800d32e:	785a      	ldrb	r2, [r3, #1]
 800d330:	4b0f      	ldr	r3, [pc, #60]	@ (800d370 <writeHoldingRegs+0xf4>)
 800d332:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800d334:	4b0c      	ldr	r3, [pc, #48]	@ (800d368 <writeHoldingRegs+0xec>)
 800d336:	789a      	ldrb	r2, [r3, #2]
 800d338:	4b0d      	ldr	r3, [pc, #52]	@ (800d370 <writeHoldingRegs+0xf4>)
 800d33a:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800d33c:	4b0a      	ldr	r3, [pc, #40]	@ (800d368 <writeHoldingRegs+0xec>)
 800d33e:	78da      	ldrb	r2, [r3, #3]
 800d340:	4b0b      	ldr	r3, [pc, #44]	@ (800d370 <writeHoldingRegs+0xf4>)
 800d342:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // num of Regs HIGH Byte
 800d344:	4b08      	ldr	r3, [pc, #32]	@ (800d368 <writeHoldingRegs+0xec>)
 800d346:	791a      	ldrb	r2, [r3, #4]
 800d348:	4b09      	ldr	r3, [pc, #36]	@ (800d370 <writeHoldingRegs+0xf4>)
 800d34a:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // num of Regs LOW Byte
 800d34c:	4b06      	ldr	r3, [pc, #24]	@ (800d368 <writeHoldingRegs+0xec>)
 800d34e:	795a      	ldrb	r2, [r3, #5]
 800d350:	4b07      	ldr	r3, [pc, #28]	@ (800d370 <writeHoldingRegs+0xf4>)
 800d352:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800d354:	2106      	movs	r1, #6
 800d356:	4806      	ldr	r0, [pc, #24]	@ (800d370 <writeHoldingRegs+0xf4>)
 800d358:	f7ff fd00 	bl	800cd5c <sendData>
	return 1;   // success
 800d35c:	2301      	movs	r3, #1
}
 800d35e:	4618      	mov	r0, r3
 800d360:	3710      	adds	r7, #16
 800d362:	46bd      	mov	sp, r7
 800d364:	bd80      	pop	{r7, pc}
 800d366:	bf00      	nop
 800d368:	200022c4 	.word	0x200022c4
 800d36c:	200024c4 	.word	0x200024c4
 800d370:	200023c4 	.word	0x200023c4

0800d374 <writeSingleReg>:

uint8_t writeSingleReg (void)
{
 800d374:	b580      	push	{r7, lr}
 800d376:	b082      	sub	sp, #8
 800d378:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800d37a:	4b20      	ldr	r3, [pc, #128]	@ (800d3fc <writeSingleReg+0x88>)
 800d37c:	789b      	ldrb	r3, [r3, #2]
 800d37e:	021b      	lsls	r3, r3, #8
 800d380:	b21a      	sxth	r2, r3
 800d382:	4b1e      	ldr	r3, [pc, #120]	@ (800d3fc <writeSingleReg+0x88>)
 800d384:	78db      	ldrb	r3, [r3, #3]
 800d386:	b21b      	sxth	r3, r3
 800d388:	4313      	orrs	r3, r2
 800d38a:	b21b      	sxth	r3, r3
 800d38c:	80fb      	strh	r3, [r7, #6]

	if (startAddr>49)  // The Register Address can not be more than 49 as we only have record of 50 Registers in total
 800d38e:	88fb      	ldrh	r3, [r7, #6]
 800d390:	2b31      	cmp	r3, #49	@ 0x31
 800d392:	d904      	bls.n	800d39e <writeSingleReg+0x2a>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800d394:	2002      	movs	r0, #2
 800d396:	f7ff fd0d 	bl	800cdb4 <modbusException>
		return 0;
 800d39a:	2300      	movs	r3, #0
 800d39c:	e029      	b.n	800d3f2 <writeSingleReg+0x7e>

	/* Save the 16 bit data
	 * Data is the combination of 2 bytes, RxData[4] and RxData[5]
	 */

	Holding_Registers_Database[startAddr] = (RxData[4]<<8)|RxData[5];
 800d39e:	4b17      	ldr	r3, [pc, #92]	@ (800d3fc <writeSingleReg+0x88>)
 800d3a0:	791b      	ldrb	r3, [r3, #4]
 800d3a2:	021b      	lsls	r3, r3, #8
 800d3a4:	b21a      	sxth	r2, r3
 800d3a6:	4b15      	ldr	r3, [pc, #84]	@ (800d3fc <writeSingleReg+0x88>)
 800d3a8:	795b      	ldrb	r3, [r3, #5]
 800d3aa:	b21b      	sxth	r3, r3
 800d3ac:	4313      	orrs	r3, r2
 800d3ae:	b21a      	sxth	r2, r3
 800d3b0:	88fb      	ldrh	r3, [r7, #6]
 800d3b2:	b291      	uxth	r1, r2
 800d3b4:	4a12      	ldr	r2, [pc, #72]	@ (800d400 <writeSingleReg+0x8c>)
 800d3b6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800d3ba:	4b12      	ldr	r3, [pc, #72]	@ (800d404 <writeSingleReg+0x90>)
 800d3bc:	2201      	movs	r2, #1
 800d3be:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800d3c0:	4b0e      	ldr	r3, [pc, #56]	@ (800d3fc <writeSingleReg+0x88>)
 800d3c2:	785a      	ldrb	r2, [r3, #1]
 800d3c4:	4b0f      	ldr	r3, [pc, #60]	@ (800d404 <writeSingleReg+0x90>)
 800d3c6:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800d3c8:	4b0c      	ldr	r3, [pc, #48]	@ (800d3fc <writeSingleReg+0x88>)
 800d3ca:	789a      	ldrb	r2, [r3, #2]
 800d3cc:	4b0d      	ldr	r3, [pc, #52]	@ (800d404 <writeSingleReg+0x90>)
 800d3ce:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800d3d0:	4b0a      	ldr	r3, [pc, #40]	@ (800d3fc <writeSingleReg+0x88>)
 800d3d2:	78da      	ldrb	r2, [r3, #3]
 800d3d4:	4b0b      	ldr	r3, [pc, #44]	@ (800d404 <writeSingleReg+0x90>)
 800d3d6:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // Reg Data HIGH Byte
 800d3d8:	4b08      	ldr	r3, [pc, #32]	@ (800d3fc <writeSingleReg+0x88>)
 800d3da:	791a      	ldrb	r2, [r3, #4]
 800d3dc:	4b09      	ldr	r3, [pc, #36]	@ (800d404 <writeSingleReg+0x90>)
 800d3de:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // Reg Data LOW  Byte
 800d3e0:	4b06      	ldr	r3, [pc, #24]	@ (800d3fc <writeSingleReg+0x88>)
 800d3e2:	795a      	ldrb	r2, [r3, #5]
 800d3e4:	4b07      	ldr	r3, [pc, #28]	@ (800d404 <writeSingleReg+0x90>)
 800d3e6:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800d3e8:	2106      	movs	r1, #6
 800d3ea:	4806      	ldr	r0, [pc, #24]	@ (800d404 <writeSingleReg+0x90>)
 800d3ec:	f7ff fcb6 	bl	800cd5c <sendData>
	return 1;   // success
 800d3f0:	2301      	movs	r3, #1
}
 800d3f2:	4618      	mov	r0, r3
 800d3f4:	3708      	adds	r7, #8
 800d3f6:	46bd      	mov	sp, r7
 800d3f8:	bd80      	pop	{r7, pc}
 800d3fa:	bf00      	nop
 800d3fc:	200022c4 	.word	0x200022c4
 800d400:	200024c4 	.word	0x200024c4
 800d404:	200023c4 	.word	0x200023c4

0800d408 <writeSingleCoil>:

uint8_t writeSingleCoil (void)
{
 800d408:	b580      	push	{r7, lr}
 800d40a:	b084      	sub	sp, #16
 800d40c:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 800d40e:	4b39      	ldr	r3, [pc, #228]	@ (800d4f4 <writeSingleCoil+0xec>)
 800d410:	789b      	ldrb	r3, [r3, #2]
 800d412:	021b      	lsls	r3, r3, #8
 800d414:	b21a      	sxth	r2, r3
 800d416:	4b37      	ldr	r3, [pc, #220]	@ (800d4f4 <writeSingleCoil+0xec>)
 800d418:	78db      	ldrb	r3, [r3, #3]
 800d41a:	b21b      	sxth	r3, r3
 800d41c:	4313      	orrs	r3, r2
 800d41e:	b21b      	sxth	r3, r3
 800d420:	81fb      	strh	r3, [r7, #14]

	if (startAddr>499)  // The Coil Address can not be more than 199 as we only have record of 200 Coils in total
 800d422:	89fb      	ldrh	r3, [r7, #14]
 800d424:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800d428:	d304      	bcc.n	800d434 <writeSingleCoil+0x2c>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800d42a:	2002      	movs	r0, #2
 800d42c:	f7ff fcc2 	bl	800cdb4 <modbusException>
		return 0;
 800d430:	2300      	movs	r3, #0
 800d432:	e05a      	b.n	800d4ea <writeSingleCoil+0xe2>
	}

	/* Calculation for the bit in the database, where the modification will be done */
	int startByte = startAddr/8;  // which byte we have to start writing the data into
 800d434:	89fb      	ldrh	r3, [r7, #14]
 800d436:	08db      	lsrs	r3, r3, #3
 800d438:	b29b      	uxth	r3, r3
 800d43a:	60bb      	str	r3, [r7, #8]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800d43c:	89fb      	ldrh	r3, [r7, #14]
 800d43e:	f003 0307 	and.w	r3, r3, #7
 800d442:	80fb      	strh	r3, [r7, #6]
	 * A value of FF 00 hex requests the coil to be ON.
	 * A value of 00 00 requests it to be OFF.
	 * All other values are illegal and will not affect the coil.
	 */

	if ((RxData[4] == 0xFF) && (RxData[5] == 0x00))
 800d444:	4b2b      	ldr	r3, [pc, #172]	@ (800d4f4 <writeSingleCoil+0xec>)
 800d446:	791b      	ldrb	r3, [r3, #4]
 800d448:	2bff      	cmp	r3, #255	@ 0xff
 800d44a:	d116      	bne.n	800d47a <writeSingleCoil+0x72>
 800d44c:	4b29      	ldr	r3, [pc, #164]	@ (800d4f4 <writeSingleCoil+0xec>)
 800d44e:	795b      	ldrb	r3, [r3, #5]
 800d450:	2b00      	cmp	r3, #0
 800d452:	d112      	bne.n	800d47a <writeSingleCoil+0x72>
	{
		Coils_Database[startByte] |= 1<<bitPosition; // Replace that bit with 1
 800d454:	4a28      	ldr	r2, [pc, #160]	@ (800d4f8 <writeSingleCoil+0xf0>)
 800d456:	68bb      	ldr	r3, [r7, #8]
 800d458:	4413      	add	r3, r2
 800d45a:	781b      	ldrb	r3, [r3, #0]
 800d45c:	b25a      	sxtb	r2, r3
 800d45e:	88fb      	ldrh	r3, [r7, #6]
 800d460:	2101      	movs	r1, #1
 800d462:	fa01 f303 	lsl.w	r3, r1, r3
 800d466:	b25b      	sxtb	r3, r3
 800d468:	4313      	orrs	r3, r2
 800d46a:	b25b      	sxtb	r3, r3
 800d46c:	b2d9      	uxtb	r1, r3
 800d46e:	4a22      	ldr	r2, [pc, #136]	@ (800d4f8 <writeSingleCoil+0xf0>)
 800d470:	68bb      	ldr	r3, [r7, #8]
 800d472:	4413      	add	r3, r2
 800d474:	460a      	mov	r2, r1
 800d476:	701a      	strb	r2, [r3, #0]
 800d478:	e01b      	b.n	800d4b2 <writeSingleCoil+0xaa>
	}

	else if ((RxData[4] == 0x00) && (RxData[5] == 0x00))
 800d47a:	4b1e      	ldr	r3, [pc, #120]	@ (800d4f4 <writeSingleCoil+0xec>)
 800d47c:	791b      	ldrb	r3, [r3, #4]
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d117      	bne.n	800d4b2 <writeSingleCoil+0xaa>
 800d482:	4b1c      	ldr	r3, [pc, #112]	@ (800d4f4 <writeSingleCoil+0xec>)
 800d484:	795b      	ldrb	r3, [r3, #5]
 800d486:	2b00      	cmp	r3, #0
 800d488:	d113      	bne.n	800d4b2 <writeSingleCoil+0xaa>
	{
		Coils_Database[startByte] &= ~(1<<bitPosition); // Replace that bit with 0
 800d48a:	4a1b      	ldr	r2, [pc, #108]	@ (800d4f8 <writeSingleCoil+0xf0>)
 800d48c:	68bb      	ldr	r3, [r7, #8]
 800d48e:	4413      	add	r3, r2
 800d490:	781b      	ldrb	r3, [r3, #0]
 800d492:	b25a      	sxtb	r2, r3
 800d494:	88fb      	ldrh	r3, [r7, #6]
 800d496:	2101      	movs	r1, #1
 800d498:	fa01 f303 	lsl.w	r3, r1, r3
 800d49c:	b25b      	sxtb	r3, r3
 800d49e:	43db      	mvns	r3, r3
 800d4a0:	b25b      	sxtb	r3, r3
 800d4a2:	4013      	ands	r3, r2
 800d4a4:	b25b      	sxtb	r3, r3
 800d4a6:	b2d9      	uxtb	r1, r3
 800d4a8:	4a13      	ldr	r2, [pc, #76]	@ (800d4f8 <writeSingleCoil+0xf0>)
 800d4aa:	68bb      	ldr	r3, [r7, #8]
 800d4ac:	4413      	add	r3, r2
 800d4ae:	460a      	mov	r2, r1
 800d4b0:	701a      	strb	r2, [r3, #0]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800d4b2:	4b12      	ldr	r3, [pc, #72]	@ (800d4fc <writeSingleCoil+0xf4>)
 800d4b4:	2201      	movs	r2, #1
 800d4b6:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800d4b8:	4b0e      	ldr	r3, [pc, #56]	@ (800d4f4 <writeSingleCoil+0xec>)
 800d4ba:	785a      	ldrb	r2, [r3, #1]
 800d4bc:	4b0f      	ldr	r3, [pc, #60]	@ (800d4fc <writeSingleCoil+0xf4>)
 800d4be:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800d4c0:	4b0c      	ldr	r3, [pc, #48]	@ (800d4f4 <writeSingleCoil+0xec>)
 800d4c2:	789a      	ldrb	r2, [r3, #2]
 800d4c4:	4b0d      	ldr	r3, [pc, #52]	@ (800d4fc <writeSingleCoil+0xf4>)
 800d4c6:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800d4c8:	4b0a      	ldr	r3, [pc, #40]	@ (800d4f4 <writeSingleCoil+0xec>)
 800d4ca:	78da      	ldrb	r2, [r3, #3]
 800d4cc:	4b0b      	ldr	r3, [pc, #44]	@ (800d4fc <writeSingleCoil+0xf4>)
 800d4ce:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // Coil Data HIGH Byte
 800d4d0:	4b08      	ldr	r3, [pc, #32]	@ (800d4f4 <writeSingleCoil+0xec>)
 800d4d2:	791a      	ldrb	r2, [r3, #4]
 800d4d4:	4b09      	ldr	r3, [pc, #36]	@ (800d4fc <writeSingleCoil+0xf4>)
 800d4d6:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // Coil Data LOW  Byte
 800d4d8:	4b06      	ldr	r3, [pc, #24]	@ (800d4f4 <writeSingleCoil+0xec>)
 800d4da:	795a      	ldrb	r2, [r3, #5]
 800d4dc:	4b07      	ldr	r3, [pc, #28]	@ (800d4fc <writeSingleCoil+0xf4>)
 800d4de:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800d4e0:	2106      	movs	r1, #6
 800d4e2:	4806      	ldr	r0, [pc, #24]	@ (800d4fc <writeSingleCoil+0xf4>)
 800d4e4:	f7ff fc3a 	bl	800cd5c <sendData>
	return 1;   // success
 800d4e8:	2301      	movs	r3, #1
}
 800d4ea:	4618      	mov	r0, r3
 800d4ec:	3710      	adds	r7, #16
 800d4ee:	46bd      	mov	sp, r7
 800d4f0:	bd80      	pop	{r7, pc}
 800d4f2:	bf00      	nop
 800d4f4:	200022c4 	.word	0x200022c4
 800d4f8:	20002528 	.word	0x20002528
 800d4fc:	200023c4 	.word	0x200023c4

0800d500 <writeMultiCoils>:

uint8_t writeMultiCoils (void)
{
 800d500:	b580      	push	{r7, lr}
 800d502:	b088      	sub	sp, #32
 800d504:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 800d506:	4b57      	ldr	r3, [pc, #348]	@ (800d664 <writeMultiCoils+0x164>)
 800d508:	789b      	ldrb	r3, [r3, #2]
 800d50a:	021b      	lsls	r3, r3, #8
 800d50c:	b21a      	sxth	r2, r3
 800d50e:	4b55      	ldr	r3, [pc, #340]	@ (800d664 <writeMultiCoils+0x164>)
 800d510:	78db      	ldrb	r3, [r3, #3]
 800d512:	b21b      	sxth	r3, r3
 800d514:	4313      	orrs	r3, r2
 800d516:	b21b      	sxth	r3, r3
 800d518:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 800d51a:	4b52      	ldr	r3, [pc, #328]	@ (800d664 <writeMultiCoils+0x164>)
 800d51c:	791b      	ldrb	r3, [r3, #4]
 800d51e:	021b      	lsls	r3, r3, #8
 800d520:	b21a      	sxth	r2, r3
 800d522:	4b50      	ldr	r3, [pc, #320]	@ (800d664 <writeMultiCoils+0x164>)
 800d524:	795b      	ldrb	r3, [r3, #5]
 800d526:	b21b      	sxth	r3, r3
 800d528:	4313      	orrs	r3, r2
 800d52a:	b21b      	sxth	r3, r3
 800d52c:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>1968))  // maximum no. of coils as per the PDF
 800d52e:	893b      	ldrh	r3, [r7, #8]
 800d530:	2b00      	cmp	r3, #0
 800d532:	d003      	beq.n	800d53c <writeMultiCoils+0x3c>
 800d534:	893b      	ldrh	r3, [r7, #8]
 800d536:	f5b3 6ff6 	cmp.w	r3, #1968	@ 0x7b0
 800d53a:	d904      	bls.n	800d546 <writeMultiCoils+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800d53c:	2003      	movs	r0, #3
 800d53e:	f7ff fc39 	bl	800cdb4 <modbusException>
		return 0;
 800d542:	2300      	movs	r3, #0
 800d544:	e089      	b.n	800d65a <writeMultiCoils+0x15a>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 800d546:	897a      	ldrh	r2, [r7, #10]
 800d548:	893b      	ldrh	r3, [r7, #8]
 800d54a:	4413      	add	r3, r2
 800d54c:	b29b      	uxth	r3, r3
 800d54e:	3b01      	subs	r3, #1
 800d550:	80fb      	strh	r3, [r7, #6]
	if (endAddr>499)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 800d552:	88fb      	ldrh	r3, [r7, #6]
 800d554:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800d558:	d304      	bcc.n	800d564 <writeMultiCoils+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800d55a:	2002      	movs	r0, #2
 800d55c:	f7ff fc2a 	bl	800cdb4 <modbusException>
		return 0;
 800d560:	2300      	movs	r3, #0
 800d562:	e07a      	b.n	800d65a <writeMultiCoils+0x15a>
	}

	/* Calculation for the bit in the database, where the modification will be done */
	int startByte = startAddr/8;  // which byte we have to start writing the data into
 800d564:	897b      	ldrh	r3, [r7, #10]
 800d566:	08db      	lsrs	r3, r3, #3
 800d568:	b29b      	uxth	r3, r3
 800d56a:	61fb      	str	r3, [r7, #28]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800d56c:	897b      	ldrh	r3, [r7, #10]
 800d56e:	f003 0307 	and.w	r3, r3, #7
 800d572:	837b      	strh	r3, [r7, #26]
	int indxPosition = 0;  // The shift position in the current indx of the RxData buffer
 800d574:	2300      	movs	r3, #0
 800d576:	617b      	str	r3, [r7, #20]

	int indx = 7;  // we need to keep track of index in RxData
 800d578:	2307      	movs	r3, #7
 800d57a:	613b      	str	r3, [r7, #16]
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy from the next byte of the RxData
	 * This keeps going until the number of coils required have been modified
	 */

	// Modify the bits as per the Byte received
	for (int i=0; i<numCoils; i++)
 800d57c:	2300      	movs	r3, #0
 800d57e:	60fb      	str	r3, [r7, #12]
 800d580:	e04b      	b.n	800d61a <writeMultiCoils+0x11a>
	{
		if (((RxData[indx]>>indxPosition)&0x01) == 1)
 800d582:	4a38      	ldr	r2, [pc, #224]	@ (800d664 <writeMultiCoils+0x164>)
 800d584:	693b      	ldr	r3, [r7, #16]
 800d586:	4413      	add	r3, r2
 800d588:	781b      	ldrb	r3, [r3, #0]
 800d58a:	461a      	mov	r2, r3
 800d58c:	697b      	ldr	r3, [r7, #20]
 800d58e:	fa42 f303 	asr.w	r3, r2, r3
 800d592:	f003 0301 	and.w	r3, r3, #1
 800d596:	2b00      	cmp	r3, #0
 800d598:	d012      	beq.n	800d5c0 <writeMultiCoils+0xc0>
		{
			Coils_Database[startByte] |= 1<<bitPosition;  // replace that bit with 1
 800d59a:	4a33      	ldr	r2, [pc, #204]	@ (800d668 <writeMultiCoils+0x168>)
 800d59c:	69fb      	ldr	r3, [r7, #28]
 800d59e:	4413      	add	r3, r2
 800d5a0:	781b      	ldrb	r3, [r3, #0]
 800d5a2:	b25a      	sxtb	r2, r3
 800d5a4:	8b7b      	ldrh	r3, [r7, #26]
 800d5a6:	2101      	movs	r1, #1
 800d5a8:	fa01 f303 	lsl.w	r3, r1, r3
 800d5ac:	b25b      	sxtb	r3, r3
 800d5ae:	4313      	orrs	r3, r2
 800d5b0:	b25b      	sxtb	r3, r3
 800d5b2:	b2d9      	uxtb	r1, r3
 800d5b4:	4a2c      	ldr	r2, [pc, #176]	@ (800d668 <writeMultiCoils+0x168>)
 800d5b6:	69fb      	ldr	r3, [r7, #28]
 800d5b8:	4413      	add	r3, r2
 800d5ba:	460a      	mov	r2, r1
 800d5bc:	701a      	strb	r2, [r3, #0]
 800d5be:	e013      	b.n	800d5e8 <writeMultiCoils+0xe8>
		}
		else
		{
			Coils_Database[startByte] &= ~(1<<bitPosition);  // replace that bit with 0
 800d5c0:	4a29      	ldr	r2, [pc, #164]	@ (800d668 <writeMultiCoils+0x168>)
 800d5c2:	69fb      	ldr	r3, [r7, #28]
 800d5c4:	4413      	add	r3, r2
 800d5c6:	781b      	ldrb	r3, [r3, #0]
 800d5c8:	b25a      	sxtb	r2, r3
 800d5ca:	8b7b      	ldrh	r3, [r7, #26]
 800d5cc:	2101      	movs	r1, #1
 800d5ce:	fa01 f303 	lsl.w	r3, r1, r3
 800d5d2:	b25b      	sxtb	r3, r3
 800d5d4:	43db      	mvns	r3, r3
 800d5d6:	b25b      	sxtb	r3, r3
 800d5d8:	4013      	ands	r3, r2
 800d5da:	b25b      	sxtb	r3, r3
 800d5dc:	b2d9      	uxtb	r1, r3
 800d5de:	4a22      	ldr	r2, [pc, #136]	@ (800d668 <writeMultiCoils+0x168>)
 800d5e0:	69fb      	ldr	r3, [r7, #28]
 800d5e2:	4413      	add	r3, r2
 800d5e4:	460a      	mov	r2, r1
 800d5e6:	701a      	strb	r2, [r3, #0]
		}

		bitPosition++; indxPosition++;
 800d5e8:	8b7b      	ldrh	r3, [r7, #26]
 800d5ea:	3301      	adds	r3, #1
 800d5ec:	837b      	strh	r3, [r7, #26]
 800d5ee:	697b      	ldr	r3, [r7, #20]
 800d5f0:	3301      	adds	r3, #1
 800d5f2:	617b      	str	r3, [r7, #20]

		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800d5f4:	697b      	ldr	r3, [r7, #20]
 800d5f6:	2b07      	cmp	r3, #7
 800d5f8:	dd04      	ble.n	800d604 <writeMultiCoils+0x104>
		{
			indxPosition = 0;
 800d5fa:	2300      	movs	r3, #0
 800d5fc:	617b      	str	r3, [r7, #20]
			indx++;
 800d5fe:	693b      	ldr	r3, [r7, #16]
 800d600:	3301      	adds	r3, #1
 800d602:	613b      	str	r3, [r7, #16]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800d604:	8b7b      	ldrh	r3, [r7, #26]
 800d606:	2b07      	cmp	r3, #7
 800d608:	d904      	bls.n	800d614 <writeMultiCoils+0x114>
		{
			bitPosition=0;
 800d60a:	2300      	movs	r3, #0
 800d60c:	837b      	strh	r3, [r7, #26]
			startByte++;
 800d60e:	69fb      	ldr	r3, [r7, #28]
 800d610:	3301      	adds	r3, #1
 800d612:	61fb      	str	r3, [r7, #28]
	for (int i=0; i<numCoils; i++)
 800d614:	68fb      	ldr	r3, [r7, #12]
 800d616:	3301      	adds	r3, #1
 800d618:	60fb      	str	r3, [r7, #12]
 800d61a:	893b      	ldrh	r3, [r7, #8]
 800d61c:	68fa      	ldr	r2, [r7, #12]
 800d61e:	429a      	cmp	r2, r3
 800d620:	dbaf      	blt.n	800d582 <writeMultiCoils+0x82>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800d622:	4b12      	ldr	r3, [pc, #72]	@ (800d66c <writeMultiCoils+0x16c>)
 800d624:	2201      	movs	r2, #1
 800d626:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800d628:	4b0e      	ldr	r3, [pc, #56]	@ (800d664 <writeMultiCoils+0x164>)
 800d62a:	785a      	ldrb	r2, [r3, #1]
 800d62c:	4b0f      	ldr	r3, [pc, #60]	@ (800d66c <writeMultiCoils+0x16c>)
 800d62e:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800d630:	4b0c      	ldr	r3, [pc, #48]	@ (800d664 <writeMultiCoils+0x164>)
 800d632:	789a      	ldrb	r2, [r3, #2]
 800d634:	4b0d      	ldr	r3, [pc, #52]	@ (800d66c <writeMultiCoils+0x16c>)
 800d636:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800d638:	4b0a      	ldr	r3, [pc, #40]	@ (800d664 <writeMultiCoils+0x164>)
 800d63a:	78da      	ldrb	r2, [r3, #3]
 800d63c:	4b0b      	ldr	r3, [pc, #44]	@ (800d66c <writeMultiCoils+0x16c>)
 800d63e:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // num of coils HIGH Byte
 800d640:	4b08      	ldr	r3, [pc, #32]	@ (800d664 <writeMultiCoils+0x164>)
 800d642:	791a      	ldrb	r2, [r3, #4]
 800d644:	4b09      	ldr	r3, [pc, #36]	@ (800d66c <writeMultiCoils+0x16c>)
 800d646:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // num of coils LOW  Byte
 800d648:	4b06      	ldr	r3, [pc, #24]	@ (800d664 <writeMultiCoils+0x164>)
 800d64a:	795a      	ldrb	r2, [r3, #5]
 800d64c:	4b07      	ldr	r3, [pc, #28]	@ (800d66c <writeMultiCoils+0x16c>)
 800d64e:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800d650:	2106      	movs	r1, #6
 800d652:	4806      	ldr	r0, [pc, #24]	@ (800d66c <writeMultiCoils+0x16c>)
 800d654:	f7ff fb82 	bl	800cd5c <sendData>
	return 1;   // success
 800d658:	2301      	movs	r3, #1
}
 800d65a:	4618      	mov	r0, r3
 800d65c:	3720      	adds	r7, #32
 800d65e:	46bd      	mov	sp, r7
 800d660:	bd80      	pop	{r7, pc}
 800d662:	bf00      	nop
 800d664:	200022c4 	.word	0x200022c4
 800d668:	20002528 	.word	0x20002528
 800d66c:	200023c4 	.word	0x200023c4

0800d670 <crc16>:
    0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42,
    0x43, 0x83, 0x41, 0x81, 0x80, 0x40
};

uint16_t crc16(uint8_t *buffer, uint16_t buffer_length)
{
 800d670:	b480      	push	{r7}
 800d672:	b085      	sub	sp, #20
 800d674:	af00      	add	r7, sp, #0
 800d676:	6078      	str	r0, [r7, #4]
 800d678:	460b      	mov	r3, r1
 800d67a:	807b      	strh	r3, [r7, #2]
    uint8_t crc_hi = 0xFF; /* high CRC byte initialized */
 800d67c:	23ff      	movs	r3, #255	@ 0xff
 800d67e:	73fb      	strb	r3, [r7, #15]
    uint8_t crc_lo = 0xFF; /* low CRC byte initialized */
 800d680:	23ff      	movs	r3, #255	@ 0xff
 800d682:	73bb      	strb	r3, [r7, #14]
    unsigned int i; /* will index into CRC lookup */

    /* pass through message buffer */
    while (buffer_length--) {
 800d684:	e013      	b.n	800d6ae <crc16+0x3e>
        i = crc_lo ^ *buffer++; /* calculate the CRC  */
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	1c5a      	adds	r2, r3, #1
 800d68a:	607a      	str	r2, [r7, #4]
 800d68c:	781a      	ldrb	r2, [r3, #0]
 800d68e:	7bbb      	ldrb	r3, [r7, #14]
 800d690:	4053      	eors	r3, r2
 800d692:	b2db      	uxtb	r3, r3
 800d694:	60bb      	str	r3, [r7, #8]
        crc_lo = crc_hi ^ table_crc_hi[i];
 800d696:	4a0f      	ldr	r2, [pc, #60]	@ (800d6d4 <crc16+0x64>)
 800d698:	68bb      	ldr	r3, [r7, #8]
 800d69a:	4413      	add	r3, r2
 800d69c:	781a      	ldrb	r2, [r3, #0]
 800d69e:	7bfb      	ldrb	r3, [r7, #15]
 800d6a0:	4053      	eors	r3, r2
 800d6a2:	73bb      	strb	r3, [r7, #14]
        crc_hi = table_crc_lo[i];
 800d6a4:	4a0c      	ldr	r2, [pc, #48]	@ (800d6d8 <crc16+0x68>)
 800d6a6:	68bb      	ldr	r3, [r7, #8]
 800d6a8:	4413      	add	r3, r2
 800d6aa:	781b      	ldrb	r3, [r3, #0]
 800d6ac:	73fb      	strb	r3, [r7, #15]
    while (buffer_length--) {
 800d6ae:	887b      	ldrh	r3, [r7, #2]
 800d6b0:	1e5a      	subs	r2, r3, #1
 800d6b2:	807a      	strh	r2, [r7, #2]
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	d1e6      	bne.n	800d686 <crc16+0x16>
    }

    return (crc_hi << 8 | crc_lo);
 800d6b8:	7bfb      	ldrb	r3, [r7, #15]
 800d6ba:	021b      	lsls	r3, r3, #8
 800d6bc:	b21a      	sxth	r2, r3
 800d6be:	7bbb      	ldrb	r3, [r7, #14]
 800d6c0:	b21b      	sxth	r3, r3
 800d6c2:	4313      	orrs	r3, r2
 800d6c4:	b21b      	sxth	r3, r3
 800d6c6:	b29b      	uxth	r3, r3
}
 800d6c8:	4618      	mov	r0, r3
 800d6ca:	3714      	adds	r7, #20
 800d6cc:	46bd      	mov	sp, r7
 800d6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6d2:	4770      	bx	lr
 800d6d4:	0800da10 	.word	0x0800da10
 800d6d8:	0800db10 	.word	0x0800db10

0800d6dc <memset>:
 800d6dc:	4402      	add	r2, r0
 800d6de:	4603      	mov	r3, r0
 800d6e0:	4293      	cmp	r3, r2
 800d6e2:	d100      	bne.n	800d6e6 <memset+0xa>
 800d6e4:	4770      	bx	lr
 800d6e6:	f803 1b01 	strb.w	r1, [r3], #1
 800d6ea:	e7f9      	b.n	800d6e0 <memset+0x4>

0800d6ec <__libc_init_array>:
 800d6ec:	b570      	push	{r4, r5, r6, lr}
 800d6ee:	4d0d      	ldr	r5, [pc, #52]	@ (800d724 <__libc_init_array+0x38>)
 800d6f0:	4c0d      	ldr	r4, [pc, #52]	@ (800d728 <__libc_init_array+0x3c>)
 800d6f2:	1b64      	subs	r4, r4, r5
 800d6f4:	10a4      	asrs	r4, r4, #2
 800d6f6:	2600      	movs	r6, #0
 800d6f8:	42a6      	cmp	r6, r4
 800d6fa:	d109      	bne.n	800d710 <__libc_init_array+0x24>
 800d6fc:	4d0b      	ldr	r5, [pc, #44]	@ (800d72c <__libc_init_array+0x40>)
 800d6fe:	4c0c      	ldr	r4, [pc, #48]	@ (800d730 <__libc_init_array+0x44>)
 800d700:	f000 f818 	bl	800d734 <_init>
 800d704:	1b64      	subs	r4, r4, r5
 800d706:	10a4      	asrs	r4, r4, #2
 800d708:	2600      	movs	r6, #0
 800d70a:	42a6      	cmp	r6, r4
 800d70c:	d105      	bne.n	800d71a <__libc_init_array+0x2e>
 800d70e:	bd70      	pop	{r4, r5, r6, pc}
 800d710:	f855 3b04 	ldr.w	r3, [r5], #4
 800d714:	4798      	blx	r3
 800d716:	3601      	adds	r6, #1
 800d718:	e7ee      	b.n	800d6f8 <__libc_init_array+0xc>
 800d71a:	f855 3b04 	ldr.w	r3, [r5], #4
 800d71e:	4798      	blx	r3
 800d720:	3601      	adds	r6, #1
 800d722:	e7f2      	b.n	800d70a <__libc_init_array+0x1e>
 800d724:	0800dc18 	.word	0x0800dc18
 800d728:	0800dc18 	.word	0x0800dc18
 800d72c:	0800dc18 	.word	0x0800dc18
 800d730:	0800dc1c 	.word	0x0800dc1c

0800d734 <_init>:
 800d734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d736:	bf00      	nop
 800d738:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d73a:	bc08      	pop	{r3}
 800d73c:	469e      	mov	lr, r3
 800d73e:	4770      	bx	lr

0800d740 <_fini>:
 800d740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d742:	bf00      	nop
 800d744:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d746:	bc08      	pop	{r3}
 800d748:	469e      	mov	lr, r3
 800d74a:	4770      	bx	lr
