module clk_divider(clk, clr, inter_clk);

input	clk, clr;

output reg inter_clk;

reg [25:0] clk_cnt;


always@(posedge clk or negedge clr)
	begin
		if(clr == 0)
		begin
			clk_cnt <= 26'd0;
		end
		else if(clk_cnt == 26'd50_000_000) 
		begin
			clk_cnt <= 26'd0;
			inter_clk <= 1;
		end
		else begin
			clk_cnt <= clk_cnt + 1'b1;
			inter_clk <= 0;
		end
	end
endmodule