$date
	Wed Apr  2 17:41:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb4bitAdder $end
$var wire 4 ! S [3:0] $end
$var wire 1 " Cout $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % Cin $end
$scope module uut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % Cin $end
$var wire 4 ( G [3:0] $end
$var wire 4 ) P [3:0] $end
$var wire 4 * S [3:0] $end
$var wire 1 " Cout $end
$var wire 1 + CinMSB $end
$var wire 4 , C [3:0] $end
$scope module carryGen $end
$var wire 1 % Cin $end
$var wire 1 " Cout $end
$var wire 4 - G [3:0] $end
$var wire 4 . P [3:0] $end
$var wire 4 / C [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 /
b0 .
b0 -
b0 ,
0+
b0 *
b0 )
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#10
b10 !
b10 *
b11 ,
b11 /
b1 )
b1 .
1%
b1 $
b1 '
#20
b10 !
b10 *
b0 ,
b0 /
b10 )
b10 .
0%
b10 $
b10 '
#30
b111 !
b111 *
b1 ,
b1 /
b110 )
b110 .
1%
b100 $
b100 '
b10 #
b10 &
#40
1+
b1001 !
b1001 *
b1100 ,
b1100 /
b10 (
b10 -
b101 )
b101 .
0%
b110 $
b110 '
b11 #
b11 &
#50
b1100 !
b1100 *
b1111 ,
b1111 /
b100 (
b100 -
b11 )
b11 .
1%
b111 $
b111 '
b100 #
b100 &
#60
0+
b1111 !
b1111 *
b0 ,
b0 /
b0 (
b0 -
b1111 )
b1111 .
0%
b110 $
b110 '
b1001 #
b1001 &
#70
1+
1"
b1110 ,
b1110 /
b1110 !
b1110 *
b1111 (
b1111 -
b0 )
b0 .
b1111 $
b1111 '
b1111 #
b1111 &
#80
b1111 !
b1111 *
b1111 ,
b1111 /
1%
#90
