static int F_1 ( void )\r\n{\r\nunsigned int V_1 ;\r\nunsigned int V_2 ;\r\nunsigned int V_3 ;\r\nunsigned int V_4 ;\r\nunsigned int V_5 ;\r\nunsigned int V_6 ;\r\nV_1 = 0 ;\r\nV_2 = 0 ;\r\nV_3 = 0 ;\r\nV_4 = 0 ;\r\nV_6 = V_7 ;\r\nF_2 ( V_6 , & V_1 , & V_2 , & V_3 , & V_4 ) ;\r\nV_5 = V_1 ;\r\nif ( V_5 >= V_8 ) {\r\nV_1 = 0 ;\r\nV_2 = 0 ;\r\nV_3 = 0 ;\r\nV_4 = 0 ;\r\nV_6 = V_8 ;\r\nF_2 ( V_6 , & V_1 , & V_2 , & V_3 , & V_4 ) ;\r\nV_9 = V_1 ;\r\nV_10 = V_2 ;\r\nV_11 = V_3 ;\r\nV_12 = V_4 ;\r\n}\r\nreturn V_5 ;\r\n}\r\nstatic T_1 F_3 ( T_1 V_13 , void * V_14 , void * V_15 )\r\n{\r\n#ifdef F_4\r\nT_1 V_16 = 0 ;\r\nT_1 V_17 = ( V_14 ) ? F_5 ( V_14 ) : 0 ;\r\nT_1 V_18 = ( V_15 ) ? F_5 ( V_15 ) : 0 ;\r\nvoid * V_19 = V_20 . V_19 ;\r\n__asm__ __volatile__("mov %0, %%r8" : : "r" (output_address) : "r8");\r\n__asm__ __volatile__("call *%3" : "=a" (hv_status) :\r\n"c" (control), "d" (input_address),\r\n"m" (hypercall_page));\r\nreturn V_16 ;\r\n#else\r\nT_2 V_21 = V_13 >> 32 ;\r\nT_2 V_22 = V_13 & 0xFFFFFFFF ;\r\nT_2 V_23 = 1 ;\r\nT_2 V_24 = 1 ;\r\nT_1 V_17 = ( V_14 ) ? F_5 ( V_14 ) : 0 ;\r\nT_2 V_25 = V_17 >> 32 ;\r\nT_2 V_26 = V_17 & 0xFFFFFFFF ;\r\nT_1 V_18 = ( V_15 ) ? F_5 ( V_15 ) : 0 ;\r\nT_2 V_27 = V_18 >> 32 ;\r\nT_2 V_28 = V_18 & 0xFFFFFFFF ;\r\nvoid * V_19 = V_20 . V_19 ;\r\n__asm__ __volatile__ ("call *%8" : "=d"(hv_status_hi),\r\n"=a"(hv_status_lo) : "d" (control_hi),\r\n"a" (control_lo), "b" (input_address_hi),\r\n"c" (input_address_lo), "D"(output_address_hi),\r\n"S"(output_address_lo), "m" (hypercall_page));\r\nreturn V_24 | ( ( T_1 ) V_23 << 32 ) ;\r\n#endif\r\n}\r\nint F_6 ( void )\r\n{\r\nint V_5 ;\r\nunion V_29 V_30 ;\r\nvoid * V_31 = NULL ;\r\nmemset ( V_20 . V_32 , 0 , sizeof( void * ) * V_33 ) ;\r\nmemset ( V_20 . V_34 , 0 ,\r\nsizeof( void * ) * V_33 ) ;\r\nmemset ( V_20 . V_35 , 0 ,\r\nsizeof( void * ) * V_33 ) ;\r\nmemset ( V_20 . V_36 , 0 ,\r\nsizeof( int ) * V_33 ) ;\r\nmemset ( V_20 . V_37 , 0 ,\r\nsizeof( void * ) * V_33 ) ;\r\nmemset ( V_20 . V_38 , 0 ,\r\nsizeof( void * ) * V_33 ) ;\r\nV_5 = F_1 () ;\r\nV_20 . V_39 = F_7 ( 0 , V_40 , 0 ) ;\r\nF_8 ( V_41 , V_20 . V_39 ) ;\r\nF_9 ( V_42 , V_30 . V_43 ) ;\r\nV_31 = F_10 ( V_44 , V_45 , V_46 ) ;\r\nif ( ! V_31 )\r\ngoto V_47;\r\nV_30 . V_48 = 1 ;\r\nV_30 . V_49 = F_11 ( V_31 ) ;\r\nF_8 ( V_42 , V_30 . V_43 ) ;\r\nV_30 . V_43 = 0 ;\r\nF_9 ( V_42 , V_30 . V_43 ) ;\r\nif ( ! V_30 . V_48 )\r\ngoto V_47;\r\nV_20 . V_19 = V_31 ;\r\nreturn 0 ;\r\nV_47:\r\nif ( V_31 ) {\r\nif ( V_30 . V_48 ) {\r\nV_30 . V_43 = 0 ;\r\nF_8 ( V_42 , V_30 . V_43 ) ;\r\n}\r\nF_12 ( V_31 ) ;\r\n}\r\nreturn - V_50 ;\r\n}\r\nvoid F_13 ( void )\r\n{\r\nunion V_29 V_30 ;\r\nF_8 ( V_41 , 0 ) ;\r\nif ( V_20 . V_19 ) {\r\nV_30 . V_43 = 0 ;\r\nF_8 ( V_42 , V_30 . V_43 ) ;\r\nF_12 ( V_20 . V_19 ) ;\r\nV_20 . V_19 = NULL ;\r\n}\r\n}\r\nint F_14 ( union V_51 V_52 ,\r\nenum V_53 V_54 ,\r\nvoid * V_55 , T_3 V_56 )\r\n{\r\nstruct V_57 * V_58 ;\r\nT_4 V_59 ;\r\nif ( V_56 > V_60 )\r\nreturn - V_61 ;\r\nV_58 = (struct V_57 * )\r\nV_20 . V_35 [ F_15 () ] ;\r\nV_58 -> V_62 = V_52 ;\r\nV_58 -> V_63 = 0 ;\r\nV_58 -> V_54 = V_54 ;\r\nV_58 -> V_56 = V_56 ;\r\nmemcpy ( ( void * ) V_58 -> V_55 , V_55 , V_56 ) ;\r\nV_59 = F_3 ( V_64 , V_58 , NULL )\r\n& 0xFFFF ;\r\nF_16 () ;\r\nreturn V_59 ;\r\n}\r\nT_4 F_17 ( void * V_65 )\r\n{\r\nT_4 V_59 ;\r\nV_59 = ( F_3 ( V_66 , V_65 , NULL ) & 0xFFFF ) ;\r\nreturn V_59 ;\r\n}\r\nstatic int F_18 ( unsigned long V_67 ,\r\nstruct V_68 * V_69 )\r\n{\r\nT_5 V_70 ;\r\nF_19 ( V_69 -> V_71 != V_72 ) ;\r\nF_9 ( V_73 , V_70 ) ;\r\nV_70 += V_67 ;\r\nF_8 ( V_74 , V_70 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_20 ( enum V_75 V_71 ,\r\nstruct V_68 * V_69 )\r\n{\r\nunion V_76 V_77 ;\r\nswitch ( V_71 ) {\r\ncase V_78 :\r\nbreak;\r\ncase V_72 :\r\nV_77 . V_48 = 1 ;\r\nV_77 . V_79 = 1 ;\r\nV_77 . V_80 = V_81 ;\r\nF_8 ( V_82 , V_77 . V_43 ) ;\r\nbreak;\r\ncase V_83 :\r\ncase V_84 :\r\nF_8 ( V_74 , 0 ) ;\r\nF_8 ( V_82 , 0 ) ;\r\nbreak;\r\ncase V_85 :\r\nbreak;\r\n}\r\n}\r\nstatic void F_21 ( struct V_68 * V_86 , int V_87 )\r\n{\r\nV_86 -> V_88 = L_1 ;\r\nV_86 -> V_89 = V_90 ;\r\nV_86 -> V_91 = F_22 ( V_87 ) ;\r\nV_86 -> V_92 = 1000 ;\r\nV_86 -> V_93 = F_20 ;\r\nV_86 -> V_94 = F_18 ;\r\n}\r\nint F_23 ( void )\r\n{\r\nT_3 V_95 = sizeof( struct V_96 ) ;\r\nT_3 V_97 = sizeof( struct V_68 ) ;\r\nint V_87 ;\r\nF_24 (cpu) {\r\nV_20 . V_37 [ V_87 ] = F_25 ( V_95 , V_98 ) ;\r\nif ( V_20 . V_37 [ V_87 ] == NULL ) {\r\nF_26 ( L_2 ) ;\r\ngoto V_99;\r\n}\r\nF_27 ( V_20 . V_37 [ V_87 ] , V_100 , V_87 ) ;\r\nV_20 . V_38 [ V_87 ] = F_28 ( V_97 , V_98 ) ;\r\nif ( V_20 . V_38 [ V_87 ] == NULL ) {\r\nF_26 ( L_3 ) ;\r\ngoto V_99;\r\n}\r\nF_21 ( V_20 . V_38 [ V_87 ] , V_87 ) ;\r\nV_20 . V_34 [ V_87 ] =\r\n( void * ) F_29 ( V_98 ) ;\r\nif ( V_20 . V_34 [ V_87 ] == NULL ) {\r\nF_26 ( L_4 ) ;\r\ngoto V_99;\r\n}\r\nV_20 . V_32 [ V_87 ] =\r\n( void * ) F_29 ( V_98 ) ;\r\nif ( V_20 . V_32 [ V_87 ] == NULL ) {\r\nF_26 ( L_5 ) ;\r\ngoto V_99;\r\n}\r\nV_20 . V_35 [ V_87 ] =\r\n( void * ) F_29 ( V_98 ) ;\r\nif ( V_20 . V_35 [ V_87 ] == NULL ) {\r\nF_26 ( L_6 ) ;\r\ngoto V_99;\r\n}\r\n}\r\nreturn 0 ;\r\nV_99:\r\nreturn - V_101 ;\r\n}\r\nstatic void F_30 ( int V_87 )\r\n{\r\nF_31 ( V_20 . V_37 [ V_87 ] ) ;\r\nF_31 ( V_20 . V_38 [ V_87 ] ) ;\r\nif ( V_20 . V_32 [ V_87 ] )\r\nF_32 ( ( unsigned long ) V_20 . V_32 [ V_87 ] ) ;\r\nif ( V_20 . V_34 [ V_87 ] )\r\nF_32 ( ( unsigned long ) V_20 . V_34 [ V_87 ] ) ;\r\nif ( V_20 . V_35 [ V_87 ] )\r\nF_32 ( ( unsigned long ) V_20 . V_35 [ V_87 ] ) ;\r\n}\r\nvoid F_33 ( void )\r\n{\r\nint V_87 ;\r\nF_24 (cpu)\r\nF_30 ( V_87 ) ;\r\n}\r\nvoid F_34 ( void * V_102 )\r\n{\r\nT_1 V_103 ;\r\nunion V_104 V_105 ;\r\nunion V_106 V_107 ;\r\nunion V_108 V_109 ;\r\nunion V_110 V_111 ;\r\nT_1 V_36 ;\r\nint V_87 = F_35 () ;\r\nif ( ! V_20 . V_19 )\r\nreturn;\r\nF_9 ( V_112 , V_103 ) ;\r\nF_9 ( V_113 , V_105 . V_43 ) ;\r\nV_105 . V_114 = 1 ;\r\nV_105 . V_115 = F_5 ( V_20 . V_34 [ V_87 ] )\r\n>> V_116 ;\r\nF_8 ( V_113 , V_105 . V_43 ) ;\r\nF_9 ( V_117 , V_107 . V_43 ) ;\r\nV_107 . V_118 = 1 ;\r\nV_107 . V_119 = F_5 ( V_20 . V_32 [ V_87 ] )\r\n>> V_116 ;\r\nF_8 ( V_117 , V_107 . V_43 ) ;\r\nF_9 ( V_120 + V_81 , V_109 . V_43 ) ;\r\nV_109 . V_43 = 0 ;\r\nV_109 . V_121 = V_122 ;\r\nV_109 . V_123 = false ;\r\nV_109 . V_124 = true ;\r\nF_8 ( V_120 + V_81 , V_109 . V_43 ) ;\r\nF_9 ( V_125 , V_111 . V_43 ) ;\r\nV_111 . V_48 = 1 ;\r\nF_8 ( V_125 , V_111 . V_43 ) ;\r\nV_20 . V_126 = true ;\r\nF_9 ( V_127 , V_36 ) ;\r\nV_20 . V_36 [ V_87 ] = ( T_2 ) V_36 ;\r\nF_36 ( & V_20 . V_128 [ V_87 ] ) ;\r\nif ( V_129 . V_89 & V_130 )\r\nF_37 ( V_20 . V_38 [ V_87 ] ,\r\nV_131 ,\r\nV_132 ,\r\nV_133 ) ;\r\nreturn;\r\n}\r\nvoid F_38 ( void )\r\n{\r\nint V_87 ;\r\nif ( ! ( V_129 . V_89 & V_130 ) )\r\nreturn;\r\nF_24 (cpu)\r\nF_39 ( V_20 . V_38 [ V_87 ] , V_87 ) ;\r\n}\r\nvoid F_40 ( void * V_102 )\r\n{\r\nunion V_108 V_109 ;\r\nunion V_104 V_105 ;\r\nunion V_106 V_107 ;\r\nunion V_110 V_111 ;\r\nint V_87 = F_35 () ;\r\nif ( ! V_20 . V_126 )\r\nreturn;\r\nif ( V_129 . V_89 & V_130 )\r\nF_20 ( V_84 ,\r\nV_20 . V_38 [ V_87 ] ) ;\r\nF_9 ( V_120 + V_81 , V_109 . V_43 ) ;\r\nV_109 . V_123 = 1 ;\r\nF_8 ( V_120 + V_81 , V_109 . V_43 ) ;\r\nF_9 ( V_113 , V_105 . V_43 ) ;\r\nV_105 . V_114 = 0 ;\r\nV_105 . V_115 = 0 ;\r\nF_8 ( V_113 , V_105 . V_43 ) ;\r\nF_9 ( V_117 , V_107 . V_43 ) ;\r\nV_107 . V_118 = 0 ;\r\nV_107 . V_119 = 0 ;\r\nF_8 ( V_117 , V_107 . V_43 ) ;\r\nF_9 ( V_125 , V_111 . V_43 ) ;\r\nV_111 . V_48 = 0 ;\r\nF_8 ( V_125 , V_111 . V_43 ) ;\r\nF_30 ( V_87 ) ;\r\n}
