#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Sep  7 01:38:48 2022
# Process ID: 25940
# Current directory: C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1
# Command line: vivado.exe -log soc.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc.tcl
# Log file: C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/soc.vds
# Journal file: C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source soc.tcl -notrace
Command: synth_design -top soc -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18780 
WARNING: [Synth 8-992] clk_ddr3 is already implicitly declared earlier [C:/Users/lingz/Desktop/Verilog/termist/src/soc.v:43]
WARNING: [Synth 8-992] clk_user is already implicitly declared earlier [C:/Users/lingz/Desktop/Verilog/termist/src/soc.v:44]
WARNING: [Synth 8-992] ui_clk is already implicitly declared earlier [C:/Users/lingz/Desktop/Verilog/termist/src/soc.v:45]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 394.559 ; gain = 101.113
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'soc' [C:/Users/lingz/Desktop/Verilog/termist/src/soc.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_sys2ddr3' [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/realtime/clk_sys2ddr3_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_sys2ddr3' (1#1) [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/realtime/clk_sys2ddr3_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_ddr32user' [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/realtime/clk_ddr32user_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_ddr32user' (2#1) [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/realtime/clk_ddr32user_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (3#1) [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-689] width (1) of port connection 'device_temp' does not match port width (12) of module 'mig_7series_0' [C:/Users/lingz/Desktop/Verilog/termist/src/soc.v:180]
INFO: [Synth 8-638] synthesizing module 'mips' [C:/Users/lingz/Desktop/Verilog/termist/src/mips.v:3]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/lingz/Desktop/Verilog/termist/src/control.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lingz/Desktop/Verilog/termist/src/control.v:16]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lingz/Desktop/Verilog/termist/src/control.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lingz/Desktop/Verilog/termist/src/control.v:56]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lingz/Desktop/Verilog/termist/src/control.v:14]
INFO: [Synth 8-256] done synthesizing module 'control' (4#1) [C:/Users/lingz/Desktop/Verilog/termist/src/control.v:3]
INFO: [Synth 8-638] synthesizing module 'cache' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:36]
	Parameter SET_NUM bound to: 1024 - type: integer 
	Parameter LINE_WIDTH bound to: 4096 - type: integer 
	Parameter LINE_NUM bound to: 4096 - type: integer 
	Parameter LINE_NUM_B bound to: 12 - type: integer 
	Parameter WAY_NUM_B bound to: 2 - type: integer 
	Parameter OFF_MASK bound to: -512 - type: integer 
	Parameter OFF_NUM bound to: 16 - type: integer 
	Parameter OFF_NUM_B bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:142]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2048] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2049] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2050] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2051] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2052] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2053] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2054] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2055] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2056] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2057] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2058] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2059] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2060] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2061] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2062] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2063] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2064] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2065] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2066] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2067] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2068] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2069] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2070] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2071] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2072] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2073] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2074] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2075] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2076] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2077] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2078] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2079] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2080] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2081] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2082] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2083] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2084] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2085] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2086] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2087] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2088] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2089] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2090] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2091] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2092] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2093] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2094] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2095] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2096] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2097] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2098] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2099] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2100] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2101] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2102] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2103] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2104] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2105] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2106] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2107] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2108] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2109] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2110] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2111] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2112] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2113] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2114] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2115] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2116] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2117] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2118] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2119] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2120] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2121] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2122] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2123] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2124] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2125] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2126] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2127] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2128] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2129] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2130] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2131] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2132] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2133] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2134] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2135] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2136] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2137] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2138] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2139] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2140] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2141] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2142] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2143] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2144] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2145] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2146] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
WARNING: [Synth 8-6014] Unused sequential element cache_tag_reg[2147] was removed.  [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'cache' (5#1) [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:36]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v:3]
INFO: [Synth 8-638] synthesizing module 'regFile' [C:/Users/lingz/Desktop/Verilog/termist/src/regfile.v:3]
INFO: [Synth 8-256] done synthesizing module 'regFile' (6#1) [C:/Users/lingz/Desktop/Verilog/termist/src/regfile.v:3]
INFO: [Synth 8-638] synthesizing module 'immGen' [C:/Users/lingz/Desktop/Verilog/termist/src/immgen.v:3]
INFO: [Synth 8-256] done synthesizing module 'immGen' (7#1) [C:/Users/lingz/Desktop/Verilog/termist/src/immgen.v:3]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/lingz/Desktop/Verilog/termist/src/alu.v:3]
INFO: [Synth 8-256] done synthesizing module 'alu' (8#1) [C:/Users/lingz/Desktop/Verilog/termist/src/alu.v:3]
INFO: [Synth 8-638] synthesizing module 'brCond' [C:/Users/lingz/Desktop/Verilog/termist/src/brcond.v:4]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lingz/Desktop/Verilog/termist/src/brcond.v:22]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lingz/Desktop/Verilog/termist/src/brcond.v:23]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lingz/Desktop/Verilog/termist/src/brcond.v:24]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lingz/Desktop/Verilog/termist/src/brcond.v:25]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lingz/Desktop/Verilog/termist/src/brcond.v:26]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lingz/Desktop/Verilog/termist/src/brcond.v:27]
INFO: [Synth 8-256] done synthesizing module 'brCond' (9#1) [C:/Users/lingz/Desktop/Verilog/termist/src/brcond.v:4]
WARNING: [Synth 8-5788] Register de_pc_reg in module datapath is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v:164]
WARNING: [Synth 8-5788] Register de_imm_reg in module datapath is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v:168]
WARNING: [Synth 8-5788] Register de_rd_addr_reg in module datapath is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v:132]
WARNING: [Synth 8-5788] Register de_rs1_reg in module datapath is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v:171]
WARNING: [Synth 8-5788] Register de_rs2_reg in module datapath is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v:176]
WARNING: [Synth 8-5788] Register ea_pc_reg in module datapath is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v:225]
WARNING: [Synth 8-5788] Register ea_rs2_reg in module datapath is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v:229]
WARNING: [Synth 8-5788] Register ea_alu_reg in module datapath is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v:230]
WARNING: [Synth 8-5788] Register ea_rd_addr_reg in module datapath is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v:129]
WARNING: [Synth 8-5788] Register aw_pc_reg in module datapath is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v:262]
WARNING: [Synth 8-5788] Register aw_alu_reg in module datapath is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v:266]
WARNING: [Synth 8-5788] Register aw_mem_reg in module datapath is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v:267]
WARNING: [Synth 8-5788] Register aw_rd_addr_reg in module datapath is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v:126]
WARNING: [Synth 8-3848] Net n_req_valid in module/entity datapath does not have driver. [C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v:13]
WARNING: [Synth 8-3848] Net n_req_addr in module/entity datapath does not have driver. [C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v:14]
WARNING: [Synth 8-3848] Net n_req_data in module/entity datapath does not have driver. [C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v:15]
WARNING: [Synth 8-3848] Net n_req_mask in module/entity datapath does not have driver. [C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v:16]
INFO: [Synth 8-256] done synthesizing module 'datapath' (10#1) [C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v:3]
INFO: [Synth 8-638] synthesizing module 'axi_drive' [C:/Users/lingz/Desktop/Verilog/termist/src/axi_drive.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lingz/Desktop/Verilog/termist/src/axi_drive.v:188]
INFO: [Synth 8-256] done synthesizing module 'axi_drive' (11#1) [C:/Users/lingz/Desktop/Verilog/termist/src/axi_drive.v:22]
INFO: [Synth 8-256] done synthesizing module 'mips' (12#1) [C:/Users/lingz/Desktop/Verilog/termist/src/mips.v:3]
INFO: [Synth 8-256] done synthesizing module 'soc' (13#1) [C:/Users/lingz/Desktop/Verilog/termist/src/soc.v:3]
WARNING: [Synth 8-3331] design axi_drive has unconnected port axi_bid[3]
WARNING: [Synth 8-3331] design axi_drive has unconnected port axi_bid[2]
WARNING: [Synth 8-3331] design axi_drive has unconnected port axi_bid[1]
WARNING: [Synth 8-3331] design axi_drive has unconnected port axi_bid[0]
WARNING: [Synth 8-3331] design axi_drive has unconnected port axi_bresp[1]
WARNING: [Synth 8-3331] design axi_drive has unconnected port axi_bresp[0]
WARNING: [Synth 8-3331] design axi_drive has unconnected port axi_rid[3]
WARNING: [Synth 8-3331] design axi_drive has unconnected port axi_rid[2]
WARNING: [Synth 8-3331] design axi_drive has unconnected port axi_rid[1]
WARNING: [Synth 8-3331] design axi_drive has unconnected port axi_rid[0]
WARNING: [Synth 8-3331] design axi_drive has unconnected port axi_rresp[1]
WARNING: [Synth 8-3331] design axi_drive has unconnected port axi_rresp[0]
WARNING: [Synth 8-3331] design axi_drive has unconnected port n_req_addr[31]
WARNING: [Synth 8-3331] design axi_drive has unconnected port n_req_addr[30]
WARNING: [Synth 8-3331] design axi_drive has unconnected port n_req_addr[29]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_addr[31]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_addr[30]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_addr[29]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_data[31]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_data[30]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_data[29]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_data[28]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_data[27]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_data[26]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_data[25]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_data[24]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_data[23]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_data[22]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_data[21]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_data[20]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_data[19]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_data[18]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_data[17]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_data[16]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_data[15]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_data[14]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_data[13]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_data[12]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_data[11]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_data[10]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_data[9]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_data[8]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_data[7]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_data[6]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_data[5]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_data[4]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_data[3]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_data[2]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_data[1]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_data[0]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_mask[3]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_mask[2]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_mask[1]
WARNING: [Synth 8-3331] design axi_drive has unconnected port i_req_mask[0]
WARNING: [Synth 8-3331] design axi_drive has unconnected port d_req_addr[31]
WARNING: [Synth 8-3331] design axi_drive has unconnected port d_req_addr[30]
WARNING: [Synth 8-3331] design axi_drive has unconnected port d_req_addr[29]
WARNING: [Synth 8-3331] design immGen has unconnected port inst[31]
WARNING: [Synth 8-3331] design immGen has unconnected port inst[30]
WARNING: [Synth 8-3331] design immGen has unconnected port inst[29]
WARNING: [Synth 8-3331] design immGen has unconnected port inst[28]
WARNING: [Synth 8-3331] design immGen has unconnected port inst[27]
WARNING: [Synth 8-3331] design immGen has unconnected port inst[26]
WARNING: [Synth 8-3331] design immGen has unconnected port pc[27]
WARNING: [Synth 8-3331] design immGen has unconnected port pc[26]
WARNING: [Synth 8-3331] design immGen has unconnected port pc[25]
WARNING: [Synth 8-3331] design immGen has unconnected port pc[24]
WARNING: [Synth 8-3331] design immGen has unconnected port pc[23]
WARNING: [Synth 8-3331] design immGen has unconnected port pc[22]
WARNING: [Synth 8-3331] design immGen has unconnected port pc[21]
WARNING: [Synth 8-3331] design immGen has unconnected port pc[20]
WARNING: [Synth 8-3331] design immGen has unconnected port pc[19]
WARNING: [Synth 8-3331] design immGen has unconnected port pc[18]
WARNING: [Synth 8-3331] design immGen has unconnected port pc[17]
WARNING: [Synth 8-3331] design immGen has unconnected port pc[16]
WARNING: [Synth 8-3331] design immGen has unconnected port pc[15]
WARNING: [Synth 8-3331] design immGen has unconnected port pc[14]
WARNING: [Synth 8-3331] design immGen has unconnected port pc[13]
WARNING: [Synth 8-3331] design immGen has unconnected port pc[12]
WARNING: [Synth 8-3331] design immGen has unconnected port pc[11]
WARNING: [Synth 8-3331] design immGen has unconnected port pc[10]
WARNING: [Synth 8-3331] design immGen has unconnected port pc[9]
WARNING: [Synth 8-3331] design immGen has unconnected port pc[8]
WARNING: [Synth 8-3331] design immGen has unconnected port pc[7]
WARNING: [Synth 8-3331] design immGen has unconnected port pc[6]
WARNING: [Synth 8-3331] design immGen has unconnected port pc[5]
WARNING: [Synth 8-3331] design immGen has unconnected port pc[4]
WARNING: [Synth 8-3331] design immGen has unconnected port pc[3]
WARNING: [Synth 8-3331] design immGen has unconnected port pc[2]
WARNING: [Synth 8-3331] design immGen has unconnected port pc[1]
WARNING: [Synth 8-3331] design immGen has unconnected port pc[0]
WARNING: [Synth 8-3331] design datapath has unconnected port n_req_valid
WARNING: [Synth 8-3331] design datapath has unconnected port n_req_addr[31]
WARNING: [Synth 8-3331] design datapath has unconnected port n_req_addr[30]
WARNING: [Synth 8-3331] design datapath has unconnected port n_req_addr[29]
WARNING: [Synth 8-3331] design datapath has unconnected port n_req_addr[28]
WARNING: [Synth 8-3331] design datapath has unconnected port n_req_addr[27]
WARNING: [Synth 8-3331] design datapath has unconnected port n_req_addr[26]
WARNING: [Synth 8-3331] design datapath has unconnected port n_req_addr[25]
WARNING: [Synth 8-3331] design datapath has unconnected port n_req_addr[24]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1060.203 ; gain = 766.758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1060.203 ; gain = 766.758
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp3/clk_sys2ddr3_in_context.xdc] for cell 'clk_gen'
Finished Parsing XDC File [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp3/clk_sys2ddr3_in_context.xdc] for cell 'clk_gen'
Parsing XDC File [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp4/clk_ddr32user_in_context.xdc] for cell 'clk_bridge'
Finished Parsing XDC File [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp4/clk_ddr32user_in_context.xdc] for cell 'clk_bridge'
Parsing XDC File [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc] for cell 'u_mig_7series_0'
Finished Parsing XDC File [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc] for cell 'u_mig_7series_0'
Parsing XDC File [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/constrs_1/new/soc_constraints.xdc]
Finished Parsing XDC File [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/constrs_1/new/soc_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/constrs_1/new/soc_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1173.352 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 1173.352 ; gain = 879.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 1173.352 ; gain = 879.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_i_100mhz. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp3/clk_sys2ddr3_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_i_100mhz. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp3/clk_sys2ddr3_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/.Xil/Vivado-25940-AndrewLing/dcp5/mig_7series_0_in_context.xdc, line 99).
Applied set_property DONT_TOUCH = true for clk_bridge. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_gen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_mig_7series_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 1173.352 ; gain = 879.906
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "controlSignal" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "controlSignal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'cache_tag_reg[1][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[2][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[3][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[4][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[5][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[6][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[7][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[8][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[9][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[10][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[11][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[12][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[13][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[14][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[15][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[16][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[17][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[18][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[19][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[20][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[21][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[22][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[23][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[24][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[25][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[26][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[27][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[28][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[29][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[30][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[31][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[32][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[33][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[34][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[35][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[36][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[37][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[38][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[39][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[40][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[41][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[42][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[43][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[44][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[45][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[46][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[47][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[48][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[49][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[50][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[51][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[52][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[53][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[54][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[55][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[56][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[57][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[58][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[59][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[60][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[61][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[62][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[63][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[64][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[65][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[66][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[67][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[68][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[69][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[70][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[71][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[72][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[73][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[74][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[75][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[76][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[77][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[78][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[79][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[80][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[81][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[82][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[83][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[84][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[85][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[86][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[87][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[88][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[89][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[90][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[91][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[92][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[93][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[94][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[95][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[96][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[97][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[98][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[99][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Synth 8-4471] merging register 'cache_tag_reg[100][12:0]' into 'cache_tag_reg[0][12:0]' [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:125]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "cache_valid_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_valid_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_valid_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_valid_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/lingz/Desktop/Verilog/termist/src/alu.v:16]
INFO: [Synth 8-5544] ROM "d_req_mask1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_drive'
INFO: [Synth 8-5544] ROM "axi_arlen0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_awlen0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'controlSignal_reg' [C:/Users/lingz/Desktop/Verilog/termist/src/control.v:17]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                       0000000001 |                             0000
                 iSTATE1 |                       0000000010 |                             0010
                 iSTATE0 |                       0000000100 |                             0001
                 iSTATE8 |                       0001000000 |                             1001
                 iSTATE2 |                       0000001000 |                             0011
                 iSTATE3 |                       0010000000 |                             0100
                 iSTATE6 |                       0000010000 |                             0111
                 iSTATE7 |                       1000000000 |                             1000
                 iSTATE4 |                       0000100000 |                             0101
                 iSTATE5 |                       0100000000 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_drive'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:20 ; elapsed = 00:01:25 . Memory (MB): peak = 1173.352 ; gain = 879.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 19    
	               27 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 25    
+---RAMs : 
	           16384K Bit         RAMs := 2     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   7 Input   4096 Bit        Muxes := 2     
	   4 Input   4096 Bit        Muxes := 2     
	   2 Input   4096 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 19    
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     29 Bit        Muxes := 1     
	   4 Input     29 Bit        Muxes := 1     
	  29 Input     27 Bit        Muxes := 1     
	  26 Input     27 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   7 Input     12 Bit        Muxes := 2     
	  15 Input     10 Bit        Muxes := 1     
	   7 Input      9 Bit        Muxes := 2     
	  10 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	2048 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 11    
	  29 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 36    
	   2 Input      1 Bit        Muxes := 79    
	   9 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	  29 Input     27 Bit        Muxes := 1     
	  26 Input     27 Bit        Muxes := 1     
	  29 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 1     
Module cache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---RAMs : 
	           16384K Bit         RAMs := 1     
+---Muxes : 
	   7 Input   4096 Bit        Muxes := 1     
	   4 Input   4096 Bit        Muxes := 1     
	   2 Input   4096 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   7 Input     12 Bit        Muxes := 1     
	   7 Input      9 Bit        Muxes := 1     
	2048 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 36    
	   9 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module regFile 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module datapath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 13    
	               27 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_drive 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     29 Bit        Muxes := 1     
	   4 Input     29 Bit        Muxes := 1     
	  15 Input     10 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'mips_tile/ctrl/controlSignal_reg[0]' (LD) to 'mips_tile/ctrl/controlSignal_reg[3]'
INFO: [Synth 8-3886] merging instance 'mips_tile/ctrl/controlSignal_reg[3]' (LD) to 'mips_tile/ctrl/controlSignal_reg[26]'
INFO: [Synth 8-3886] merging instance 'cache:/cache_tag_reg[0][0]' (FDRE) to 'cache:/cache_tag_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'cache:/cache_tag_reg[0][1]' (FDRE) to 'cache:/cache_tag_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'cache:/cache_tag_reg[0][2]' (FDRE) to 'cache:/cache_tag_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'mips_tile/ctrl/controlSignal_reg[1]' (LD) to 'mips_tile/ctrl/controlSignal_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mips_tile/ctrl/controlSignal_reg[17] )
INFO: [Synth 8-3886] merging instance 'cache:/cache_valid_reg[4]' (FDRE) to 'cache:/cache_tag_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'cache:/cache_tag_reg[0][3]' (FDRE) to 'cache:/cache_tag_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'cache:/cache_tag_reg[0][4]' (FDRE) to 'cache:/cache_tag_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'cache:/cache_tag_reg[0][5]' (FDRE) to 'cache:/cache_tag_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'cache:/cache_tag_reg[0][6]' (FDRE) to 'cache:/cache_tag_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'cache:/cache_tag_reg[0][7]' (FDRE) to 'cache:/cache_tag_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'cache:/cache_tag_reg[0][8]' (FDRE) to 'cache:/cache_tag_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'cache:/cache_tag_reg[0][9]' (FDRE) to 'cache:/cache_tag_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'cache:/cache_tag_reg[0][10]' (FDRE) to 'cache:/cache_tag_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'cache:/cache_tag_reg[0][11]' (FDRE) to 'cache:/cache_tag_reg[0][12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache:/\cache_tag_reg[0][12] )
INFO: [Synth 8-3886] merging instance 'cache:/m_req_addr_reg[0]' (FDE) to 'cache:/m_req_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'cache:/m_req_addr_reg[1]' (FDE) to 'cache:/m_req_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'cache:/m_req_addr_reg[2]' (FDE) to 'cache:/m_req_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'cache:/m_req_addr_reg[3]' (FDE) to 'cache:/m_req_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'cache:/m_req_addr_reg[4]' (FDE) to 'cache:/m_req_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'cache:/m_req_addr_reg[5]' (FDE) to 'cache:/m_req_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'cache:/m_req_addr_reg[6]' (FDE) to 'cache:/m_req_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'cache:/m_req_addr_reg[7]' (FDE) to 'cache:/m_req_addr_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache:/\m_req_addr_reg[8] )
INFO: [Synth 8-3886] merging instance 'mips_tile/dp/de_ctrl_reg[0]' (FDCE) to 'mips_tile/dp/de_ctrl_reg[26]'
INFO: [Synth 8-3886] merging instance 'mips_tile/dp/de_ctrl_reg[3]' (FDCE) to 'mips_tile/dp/de_ctrl_reg[26]'
INFO: [Synth 8-3886] merging instance 'mips_tile/dp/ea_ctrl_reg[26]' (FDCE) to 'mips_tile/dp/ea_ctrl_reg[3]'
INFO: [Synth 8-3886] merging instance 'mips_tile/dp/ea_ctrl_reg[0]' (FDCE) to 'mips_tile/dp/ea_ctrl_reg[3]'
INFO: [Synth 8-3886] merging instance 'mips_tile/dp/aw_ctrl_reg[0]' (FDCE) to 'mips_tile/dp/aw_ctrl_reg[3]'
INFO: [Synth 8-3886] merging instance 'mips_tile/dp/aw_ctrl_reg[26]' (FDCE) to 'mips_tile/dp/aw_ctrl_reg[3]'
WARNING: [Synth 8-3332] Sequential element (mips_tile/ctrl/controlSignal_reg[17]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (m_req_addr_reg[31]) is unused and will be removed from module cache.
WARNING: [Synth 8-3332] Sequential element (m_req_addr_reg[30]) is unused and will be removed from module cache.
WARNING: [Synth 8-3332] Sequential element (m_req_addr_reg[29]) is unused and will be removed from module cache.
WARNING: [Synth 8-3332] Sequential element (m_req_addr_reg[8]) is unused and will be removed from module cache.
WARNING: [Synth 8-3332] Sequential element (cache_tag_reg[0][12]) is unused and will be removed from module cache.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/de_ctrl_reg[20]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/de_ctrl_reg[19]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/de_ctrl_reg[18]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/de_ctrl_reg[17]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/de_ctrl_reg[1]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/ea_ctrl_reg[24]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/ea_ctrl_reg[23]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/ea_ctrl_reg[22]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/ea_ctrl_reg[21]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/ea_ctrl_reg[20]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/ea_ctrl_reg[19]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/ea_ctrl_reg[18]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/ea_ctrl_reg[17]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/ea_ctrl_reg[16]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/ea_ctrl_reg[15]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/ea_ctrl_reg[14]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/ea_ctrl_reg[13]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/ea_ctrl_reg[1]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/aw_ctrl_reg[25]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/aw_ctrl_reg[24]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/aw_ctrl_reg[23]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/aw_ctrl_reg[22]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/aw_ctrl_reg[21]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/aw_ctrl_reg[20]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/aw_ctrl_reg[19]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/aw_ctrl_reg[18]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/aw_ctrl_reg[17]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/aw_ctrl_reg[16]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/aw_ctrl_reg[15]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/aw_ctrl_reg[14]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/aw_ctrl_reg[13]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/aw_ctrl_reg[12]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/aw_ctrl_reg[11]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/aw_ctrl_reg[10]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/aw_ctrl_reg[9]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/aw_ctrl_reg[8]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/aw_ctrl_reg[7]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/aw_ctrl_reg[6]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/aw_ctrl_reg[5]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (mips_tile/dp/aw_ctrl_reg[1]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (m_req_data_reg[31]) is unused and will be removed from module cache__1.
WARNING: [Synth 8-3332] Sequential element (m_req_data_reg[30]) is unused and will be removed from module cache__1.
WARNING: [Synth 8-3332] Sequential element (m_req_data_reg[29]) is unused and will be removed from module cache__1.
WARNING: [Synth 8-3332] Sequential element (m_req_data_reg[28]) is unused and will be removed from module cache__1.
WARNING: [Synth 8-3332] Sequential element (m_req_data_reg[27]) is unused and will be removed from module cache__1.
WARNING: [Synth 8-3332] Sequential element (m_req_data_reg[26]) is unused and will be removed from module cache__1.
WARNING: [Synth 8-3332] Sequential element (m_req_data_reg[25]) is unused and will be removed from module cache__1.
WARNING: [Synth 8-3332] Sequential element (m_req_data_reg[24]) is unused and will be removed from module cache__1.
WARNING: [Synth 8-3332] Sequential element (m_req_data_reg[23]) is unused and will be removed from module cache__1.
WARNING: [Synth 8-3332] Sequential element (m_req_data_reg[22]) is unused and will be removed from module cache__1.
WARNING: [Synth 8-3332] Sequential element (m_req_data_reg[21]) is unused and will be removed from module cache__1.
WARNING: [Synth 8-3332] Sequential element (m_req_data_reg[20]) is unused and will be removed from module cache__1.
WARNING: [Synth 8-3332] Sequential element (m_req_data_reg[19]) is unused and will be removed from module cache__1.
WARNING: [Synth 8-3332] Sequential element (m_req_data_reg[18]) is unused and will be removed from module cache__1.
WARNING: [Synth 8-3332] Sequential element (m_req_data_reg[17]) is unused and will be removed from module cache__1.
WARNING: [Synth 8-3332] Sequential element (m_req_data_reg[16]) is unused and will be removed from module cache__1.
WARNING: [Synth 8-3332] Sequential element (m_req_data_reg[15]) is unused and will be removed from module cache__1.
WARNING: [Synth 8-3332] Sequential element (m_req_data_reg[14]) is unused and will be removed from module cache__1.
WARNING: [Synth 8-3332] Sequential element (m_req_data_reg[13]) is unused and will be removed from module cache__1.
WARNING: [Synth 8-3332] Sequential element (m_req_data_reg[12]) is unused and will be removed from module cache__1.
WARNING: [Synth 8-3332] Sequential element (m_req_data_reg[11]) is unused and will be removed from module cache__1.
WARNING: [Synth 8-3332] Sequential element (m_req_data_reg[10]) is unused and will be removed from module cache__1.
WARNING: [Synth 8-3332] Sequential element (m_req_data_reg[9]) is unused and will be removed from module cache__1.
WARNING: [Synth 8-3332] Sequential element (m_req_data_reg[8]) is unused and will be removed from module cache__1.
WARNING: [Synth 8-3332] Sequential element (m_req_data_reg[7]) is unused and will be removed from module cache__1.
WARNING: [Synth 8-3332] Sequential element (m_req_data_reg[6]) is unused and will be removed from module cache__1.
WARNING: [Synth 8-3332] Sequential element (m_req_data_reg[5]) is unused and will be removed from module cache__1.
WARNING: [Synth 8-3332] Sequential element (m_req_data_reg[4]) is unused and will be removed from module cache__1.
WARNING: [Synth 8-3332] Sequential element (m_req_data_reg[3]) is unused and will be removed from module cache__1.
WARNING: [Synth 8-3332] Sequential element (m_req_data_reg[2]) is unused and will be removed from module cache__1.
WARNING: [Synth 8-3332] Sequential element (m_req_data_reg[1]) is unused and will be removed from module cache__1.
WARNING: [Synth 8-3332] Sequential element (m_req_data_reg[0]) is unused and will be removed from module cache__1.
WARNING: [Synth 8-3332] Sequential element (m_req_mask_reg[0]) is unused and will be removed from module cache__1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:25 ; elapsed = 00:02:31 . Memory (MB): peak = 1240.316 ; gain = 946.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------------+-----------+----------------------+-----------------------------------+
|Module Name | RTL Object               | Inference | Size (Depth x Width) | Primitives                        | 
+------------+--------------------------+-----------+----------------------+-----------------------------------+
|cache:      | cache_data_reg           | Implied   | 4 K x 4096           | RAM64X1D x 128  RAM64M x 174720   | 
|cache:      | cache_data_reg           | Implied   | 4 K x 4096           | RAM64X1D x 128  RAM64M x 174720   | 
|soc         | mips_tile/dp/rf/regs_reg | Implied   | 32 x 32              | RAM32M x 12                       | 
+------------+--------------------------+-----------+----------------------+-----------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_gen/clk_ddr3' to pin 'clk_gen/bbstub_clk_ddr3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_bridge/clk_ddr3' to pin 'u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_bridge/clk_user' to pin 'clk_bridge/bbstub_clk_user/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_bridge/clk_ddr3' to 'u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_mig_7series_0/ui_clk' to pin 'u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:36 ; elapsed = 00:02:42 . Memory (MB): peak = 1240.316 ; gain = 946.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:50 ; elapsed = 00:02:55 . Memory (MB): peak = 1240.316 ; gain = 946.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+--------------------------+-----------+----------------------+-----------------------------------+
|Module Name | RTL Object               | Inference | Size (Depth x Width) | Primitives                        | 
+------------+--------------------------+-----------+----------------------+-----------------------------------+
|cache:      | cache_data_reg           | Implied   | 4 K x 4096           | RAM64X1D x 128  RAM64M x 174720   | 
|cache:      | cache_data_reg           | Implied   | 4 K x 4096           | RAM64X1D x 128  RAM64M x 174720   | 
|soc         | mips_tile/dp/rf/regs_reg | Implied   | 32 x 32              | RAM32M x 12                       | 
+------------+--------------------------+-----------+----------------------+-----------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:59 ; elapsed = 00:03:05 . Memory (MB): peak = 1240.316 ; gain = 946.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:06 ; elapsed = 00:03:12 . Memory (MB): peak = 1240.316 ; gain = 946.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:06 ; elapsed = 00:03:12 . Memory (MB): peak = 1240.316 ; gain = 946.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:09 ; elapsed = 00:03:15 . Memory (MB): peak = 1240.316 ; gain = 946.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:09 ; elapsed = 00:03:15 . Memory (MB): peak = 1240.316 ; gain = 946.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:09 ; elapsed = 00:03:15 . Memory (MB): peak = 1240.316 ; gain = 946.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:09 ; elapsed = 00:03:15 . Memory (MB): peak = 1240.316 ; gain = 946.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_sys2ddr3  |         1|
|2     |clk_ddr32user |         1|
|3     |mig_7series_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |clk_ddr32user |     1|
|2     |clk_sys2ddr3  |     1|
|3     |mig_7series_0 |     1|
|4     |CARRY4        |    31|
|5     |LUT1          |    10|
|6     |LUT2          |    86|
|7     |LUT3          |   155|
|8     |LUT4          |   121|
|9     |LUT5          |   282|
|10    |LUT6          |  4684|
|11    |MUXF7         |  1127|
|12    |MUXF8         |   545|
|13    |RAM32M        |    12|
|14    |RAM64M        |  3017|
|15    |FDCE          |    68|
|16    |FDRE          |   700|
|17    |FDSE          |    24|
|18    |LD            |    23|
|19    |IBUF          |     1|
|20    |OBUF          |     1|
+------+--------------+------+

Report Instance Areas: 
+------+-------------------+----------+------+
|      |Instance           |Module    |Cells |
+------+-------------------+----------+------+
|1     |top                |          | 10987|
|2     |  mips_tile        |mips      | 10884|
|3     |    axi_drive_inst |axi_drive |    93|
|4     |    ctrl           |control   |    29|
|5     |    dcache         |cache     |  7521|
|6     |    dp             |datapath  |  2719|
|7     |      alu          |alu       |     8|
|8     |      br           |brCond    |    16|
|9     |      rf           |regFile   |   141|
|10    |    icache         |cache_0   |   512|
+------+-------------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:09 ; elapsed = 00:03:15 . Memory (MB): peak = 1240.316 ; gain = 946.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4315 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:07 ; elapsed = 00:02:48 . Memory (MB): peak = 1240.316 ; gain = 833.723
Synthesis Optimization Complete : Time (s): cpu = 00:03:09 ; elapsed = 00:03:15 . Memory (MB): peak = 1240.316 ; gain = 946.871
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4756 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3052 instances were transformed.
  LD => LDCE: 23 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 3017 instances

INFO: [Common 17-83] Releasing license: Synthesis
202 Infos, 307 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:21 ; elapsed = 00:03:28 . Memory (MB): peak = 1240.316 ; gain = 946.871
INFO: [Common 17-1381] The checkpoint 'C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1/soc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file soc_utilization_synth.rpt -pb soc_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.346 . Memory (MB): peak = 1240.316 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Sep  7 01:42:32 2022...
