---
layout: default
title: ğŸ’¡ Proposal CMOSæ··è¼‰å‹RFãƒ‡ãƒã‚¤ã‚¹
---

---

# ğŸ’¡ CMOSæ··è¼‰å‹RFãƒ‡ãƒã‚¤ã‚¹ææ¡ˆ  
*Proposal: CMOS-integrated RF Devices*

[![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet)](../../../#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)

---

## ğŸ“˜ æ¦‚è¦ / Overview  

æœ¬ææ¡ˆã¯ã€ä¸‰æºçœŸä¸€ã«ã‚ˆã‚‹ **æ•™è‚²ç›®çš„ã®ä»®æƒ³ãƒ—ãƒ­ã‚»ã‚¹**ã€Œ0.18 Âµm FeRAMã€ã‚’èµ·ç‚¹ã«ã€  
**CMOSæ··è¼‰å‹RFãƒ‡ãƒã‚¤ã‚¹**ã‚’å¿œç”¨å±•é–‹ã™ã‚‹ã‚‚ã®ã§ã™ã€‚  

*This proposal expands the virtual educational 0.18 Âµm FeRAM process into CMOS-integrated RF devices.*  

---

## ğŸ”„ ææ¡ˆãƒ‡ãƒã‚¤ã‚¹ç¾¤ / Proposed Devices  

| ãƒ‡ãƒã‚¤ã‚¹ / Device | ææ¡ˆå†…å®¹ / Proposal | å·®åˆ¥åŒ–ãƒã‚¤ãƒ³ãƒˆ / Differentiation |
|---|---|---|
| **FeVar (Ferroelectric Varactor)** | HfOâ‚‚ç³»å¼·èª˜é›»ä½“ã‚’ç”¨ã„ãŸä¸æ®ç™ºå¯å¤‰ã‚­ãƒ£ãƒ‘ã‚·ã‚¿ | å†æ§‹æˆå¯èƒ½, ä¸æ®ç™ºè¨­å®šä¿æŒ |
| **FeFET-Switch** | HZOå±€æ‰€ã‚²ãƒ¼ãƒˆã‚¹ã‚¿ãƒƒã‚¯ã‚’åˆ©ç”¨ã—ãŸRFã‚¹ã‚¤ãƒƒãƒ | CMOSäº’æ›, ä½ã‚³ã‚¹ãƒˆé›†ç© |
| **BAW/FBAR (Edu ver.)** | PZT/HfOâ‚‚è–„è†œå…±æŒ¯å™¨ã‚’ç”¨ã„ãŸæ•™è‚²ãƒ¢ãƒ‡ãƒ« | è–„è†œç©å±¤ã®å…±æŒ¯åˆ©ç”¨, æ•™è‚²èµ·ç‚¹ã®ç°¡æ˜“è¨­è¨ˆ |

---

## ğŸ“š ç³»è­œå›³ / Process Lineage  

```mermaid
flowchart TB
  subgraph FE["0.18 Âµm FeRAM (Virtual, Educational)"]
    GATE["Front-end (FEOL) / Dual-VDD CMOS 1.8/3.3 V"] --> SALI["Salicide CoSi2"]
    BEOL["Back-end (BEOL) / AlCu M1-3 + W-Plugs"]
    CAP1["FeRAM Stack A / Pt/PZT/Ti"]
    CAP2["FeRAM Stack B / TiN/HfZrOâ‚‚/TiN (HZO)"]
    GATE --> BEOL --> CAP1
    BEOL --> CAP2
  end

  CAP2 --> FeVar{{"FeVar / Ferroelectric Varactor"}}
  GATE --> RFSW1{{"RF Switch / FET + FeVar Bias"}}
  GATE --> RFSW2{{"RF Switch / FeFET-Switch"}}
  CAP1 --> BAW(("BAW/FBAR Core"))

  subgraph RF["RF Front-End Integration"]
    MATCH["Reconfigurable Matching / Cfixed || FeVar"]
    PATHSEL["Band/Path Selection / with RF Switches"]
    FILTER["BAW/FBAR Filters"]
    LNA["PA/LNA I/O Networks"]
  end

  FeVar --> MATCH --> LNA
  RFSW1 --> PATHSEL --> FILTER
  RFSW2 --> PATHSEL
  BAW --> FILTER
```

---

## ğŸ­ ç”£æ¥­çš„èƒŒæ™¯ / *Industrial Background*  

ç¾è¡Œã®RFãƒ•ãƒ­ãƒ³ãƒˆã‚¨ãƒ³ãƒ‰ã¯ **FBAR/BAW + SOIã‚¹ã‚¤ãƒƒãƒ** ã«ä¾å­˜ã—ã¦ãŠã‚Šã€  
å¤šãƒãƒ³ãƒ‰åŒ–ã«ã‚ˆã‚‹ **éƒ¨å“ç‚¹æ•°ã®çˆ†ç™ºãƒ»ã‚³ã‚¹ãƒˆå¢—** ãŒå¤§ããªèª²é¡Œã§ã™ã€‚  

*Todayâ€™s RF front-ends rely heavily on FBAR/BAW + SOI switches,  
facing major challenges of filter count explosion and cost increase due to multi-band expansion.*  

æ¬§å·ãƒ»ç±³å›½ãƒ»æ—¥æœ¬ã§ã¯ã€**å†æ§‹æˆå¯èƒ½RFï¼ˆReconfigurable RFï¼‰** ãŒæ¬¡ä¸–ä»£6Gã®ç ”ç©¶ãƒ†ãƒ¼ãƒã¨ã—ã¦é€²ã‚ã‚‰ã‚Œã¦ã„ã¾ã™ã€‚  
CMOSå†…ã«å¯å¤‰ç´ å­ã‚’çµ±åˆã™ã‚‹ã‚¢ãƒ—ãƒ­ãƒ¼ãƒã¯ã€**ã‚³ã‚¹ãƒˆå‰Šæ¸›ãƒ»å°å‹åŒ–ãƒ»ä½æ¶ˆè²»é›»åŠ›åŒ–**ã«ã¤ãªãŒã‚Šã¾ã™ã€‚  

---

## âš–ï¸ ç«¶åˆæŠ€è¡“ã¨ã®æ¯”è¼ƒ / *Comparison with Existing Approaches*  

| æŠ€è¡“ / Technology | ç‰¹å¾´ / Characteristics | èª²é¡Œ / Challenges |
|---|---|---|
| **SOI-CMOS Switch** | æ¨™æº–ã‚¹ãƒãƒ›FEMã§å®Ÿç¸¾å¤šæ•° | å¤šãƒãƒ³ãƒ‰åŒ–ã§ãƒãƒƒãƒ—è‚¥å¤§ãƒ»ã‚³ã‚¹ãƒˆå¢— |
| **GaAs FET** | é«˜å‘¨æ³¢ç‰¹æ€§è‰¯å¥½ | é«˜ã‚³ã‚¹ãƒˆãƒ»é›»æºåˆ¶ç´„ |
| **MEMS Switch** | è¶…ä½æå¤±ãƒ»é«˜ã‚¢ã‚¤ã‚½ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ | ä¿¡é ¼æ€§ãƒ»å¯¿å‘½ãƒ»å¿œç­”é€Ÿåº¦ |
| **å¤–ä»˜ã‘Varactor** | ã‚¢ãƒ³ãƒ†ãƒŠãƒãƒ¥ãƒ¼ãƒ‹ãƒ³ã‚°ã«åˆ©ç”¨ | å®Ÿè£…è² è·ã€é›†ç©åŒ–ãŒé›£ã—ã„ |
| **æœ¬ææ¡ˆ (FeVar/FeFET)** | CMOSäº’æ›ãƒ»ä¸æ®ç™ºåˆ¶å¾¡ãƒ»å°å‹åŒ– | å®Ÿè¨¼æ®µéšã€é‡ç”£æ€§æœªç¢ºç«‹ |

---

## ğŸ—“ï¸ ãƒ­ãƒ¼ãƒ‰ãƒãƒƒãƒ—ï¼ˆæ•™è‚²ãƒ¢ãƒ‡ãƒ«ï¼‰ / *Educational Roadmap (TRL)*  

```mermaid
gantt
    title CMOS-integrated RF Devices (Educational TRL Roadmap)
    dateFormat  YYYY-MM-DD
    section FeVar (HZO)
    Modeling & PDK Templates   :done,    des1, 2025-01-01, 60d
    Layout & Cell Libraries    :active,  des2, 2025-03-01, 90d
    Eval Boards & S-params     :         des3, 2025-06-01, 120d
    section FeFET Switch
    Device Modeling            :done,    sw1,  2025-02-01, 60d
    Test Structures            :active,  sw2,  2025-05-01, 120d
    section BAW/FBAR (Edu ver.)
    Resonator Modeling         :         baw1, 2025-07-01, 90d
    Filter Reference           :         baw2, 2025-10-01, 90d
```

- **TRLç›®å®‰**  
  - FeVarï¼šTRL 4â€“5ï¼ˆå›è·¯ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã€œåŸºæ¿è©•ä¾¡ï¼‰  
  - FeFET Switchï¼šTRL 3â€“4ï¼ˆç´ å­ãƒ¢ãƒ‡ãƒªãƒ³ã‚°ã€œè©¦ä½œæ§‹é€ ï¼‰  
  - BAW/FBAR (Edu ver.)ï¼šTRL 3ï¼ˆãƒ¢ãƒ‡ãƒªãƒ³ã‚°æ®µéšï¼‰  

*Estimated TRL levels: FeVar (4â€“5), FeFET Switch (3â€“4), BAW/FBAR Edu (3).*  

---

## ğŸ‘¤ Author & License  

| é …ç›® / Item | è©³ç´° / Details |
|---|---|
| **è‘—è€… / Author** | ä¸‰æº çœŸä¸€ï¼ˆShinichi Samizoï¼‰ |
| **Email** | [![Email](https://img.shields.io/badge/Email-shin3t72%40gmail.com-red?style=for-the-badge&logo=gmail)](mailto:shin3t72@gmail.com) |
| **X** | [![X](https://img.shields.io/badge/X-@shin3t72-black?style=for-the-badge&logo=x)](https://x.com/shin3t72) |
| **GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |
| **ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License** | [![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet?style=for-the-badge)](../../../#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license) <br> å†é…å¸ƒãƒ»æ”¹å¤‰è‡ªç”±ï¼ˆæ•™è‚²ç›®çš„ï¼‰ / *Free for educational use* <br> å•†ç”¨åˆ©ç”¨ã¯åˆ¥é€”è¨±å¯ / *Commercial use requires separate permission* |
