

================================================================
== Vivado HLS Report for 'icmp_server'
================================================================
* Date:           Thu Aug  5 18:55:50 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        ICMP_hls_prj
* Solution:       ultrascale_plus
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.10 ns | 2.589 ns |   0.20 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        2|        2| 6.200 ns | 6.200 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.37>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%aiFSMState_load = load i2* @aiFSMState, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:148]   --->   Operation 4 'load' 'aiFSMState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ipDestination_V_load = load i32* @ipDestination_V, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:170]   --->   Operation 5 'load' 'ipDestination_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%icmpType_V_load = load i8* @icmpType_V, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:170]   --->   Operation 6 'load' 'icmpType_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%icmpCode_V_load = load i8* @icmpCode_V, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:170]   --->   Operation 7 'load' 'icmpCode_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%auxInchecksum_r_V_lo = load i16* @auxInchecksum_r_V, align 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:170]   --->   Operation 8 'load' 'auxInchecksum_r_V_lo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%currWord_last_V = load i1* @prevWord_last_V, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/../TOE/toe.hpp:155->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:185]   --->   Operation 9 'load' 'currWord_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.65ns)   --->   "switch i2 %aiFSMState_load, label %._crit_edge645 [
    i2 0, label %0
    i2 1, label %._crit_edge650
    i2 -2, label %_ZNK12ap_range_refILi17ELb0EE6lengthEv.exit3.i.i
    i2 -1, label %1
  ]" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:148]   --->   Operation 10 'switch' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_NbReadReq.axis.i512P.i64P.i1P(i512* %s_axis_icmp_V_data_V, i64* %s_axis_icmp_V_keep_V, i1* %s_axis_icmp_V_last_V, i32 1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:217]   --->   Operation 11 'nbreadreq' 'tmp_1' <Predicate = (aiFSMState_load == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_21 = call { i512, i64, i1 } @_ssdm_op_Read.axis.volatile.i512P.i64P.i1P(i512* %s_axis_icmp_V_data_V, i64* %s_axis_icmp_V_keep_V, i1* %s_axis_icmp_V_last_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:218]   --->   Operation 12 'read' 'empty_21' <Predicate = (aiFSMState_load == 3 & tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue { i512, i64, i1 } %empty_21, 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:218]   --->   Operation 13 'extractvalue' 'tmp_data_V_3' <Predicate = (aiFSMState_load == 3 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_keep_V_3 = extractvalue { i512, i64, i1 } %empty_21, 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:218]   --->   Operation 14 'extractvalue' 'tmp_keep_V_3' <Predicate = (aiFSMState_load == 3 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_last_V_3 = extractvalue { i512, i64, i1 } %empty_21, 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:218]   --->   Operation 15 'extractvalue' 'tmp_last_V_3' <Predicate = (aiFSMState_load == 3 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.63ns)   --->   "store i2 0, i2* @aiFSMState, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:222]   --->   Operation 16 'store' <Predicate = (aiFSMState_load == 3 & tmp_1 & tmp_last_V_3)> <Delay = 0.63>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node select_ln201)   --->   "%xor_ln201 = xor i1 %currWord_last_V, true" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:201]   --->   Operation 17 'xor' 'xor_ln201' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln201 = select i1 %xor_ln201, i2 -1, i2 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:201]   --->   Operation 18 'select' 'select_ln201' <Predicate = (aiFSMState_load == 2)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.63ns)   --->   "store i2 %select_ln201, i2* @aiFSMState, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:202]   --->   Operation 19 'store' <Predicate = (aiFSMState_load == 2)> <Delay = 0.63>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%myIpAddress_V_read = call i32 @_ssdm_op_Read.ap_stable.i32P(i32* %myIpAddress_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:170]   --->   Operation 20 'read' 'myIpAddress_V_read' <Predicate = (aiFSMState_load == 1)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "%icmp_ln879 = icmp eq i32 %ipDestination_V_load, %myIpAddress_V_read" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:170]   --->   Operation 21 'icmp' 'icmp_ln879' <Predicate = (aiFSMState_load == 1)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.58ns)   --->   "%icmp_ln879_1 = icmp eq i8 %icmpType_V_load, 8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:170]   --->   Operation 22 'icmp' 'icmp_ln879_1' <Predicate = (aiFSMState_load == 1)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.58ns)   --->   "%icmp_ln879_2 = icmp eq i8 %icmpCode_V_load, 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:170]   --->   Operation 23 'icmp' 'icmp_ln879_2' <Predicate = (aiFSMState_load == 1)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.67ns)   --->   "%icmp_ln879_3 = icmp eq i16 %auxInchecksum_r_V_lo, 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:170]   --->   Operation 24 'icmp' 'icmp_ln879_3' <Predicate = (aiFSMState_load == 1)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln170)   --->   "%and_ln170 = and i1 %icmp_ln879, %icmp_ln879_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:170]   --->   Operation 25 'and' 'and_ln170' <Predicate = (aiFSMState_load == 1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln170)   --->   "%and_ln170_1 = and i1 %icmp_ln879_2, %icmp_ln879_3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:170]   --->   Operation 26 'and' 'and_ln170_1' <Predicate = (aiFSMState_load == 1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln170)   --->   "%and_ln170_2 = and i1 %and_ln170_1, %and_ln170" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:170]   --->   Operation 27 'and' 'and_ln170_2' <Predicate = (aiFSMState_load == 1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln170 = select i1 %and_ln170_2, i2 -2, i2 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:170]   --->   Operation 28 'select' 'select_ln170' <Predicate = (aiFSMState_load == 1)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.63ns)   --->   "store i2 %select_ln170, i2* @aiFSMState, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:171]   --->   Operation 29 'store' <Predicate = (aiFSMState_load == 1)> <Delay = 0.63>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i512P.i64P.i1P(i512* %s_axis_icmp_V_data_V, i64* %s_axis_icmp_V_keep_V, i1* %s_axis_icmp_V_last_V, i32 1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:150]   --->   Operation 30 'nbreadreq' 'tmp' <Predicate = (aiFSMState_load == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call { i512, i64, i1 } @_ssdm_op_Read.axis.volatile.i512P.i64P.i1P(i512* %s_axis_icmp_V_data_V, i64* %s_axis_icmp_V_keep_V, i1* %s_axis_icmp_V_last_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:151]   --->   Operation 31 'read' 'empty' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue { i512, i64, i1 } %empty, 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:151]   --->   Operation 32 'extractvalue' 'tmp_data_V_4' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_keep_V_4 = extractvalue { i512, i64, i1 } %empty, 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:151]   --->   Operation 33 'extractvalue' 'tmp_keep_V_4' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_last_V_4 = extractvalue { i512, i64, i1 } %empty, 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:151]   --->   Operation 34 'extractvalue' 'tmp_last_V_4' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln647_2 = trunc i512 %tmp_data_V_4 to i8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 35 'trunc' 'trunc_ln647_2' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_16_1 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_4, i32 8, i32 15)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 36 'partselect' 'p_Result_16_1' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_4 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %trunc_ln647_2, i8 %p_Result_16_1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 37 'bitconcatenate' 'tmp_4' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_16_2 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_4, i32 16, i32 23)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 38 'partselect' 'p_Result_16_2' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_16_3 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_4, i32 24, i32 31)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 39 'partselect' 'p_Result_16_3' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_5 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_16_2, i8 %p_Result_16_3)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 40 'bitconcatenate' 'tmp_5' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_16_4 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_4, i32 32, i32 39)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 41 'partselect' 'p_Result_16_4' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_16_5 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_4, i32 40, i32 47)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 42 'partselect' 'p_Result_16_5' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_6 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_16_4, i8 %p_Result_16_5)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 43 'bitconcatenate' 'tmp_6' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_16_6 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_4, i32 48, i32 55)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 44 'partselect' 'p_Result_16_6' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_16_7 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_4, i32 56, i32 63)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 45 'partselect' 'p_Result_16_7' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_7 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_16_6, i8 %p_Result_16_7)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 46 'bitconcatenate' 'tmp_7' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_16_8 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_4, i32 64, i32 71)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 47 'partselect' 'p_Result_16_8' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_16_9 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_4, i32 72, i32 79)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 48 'partselect' 'p_Result_16_9' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_8 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_16_8, i8 %p_Result_16_9)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 49 'bitconcatenate' 'tmp_8' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_16_s = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_4, i32 80, i32 87)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 50 'partselect' 'p_Result_16_s' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_16_10 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_4, i32 88, i32 95)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 51 'partselect' 'p_Result_16_10' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_9 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_16_s, i8 %p_Result_16_10)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 52 'bitconcatenate' 'tmp_9' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_16_11 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_4, i32 96, i32 103)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 53 'partselect' 'p_Result_16_11' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_16_12 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_4, i32 104, i32 111)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 54 'partselect' 'p_Result_16_12' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_s = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_16_11, i8 %p_Result_16_12)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 55 'bitconcatenate' 'tmp_s' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_16_13 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_4, i32 112, i32 119)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 56 'partselect' 'p_Result_16_13' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_16_14 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_4, i32 120, i32 127)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 57 'partselect' 'p_Result_16_14' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_2 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_16_13, i8 %p_Result_16_14)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 58 'bitconcatenate' 'tmp_2' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_16_15 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_4, i32 128, i32 135)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 59 'partselect' 'p_Result_16_15' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_16_16 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_4, i32 136, i32 143)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 60 'partselect' 'p_Result_16_16' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_10 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_16_15, i8 %p_Result_16_16)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 61 'bitconcatenate' 'tmp_10' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_16_17 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_4, i32 144, i32 151)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 62 'partselect' 'p_Result_16_17' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_16_18 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_4, i32 152, i32 159)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:154]   --->   Operation 63 'partselect' 'p_Result_16_18' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_9 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_4, i32 128, i32 159)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:156]   --->   Operation 64 'partselect' 'p_Result_9' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "store i32 %p_Result_9, i32* @ipDestination_V, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:156]   --->   Operation 65 'store' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_10 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_4, i32 160, i32 167)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:157]   --->   Operation 66 'partselect' 'p_Result_10' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "store i8 %p_Result_10, i8* @icmpType_V, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:157]   --->   Operation 67 'store' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_11 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_4, i32 168, i32 175)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:158]   --->   Operation 68 'partselect' 'p_Result_11' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "store i8 %p_Result_11, i8* @icmpCode_V, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:158]   --->   Operation 69 'store' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_12 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_4, i32 184, i32 191)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:160]   --->   Operation 70 'partselect' 'p_Result_12' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_13 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_4, i32 176, i32 183)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:160]   --->   Operation 71 'partselect' 'p_Result_13' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_11 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_13, i8 %p_Result_12)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:160]   --->   Operation 72 'bitconcatenate' 'tmp_11' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln306 = zext i16 %tmp_11 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:160]   --->   Operation 73 'zext' 'zext_ln306' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.78ns)   --->   "%add_ln306 = add i17 2048, %zext_ln306" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:160]   --->   Operation 74 'add' 'add_ln306' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "store i17 %add_ln306, i17* @icmpChecksum_V, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:160]   --->   Operation 75 'store' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_14 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_16_17, i8 %p_Result_16_18)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:51->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 76 'bitconcatenate' 'p_Result_14' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i16 %p_Result_14 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:56->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 77 'zext' 'zext_ln215' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i16 %tmp_10 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:56->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 78 'zext' 'zext_ln215_1' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.78ns)   --->   "%add_ln1353 = add i17 %zext_ln215_1, %zext_ln215" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:56->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 79 'add' 'add_ln1353' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i16 %tmp_2 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:56->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 80 'zext' 'zext_ln215_2' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i16 %tmp_s to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:56->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 81 'zext' 'zext_ln215_3' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.78ns)   --->   "%add_ln1353_1 = add i17 %zext_ln215_3, %zext_ln215_2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:56->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 82 'add' 'add_ln1353_1' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i16 %tmp_9 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:56->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 83 'zext' 'zext_ln215_4' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i16 %tmp_8 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:56->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 84 'zext' 'zext_ln215_5' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.78ns)   --->   "%add_ln1353_2 = add i17 %zext_ln215_5, %zext_ln215_4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:56->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 85 'add' 'add_ln1353_2' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i16 %tmp_7 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:56->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 86 'zext' 'zext_ln215_6' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i16 %tmp_6 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:56->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 87 'zext' 'zext_ln215_7' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.78ns)   --->   "%add_ln1353_3 = add i17 %zext_ln215_7, %zext_ln215_6" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:56->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 88 'add' 'add_ln1353_3' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln215_8 = zext i16 %tmp_5 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:56->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 89 'zext' 'zext_ln215_8' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln215_9 = zext i16 %tmp_4 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:56->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 90 'zext' 'zext_ln215_9' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.78ns)   --->   "%add_ln1353_4 = add i17 %zext_ln215_9, %zext_ln215_8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:56->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 91 'add' 'add_ln1353_4' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%lhs_V = zext i17 %add_ln1353 to i18" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:59->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 92 'zext' 'lhs_V' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%rhs_V = zext i17 %add_ln1353_1 to i18" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:59->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 93 'zext' 'rhs_V' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.79ns)   --->   "%ret_V_1 = add i18 %lhs_V, %rhs_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:59->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 94 'add' 'ret_V_1' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i17 %add_ln1353_2 to i18" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:60->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 95 'zext' 'lhs_V_1' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i17 %add_ln1353_3 to i18" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:60->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 96 'zext' 'rhs_V_1' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.79ns)   --->   "%ret_V_2 = add i18 %lhs_V_1, %rhs_V_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:60->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 97 'add' 'ret_V_2' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%lhs_V_2 = zext i18 %ret_V_1 to i19" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:61->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 98 'zext' 'lhs_V_2' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%rhs_V_2 = zext i18 %ret_V_2 to i19" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:61->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 99 'zext' 'rhs_V_2' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.79ns)   --->   "%ret_V_3 = add i19 %lhs_V_2, %rhs_V_2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:61->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 100 'add' 'ret_V_3' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.63ns)   --->   "store i2 1, i2* @aiFSMState, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:163]   --->   Operation 101 'store' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.63>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "store i512 %tmp_data_V_4, i512* @prevWord_data_V, align 64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/../TOE/toe.hpp:155->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:165]   --->   Operation 102 'store' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "store i64 %tmp_keep_V_4, i64* @prevWord_keep_V, align 64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/../TOE/toe.hpp:155->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:165]   --->   Operation 103 'store' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "store i1 %tmp_last_V_4, i1* @prevWord_last_V, align 8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/../TOE/toe.hpp:155->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:165]   --->   Operation 104 'store' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.58>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %2, label %._crit_edge654" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:217]   --->   Operation 105 'br' <Predicate = (aiFSMState_load == 3)> <Delay = 0.00>
ST_2 : Operation 106 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %m_axis_icmp_V_data_V, i64* %m_axis_icmp_V_keep_V, i1* %m_axis_icmp_V_last_V, i512 %tmp_data_V_3, i64 %tmp_keep_V_3, i1 %tmp_last_V_3)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:219]   --->   Operation 106 'write' <Predicate = (aiFSMState_load == 3 & tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V_3, label %3, label %._crit_edge655" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:221]   --->   Operation 107 'br' <Predicate = (aiFSMState_load == 3 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512* @prevWord_data_V, align 64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/../TOE/toe.hpp:155->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:185]   --->   Operation 108 'load' 'p_Val2_s' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%currWord_keep_V = load i64* @prevWord_keep_V, align 64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/../TOE/toe.hpp:155->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:185]   --->   Operation 109 'load' 'currWord_keep_V' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_1 = call i512 @llvm.part.set.i512.i8(i512 %p_Val2_s, i8 -128, i32 64, i32 71)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:187]   --->   Operation 110 'partset' 'p_Result_1' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%p_Result_3 = call i512 @llvm.part.set.i512.i24(i512 %p_Result_1, i24 1, i32 72, i32 95)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:188]   --->   Operation 111 'partset' 'p_Result_3' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%p_Result_4 = call i512 @llvm.part.set.i512.i16(i512 %p_Result_3, i16 0, i32 80, i32 95)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:189]   --->   Operation 112 'partset' 'p_Result_4' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_s_20 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_s, i32 128, i32 159)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:190]   --->   Operation 113 'partselect' 'p_Result_s_20' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_5 = call i512 @llvm.part.set.i512.i32(i512 %p_Result_4, i32 %p_Result_s_20, i32 96, i32 127)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:190]   --->   Operation 114 'partset' 'p_Result_5' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_2 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_s, i32 96, i32 127)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:191]   --->   Operation 115 'partselect' 'p_Result_2' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_7 = call i512 @llvm.part.set.i512.i32(i512 %p_Result_5, i32 %p_Result_2, i32 128, i32 159)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:191]   --->   Operation 116 'partset' 'p_Result_7' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%p_Val2_6 = load i17* @icmpChecksum_V, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:197]   --->   Operation 117 'load' 'p_Val2_6' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i17 %p_Val2_6 to i16" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:197]   --->   Operation 118 'trunc' 'trunc_ln647' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_8 = zext i16 %trunc_ln647 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:197]   --->   Operation 119 'zext' 'p_Result_8' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_6, i32 16)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:197]   --->   Operation 120 'bitselect' 'tmp_12' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln215_10 = zext i1 %tmp_12 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:197]   --->   Operation 121 'zext' 'zext_ln215_10' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.78ns)   --->   "%icmpChecksumTmp_V = add i17 %zext_ln215_10, %p_Result_8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:197]   --->   Operation 122 'add' 'icmpChecksumTmp_V' <Predicate = (aiFSMState_load == 2)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%p_Result_16 = call i512 @llvm.part.set.i512.i8(i512 %p_Result_7, i8 0, i32 160, i32 167)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:198]   --->   Operation 123 'partset' 'p_Result_16' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_6 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %icmpChecksumTmp_V, i32 8, i32 15)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:199]   --->   Operation 124 'partselect' 'p_Result_6' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln647_1 = trunc i17 %icmpChecksumTmp_V to i8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:199]   --->   Operation 125 'trunc' 'trunc_ln647_1' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_3 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %trunc_ln647_1, i8 %p_Result_6)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:199]   --->   Operation 126 'bitconcatenate' 'tmp_3' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%p_Result_17 = call i512 @llvm.part.set.i512.i16(i512 %p_Result_16, i16 %tmp_3, i32 176, i32 191)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:199]   --->   Operation 127 'partset' 'p_Result_17' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 128 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %m_axis_icmp_V_data_V, i64* %m_axis_icmp_V_keep_V, i1* %m_axis_icmp_V_last_V, i512 %p_Result_17, i64 %currWord_keep_V, i1 %currWord_last_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:206]   --->   Operation 128 'write' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ZNK12ap_range_refILi512ELb0EE6lengthEv.exit3.i.i_ifconv, label %._crit_edge646" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:150]   --->   Operation 129 'br' <Predicate = (aiFSMState_load == 0)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%lhs_V_3 = zext i19 %ret_V_3 to i20" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:61->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 130 'zext' 'lhs_V_3' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%rhs_V_3 = zext i17 %add_ln1353_4 to i20" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:61->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 131 'zext' 'rhs_V_3' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.80ns)   --->   "%ret_V_5 = add i20 %rhs_V_3, %lhs_V_3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:61->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 132 'add' 'ret_V_5' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln357 = trunc i20 %ret_V_5 to i16" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:63->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 133 'trunc' 'trunc_ln357' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%p_Result_15 = call i4 @_ssdm_op_PartSelect.i4.i20.i32.i32(i20 %ret_V_5, i32 16, i32 19)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:63->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 134 'partselect' 'p_Result_15' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i16 %trunc_ln357 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:63->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 135 'zext' 'zext_ln209' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i4 %p_Result_15 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:63->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 136 'zext' 'zext_ln209_1' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln209_2 = zext i4 %p_Result_15 to i5" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:63->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 137 'zext' 'zext_ln209_2' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.78ns)   --->   "%checksumL4_r_V = add i17 %zext_ln209_1, %zext_ln209" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:63->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 138 'add' 'checksumL4_r_V' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.70ns)   --->   "%add_ln214 = add i5 1, %zext_ln209_2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:64->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 139 'add' 'add_ln214' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln681 = zext i5 %add_ln214 to i16" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:67->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 140 'zext' 'zext_ln681' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.78ns)   --->   "%add_ln681 = add i16 %trunc_ln357, %zext_ln681" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:67->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 141 'add' 'add_ln681' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node xor_ln306)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %checksumL4_r_V, i32 16)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:66->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 142 'bitselect' 'p_Result_s' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node xor_ln306)   --->   "%trunc_ln681 = trunc i17 %checksumL4_r_V to i16" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:69->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 143 'trunc' 'trunc_ln681' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node xor_ln306)   --->   "%select_ln791 = select i1 %p_Result_s, i16 %add_ln681, i16 %trunc_ln681" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:66->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 144 'select' 'select_ln791' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.29ns) (out node of the LUT)   --->   "%xor_ln306 = xor i16 %select_ln791, -1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:69->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 145 'xor' 'xor_ln306' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.29> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "store i16 %xor_ln306, i16* @auxInchecksum_r_V, align 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 146 'store' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %s_axis_icmp_V_data_V), !map !185"   --->   Operation 147 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %s_axis_icmp_V_keep_V), !map !189"   --->   Operation 148 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_icmp_V_last_V), !map !193"   --->   Operation 149 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %myIpAddress_V), !map !197"   --->   Operation 150 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %m_axis_icmp_V_data_V), !map !201"   --->   Operation 151 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %m_axis_icmp_V_keep_V), !map !205"   --->   Operation 152 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_icmp_V_last_V), !map !209"   --->   Operation 153 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @icmp_server_str) nounwind"   --->   Operation 154 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str23, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:124]   --->   Operation 155 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %s_axis_icmp_V_data_V, i64* %s_axis_icmp_V_keep_V, i1* %s_axis_icmp_V_last_V, [5 x i8]* @p_str24, i32 1, i32 1, [5 x i8]* @p_str25, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [12 x i8]* @p_str26, [1 x i8]* @p_str) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:127]   --->   Operation 156 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %m_axis_icmp_V_data_V, i64* %m_axis_icmp_V_keep_V, i1* %m_axis_icmp_V_last_V, [5 x i8]* @p_str24, i32 1, i32 1, [5 x i8]* @p_str25, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [12 x i8]* @p_str27, [1 x i8]* @p_str) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:128]   --->   Operation 157 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %myIpAddress_V, [10 x i8]* @p_str28, i32 0, i32 1, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [12 x i8]* @p_str29, [1 x i8]* @p_str) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:129]   --->   Operation 158 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:131]   --->   Operation 159 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %m_axis_icmp_V_data_V, i64* %m_axis_icmp_V_keep_V, i1* %m_axis_icmp_V_last_V, i512 %tmp_data_V_3, i64 %tmp_keep_V_3, i1 %tmp_last_V_3)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:219]   --->   Operation 160 'write' <Predicate = (aiFSMState_load == 3 & tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "br label %._crit_edge655" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:222]   --->   Operation 161 'br' <Predicate = (aiFSMState_load == 3 & tmp_1 & tmp_last_V_3)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "br label %._crit_edge654" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:223]   --->   Operation 162 'br' <Predicate = (aiFSMState_load == 3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "br label %._crit_edge645" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:224]   --->   Operation 163 'br' <Predicate = (aiFSMState_load == 3)> <Delay = 0.00>
ST_3 : Operation 164 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %m_axis_icmp_V_data_V, i64* %m_axis_icmp_V_keep_V, i1* %m_axis_icmp_V_last_V, i512 %p_Result_17, i64 %currWord_keep_V, i1 %currWord_last_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:206]   --->   Operation 164 'write' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "br label %._crit_edge645" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:207]   --->   Operation 165 'br' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "br label %._crit_edge645" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:181]   --->   Operation 166 'br' <Predicate = (aiFSMState_load == 1)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "br label %._crit_edge646" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:166]   --->   Operation 167 'br' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "br label %._crit_edge645" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:167]   --->   Operation 168 'br' <Predicate = (aiFSMState_load == 0)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "ret void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:227]   --->   Operation 169 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.1ns, clock uncertainty: 0.2ns.

 <State 1>: 2.37ns
The critical path consists of the following:
	axis read on port 's_axis_icmp_V_data_V' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:151) [104]  (0 ns)
	'add' operation ('add_ln1353_2', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:56->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161) [158]  (0.785 ns)
	'add' operation ('ret.V', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:60->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161) [170]  (0.791 ns)
	'add' operation ('ret.V', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:61->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161) [173]  (0.797 ns)

 <State 2>: 2.59ns
The critical path consists of the following:
	'add' operation ('ret.V', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:61->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161) [176]  (0.803 ns)
	'add' operation ('add_ln214', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:64->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161) [183]  (0.708 ns)
	'add' operation ('add_ln681', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:67->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161) [185]  (0.785 ns)
	'select' operation ('select_ln791', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:66->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161) [188]  (0 ns)
	'xor' operation ('xor_ln306', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:69->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161) [189]  (0.293 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
