<stg><name>fp2mul503_mont.132_Pipeline_VITIS_LOOP_169_1190</name>


<trans_list>

<trans id="51" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_235 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_235"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:1 %store_ln167 = store i5 0, i5 %i_235

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i.i109

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc.i.i109:1 %i = load i5 %i_235

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i.i109:2 %icmp_ln169 = icmp_eq  i5 %i, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln169"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i.i109:3 %add_ln169 = add i5 %i, i5 1

]]></Node>
<StgValue><ssdm name="add_ln169"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="5">
<![CDATA[
for.inc.i.i109.split:3 %trunc_ln170 = trunc i5 %i

]]></Node>
<StgValue><ssdm name="trunc_ln170"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="4">
<![CDATA[
for.inc.i.i109.split:4 %zext_ln170 = zext i4 %trunc_ln170

]]></Node>
<StgValue><ssdm name="zext_ln170"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.i109.split:5 %tt2_addr = getelementptr i64 %tt2, i32 0, i32 %zext_ln170

]]></Node>
<StgValue><ssdm name="tt2_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i.i109.split:6 %tt2_load = load i4 %tt2_addr

]]></Node>
<StgValue><ssdm name="tt2_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.i109.split:7 %tt1_addr = getelementptr i64 %tt1, i32 0, i32 %zext_ln170

]]></Node>
<StgValue><ssdm name="tt1_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i.i109.split:8 %tt1_load = load i4 %tt1_addr

]]></Node>
<StgValue><ssdm name="tt1_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.i109.split:24 %store_ln167 = store i5 %add_ln169, i5 %i_235

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.i.i109:0 %borrow = phi i1 0, void %newFuncRoot, i1 %borrowReg, void %for.inc.i.i109.split

]]></Node>
<StgValue><ssdm name="borrow"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i109:4 %br_ln169 = br i1 %icmp_ln169, void %for.inc.i.i109.split, void %mp_subfast.exit112.exitStub

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i.i109.split:6 %tt2_load = load i4 %tt2_addr

]]></Node>
<StgValue><ssdm name="tt2_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i.i109.split:8 %tt1_load = load i4 %tt1_addr

]]></Node>
<StgValue><ssdm name="tt1_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i109.split:9 %tempReg = sub i64 %tt2_load, i64 %tt1_load

]]></Node>
<StgValue><ssdm name="tempReg"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0">
<![CDATA[
mp_subfast.exit112.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i.i109.split:0 %specpipeline_ln167 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln167"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.i109.split:1 %speclooptripcount_ln167 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln167"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.i109.split:2 %specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln169"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i109.split:10 %xor_ln105_189 = xor i64 %tt1_load, i64 %tt2_load

]]></Node>
<StgValue><ssdm name="xor_ln105_189"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i109.split:11 %xor_ln105_190 = xor i64 %tt1_load, i64 %tempReg

]]></Node>
<StgValue><ssdm name="xor_ln105_190"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i109.split:12 %or_ln105_25 = or i64 %xor_ln105_190, i64 %xor_ln105_189

]]></Node>
<StgValue><ssdm name="or_ln105_25"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i109.split:13 %xor_ln105 = xor i64 %tt2_load, i64 %or_ln105_25

]]></Node>
<StgValue><ssdm name="xor_ln105"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.i.i109.split:14 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i109.split:15 %sub_ln95 = sub i64 0, i64 %tempReg

]]></Node>
<StgValue><ssdm name="sub_ln95"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i109.split:16 %or_ln95 = or i64 %tempReg, i64 %sub_ln95

]]></Node>
<StgValue><ssdm name="or_ln95"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.i.i109.split:17 %tmp_284 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln95, i32 63

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i.i109.split:18 %xor_ln170 = xor i1 %tmp_284, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln170"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i.i109.split:19 %and_ln170 = and i1 %borrow, i1 %xor_ln170

]]></Node>
<StgValue><ssdm name="and_ln170"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i.i109.split:20 %borrowReg = or i1 %and_ln170, i1 %tmp

]]></Node>
<StgValue><ssdm name="borrowReg"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="1">
<![CDATA[
for.inc.i.i109.split:21 %zext_ln170_12 = zext i1 %borrow

]]></Node>
<StgValue><ssdm name="zext_ln170_12"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i109.split:22 %sub_ln170 = sub i64 %tempReg, i64 %zext_ln170_12

]]></Node>
<StgValue><ssdm name="sub_ln170"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc.i.i109.split:23 %store_ln170 = store i64 %sub_ln170, i4 %tt2_addr

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.i109.split:25 %br_ln169 = br void %for.inc.i.i109

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="55" name="tt2" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="tt2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="56" name="tt1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="tt1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="58" from="StgValue_57" to="i_235" fromId="57" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_59" to="store_ln167" fromId="59" toId="7">
</dataflow>
<dataflow id="61" from="i_235" to="store_ln167" fromId="6" toId="7">
</dataflow>
<dataflow id="62" from="i_235" to="i" fromId="6" toId="9">
</dataflow>
<dataflow id="63" from="i" to="icmp_ln169" fromId="9" toId="10">
</dataflow>
<dataflow id="65" from="StgValue_64" to="icmp_ln169" fromId="64" toId="10">
</dataflow>
<dataflow id="66" from="i" to="add_ln169" fromId="9" toId="11">
</dataflow>
<dataflow id="68" from="StgValue_67" to="add_ln169" fromId="67" toId="11">
</dataflow>
<dataflow id="69" from="i" to="trunc_ln170" fromId="9" toId="12">
</dataflow>
<dataflow id="70" from="trunc_ln170" to="zext_ln170" fromId="12" toId="13">
</dataflow>
<dataflow id="71" from="tt2" to="tt2_addr" fromId="55" toId="14">
</dataflow>
<dataflow id="73" from="StgValue_72" to="tt2_addr" fromId="72" toId="14">
</dataflow>
<dataflow id="74" from="zext_ln170" to="tt2_addr" fromId="13" toId="14">
</dataflow>
<dataflow id="75" from="tt2_addr" to="tt2_load" fromId="14" toId="15">
</dataflow>
<dataflow id="76" from="tt1" to="tt1_addr" fromId="56" toId="16">
</dataflow>
<dataflow id="77" from="StgValue_72" to="tt1_addr" fromId="72" toId="16">
</dataflow>
<dataflow id="78" from="zext_ln170" to="tt1_addr" fromId="13" toId="16">
</dataflow>
<dataflow id="79" from="tt1_addr" to="tt1_load" fromId="16" toId="17">
</dataflow>
<dataflow id="80" from="add_ln169" to="store_ln167" fromId="11" toId="18">
</dataflow>
<dataflow id="81" from="i_235" to="store_ln167" fromId="6" toId="18">
</dataflow>
<dataflow id="83" from="StgValue_82" to="borrow" fromId="82" toId="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="84" from="br_ln0" to="borrow" fromId="8" toId="19">
</dataflow>
<dataflow id="85" from="borrowReg" to="borrow" fromId="37" toId="19">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="86" from="br_ln169" to="borrow" fromId="41" toId="19">
<BackEdge/>
</dataflow>
<dataflow id="87" from="icmp_ln169" to="br_ln169" fromId="10" toId="20">
</dataflow>
<dataflow id="88" from="tt2_addr" to="tt2_load" fromId="14" toId="21">
</dataflow>
<dataflow id="89" from="tt1_addr" to="tt1_load" fromId="16" toId="22">
</dataflow>
<dataflow id="90" from="tt2_load" to="tempReg" fromId="21" toId="23">
</dataflow>
<dataflow id="91" from="tt1_load" to="tempReg" fromId="22" toId="23">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecPipeline" to="specpipeline_ln167" fromId="92" toId="24">
</dataflow>
<dataflow id="95" from="StgValue_94" to="specpipeline_ln167" fromId="94" toId="24">
</dataflow>
<dataflow id="96" from="StgValue_72" to="specpipeline_ln167" fromId="72" toId="24">
</dataflow>
<dataflow id="97" from="StgValue_72" to="specpipeline_ln167" fromId="72" toId="24">
</dataflow>
<dataflow id="98" from="StgValue_72" to="specpipeline_ln167" fromId="72" toId="24">
</dataflow>
<dataflow id="100" from="empty_44" to="specpipeline_ln167" fromId="99" toId="24">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln167" fromId="101" toId="25">
</dataflow>
<dataflow id="104" from="StgValue_103" to="speclooptripcount_ln167" fromId="103" toId="25">
</dataflow>
<dataflow id="105" from="StgValue_103" to="speclooptripcount_ln167" fromId="103" toId="25">
</dataflow>
<dataflow id="106" from="StgValue_103" to="speclooptripcount_ln167" fromId="103" toId="25">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecLoopName" to="specloopname_ln169" fromId="107" toId="26">
</dataflow>
<dataflow id="110" from="empty_31" to="specloopname_ln169" fromId="109" toId="26">
</dataflow>
<dataflow id="111" from="tt1_load" to="xor_ln105_189" fromId="22" toId="27">
</dataflow>
<dataflow id="112" from="tt2_load" to="xor_ln105_189" fromId="21" toId="27">
</dataflow>
<dataflow id="113" from="tt1_load" to="xor_ln105_190" fromId="22" toId="28">
</dataflow>
<dataflow id="114" from="tempReg" to="xor_ln105_190" fromId="23" toId="28">
</dataflow>
<dataflow id="115" from="xor_ln105_190" to="or_ln105_25" fromId="28" toId="29">
</dataflow>
<dataflow id="116" from="xor_ln105_189" to="or_ln105_25" fromId="27" toId="29">
</dataflow>
<dataflow id="117" from="tt2_load" to="xor_ln105" fromId="21" toId="30">
</dataflow>
<dataflow id="118" from="or_ln105_25" to="xor_ln105" fromId="29" toId="30">
</dataflow>
<dataflow id="120" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp" fromId="119" toId="31">
</dataflow>
<dataflow id="121" from="xor_ln105" to="tmp" fromId="30" toId="31">
</dataflow>
<dataflow id="123" from="StgValue_122" to="tmp" fromId="122" toId="31">
</dataflow>
<dataflow id="125" from="StgValue_124" to="sub_ln95" fromId="124" toId="32">
</dataflow>
<dataflow id="126" from="tempReg" to="sub_ln95" fromId="23" toId="32">
</dataflow>
<dataflow id="127" from="tempReg" to="or_ln95" fromId="23" toId="33">
</dataflow>
<dataflow id="128" from="sub_ln95" to="or_ln95" fromId="32" toId="33">
</dataflow>
<dataflow id="129" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp_284" fromId="119" toId="34">
</dataflow>
<dataflow id="130" from="or_ln95" to="tmp_284" fromId="33" toId="34">
</dataflow>
<dataflow id="131" from="StgValue_122" to="tmp_284" fromId="122" toId="34">
</dataflow>
<dataflow id="132" from="tmp_284" to="xor_ln170" fromId="34" toId="35">
</dataflow>
<dataflow id="134" from="StgValue_133" to="xor_ln170" fromId="133" toId="35">
</dataflow>
<dataflow id="135" from="borrow" to="and_ln170" fromId="19" toId="36">
</dataflow>
<dataflow id="136" from="xor_ln170" to="and_ln170" fromId="35" toId="36">
</dataflow>
<dataflow id="137" from="and_ln170" to="borrowReg" fromId="36" toId="37">
</dataflow>
<dataflow id="138" from="tmp" to="borrowReg" fromId="31" toId="37">
</dataflow>
<dataflow id="139" from="borrow" to="zext_ln170_12" fromId="19" toId="38">
</dataflow>
<dataflow id="140" from="tempReg" to="sub_ln170" fromId="23" toId="39">
</dataflow>
<dataflow id="141" from="zext_ln170_12" to="sub_ln170" fromId="38" toId="39">
</dataflow>
<dataflow id="142" from="sub_ln170" to="store_ln170" fromId="39" toId="40">
</dataflow>
<dataflow id="143" from="tt2_addr" to="store_ln170" fromId="14" toId="40">
</dataflow>
<dataflow id="144" from="icmp_ln169" to="StgValue_2" fromId="10" toId="2">
</dataflow>
<dataflow id="145" from="icmp_ln169" to="StgValue_3" fromId="10" toId="3">
</dataflow>
<dataflow id="146" from="icmp_ln169" to="StgValue_4" fromId="10" toId="4">
</dataflow>
</dataflows>


</stg>
