<?xml version="1.0"?>
<!DOCTYPE image SYSTEM "weaver-1.0.dtd">
 <!-- This file is manually maintained, it is used as an input file to xmlcreate.pl. -->
 <!-- xmlrecate.pl will compare the memory definition in q6_memory_defns.h with qdsp6_8960.xml -->
 <!--If there is any inconsistency. q6_memory_defns.h has higher priority. -->  
 <!-- Then, qurt config xml will be generated by xmlcreate.pl and it will be used by qurt kernel only -->
<image>

    <build>
      <section 
      name="*.island"          
physpool="QURTOS_ISLAND_POOL"      />
    </build>

<machine>
                <!-- QTimer configuration. -->
      <timer>
        <base value = "0x624A0000" />
        <intno value = "2" />
        <priority value="2" />
        <bitmask value = "0xff" />
        <IST_priority value="1" />
        <IST_bitmask value="0xff" />
        <IST_tcb_partition value="1"/>
      </timer>

      <!-- Kernel chicken bit conifugration. -->
		<chicken_bits>
         <rgdr value="0x00000000" />       
         <turkey value="0x00000000" />      
         <duck value="0x00000000" />        
         <chicken value="0x00000000" />    
      </chicken_bits>
      
        <Hexagon_ss_base value = "0x62480000" />
		<!-- <tcxo intmask="0x10000000"/>     commented for merging -->
		<tcxo intmask="0xffffffff"/>
		<max_island_interrupts value="20"/> 
	  
        <!-- ISDB memory address.-->
		<isdb_imem addr="0x1468593C" />
        		
        		<!-- ETM configuration. -->
        <etm>
            <base addr="0x62190000" />  <!-- changed from <etm_cfg_base>  -->
            <atid value="40"        />  <!-- changed from <etm_atid>  -->
            <atb_size value="32"    />  <!-- changed from <etm_atb_size>  -->
            <!-- <enable_on_error enabled="true" />  -->
            <!-- <trace_to_q6etb enabled="true" />  -->
       </etm>        
		
      <!-- SSC low power handshake configuration. -->
		<ssc_atb_lp_handshake addr="0x62B05014" />
	
      <!-- Cache configuration- For v4, disable all _*dprefetch -->
      <cache>
        <l1_iprefetch     enabled="true" lines="2"/>
        <l1_dprefetch     enabled="false" lines="0"/>
        <l1_ipartition    main="full"/>
        <l1_dpartition    main="half"/>
        <l1_icache_size   value="16384"/>
        <!-- <l1_dcache_size   value="16384"/> -->
        <l2_iprefetch 	  enabled="true" lines="2"/>
        <l2_dprefetch     enabled="false"/>
        <l2_partition     main="full"/>
        <l2_writeback     enabled="true"/>
        <l2_size          value="512"/>
      </cache>

     <st_pktcount> 
       <st_pktcount_monitor enabled="true"/>
       <st_pktcount_user enabled="true"/>
       <st_pktcount_guest enabled="true"/>
     </st_pktcount>   

      <!-- Cache policies. -->
      <cache_policy name="l1_wb_l2_uncacheable" value="0x0"/>
      <cache_policy name="writethrough" value="0x1"/>
      <cache_policy name="l1_wt_l2_cacheable" value="0x5"/>
      <cache_policy name="l1_wb_l2_cacheable" value="0x7"/> 
      <cache_policy name="uncached" value="0x4"/>
      <cache_policy name="uncache_shared" value="0x6"/>

      <timetest_port value="0x0" />
      
      <!-- If the enabled value is set to "true" DMT is enabled -->
      <dynamic_multi_threading enabled="true" />
      
      <l2_cfg>
        <include file="../../performance/sysmon/chipset/670/adsp/sysmon_L2cfg.xml"/>
      </l2_cfg>
      
    </machine>

    <!-- Kernel configuration.-->
	<kernel>
      <hthread_mask value = "0xFF" />
      <heap_size value = "0x100000"/>
      <max_threads value = "320"/>
      <max_futexes value = "16384"/>      
      <trace_mask value = "0X020007ff"/>
      <trace_size value = "65536" />
      <qurtos_stack_size value = "4096"/>
      <qurtos_island_stack_size value = "2720" /> <!-- to be reviewed -->
	  <heap_size_island value="60K"/>
	  <dynamic_tlb_reservation value="24"/>
	  <qurtos_island_qdi_handles value="30"/>
      <max_threads_in_tcm value = "30"/> <tcm_size value="0x80000"/>
      <page_table_size value = "0xA4000"/>
	  <!-- to be reviewed -->     
      <max_mailboxes value = "16"/>
      <!-- to be reviewed -->
      <mailbox_bandwidth value = "1000"/>
    <!-- to be reviewed -->
    </kernel>

    <physical_pool name="DEFAULT_PHYSPOOL">
        <region base="0x93D00000" size="0x01E00000" />
    </physical_pool>

    <physical_pool name="ADSP_DRIVER_POOL">
        <region base="0x62400000" size="0xC00000" />
    </physical_pool>

    <physical_pool name="DRIVER_POOL">
        <region base="0x93D00000" size="0x00001000" />
        <region base="0x62400000" size="0xEC2000" />
    </physical_pool>    

    <physical_pool name="lpass_reg_pool">
        <region base="0x62C00000" size="0x1000" />
    </physical_pool>

     <!--physical_pool name="LPM_PHYSPOOL"-->
        <!--region base="0xfe090000" size="0x10000" /-->
    <!--/physical_pool-->

    <physical_pool name="qdsp6ss_reg_pool">
        <region base="0x62400000" size="0x1000" />
    </physical_pool>

	<!--
    <physical_pool name="adsp_reg_pool">
        <region base="0x17380000" size="0x4000" />
    </physical_pool>
	-->
	
    <physical_pool name="smd_reg_pool">
        <region base="0x62485000" size="0x1000" />
    </physical_pool>

    <physical_pool name="adsp_clk_reg_pool">
        <region base="0x62488000" size="0x8000" />
    </physical_pool>

    <physical_pool name="sirc_reg_pool">
        <region base="0x62490000" size="0x10000" />
    </physical_pool>

    <physical_pool name="saw_reg_pool">
        <region base="0x624B0000" size="0x1000" />
    </physical_pool>

    <!--smem pool    -->
    <physical_pool name="smem_pool">
        <region base="0x86000000" size="0x00200000" />
    </physical_pool>

    <physical_pool name="EBI1_pool">
		<region base="0x00000000" size="0x80000000" />
        <region base="0x80000000" size="0x7FFFF000" />
        <region base="0x100000000" size="0x80000000" />
        <region base="0x180000000" size="0x7FFFF000" />		
    </physical_pool>    

	<physical_pool name="SHARED_EFS">
        <region base="0x0FD60000" size="0x20000" />
    </physical_pool>

	
	<!-- The commented map is according to 8960 April 14 2011 memory map  -->
	<!-- EBI pool start should not include Shared memory, which is used only by SMD driver -->
    <!--physical_pool name="EBI1_pool"> <region base="0x80200000" size="0x3fe00000" /> </physical_pool -->
	
	<!-- This pool is added only for 8960v1 in order to prevent accidental usage of v4 enhanced circ buffer -->
	<!-- Due to 8960v1 issue, virtual addresses 0x7ffe_0000 through 0x7fff_ffff cannot be used for a v4 enhanced circ buffer -->
	<!-- This physical address can be anywhere, it need not be virtual = physical -->
    <!--physical_pool name="DO_NOT_USE_POOL"-->
        <!--region base="0x3ffe0000" size="0x20000" /-->
    <!--/physical_pool-->
	
	<physical_pool name="HWIO_POOL">  
        <region base="0xFA000000" size="0x1000000" />
        <region base="0xFC300000" size="0x80000" />
    </physical_pool>

	<!--SSC PRAM address range-->
   <physical_pool name="SSC_PRAM">
        <!--Size is only 32K. However, we have to round it to 28K as Qurt only allows 4k aligned-->
        <region base="0x62BA0000" size="0x7000"/>
    </physical_pool>

	<!--SSC SDC address range-->
   <physical_pool name="SSC_SDC">
       <region base="0x62800000" size="0x100000"/>
   </physical_pool>	<physical_pool name="QURTOS_ISLAND_POOL">
       <region allocate="island" size="0x80000" name="QURTOS_ISLAND_REGION_DDR" cache_policy="l1_wb_l2_cacheable"/>
       <region base="0x62000000" size="0x80000" name="QURTOS_ISLAND_REGION_TCM" cache_policy="l1_wb_l2_uncacheable"/>
    </physical_pool>
    
    <program name="root_process">

	<include file="../../core/api/systemdrivers/irqs/sdm670/adsp/root_interrupts.xml"/>
       <internal_bus_priority enabled ="true"/>
      <stack_size value = "0x2000" />
	  <!-- This HAS TO BE kept the same as in q6_memory_defns.h-->
      <heap_size name="heap_size" value = "0x180000" />
      <main_priority value = "1" />
		<!-- Some of the following sections don't have the physical pool mentioned, so physical = virtual.-->
		<!-- Some sections later in the file have a physical pool mentioned, so, virtual address will be mapped to the mentioned physical pool.-->
		
	  <!-- HDMI CONTROL (hdmi_reg_pool) MMSS_HDMI_CTRL in IPCATLOG -->
      <memsection   direct="true" 
                    attach="RW" 

                    virt_addr="0x0AEA0000"
                    size="4K"
                    cache_policy="uncached" />

      <memsection   direct="true" 
                    attach="RW" 
                    physpool="smem_pool"
                    virt_addr="0x86000000"
                    size="1024K"
                    cache_policy="uncached" />
      <memsection   direct="true" 
                    attach="RW" 
                    physpool="smem_pool"
                    virt_addr="0x86100000"
                    size="1024K"
                    cache_policy="uncached" />  
     
   
      <include file="../../core/api/systemdrivers/hwio/sdm670/msmhwioplat.xml" />

      <memsection direct="true"
                  tlb_lock = "1"  
                  attach="RW" 
                  virt_addr="0x62400000"
                  size="1024K"
                  glob = "1"                          
                  cache_policy="uncached" /> 

     <!-- tlb_lock = "1" uncomment and add this line below if want to use ETM to be reviewed -->	
      <memsection direct="true" 
                  tlb_lock = "1"
                  attach="rw"			  
                  virt_addr="0x62190000"
                  size="0x00001000" 
                  cache_policy="uncached" />
     <!-- For SSC low power handshake -->
      <memsection direct="true" 
                  attach="rw" 
                  virt_addr="0x62B05000" 
                  size="0x00001000" 
                  cache_policy="uncached" />  
	 <!-- ETM_BASE to be update --> 				  
                  
	   <!-- SSC PRAM -->
       <memsection direct="true"
		   attach="RW" 
		   virt_addr="0x62BA0000"
		   size="0x8000"
		   glob = "1"
		   cache_policy="uncached" />

                  
<!-- For SDC region (codeRAM + dataRAM) -->
      <memsection direct="true"
                  attach="RW" 
                  virt_addr="0x62800000"
                  size="0xE8000"
                  glob = "1"
                  cache_policy="uncached" />                  
	   <!-- shared IMEM for debug purposes-->
	   <memsection direct="true"
                  attach="rw"
                  virt_addr="0x146BC000"
                  size="0x04000"
                  cache_policy="uncached" />
                  
	  <memsection direct="true" 
                  attach="rw" 
                  virt_addr="0x621A0000" 
                  size="0x00010000" 
                  cache_policy="uncached" />  <!-- L2 configuration space (Excludes QoS Danger registers to be reviewed) --> 	
                  
      <memsection direct="false" 
                  glob = "1"
                  attach="rw" 
                  virt_addr="0xee000000" 
                  phys_addr="0x62000000" 
                  size="0x01000000" 
                  cache_policy="uncached" />  <!-- LPASS_LPASS_BASE -->    


      <!-- ISLAND -->
      <!--<memsection attach="ISLAND"
                  size="512K"
                  cache_policy="l1_wb_l2_cacheable"/>-->
    
    </program>

<program name="audio_process">
      <include file="../../avs/build/sdm670/audio_interrupts.xml"/>
	  <cache_partition>
        <l2_partition  attr="aux"/>  
      </cache_partition>
    <internal_bus_priority enabled ="true"/>
    </program>
    <program name="sensor_process">
    <include file="../../core/api/systemdrivers/irqs/sdm670/adsp/root_interrupts.xml"/>
      <internal_bus_priority enabled ="true"/>
    </program>    	
</image>
