<html><body><samp><pre>
<!@TC:1564758676>
#Build: Synplify Pro (R) N-2018.03M-SP1-1, Build 209R, Oct 23 2018
#install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
#OS: Windows 8 6.2
#Hostname: ELNO-OLBE2

# Fri Aug  2 17:11:16 2019

#Implementation: synthesis


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: ELNO-OLBE2

Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38</a>

@N: : <!@TM:1564758677> | Running in 64-bit mode 

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: ELNO-OLBE2

Implementation : synthesis
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38</a>

@N: : <!@TM:1564758677> | Running in 64-bit mode 
@N: : <a href="C:\Creative-Eval-Board-master\SmartFusion2_Fabric\component\work\Fabric_Top\Fabric_Top.vhd:17:7:17:17:@N::@XP_MSG">Fabric_Top.vhd(17)</a><!@TM:1564758677> | Top entity is set to Fabric_Top.
File C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd changed - recompiling
File C:\Creative-Eval-Board-master\SmartFusion2_Fabric\hdl\LED_ctrl.vhd changed - recompiling
File C:\Creative-Eval-Board-master\SmartFusion2_Fabric\component\work\FCCC_C0\FCCC_C0.vhd changed - recompiling
File C:\Creative-Eval-Board-master\SmartFusion2_Fabric\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd changed - recompiling
File C:\Creative-Eval-Board-master\SmartFusion2_Fabric\component\work\OSC_C0\OSC_C0.vhd changed - recompiling
File C:\Creative-Eval-Board-master\SmartFusion2_Fabric\component\work\Fabric_Top\Fabric_Top.vhd changed - recompiling
VHDL syntax check successful!
File C:\Creative-Eval-Board-master\SmartFusion2_Fabric\hdl\LED_ctrl.vhd changed - recompiling
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd:890:16:890:18:@N:CD231:@XP_MSG">std1164.vhd(890)</a><!@TM:1564758677> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Creative-Eval-Board-master\SmartFusion2_Fabric\component\work\Fabric_Top\Fabric_Top.vhd:17:7:17:17:@N:CD630:@XP_MSG">Fabric_Top.vhd(17)</a><!@TM:1564758677> | Synthesizing work.fabric_top.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd:790:10:790:18:@N:CD630:@XP_MSG">smartfusion2.vhd(790)</a><!@TM:1564758677> | Synthesizing smartfusion2.sysreset.syn_black_box.
Post processing for smartfusion2.sysreset.syn_black_box
Running optimization stage 1 on SYSRESET .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Creative-Eval-Board-master\SmartFusion2_Fabric\component\work\OSC_C0\OSC_C0.vhd:17:7:17:13:@N:CD630:@XP_MSG">OSC_C0.vhd(17)</a><!@TM:1564758677> | Synthesizing work.osc_c0.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Creative-Eval-Board-master\SmartFusion2_Fabric\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:8:7:8:26:@N:CD630:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(8)</a><!@TM:1564758677> | Synthesizing work.osc_c0_osc_c0_0_osc.def_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Creative-Eval-Board-master\SmartFusion2_Fabric\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd:19:7:19:21:@N:CD630:@XP_MSG">osc_comps.vhd(19)</a><!@TM:1564758677> | Synthesizing work.rcosc_25_50mhz.def_arch.
Post processing for work.rcosc_25_50mhz.def_arch
Running optimization stage 1 on RCOSC_25_50MHZ .......
Post processing for work.osc_c0_osc_c0_0_osc.def_arch
Running optimization stage 1 on OSC_C0_OSC_C0_0_OSC .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Creative-Eval-Board-master\SmartFusion2_Fabric\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:16:10:16:20:@W:CL240:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(16)</a><!@TM:1564758677> | Signal XTLOSC_O2F is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Creative-Eval-Board-master\SmartFusion2_Fabric\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:15:10:15:20:@W:CL240:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(15)</a><!@TM:1564758677> | Signal XTLOSC_CCC is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Creative-Eval-Board-master\SmartFusion2_Fabric\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:14:10:14:24:@W:CL240:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(14)</a><!@TM:1564758677> | Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Creative-Eval-Board-master\SmartFusion2_Fabric\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:13:10:13:24:@W:CL240:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(13)</a><!@TM:1564758677> | Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Creative-Eval-Board-master\SmartFusion2_Fabric\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:12:10:12:28:@W:CL240:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(12)</a><!@TM:1564758677> | Signal RCOSC_25_50MHZ_O2F is floating; a simulation mismatch is possible.</font>
Post processing for work.osc_c0.rtl
Running optimization stage 1 on OSC_C0 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Creative-Eval-Board-master\SmartFusion2_Fabric\hdl\LED_ctrl.vhd:24:7:24:15:@N:CD630:@XP_MSG">LED_ctrl.vhd(24)</a><!@TM:1564758677> | Synthesizing work.led_ctrl.rtl.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Creative-Eval-Board-master\SmartFusion2_Fabric\hdl\LED_ctrl.vhd:87:3:87:17:@N:CD604:@XP_MSG">LED_ctrl.vhd(87)</a><!@TM:1564758677> | OTHERS clause is not synthesized.
Post processing for work.led_ctrl.rtl
Running optimization stage 1 on LED_ctrl .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Creative-Eval-Board-master\SmartFusion2_Fabric\component\work\FCCC_C0\FCCC_C0.vhd:17:7:17:14:@N:CD630:@XP_MSG">FCCC_C0.vhd(17)</a><!@TM:1564758677> | Synthesizing work.fccc_c0.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Creative-Eval-Board-master\SmartFusion2_Fabric\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.vhd:8:7:8:29:@N:CD630:@XP_MSG">FCCC_C0_FCCC_C0_0_FCCC.vhd(8)</a><!@TM:1564758677> | Synthesizing work.fccc_c0_fccc_c0_0_fccc.def_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd:798:10:798:13:@N:CD630:@XP_MSG">smartfusion2.vhd(798)</a><!@TM:1564758677> | Synthesizing smartfusion2.ccc.syn_black_box.
Post processing for smartfusion2.ccc.syn_black_box
Running optimization stage 1 on CCC .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd:562:10:562:16:@N:CD630:@XP_MSG">smartfusion2.vhd(562)</a><!@TM:1564758677> | Synthesizing smartfusion2.clkint.syn_black_box.
Post processing for smartfusion2.clkint.syn_black_box
Running optimization stage 1 on CLKINT .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd:576:10:576:13:@N:CD630:@XP_MSG">smartfusion2.vhd(576)</a><!@TM:1564758677> | Synthesizing smartfusion2.gnd.syn_black_box.
Post processing for smartfusion2.gnd.syn_black_box
Running optimization stage 1 on GND .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd:582:10:582:13:@N:CD630:@XP_MSG">smartfusion2.vhd(582)</a><!@TM:1564758677> | Synthesizing smartfusion2.vcc.syn_black_box.
Post processing for smartfusion2.vcc.syn_black_box
Running optimization stage 1 on VCC .......
Post processing for work.fccc_c0_fccc_c0_0_fccc.def_arch
Running optimization stage 1 on FCCC_C0_FCCC_C0_0_FCCC .......
Post processing for work.fccc_c0.rtl
Running optimization stage 1 on FCCC_C0 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd:191:10:191:14:@N:CD630:@XP_MSG">smartfusion2.vhd(191)</a><!@TM:1564758677> | Synthesizing smartfusion2.and2.syn_black_box.
Post processing for smartfusion2.and2.syn_black_box
Running optimization stage 1 on AND2 .......
Post processing for work.fabric_top.rtl
Running optimization stage 1 on Fabric_Top .......
Running optimization stage 2 on AND2 .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on CLKINT .......
Running optimization stage 2 on CCC .......
Running optimization stage 2 on FCCC_C0_FCCC_C0_0_FCCC .......
Running optimization stage 2 on FCCC_C0 .......
Running optimization stage 2 on LED_ctrl .......
Running optimization stage 2 on RCOSC_25_50MHZ .......
Running optimization stage 2 on OSC_C0_OSC_C0_0_OSC .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Creative-Eval-Board-master\SmartFusion2_Fabric\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:10:10:10:13:@N:CL159:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(10)</a><!@TM:1564758677> | Input XTL is unused.
Running optimization stage 2 on OSC_C0 .......
Running optimization stage 2 on SYSRESET .......
Running optimization stage 2 on Fabric_Top .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\Creative-Eval-Board-master\SmartFusion2_Fabric\synthesis\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug  2 17:11:16 2019

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: ELNO-OLBE2

Implementation : synthesis
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38</a>

@N: : <!@TM:1564758677> | Running in 64-bit mode 
File C:\Creative-Eval-Board-master\SmartFusion2_Fabric\synthesis\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug  2 17:11:16 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug  2 17:11:17 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1564758676>

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: ELNO-OLBE2

Database state : C:\Creative-Eval-Board-master\SmartFusion2_Fabric\synthesis\synwork\|synthesis
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38</a>

@N: : <!@TM:1564758678> | Running in 64-bit mode 
File C:\Creative-Eval-Board-master\SmartFusion2_Fabric\synthesis\synwork\Fabric_Top_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug  2 17:11:18 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1564758676>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1564758676>
# Fri Aug  2 17:11:18 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: ELNO-OLBE2

Implementation : synthesis
<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Creative-Eval-Board-master\SmartFusion2_Fabric\designer\Fabric_Top\synthesis.fdc
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1564758679> | Setting synthesis effort to medium for the design 
Linked File:  <a href="C:\Creative-Eval-Board-master\SmartFusion2_Fabric\synthesis\Fabric_Top_scck.rpt:@XP_FILE">Fabric_Top_scck.rpt</a>
Printing clock  summary report in "C:\Creative-Eval-Board-master\SmartFusion2_Fabric\synthesis\Fabric_Top_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1564758679> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1564758679> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1564758679> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1564758679> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1564758679> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1564758679> | UMR3 is only supported for HAPS-80. 
syn_allowed_resources : blockrams=31  set on top level netlist Fabric_Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                             Requested     Requested     Clock        Clock                   Clock
Level     Clock                                             Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------
0 -       System                                            100.0 MHz     10.000        system       system_clkgroup         0    
                                                                                                                                  
0 -       FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     21   
                                                                                                                                  
0 -       LED_ctrl|counter_inferred_clock[17]               100.0 MHz     10.000        inferred     Inferred_clkgroup_1     4    
==================================================================================================================================



Clock Load Summary
***********************

                                                  Clock     Source                                   Clock Pin                    Non-clock Pin     Non-clock Pin                    
Clock                                             Load      Pin                                      Seq Example                  Seq Example       Comb Example                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                            0         -                                        -                            -                 -                                
                                                                                                                                                                                     
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     21        FCCC_0.FCCC_C0_0.CCC_INST.GL0(CCC)       LED_ctrl_0.pb_reg1.C         -                 FCCC_0.FCCC_C0_0.GL0_INST.I(BUFG)
                                                                                                                                                                                     
LED_ctrl|counter_inferred_clock[17]               4         LED_ctrl_0.counter[18:0].Q[17](dffr)     LED_ctrl_0.sh_lft[3:0].C     -                 -                                
=====================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\creative-eval-board-master\smartfusion2_fabric\hdl\led_ctrl.vhd:59:1:59:3:@W:MT530:@XP_MSG">led_ctrl.vhd(59)</a><!@TM:1564758679> | Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock which controls 21 sequential elements including LED_ctrl_0.counter[18:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\creative-eval-board-master\smartfusion2_fabric\hdl\led_ctrl.vhd:71:1:71:3:@W:MT530:@XP_MSG">led_ctrl.vhd(71)</a><!@TM:1564758679> | Found inferred clock LED_ctrl|counter_inferred_clock[17] which controls 4 sequential elements including LED_ctrl_0.sh_lft[3:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1564758679> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1564758679> | Writing default property annotation file C:\Creative-Eval-Board-master\SmartFusion2_Fabric\synthesis\Fabric_Top.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Aug  2 17:11:19 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1564758676>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1564758676>
# Fri Aug  2 17:11:19 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: ELNO-OLBE2

Implementation : synthesis
<a name=mapperReport7></a>Synopsys Generic Technology Mapper, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1564758680> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1564758680> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1564758680> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1564758680> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1564758680> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     7.38ns		  41 /        25
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1564758680> | Promoting Net AND2_0_Y on CLKINT  I_41  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1564758680> | Promoting Net LED_ctrl_0.counter[17] on CLKINT  I_42  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 instances converted, 25 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance           Explanation                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:FCCC_0.FCCC_C0_0.CCC_INST@|E:LED_ctrl_0.counter[3]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       FCCC_0.FCCC_C0_0.CCC_INST     CCC                    21         LED_ctrl_0.counter[3]     Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
<a href="@|S:LED_ctrl_0.counter[17]@|E:LED_ctrl_0.sh_lft[0]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       LED_ctrl_0.counter[17]        SLE                    4          LED_ctrl_0.sh_lft[0]      No generated or derived clock directive on output of sequential instance                                      
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 134MB)

Writing Analyst data base C:\Creative-Eval-Board-master\SmartFusion2_Fabric\synthesis\synwork\Fabric_Top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 134MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1564758680> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1564758680> | Synopsys Constraint File capacitance units using default value of 1pF  

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\creative-eval-board-master\smartfusion2_fabric\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.vhd:106:4:106:12:@W:MT246:@XP_MSG">fccc_c0_fccc_c0_0_fccc.vhd(106)</a><!@TM:1564758680> | Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1564758680> | Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_0.FCCC_C0_0.GL0_net.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1564758680> | Found inferred clock LED_ctrl|counter_inferred_clock[17] with period 10.00ns. Please declare a user-defined clock on net LED_ctrl_0.counter_0[17].</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
<a name=10></a># Timing Report written on Fri Aug  2 17:11:20 2019</a>
#


Top view:               Fabric_Top
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Creative-Eval-Board-master\SmartFusion2_Fabric\designer\Fabric_Top\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1564758680> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1564758680> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary11></a>Performance Summary</a>
*******************


Worst slack in design: 7.870

                                                  Requested     Estimated      Requested     Estimated               Clock        Clock              
Starting Clock                                    Frequency     Frequency      Period        Period        Slack     Type         Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     100.0 MHz     469.5 MHz      10.000        2.130         7.870     inferred     Inferred_clkgroup_0
LED_ctrl|counter_inferred_clock[17]               100.0 MHz     1190.9 MHz     10.000        0.840         9.160     inferred     Inferred_clkgroup_1
System                                            100.0 MHz     895.2 MHz      10.000        1.117         8.883     system       system_clkgroup    
=====================================================================================================================================================





<a name=clockRelationships12></a>Clock Relationships</a>
*******************

Clocks                                                                                        |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                       Ending                                         |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                         System                                         |  10.000      8.883  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock  FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock  |  10.000      7.870  |  No paths    -      |  No paths    -      |  No paths    -    
LED_ctrl|counter_inferred_clock[17]            LED_ctrl|counter_inferred_clock[17]            |  10.000      9.160  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo13></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport14></a>Detailed Report for Clock: FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock</a>
====================================



<a name=startingSlack15></a>Starting Points with Worst Slack</a>
********************************

                           Starting                                                                             Arrival          
Instance                   Reference                                         Type     Pin     Net               Time        Slack
                           Clock                                                                                                 
---------------------------------------------------------------------------------------------------------------------------------
LED_ctrl_0.counter[17]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       counter_i[17]     0.108       7.870
LED_ctrl_0.counter[0]      FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       counter[0]        0.108       8.108
LED_ctrl_0.counter[1]      FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       counter[1]        0.108       8.373
LED_ctrl_0.counter[2]      FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       counter[2]        0.108       8.389
LED_ctrl_0.counter[3]      FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       counter[3]        0.108       8.405
LED_ctrl_0.counter[4]      FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       counter[4]        0.108       8.422
LED_ctrl_0.counter[5]      FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       counter[5]        0.108       8.438
LED_ctrl_0.counter[6]      FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       counter[6]        0.108       8.454
LED_ctrl_0.counter[7]      FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       counter[7]        0.108       8.471
LED_ctrl_0.counter[18]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       counter[18]       0.108       8.473
=================================================================================================================================


<a name=endingSlack16></a>Ending Points with Worst Slack</a>
******************************

                           Starting                                                                                     Required          
Instance                   Reference                                         Type     Pin     Net                       Time         Slack
                           Clock                                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------
LED_ctrl_0.counter[17]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       un3_counter_0_0[17]       9.745        7.963
LED_ctrl_0.counter[16]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       un3_counter_cry_16_S      9.745        8.325
LED_ctrl_0.counter[15]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       un3_counter_cry_15_S      9.745        8.341
LED_ctrl_0.counter[14]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       un3_counter_cry_14_S      9.745        8.358
LED_ctrl_0.counter[1]      FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       un3_counter_1_cry_1_S     9.745        8.369
LED_ctrl_0.counter[13]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       un3_counter_cry_13_S      9.745        8.374
LED_ctrl_0.counter[12]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       un3_counter_cry_12_S      9.745        8.390
LED_ctrl_0.counter[11]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       un3_counter_cry_11_S      9.745        8.407
LED_ctrl_0.counter[10]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       un3_counter_cry_10_S      9.745        8.423
LED_ctrl_0.counter[9]      FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       un3_counter_cry_9_S       9.745        8.439
==========================================================================================================================================



<a name=worstPaths17></a>Worst Path Information</a>
<a href="C:\Creative-Eval-Board-master\SmartFusion2_Fabric\synthesis\Fabric_Top.srr:srsfC:\Creative-Eval-Board-master\SmartFusion2_Fabric\synthesis\Fabric_Top.srs:fp:34432:35776:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      1.874
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     7.870

    Number of logic level(s):                3
    Starting point:                          LED_ctrl_0.counter[17] / Q
    Ending point:                            LED_ctrl_0.counter[18] / D
    The start point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                              Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
LED_ctrl_0.counter[17]                            SLE        Q        Out     0.108     0.108       -         
counter_i[17]                                     Net        -        -       1.117     -           2         
LED_ctrl_0.counter_inferred_clock_RNIVA6D[17]     CLKINT     A        In      -         1.225       -         
LED_ctrl_0.counter_inferred_clock_RNIVA6D[17]     CLKINT     Y        Out     0.375     1.601       -         
counter[17]                                       Net        -        -       0.000     -           5         
LED_ctrl_0.un3_counter_cry_17                     ARI1       B        In      -         1.601       -         
LED_ctrl_0.un3_counter_cry_17                     ARI1       FCO      Out     0.201     1.801       -         
un3_counter_cry_17                                Net        -        -       0.000     -           1         
LED_ctrl_0.un3_counter_s_18                       ARI1       FCI      In      -         1.801       -         
LED_ctrl_0.un3_counter_s_18                       ARI1       S        Out     0.073     1.874       -         
un3_counter_s_18_S                                Net        -        -       0.000     -           1         
LED_ctrl_0.counter[18]                            SLE        D        In      -         1.874       -         
==============================================================================================================
Total path delay (propagation time + setup) of 2.130 is 1.013(47.5%) logic and 1.117(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport18></a>Detailed Report for Clock: LED_ctrl|counter_inferred_clock[17]</a>
====================================



<a name=startingSlack19></a>Starting Points with Worst Slack</a>
********************************

                         Starting                                                               Arrival          
Instance                 Reference                               Type     Pin     Net           Time        Slack
                         Clock                                                                                   
-----------------------------------------------------------------------------------------------------------------
LED_ctrl_0.sh_lft[0]     LED_ctrl|counter_inferred_clock[17]     SLE      Q       sh_lft[0]     0.087       9.160
LED_ctrl_0.sh_lft[1]     LED_ctrl|counter_inferred_clock[17]     SLE      Q       sh_lft[1]     0.087       9.160
LED_ctrl_0.sh_lft[2]     LED_ctrl|counter_inferred_clock[17]     SLE      Q       sh_lft[2]     0.087       9.160
LED_ctrl_0.sh_lft[3]     LED_ctrl|counter_inferred_clock[17]     SLE      Q       sh_lft[3]     0.087       9.160
=================================================================================================================


<a name=endingSlack20></a>Ending Points with Worst Slack</a>
******************************

                         Starting                                                               Required          
Instance                 Reference                               Type     Pin     Net           Time         Slack
                         Clock                                                                                    
------------------------------------------------------------------------------------------------------------------
LED_ctrl_0.sh_lft[0]     LED_ctrl|counter_inferred_clock[17]     SLE      D       sh_lft[3]     9.745        9.160
LED_ctrl_0.sh_lft[1]     LED_ctrl|counter_inferred_clock[17]     SLE      D       sh_lft[2]     9.745        9.160
LED_ctrl_0.sh_lft[2]     LED_ctrl|counter_inferred_clock[17]     SLE      D       sh_lft[1]     9.745        9.160
LED_ctrl_0.sh_lft[3]     LED_ctrl|counter_inferred_clock[17]     SLE      D       sh_lft[0]     9.745        9.160
==================================================================================================================



<a name=worstPaths21></a>Worst Path Information</a>
<a href="C:\Creative-Eval-Board-master\SmartFusion2_Fabric\synthesis\Fabric_Top.srr:srsfC:\Creative-Eval-Board-master\SmartFusion2_Fabric\synthesis\Fabric_Top.srs:fp:39617:39872:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      0.584
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 9.160

    Number of logic level(s):                0
    Starting point:                          LED_ctrl_0.sh_lft[0] / Q
    Ending point:                            LED_ctrl_0.sh_lft[3] / D
    The start point is clocked by            LED_ctrl|counter_inferred_clock[17] [rising] on pin CLK
    The end   point is clocked by            LED_ctrl|counter_inferred_clock[17] [rising] on pin CLK

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                     Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
LED_ctrl_0.sh_lft[0]     SLE      Q        Out     0.087     0.087       -         
sh_lft[0]                Net      -        -       0.497     -           2         
LED_ctrl_0.sh_lft[3]     SLE      D        In      -         0.584       -         
===================================================================================
Total path delay (propagation time + setup) of 0.840 is 0.343(40.8%) logic and 0.497(59.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport22></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack23></a>Starting Points with Worst Slack</a>
********************************

                                    Starting                                                                                        Arrival          
Instance                            Reference     Type               Pin        Net                                                 Time        Slack
                                    Clock                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------
OSC_0.OSC_C0_0.I_RCOSC_25_50MHZ     System        RCOSC_25_50MHZ     CLKOUT     OSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     0.000       8.883
=====================================================================================================================================================


<a name=endingSlack24></a>Ending Points with Worst Slack</a>
******************************

                              Starting                                                                                      Required          
Instance                      Reference     Type     Pin                Net                                                 Time         Slack
                              Clock                                                                                                           
----------------------------------------------------------------------------------------------------------------------------------------------
FCCC_0.FCCC_C0_0.CCC_INST     System        CCC      RCOSC_25_50MHZ     OSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     10.000       8.883
==============================================================================================================================================



<a name=worstPaths25></a>Worst Path Information</a>
<a href="C:\Creative-Eval-Board-master\SmartFusion2_Fabric\synthesis\Fabric_Top.srr:srsfC:\Creative-Eval-Board-master\SmartFusion2_Fabric\synthesis\Fabric_Top.srs:fp:43549:43945:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      1.117
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.883

    Number of logic level(s):                0
    Starting point:                          OSC_0.OSC_C0_0.I_RCOSC_25_50MHZ / CLKOUT
    Ending point:                            FCCC_0.FCCC_C0_0.CCC_INST / RCOSC_25_50MHZ
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                         Pin                Pin               Arrival     No. of    
Name                                                Type               Name               Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
OSC_0.OSC_C0_0.I_RCOSC_25_50MHZ                     RCOSC_25_50MHZ     CLKOUT             Out     0.000     0.000       -         
OSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     Net                -                  -       1.117     -           1         
FCCC_0.FCCC_C0_0.CCC_INST                           CCC                RCOSC_25_50MHZ     In      -         1.117       -         
==================================================================================================================================
Total path delay (propagation time + setup) of 1.117 is 0.000(0.0%) logic and 1.117(100.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
<a name=resourceUsage26></a>Resource Usage Report for Fabric_Top </a>

Mapping to part: m2s025vf256std
Cell usage:
AND2            1 use
CCC             1 use
CLKINT          3 uses
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG1           1 use
CFG4           4 uses

Carry cells:
ARI1            36 uses - used for arithmetic functions


Sequential Cells: 
SLE            25 uses

DSP Blocks:    0 of 34 (0%)

I/O ports: 6
I/O primitives: 5
INBUF          1 use
OUTBUF         4 uses


Global Clock Buffers: 3

Total LUTs:    41

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  25 + 0 + 0 + 0 = 25;
Total number of LUTs after P&R:  41 + 0 + 0 + 0 = 41;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 25MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Aug  2 17:11:20 2019

###########################################################]

</pre></samp></body></html>
