URL: http://www.cs.berkeley.edu/~amd/CS294S97/papers/ccmpare.ps
Refering-URL: http://www.cs.berkeley.edu/~amd/CS294S97/reading/day7.html
Root-URL: 
Email: &lt;amd@cs.berkeley.edu&gt;  
Phone: (510) 643-2818  
Title: Comparing Computing Machines  
Author: Andre DeHon 
Address: Soda Hall #1776 Berkeley, CA 94720-1776  
Affiliation: University of California at Berkeley  
Note: Preliminary Copy Contact author &lt;amd@cs.berkeley.edu&gt; for final.  
Abstract: Reconfigurable computing devices are emerging as a viable alternative to fixed-function components and programmable processors. To expand our knowledge of the role and optimization of these devices, it is increasingly imperative for us to compare implementations of tasks and subroutines across this wide spectrum of implementation options. The fact that most processors, FPGAs, ASICs, and memories are fabricated in a uniform technology medium, CMOS VLSI, where area scaling is moderately well understood eases our comparison task. Nonetheless, the rapid pace of technology, limited device size selection, and economic artifacts complicate the picture. The fact that a single reconfigurable device naturally offers a spectrum of performance versus area options which are not present in a single fixed-function device further complicates the picture. In this paper, we look at the task of comparing computing machines, reviewing normalization techniques and many important issues which arise during comparisons. Finally, we summarize the information which is most useful to collect and present when characterizing the performance of a computing device on an application in order to enable these comparisons. 
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> Fuad Abu-Nofal et al. </author> <title> A Three-Million-Transistor Microprocessor. </title> <booktitle> In 1992 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, </booktitle> <pages> pages 108-109. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1992. </year>
Reference-contexts: Architecture Reference Feature Area Cell Updates Size () per Second cu 2 s Custom [20] 2.0m 270M 2 500M y 1.9 FPGA (SPLASH 2) [6] 0.60m 43G 2 3,000M 0.070 (SPLASH) [12] 0.60m 33G 2 370M 0.012 RISC (SparcStation I) [28] 0.75m 273M 2 0.87M 0.0032 (SparcStation 10) <ref> [1] </ref> 0.40m 1.6G 2 1.2M 0.00075 y This number comes via direct calculation from [20] and not the test setup in [21].
Reference: [2] <institution> Altera Corporation, </institution> <address> 2610 Orchard Parkway, San Jose, CA 95134-2020. </address> <note> AN 73: Implementing FIR Filters in FLEX Devices, Jan-uary 1996. &lt;http://www.altera.com/ document/an/an073_01.ps&gt;. </note>
Reference-contexts: RISC [37] 0.75m 125M 2 , 66 ns/cyclefi6+cycles/TAP 0.020 16b DSP [18] 0.65m 350M 2 , 50 ns/TAP 0.057 32b RISC/DSP [24] 0.25m 1.2G 2 , 40 ns/TAP 0.021 64b RISC [15] 0.18m 6.8G 2 , 2.3 ns/TAP 0.064 FPGA XC4K [26] 0.60m 240 CLBs, 14.3 ns/8-TAPs 1.9 Altera 8K <ref> [2] </ref> 0.30m 30 LEsfi0:92M 2 /LE, 10 ns/TAP 3.6 Full Custom [31] 0.75m 400M 2 , 45 ns/64 TAPs 3.6 [14] 0.60m 140M 2 , 33 ns/16 TAPs 3.5 [29] 0.75m 82M 2 , 50 ns/10 TAPs 2.4 (fixed coefficient) [19] 0.60m 114M 2 , 6.7 ns/43 TAPs 56 (n.b. 16b
Reference: [3] <author> Mark Bohr. </author> <title> Interconnect Scaling The Real Limiter to High Performance ULSI. </title> <booktitle> In International Electron Devices Meeting 1995 Technical Digest, </booktitle> <pages> pages 241-244. </pages> <institution> Electron Devices Society of IEEE, </institution> <month> December </month> <year> 1995. </year>
Reference-contexts: Different numbers of metal layers at the same feature size will, for example, yield different feature densities. Nonetheless, processes are generally optimized in order to make densities track feature size (e.g. [4], <ref> [3] </ref>). As such, lambda normalized area generally gives a good estimate of the area required to implement a die or macro, usually within 20%.
Reference: [4] <author> Mark Bohr. </author> <title> MOS Transistors: Scaling and Performance Trends. </title> <booktitle> Semiconductor International, </booktitle> <pages> pages 75-79, </pages> <month> June </month> <year> 1995. </year>
Reference-contexts: Processes, of course, have many different parameters and not all processes with the same feature size are equivalent. Different numbers of metal layers at the same feature size will, for example, yield different feature densities. Nonetheless, processes are generally optimized in order to make densities track feature size (e.g. <ref> [4] </ref>, [3]). As such, lambda normalized area generally gives a good estimate of the area required to implement a die or macro, usually within 20%.
Reference: [5] <author> Gerald Boudun, Pierre Mollier, Jean Nuez, and Franck Wallart. </author> <title> A 30ns-32b Programmable Arithmetic Operator. </title> <booktitle> In 1987 IEEE International Solid-State Circuits Conference, Digst of Technical Papers, </booktitle> <pages> pages 54-55. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1987. </year>
Reference-contexts: Architecture Design Feature Area and Time 16fi16 8fi8 Size () mpy scale 2 s 2 s scale 2 s Custom 16fi16 [11] 0.63m 2.6M 2 , 40 ns 9.6 9.6 9.6 9.6 Custom 8fi8 [33] 0.80m 3.3M, 4.3 ns 70 70 Gate-Array 16fi16 <ref> [5] </ref> 0.75m 26M, 30ns 1.3 1.3 1.3 1.3 FPGA XC4K [36] 0.60m 1.25M 2 /CLB [17] 316 CLBs, 26 ns 0.097 [7] 84 CLBs, 40 ns 0.24 [8] 220 CLBs, 12.1 ns 0.30 [7] 22 CLBs, 25 ns 1.5 16b DSP [18] 0.65m 350M 2 , 50 ns 0.057 0.057 0.057
Reference: [6] <author> Duncan Buell, Jeffrey Arnold, and Walter Kleinfelder. </author> <title> Splash 2: FPGAs in a Custom Computing Machine. </title> <publisher> IEEE Computer Society Press, </publisher> <address> 10662 Los Vasqueros Circle, PO Box 3014, Los Alamitos, CA 90720-1264, </address> <year> 1996. </year>
Reference-contexts: Sequence Matching DNA sequence matching on SPLASH was one of the earliest successes of FPGA-based computing machines. Table 5 normalizes the throughput data provided in Chapter 8 of <ref> [6] </ref>. As shown along with the table, the areas for the SPLASH implementations were approximated by their major components - FPGAs and memories. For SPLASH 2, the omission of the 9 crossbars may make the estimate a bit optimistic. <p> Architecture Reference Feature Area Cell Updates Size () per Second cu 2 s Custom [20] 2.0m 270M 2 500M y 1.9 FPGA (SPLASH 2) <ref> [6] </ref> 0.60m 43G 2 3,000M 0.070 (SPLASH) [12] 0.60m 33G 2 370M 0.012 RISC (SparcStation I) [28] 0.75m 273M 2 0.87M 0.0032 (SparcStation 10) [1] 0.40m 1.6G 2 1.2M 0.00075 y This number comes via direct calculation from [20] and not the test setup in [21].
Reference: [7] <author> Kenneth David Chapman. </author> <title> Fast Integer Multipliers fit in FPGAs. EDN, </title> <address> 39(10):80, </address> <month> May 12 </month> <year> 1993. </year> <note> Anonymous FTP www.ednmag.com:EDN/ di_sig/DI1223Z.ZIP </note> . 
Reference-contexts: 2 s scale 2 s Custom 16fi16 [11] 0.63m 2.6M 2 , 40 ns 9.6 9.6 9.6 9.6 Custom 8fi8 [33] 0.80m 3.3M, 4.3 ns 70 70 Gate-Array 16fi16 [5] 0.75m 26M, 30ns 1.3 1.3 1.3 1.3 FPGA XC4K [36] 0.60m 1.25M 2 /CLB [17] 316 CLBs, 26 ns 0.097 <ref> [7] </ref> 84 CLBs, 40 ns 0.24 [8] 220 CLBs, 12.1 ns 0.30 [7] 22 CLBs, 25 ns 1.5 16b DSP [18] 0.65m 350M 2 , 50 ns 0.057 0.057 0.057 0.057 RISC [37] 0.75m 125M 2 , 66 ns/cycle (no multiplier) [22] two 16b operands - 44 cycles 0.0028 16b constant <p> 40 ns 9.6 9.6 9.6 9.6 Custom 8fi8 [33] 0.80m 3.3M, 4.3 ns 70 70 Gate-Array 16fi16 [5] 0.75m 26M, 30ns 1.3 1.3 1.3 1.3 FPGA XC4K [36] 0.60m 1.25M 2 /CLB [17] 316 CLBs, 26 ns 0.097 <ref> [7] </ref> 84 CLBs, 40 ns 0.24 [8] 220 CLBs, 12.1 ns 0.30 [7] 22 CLBs, 25 ns 1.5 16b DSP [18] 0.65m 350M 2 , 50 ns 0.057 0.057 0.057 0.057 RISC [37] 0.75m 125M 2 , 66 ns/cycle (no multiplier) [22] two 16b operands - 44 cycles 0.0028 16b constant - 7 cycles 0.017 one 8b operand - 24 cycles 0.0051 8b
Reference: [8] <author> Chi-Jui Chou, Satish Mohanakrishnan, and Joseph B. Evans. </author> <title> FPGA Implementation of Digital Filters. </title> <booktitle> In International Conference on Signal Processing Applications and Technology, </booktitle> <year> 1993. </year> <note> Anonymous FTP ftp.tisl.ukans.edu:pub/projects/ DSP/FPGA/Digital_Filters.ps. </note>
Reference-contexts: 16fi16 [11] 0.63m 2.6M 2 , 40 ns 9.6 9.6 9.6 9.6 Custom 8fi8 [33] 0.80m 3.3M, 4.3 ns 70 70 Gate-Array 16fi16 [5] 0.75m 26M, 30ns 1.3 1.3 1.3 1.3 FPGA XC4K [36] 0.60m 1.25M 2 /CLB [17] 316 CLBs, 26 ns 0.097 [7] 84 CLBs, 40 ns 0.24 <ref> [8] </ref> 220 CLBs, 12.1 ns 0.30 [7] 22 CLBs, 25 ns 1.5 16b DSP [18] 0.65m 350M 2 , 50 ns 0.057 0.057 0.057 0.057 RISC [37] 0.75m 125M 2 , 66 ns/cycle (no multiplier) [22] two 16b operands - 44 cycles 0.0028 16b constant - 7 cycles 0.017 one 8b
Reference: [9] <author> Andre DeHon. </author> <title> Reconfigurable Architectures for General-Purpose Computing. </title> <type> AI Technical Report 1586, </type> <institution> MIT Artificial Intelligence Laboratory, 545 Technology Sq., </institution> <address> Cambridge, MA 02139, </address> <month> Octo-ber </month> <year> 1996. </year> <note> Anonymous FTP publications.ai. mit.edu:ai-publications/1996/ AITR-1586.ps.Z. </note>
Reference-contexts: The RISC processor without a custom multiplier achieves the lowest density since it must synthesize the multiply operation out of many primitive ALU operations. See <ref> [9] </ref> for a broader survey of multiply density. FIR Finite Impulse Response (FIRs) have achieved considerable attention in the FPGA literature since they easily admit to systolic implementation, and they have shown good performance on FPGAs.
Reference: [10] <author> Daniel Dobberpuhl et al. </author> <title> A 200MHz 64b Dual-Issue CMOS Microprocessor. </title> <booktitle> In 1992 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, </booktitle> <pages> pages 106-107. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1992. </year>
Reference-contexts: Architecture Reference Feature Area Time/Block Size () blocks 2 s DES IC Custom [35] 1.5m 11.1M 2 3,200 ns 0.028 DES IC Std. Cell [23] 0.50m 344M 2 640 ns 0.0045 FPGA XC3K [34] 0.60m 3 XC3090s = 1.25G 2 3,800 ns 0.00021 RISC <ref> [10] </ref> [30] 0.38m 1.7G 2 34,500 ns 0.000017 Table 6: DES En/Decrypt 9 Reporting Performance When analyzing or reporting FPGA applications, it is generally worthwhile to report the area, time, and energy requirements for the task.
Reference: [11] <author> Jahil Fadavi-Ardekani. </author> <title> M fiN Booth Encoded Multiplier Generator Using Optimized Wallace Trees. </title> <journal> IEEE Transactions on Very Large Scale Integration (VLSI) Systems, </journal> <volume> 1(2) </volume> <pages> 120-125, </pages> <month> June </month> <year> 1993. </year>
Reference-contexts: As the precision drops, the FPGA advantage relative to the DSP does improve. Preliminary Copy Contact author &lt;amd@cs.berkeley.edu&gt; for final. Architecture Design Feature Area and Time 16fi16 8fi8 Size () mpy scale 2 s 2 s scale 2 s Custom 16fi16 <ref> [11] </ref> 0.63m 2.6M 2 , 40 ns 9.6 9.6 9.6 9.6 Custom 8fi8 [33] 0.80m 3.3M, 4.3 ns 70 70 Gate-Array 16fi16 [5] 0.75m 26M, 30ns 1.3 1.3 1.3 1.3 FPGA XC4K [36] 0.60m 1.25M 2 /CLB [17] 316 CLBs, 26 ns 0.097 [7] 84 CLBs, 40 ns 0.24 [8] 220
Reference: [12] <author> Maya Gokhale, William Holmes, Andrew Kopser, Sara Lucas, Ronald Minnich, Douglas Sweely, and Daniel Lopresti. </author> <title> Building and Using a Highly Programmable Logic Array. </title> <journal> IEEE Computer, </journal> <volume> 24(1) </volume> <pages> 81-89, </pages> <month> January </month> <year> 1991. </year>
Reference-contexts: However, none of these omissions is going to change the total by more than a factor of two. We see here that most of the 400fi advantage which SPLASH exhibited over the SparcStation I came from its use of greater silicon area. However, as noted in <ref> [12] </ref>, SPLASH was handicapped at one-tenth its potential throughput by the low-bandwidth i/o. <p> Architecture Reference Feature Area Cell Updates Size () per Second cu 2 s Custom [20] 2.0m 270M 2 500M y 1.9 FPGA (SPLASH 2) [6] 0.60m 43G 2 3,000M 0.070 (SPLASH) <ref> [12] </ref> 0.60m 33G 2 370M 0.012 RISC (SparcStation I) [28] 0.75m 273M 2 0.87M 0.0032 (SparcStation 10) [1] 0.40m 1.6G 2 1.2M 0.00075 y This number comes via direct calculation from [20] and not the test setup in [21].
Reference: [13] <author> Ian Goldberg and David Wagner. </author> <title> Architectural Considerations for Cryptanalytic Hardware. </title> <note> CS252 Report &lt;http://www.cs.berkeley. edu/iang/isaac/hardware/&gt;, </note> <month> May </month> <year> 1996. </year>
Reference-contexts: TAPs 3.6 [14] 0.60m 140M 2 , 33 ns/16 TAPs 3.5 [29] 0.75m 82M 2 , 50 ns/10 TAPs 2.4 (fixed coefficient) [19] 0.60m 114M 2 , 6.7 ns/43 TAPs 56 (n.b. 16b samples) Table 2: FIR Throughput Comparison - 8b sample, 8b coefficient DES Search In a class project <ref> [13] </ref> Berkeley students compared the effectiveness of FPGAs for brute-force DES key search. The major FPGA and processor results along with a custom IC are shown in Table 4. <p> 200M 2 , 500 ns/biquad 0.010 0.010 FPGA XC4K [26] 0.60m 60 CLBs, 320 ns/biquad 0.044 43 CLBs, 200 ns/biquad 0.093 Full Custom [16] 0.90m 68M 2 , 11.8 ns/4 biquads 5.0 Table 3: IIR Throughput Comparison Architecture Reference Feature Area Keys/Second Size () Keys 2 s FPGA Altera 8K <ref> [13] </ref> 0.30m 81188 (930M 2 ) 800K 0.00086 RISC [32] [13] 0.30m 1.8G 2 41K 0.000023 Table 4: DES Key Search their processor area; this, too, may be optimistic since the first SPARCs had no on-chip data caches and even the Su-perSparc cache is too small to hold the data required <p> 0.60m 60 CLBs, 320 ns/biquad 0.044 43 CLBs, 200 ns/biquad 0.093 Full Custom [16] 0.90m 68M 2 , 11.8 ns/4 biquads 5.0 Table 3: IIR Throughput Comparison Architecture Reference Feature Area Keys/Second Size () Keys 2 s FPGA Altera 8K <ref> [13] </ref> 0.30m 81188 (930M 2 ) 800K 0.00086 RISC [32] [13] 0.30m 1.8G 2 41K 0.000023 Table 4: DES Key Search their processor area; this, too, may be optimistic since the first SPARCs had no on-chip data caches and even the Su-perSparc cache is too small to hold the data required in this computation.
Reference: [14] <author> Carla Golla, Fulvio Nava, Franco Cavallotti, Alessan-dro Cremonesi, and Giulio Casagrande. </author> <title> 30-MSamples/s Programmable Filter Processor. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 25(6) </volume> <pages> 1502-1509, </pages> <month> De-cember </month> <year> 1990. </year>
Reference-contexts: RISC/DSP [24] 0.25m 1.2G 2 , 40 ns/TAP 0.021 64b RISC [15] 0.18m 6.8G 2 , 2.3 ns/TAP 0.064 FPGA XC4K [26] 0.60m 240 CLBs, 14.3 ns/8-TAPs 1.9 Altera 8K [2] 0.30m 30 LEsfi0:92M 2 /LE, 10 ns/TAP 3.6 Full Custom [31] 0.75m 400M 2 , 45 ns/64 TAPs 3.6 <ref> [14] </ref> 0.60m 140M 2 , 33 ns/16 TAPs 3.5 [29] 0.75m 82M 2 , 50 ns/10 TAPs 2.4 (fixed coefficient) [19] 0.60m 114M 2 , 6.7 ns/43 TAPs 56 (n.b. 16b samples) Table 2: FIR Throughput Comparison - 8b sample, 8b coefficient DES Search In a class project [13] Berkeley students <p> It takes 800 ns to evaluate each filter output value on the DSP [18]. Below this point, the DSP area scales linearly assuming we have other tasks which can be scheduled between filter evaluations. The custom FIR component <ref> [14] </ref> can perform one evaluation of the filter every 33 ns. However, the hardwired silicon requires the same amount of area regardless of the how much slower it is run.
Reference: [15] <author> Paul Gronowski et al. </author> <title> A 433MHz 64b Quad-Issue RISC Microprocessor. </title> <booktitle> In 1996 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, </booktitle> <pages> pages 222-223. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1996. </year>
Reference-contexts: Table 1: Multiplier Throughput Comparison Architecture Reference Feature Area and Time Size () T AP s 2 s 32b RISC [37] 0.75m 125M 2 , 66 ns/cyclefi6+cycles/TAP 0.020 16b DSP [18] 0.65m 350M 2 , 50 ns/TAP 0.057 32b RISC/DSP [24] 0.25m 1.2G 2 , 40 ns/TAP 0.021 64b RISC <ref> [15] </ref> 0.18m 6.8G 2 , 2.3 ns/TAP 0.064 FPGA XC4K [26] 0.60m 240 CLBs, 14.3 ns/8-TAPs 1.9 Altera 8K [2] 0.30m 30 LEsfi0:92M 2 /LE, 10 ns/TAP 3.6 Full Custom [31] 0.75m 400M 2 , 45 ns/64 TAPs 3.6 [14] 0.60m 140M 2 , 33 ns/16 TAPs 3.5 [29] 0.75m 82M
Reference: [16] <author> Mehdi Hatamian and Keshab K. Parhi. </author> <title> An 85-MHz Fourth-Order Programmable IIR Digital Filter Chip. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 27(2) </volume> <pages> 175-183, </pages> <month> February </month> <year> 1992. </year>
Reference-contexts: Architecture Reference Feature Area and Time 16b 10b Size () TAPs 2 s TAPs 2 s 16b DSP [27] 0.60m 200M 2 , 500 ns/biquad 0.010 0.010 FPGA XC4K [26] 0.60m 60 CLBs, 320 ns/biquad 0.044 43 CLBs, 200 ns/biquad 0.093 Full Custom <ref> [16] </ref> 0.90m 68M 2 , 11.8 ns/4 biquads 5.0 Table 3: IIR Throughput Comparison Architecture Reference Feature Area Keys/Second Size () Keys 2 s FPGA Altera 8K [13] 0.30m 81188 (930M 2 ) 800K 0.00086 RISC [32] [13] 0.30m 1.8G 2 41K 0.000023 Table 4: DES Key Search their processor area;
Reference: [17] <author> Tsuyoshi Isshiki and Wayne Wei-Ming Dai. </author> <title> High-Level Bit-Serial Datapath Synthesis for Multi-FPGA Systems. </title> <booktitle> In Proceedings of the ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, </booktitle> <pages> pages 167-173. </pages> <publisher> ACM, </publisher> <month> February </month> <year> 1995. </year> <note> Preliminary Copy Contact author &lt;amd@cs.berkeley.edu&gt; for final. </note>
Reference-contexts: Size () mpy scale 2 s 2 s scale 2 s Custom 16fi16 [11] 0.63m 2.6M 2 , 40 ns 9.6 9.6 9.6 9.6 Custom 8fi8 [33] 0.80m 3.3M, 4.3 ns 70 70 Gate-Array 16fi16 [5] 0.75m 26M, 30ns 1.3 1.3 1.3 1.3 FPGA XC4K [36] 0.60m 1.25M 2 /CLB <ref> [17] </ref> 316 CLBs, 26 ns 0.097 [7] 84 CLBs, 40 ns 0.24 [8] 220 CLBs, 12.1 ns 0.30 [7] 22 CLBs, 25 ns 1.5 16b DSP [18] 0.65m 350M 2 , 50 ns 0.057 0.057 0.057 0.057 RISC [37] 0.75m 125M 2 , 66 ns/cycle (no multiplier) [22] two 16b operands
Reference: [18] <author> Kenji Kaneko, Tetsuya Nakagawa, Atsushi Kiuchi, Yoshimune Hagiwara, Hirotada Ueda, and Hitoshi Matsushima. </author> <title> A 50ns DSP with Parallel Processing Architecture. </title> <booktitle> In 1987 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, </booktitle> <pages> pages 158-159. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1987. </year>
Reference-contexts: [33] 0.80m 3.3M, 4.3 ns 70 70 Gate-Array 16fi16 [5] 0.75m 26M, 30ns 1.3 1.3 1.3 1.3 FPGA XC4K [36] 0.60m 1.25M 2 /CLB [17] 316 CLBs, 26 ns 0.097 [7] 84 CLBs, 40 ns 0.24 [8] 220 CLBs, 12.1 ns 0.30 [7] 22 CLBs, 25 ns 1.5 16b DSP <ref> [18] </ref> 0.65m 350M 2 , 50 ns 0.057 0.057 0.057 0.057 RISC [37] 0.75m 125M 2 , 66 ns/cycle (no multiplier) [22] two 16b operands - 44 cycles 0.0028 16b constant - 7 cycles 0.017 one 8b operand - 24 cycles 0.0051 8b constant - 4 cycles 0.030 Table 1: Multiplier <p> 0.0028 16b constant - 7 cycles 0.017 one 8b operand - 24 cycles 0.0051 8b constant - 4 cycles 0.030 Table 1: Multiplier Throughput Comparison Architecture Reference Feature Area and Time Size () T AP s 2 s 32b RISC [37] 0.75m 125M 2 , 66 ns/cyclefi6+cycles/TAP 0.020 16b DSP <ref> [18] </ref> 0.65m 350M 2 , 50 ns/TAP 0.057 32b RISC/DSP [24] 0.25m 1.2G 2 , 40 ns/TAP 0.021 64b RISC [15] 0.18m 6.8G 2 , 2.3 ns/TAP 0.064 FPGA XC4K [26] 0.60m 240 CLBs, 14.3 ns/8-TAPs 1.9 Altera 8K [2] 0.30m 30 LEsfi0:92M 2 /LE, 10 ns/TAP 3.6 Full Custom [31] <p> FIR Figure 1 shows the area-time curve for a 16-TAP FIR implemented in custom silicon, a Xilinx FPGA, and a DSP. It takes 800 ns to evaluate each filter output value on the DSP <ref> [18] </ref>. Below this point, the DSP area scales linearly assuming we have other tasks which can be scheduled between filter evaluations. The custom FIR component [14] can perform one evaluation of the filter every 33 ns.
Reference: [19] <author> Joe Laskowski and Henry Samueli. </author> <title> A 150-MHz 43-Tap Half-Band FIR Digital Filter in 1.2-m CMOS Generated by Silicon Compiler. </title> <booktitle> In Proceedings of the IEEE 1992 Custom Integrated Circuits Conference, pages 11.4.1-11.4.4. IEEE, </booktitle> <month> May </month> <year> 1992. </year>
Reference-contexts: XC4K [26] 0.60m 240 CLBs, 14.3 ns/8-TAPs 1.9 Altera 8K [2] 0.30m 30 LEsfi0:92M 2 /LE, 10 ns/TAP 3.6 Full Custom [31] 0.75m 400M 2 , 45 ns/64 TAPs 3.6 [14] 0.60m 140M 2 , 33 ns/16 TAPs 3.5 [29] 0.75m 82M 2 , 50 ns/10 TAPs 2.4 (fixed coefficient) <ref> [19] </ref> 0.60m 114M 2 , 6.7 ns/43 TAPs 56 (n.b. 16b samples) Table 2: FIR Throughput Comparison - 8b sample, 8b coefficient DES Search In a class project [13] Berkeley students compared the effectiveness of FPGAs for brute-force DES key search.
Reference: [20] <author> Richard Lipton and Daniel Lopresti. </author> <title> A Systolic Array for Rapid String Comparison. </title> <editor> In Henry Fuchs, editor, </editor> <booktitle> 1985 Chapel Hill Conference on VLSI, </booktitle> <pages> pages 363-376, </pages> <year> 1985. </year>
Reference-contexts: Of course, a different custom FIR component could be built at a different area-time point, if one is able to select the Preliminary Copy Contact author &lt;amd@cs.berkeley.edu&gt; for final. Architecture Reference Feature Area Cell Updates Size () per Second cu 2 s Custom <ref> [20] </ref> 2.0m 270M 2 500M y 1.9 FPGA (SPLASH 2) [6] 0.60m 43G 2 3,000M 0.070 (SPLASH) [12] 0.60m 33G 2 370M 0.012 RISC (SparcStation I) [28] 0.75m 273M 2 0.87M 0.0032 (SparcStation 10) [1] 0.40m 1.6G 2 1.2M 0.00075 y This number comes via direct calculation from [20] and not <p> s Custom <ref> [20] </ref> 2.0m 270M 2 500M y 1.9 FPGA (SPLASH 2) [6] 0.60m 43G 2 3,000M 0.070 (SPLASH) [12] 0.60m 33G 2 370M 0.012 RISC (SparcStation I) [28] 0.75m 273M 2 0.87M 0.0032 (SparcStation 10) [1] 0.40m 1.6G 2 1.2M 0.00075 y This number comes via direct calculation from [20] and not the test setup in [21].
Reference: [21] <author> Daniel Lopresti. P-NAC: </author> <title> A Systolic Array for Computing Nucleic Acid Sequences. </title> <journal> IEEE Computer, </journal> <volume> 20(7) </volume> <pages> 98-99, </pages> <month> July </month> <year> 1987. </year>
Reference-contexts: y 1.9 FPGA (SPLASH 2) [6] 0.60m 43G 2 3,000M 0.070 (SPLASH) [12] 0.60m 33G 2 370M 0.012 RISC (SparcStation I) [28] 0.75m 273M 2 0.87M 0.0032 (SparcStation 10) [1] 0.40m 1.6G 2 1.2M 0.00075 y This number comes via direct calculation from [20] and not the test setup in <ref> [21] </ref>.
Reference: [22] <author> Daniel J. Magenheimer, Liz Peters, Karl Pettis, and Dan Zuras. </author> <title> Integer Multiplication and Division on the HP Precision Architecture. </title> <booktitle> In Proceedings of the Second International Conference on the Architectural Support for Programming Languages and Operating Systems, </booktitle> <pages> pages 90-99. </pages> <publisher> IEEE, </publisher> <year> 1987. </year>
Reference-contexts: 1.25M 2 /CLB [17] 316 CLBs, 26 ns 0.097 [7] 84 CLBs, 40 ns 0.24 [8] 220 CLBs, 12.1 ns 0.30 [7] 22 CLBs, 25 ns 1.5 16b DSP [18] 0.65m 350M 2 , 50 ns 0.057 0.057 0.057 0.057 RISC [37] 0.75m 125M 2 , 66 ns/cycle (no multiplier) <ref> [22] </ref> two 16b operands - 44 cycles 0.0028 16b constant - 7 cycles 0.017 one 8b operand - 24 cycles 0.0051 8b constant - 4 cycles 0.030 Table 1: Multiplier Throughput Comparison Architecture Reference Feature Area and Time Size () T AP s 2 s 32b RISC [37] 0.75m 125M 2
Reference: [23] <author> K.-H. Mundt and H. Eichel. </author> <title> SUPERCRYPT ASIC Technology facilitates a new Device Family for Data Encryption. </title> <booktitle> In EURO ASIC '92, </booktitle> <pages> pages 356-359. </pages> <publisher> IEEE, </publisher> <month> June </month> <year> 1992. </year>
Reference-contexts: Preliminary Copy Contact author &lt;amd@cs.berkeley.edu&gt; for final. Architecture Reference Feature Area Time/Block Size () blocks 2 s DES IC Custom [35] 1.5m 11.1M 2 3,200 ns 0.028 DES IC Std. Cell <ref> [23] </ref> 0.50m 344M 2 640 ns 0.0045 FPGA XC3K [34] 0.60m 3 XC3090s = 1.25G 2 3,800 ns 0.00021 RISC [10] [30] 0.38m 1.7G 2 34,500 ns 0.000017 Table 6: DES En/Decrypt 9 Reporting Performance When analyzing or reporting FPGA applications, it is generally worthwhile to report the area, time, and
Reference: [24] <author> Kouhei Nadehara, Miwako Hayashida, and Ichiro Kuroda. </author> <title> A Low-Power, 32-bit RISC Processor with Signal Processing Capability and its Multiply-Adder, </title> <booktitle> volume VIII of VLSI Signal Processing, </booktitle> <pages> pages 51-60. </pages> <publisher> IEEE, </publisher> <year> 1995. </year>
Reference-contexts: - 24 cycles 0.0051 8b constant - 4 cycles 0.030 Table 1: Multiplier Throughput Comparison Architecture Reference Feature Area and Time Size () T AP s 2 s 32b RISC [37] 0.75m 125M 2 , 66 ns/cyclefi6+cycles/TAP 0.020 16b DSP [18] 0.65m 350M 2 , 50 ns/TAP 0.057 32b RISC/DSP <ref> [24] </ref> 0.25m 1.2G 2 , 40 ns/TAP 0.021 64b RISC [15] 0.18m 6.8G 2 , 2.3 ns/TAP 0.064 FPGA XC4K [26] 0.60m 240 CLBs, 14.3 ns/8-TAPs 1.9 Altera 8K [2] 0.30m 30 LEsfi0:92M 2 /LE, 10 ns/TAP 3.6 Full Custom [31] 0.75m 400M 2 , 45 ns/64 TAPs 3.6 [14] 0.60m
Reference: [25] <institution> National Bureau of Standards, </institution> <address> Washington, DC. </address> <booktitle> Data Encryption Standard, </booktitle> <month> January </month> <year> 1977. </year> <note> FIPS PUB 46. </note>
Reference-contexts: In the 0.55-8MHz region, the FPGA is the smallest implementation, with its advantage over the DSP diminishing towards the lower end of that region. Below 0.55MHz, the DSP implementation requires the least area. DES Encryption DES encryption <ref> [25] </ref> is a less regular operation. Consequently, there is less freedom in the FPGA implementation for area-time tradeoffs. Shown in Table 6 are custom, FPGA, and processor design points. Again, any single custom implementation cannot be scaled down in area to accommodate lower throughput requirements.
Reference: [26] <author> Bruce Newgard. </author> <title> Signal Processing with Xilinx FPGAs. </title> <address> &lt;http://www.xilinx.com/apps/ appnotes/sd_xdsp.pdf&gt;, </address> <month> June </month> <year> 1996. </year>
Reference-contexts: Time Size () T AP s 2 s 32b RISC [37] 0.75m 125M 2 , 66 ns/cyclefi6+cycles/TAP 0.020 16b DSP [18] 0.65m 350M 2 , 50 ns/TAP 0.057 32b RISC/DSP [24] 0.25m 1.2G 2 , 40 ns/TAP 0.021 64b RISC [15] 0.18m 6.8G 2 , 2.3 ns/TAP 0.064 FPGA XC4K <ref> [26] </ref> 0.60m 240 CLBs, 14.3 ns/8-TAPs 1.9 Altera 8K [2] 0.30m 30 LEsfi0:92M 2 /LE, 10 ns/TAP 3.6 Full Custom [31] 0.75m 400M 2 , 45 ns/64 TAPs 3.6 [14] 0.60m 140M 2 , 33 ns/16 TAPs 3.5 [29] 0.75m 82M 2 , 50 ns/10 TAPs 2.4 (fixed coefficient) [19] 0.60m <p> Both workstations were estimated simply as Preliminary Copy Contact author &lt;amd@cs.berkeley.edu&gt; for final. Architecture Reference Feature Area and Time 16b 10b Size () TAPs 2 s TAPs 2 s 16b DSP [27] 0.60m 200M 2 , 500 ns/biquad 0.010 0.010 FPGA XC4K <ref> [26] </ref> 0.60m 60 CLBs, 320 ns/biquad 0.044 43 CLBs, 200 ns/biquad 0.093 Full Custom [16] 0.90m 68M 2 , 11.8 ns/4 biquads 5.0 Table 3: IIR Throughput Comparison Architecture Reference Feature Area Keys/Second Size () Keys 2 s FPGA Altera 8K [13] 0.30m 81188 (930M 2 ) 800K 0.00086 RISC [32] <p> Different styles can be used in the FPGA implementation <ref> [26] </ref> depending on the application throughput requirements. There is, however, a minimum area configuration for the FPGA below which further throughput reduction does not allow the area of the implementation to be compressed further.
Reference: [27] <author> A. Picco, J. C. Michalina, B. Laurier, D. Fuin, P. Menut, and JL. Laborie. </author> <title> The ST18940/41: An Advanced Single-chip Digital Signal Processors. </title> <booktitle> In Proceedings of the 1989 IEEE International Symposium on Circuits and Systems, </booktitle> <pages> pages 1559-1562. </pages> <publisher> IEEE, </publisher> <month> May </month> <year> 1989. </year>
Reference-contexts: For SPLASH 2, the omission of the 9 crossbars may make the estimate a bit optimistic. Both workstations were estimated simply as Preliminary Copy Contact author &lt;amd@cs.berkeley.edu&gt; for final. Architecture Reference Feature Area and Time 16b 10b Size () TAPs 2 s TAPs 2 s 16b DSP <ref> [27] </ref> 0.60m 200M 2 , 500 ns/biquad 0.010 0.010 FPGA XC4K [26] 0.60m 60 CLBs, 320 ns/biquad 0.044 43 CLBs, 200 ns/biquad 0.093 Full Custom [16] 0.90m 68M 2 , 11.8 ns/4 biquads 5.0 Table 3: IIR Throughput Comparison Architecture Reference Feature Area Keys/Second Size () Keys 2 s FPGA Altera
Reference: [28] <author> Le Quach and Richard Chueh. </author> <title> CMOS Gate Array Implementation of SPARC. </title> <booktitle> In Digest of Papers COMP-CON'88, </booktitle> <pages> pages 14-17. </pages> <publisher> IEEE, </publisher> <month> Februrary </month> <year> 1988. </year>
Reference-contexts: Architecture Reference Feature Area Cell Updates Size () per Second cu 2 s Custom [20] 2.0m 270M 2 500M y 1.9 FPGA (SPLASH 2) [6] 0.60m 43G 2 3,000M 0.070 (SPLASH) [12] 0.60m 33G 2 370M 0.012 RISC (SparcStation I) <ref> [28] </ref> 0.75m 273M 2 0.87M 0.0032 (SparcStation 10) [1] 0.40m 1.6G 2 1.2M 0.00075 y This number comes via direct calculation from [20] and not the test setup in [21].
Reference: [29] <author> Dirk Reuver and Heinrich Klar. </author> <title> A Configurable Convolution Chip with Programmable Coefficients. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 27(7) </volume> <pages> 1121-1123, </pages> <month> July </month> <year> 1992. </year>
Reference-contexts: 64b RISC [15] 0.18m 6.8G 2 , 2.3 ns/TAP 0.064 FPGA XC4K [26] 0.60m 240 CLBs, 14.3 ns/8-TAPs 1.9 Altera 8K [2] 0.30m 30 LEsfi0:92M 2 /LE, 10 ns/TAP 3.6 Full Custom [31] 0.75m 400M 2 , 45 ns/64 TAPs 3.6 [14] 0.60m 140M 2 , 33 ns/16 TAPs 3.5 <ref> [29] </ref> 0.75m 82M 2 , 50 ns/10 TAPs 2.4 (fixed coefficient) [19] 0.60m 114M 2 , 6.7 ns/43 TAPs 56 (n.b. 16b samples) Table 2: FIR Throughput Comparison - 8b sample, 8b coefficient DES Search In a class project [13] Berkeley students compared the effectiveness of FPGAs for brute-force DES key
Reference: [30] <author> Michael Roe. </author> <title> Performance of Symmetric Ciphers and One-way Hash Functions. </title> <editor> In Ross Anderson, editor, </editor> <title> Fast Software Encryption, </title> <booktitle> volume 809 of Lecture Notes in Computer Science, </booktitle> <pages> pages 83-89. </pages> <publisher> Springer-Verlag, </publisher> <year> 1993. </year>
Reference-contexts: Architecture Reference Feature Area Time/Block Size () blocks 2 s DES IC Custom [35] 1.5m 11.1M 2 3,200 ns 0.028 DES IC Std. Cell [23] 0.50m 344M 2 640 ns 0.0045 FPGA XC3K [34] 0.60m 3 XC3090s = 1.25G 2 3,800 ns 0.00021 RISC [10] <ref> [30] </ref> 0.38m 1.7G 2 34,500 ns 0.000017 Table 6: DES En/Decrypt 9 Reporting Performance When analyzing or reporting FPGA applications, it is generally worthwhile to report the area, time, and energy requirements for the task.
Reference: [31] <author> Peter Ruetz. </author> <title> The Architectures and Design of a 20-MHz Real-Time DSP Chip Set. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 24(2) </volume> <pages> 338-348, </pages> <month> April </month> <year> 1989. </year>
Reference-contexts: [18] 0.65m 350M 2 , 50 ns/TAP 0.057 32b RISC/DSP [24] 0.25m 1.2G 2 , 40 ns/TAP 0.021 64b RISC [15] 0.18m 6.8G 2 , 2.3 ns/TAP 0.064 FPGA XC4K [26] 0.60m 240 CLBs, 14.3 ns/8-TAPs 1.9 Altera 8K [2] 0.30m 30 LEsfi0:92M 2 /LE, 10 ns/TAP 3.6 Full Custom <ref> [31] </ref> 0.75m 400M 2 , 45 ns/64 TAPs 3.6 [14] 0.60m 140M 2 , 33 ns/16 TAPs 3.5 [29] 0.75m 82M 2 , 50 ns/10 TAPs 2.4 (fixed coefficient) [19] 0.60m 114M 2 , 6.7 ns/43 TAPs 56 (n.b. 16b samples) Table 2: FIR Throughput Comparison - 8b sample, 8b coefficient
Reference: [32] <author> Joseph Schultz. </author> <title> A 3.3V 0.6m BiCMOS Superscalar Microprocessor. </title> <booktitle> In 1994 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, </booktitle> <pages> pages 202-203. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1994. </year>
Reference-contexts: Typically processes are named by the minimum transistor channel width and lambda is half this value. So a 1.0m CMOS process would have = 0:5. As long as all features shrink uniformly, a die or macro will occupy the same 2 area as feature geometry shrinks. For example, in <ref> [32] </ref>, Intel describes 0.8m and 0.6m implementations of the Pentium. The 0.8m die is 284mm 2 or 284fi10 6 m 2 ( 0:4m= ) 2 = 1:78G 2 , while the 0.6m die is 163mm 2 or ( 0:3m= ) 2 = 1:81G 2 . <p> [26] 0.60m 60 CLBs, 320 ns/biquad 0.044 43 CLBs, 200 ns/biquad 0.093 Full Custom [16] 0.90m 68M 2 , 11.8 ns/4 biquads 5.0 Table 3: IIR Throughput Comparison Architecture Reference Feature Area Keys/Second Size () Keys 2 s FPGA Altera 8K [13] 0.30m 81188 (930M 2 ) 800K 0.00086 RISC <ref> [32] </ref> [13] 0.30m 1.8G 2 41K 0.000023 Table 4: DES Key Search their processor area; this, too, may be optimistic since the first SPARCs had no on-chip data caches and even the Su-perSparc cache is too small to hold the data required in this computation.
Reference: [33] <author> Dinesh Somasekhar and V. Visvanathan. </author> <title> A 230-MHz Half-Bit Level Pipelinined Multiplier Using True Single-Phase Clocking. </title> <journal> IEEE Transactions on Very Large Scale Integration (VLSI) Systems, </journal> <volume> 1(4) </volume> <pages> 415-422, </pages> <month> December </month> <year> 1993. </year>
Reference-contexts: Preliminary Copy Contact author &lt;amd@cs.berkeley.edu&gt; for final. Architecture Design Feature Area and Time 16fi16 8fi8 Size () mpy scale 2 s 2 s scale 2 s Custom 16fi16 [11] 0.63m 2.6M 2 , 40 ns 9.6 9.6 9.6 9.6 Custom 8fi8 <ref> [33] </ref> 0.80m 3.3M, 4.3 ns 70 70 Gate-Array 16fi16 [5] 0.75m 26M, 30ns 1.3 1.3 1.3 1.3 FPGA XC4K [36] 0.60m 1.25M 2 /CLB [17] 316 CLBs, 26 ns 0.097 [7] 84 CLBs, 40 ns 0.24 [8] 220 CLBs, 12.1 ns 0.30 [7] 22 CLBs, 25 ns 1.5 16b DSP [18]
Reference: [34] <author> Kai Wing Tse, Tung Ip Yuk, and Shu Sing Chan. </author> <title> Implementation of the Data Encryption Standard Algorithm with FPGAs. </title> <editor> In Will Moore and Wayne Luk, editors, </editor> <title> More FPGAs, chapter 6.1. Abingdon EE&CS Books, 49 Five Mile Drive, </title> <address> Oxford OX2 8HR, UK, </address> <year> 1994. </year>
Reference-contexts: Preliminary Copy Contact author &lt;amd@cs.berkeley.edu&gt; for final. Architecture Reference Feature Area Time/Block Size () blocks 2 s DES IC Custom [35] 1.5m 11.1M 2 3,200 ns 0.028 DES IC Std. Cell [23] 0.50m 344M 2 640 ns 0.0045 FPGA XC3K <ref> [34] </ref> 0.60m 3 XC3090s = 1.25G 2 3,800 ns 0.00021 RISC [10] [30] 0.38m 1.7G 2 34,500 ns 0.000017 Table 6: DES En/Decrypt 9 Reporting Performance When analyzing or reporting FPGA applications, it is generally worthwhile to report the area, time, and energy requirements for the task.
Reference: [35] <author> Ingrid Verbauwhede, Frank Hoornaert, Joos Vande-walle, and Hugo J. De Man. </author> <title> Security and Performance Optimization of a New DES Data Encryption Chip. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 23(3) </volume> <pages> 647-656, </pages> <month> June </month> <year> 1988. </year>
Reference-contexts: Preliminary Copy Contact author &lt;amd@cs.berkeley.edu&gt; for final. Architecture Reference Feature Area Time/Block Size () blocks 2 s DES IC Custom <ref> [35] </ref> 1.5m 11.1M 2 3,200 ns 0.028 DES IC Std.
Reference: [36] <author> Xilinx, Inc., </author> <title> 2100 Logic Drive, </title> <address> San Jose, CA 95124. </address> <booktitle> The Programmable Logic Data Book, </booktitle> <year> 1994. </year>
Reference-contexts: Area and Time 16fi16 8fi8 Size () mpy scale 2 s 2 s scale 2 s Custom 16fi16 [11] 0.63m 2.6M 2 , 40 ns 9.6 9.6 9.6 9.6 Custom 8fi8 [33] 0.80m 3.3M, 4.3 ns 70 70 Gate-Array 16fi16 [5] 0.75m 26M, 30ns 1.3 1.3 1.3 1.3 FPGA XC4K <ref> [36] </ref> 0.60m 1.25M 2 /CLB [17] 316 CLBs, 26 ns 0.097 [7] 84 CLBs, 40 ns 0.24 [8] 220 CLBs, 12.1 ns 0.30 [7] 22 CLBs, 25 ns 1.5 16b DSP [18] 0.65m 350M 2 , 50 ns 0.057 0.057 0.057 0.057 RISC [37] 0.75m 125M 2 , 66 ns/cycle (no
Reference: [37] <author> Jeff Yetter, Mark Forsyth, William Jaffe, Darius Tanksalvala, and John Wheeler. </author> <title> A 15 MIPS 32b Microprocessor. </title> <booktitle> In 1987 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, </booktitle> <pages> pages 26-27. </pages> <publisher> IEEE, </publisher> <month> February </month> <year> 1987. </year>
Reference-contexts: 30ns 1.3 1.3 1.3 1.3 FPGA XC4K [36] 0.60m 1.25M 2 /CLB [17] 316 CLBs, 26 ns 0.097 [7] 84 CLBs, 40 ns 0.24 [8] 220 CLBs, 12.1 ns 0.30 [7] 22 CLBs, 25 ns 1.5 16b DSP [18] 0.65m 350M 2 , 50 ns 0.057 0.057 0.057 0.057 RISC <ref> [37] </ref> 0.75m 125M 2 , 66 ns/cycle (no multiplier) [22] two 16b operands - 44 cycles 0.0028 16b constant - 7 cycles 0.017 one 8b operand - 24 cycles 0.0051 8b constant - 4 cycles 0.030 Table 1: Multiplier Throughput Comparison Architecture Reference Feature Area and Time Size () T AP <p> ns/cycle (no multiplier) [22] two 16b operands - 44 cycles 0.0028 16b constant - 7 cycles 0.017 one 8b operand - 24 cycles 0.0051 8b constant - 4 cycles 0.030 Table 1: Multiplier Throughput Comparison Architecture Reference Feature Area and Time Size () T AP s 2 s 32b RISC <ref> [37] </ref> 0.75m 125M 2 , 66 ns/cyclefi6+cycles/TAP 0.020 16b DSP [18] 0.65m 350M 2 , 50 ns/TAP 0.057 32b RISC/DSP [24] 0.25m 1.2G 2 , 40 ns/TAP 0.021 64b RISC [15] 0.18m 6.8G 2 , 2.3 ns/TAP 0.064 FPGA XC4K [26] 0.60m 240 CLBs, 14.3 ns/8-TAPs 1.9 Altera 8K [2] 0.30m
References-found: 37

