FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/* Copyright (C) 2005-2018 Andes Technology Corporation */

#ifndef __NDS32_FPU_INST_H
#define __NDS32_FPU_INST_H

#define cop0_op	0x35

/* bench 733.0.0 e72c5170deb2 */
/* bench 733.0.1 da40997ef7a6 */
/* bench 733.0.2 7eaf64f37b3f */
/* bench 733.0.3 61695460bcbb */
/* bench 733.0.4 fa836ec2df31 */
/* bench 733.0.5 0567b918cd2b */
/* bench 733.0.6 00225a2a48ee */
#define fs1_op	0x0
#define fs2_op  0x4
#define fd1_op  0x8
#define fd2_op  0xc

/*
 * FS1 opcode.
 */
enum fs1 {
	fadds_op, fsubs_op, fcpynss_op, fcpyss_op,
	fmadds_op, fmsubs_op, fcmovns_op, fcmovzs_op,
	fnmadds_op, fnmsubs_op,
	fmuls_op = 0xc, fdivs_op,
	fs1_f2op_op = 0xf
};

/*
 * FS1/F2OP opcode.
 */
enum fs1_f2 {
	fs2d_op, fsqrts_op,
	fui2s_op = 0x8, fsi2s_op = 0xc,
	fs2ui_op = 0x10, fs2ui_z_op = 0x14,
	fs2si_op = 0x18, fs2si_z_op = 0x1c
};

/*
 * FS2 opcode.
 */
enum fs2 {
	fcmpeqs_op, fcmpeqs_e_op, fcmplts_op, fcmplts_e_op,
	fcmples_op, fcmples_e_op, fcmpuns_op, fcmpuns_e_op
/* bench 448.0.0 e5fce578ae8c */
/* bench 448.0.1 bcaf10db0047 */
/* bench 448.0.2 18d3bec02f49 */
/* bench 448.0.3 a440ff904423 */
/* bench 448.0.4 7b20d7a13a06 */
/* bench 448.0.5 dbd48e33d122 */
/* bench 448.0.6 dd800ab9b5a4 */
 * FD1 opcode.
 */
enum fd1 {
	faddd_op, fsubd_op, fcpynsd_op, fcpysd_op,
	fmaddd_op, fmsubd_op, fcmovnd_op, fcmovzd_op,
	fnmaddd_op, fnmsubd_op,
	fmuld_op = 0xc, fdivd_op, fd1_f2op_op = 0xf
};

/*
/* bench 24393.0.0 5c6793a0889b */
/* bench 24393.0.1 f71738f52c2f */
/* bench 24393.0.2 ff8306f2338d */
/* bench 24393.0.3 c6a267c30f85 */
/* bench 24393.0.4 a8d8d08196b4 */
/* bench 24393.0.5 2da3690ca2df */
/* bench 24393.0.6 0a8b5216043a */
/* bench 24393.0.7 dc5801b067a7 */
/* bench 24393.0.8 71759783ffbd */
/* bench 24393.0.9 86510c116e1c */
/* bench 24393.0.10 993bac4d8b67 */
enum fd1_f2 {
	fd2s_op, fsqrtd_op,
	fui2d_op = 0x8, fsi2d_op = 0xc,
	fd2ui_op = 0x10, fd2ui_z_op = 0x14,
	fd2si_op = 0x18, fd2si_z_op = 0x1c
};

/*
 * FD2 opcode.
 */
enum fd2 {
	fcmpeqd_op, fcmpeqd_e_op, fcmpltd_op, fcmpltd_e_op,
/* bench 17656.5.0 eca62927cbe9 */
/* bench 17656.5.1 dbde20e86319 */
/* bench 17656.5.2 9d979b178af0 */
/* bench 17656.5.3 a3a4a009ff29 */
/* bench 17656.5.4 9a068d926d0d */
/* bench 17656.5.5 19a6eb1c0f8c */
/* bench 17656.5.6 8db9b6e9ac8a */
/* bench 17656.5.7 2610759d38f6 */
/* bench 17656.5.8 fa9d50469109 */
/* bench 17656.5.9 984faf26a7b6 */
/* bench 17656.5.10 49347aaeb38f */
};

#define NDS32Insn(x) x

#define I_OPCODE_off			25
#define NDS32Insn_OPCODE(x)		(NDS32Insn(x) >> I_OPCODE_off)

#define I_OPCODE_offRt			20
#define I_OPCODE_mskRt			(0x1fUL << I_OPCODE_offRt)
/* bench 4503.1.0 6f1d896f9079 */
/* bench 4503.1.1 cc3fd1df9255 */
/* bench 4503.1.2 ca4888c2a7ef */
/* bench 4503.1.3 e76c7e3162cb */
/* bench 4503.1.4 b3f02a86a918 */
/* bench 4503.1.5 b66014613b12 */
/* bench 4503.1.6 5cf532b3bcfb */
/* bench 4503.1.7 c951e3f6e5a2 */
/* bench 4503.1.8 b57b9d1ea908 */
/* bench 4503.1.9 ab0723b35424 */

#define I_OPCODE_offRa			15
#define I_OPCODE_mskRa			(0x1fUL << I_OPCODE_offRa)
#define NDS32Insn_OPCODE_Ra(x) \
	((NDS32Insn(x) & I_OPCODE_mskRa) >> I_OPCODE_offRa)

/* bench 614.0.0 d13e86c438c1 */
/* bench 614.0.1 029a23e9abdd */
/* bench 614.0.2 d2c13be6f55e */
/* bench 614.0.3 4590924f198a */
/* bench 614.0.4 f032e741be04 */
/* bench 614.0.5 d1e1e46e6c6b */
/* bench 614.0.6 9aa6bec65d46 */
/* bench 614.0.7 78dc64c63ef7 */
/* bench 614.0.8 b9c80db1e5bd */
	((NDS32Insn(x) & I_OPCODE_mskRb) >> I_OPCODE_offRb)

#define I_OPCODE_offbit1014		10
#define I_OPCODE_mskbit1014		(0x1fUL << I_OPCODE_offbit1014)
#define NDS32Insn_OPCODE_BIT1014(x) \
	((NDS32Insn(x) & I_OPCODE_mskbit1014) >> I_OPCODE_offbit1014)

#define I_OPCODE_offbit69		6
#define I_OPCODE_mskbit69		(0xfUL << I_OPCODE_offbit69)
#define NDS32Insn_OPCODE_BIT69(x) \
	((NDS32Insn(x) & I_OPCODE_mskbit69) >> I_OPCODE_offbit69)

#define I_OPCODE_offCOP0		0
#define I_OPCODE_mskCOP0		(0x3fUL << I_OPCODE_offCOP0)
#define NDS32Insn_OPCODE_COP0(x) \
	((NDS32Insn(x) & I_OPCODE_mskCOP0) >> I_OPCODE_offCOP0)

#endif /* __NDS32_FPU_INST_H */
