

================================================================
== Vitis HLS Report for 'conv3_Pipeline_IN_K_L'
================================================================
* Date:           Thu Nov  2 17:53:42 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      808|      808|  8.080 us|  8.080 us|  808|  808|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- IN_K_L  |      806|      806|         7|          1|          1|   800|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.57>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%loop_index_i21 = alloca i32 1"   --->   Operation 10 'alloca' 'loop_index_i21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 11 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bin = alloca i32 1"   --->   Operation 13 'alloca' 'bin' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten18 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln118_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln118"   --->   Operation 15 'read' 'sext_ln118_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln118_cast = sext i62 %sext_ln118_read"   --->   Operation 16 'sext' 'sext_ln118_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w3, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 512, void @empty_8, void @empty_4, void @empty_6, i32 16, i32 16, i32 256, i32 256, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten18"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %bin"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %k"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %loop_index_i21"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i22"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%k_1 = load i3 %k" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 24 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten18_load = load i10 %indvar_flatten18" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 26 'load' 'indvar_flatten18_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [7/7] (0.78ns)   --->   "%urem_ln119 = urem i3 %k_1, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 27 'urem' 'urem_ln119' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.78ns)   --->   "%icmp_ln118 = icmp_eq  i10 %indvar_flatten18_load, i10 800" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 28 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%add_ln118_1 = add i10 %indvar_flatten18_load, i10 1" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 29 'add' 'add_ln118_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln118, void %for.inc20.i, void %KR.preheader.exitStub" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 30 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%loop_index_i21_load = load i3 %loop_index_i21"   --->   Operation 31 'load' 'loop_index_i21_load' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.78ns)   --->   "%icmp_ln119 = icmp_eq  i6 %indvar_flatten_load, i6 25" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 32 'icmp' 'icmp_ln119' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.20ns)   --->   "%select_ln118 = select i1 %icmp_ln119, i3 0, i3 %k_1" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 33 'select' 'select_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln118)   --->   "%xor_ln118 = xor i1 %icmp_ln119, i1 1" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 34 'xor' 'xor_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.67ns)   --->   "%exitcond3610292 = icmp_eq  i3 %loop_index_i21_load, i3 5"   --->   Operation 35 'icmp' 'exitcond3610292' <Predicate = (!icmp_ln118)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln118 = and i1 %exitcond3610292, i1 %xor_ln118" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 36 'and' 'and_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.67ns)   --->   "%add_ln119 = add i3 %select_ln118, i3 1" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 37 'add' 'add_ln119' <Predicate = (!icmp_ln118)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln119)   --->   "%or_ln119 = or i1 %and_ln118, i1 %icmp_ln119" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 38 'or' 'or_ln119' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln119 = select i1 %or_ln119, i3 0, i3 %loop_index_i21_load" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 39 'select' 'select_ln119' <Predicate = (!icmp_ln118)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [7/7] (0.78ns)   --->   "%urem_ln119_1 = urem i3 %add_ln119, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 40 'urem' 'urem_ln119_1' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.20ns)   --->   "%select_ln119_3 = select i1 %and_ln118, i3 %add_ln119, i3 %select_ln118" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 41 'select' 'select_ln119_3' <Predicate = (!icmp_ln118)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%select_ln119_cast = zext i3 %select_ln119" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 42 'zext' 'select_ln119_cast' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.22ns)   --->   "%mul61 = mul i7 %select_ln119_cast, i7 11" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 43 'mul' 'mul61' <Predicate = (!icmp_ln118)> <Delay = 1.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %mul61, i32 5, i32 6" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 44 'partselect' 'tmp' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 45 [7/7] (0.78ns)   --->   "%empty_72 = urem i3 %select_ln119, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 45 'urem' 'empty_72' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.67ns)   --->   "%empty = add i3 %select_ln119, i3 1" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 46 'add' 'empty' <Predicate = (!icmp_ln118)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.78ns)   --->   "%add_ln119_1 = add i6 %indvar_flatten_load, i6 1" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 47 'add' 'add_ln119_1' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%select_ln119_4 = select i1 %icmp_ln119, i6 1, i6 %add_ln119_1" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 48 'select' 'select_ln119_4' <Predicate = (!icmp_ln118)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln118 = store i10 %add_ln118_1, i10 %indvar_flatten18" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 49 'store' 'store_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln119 = store i6 %select_ln119_4, i6 %indvar_flatten" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 50 'store' 'store_ln119' <Predicate = (!icmp_ln118)> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln119 = store i3 %select_ln119_3, i3 %k" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 51 'store' 'store_ln119' <Predicate = (!icmp_ln118)> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln119 = store i3 %empty, i3 %loop_index_i21" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 52 'store' 'store_ln119' <Predicate = (!icmp_ln118)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i3 %k_1" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 53 'zext' 'zext_ln119' <Predicate = (!icmp_ln119 & !and_ln118)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.22ns)   --->   "%mul_ln119 = mul i7 %zext_ln119, i7 11" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 54 'mul' 'mul_ln119' <Predicate = (!icmp_ln119 & !and_ln118)> <Delay = 1.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%udiv_ln_cast = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %mul_ln119, i32 5, i32 6" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 55 'partselect' 'udiv_ln_cast' <Predicate = (!icmp_ln119 & !and_ln118)> <Delay = 0.00>
ST_2 : Operation 56 [6/7] (0.78ns)   --->   "%urem_ln119 = urem i3 %k_1, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 56 'urem' 'urem_ln119' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%bin_load = load i6 %bin" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 57 'load' 'bin_load' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.78ns)   --->   "%add_ln118 = add i6 %bin_load, i6 1" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 58 'add' 'add_ln118' <Predicate = (!icmp_ln118 & icmp_ln119)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.38ns)   --->   "%select_ln118_1 = select i1 %icmp_ln119, i6 %add_ln118, i6 %bin_load" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 59 'select' 'select_ln118_1' <Predicate = (!icmp_ln118)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node empty_70)   --->   "%empty_69 = shl i6 %select_ln118_1, i6 1" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 60 'shl' 'empty_69' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node empty_70)   --->   "%select_ln118_2 = select i1 %icmp_ln119, i2 0, i2 %udiv_ln_cast" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 61 'select' 'select_ln118_2' <Predicate = (!icmp_ln118 & !and_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i3 %add_ln119" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 62 'zext' 'zext_ln119_1' <Predicate = (!icmp_ln118 & and_ln118)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.22ns)   --->   "%mul_ln119_1 = mul i7 %zext_ln119_1, i7 11" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 63 'mul' 'mul_ln119_1' <Predicate = (!icmp_ln118 & and_ln118)> <Delay = 1.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node empty_70)   --->   "%udiv_ln119_mid1_cast = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %mul_ln119_1, i32 5, i32 6" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 64 'partselect' 'udiv_ln119_mid1_cast' <Predicate = (!icmp_ln118 & and_ln118)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node empty_70)   --->   "%select_ln119_1 = select i1 %and_ln118, i2 %udiv_ln119_mid1_cast, i2 %select_ln118_2" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 65 'select' 'select_ln119_1' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node empty_70)   --->   "%select_ln119_1_cast = zext i2 %select_ln119_1" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 66 'zext' 'select_ln119_1_cast' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.78ns) (out node of the LUT)   --->   "%empty_70 = add i6 %empty_69, i6 %select_ln119_1_cast" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 67 'add' 'empty_70' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %empty_70, i1 0" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 68 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 69 [6/7] (0.78ns)   --->   "%urem_ln119_1 = urem i3 %add_ln119, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 69 'urem' 'urem_ln119_1' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i2 %tmp" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 70 'zext' 'tmp_21_cast' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.77ns)   --->   "%empty_71 = add i7 %tmp_s, i7 %tmp_21_cast" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 71 'add' 'empty_71' <Predicate = (!icmp_ln118)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [6/7] (0.78ns)   --->   "%empty_72 = urem i3 %select_ln119, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 72 'urem' 'empty_72' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln118 = store i6 %select_ln118_1, i6 %bin" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 73 'store' 'store_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.42>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i22"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.78>
ST_3 : Operation 75 [5/7] (0.78ns)   --->   "%urem_ln119 = urem i3 %k_1, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 75 'urem' 'urem_ln119' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [5/7] (0.78ns)   --->   "%urem_ln119_1 = urem i3 %add_ln119, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 76 'urem' 'urem_ln119_1' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [5/7] (0.78ns)   --->   "%empty_72 = urem i3 %select_ln119, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 77 'urem' 'empty_72' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.78>
ST_4 : Operation 78 [4/7] (0.78ns)   --->   "%urem_ln119 = urem i3 %k_1, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 78 'urem' 'urem_ln119' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [4/7] (0.78ns)   --->   "%urem_ln119_1 = urem i3 %add_ln119, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 79 'urem' 'urem_ln119_1' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [4/7] (0.78ns)   --->   "%empty_72 = urem i3 %select_ln119, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 80 'urem' 'empty_72' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.78>
ST_5 : Operation 81 [3/7] (0.78ns)   --->   "%urem_ln119 = urem i3 %k_1, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 81 'urem' 'urem_ln119' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [3/7] (0.78ns)   --->   "%urem_ln119_1 = urem i3 %add_ln119, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 82 'urem' 'urem_ln119_1' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [3/7] (0.78ns)   --->   "%empty_72 = urem i3 %select_ln119, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 83 'urem' 'empty_72' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%w3_addr = getelementptr i32 %w3, i64 %sext_ln118_cast" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 84 'getelementptr' 'w3_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [2/7] (0.78ns)   --->   "%urem_ln119 = urem i3 %k_1, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 85 'urem' 'urem_ln119' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [2/7] (0.78ns)   --->   "%urem_ln119_1 = urem i3 %add_ln119, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 86 'urem' 'urem_ln119_1' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [2/7] (0.78ns)   --->   "%empty_72 = urem i3 %select_ln119, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 87 'urem' 'empty_72' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (7.30ns)   --->   "%w3_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %w3_addr" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 88 'read' 'w3_addr_read' <Predicate = (!icmp_ln118)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.19>
ST_7 : Operation 89 [1/7] (0.78ns)   --->   "%urem_ln119 = urem i3 %k_1, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 89 'urem' 'urem_ln119' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i2 %urem_ln119" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 90 'trunc' 'trunc_ln119' <Predicate = (!icmp_ln119 & !and_ln118)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 91 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @IN_K_L_str"   --->   Operation 92 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800"   --->   Operation 93 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln119_2)   --->   "%select_ln118_3 = select i1 %icmp_ln119, i2 0, i2 %trunc_ln119" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 94 'select' 'select_ln118_3' <Predicate = (!icmp_ln118 & !and_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 95 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @K_L_str"   --->   Operation 96 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 97 [1/7] (0.78ns)   --->   "%urem_ln119_1 = urem i3 %add_ln119, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 97 'urem' 'urem_ln119_1' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln119_2)   --->   "%trunc_ln119_1 = trunc i2 %urem_ln119_1" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 98 'trunc' 'trunc_ln119_1' <Predicate = (!icmp_ln118 & and_ln118)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.17ns) (out node of the LUT)   --->   "%select_ln119_2 = select i1 %and_ln118, i2 %trunc_ln119_1, i2 %select_ln118_3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 99 'select' 'select_ln119_2' <Predicate = (!icmp_ln118)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 100 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%p_cast2 = zext i7 %empty_71" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 101 'zext' 'p_cast2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0, i64 0, i64 %p_cast2" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 102 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0, i64 0, i64 %p_cast2" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 103 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0, i64 0, i64 %p_cast2" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 104 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0, i64 0, i64 %p_cast2" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 105 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0, i64 0, i64 %p_cast2" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 106 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0, i64 0, i64 %p_cast2" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 107 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 108 [1/7] (0.78ns)   --->   "%empty_72 = urem i3 %select_ln119, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 108 'urem' 'empty_72' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%empty_73 = trunc i2 %empty_72" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 109 'trunc' 'empty_73' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%empty_74 = bitcast i32 %w3_addr_read" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 110 'bitcast' 'empty_74' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.73ns)   --->   "%switch_ln119 = switch i2 %select_ln119_2, void %.case.2, i2 0, void %.case.0, i2 1, void %.case.1" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 111 'switch' 'switch_ln119' <Predicate = (!icmp_ln118)> <Delay = 0.73>
ST_7 : Operation 112 [1/1] (0.73ns)   --->   "%switch_ln119 = switch i2 %empty_73, void %.exit9, i2 0, void %.case.010, i2 1, void %.case.111" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 112 'switch' 'switch_ln119' <Predicate = (!icmp_ln118 & select_ln119_2 == 1)> <Delay = 0.73>
ST_7 : Operation 113 [1/1] (1.23ns)   --->   "%store_ln118 = store i32 %empty_74, i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 113 'store' 'store_ln118' <Predicate = (!icmp_ln118 & select_ln119_2 == 1 & empty_73 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit9"   --->   Operation 114 'br' 'br_ln0' <Predicate = (!icmp_ln118 & select_ln119_2 == 1 & empty_73 == 1)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (1.23ns)   --->   "%store_ln118 = store i32 %empty_74, i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 115 'store' 'store_ln118' <Predicate = (!icmp_ln118 & select_ln119_2 == 1 & empty_73 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit9"   --->   Operation 116 'br' 'br_ln0' <Predicate = (!icmp_ln118 & select_ln119_2 == 1 & empty_73 == 0)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 117 'br' 'br_ln0' <Predicate = (!icmp_ln118 & select_ln119_2 == 1)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.73ns)   --->   "%switch_ln119 = switch i2 %empty_73, void %.exit4, i2 0, void %.case.05, i2 1, void %.case.16" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 118 'switch' 'switch_ln119' <Predicate = (!icmp_ln118 & select_ln119_2 == 0)> <Delay = 0.73>
ST_7 : Operation 119 [1/1] (1.23ns)   --->   "%store_ln118 = store i32 %empty_74, i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 119 'store' 'store_ln118' <Predicate = (!icmp_ln118 & select_ln119_2 == 0 & empty_73 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit4"   --->   Operation 120 'br' 'br_ln0' <Predicate = (!icmp_ln118 & select_ln119_2 == 0 & empty_73 == 1)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (1.23ns)   --->   "%store_ln118 = store i32 %empty_74, i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 121 'store' 'store_ln118' <Predicate = (!icmp_ln118 & select_ln119_2 == 0 & empty_73 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit4"   --->   Operation 122 'br' 'br_ln0' <Predicate = (!icmp_ln118 & select_ln119_2 == 0 & empty_73 == 0)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 123 'br' 'br_ln0' <Predicate = (!icmp_ln118 & select_ln119_2 == 0)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.73ns)   --->   "%switch_ln119 = switch i2 %empty_73, void %.exit14, i2 0, void %.case.015, i2 1, void %.case.116" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 124 'switch' 'switch_ln119' <Predicate = (!icmp_ln118 & select_ln119_2 != 0 & select_ln119_2 != 1)> <Delay = 0.73>
ST_7 : Operation 125 [1/1] (1.23ns)   --->   "%store_ln118 = store i32 %empty_74, i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 125 'store' 'store_ln118' <Predicate = (!icmp_ln118 & select_ln119_2 != 0 & select_ln119_2 != 1 & empty_73 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit14"   --->   Operation 126 'br' 'br_ln0' <Predicate = (!icmp_ln118 & select_ln119_2 != 0 & select_ln119_2 != 1 & empty_73 == 1)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (1.23ns)   --->   "%store_ln118 = store i32 %empty_74, i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 127 'store' 'store_ln118' <Predicate = (!icmp_ln118 & select_ln119_2 != 0 & select_ln119_2 != 1 & empty_73 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit14"   --->   Operation 128 'br' 'br_ln0' <Predicate = (!icmp_ln118 & select_ln119_2 != 0 & select_ln119_2 != 1 & empty_73 == 0)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 129 'br' 'br_ln0' <Predicate = (!icmp_ln118 & select_ln119_2 != 0 & select_ln119_2 != 1)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 130 'ret' 'ret_ln0' <Predicate = (icmp_ln118)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.575ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [11]  (0.000 ns)
	'load' operation ('indvar_flatten_load', src/conv3.cpp:119->src/conv3.cpp:41) on local variable 'indvar_flatten' [25]  (0.000 ns)
	'icmp' operation ('icmp_ln119', src/conv3.cpp:119->src/conv3.cpp:41) [43]  (0.781 ns)
	'xor' operation ('xor_ln118', src/conv3.cpp:118->src/conv3.cpp:41) [50]  (0.000 ns)
	'and' operation ('and_ln118', src/conv3.cpp:118->src/conv3.cpp:41) [52]  (0.287 ns)
	'or' operation ('or_ln119', src/conv3.cpp:119->src/conv3.cpp:41) [55]  (0.000 ns)
	'select' operation ('select_ln119', src/conv3.cpp:119->src/conv3.cpp:41) [56]  (0.287 ns)
	'mul' operation ('mul61', src/conv3.cpp:119->src/conv3.cpp:41) [70]  (1.220 ns)

 <State 2>: 2.774ns
The critical path consists of the following:
	'mul' operation ('mul_ln119', src/conv3.cpp:119->src/conv3.cpp:41) [29]  (1.220 ns)
	'select' operation ('select_ln118_2', src/conv3.cpp:118->src/conv3.cpp:41) [47]  (0.000 ns)
	'select' operation ('select_ln119_1', src/conv3.cpp:119->src/conv3.cpp:41) [60]  (0.000 ns)
	'add' operation ('empty_70', src/conv3.cpp:118->src/conv3.cpp:41) [62]  (0.781 ns)
	'add' operation ('empty_71', src/conv3.cpp:118->src/conv3.cpp:41) [73]  (0.773 ns)

 <State 3>: 0.781ns
The critical path consists of the following:
	'urem' operation ('urem_ln119', src/conv3.cpp:119->src/conv3.cpp:41) [31]  (0.781 ns)

 <State 4>: 0.781ns
The critical path consists of the following:
	'urem' operation ('urem_ln119', src/conv3.cpp:119->src/conv3.cpp:41) [31]  (0.781 ns)

 <State 5>: 0.781ns
The critical path consists of the following:
	'urem' operation ('urem_ln119', src/conv3.cpp:119->src/conv3.cpp:41) [31]  (0.781 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('w3_addr', src/conv3.cpp:118->src/conv3.cpp:41) [27]  (0.000 ns)
	bus read operation ('w3_addr_read', src/conv3.cpp:118->src/conv3.cpp:41) on port 'w3' (src/conv3.cpp:118->src/conv3.cpp:41) [83]  (7.300 ns)

 <State 7>: 2.197ns
The critical path consists of the following:
	'urem' operation ('urem_ln119', src/conv3.cpp:119->src/conv3.cpp:41) [31]  (0.781 ns)
	'select' operation ('select_ln118_3', src/conv3.cpp:118->src/conv3.cpp:41) [48]  (0.000 ns)
	'select' operation ('select_ln119_2', src/conv3.cpp:119->src/conv3.cpp:41) [66]  (0.179 ns)
	blocking operation 1.237 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
