INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Advait-embedded/Xilinx-Vivado/Xilinx projects/Assignment4/Assignment4.srcs/sources_1/new/PRIORITY_ENCODER_4to2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRIORITY_ENCODER_4to2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Advait-embedded/Xilinx-Vivado/Xilinx projects/Assignment4/Assignment4.srcs/sources_1/new/PRIORITY_ENCODER_4to2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRIORITY_ENCODER_4to2_tb
