--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml stage0.twx stage0.ncd -o stage0.twr stage0.pcf

Design file:              stage0.ncd
Physical constraint file: stage0.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ccr_z       |    1.501(R)|      SLOW  |    0.204(R)|      SLOW  |clk_BUFGP         |   0.000|
clr         |    2.048(R)|      SLOW  |    0.636(R)|      SLOW  |clk_BUFGP         |   0.000|
i_pending   |    1.855(R)|      SLOW  |    0.233(R)|      SLOW  |clk_BUFGP         |   0.000|
instr<0>    |    1.823(R)|      SLOW  |   -0.171(R)|      SLOW  |clk_BUFGP         |   0.000|
instr<1>    |    1.600(R)|      SLOW  |    0.202(R)|      SLOW  |clk_BUFGP         |   0.000|
instr<2>    |    1.632(R)|      SLOW  |    0.175(R)|      SLOW  |clk_BUFGP         |   0.000|
instr<3>    |    2.529(R)|      SLOW  |    0.415(R)|      SLOW  |clk_BUFGP         |   0.000|
instr<4>    |    2.769(R)|      SLOW  |    0.177(R)|      SLOW  |clk_BUFGP         |   0.000|
instr<5>    |    2.672(R)|      SLOW  |    0.371(R)|      SLOW  |clk_BUFGP         |   0.000|
instr<6>    |    2.603(R)|      SLOW  |    0.458(R)|      SLOW  |clk_BUFGP         |   0.000|
instr<7>    |    2.940(R)|      SLOW  |    0.489(R)|      SLOW  |clk_BUFGP         |   0.000|
stg1_state  |    1.714(R)|      SLOW  |    0.663(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
ctrl<0>     |        10.527(R)|      SLOW  |         4.598(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<1>     |        12.750(R)|      SLOW  |         4.799(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<2>     |        13.461(R)|      SLOW  |         5.260(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<3>     |        10.558(R)|      SLOW  |         4.605(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<4>     |        12.750(R)|      SLOW  |         4.799(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<5>     |        13.166(R)|      SLOW  |         5.073(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<6>     |        10.765(R)|      SLOW  |         4.570(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<7>     |        11.097(R)|      SLOW  |         4.706(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<8>     |        12.197(R)|      SLOW  |         4.606(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<9>     |        10.619(R)|      SLOW  |         4.462(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<11>    |         9.995(R)|      SLOW  |         4.275(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<12>    |        12.642(R)|      SLOW  |         4.782(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<13>    |        10.031(R)|      SLOW  |         4.326(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<14>    |        12.391(R)|      SLOW  |         4.639(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<15>    |        10.299(R)|      SLOW  |         4.469(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<16>    |        12.686(R)|      SLOW  |         4.826(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<17>    |        10.716(R)|      SLOW  |         4.498(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<18>    |         9.847(R)|      SLOW  |         4.151(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<19>    |        11.710(R)|      SLOW  |         4.191(R)|      FAST  |clk_BUFGP         |   0.000|
stg0_state  |         9.555(R)|      SLOW  |         3.982(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.587|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Apr 16 14:56:33 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 277 MB



