{
    "common/dpram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dpram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "dpram.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] A subcircuit model for 'dual_port_ram' with matching ports was not found."
        ]
    },
    "common/dpram/no_arch": {
        "test_name": "common/dpram/no_arch",
        "input_blif": "dpram.blif",
        "max_rss(MiB)": 67.2,
        "exec_time(ms)": 298.6,
        "techmap_time(ms)": 97.8,
        "Latch Drivers": 1,
        "Pi": 48,
        "Po": 32,
        "logic element": 13648,
        "latch": 4096,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 13648,
        "Total Node": 17745
    },
    "common/spram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/spram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "spram.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] A subcircuit model for 'single_port_ram' with matching ports was not found."
        ]
    },
    "common/spram/no_arch": {
        "test_name": "common/spram/no_arch",
        "input_blif": "spram.blif",
        "max_rss(MiB)": 48.5,
        "exec_time(ms)": 183.1,
        "techmap_time(ms)": 57.4,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 16,
        "logic element": 8744,
        "latch": 4096,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 8744,
        "Total Node": 12841
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
