// seqAddTreeAdder.vp
//;my $bW = $self->get_parent()->get_parent()->get_param('bitWidth');

module `mname` (
input logic [`2*$bW-1`:0] a,
input logic [`2*$bW-1`:0] b,
input logic clk,
output logic [`2*$bW-1`:0] z
);


	always @(posedge clk)
	begin
		z<=a+b;
	end

// Empty module
endmodule: `mname`
