#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Oct  6 15:31:57 2021
# Process ID: 5992
# Current directory: C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19932 C:\Users\cyber\OneDrive\Documents\VivadoProjects\lab5\lab5.xpr
# Log file: C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/vivado.log
# Journal file: C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5/lab5.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.srcs/sim_1/new/top_L5_tb.v w ]
add_files -fileset sim_1 C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.srcs/sim_1/new/top_L5_tb.v
update_compile_order -fileset sim_1
set_property top top_L5_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5/lab5.srcs/sources_1/new/top.v]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5/lab5.srcs/sources_1/new/top.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_global_include true [get_files  C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5/lab5.srcs/sources_1/new/top.v]
update_compile_order -fileset sources_1
set_property is_global_include false [get_files  C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5/lab5.srcs/sources_1/new/top.v]
set_property used_in_simulation false [get_files  C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5/lab5.srcs/sources_1/new/top.v]
set_property used_in_simulation false [get_files  C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.srcs/sources_1/new/bcd_32.v]
set_property used_in_simulation false [get_files  C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.srcs/sources_1/new/bcd_counter.v]
set_property used_in_simulation false [get_files  {C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.srcs/sources_1/new/ssd_gen.v C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.srcs/sources_1/new/clk_divider.v}]
reset_run synth_1
launch_runs impl_1 -jobs 4
[Wed Oct  6 15:46:21 2021] Launched synth_1...
Run output will be captured here: C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.runs/synth_1/runme.log
[Wed Oct  6 15:46:21 2021] Launched impl_1...
Run output will be captured here: C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1064.375 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1754.305 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1754.305 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1754.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1869.719 ; gain = 1069.254
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_L5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_L5_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.srcs/sim_1/new/top_L5_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_L5_tb
INFO: [VRFC 10-2458] undeclared symbol e_tb, assumed default net type wire [C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.srcs/sim_1/new/top_L5_tb.v:39]
INFO: [VRFC 10-2458] undeclared symbol LED_tb, assumed default net type wire [C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.srcs/sim_1/new/top_L5_tb.v:42]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto abb29a2a98bd4c908a14835f8dcefce7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_L5_tb_behav xil_defaultlib.top_L5_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto abb29a2a98bd4c908a14835f8dcefce7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_L5_tb_behav xil_defaultlib.top_L5_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'LED' on this module [C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.srcs/sim_1/new/top_L5_tb.v:42]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.srcs/sim_1/new/top_L5_tb.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_L5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_L5_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.srcs/sim_1/new/top_L5_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_L5_tb
INFO: [VRFC 10-2458] undeclared symbol e_tb, assumed default net type wire [C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.srcs/sim_1/new/top_L5_tb.v:39]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto abb29a2a98bd4c908a14835f8dcefce7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_L5_tb_behav xil_defaultlib.top_L5_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto abb29a2a98bd4c908a14835f8dcefce7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_L5_tb_behav xil_defaultlib.top_L5_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.srcs/sim_1/new/top_L5_tb.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_L5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_L5_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.srcs/sim_1/new/top_L5_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_L5_tb
INFO: [VRFC 10-2458] undeclared symbol e_tb, assumed default net type wire [C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.srcs/sim_1/new/top_L5_tb.v:39]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto abb29a2a98bd4c908a14835f8dcefce7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_L5_tb_behav xil_defaultlib.top_L5_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto abb29a2a98bd4c908a14835f8dcefce7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_L5_tb_behav xil_defaultlib.top_L5_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 8 into 'tmp' is out of bounds [C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.srcs/sources_1/new/bcd_32.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.bcd_counter
Compiling module xil_defaultlib.bcd_32_default
Compiling module xil_defaultlib.sdd_gen
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_L5_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_L5_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim/xsim.dir/top_L5_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct  6 17:19:39 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_L5_tb_behav -key {Behavioral:sim_1:Functional:top_L5_tb} -tclbatch {top_L5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_L5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_L5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2732.844 ; gain = 19.258
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_L5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_L5_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto abb29a2a98bd4c908a14835f8dcefce7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_L5_tb_behav xil_defaultlib.top_L5_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto abb29a2a98bd4c908a14835f8dcefce7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_L5_tb_behav xil_defaultlib.top_L5_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 8 into 'tmp' is out of bounds [C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.srcs/sources_1/new/bcd_32.v:47]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_L5_tb_behav -key {Behavioral:sim_1:Functional:top_L5_tb} -tclbatch {top_L5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_L5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_L5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_L5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_L5_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto abb29a2a98bd4c908a14835f8dcefce7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_L5_tb_behav xil_defaultlib.top_L5_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto abb29a2a98bd4c908a14835f8dcefce7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_L5_tb_behav xil_defaultlib.top_L5_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 8 into 'tmp' is out of bounds [C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.srcs/sources_1/new/bcd_32.v:47]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_L5_tb_behav -key {Behavioral:sim_1:Functional:top_L5_tb} -tclbatch {top_L5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_L5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_L5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  6 21:12:35 2021...
