import{_ as e,a,b as t,c as l,d as n,e as r,f as o,g as s,h as d,i as c,j as h,k as p,l as u,m,n as g,o as f,p as b,q as P,r as w,s as _,t as y,u as x,v,w as z,x as T,y as k,z as S,A,B as M,C as G,D as R,E as U,F as q,G as O}from"./027_ep2-bnsUQED8.js";import{_ as F}from"./plugin-vue_export-helper-x3n3nnut.js";import{o as C,c as E,f as B,a as i,b as D,e as Z}from"./app-NIm1MqEj.js";const L={},V=i("h1",{id:"distributed-training-part-4-parallel-strategies",tabindex:"-1"},[i("a",{class:"header-anchor",href:"#distributed-training-part-4-parallel-strategies","aria-hidden":"true"},"#"),D(" Distributed Training Part 4: Parallel Strategies")],-1),N=Z('<h2 id="_1-five-dimensions-of-parallelization-strategies" tabindex="-1"><a class="header-anchor" href="#_1-five-dimensions-of-parallelization-strategies" aria-hidden="true">#</a> 1. Five Dimensions of Parallelization Strategies</h2><h3 id="_1-1-five-dimensions" tabindex="-1"><a class="header-anchor" href="#_1-1-five-dimensions" aria-hidden="true">#</a> 1.1. Five Dimensions</h3><ul><li>Data Parallelism (DP) -&gt; batch dimension <ul><li>ZeRO (Zero Redundancy Optimizer) <ul><li>ZeRO-1: optimizer state sharding</li><li>ZeRO-2: optimizer state + gradient sharding</li><li>ZeRO-3 / FSDP (Fully-Sharded Data Parallelism): optimizer state + gradient + parameter sharding</li></ul></li></ul></li><li>Tensor Parallelism (TP) -&gt; hidden_state dimension</li><li>Sequence Parallelism (SP) -&gt; sequence dimension</li><li>Context Parallelism (CP) -&gt; sequence dimension</li><li>Pipeline Parallelism (PP) -&gt; model_layer dimension</li><li>Expert Parallelism (EP) -&gt; model_expert dimension</li></ul><h3 id="_1-2-combining-multiple-parallel-strategies" tabindex="-1"><a class="header-anchor" href="#_1-2-combining-multiple-parallel-strategies" aria-hidden="true">#</a> 1.2. Combining Multiple Parallel Strategies</h3><ul><li>PP + ZeRO-1/ZeRO-2/ZeRO-3 <ul><li>e.g., the training of DeepSeek-v3 used PP combined with ZeRO-1</li></ul></li><li>TP &amp; SP + PP</li><li>TP &amp; SP + ZeRO-3</li><li>CP + EP</li><li>TP &amp; SP + CP + EP + PP + FSDP</li></ul><figure><img src="'+e+'" alt="" tabindex="0" loading="lazy"><figcaption></figcaption></figure><h3 id="_1-3-impact-scope" tabindex="-1"><a class="header-anchor" href="#_1-3-impact-scope" aria-hidden="true">#</a> 1.3. Impact Scope</h3><ul><li>TP &amp; SP: Affect the entire model&#39;s computation by sharding weights and activations</li><li>CP: Mainly affects the attention layer, as that&#39;s where cross-sequence communication is needed, while other layers run independently on sharded sequences</li><li>EP: Mainly affects MoE layers (these layers replace standard MLP blocks), while attention and other components remain unchanged</li><li>PP: Does not specifically target any submodule or component</li><li>ZeRO: Does not specifically target any submodule or component</li></ul><h3 id="_1-4-pp-vs-zero-3" tabindex="-1"><a class="header-anchor" href="#_1-4-pp-vs-zero-3" aria-hidden="true">#</a> 1.4. PP vs ZeRO-3</h3><p>Commonality: Both are methods of splitting model weights across multiple GPUs and communicating and computing along the model depth axis, with each device computing full layer operations</p><p>Differences:</p><figure><img src="'+a+'" alt="" tabindex="0" loading="lazy"><figcaption></figcaption></figure><h3 id="_1-5-tp-sp-vs-cp-vs-ep" tabindex="-1"><a class="header-anchor" href="#_1-5-tp-sp-vs-cp-vs-ep" aria-hidden="true">#</a> 1.5. TP &amp; SP vs CP vs EP</h3><figure><img src="'+t+'" alt="" tabindex="0" loading="lazy"><figcaption></figcaption></figure><h3 id="_1-6-memory-savings-comparison-for-each-parallel-strategy" tabindex="-1"><a class="header-anchor" href="#_1-6-memory-savings-comparison-for-each-parallel-strategy" aria-hidden="true">#</a> 1.6. Memory Savings Comparison for Each Parallel Strategy</h3><figure><img src="'+l+'" alt="" tabindex="0" loading="lazy"><figcaption></figcaption></figure><figure><img src="'+n+'" alt="" tabindex="0" loading="lazy"><figcaption></figcaption></figure><h2 id="_2-optimal-training-configuration" tabindex="-1"><a class="header-anchor" href="#_2-optimal-training-configuration" aria-hidden="true">#</a> 2. Optimal Training Configuration</h2><p>Considerations</p><ul><li>Consider various physical attributes of the compute cluster, network bandwidth, number of GPUs per node, and memory size of each GPU</li><li>Consider model size</li><li>Consider batch size</li></ul><h3 id="_2-1-step-1-fitting-a-training-step-in-memory-fit-a-full-model-instance-on-our-gpus" tabindex="-1"><a class="header-anchor" href="#_2-1-step-1-fitting-a-training-step-in-memory-fit-a-full-model-instance-on-our-gpus" aria-hidden="true">#</a> 2.1. Step 1: Fitting a Training Step in Memory / Fit a full model instance on our GPUs</h3><ul><li>Abundant GPU resources <ul><li>Models with less than 10B parameters <ul><li>Use a single parallel strategy across 8 GPUs <ul><li>e.g., Tensor Parallelism or ZeRO-3/DP with Full Recompute across 8 GPUs</li></ul></li></ul></li><li>Models with parameters between 10B-100B <ul><li>Use hybrid parallel strategies across 8 GPUs <ul><li>TP (TP=8) + PP</li><li>TP (TP=8) + ZeRO-3</li><li>only ZeRO-3</li></ul></li></ul></li><li>At scales of more than 512 GPUs <ul><li>Due to communication costs, pure data parallelism/ZeRO-3 becomes inefficient, and it&#39;s best to combine data parallelism with tensor parallelism or pipeline parallelism</li></ul></li><li>At scales of more than 1024 GPUs <ul><li>Recommended configuration can be tensor parallelism (TP=8) combined with data parallelism (ZeRO-2) and pipeline parallelism</li></ul></li><li>Special considerations <ul><li>For ultra-long sequences: CC</li><li>For MoE architectures: EP</li></ul></li></ul></li><li>Limited GPU resources <ul><li>Full activation recomputation trades time for space (training is somewhat slow)</li><li>Increase gradient accumulation to handle larger batches</li></ul></li></ul><h3 id="_2-2-step-2-achieving-target-global-batch-size" tabindex="-1"><a class="header-anchor" href="#_2-2-step-2-achieving-target-global-batch-size" aria-hidden="true">#</a> 2.2. Step 2: Achieving Target Global Batch Size</h3><ul><li>Increase current global batch size <ul><li>Expand DP or gradient accumulation steps</li><li>For long sequences, adopt CP</li></ul></li><li>Decrease current global batch size <ul><li>Reduce DP</li><li>For long sequences, reduce CP</li></ul></li></ul><h3 id="_2-3-step-3-optimizing-training-throughput-ensure-the-training-is-running-as-fast-as-possible" tabindex="-1"><a class="header-anchor" href="#_2-3-step-3-optimizing-training-throughput-ensure-the-training-is-running-as-fast-as-possible" aria-hidden="true">#</a> 2.3. Step 3: Optimizing Training Throughput / Ensure the training is running as fast as possible</h3><p>When memory and communication are not bottlenecks, try the following:</p><ul><li>Expand TP, using fast intra-node bandwidth until parallelism approaches node size, reducing the use of other parallel methods</li><li>Increase the use of ZeRO-3 data parallelism while maintaining the target batch size</li><li>Transition to using pipeline parallelism when data parallel communication becomes a bottleneck</li><li>Try expanding different parallel methods one by one</li><li>Experiment with various micro-batch sizes (mbs) to find the best balance between maximum global batch size (GBS), model size, computation, and communication</li></ul><h3 id="_2-4-top-configurations" tabindex="-1"><a class="header-anchor" href="#_2-4-top-configurations" aria-hidden="true">#</a> 2.4. Top Configurations</h3><p>Fixed experimental settings: sequence length: 4096 gbs (global batch size): 1M tokens</p><figure><img src="'+r+'" alt="" tabindex="0" loading="lazy"><figcaption></figcaption></figure><p>Shows the best configurations for different model sizes and the number of compute nodes (8 GPUs per node), with color indicating MFU (Model FLOPs Utilization), where FLOPs stands for Floating point operations per second, and brighter colors represent higher efficiency</p><p>Included configuration details</p><ul><li>DP</li><li>TP</li><li>PP</li><li>GAS (Gradient Accumulation Steps)</li><li>MBS (Micro Batch Size)</li><li>ZeRO</li></ul><p>Key insights</p><ul><li>Efficiency decreases with increased node count (higher parallelism), more noticeable for smaller models (although batch size can be increased to compensate for small model size, we are constrained by a global batch size limit of 1 million)</li><li>Larger models present different challenges. As model size increases, memory requirements grow significantly. This creates two scenarios with fewer nodes: either the model cannot fit in memory at all, or it barely fits but runs inefficiently due to being close to GPU memory limits (e.g., training an 8 billion parameter model on 4 nodes)</li><li>Performance largely depends on the quality of each parallel strategy&#39;s specific implementation (when we first implemented these two parallel strategies, tensor parallelism (TP) outperformed pipeline parallelism (PP). After optimizing our PP code, it became the faster choice. We are now improving communication overlap in the TP implementation, expecting it to regain performance leadership.)</li></ul><h2 id="_3-tensor-parallelism-tp" tabindex="-1"><a class="header-anchor" href="#_3-tensor-parallelism-tp" aria-hidden="true">#</a> 3. Tensor Parallelism (TP)</h2><h3 id="_3-1-tp-principle" tabindex="-1"><a class="header-anchor" href="#_3-1-tp-principle" aria-hidden="true">#</a> 3.1. TP Principle</h3><ul><li>ZeRO shards model parameters, gradients, and optimizer states, but once activation memory exceeds our memory budget, we hit a limitation.</li><li>At this point, we introduce Tensor Parallelism (TP), a method that shards not only weights, gradients, and optimizer states but also activations, without needing to gather them all before computation.</li></ul><p>TP&#39;s principle leverages the mathematical properties of matrix multiplication:</p><figure><img src="'+o+'" alt="" tabindex="0" loading="lazy"><figcaption></figcaption></figure><p>Example: How to apply TP to the following computation</p><figure><img src="'+s+'" alt="" tabindex="0" loading="lazy"><figcaption></figcaption></figure><p>Option 1: Column-wise sharding / column-linear</p><ul><li>Broadcast X</li><li>Column-shard W</li><li>All-gather to obtain Y</li></ul><figure><img src="'+d+'" alt="" tabindex="0" loading="lazy"><figcaption></figcaption></figure><p>Option 2: Row-wise sharding / row-linear</p><ul><li>Scatter X column-wise</li><li>Row-shard W</li><li>All-reduce to obtain Y</li></ul><figure><img src="'+c+'" alt="" tabindex="0" loading="lazy"><figcaption></figcaption></figure><h3 id="_3-2-tp-application-in-transformer-blocks" tabindex="-1"><a class="header-anchor" href="#_3-2-tp-application-in-transformer-blocks" aria-hidden="true">#</a> 3.2. TP Application in Transformer Blocks</h3><p>Two main blocks of Transformer:</p><ul><li>MLP / Feedforward layers</li><li>MHA / Multi-Head Attention</li></ul><h4 id="_3-2-1-mlp-block-column-wise-sharding-row-wise-sharding" tabindex="-1"><a class="header-anchor" href="#_3-2-1-mlp-block-column-wise-sharding-row-wise-sharding" aria-hidden="true">#</a> 3.2.1. MLP Block: Column-wise Sharding -&gt; Row-wise Sharding</h4><figure><img src="'+h+'" alt="" tabindex="0" loading="lazy"><figcaption></figcaption></figure><figure><img src="'+p+'" alt="" tabindex="0" loading="lazy"><figcaption></figcaption></figure><ul><li>The all-reduce operation in the figure is necessary and cannot overlap with GPU computation</li><li>TP helps reduce activation memory for matrix multiplication, but we still need to gather full activations for LayerNorm computation</li></ul><h4 id="_3-2-2-mha-block" tabindex="-1"><a class="header-anchor" href="#_3-2-2-mha-block" aria-hidden="true">#</a> 3.2.2. MHA Block:</h4><ul><li>Q, K, V matrices: Use column-wise sharding <ul><li>Multi-head: Each head of multi-head attention is inherently parallel, and TP takes advantage of this</li><li>MQA (Multi-Query Attention): All Qs share a set of K and V</li><li>GQA (Grouped-Query Attention): Multiple Qs share a set of K and V (group sharing)</li><li>Column-wise sharding in TP is also applicable to MQA and GQA, as the shared nature of K and V does not affect the independent computation of heads</li><li>Constraints <ul><li>TP shard count should not exceed the number of Q/K/V heads (otherwise, independent computation is not possible, requiring additional communication)</li><li>GQA shard count should not exceed the number of K/V heads (otherwise, K/V heads need to be duplicated to maintain synchronization), e.g., Llama-3 8B has 8 K/V heads, so TP shard count should not exceed 8</li></ul></li></ul></li><li>O matrix: Use row-wise sharding</li></ul><figure><img src="'+u+'" alt="" tabindex="0" loading="lazy"><figcaption></figcaption></figure><h3 id="_3-3-impact-of-scaling-tp-shard-size-on-throughput-and-memory" tabindex="-1"><a class="header-anchor" href="#_3-3-impact-of-scaling-tp-shard-size-on-throughput-and-memory" aria-hidden="true">#</a> 3.3. Impact of Scaling TP Shard Size on Throughput and Memory</h3><figure><img src="'+m+'" alt="" tabindex="0" loading="lazy"><figcaption></figcaption></figure><p>Trade-offs</p><ul><li>Computational efficiency: Increasing TP shard size reduces throughput (significant drop from TP=8 to TP=16, steeper drop from TP=16 to TP=32, with the drop becoming more severe as TP increases)</li><li>Available memory: Increasing TP shard size allows for handling larger batch sizes</li></ul><figure><img src="'+g+'" alt="alt text" tabindex="0" loading="lazy"><figcaption>alt text</figcaption></figure><h2 id="_4-sequence-parallelism-sp" tabindex="-1"><a class="header-anchor" href="#_4-sequence-parallelism-sp" aria-hidden="true">#</a> 4. Sequence Parallelism (SP)</h2><ul><li>Sequence Parallelism (SP) involves sharding activations and computations of parts of the model not handled by Tensor Parallelism (TP), such as Dropout and LayerNorm, but sharding is done along the input sequence dimension rather than the hidden dimension.</li><li>Sequence parallelism here is tightly coupled with tensor parallelism, mainly applied to Dropout and LayerNorm operations (For example, LayerNorm needs the full hidden dimension to compute mean and variance)</li><li>However, when dealing with longer sequences, attention computation becomes a bottleneck, requiring techniques like Ring-Attention, sometimes also referred to as sequence parallelism, but we call them context parallelism to distinguish between the two methods. Therefore, whenever you see &quot;sequence parallelism,&quot; remember it is usually used with tensor parallelism (while context parallelism can be used independently).</li></ul><h3 id="_4-1-tp-only-vs-tp-with-sp" tabindex="-1"><a class="header-anchor" href="#_4-1-tp-only-vs-tp-with-sp" aria-hidden="true">#</a> 4.1. TP Only vs TP with SP</h3><figure><img src="'+f+'" alt="" tabindex="0" loading="lazy"><figcaption></figcaption></figure><figure><img src="'+b+'" alt="" tabindex="0" loading="lazy"><figcaption></figcaption></figure><p>Terminology</p><ul><li>b : batch_size (first dimension of the tensor)</li><li>s : sequence_length (second dimension of the tensor)</li><li>h : hidden_state (third dimension of the tensor)</li></ul><p>Comparison of TP Only and TP with SP:</p><ul><li>The key advantage of sequence parallelism is the reduced maximum activation size that needs to be stored <ul><li>TP Only: Activations of shape (b, s, h) are needed at multiple points, with activation size b * s * h</li><li>TP with SP: Activation shape changes to (b, s, h/k) or (b, s/k, h), reducing maximum activation size to b * s * h / k, where k is the parallelism degree</li></ul></li><li>Both have the same communication overhead in forward and backward passes <ul><li>TP Only: Each Transformer block has 2 all-reduce operations</li><li>TP with SP: Each Transformer block has 2 all-gather operations and 2 reduce-scatter operations, but since all-reduce = reduce-scatter + all-gather, it is equivalent to 2 all-reduce operations, consistent with TP Only</li></ul></li></ul><h4 id="_4-1-1-left-figure-tp-only" tabindex="-1"><a class="header-anchor" href="#_4-1-1-left-figure-tp-only" aria-hidden="true">#</a> 4.1.1. Left Figure: TP Only</h4><ul><li>f and f* operations <ul><li>f operation <ul><li>No operation in forward pass</li><li>All-reduce operation in backward pass</li></ul></li><li>f* operation <ul><li>All-reduce operation in forward pass</li><li>No operation in backward pass</li></ul></li></ul></li><li>Overall tensor changes <ul><li>(b, s, h) -&gt; Full</li><li>f</li><li>(b, s, h/k) -&gt; TP (column-wise sharding -&gt; row-wise sharding)</li><li>f*</li><li>(b, s, h) -&gt; Full</li><li>f</li><li>(b, s, h/k) -&gt; TP (column-wise sharding -&gt; row-wise sharding)</li><li>f*</li><li>(b, s, h) -&gt; Full</li></ul></li></ul><h4 id="_4-1-2-right-figure-tp-with-sp" tabindex="-1"><a class="header-anchor" href="#_4-1-2-right-figure-tp-with-sp" aria-hidden="true">#</a> 4.1.2. Right Figure: TP with SP</h4><ul><li>g and g* operations <ul><li>g operation <ul><li>All-gather operation in forward pass</li><li>Reduce-scatter operation in backward pass</li></ul></li><li>g* operation <ul><li>Reduce-scatter operation in forward pass</li><li>All-gather operation in backward pass</li></ul></li></ul></li><li>Overall tensor changes <ul><li>(b, s/k, h) -&gt; SP</li><li>g</li><li>(b, s, h/k) -&gt; TP (column-wise sharding -&gt; row-wise sharding)</li><li>g*</li><li>(b, s/k, h) -&gt; SP</li><li>g</li><li>(b, s, h/k) -&gt; TP (column-wise sharding -&gt; row-wise sharding)</li><li>g*</li><li>(b, s/k, h) -&gt; SP</li></ul></li></ul><h3 id="_4-2-throughput-and-memory-usage" tabindex="-1"><a class="header-anchor" href="#_4-2-throughput-and-memory-usage" aria-hidden="true">#</a> 4.2. Throughput and Memory Usage</h3><p>TP with SP in the MLP part:</p><ul><li>Like TP Only, GPU communication cannot overlap with GPU computation, making throughput heavily dependent on communication bandwidth</li></ul><figure><img src="'+P+'" alt="" tabindex="0" loading="lazy"><figcaption></figcaption></figure><p>Memory usage of a 70B model:</p><figure><img src="'+w+'" alt="" tabindex="0" loading="lazy"><figcaption></figcaption></figure><p>Impact of scaling TP with SP on throughput and memory utilization for a 3B model with 4096 sequence length:</p><figure><img src="'+_+'" alt="" tabindex="0" loading="lazy"><figcaption></figcaption></figure><p>Similarly, a trade-off between throughput and memory usage is needed</p><h2 id="_5-context-parallelism-cp" tabindex="-1"><a class="header-anchor" href="#_5-context-parallelism-cp" aria-hidden="true">#</a> 5. Context Parallelism (CP)</h2><figure><img src="'+y+'" alt="" tabindex="0" loading="lazy"><figcaption></figcaption></figure><h3 id="_5-1-ring-attention" tabindex="-1"><a class="header-anchor" href="#_5-1-ring-attention" aria-hidden="true">#</a> 5.1. Ring Attention</h3><figure><img src="'+x+'" alt="" tabindex="0" loading="lazy"><figcaption></figcaption></figure><p>At each time step, each GPU sequentially performs these three operations:</p><ul><li><ol><li>Send current K, V to the next GPU</li></ol></li><li><ol start="2"><li>Compute attention scores locally</li></ol></li><li><ol start="3"><li>Wait to receive K, V from the previous GPU</li></ol></li></ul><p>Problem with naive implementation: Due to masking, data is lower triangular, and Softmax is computed row-wise, leading to imbalanced computation across GPUs</p><figure><img src="'+v+'" alt="" tabindex="0" loading="lazy"><figcaption></figcaption></figure><h3 id="_5-2-zig-zag-ring-attention" tabindex="-1"><a class="header-anchor" href="#_5-2-zig-zag-ring-attention" aria-hidden="true">#</a> 5.2. Zig-Zag Ring Attention</h3><p>Balanced computation implementation: Not purely sequential allocation, but mixing front and back tokens onto one GPU</p><figure><img src="'+z+'" alt="" tabindex="0" loading="lazy"><figcaption></figcaption></figure><p>Two ways to overlap computation and communication</p><ul><li>All-gather implementation: Reassemble all KVs on each GPU (in the manner of ZeRO-3) <ul><li>Requires temporary storage of all KV pairs</li><li>Communication occurs only in the first step</li></ul></li><li>All-to-all (Ring) implementation: Sequentially gather KVs from each GPU in a ring <ul><li>Requires only temporary storage of an additional block</li><li>Communication overlaps with computation from start to finish, with some latency overhead</li></ul></li></ul><figure><img src="'+T+'" alt="All-gather implementation" tabindex="0" loading="lazy"><figcaption>All-gather implementation</figcaption></figure><figure><img src="'+k+'" alt="All-to-all (Ring) implementation" tabindex="0" loading="lazy"><figcaption>All-to-all (Ring) implementation</figcaption></figure><h2 id="_6-pipeline-parallelism-pp" tabindex="-1"><a class="header-anchor" href="#_6-pipeline-parallelism-pp" aria-hidden="true">#</a> 6. Pipeline Parallelism (PP)</h2><p>Pipeline parallelism: Distribute model layers across multiple GPUs, also known as &quot;inter-layer parallelism&quot;</p><h3 id="_6-1-memory-usage" tabindex="-1"><a class="header-anchor" href="#_6-1-memory-usage" aria-hidden="true">#</a> 6.1. Memory Usage</h3><figure><img src="'+S+'" alt="" tabindex="0" loading="lazy"><figcaption></figcaption></figure><p>Each GPU still processes the entire batch of data, just on different layers, so activation memory size is complete. Activations are processed on one GPU&#39;s layers and then sent to the next GPU to continue forward propagation</p><h3 id="_6-2-main-challenge-minimize-gpu-computation-idle-time-improve-gpu-utilization" tabindex="-1"><a class="header-anchor" href="#_6-2-main-challenge-minimize-gpu-computation-idle-time-improve-gpu-utilization" aria-hidden="true">#</a> 6.2. Main Challenge: Minimize GPU computation idle time, improve GPU utilization</h3><p>Example: 16-layer model distributed across 4 GPUs</p><ul><li>t<sub>f</sub>: Time for forward propagation</li><li>t<sub>b</sub>: Time for backward propagation</li><li>A simple assumption: t<sub>b</sub> = 2 * t<sub>f</sub></li></ul><h3 id="_6-3-naive-pp" tabindex="-1"><a class="header-anchor" href="#_6-3-naive-pp" aria-hidden="true">#</a> 6.3. Naive PP</h3><ul><li>Ideal total time: t<sub>ideal</sub> = t<sub>f</sub> + t<sub>b</sub></li><li>Idle time: t<sub>pipeline_bubble</sub> = (p - 1) * (t<sub>f</sub> + t<sub>b</sub>), where p is the parallelism degree</li><li>Ratio of idle time to ideal time: r<sub>bubble</sub> = (p - 1) * (t<sub>f</sub> + t<sub>b</sub>) / (t<sub>f</sub> + t<sub>b</sub>) = p - 1</li></ul><figure><img src="'+A+'" alt="" tabindex="0" loading="lazy"><figcaption></figcaption></figure><h3 id="_6-4-all-forward-all-backward-afab-scheme-forward-then-backward-f-then-b" tabindex="-1"><a class="header-anchor" href="#_6-4-all-forward-all-backward-afab-scheme-forward-then-backward-f-then-b" aria-hidden="true">#</a> 6.4. All-forward-all-backward (AFAB) Scheme / Forward then Backward / F then B</h3><ul><li>Divide the batch into micro-batches, with numbers in the blocks representing micro-batches</li><li>Each batch is divided into 8 micro-batches, numbers 9-16 are micro-batches of the next batch</li><li>Assume the model has 4 layers, with one layer on each GPU</li><li>AFAB means starting the backward pass for all micro-batches of a batch only after all forward passes are completed</li></ul><figure><img src="'+M+'" alt="" tabindex="0" loading="lazy"><figcaption></figcaption></figure><p>Problem: Need to store all activations (only after all forward passes are completed and the backward pass of a micro-batch is completed can the activations of that micro-batch be released)</p><h3 id="_6-5-one-forward-one-backward-1f1b-and-llama-3-1-schemes" tabindex="-1"><a class="header-anchor" href="#_6-5-one-forward-one-backward-1f1b-and-llama-3-1-schemes" aria-hidden="true">#</a> 6.5. One-forward-one-backward (1F1B) and LLama 3.1 Schemes</h3><h4 id="_6-5-1-non-interleaved-schedule-default" tabindex="-1"><a class="header-anchor" href="#_6-5-1-non-interleaved-schedule-default" aria-hidden="true">#</a> 6.5.1. Non-interleaved Schedule (default)</h4><ul><li>Compared to AFAB, start the backward pass of a micro-batch as soon as its forward pass is completed</li><li>Each micro-batch does not synchronize with other micro-batches</li><li>Non-interleaved scheduling can be divided into three phases. The first phase is the warm-up phase, where processors perform different amounts of forward computation. In the next phase, processors perform one forward computation followed by one backward computation. The final phase completes backward computation.</li></ul><figure><img src="'+G+'" alt="" tabindex="0" loading="lazy"><figcaption></figcaption></figure><ul><li>Store only partial activations (as soon as a micro-batch&#39;s forward pass is completed, start its backward pass to release activations, while other micro-batches&#39; forward passes are still ongoing)</li><li>1F1B improves memory usage but does not improve idle time</li></ul><h4 id="_6-5-2-interleaving-stages-interleaved-schedule" tabindex="-1"><a class="header-anchor" href="#_6-5-2-interleaving-stages-interleaved-schedule" aria-hidden="true">#</a> 6.5.2. Interleaving Stages / Interleaved Schedule</h4><p>Two main blocks of Transformer:</p><ul><li>MLP / Feedforward layers</li><li>MHA / Multi-Head Attention</li></ul><p>Here, each block represents a computation block, with green blocks representing forward propagation of attention blocks (MHA), cyan blocks representing forward propagation of feedforward networks (MLP), pink blocks representing backward propagation of MHA, and purple blocks representing backward propagation of MLP, with numbers on the blocks indicating micro-batch IDs</p><figure><img src="'+R+'" alt="" tabindex="0" loading="lazy"><figcaption></figcaption></figure><h2 id="_7-expert-parallelism-ep" tabindex="-1"><a class="header-anchor" href="#_7-expert-parallelism-ep" aria-hidden="true">#</a> 7. Expert Parallelism (EP)</h2><p>MoE (Mixture-of-Experts) basics: https://huggingface.co/blog/moe</p><figure><img src="'+U+'" alt="" tabindex="0" loading="lazy"><figcaption></figcaption></figure><p>Expert Parallelism (EP): Parallelism along the expert dimension</p><ul><li>Each expert&#39;s FFN Layer is completely independent</li><li>Lighter than TP, as it does not require splitting matrix multiplication, only routing hidden states to the correct expert</li><li>Typically used with other parallel strategies, such as DP</li></ul><figure><img src="'+q+'" alt="" tabindex="0" loading="lazy"><figcaption></figcaption></figure><figure><img src="'+O+'" alt="" tabindex="0" loading="lazy"><figcaption></figcaption></figure>',132);function I(K,Q){return C(),E("div",null,[V,B(" more "),N])}const X=F(L,[["render",I],["__file","027_distribution_and_parallelism_3.html.vue"]]);export{X as default};
