;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV 0, <-223
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, 100
	SUB #-1, <-200
	SUB #10, 60
	SUB #-1, <-200
	SUB 12, @19
	MOV 0, <-20
	SUB 12, @11
	SUB 12, @10
	ADD 320, -60
	SLT #12, @0
	SUB 121, 113
	SUB @127, @101
	SUB #72, @200
	ADD 320, -60
	DJN @-1, @-200
	DJN @-1, @-200
	CMP 130, 9
	ADD 200, 60
	SLT #12, @0
	SUB @127, 106
	JMZ -7, @-20
	SUB @0, 2
	JMP 0, <2
	SUB 121, 113
	SPL 0, -602
	JMP 112, <10
	JMP 112, <10
	JMN 12, <10
	ADD 200, 60
	SPL 0, -202
	SUB -114, @10
	SUB @700, <-6
	SUB 70, 100
	SUB -114, @10
	CMP -7, <-420
	SUB -1, 14
	MOV -7, <-20
	SUB @127, 106
	SPL 100, 290
	JMP @72, #-200
	SPL 100, 290
	JMP @72, #-200
	SPL 0, <-202
	SPL 0, <-202
	SPL 0, <-202
	SPL 0, -202
