{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554142213782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554142213782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 01 15:10:13 2019 " "Processing started: Mon Apr 01 15:10:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554142213782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554142213782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto1 -c projeto1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto1 -c projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554142213783 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1554142214495 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "processor.qsys " "Elaborating Qsys system entity \"processor.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554142214607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.01.15:10:17 Progress: Loading Projeto1/processor.qsys " "2019.04.01.15:10:17 Progress: Loading Projeto1/processor.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142217688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.01.15:10:17 Progress: Reading input file " "2019.04.01.15:10:17 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142217968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.01.15:10:18 Progress: Adding clk_0 \[clock_source 13.0\] " "2019.04.01.15:10:18 Progress: Adding clk_0 \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142218016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.01.15:10:18 Progress: Parameterizing module clk_0 " "2019.04.01.15:10:18 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142218259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.01.15:10:18 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.0\] " "2019.04.01.15:10:18 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142218264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.01.15:10:19 Progress: Parameterizing module nios2_qsys_0 " "2019.04.01.15:10:19 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142219233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.01.15:10:19 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.0.1.99.2\] " "2019.04.01.15:10:19 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142219238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.01.15:10:19 Progress: Parameterizing module onchip_memory2_0 " "2019.04.01.15:10:19 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142219335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.01.15:10:19 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.0.1.99.2\] " "2019.04.01.15:10:19 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142219336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.01.15:10:19 Progress: Parameterizing module jtag_uart_0 " "2019.04.01.15:10:19 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142219396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.01.15:10:19 Progress: Adding pio_0 \[altera_avalon_pio 13.0.1.99.2\] " "2019.04.01.15:10:19 Progress: Adding pio_0 \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142219397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.01.15:10:19 Progress: Parameterizing module pio_0 " "2019.04.01.15:10:19 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142219467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.01.15:10:19 Progress: Adding pio_1 \[altera_avalon_pio 13.0.1.99.2\] " "2019.04.01.15:10:19 Progress: Adding pio_1 \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142219469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.01.15:10:19 Progress: Parameterizing module pio_1 " "2019.04.01.15:10:19 Progress: Parameterizing module pio_1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142219471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.01.15:10:19 Progress: Building connections " "2019.04.01.15:10:19 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142219472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.01.15:10:19 Progress: Parameterizing connections " "2019.04.01.15:10:19 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142219938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.01.15:10:19 Progress: Validating " "2019.04.01.15:10:19 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142219942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.01.15:10:20 Progress: Done reading input file " "2019.04.01.15:10:20 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142220765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Processor.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142221117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor: Generating processor \"processor\" for QUARTUS_SYNTH " "Processor: Generating processor \"processor\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142221952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 6 modules, 21 connections " "Pipeline_bridge_swap_transform: After transform: 6 modules, 21 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142222196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142222202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 13 modules, 42 connections " "Merlin_translator_transform: After transform: 13 modules, 42 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142222814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 26 modules, 106 connections " "Merlin_domain_transform: After transform: 26 modules, 106 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142223894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 33 modules, 127 connections " "Merlin_router_transform: After transform: 33 modules, 127 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142224435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 34 modules, 129 connections " "Reset_adaptation_transform: After transform: 34 modules, 129 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142224554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 47 modules, 163 connections " "Merlin_network_to_switch_transform: After transform: 47 modules, 163 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142224773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 47 modules, 163 connections " "Merlin_mm_transform: After transform: 47 modules, 163 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142224840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 48 modules, 166 connections " "Merlin_interrupt_mapper_transform: After transform: 48 modules, 166 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142224881 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225836 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225836 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225837 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225837 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225838 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225839 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225839 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225840 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225840 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225841 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225841 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225842 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225842 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225843 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225844 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225844 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225845 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225846 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225847 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225848 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225848 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225849 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225850 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225850 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225851 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225851 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225852 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225852 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225853 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225853 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225864 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225866 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225867 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225868 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225869 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225870 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225871 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225872 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225873 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225874 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225876 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225876 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225887 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225887 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554142225889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'processor_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'processor_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142226349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=processor_nios2_qsys_0 --dir=C:/Users/LUCASC~1/AppData/Local/Temp/alt7987_6862851672187894959.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/LUCASC~1/AppData/Local/Temp/alt7987_6862851672187894959.dir/0001_nios2_qsys_0_gen//processor_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  \] " "Nios2_qsys_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=processor_nios2_qsys_0 --dir=C:/Users/LUCASC~1/AppData/Local/Temp/alt7987_6862851672187894959.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/LUCASC~1/AppData/Local/Temp/alt7987_6862851672187894959.dir/0001_nios2_qsys_0_gen//processor_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142226349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.04.01 15:10:27 (*) Starting Nios II generation " "Nios2_qsys_0: # 2019.04.01 15:10:27 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142235570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.04.01 15:10:27 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2019.04.01 15:10:27 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142235570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.04.01 15:10:28 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus " "Nios2_qsys_0: # 2019.04.01 15:10:28 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142235571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.04.01 15:10:28 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2019.04.01 15:10:28 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142235571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.04.01 15:10:28 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2019.04.01 15:10:28 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142235571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.04.01 15:10:28 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2019.04.01 15:10:28 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142235572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.04.01 15:10:28 (*)   No license required to generate encrypted Nios II/e. " "Nios2_qsys_0: # 2019.04.01 15:10:28 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142235572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.04.01 15:10:28 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2019.04.01 15:10:28 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142235572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.04.01 15:10:28 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2019.04.01 15:10:28 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142235573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.04.01 15:10:30 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2019.04.01 15:10:30 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142235573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.04.01 15:10:30 (*)   Creating plain-text RTL " "Nios2_qsys_0: # 2019.04.01 15:10:30 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142235573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.04.01 15:10:35 (*) Done Nios II generation " "Nios2_qsys_0: # 2019.04.01 15:10:35 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142235574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'processor_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'processor_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142235574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"processor\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"processor\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142235601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'processor_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'processor_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142235661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processor_onchip_memory2_0 --dir=C:/Users/LUCASC~1/AppData/Local/Temp/alt7987_6862851672187894959.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/LUCASC~1/AppData/Local/Temp/alt7987_6862851672187894959.dir/0002_onchip_memory2_0_gen//processor_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processor_onchip_memory2_0 --dir=C:/Users/LUCASC~1/AppData/Local/Temp/alt7987_6862851672187894959.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/LUCASC~1/AppData/Local/Temp/alt7987_6862851672187894959.dir/0002_onchip_memory2_0_gen//processor_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142235661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'processor_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'processor_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142236110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"processor\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"processor\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142236119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'processor_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'processor_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142236137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=processor_jtag_uart_0 --dir=C:/Users/LUCASC~1/AppData/Local/Temp/alt7987_6862851672187894959.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/LUCASC~1/AppData/Local/Temp/alt7987_6862851672187894959.dir/0003_jtag_uart_0_gen//processor_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=processor_jtag_uart_0 --dir=C:/Users/LUCASC~1/AppData/Local/Temp/alt7987_6862851672187894959.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/LUCASC~1/AppData/Local/Temp/alt7987_6862851672187894959.dir/0003_jtag_uart_0_gen//processor_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142236137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'processor_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'processor_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142236689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"processor\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"processor\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142236698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'processor_pio_0' " "Pio_0: Starting RTL generation for module 'processor_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142236719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processor_pio_0 --dir=C:/Users/LUCASC~1/AppData/Local/Temp/alt7987_6862851672187894959.dir/0004_pio_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/LUCASC~1/AppData/Local/Temp/alt7987_6862851672187894959.dir/0004_pio_0_gen//processor_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processor_pio_0 --dir=C:/Users/LUCASC~1/AppData/Local/Temp/alt7987_6862851672187894959.dir/0004_pio_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/LUCASC~1/AppData/Local/Temp/alt7987_6862851672187894959.dir/0004_pio_0_gen//processor_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142236719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'processor_pio_0' " "Pio_0: Done RTL generation for module 'processor_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142237105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"processor\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"processor\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142237110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Starting RTL generation for module 'processor_pio_1' " "Pio_1: Starting RTL generation for module 'processor_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142237122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processor_pio_1 --dir=C:/Users/LUCASC~1/AppData/Local/Temp/alt7987_6862851672187894959.dir/0005_pio_1_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/LUCASC~1/AppData/Local/Temp/alt7987_6862851672187894959.dir/0005_pio_1_gen//processor_pio_1_component_configuration.pl  --do_build_sim=0  \] " "Pio_1:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processor_pio_1 --dir=C:/Users/LUCASC~1/AppData/Local/Temp/alt7987_6862851672187894959.dir/0005_pio_1_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/LUCASC~1/AppData/Local/Temp/alt7987_6862851672187894959.dir/0005_pio_1_gen//processor_pio_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142237122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Done RTL generation for module 'processor_pio_1' " "Pio_1: Done RTL generation for module 'processor_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142237546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: \"processor\" instantiated altera_avalon_pio \"pio_1\" " "Pio_1: \"processor\" instantiated altera_avalon_pio \"pio_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142237552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator: \"processor\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\" " "Nios2_qsys_0_instruction_master_translator: \"processor\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142237557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator: \"processor\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\" " "Nios2_qsys_0_jtag_debug_module_translator: \"processor\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142237574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"processor\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\" " "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"processor\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142237587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"processor\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"processor\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142237602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"processor\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"processor\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142237628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"processor\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"processor\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142237678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"processor\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"processor\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142237703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"processor\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"processor\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142237710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"processor\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"processor\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142237745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"processor\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"processor\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142237801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"processor\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"processor\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142237835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"processor\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"processor\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142237887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142237888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"processor\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"processor\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142237918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor: Done processor\" with 19 modules, 71 files, 1346254 bytes " "Processor: Done processor\" with 19 modules, 71 files, 1346254 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554142237922 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "processor.qsys " "Finished elaborating Qsys system entity \"processor.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554142238948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/lcd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142238962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142238962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "db/ip/processor/processor.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/processor.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142238987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142238987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/processor/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142238998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142238998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processor/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/processor/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239005 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/processor/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142239005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/processor/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142239011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/processor/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142239020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/processor/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142239033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/processor/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142239047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/processor/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142239058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/processor/submodules/altera_reset_controller.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142239066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/processor/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142239072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_addr_router.sv(48) " "Verilog HDL Declaration information at processor_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processor/submodules/processor_addr_router.sv" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554142239079 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_addr_router.sv(49) " "Verilog HDL Declaration information at processor_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processor/submodules/processor_addr_router.sv" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554142239079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processor/submodules/processor_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_addr_router_default_decode " "Found entity 1: processor_addr_router_default_decode" {  } { { "db/ip/processor/submodules/processor_addr_router.sv" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239081 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_addr_router " "Found entity 2: processor_addr_router" {  } { { "db/ip/processor/submodules/processor_addr_router.sv" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142239081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_cmd_xbar_demux " "Found entity 1: processor_cmd_xbar_demux" {  } { { "db/ip/processor/submodules/processor_cmd_xbar_demux.sv" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142239088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_cmd_xbar_mux " "Found entity 1: processor_cmd_xbar_mux" {  } { { "db/ip/processor/submodules/processor_cmd_xbar_mux.sv" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142239095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_id_router.sv(48) " "Verilog HDL Declaration information at processor_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processor/submodules/processor_id_router.sv" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554142239107 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_id_router.sv(49) " "Verilog HDL Declaration information at processor_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processor/submodules/processor_id_router.sv" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554142239108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processor/submodules/processor_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_id_router_default_decode " "Found entity 1: processor_id_router_default_decode" {  } { { "db/ip/processor/submodules/processor_id_router.sv" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239110 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_id_router " "Found entity 2: processor_id_router" {  } { { "db/ip/processor/submodules/processor_id_router.sv" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142239110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_irq_mapper " "Found entity 1: processor_irq_mapper" {  } { { "db/ip/processor/submodules/processor_irq_mapper.sv" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142239117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/processor/submodules/processor_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_jtag_uart_0_sim_scfifo_w " "Found entity 1: processor_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239126 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_jtag_uart_0_scfifo_w " "Found entity 2: processor_jtag_uart_0_scfifo_w" {  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239126 ""} { "Info" "ISGN_ENTITY_NAME" "3 processor_jtag_uart_0_sim_scfifo_r " "Found entity 3: processor_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239126 ""} { "Info" "ISGN_ENTITY_NAME" "4 processor_jtag_uart_0_scfifo_r " "Found entity 4: processor_jtag_uart_0_scfifo_r" {  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239126 ""} { "Info" "ISGN_ENTITY_NAME" "5 processor_jtag_uart_0 " "Found entity 5: processor_jtag_uart_0" {  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142239126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/processor/submodules/processor_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_register_bank_a_module " "Found entity 1: processor_nios2_qsys_0_register_bank_a_module" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239168 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_nios2_qsys_0_register_bank_b_module " "Found entity 2: processor_nios2_qsys_0_register_bank_b_module" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239168 ""} { "Info" "ISGN_ENTITY_NAME" "3 processor_nios2_qsys_0_nios2_oci_debug " "Found entity 3: processor_nios2_qsys_0_nios2_oci_debug" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239168 ""} { "Info" "ISGN_ENTITY_NAME" "4 processor_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: processor_nios2_qsys_0_ociram_sp_ram_module" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239168 ""} { "Info" "ISGN_ENTITY_NAME" "5 processor_nios2_qsys_0_nios2_ocimem " "Found entity 5: processor_nios2_qsys_0_nios2_ocimem" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239168 ""} { "Info" "ISGN_ENTITY_NAME" "6 processor_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: processor_nios2_qsys_0_nios2_avalon_reg" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239168 ""} { "Info" "ISGN_ENTITY_NAME" "7 processor_nios2_qsys_0_nios2_oci_break " "Found entity 7: processor_nios2_qsys_0_nios2_oci_break" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239168 ""} { "Info" "ISGN_ENTITY_NAME" "8 processor_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: processor_nios2_qsys_0_nios2_oci_xbrk" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239168 ""} { "Info" "ISGN_ENTITY_NAME" "9 processor_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: processor_nios2_qsys_0_nios2_oci_dbrk" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239168 ""} { "Info" "ISGN_ENTITY_NAME" "10 processor_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: processor_nios2_qsys_0_nios2_oci_itrace" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239168 ""} { "Info" "ISGN_ENTITY_NAME" "11 processor_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: processor_nios2_qsys_0_nios2_oci_td_mode" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239168 ""} { "Info" "ISGN_ENTITY_NAME" "12 processor_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: processor_nios2_qsys_0_nios2_oci_dtrace" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239168 ""} { "Info" "ISGN_ENTITY_NAME" "13 processor_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: processor_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239168 ""} { "Info" "ISGN_ENTITY_NAME" "14 processor_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: processor_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239168 ""} { "Info" "ISGN_ENTITY_NAME" "15 processor_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: processor_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239168 ""} { "Info" "ISGN_ENTITY_NAME" "16 processor_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: processor_nios2_qsys_0_nios2_oci_fifo" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239168 ""} { "Info" "ISGN_ENTITY_NAME" "17 processor_nios2_qsys_0_nios2_oci_pib " "Found entity 17: processor_nios2_qsys_0_nios2_oci_pib" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239168 ""} { "Info" "ISGN_ENTITY_NAME" "18 processor_nios2_qsys_0_nios2_oci_im " "Found entity 18: processor_nios2_qsys_0_nios2_oci_im" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239168 ""} { "Info" "ISGN_ENTITY_NAME" "19 processor_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: processor_nios2_qsys_0_nios2_performance_monitors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239168 ""} { "Info" "ISGN_ENTITY_NAME" "20 processor_nios2_qsys_0_nios2_oci " "Found entity 20: processor_nios2_qsys_0_nios2_oci" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239168 ""} { "Info" "ISGN_ENTITY_NAME" "21 processor_nios2_qsys_0 " "Found entity 21: processor_nios2_qsys_0" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142239168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: processor_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142239178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: processor_nios2_qsys_0_jtag_debug_module_tck" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142239184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: processor_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142239192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_oci_test_bench " "Found entity 1: processor_nios2_qsys_0_oci_test_bench" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142239205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_test_bench " "Found entity 1: processor_nios2_qsys_0_test_bench" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142239212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_onchip_memory2_0 " "Found entity 1: processor_onchip_memory2_0" {  } { { "db/ip/processor/submodules/processor_onchip_memory2_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142239219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_pio_0 " "Found entity 1: processor_pio_0" {  } { { "db/ip/processor/submodules/processor_pio_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142239225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_pio_1 " "Found entity 1: processor_pio_1" {  } { { "db/ip/processor/submodules/processor_pio_1.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142239230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_rsp_xbar_demux " "Found entity 1: processor_rsp_xbar_demux" {  } { { "db/ip/processor/submodules/processor_rsp_xbar_demux.sv" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142239237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_rsp_xbar_mux " "Found entity 1: processor_rsp_xbar_mux" {  } { { "db/ip/processor/submodules/processor_rsp_xbar_mux.sv" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142239244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142239244 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processor_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at processor_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1554142239266 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processor_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at processor_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1554142239266 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processor_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at processor_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1554142239267 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processor_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at processor_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1554142239274 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554142239904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0 processor_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"processor_nios2_qsys_0\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\"" {  } { { "db/ip/processor/processor.v" "nios2_qsys_0" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/processor.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142240708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_test_bench processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_test_bench:the_processor_nios2_qsys_0_test_bench " "Elaborating entity \"processor_nios2_qsys_0_test_bench\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_test_bench:the_processor_nios2_qsys_0_test_bench\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_test_bench" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142241045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_register_bank_a_module processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a " "Elaborating entity \"processor_nios2_qsys_0_register_bank_a_module\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "processor_nios2_qsys_0_register_bank_a" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142241129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142241625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554142241660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142241674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processor_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"processor_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142241674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142241674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142241674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142241674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142241674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142241674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142241674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142241674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142241674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142241674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142241674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142241674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142241674 ""}  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554142241674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_28h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_28h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_28h1 " "Found entity 1: altsyncram_28h1" {  } { { "db/altsyncram_28h1.tdf" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/altsyncram_28h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142241914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142241914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_28h1 processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_28h1:auto_generated " "Elaborating entity \"altsyncram_28h1\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_28h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142241917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_register_bank_b_module processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b " "Elaborating entity \"processor_nios2_qsys_0_register_bank_b_module\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "processor_nios2_qsys_0_register_bank_b" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142242069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142242108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554142242129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142242131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processor_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"processor_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142242131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142242131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142242131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142242131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142242131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142242131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142242131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142242131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142242131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142242131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142242131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142242131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142242131 ""}  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554142242131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_38h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_38h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_38h1 " "Found entity 1: altsyncram_38h1" {  } { { "db/altsyncram_38h1.tdf" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/altsyncram_38h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142242318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142242318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_38h1 processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_38h1:auto_generated " "Elaborating entity \"altsyncram_38h1\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_38h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142242321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142242507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_debug processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142242609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142242767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554142242789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142242789 ""}  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554142242789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_ocimem processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"processor_nios2_qsys_0_nios2_ocimem\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142242794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_ociram_sp_ram_module processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"processor_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "processor_nios2_qsys_0_ociram_sp_ram" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142242848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142242883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554142243087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processor_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"processor_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142243088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142243088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142243088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142243088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142243088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142243088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142243088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142243088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142243088 ""}  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554142243088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6l81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6l81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6l81 " "Found entity 1: altsyncram_6l81" {  } { { "db/altsyncram_6l81.tdf" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/altsyncram_6l81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142243235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142243235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6l81 processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_6l81:auto_generated " "Elaborating entity \"altsyncram_6l81\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_6l81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142243239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_avalon_reg processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"processor_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142243401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_break processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_break:the_processor_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_break\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_break:the_processor_nios2_qsys_0_nios2_oci_break\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142243445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_xbrk processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_xbrk:the_processor_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_xbrk:the_processor_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142243506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_dbrk processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_dbrk:the_processor_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_dbrk:the_processor_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142243554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_itrace processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_itrace:the_processor_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_itrace:the_processor_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142243597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_dtrace processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_dtrace:the_processor_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_dtrace:the_processor_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142243646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_td_mode processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_dtrace:the_processor_nios2_qsys_0_nios2_oci_dtrace\|processor_nios2_qsys_0_nios2_oci_td_mode:processor_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_dtrace:the_processor_nios2_qsys_0_nios2_oci_dtrace\|processor_nios2_qsys_0_nios2_oci_td_mode:processor_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "processor_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142243688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_fifo processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142243723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_compute_tm_count processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo\|processor_nios2_qsys_0_nios2_oci_compute_tm_count:processor_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo\|processor_nios2_qsys_0_nios2_oci_compute_tm_count:processor_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "processor_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_fifowp_inc processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo\|processor_nios2_qsys_0_nios2_oci_fifowp_inc:processor_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo\|processor_nios2_qsys_0_nios2_oci_fifowp_inc:processor_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "processor_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_fifocount_inc processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo\|processor_nios2_qsys_0_nios2_oci_fifocount_inc:processor_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo\|processor_nios2_qsys_0_nios2_oci_fifocount_inc:processor_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "processor_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_oci_test_bench processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo\|processor_nios2_qsys_0_oci_test_bench:the_processor_nios2_qsys_0_oci_test_bench " "Elaborating entity \"processor_nios2_qsys_0_oci_test_bench\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo\|processor_nios2_qsys_0_oci_test_bench:the_processor_nios2_qsys_0_oci_test_bench\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_oci_test_bench" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244230 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "processor_nios2_qsys_0_oci_test_bench " "Entity \"processor_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_oci_test_bench" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1554142244232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_pib processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_pib:the_processor_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_pib:the_processor_nios2_qsys_0_nios2_oci_pib\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_im processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_im:the_processor_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_im\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_im:the_processor_nios2_qsys_0_nios2_oci_im\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_jtag_debug_module_wrapper processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"processor_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_jtag_debug_module_tck processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"processor_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_processor_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_jtag_debug_module_sysclk processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|processor_nios2_qsys_0_jtag_debug_module_sysclk:the_processor_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"processor_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|processor_nios2_qsys_0_jtag_debug_module_sysclk:the_processor_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_processor_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" "processor_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554142244588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244588 ""}  } { { "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554142244588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244594 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_onchip_memory2_0 processor_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"processor_onchip_memory2_0\" for hierarchy \"processor_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/processor/processor.v" "onchip_memory2_0" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/processor.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/processor/submodules/processor_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/processor/submodules/processor_onchip_memory2_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554142244688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processor_onchip_memory2_0.hex " "Parameter \"init_file\" = \"processor_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244688 ""}  } { { "db/ip/processor/submodules/processor_onchip_memory2_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554142244688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fad1 " "Found entity 1: altsyncram_fad1" {  } { { "db/altsyncram_fad1.tdf" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/altsyncram_fad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142244835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142244835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fad1 processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fad1:auto_generated " "Elaborating entity \"altsyncram_fad1\" for hierarchy \"processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_jtag_uart_0 processor_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"processor_jtag_uart_0\" for hierarchy \"processor_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/processor/processor.v" "jtag_uart_0" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/processor.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_jtag_uart_0_scfifo_w processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w " "Elaborating entity \"processor_jtag_uart_0_scfifo_w\" for hierarchy \"processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "the_processor_jtag_uart_0_scfifo_w" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142244993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "wfifo" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142245342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554142245355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142245356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142245356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142245356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142245356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142245356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142245356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142245356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142245356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142245356 ""}  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554142245356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142245485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142245485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142245489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142245533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142245533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142245537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142245590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142245590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142245595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142245747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142245747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142245750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142245879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142245879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142245883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142246008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142246008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142246011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554142246156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554142246156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142246159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_jtag_uart_0_scfifo_r processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_r:the_processor_jtag_uart_0_scfifo_r " "Elaborating entity \"processor_jtag_uart_0_scfifo_r\" for hierarchy \"processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_r:the_processor_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "the_processor_jtag_uart_0_scfifo_r" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142246192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic processor_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"processor_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "processor_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142246407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"processor_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554142246449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"processor_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142246449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142246449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142246449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142246449 ""}  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554142246449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_pio_0 processor_pio_0:pio_0 " "Elaborating entity \"processor_pio_0\" for hierarchy \"processor_pio_0:pio_0\"" {  } { { "db/ip/processor/processor.v" "pio_0" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/processor.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142246466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_pio_1 processor_pio_1:pio_1 " "Elaborating entity \"processor_pio_1\" for hierarchy \"processor_pio_1:pio_1\"" {  } { { "db/ip/processor/processor.v" "pio_1" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/processor.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142246495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "db/ip/processor/processor.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/processor.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142246563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "db/ip/processor/processor.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/processor.v" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142246619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "db/ip/processor/processor.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/processor.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142246666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/processor/processor.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/processor.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142246719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/processor/processor.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/processor.v" 833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142246766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/processor/processor.v" "pio_0_s1_translator" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/processor.v" 899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142246815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "db/ip/processor/processor.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/processor.v" 1045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142246874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "db/ip/processor/processor.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/processor.v" 1125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142246921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "db/ip/processor/processor.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/processor.v" 1206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142246957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/processor/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142247001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "db/ip/processor/processor.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/processor.v" 1247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142247044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_addr_router processor_addr_router:addr_router " "Elaborating entity \"processor_addr_router\" for hierarchy \"processor_addr_router:addr_router\"" {  } { { "db/ip/processor/processor.v" "addr_router" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/processor.v" 1751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142247161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_addr_router_default_decode processor_addr_router:addr_router\|processor_addr_router_default_decode:the_default_decode " "Elaborating entity \"processor_addr_router_default_decode\" for hierarchy \"processor_addr_router:addr_router\|processor_addr_router_default_decode:the_default_decode\"" {  } { { "db/ip/processor/submodules/processor_addr_router.sv" "the_default_decode" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_addr_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142247211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_id_router processor_id_router:id_router " "Elaborating entity \"processor_id_router\" for hierarchy \"processor_id_router:id_router\"" {  } { { "db/ip/processor/processor.v" "id_router" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/processor.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142247243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_id_router_default_decode processor_id_router:id_router\|processor_id_router_default_decode:the_default_decode " "Elaborating entity \"processor_id_router_default_decode\" for hierarchy \"processor_id_router:id_router\|processor_id_router_default_decode:the_default_decode\"" {  } { { "db/ip/processor/submodules/processor_id_router.sv" "the_default_decode" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142247279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "db/ip/processor/processor.v" "rst_controller" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/processor.v" 1874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142247326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/processor/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142247367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cmd_xbar_demux processor_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"processor_cmd_xbar_demux\" for hierarchy \"processor_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "db/ip/processor/processor.v" "cmd_xbar_demux" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/processor.v" 1915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142247399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cmd_xbar_mux processor_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"processor_cmd_xbar_mux\" for hierarchy \"processor_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "db/ip/processor/processor.v" "cmd_xbar_mux" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/processor.v" 1979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142247441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processor_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processor_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/processor/submodules/processor_cmd_xbar_mux.sv" "arb" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142247491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder processor_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"processor_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/processor/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142247518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_rsp_xbar_demux processor_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"processor_rsp_xbar_demux\" for hierarchy \"processor_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "db/ip/processor/processor.v" "rsp_xbar_demux" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/processor.v" 2094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142247579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_rsp_xbar_mux processor_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"processor_rsp_xbar_mux\" for hierarchy \"processor_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "db/ip/processor/processor.v" "rsp_xbar_mux" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/processor.v" 2227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142247648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processor_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processor_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/processor/submodules/processor_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_rsp_xbar_mux.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142247717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder processor_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"processor_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/processor/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142247881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_irq_mapper processor_irq_mapper:irq_mapper " "Elaborating entity \"processor_irq_mapper\" for hierarchy \"processor_irq_mapper:irq_mapper\"" {  } { { "db/ip/processor/processor.v" "irq_mapper" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/processor.v" 2275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554142247918 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1554142257555 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 3167 -1 0 } } { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 4133 -1 0 } } { "db/ip/processor/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "db/ip/processor/submodules/processor_jtag_uart_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_jtag_uart_0.v" 348 -1 0 } } { "db/ip/processor/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 3740 -1 0 } } { "db/ip/processor/submodules/processor_jtag_uart_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_jtag_uart_0.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 599 -1 0 } } { "db/ip/processor/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1554142257805 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1554142257805 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554142260091 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1554142262166 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1554142262355 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1554142262355 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554142262508 "|processor|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1554142262508 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554142262742 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/output_files/projeto1.map.smsg " "Generated suppressed messages file C:/Users/Lucas Cardoso/Documents/SD/Projeto1/output_files/projeto1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1554142263557 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1554142264739 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554142264739 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1999 " "Implemented 1999 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1554142265395 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1554142265395 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1840 " "Implemented 1840 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1554142265395 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1554142265395 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1554142265395 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554142265511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 01 15:11:05 2019 " "Processing ended: Mon Apr 01 15:11:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554142265511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554142265511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554142265511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554142265511 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554142267273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554142267275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 01 15:11:06 2019 " "Processing started: Mon Apr 01 15:11:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554142267275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1554142267275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projeto1 -c projeto1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projeto1 -c projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1554142267275 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1554142267556 ""}
{ "Info" "0" "" "Project  = projeto1" {  } {  } 0 0 "Project  = projeto1" 0 0 "Fitter" 0 0 1554142267559 ""}
{ "Info" "0" "" "Revision = projeto1" {  } {  } 0 0 "Revision = projeto1" 0 0 "Fitter" 0 0 1554142267560 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1554142267871 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projeto1 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"projeto1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1554142267924 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554142268044 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554142268049 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554142268049 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1554142268731 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1554142268802 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554142269501 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554142269501 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554142269501 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1554142269501 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/" { { 0 { 0 ""} 0 6659 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554142269545 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/" { { 0 { 0 ""} 0 6661 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554142269545 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/" { { 0 { 0 ""} 0 6663 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554142269545 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/" { { 0 { 0 ""} 0 6665 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554142269545 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/" { { 0 { 0 ""} 0 6667 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554142269545 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1554142269545 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1554142269554 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1554142269577 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142271918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142271918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142271918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142271918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142271918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142271918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142271918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142271918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142271918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142271918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142271918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142271918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142271918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142271918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142271918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142271918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142271918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142271918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142271918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142271918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142271918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142271918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142271918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142271918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142271918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142271918 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1554142271918 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142271918 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1554142271918 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142271918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142271918 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1554142271918 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1554142271918 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto1.sdc " "Synopsys Design Constraints File file not found: 'projeto1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1554142272014 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1554142272039 "|processor|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554142272159 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554142272159 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554142272159 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1554142272159 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1554142272160 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1554142272160 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1554142272160 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1554142272160 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1554142272160 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554142272494 ""}  } { { "db/ip/processor/processor.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/processor.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/" { { 0 { 0 ""} 0 6644 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554142272494 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554142272495 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/" { { 0 { 0 ""} 0 2632 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554142272495 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_reset_n~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node reset_reset_n~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554142272495 ""}  } { { "db/ip/processor/processor.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/processor.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_reset_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/" { { 0 { 0 ""} 0 6649 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554142272495 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554142272495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/processor/submodules/altera_reset_controller.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/altera_reset_controller.v" 177 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/" { { 0 { 0 ""} 0 2858 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554142272495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor_nios2_qsys_0:nios2_qsys_0\|W_rf_wren " "Destination node processor_nios2_qsys_0:nios2_qsys_0\|W_rf_wren" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/processor_nios2_qsys_0.v" 3700 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor_nios2_qsys_0:nios2_qsys_0|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/" { { 0 { 0 ""} 0 2271 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554142272495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/" { { 0 { 0 ""} 0 4178 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554142272495 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1554142272495 ""}  } { { "db/ip/processor/submodules/altera_reset_controller.v" "" { Text "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/db/ip/processor/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554142272495 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1554142273473 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554142273482 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554142273483 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554142273491 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554142273501 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1554142273510 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1554142273510 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1554142273517 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1554142273599 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1554142273606 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1554142273606 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554142273756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1554142275771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554142277088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1554142277128 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1554142278023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554142278023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1554142279069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1554142281230 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1554142281230 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554142281760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1554142281763 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1554142281763 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1554142281763 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.67 " "Total time spent on timing analysis during the Fitter is 0.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1554142281893 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554142281985 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554142282885 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554142282998 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554142284312 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554142285997 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lucas Cardoso/Documents/SD/Projeto1/output_files/projeto1.fit.smsg " "Generated suppressed messages file C:/Users/Lucas Cardoso/Documents/SD/Projeto1/output_files/projeto1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1554142286943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4939 " "Peak virtual memory: 4939 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554142288911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 01 15:11:28 2019 " "Processing ended: Mon Apr 01 15:11:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554142288911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554142288911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554142288911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1554142288911 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1554142290619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554142290620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 01 15:11:30 2019 " "Processing started: Mon Apr 01 15:11:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554142290620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1554142290620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projeto1 -c projeto1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projeto1 -c projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1554142290620 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1554142291981 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1554142292020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4569 " "Peak virtual memory: 4569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554142293000 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 01 15:11:32 2019 " "Processing ended: Mon Apr 01 15:11:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554142293000 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554142293000 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554142293000 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1554142293000 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1554142293866 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1554142294918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554142294919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 01 15:11:34 2019 " "Processing started: Mon Apr 01 15:11:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554142294919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554142294919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projeto1 -c projeto1 " "Command: quartus_sta projeto1 -c projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554142294920 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1554142295124 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1554142295515 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1554142295516 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1554142295620 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1554142295621 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296218 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1554142296218 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296218 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1554142296218 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296218 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1554142296218 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1554142296218 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto1.sdc " "Synopsys Design Constraints File file not found: 'projeto1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1554142296244 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1554142296251 "|processor|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554142296427 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554142296427 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554142296427 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1554142296427 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1554142296428 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1554142296465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.253 " "Worst-case setup slack is 45.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.253         0.000 altera_reserved_tck  " "   45.253         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554142296515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 altera_reserved_tck  " "    0.452         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554142296530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 46.736 " "Worst-case recovery slack is 46.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.736         0.000 altera_reserved_tck  " "   46.736         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554142296545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.420 " "Worst-case removal slack is 1.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.420         0.000 altera_reserved_tck  " "    1.420         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554142296558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.513 " "Worst-case minimum pulse width slack is 49.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.513         0.000 altera_reserved_tck  " "   49.513         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554142296568 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296733 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296733 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296733 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296733 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.743 ns " "Worst Case Available Settling Time: 196.743 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296733 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296733 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296733 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296733 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554142296733 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1554142296750 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1554142296810 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1554142298009 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1554142298349 "|processor|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554142298355 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554142298355 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554142298355 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1554142298355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.673 " "Worst-case setup slack is 45.673" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142298431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142298431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.673         0.000 altera_reserved_tck  " "   45.673         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142298431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554142298431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142298474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142298474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400         0.000 altera_reserved_tck  " "    0.400         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142298474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554142298474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.074 " "Worst-case recovery slack is 47.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142298487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142298487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.074         0.000 altera_reserved_tck  " "   47.074         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142298487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554142298487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.270 " "Worst-case removal slack is 1.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142298500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142298500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.270         0.000 altera_reserved_tck  " "    1.270         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142298500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554142298500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.390 " "Worst-case minimum pulse width slack is 49.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142298513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142298513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.390         0.000 altera_reserved_tck  " "   49.390         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142298513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554142298513 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554142298716 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554142298716 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554142298716 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554142298716 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.999 ns " "Worst Case Available Settling Time: 196.999 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554142298716 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554142298716 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554142298716 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554142298716 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554142298716 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1554142298734 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1554142299112 "|processor|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554142299118 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554142299118 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554142299118 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1554142299118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.120 " "Worst-case setup slack is 48.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142299134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142299134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.120         0.000 altera_reserved_tck  " "   48.120         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142299134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554142299134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142299150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142299150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185         0.000 altera_reserved_tck  " "    0.185         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142299150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554142299150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.715 " "Worst-case recovery slack is 48.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142299165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142299165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.715         0.000 altera_reserved_tck  " "   48.715         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142299165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554142299165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.584 " "Worst-case removal slack is 0.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142299181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142299181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584         0.000 altera_reserved_tck  " "    0.584         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142299181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554142299181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.465 " "Worst-case minimum pulse width slack is 49.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142299196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142299196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.465         0.000 altera_reserved_tck  " "   49.465         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554142299196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554142299196 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554142299358 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554142299358 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554142299358 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554142299358 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.622 ns " "Worst Case Available Settling Time: 198.622 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554142299358 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554142299358 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554142299358 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554142299358 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554142299358 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1554142299933 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1554142299933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554142300200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 01 15:11:40 2019 " "Processing ended: Mon Apr 01 15:11:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554142300200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554142300200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554142300200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554142300200 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 80 s " "Quartus II Full Compilation was successful. 0 errors, 80 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554142301108 ""}
