Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,8770
design__instance__area,80435.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,49
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,66
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
power__internal__total,0.006348590366542339
power__switching__total,0.003524063155055046
power__leakage__total,1.0011098083850811E-7
power__total,0.00987275317311287
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.8854380812503421
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.7878657949047201
timing__hold__ws__corner:nom_tt_025C_1v80,0.32344139393389665
timing__setup__ws__corner:nom_tt_025C_1v80,0.0
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.323441
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,345
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,66
design__max_cap_violation__count__corner:nom_ss_100C_1v60,7
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-1.4228412184520405
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.2454470030028204
timing__hold__ws__corner:nom_ss_100C_1v60,0.8832206327405445
timing__setup__ws__corner:nom_ss_100C_1v60,-4.098258737261162
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-399.9009379053355
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-4.098258737261162
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.883221
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,313
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-4.098259
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,307
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,25
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,66
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,1
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.6721789981546983
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.6068492546906091
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11895729182845854
timing__setup__ws__corner:nom_ff_n40C_1v95,0.0
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.118957
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,437
design__max_fanout_violation__count,66
design__max_cap_violation__count,9
clock__skew__worst_hold,-0.6606090306209511
clock__skew__worst_setup,0.5944541693816247
timing__hold__ws,0.11573070607188761
timing__setup__ws,-4.474626129610326
timing__hold__tns,0.0
timing__setup__tns,-485.67319718371937
timing__hold__wns,0
timing__setup__wns,-4.474626129610326
timing__hold_vio__count,0
timing__hold_r2r__ws,0.115731
timing__hold_r2r_vio__count,0
timing__setup_vio__count,934
timing__setup_r2r__ws,-4.474626
timing__setup_r2r_vio__count,892
design__die__bbox,0.0 0.0 508.76 225.76
design__core__bbox,2.76 2.72 506.0 223.04
design__io,45
design__die__area,114858
design__core__area,110874
design__instance__count__stdcell,8770
design__instance__area__stdcell,80435.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.725472
design__instance__utilization__stdcell,0.725472
design__instance__count__class:buffer,433
design__instance__count__class:inverter,137
design__instance__count__class:clock_gate_cell,37
design__instance__count__class:sequential_cell,1471
design__instance__count__class:multi_input_combinational_cell,3886
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,5012
design__instance__count__class:tap_cell,1577
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,235988
design__violations,0
design__instance__count__class:timing_repair_buffer,868
design__instance__count__class:clock_buffer,190
design__instance__count__class:clock_inverter,81
design__instance__count__setup_buffer,104
design__instance__count__hold_buffer,357
antenna__violating__nets,25
antenna__violating__pins,30
route__antenna_violation__count,25
antenna_diodes_count,90
design__instance__count__class:antenna_cell,90
route__net,7071
route__net__special,2
route__drc_errors__iter:1,8309
route__wirelength__iter:1,283789
route__drc_errors__iter:2,5194
route__wirelength__iter:2,280542
route__drc_errors__iter:3,5046
route__wirelength__iter:3,280032
route__drc_errors__iter:4,1781
route__wirelength__iter:4,279887
route__drc_errors__iter:5,823
route__wirelength__iter:5,280070
route__drc_errors__iter:6,513
route__wirelength__iter:6,279978
route__drc_errors__iter:7,301
route__wirelength__iter:7,279916
route__drc_errors__iter:8,254
route__wirelength__iter:8,279924
route__drc_errors__iter:9,240
route__wirelength__iter:9,279926
route__drc_errors__iter:10,192
route__wirelength__iter:10,279911
route__drc_errors__iter:11,99
route__wirelength__iter:11,279950
route__drc_errors__iter:12,51
route__wirelength__iter:12,279968
route__drc_errors__iter:13,51
route__wirelength__iter:13,279968
route__drc_errors__iter:14,47
route__wirelength__iter:14,279960
route__drc_errors__iter:15,45
route__wirelength__iter:15,279960
route__drc_errors__iter:16,45
route__wirelength__iter:16,279960
route__drc_errors__iter:17,32
route__wirelength__iter:17,279974
route__drc_errors__iter:18,32
route__wirelength__iter:18,279974
route__drc_errors__iter:19,13
route__wirelength__iter:19,279972
route__drc_errors__iter:20,13
route__wirelength__iter:20,279972
route__drc_errors__iter:21,13
route__wirelength__iter:21,279972
route__drc_errors__iter:22,4
route__wirelength__iter:22,279975
route__drc_errors__iter:23,1
route__wirelength__iter:23,279974
route__drc_errors__iter:24,1
route__wirelength__iter:24,279974
route__drc_errors__iter:25,1
route__wirelength__iter:25,279974
route__drc_errors__iter:26,1
route__wirelength__iter:26,279974
route__drc_errors__iter:27,1
route__wirelength__iter:27,279975
route__drc_errors__iter:28,1
route__wirelength__iter:28,279975
route__drc_errors__iter:29,1
route__wirelength__iter:29,279975
route__drc_errors__iter:30,1
route__wirelength__iter:30,279975
route__drc_errors__iter:31,1
route__wirelength__iter:31,279975
route__drc_errors__iter:32,1
route__wirelength__iter:32,279975
route__drc_errors__iter:33,1
route__wirelength__iter:33,279975
route__drc_errors__iter:34,1
route__wirelength__iter:34,279975
route__drc_errors__iter:35,1
route__wirelength__iter:35,279975
route__drc_errors__iter:36,1
route__wirelength__iter:36,279975
route__drc_errors__iter:37,1
route__wirelength__iter:37,279975
route__drc_errors__iter:38,1
route__wirelength__iter:38,279975
route__drc_errors__iter:39,1
route__wirelength__iter:39,279975
route__drc_errors__iter:40,1
route__wirelength__iter:40,279975
route__drc_errors__iter:41,0
route__wirelength__iter:41,280085
route__drc_errors,0
route__wirelength,280085
route__vias,58663
route__vias__singlecut,58663
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,697.6
timing__unannotated_net__count__corner:nom_tt_025C_1v80,57
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,57
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,57
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,41
design__max_fanout_violation__count__corner:min_tt_025C_1v80,66
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.8698079169784081
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.7708172096564093
timing__hold__ws__corner:min_tt_025C_1v80,0.3197416866220009
timing__setup__ws__corner:min_tt_025C_1v80,0.0
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.319742
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,57
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,264
design__max_fanout_violation__count__corner:min_ss_100C_1v60,66
design__max_cap_violation__count__corner:min_ss_100C_1v60,5
clock__skew__worst_hold__corner:min_ss_100C_1v60,-1.3950510030920822
clock__skew__worst_setup__corner:min_ss_100C_1v60,1.2163042028937077
timing__hold__ws__corner:min_ss_100C_1v60,0.8729509584500131
timing__setup__ws__corner:min_ss_100C_1v60,-3.678058850481709
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-311.64044316107595
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-3.678058850481709
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.872951
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,298
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-3.678059
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,268
timing__unannotated_net__count__corner:min_ss_100C_1v60,57
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,14
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,66
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.6606090306209511
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.5944541693816247
timing__hold__ws__corner:min_ff_n40C_1v95,0.11573070607188761
timing__setup__ws__corner:min_ff_n40C_1v95,0.0
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.115731
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,57
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,67
design__max_fanout_violation__count__corner:max_tt_025C_1v80,66
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.9031714520796088
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.8045290217302848
timing__hold__ws__corner:max_tt_025C_1v80,0.3277294084431797
timing__setup__ws__corner:max_tt_025C_1v80,0.0
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.327729
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,57
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,437
design__max_fanout_violation__count__corner:max_ss_100C_1v60,66
design__max_cap_violation__count__corner:max_ss_100C_1v60,9
clock__skew__worst_hold__corner:max_ss_100C_1v60,-1.4548611616108404
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.2728183312037404
timing__hold__ws__corner:max_ss_100C_1v60,0.8927348002414514
timing__setup__ws__corner:max_ss_100C_1v60,-4.474626129610326
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-485.67319718371937
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-4.474626129610326
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.892735
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,323
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-4.474626
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,317
timing__unannotated_net__count__corner:max_ss_100C_1v60,57
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,31
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,66
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.6843100724209602
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.6196544563964891
timing__hold__ws__corner:max_ff_n40C_1v95,0.12263385098963618
timing__setup__ws__corner:max_ff_n40C_1v95,0.0
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.122634
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,57
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,57
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79984
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000163056
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000185513
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000248655
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000185513
design_powergrid__voltage__worst,0.000185513
design_powergrid__voltage__worst__net:VPWR,1.79984
design_powergrid__drop__worst,0.000185513
design_powergrid__drop__worst__net:VPWR,0.000163056
design_powergrid__voltage__worst__net:VGND,0.000185513
design_powergrid__drop__worst__net:VGND,0.000185513
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002449999999999999920896609495457596494816243648529052734375
ir__drop__worst,0.0001630000000000000046941617259932399974786676466464996337890625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
