{
  "Top": "CP_removal",
  "RtlTop": "CP_removal",
  "RtlPrefix": "",
  "RtlSubPrefix": "CP_removal_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "data_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<64>, 1, 1, 1>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "data_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "data_out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<64>, 1, 1, 1>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "data_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -version=2.0.1"
    ],
    "DirectiveTcl": ["set_directive_top CP_removal -name CP_removal"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "CP_removal"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "20",
    "Uncertainty": "5.4",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 20.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "CP_removal",
    "Version": "2.0",
    "DisplayName": "Cp_removal",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_CP_removal_2_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/CP_removal.cpp",
      "..\/..\/..\/CP_insertion.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/CP_insertion.vhd",
      "impl\/vhdl\/CP_insertion_CP_insertion_Pipeline_VITIS_LOOP_29_1.vhd",
      "impl\/vhdl\/CP_insertion_CP_insertion_Pipeline_VITIS_LOOP_54_2_VITIS_LOOP_55_3.vhd",
      "impl\/vhdl\/CP_insertion_CP_insertion_Pipeline_VITIS_LOOP_54_2_VITIS_LOOP_55_3_in_r_V.vhd",
      "impl\/vhdl\/CP_insertion_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/CP_insertion_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/CP_insertion_regslice_both.vhd",
      "impl\/vhdl\/CP_insertion_sdiv_9ns_32ns_8_13_seq_1.vhd",
      "impl\/vhdl\/CP_insertion_sdiv_32ns_9s_32_36_seq_1.vhd",
      "impl\/vhdl\/CP_removal_CP_removal_Pipeline_VITIS_LOOP_28_1.vhd",
      "impl\/vhdl\/CP_removal_CP_removal_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_54_3.vhd",
      "impl\/vhdl\/CP_removal_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/CP_removal_mul_32ns_32ns_64_1_1.vhd",
      "impl\/vhdl\/CP_removal_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/CP_removal_regslice_both.vhd",
      "impl\/vhdl\/CP_removal_sdiv_9ns_32ns_8_13_seq_1.vhd",
      "impl\/vhdl\/CP_removal_sdiv_32ns_9s_32_36_seq_1.vhd",
      "impl\/vhdl\/syn_CP_removal.vhd",
      "impl\/vhdl\/syn_CP_removal_data_temp_real_V.vhd",
      "impl\/vhdl\/syn_CP_removal_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/syn_CP_removal_mul_7ns_9ns_15_1_1.vhd",
      "impl\/vhdl\/syn_CP_removal_mul_8ns_10ns_17_1_1.vhd",
      "impl\/vhdl\/syn_CP_removal_mul_20s_20s_40_1_1.vhd",
      "impl\/vhdl\/syn_CP_removal_mul_27s_20s_42_1_1.vhd",
      "impl\/vhdl\/syn_CP_removal_mul_27s_27s_42_1_1.vhd",
      "impl\/vhdl\/syn_CP_removal_mul_27s_27s_54_1_1.vhd",
      "impl\/vhdl\/syn_CP_removal_mul_31ns_33ns_63_1_1.vhd",
      "impl\/vhdl\/syn_CP_removal_mul_32ns_34ns_65_1_1.vhd",
      "impl\/vhdl\/syn_CP_removal_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/syn_CP_removal_mul_64ns_66ns_129_1_1.vhd",
      "impl\/vhdl\/syn_CP_removal_mux_432_27_1_1.vhd",
      "impl\/vhdl\/syn_CP_removal_mux_464_27_1_1.vhd",
      "impl\/vhdl\/syn_CP_removal_phi_real_temp_V_0.vhd",
      "impl\/vhdl\/syn_CP_removal_phi_real_V_0.vhd",
      "impl\/vhdl\/syn_CP_removal_regslice_both.vhd",
      "impl\/vhdl\/syn_CP_removal_sdiv_9ns_32ns_8_13_seq_1.vhd",
      "impl\/vhdl\/syn_CP_removal_sdiv_32ns_9s_32_36_seq_1.vhd",
      "impl\/vhdl\/syn_CP_removal_sdiv_85ns_54s_85_89_1.vhd",
      "impl\/vhdl\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_28_1.vhd",
      "impl\/vhdl\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_29_1.vhd",
      "impl\/vhdl\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_103_3.vhd",
      "impl\/vhdl\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_105_3.vhd",
      "impl\/vhdl\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_109_4.vhd",
      "impl\/vhdl\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_111_4.vhd",
      "impl\/vhdl\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_115_5.vhd",
      "impl\/vhdl\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_117_5.vhd",
      "impl\/vhdl\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_145_7.vhd",
      "impl\/vhdl\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_147_7.vhd",
      "impl\/vhdl\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_205_9.vhd",
      "impl\/vhdl\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_211_9.vhd",
      "impl\/vhdl\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_211_10.vhd",
      "impl\/vhdl\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_217_10.vhd",
      "impl\/vhdl\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_219_11.vhd",
      "impl\/vhdl\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_225_11.vhd",
      "impl\/vhdl\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_230_12.vhd",
      "impl\/vhdl\/syn_CP_removal_urem_7ns_6ns_7_11_1.vhd",
      "impl\/vhdl\/syn_CP_removal_urem_8ns_6ns_8_12_1.vhd",
      "impl\/vhdl\/syn_CP_removal_urem_31ns_6ns_31_35_1.vhd",
      "impl\/vhdl\/syn_CP_removal_urem_32ns_6ns_5_36_seq_1.vhd",
      "impl\/vhdl\/syn_CP_removal_urem_64s_6ns_64_68_1.vhd",
      "impl\/vhdl\/CP_removal.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/CP_insertion.v",
      "impl\/verilog\/CP_insertion_CP_insertion_Pipeline_VITIS_LOOP_29_1.v",
      "impl\/verilog\/CP_insertion_CP_insertion_Pipeline_VITIS_LOOP_54_2_VITIS_LOOP_55_3.v",
      "impl\/verilog\/CP_insertion_CP_insertion_Pipeline_VITIS_LOOP_54_2_VITIS_LOOP_55_3_in_r_V.v",
      "impl\/verilog\/CP_insertion_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/CP_insertion_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/CP_insertion_regslice_both.v",
      "impl\/verilog\/CP_insertion_sdiv_9ns_32ns_8_13_seq_1.v",
      "impl\/verilog\/CP_insertion_sdiv_32ns_9s_32_36_seq_1.v",
      "impl\/verilog\/CP_removal_CP_removal_Pipeline_VITIS_LOOP_28_1.v",
      "impl\/verilog\/CP_removal_CP_removal_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_54_3.v",
      "impl\/verilog\/CP_removal_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/CP_removal_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/CP_removal_hls_deadlock_idx1_monitor.v",
      "impl\/verilog\/CP_removal_hls_deadlock_idx2_monitor.v",
      "impl\/verilog\/CP_removal_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/CP_removal_mul_32ns_32ns_64_1_1.v",
      "impl\/verilog\/CP_removal_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/CP_removal_regslice_both.v",
      "impl\/verilog\/CP_removal_sdiv_9ns_32ns_8_13_seq_1.v",
      "impl\/verilog\/CP_removal_sdiv_32ns_9s_32_36_seq_1.v",
      "impl\/verilog\/syn_CP_removal.v",
      "impl\/verilog\/syn_CP_removal_data_temp_real_V.v",
      "impl\/verilog\/syn_CP_removal_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/syn_CP_removal_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/syn_CP_removal_hls_deadlock_idx1_monitor.v",
      "impl\/verilog\/syn_CP_removal_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/syn_CP_removal_mul_7ns_9ns_15_1_1.v",
      "impl\/verilog\/syn_CP_removal_mul_8ns_10ns_17_1_1.v",
      "impl\/verilog\/syn_CP_removal_mul_20s_20s_40_1_1.v",
      "impl\/verilog\/syn_CP_removal_mul_27s_20s_42_1_1.v",
      "impl\/verilog\/syn_CP_removal_mul_27s_27s_42_1_1.v",
      "impl\/verilog\/syn_CP_removal_mul_27s_27s_54_1_1.v",
      "impl\/verilog\/syn_CP_removal_mul_31ns_33ns_63_1_1.v",
      "impl\/verilog\/syn_CP_removal_mul_32ns_34ns_65_1_1.v",
      "impl\/verilog\/syn_CP_removal_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/syn_CP_removal_mul_64ns_66ns_129_1_1.v",
      "impl\/verilog\/syn_CP_removal_mux_432_27_1_1.v",
      "impl\/verilog\/syn_CP_removal_mux_464_27_1_1.v",
      "impl\/verilog\/syn_CP_removal_phi_real_temp_V_0.v",
      "impl\/verilog\/syn_CP_removal_phi_real_V_0.v",
      "impl\/verilog\/syn_CP_removal_regslice_both.v",
      "impl\/verilog\/syn_CP_removal_sdiv_9ns_32ns_8_13_seq_1.v",
      "impl\/verilog\/syn_CP_removal_sdiv_32ns_9s_32_36_seq_1.v",
      "impl\/verilog\/syn_CP_removal_sdiv_85ns_54s_85_89_1.v",
      "impl\/verilog\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_28_1.v",
      "impl\/verilog\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_29_1.v",
      "impl\/verilog\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_103_3.v",
      "impl\/verilog\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_105_3.v",
      "impl\/verilog\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_109_4.v",
      "impl\/verilog\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_111_4.v",
      "impl\/verilog\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_115_5.v",
      "impl\/verilog\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_117_5.v",
      "impl\/verilog\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_145_7.v",
      "impl\/verilog\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_147_7.v",
      "impl\/verilog\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_205_9.v",
      "impl\/verilog\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_211_9.v",
      "impl\/verilog\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_211_10.v",
      "impl\/verilog\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_217_10.v",
      "impl\/verilog\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_219_11.v",
      "impl\/verilog\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_225_11.v",
      "impl\/verilog\/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_230_12.v",
      "impl\/verilog\/syn_CP_removal_urem_7ns_6ns_7_11_1.v",
      "impl\/verilog\/syn_CP_removal_urem_8ns_6ns_8_12_1.v",
      "impl\/verilog\/syn_CP_removal_urem_31ns_6ns_31_35_1.v",
      "impl\/verilog\/syn_CP_removal_urem_32ns_6ns_5_36_seq_1.v",
      "impl\/verilog\/syn_CP_removal_urem_64s_6ns_64_68_1.v",
      "impl\/verilog\/CP_removal.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/CP_insertion.protoinst",
      ".debug\/syn_CP_removal.protoinst",
      ".debug\/CP_removal.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "data_in:data_out",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "data_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "64",
      "portPrefix": "data_in_",
      "ports": [
        "data_in_TDATA",
        "data_in_TDEST",
        "data_in_TID",
        "data_in_TKEEP",
        "data_in_TLAST",
        "data_in_TREADY",
        "data_in_TSTRB",
        "data_in_TUSER",
        "data_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "data_in"
        }]
    },
    "data_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "64",
      "portPrefix": "data_out_",
      "ports": [
        "data_out_TDATA",
        "data_out_TDEST",
        "data_out_TID",
        "data_out_TKEEP",
        "data_out_TLAST",
        "data_out_TREADY",
        "data_out_TSTRB",
        "data_out_TUSER",
        "data_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "data_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "data_in_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "data_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "data_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "data_in_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "data_in_TKEEP": {
      "dir": "in",
      "width": "8"
    },
    "data_in_TSTRB": {
      "dir": "in",
      "width": "8"
    },
    "data_in_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "data_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "data_in_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "data_out_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "data_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "data_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "data_out_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "data_out_TKEEP": {
      "dir": "out",
      "width": "8"
    },
    "data_out_TSTRB": {
      "dir": "out",
      "width": "8"
    },
    "data_out_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "data_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "data_out_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "CP_removal",
      "Instances": [
        {
          "ModuleName": "CP_removal_Pipeline_VITIS_LOOP_28_1",
          "InstanceName": "grp_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_76"
        },
        {
          "ModuleName": "CP_removal_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_54_3",
          "InstanceName": "grp_CP_removal_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_54_3_fu_112"
        }
      ]
    },
    "Info": {
      "CP_removal_Pipeline_VITIS_LOOP_28_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CP_removal_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_54_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CP_removal": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "CP_removal_Pipeline_VITIS_LOOP_28_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "1.102"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_28_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "198",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "70",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "CP_removal_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_54_3": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "1.982"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_53_2_VITIS_LOOP_54_3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "184",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "313",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "CP_removal": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "4.896"
        },
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "1321",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "1323",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-09-14 20:24:29 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.1"
  }
}
