# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:49 on May 13,2025
# vlog -reportprogress 300 ./timescale.v 
# End time: 22:03:49 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:49 on May 13,2025
# vlog -reportprogress 300 ./i2c_master_defines.v 
# End time: 22:03:50 on May 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:50 on May 13,2025
# vlog -reportprogress 300 ./i2c_master_bit_ctrl.v 
# -- Compiling module i2c_master_bit_ctrl
# 
# Top level modules:
# 	i2c_master_bit_ctrl
# End time: 22:03:50 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:50 on May 13,2025
# vlog -reportprogress 300 ./i2c_master_byte_ctrl.v 
# -- Compiling module i2c_master_byte_ctrl
# 
# Top level modules:
# 	i2c_master_byte_ctrl
# End time: 22:03:50 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:50 on May 13,2025
# vlog -reportprogress 300 ./i2c_master_top.v 
# -- Compiling module i2c_master_top
# 
# Top level modules:
# 	i2c_master_top
# End time: 22:03:50 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:50 on May 13,2025
# vlog -reportprogress 300 ./i2c_master_single_byte.v 
# -- Compiling module i2c_master_single_byte
# 
# Top level modules:
# 	i2c_master_single_byte
# End time: 22:03:50 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:50 on May 13,2025
# vlog -reportprogress 300 ./i2c_master_single_byte_tb.v 
# -- Compiling module i2c_master_single_byte_tb
# 
# Top level modules:
# 	i2c_master_single_byte_tb
# End time: 22:03:50 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work i2c_master_single_byte_tb 
# Start time: 22:03:50 on May 13,2025
# Loading work.i2c_master_single_byte_tb
# Loading work.i2c_master_single_byte
# Loading work.i2c_master_byte_ctrl
# Loading work.i2c_master_bit_ctrl
# ** Error: (vish-4014) No objects found matching '/i2c_master_single_byte_tb/o_Busy'.
# Executing ONERROR command at macro ./i2c_master_single_byte_wave.do line 5
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Starting I2C Master Testbench
# 10000: ERROR: SDA changed during SCL high!
# 
# 230000: Initiating Write Transaction (Addr: 0x51, Data: 0xac)
# 690000: START condition detected
# 690000: ERROR: SDA changed during SCL high!
# 1210000: ERROR: SDA changed during SCL high!
# 1850000: ERROR: SDA changed during SCL high!
# 2490000: ERROR: SDA changed during SCL high!
# 3130000: ERROR: SDA changed during SCL high!
# 
# 3270000: Testbench done | Busy=1 | Error=0 | Rd_Byte=0x1X
# ** Note: $finish    : ./i2c_master_single_byte_tb.v(313)
#    Time: 3270 ns  Iteration: 0  Instance: /i2c_master_single_byte_tb
# 1
# Break in Module i2c_master_single_byte_tb at ./i2c_master_single_byte_tb.v line 313
add wave /i2c_master_single_byte_tb/o_Busy
# (vish-4014) No objects found matching '/i2c_master_single_byte_tb/o_Busy'.
add wave /i2c_master_single_byte_tb/w_Busy
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:05 on May 13,2025
# vlog -reportprogress 300 ./timescale.v 
# End time: 22:12:05 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:05 on May 13,2025
# vlog -reportprogress 300 ./i2c_master_defines.v 
# End time: 22:12:05 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:05 on May 13,2025
# vlog -reportprogress 300 ./i2c_master_bit_ctrl.v 
# -- Compiling module i2c_master_bit_ctrl
# 
# Top level modules:
# 	i2c_master_bit_ctrl
# End time: 22:12:05 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:05 on May 13,2025
# vlog -reportprogress 300 ./i2c_master_byte_ctrl.v 
# -- Compiling module i2c_master_byte_ctrl
# 
# Top level modules:
# 	i2c_master_byte_ctrl
# End time: 22:12:05 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:05 on May 13,2025
# vlog -reportprogress 300 ./i2c_master_top.v 
# -- Compiling module i2c_master_top
# 
# Top level modules:
# 	i2c_master_top
# End time: 22:12:05 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:05 on May 13,2025
# vlog -reportprogress 300 ./i2c_master_single_byte.v 
# -- Compiling module i2c_master_single_byte
# 
# Top level modules:
# 	i2c_master_single_byte
# End time: 22:12:05 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:05 on May 13,2025
# vlog -reportprogress 300 ./i2c_master_single_byte_tb.v 
# -- Compiling module i2c_master_single_byte_tb
# 
# Top level modules:
# 	i2c_master_single_byte_tb
# End time: 22:12:05 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:12:09 on May 13,2025, Elapsed time: 0:08:19
# Errors: 4, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work i2c_master_single_byte_tb 
# Start time: 22:12:09 on May 13,2025
# Loading work.i2c_master_single_byte_tb
# Loading work.i2c_master_single_byte
# Loading work.i2c_master_byte_ctrl
# Loading work.i2c_master_bit_ctrl
# ** Error: (vish-4014) No objects found matching '/i2c_master_single_byte_tb/o_Busy'.
# Executing ONERROR command at macro ./i2c_master_single_byte_wave.do line 5
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Starting I2C Master Testbench
# 
# 230000: Initiating Write Transaction (Addr: 0x51, Data: 0xac)
# 690000: START condition detected
# 
# 3270000: Testbench done | Busy=1 | Error=0 | Rd_Byte=0x1X
# ** Note: $finish    : ./i2c_master_single_byte_tb.v(326)
#    Time: 3270 ns  Iteration: 0  Instance: /i2c_master_single_byte_tb
# 1
# Break in Module i2c_master_single_byte_tb at ./i2c_master_single_byte_tb.v line 326
add wave -position end  sim:/i2c_master_single_byte_tb/CHECK_DELAY
add wave -position end  sim:/i2c_master_single_byte_tb/CLK_PERIOD
add wave -position end  sim:/i2c_master_single_byte_tb/CLK_RATIO
add wave -position end  sim:/i2c_master_single_byte_tb/M_ACK_ADDR
add wave -position end  sim:/i2c_master_single_byte_tb/M_ACK_DATA
add wave -position end  sim:/i2c_master_single_byte_tb/M_ADDR
add wave -position end  sim:/i2c_master_single_byte_tb/M_DATA
add wave -position end  sim:/i2c_master_single_byte_tb/M_IDLE
add wave -position end  sim:/i2c_master_single_byte_tb/SCL_PERIOD
add wave -position end  sim:/i2c_master_single_byte_tb/SLAVE_ADDR
add wave -position end  sim:/i2c_master_single_byte_tb/S_ACK_ADDR
add wave -position end  sim:/i2c_master_single_byte_tb/S_ACK_RD
add wave -position end  sim:/i2c_master_single_byte_tb/S_ACK_WR
add wave -position end  sim:/i2c_master_single_byte_tb/S_ADDR
add wave -position end  sim:/i2c_master_single_byte_tb/S_IDLE
add wave -position end  sim:/i2c_master_single_byte_tb/S_RD_DATA
add wave -position end  sim:/i2c_master_single_byte_tb/S_WR_DATA
add wave -position end  sim:/i2c_master_single_byte_tb/WR_DATA
add wave -position end  sim:/i2c_master_single_byte_tb/io_scl
add wave -position end  sim:/i2c_master_single_byte_tb/io_sda
add wave -position end  sim:/i2c_master_single_byte_tb/m_Bit_Count
add wave -position end  sim:/i2c_master_single_byte_tb/m_Monitor_State
add wave -position end  sim:/i2c_master_single_byte_tb/m_Received_Byte
add wave -position end  sim:/i2c_master_single_byte_tb/o_Error
add wave -position end  sim:/i2c_master_single_byte_tb/o_Rd_Byte
add wave -position end  sim:/i2c_master_single_byte_tb/r_Clock
add wave -position end  sim:/i2c_master_single_byte_tb/r_Enable
add wave -position end  sim:/i2c_master_single_byte_tb/r_Rd_Start
add wave -position end  sim:/i2c_master_single_byte_tb/r_Reset
add wave -position end  sim:/i2c_master_single_byte_tb/r_Scl_Slave
add wave -position end  sim:/i2c_master_single_byte_tb/r_Sda_Slave
add wave -position end  sim:/i2c_master_single_byte_tb/r_Slave_Addr
add wave -position end  sim:/i2c_master_single_byte_tb/r_Wr_Byte
add wave -position end  sim:/i2c_master_single_byte_tb/r_Wr_Start
add wave -position end  sim:/i2c_master_single_byte_tb/s_Bit_Count
add wave -position end  sim:/i2c_master_single_byte_tb/s_Is_Read
add wave -position end  sim:/i2c_master_single_byte_tb/s_Received_Byte
add wave -position end  sim:/i2c_master_single_byte_tb/s_Scl_Delay
add wave -position end  sim:/i2c_master_single_byte_tb/s_Scl_High_Counter
add wave -position end  sim:/i2c_master_single_byte_tb/s_Scl_Last
add wave -position end  sim:/i2c_master_single_byte_tb/s_Sda_Delay
add wave -position end  sim:/i2c_master_single_byte_tb/s_Sda_Stable
add wave -position end  sim:/i2c_master_single_byte_tb/s_Slave_Data
add wave -position end  sim:/i2c_master_single_byte_tb/s_Slave_State
add wave -position end  sim:/i2c_master_single_byte_tb/w_Busy
add wave -position end  sim:/i2c_master_single_byte_tb/w_Scl
add wave -position end  sim:/i2c_master_single_byte_tb/w_Scl_Rising
add wave -position end  sim:/i2c_master_single_byte_tb/w_Sda
add wave -position end  sim:/i2c_master_single_byte_tb/w_Start_Detected
add wave -position end  sim:/i2c_master_single_byte_tb/w_Stop_Detected
add wave -position end  sim:/i2c_master_single_byte_tb/r_Wr_Byte
add wave -position end  sim:/i2c_master_single_byte_tb/r_Wr_Start
add wave -position end  sim:/i2c_master_single_byte_tb/s_Bit_Count
add wave -position end  sim:/i2c_master_single_byte_tb/s_Is_Read
add wave -position end  sim:/i2c_master_single_byte_tb/s_Received_Byte
add wave -position end  sim:/i2c_master_single_byte_tb/s_Scl_Delay
add wave -position end  sim:/i2c_master_single_byte_tb/s_Scl_High_Counter
add wave -position end  sim:/i2c_master_single_byte_tb/s_Scl_Last
add wave -position end  sim:/i2c_master_single_byte_tb/s_Sda_Delay
add wave -position end  sim:/i2c_master_single_byte_tb/s_Sda_Stable
add wave -position end  sim:/i2c_master_single_byte_tb/s_Slave_Data
add wave -position end  sim:/i2c_master_single_byte_tb/s_Slave_State
add wave -position end  sim:/i2c_master_single_byte_tb/w_Busy
add wave -position end  sim:/i2c_master_single_byte_tb/w_Scl
add wave -position end  sim:/i2c_master_single_byte_tb/w_Scl_Rising
add wave -position end  sim:/i2c_master_single_byte_tb/w_Sda
add wave -position end  sim:/i2c_master_single_byte_tb/w_Start_Detected
add wave -position end  sim:/i2c_master_single_byte_tb/w_Stop_Detected
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Max Lan/EE_Research/RFSoC/i2C-interface-DE2_115/wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:27 on May 13,2025
# vlog -reportprogress 300 ./timescale.v 
# End time: 22:14:27 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:27 on May 13,2025
# vlog -reportprogress 300 ./i2c_master_defines.v 
# End time: 22:14:27 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:27 on May 13,2025
# vlog -reportprogress 300 ./i2c_master_bit_ctrl.v 
# -- Compiling module i2c_master_bit_ctrl
# 
# Top level modules:
# 	i2c_master_bit_ctrl
# End time: 22:14:27 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:27 on May 13,2025
# vlog -reportprogress 300 ./i2c_master_byte_ctrl.v 
# -- Compiling module i2c_master_byte_ctrl
# 
# Top level modules:
# 	i2c_master_byte_ctrl
# End time: 22:14:27 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:27 on May 13,2025
# vlog -reportprogress 300 ./i2c_master_top.v 
# -- Compiling module i2c_master_top
# 
# Top level modules:
# 	i2c_master_top
# End time: 22:14:27 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:27 on May 13,2025
# vlog -reportprogress 300 ./i2c_master_single_byte.v 
# -- Compiling module i2c_master_single_byte
# 
# Top level modules:
# 	i2c_master_single_byte
# End time: 22:14:27 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:27 on May 13,2025
# vlog -reportprogress 300 ./i2c_master_single_byte_tb.v 
# -- Compiling module i2c_master_single_byte_tb
# 
# Top level modules:
# 	i2c_master_single_byte_tb
# End time: 22:14:27 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:14:28 on May 13,2025, Elapsed time: 0:02:19
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work i2c_master_single_byte_tb 
# Start time: 22:14:28 on May 13,2025
# Loading work.i2c_master_single_byte_tb
# Loading work.i2c_master_single_byte
# Loading work.i2c_master_byte_ctrl
# Loading work.i2c_master_bit_ctrl
# ** Error: (vish-4014) No objects found matching '/i2c_master_single_byte_tb/o_Busy'.
# Executing ONERROR command at macro ./i2c_master_single_byte_wave.do line 5
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Starting I2C Master Testbench
# 
# 230000: Initiating Write Transaction (Addr: 0x51, Data: 0xac)
# 690000: START condition detected
# 
# 3270000: Testbench done | Busy=1 | Error=0 | Rd_Byte=0x1X
# ** Note: $finish    : ./i2c_master_single_byte_tb.v(326)
#    Time: 3270 ns  Iteration: 0  Instance: /i2c_master_single_byte_tb
# 1
# Break in Module i2c_master_single_byte_tb at ./i2c_master_single_byte_tb.v line 326
